Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Mon Jul  3 16:55:34 2017
| Host         : t440p running 64-bit Arch Linux
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file pps_generator_wrapper_timing_summary_routed.rpt -rpx pps_generator_wrapper_timing_summary_routed.rpx
| Design       : pps_generator_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.069        0.000                      0                  162        0.254        0.000                      0                  162        4.500        0.000                       0                    72  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.069        0.000                      0                  162        0.254        0.000                      0                  162        4.500        0.000                       0                    72  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.069ns  (required time - arrival time)
  Source:                 pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 1.444ns (32.507%)  route 2.998ns (67.493%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.625     5.146    pps_generator_i/gen_event_trigger_0/U0/clk
    SLICE_X0Y92          FDSE                                         r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDSE (Prop_fdse_C_Q)         0.456     5.602 f  pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[5]/Q
                         net (fo=3, routed)           0.994     6.595    pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[5]
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.124     6.719 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry_i_6__2/O
                         net (fo=1, routed)           0.000     6.719    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry_i_6__2_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.117 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.117    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.231 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.231    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.345    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 f  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__2/CO[3]
                         net (fo=12, routed)          0.879     8.339    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__2_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I0_O)        0.124     8.463 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter[0]_i_1/O
                         net (fo=32, routed)          1.125     9.588    pps_generator_i/gen_event_trigger_0/U0/pulse_counter[0]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.508    14.849    pps_generator_i/gen_event_trigger_0/U0/clk
    SLICE_X0Y91          FDRE                                         r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[0]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X0Y91          FDRE (Setup_fdre_C_R)       -0.429    14.657    pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.588    
  -------------------------------------------------------------------
                         slack                                  5.069    

Slack (MET) :             5.069ns  (required time - arrival time)
  Source:                 pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 1.444ns (32.507%)  route 2.998ns (67.493%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.625     5.146    pps_generator_i/gen_event_trigger_0/U0/clk
    SLICE_X0Y92          FDSE                                         r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDSE (Prop_fdse_C_Q)         0.456     5.602 f  pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[5]/Q
                         net (fo=3, routed)           0.994     6.595    pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[5]
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.124     6.719 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry_i_6__2/O
                         net (fo=1, routed)           0.000     6.719    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry_i_6__2_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.117 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.117    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.231 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.231    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.345    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 f  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__2/CO[3]
                         net (fo=12, routed)          0.879     8.339    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__2_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I0_O)        0.124     8.463 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter[0]_i_1/O
                         net (fo=32, routed)          1.125     9.588    pps_generator_i/gen_event_trigger_0/U0/pulse_counter[0]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.508    14.849    pps_generator_i/gen_event_trigger_0/U0/clk
    SLICE_X0Y91          FDRE                                         r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[1]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X0Y91          FDRE (Setup_fdre_C_R)       -0.429    14.657    pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.588    
  -------------------------------------------------------------------
                         slack                                  5.069    

Slack (MET) :             5.069ns  (required time - arrival time)
  Source:                 pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 1.444ns (32.507%)  route 2.998ns (67.493%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.625     5.146    pps_generator_i/gen_event_trigger_0/U0/clk
    SLICE_X0Y92          FDSE                                         r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDSE (Prop_fdse_C_Q)         0.456     5.602 f  pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[5]/Q
                         net (fo=3, routed)           0.994     6.595    pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[5]
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.124     6.719 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry_i_6__2/O
                         net (fo=1, routed)           0.000     6.719    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry_i_6__2_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.117 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.117    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.231 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.231    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.345    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 f  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__2/CO[3]
                         net (fo=12, routed)          0.879     8.339    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__2_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I0_O)        0.124     8.463 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter[0]_i_1/O
                         net (fo=32, routed)          1.125     9.588    pps_generator_i/gen_event_trigger_0/U0/pulse_counter[0]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.508    14.849    pps_generator_i/gen_event_trigger_0/U0/clk
    SLICE_X0Y91          FDRE                                         r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[2]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X0Y91          FDRE (Setup_fdre_C_R)       -0.429    14.657    pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.588    
  -------------------------------------------------------------------
                         slack                                  5.069    

Slack (MET) :             5.069ns  (required time - arrival time)
  Source:                 pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 1.444ns (32.507%)  route 2.998ns (67.493%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.625     5.146    pps_generator_i/gen_event_trigger_0/U0/clk
    SLICE_X0Y92          FDSE                                         r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDSE (Prop_fdse_C_Q)         0.456     5.602 f  pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[5]/Q
                         net (fo=3, routed)           0.994     6.595    pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[5]
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.124     6.719 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry_i_6__2/O
                         net (fo=1, routed)           0.000     6.719    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry_i_6__2_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.117 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.117    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.231 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.231    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.345    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 f  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__2/CO[3]
                         net (fo=12, routed)          0.879     8.339    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__2_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I0_O)        0.124     8.463 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter[0]_i_1/O
                         net (fo=32, routed)          1.125     9.588    pps_generator_i/gen_event_trigger_0/U0/pulse_counter[0]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.508    14.849    pps_generator_i/gen_event_trigger_0/U0/clk
    SLICE_X0Y91          FDRE                                         r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[3]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X0Y91          FDRE (Setup_fdre_C_R)       -0.429    14.657    pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.588    
  -------------------------------------------------------------------
                         slack                                  5.069    

Slack (MET) :             5.178ns  (required time - arrival time)
  Source:                 pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 1.596ns (36.836%)  route 2.737ns (63.164%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.625     5.146    pps_generator_i/gen_event_trigger_0/U0/clk
    SLICE_X0Y91          FDRE                                         r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[3]/Q
                         net (fo=3, routed)           0.824     6.426    pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[3]
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.124     6.550 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry_i_7__2/O
                         net (fo=1, routed)           0.000     6.550    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry_i_7__2_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.100 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.100    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.214    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.328    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.442 f  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__2/CO[3]
                         net (fo=12, routed)          0.879     8.321    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__2_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I0_O)        0.124     8.445 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter[0]_i_1/O
                         net (fo=32, routed)          1.033     9.479    pps_generator_i/gen_event_trigger_0/U0/pulse_counter[0]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.508    14.849    pps_generator_i/gen_event_trigger_0/U0/clk
    SLICE_X0Y92          FDRE                                         r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[4]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.429    14.657    pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.479    
  -------------------------------------------------------------------
                         slack                                  5.178    

Slack (MET) :             5.178ns  (required time - arrival time)
  Source:                 pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 1.596ns (36.836%)  route 2.737ns (63.164%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.625     5.146    pps_generator_i/gen_event_trigger_0/U0/clk
    SLICE_X0Y91          FDRE                                         r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[3]/Q
                         net (fo=3, routed)           0.824     6.426    pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[3]
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.124     6.550 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry_i_7__2/O
                         net (fo=1, routed)           0.000     6.550    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry_i_7__2_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.100 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.100    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.214    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.328    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.442 f  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__2/CO[3]
                         net (fo=12, routed)          0.879     8.321    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__2_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I0_O)        0.124     8.445 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter[0]_i_1/O
                         net (fo=32, routed)          1.033     9.479    pps_generator_i/gen_event_trigger_0/U0/pulse_counter[0]_i_1_n_0
    SLICE_X0Y92          FDSE                                         r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.508    14.849    pps_generator_i/gen_event_trigger_0/U0/clk
    SLICE_X0Y92          FDSE                                         r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[5]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X0Y92          FDSE (Setup_fdse_C_S)       -0.429    14.657    pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.479    
  -------------------------------------------------------------------
                         slack                                  5.178    

Slack (MET) :             5.178ns  (required time - arrival time)
  Source:                 pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 1.596ns (36.836%)  route 2.737ns (63.164%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.625     5.146    pps_generator_i/gen_event_trigger_0/U0/clk
    SLICE_X0Y91          FDRE                                         r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[3]/Q
                         net (fo=3, routed)           0.824     6.426    pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[3]
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.124     6.550 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry_i_7__2/O
                         net (fo=1, routed)           0.000     6.550    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry_i_7__2_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.100 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.100    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.214    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.328    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.442 f  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__2/CO[3]
                         net (fo=12, routed)          0.879     8.321    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__2_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I0_O)        0.124     8.445 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter[0]_i_1/O
                         net (fo=32, routed)          1.033     9.479    pps_generator_i/gen_event_trigger_0/U0/pulse_counter[0]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.508    14.849    pps_generator_i/gen_event_trigger_0/U0/clk
    SLICE_X0Y92          FDRE                                         r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[6]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.429    14.657    pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.479    
  -------------------------------------------------------------------
                         slack                                  5.178    

Slack (MET) :             5.178ns  (required time - arrival time)
  Source:                 pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 1.596ns (36.836%)  route 2.737ns (63.164%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.625     5.146    pps_generator_i/gen_event_trigger_0/U0/clk
    SLICE_X0Y91          FDRE                                         r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[3]/Q
                         net (fo=3, routed)           0.824     6.426    pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[3]
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.124     6.550 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry_i_7__2/O
                         net (fo=1, routed)           0.000     6.550    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry_i_7__2_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.100 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.100    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.214    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.328    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.442 f  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__2/CO[3]
                         net (fo=12, routed)          0.879     8.321    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__2_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I0_O)        0.124     8.445 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter[0]_i_1/O
                         net (fo=32, routed)          1.033     9.479    pps_generator_i/gen_event_trigger_0/U0/pulse_counter[0]_i_1_n_0
    SLICE_X0Y92          FDSE                                         r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.508    14.849    pps_generator_i/gen_event_trigger_0/U0/clk
    SLICE_X0Y92          FDSE                                         r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[7]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X0Y92          FDSE (Setup_fdse_C_S)       -0.429    14.657    pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.479    
  -------------------------------------------------------------------
                         slack                                  5.178    

Slack (MET) :             5.211ns  (required time - arrival time)
  Source:                 pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 1.444ns (33.574%)  route 2.857ns (66.426%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.625     5.146    pps_generator_i/gen_event_trigger_0/U0/clk
    SLICE_X0Y92          FDSE                                         r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDSE (Prop_fdse_C_Q)         0.456     5.602 f  pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[5]/Q
                         net (fo=3, routed)           0.994     6.595    pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[5]
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.124     6.719 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry_i_6__2/O
                         net (fo=1, routed)           0.000     6.719    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry_i_6__2_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.117 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.117    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.231 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.231    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.345    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 f  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__2/CO[3]
                         net (fo=12, routed)          0.879     8.339    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__2_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I0_O)        0.124     8.463 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter[0]_i_1/O
                         net (fo=32, routed)          0.984     9.447    pps_generator_i/gen_event_trigger_0/U0/pulse_counter[0]_i_1_n_0
    SLICE_X0Y93          FDSE                                         r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.509    14.850    pps_generator_i/gen_event_trigger_0/U0/clk
    SLICE_X0Y93          FDSE                                         r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[10]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X0Y93          FDSE (Setup_fdse_C_S)       -0.429    14.658    pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  5.211    

Slack (MET) :             5.211ns  (required time - arrival time)
  Source:                 pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 1.444ns (33.574%)  route 2.857ns (66.426%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.625     5.146    pps_generator_i/gen_event_trigger_0/U0/clk
    SLICE_X0Y92          FDSE                                         r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDSE (Prop_fdse_C_Q)         0.456     5.602 f  pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[5]/Q
                         net (fo=3, routed)           0.994     6.595    pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[5]
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.124     6.719 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry_i_6__2/O
                         net (fo=1, routed)           0.000     6.719    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry_i_6__2_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.117 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.117    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.231 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.231    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.345    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 f  pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__2/CO[3]
                         net (fo=12, routed)          0.879     8.339    pps_generator_i/gen_event_trigger_0/U0/pulse_counter1_carry__2_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I0_O)        0.124     8.463 r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter[0]_i_1/O
                         net (fo=32, routed)          0.984     9.447    pps_generator_i/gen_event_trigger_0/U0/pulse_counter[0]_i_1_n_0
    SLICE_X0Y93          FDRE                                         r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.509    14.850    pps_generator_i/gen_event_trigger_0/U0/clk
    SLICE_X0Y93          FDRE                                         r  pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[11]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X0Y93          FDRE (Setup_fdre_C_R)       -0.429    14.658    pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  5.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.591     1.474    pps_generator_i/pps_counter_100mhz_0/U0/clk
    SLICE_X2Y13          FDRE                                         r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.753    pps_generator_i/pps_counter_100mhz_0/U0/counter_reg_n_0_[2]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.863 r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.863    pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[0]_i_2_n_5
    SLICE_X2Y13          FDRE                                         r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.861     1.988    pps_generator_i/pps_counter_100mhz_0/U0/clk
    SLICE_X2Y13          FDRE                                         r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[2]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.134     1.608    pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.591     1.474    pps_generator_i/pps_counter_100mhz_0/U0/clk
    SLICE_X2Y14          FDRE                                         r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.753    pps_generator_i/pps_counter_100mhz_0/U0/counter_reg_n_0_[6]
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.863 r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.863    pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[4]_i_1_n_5
    SLICE_X2Y14          FDRE                                         r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.861     1.988    pps_generator_i/pps_counter_100mhz_0/U0/clk
    SLICE_X2Y14          FDRE                                         r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[6]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.134     1.608    pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.588     1.471    pps_generator_i/pps_counter_100mhz_0/U0/clk
    SLICE_X2Y18          FDRE                                         r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[22]/Q
                         net (fo=11, routed)          0.127     1.762    pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[22]
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.872 r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.872    pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[20]_i_1_n_5
    SLICE_X2Y18          FDRE                                         r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.857     1.984    pps_generator_i/pps_counter_100mhz_0/U0/clk
    SLICE_X2Y18          FDRE                                         r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[22]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.134     1.605    pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.587     1.470    pps_generator_i/pps_counter_100mhz_0/U0/clk
    SLICE_X2Y19          FDRE                                         r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[26]/Q
                         net (fo=4, routed)           0.127     1.761    pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[26]
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.871 r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.871    pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[24]_i_1_n_5
    SLICE_X2Y19          FDRE                                         r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.856     1.983    pps_generator_i/pps_counter_100mhz_0/U0/clk
    SLICE_X2Y19          FDRE                                         r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[26]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.134     1.604    pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.672%)  route 0.137ns (33.328%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.590     1.473    pps_generator_i/pps_counter_100mhz_0/U0/clk
    SLICE_X2Y16          FDRE                                         r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[14]/Q
                         net (fo=4, routed)           0.137     1.774    pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[14]
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.884 r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.884    pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[12]_i_1_n_5
    SLICE_X2Y16          FDRE                                         r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.859     1.986    pps_generator_i/pps_counter_100mhz_0/U0/clk
    SLICE_X2Y16          FDRE                                         r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[14]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.134     1.607    pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.274ns (64.802%)  route 0.149ns (35.198%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.591     1.474    pps_generator_i/pps_counter_100mhz_0/U0/clk
    SLICE_X2Y15          FDRE                                         r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[10]/Q
                         net (fo=4, routed)           0.149     1.787    pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[10]
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.897 r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.897    pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[8]_i_1_n_5
    SLICE_X2Y15          FDRE                                         r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.860     1.987    pps_generator_i/pps_counter_100mhz_0/U0/clk
    SLICE_X2Y15          FDRE                                         r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[10]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.134     1.608    pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.274ns (64.760%)  route 0.149ns (35.240%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.589     1.472    pps_generator_i/pps_counter_100mhz_0/U0/clk
    SLICE_X2Y17          FDRE                                         r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[18]/Q
                         net (fo=4, routed)           0.149     1.785    pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[18]
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.895 r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.895    pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[16]_i_1_n_5
    SLICE_X2Y17          FDRE                                         r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.858     1.985    pps_generator_i/pps_counter_100mhz_0/U0/clk
    SLICE_X2Y17          FDRE                                         r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[18]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.134     1.606    pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.591     1.474    pps_generator_i/pps_counter_100mhz_0/U0/clk
    SLICE_X2Y13          FDRE                                         r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.753    pps_generator_i/pps_counter_100mhz_0/U0/counter_reg_n_0_[2]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.899 r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.899    pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[0]_i_2_n_4
    SLICE_X2Y13          FDRE                                         r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.861     1.988    pps_generator_i/pps_counter_100mhz_0/U0/clk
    SLICE_X2Y13          FDRE                                         r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[3]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.134     1.608    pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.591     1.474    pps_generator_i/pps_counter_100mhz_0/U0/clk
    SLICE_X2Y14          FDRE                                         r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.753    pps_generator_i/pps_counter_100mhz_0/U0/counter_reg_n_0_[6]
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.899 r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.899    pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[4]_i_1_n_4
    SLICE_X2Y14          FDRE                                         r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.861     1.988    pps_generator_i/pps_counter_100mhz_0/U0/clk
    SLICE_X2Y14          FDRE                                         r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[7]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.134     1.608    pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.588     1.471    pps_generator_i/pps_counter_100mhz_0/U0/clk
    SLICE_X2Y18          FDRE                                         r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[22]/Q
                         net (fo=11, routed)          0.127     1.762    pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[22]
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.908 r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.908    pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[20]_i_1_n_4
    SLICE_X2Y18          FDRE                                         r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.857     1.984    pps_generator_i/pps_counter_100mhz_0/U0/clk
    SLICE_X2Y18          FDRE                                         r  pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[23]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.134     1.605    pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93    pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93    pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y94    pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y94    pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y94    pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[14]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y94    pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[15]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y95    pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y95    pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y95    pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y13    pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y13    pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    pps_generator_i/pps_counter_100mhz_0/U0/counter_reg[21]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93    pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93    pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94    pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94    pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94    pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[14]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94    pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[15]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95    pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95    pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95    pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95    pps_generator_i/gen_event_trigger_0/U0/pulse_counter_reg[19]/C



