<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>hw_sci.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="$relpath/search.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_43e0a1f539e00dcfa1a6bc4d4fee4fc2.html">home</a></li><li class="navelem"><a class="el" href="dir_cb014abec909cd1f2f747a8fabc06ef7.html">a0221343</a></li><li class="navelem"><a class="el" href="dir_68d51b26df0948e389e8c3ede5e4cf3d.html">c2000ware_dev</a></li><li class="navelem"><a class="el" href="dir_5941e6303d8c20d86135ae6396d87598.html">c2000ware</a></li><li class="navelem"><a class="el" href="dir_2e729ad448dd2645239094b36b6c71f7.html">repos</a></li><li class="navelem"><a class="el" href="dir_eecdfc121e85ff7acfcd64df3cbe7ba3.html">driverlib_repo</a></li><li class="navelem"><a class="el" href="dir_760da502b132e7442314098681d5fad0.html">src</a></li><li class="navelem"><a class="el" href="dir_31934bde8701934b41159377b07b6b48.html">f2837xs</a></li><li class="navelem"><a class="el" href="dir_dbc43b3a0c3902340373c4587d4dd455.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_sci.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__sci_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// FILE:    hw_sci.h</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// TITLE:   Definitions for the SCI registers.</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">// $TI Release:  $</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// $Release Date:  $</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// $Copyright:  $</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef HW_SCI_H</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HW_SCI_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">// The following are defines for the SCI register offsets</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00021"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#a56ba15f9fec6c720c6adeadf1c17c0ce">   21</a></span>&#160;<span class="preprocessor">#define SCI_O_CCR                 0x0U         // Communications control</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// register</span></div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#aca60f632656ec397df4551704fad25cd">   23</a></span>&#160;<span class="preprocessor">#define SCI_O_CTL1                0x1U         // Control register 1</span></div>
<div class="line"><a name="l00024"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#ae2bc9d4808f56da2f8f3b3ea03358f09">   24</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_O_HBAUD               0x2U         // Baud rate (high) register</span></div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#ae3d85a0fd0204da3a4131cf571a3e3ed">   25</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_O_LBAUD               0x3U         // Baud rate (low) register</span></div>
<div class="line"><a name="l00026"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#a8027299dd58fb163fdd5dfb627aaad63">   26</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_O_CTL2                0x4U         // Control register 2</span></div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#ac42b18a9f7104edf93e08b30140e334c">   27</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_O_RXST                0x5U         // Recieve status register</span></div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#a4bd43f4635f67c63881c0c409d19b2e8">   28</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_O_RXEMU               0x6U         // Recieve emulation buffer</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// register</span></div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#a19409e467f0f606ca94c9e86a97bd9c5">   30</a></span>&#160;<span class="preprocessor">#define SCI_O_RXBUF               0x7U         // Recieve data buffer</span></div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#a3a8d4f429a357f7f8feb4c2e0beac200">   31</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_O_TXBUF               0x9U         // Transmit data buffer</span></div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#a26495372013861be082397903b8dfa0e">   32</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_O_FFTX                0xAU         // FIFO transmit register</span></div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#aa4291294fdcfaad8a91a690ff8474cd6">   33</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_O_FFRX                0xBU         // FIFO recieve register</span></div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#a3bfb2c1f4f2d8958fd9df706176a3679">   34</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_O_FFCT                0xCU         // FIFO control register</span></div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#a1283440fe4510a8a982a3b831cf8cb4c">   35</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_O_PRI                 0xFU         // SCI Priority control</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">// The following are defines for the bit fields in the SCICCR register</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#a10b0aeeb5a491cc53ac71402960aed66">   42</a></span>&#160;<span class="preprocessor">#define SCI_CCR_SCICHAR_S         0U</span></div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#a696b68776991ac6ed6ba4dad4f266296">   43</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_CCR_SCICHAR_M         0x7U         // Character length control</span></div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#a31b89a16dea81d2242981df04c7ccdf6">   44</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_CCR_ADDRIDLE_MODE     0x8U         // ADDR/IDLE Mode control</span></div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#ad765593cc6bdc70acb59a1d1349c6733">   45</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_CCR_LOOPBKENA         0x10U        // Loop Back enable</span></div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#ab35bddccacde039b21983dcb533d3ccf">   46</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_CCR_PARITYENA         0x20U        // Parity enable</span></div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#af4e9f30ed323e4120f506cb0ef17a922">   47</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_CCR_PARITY            0x40U        // Even or Odd Parity</span></div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#ab41d027532d344e5f35a664ff5b37501">   48</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_CCR_STOPBITS          0x80U        // Number of Stop Bits</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">// The following are defines for the bit fields in the SCICTL1 register</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#a1e99a6c96e5f9842d380ad82e21e2abb">   55</a></span>&#160;<span class="preprocessor">#define SCI_CTL1_RXENA            0x1U         // SCI receiver enable</span></div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#a97ac73d6efba734f6d7e0f538bf6ea03">   56</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_CTL1_TXENA            0x2U         // SCI transmitter enable</span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#a4f212b2f060f7589978924c76e8788af">   57</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_CTL1_SLEEP            0x4U         // SCI sleep</span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#a539b2b985b1585193b4f5068b10a967f">   58</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_CTL1_TXWAKE           0x8U         // Transmitter wakeup method</span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#aaecf09fe7bc5056bed1d68314192efa7">   59</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_CTL1_SWRESET          0x20U        // Software reset</span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#a5a9434cf6e7b107ba667311b44e37dfb">   60</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_CTL1_RXERRINTENA      0x40U        // Recieve __interrupt enable</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">// The following are defines for the bit fields in the SCIHBAUD register</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#a04ef9e2eb728accc0bb31350f5889005">   67</a></span>&#160;<span class="preprocessor">#define SCI_HBAUD_BAUD_S          0U</span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#a71f2541a9b7cf4a5408d77eb7b3833aa">   68</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_HBAUD_BAUD_M          0xFFU        // SCI 16-bit baud selection</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Registers SCIHBAUD</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">// The following are defines for the bit fields in the SCILBAUD register</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#ae663733d6758767a0b4882ec1c2579ba">   76</a></span>&#160;<span class="preprocessor">#define SCI_LBAUD_BAUD_S          0U</span></div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#aed561b315289194a2677ab8fc398f1be">   77</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_LBAUD_BAUD_M          0xFFU        // SCI 16-bit baud selection</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Registers SCILBAUD</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">// The following are defines for the bit fields in the SCICTL2 register</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#a712a1866598d3ace915232bb361696d6">   85</a></span>&#160;<span class="preprocessor">#define SCI_CTL2_TXINTENA         0x1U         // Transmit __interrupt enable</span></div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#a18be1bc02e2ff8886b79aa53e5720caf">   86</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_CTL2_RXBKINTENA       0x2U         // Receiver-buffer break enable</span></div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#a81c8c5dabcc8cf637216de5356cc2fc5">   87</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_CTL2_TXEMPTY          0x40U        // Transmitter empty flag</span></div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#a9c01f4908a2986ff13f66a5d7f085d8f">   88</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_CTL2_TXRDY            0x80U        // Transmitter ready flag</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">// The following are defines for the bit fields in the SCIRXST register</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#a400679daad3f37deb6912c46124a1f3a">   95</a></span>&#160;<span class="preprocessor">#define SCI_RXST_RXWAKE           0x2U         // Receiver wakeup detect flag</span></div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#ad389a51e140eb279bc42c8a32d81a462">   96</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_RXST_PE               0x4U         // Parity error flag</span></div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#a6cdf77f77a938a5f2cac5e423024e113">   97</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_RXST_OE               0x8U         // Overrun error flag</span></div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#a33ccd8d2718e7f033ff866d1adf86030">   98</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_RXST_FE               0x10U        // Framing error flag</span></div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#ac22d9348f1a186cb723ab7d36d5d31d3">   99</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_RXST_BRKDT            0x20U        // Break-detect flag</span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#afc69cb8e3427b4a9c20b7b8d9afde2a7">  100</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_RXST_RXRDY            0x40U        // Receiver ready flag</span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#a43117f3be36b6fafe255e69e3b67f9c3">  101</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_RXST_RXERROR          0x80U        // Receiver error flag</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">// The following are defines for the bit fields in the SCIRXEMU register</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#a0294c402229e9f331d6af4c0db4e7a7a">  108</a></span>&#160;<span class="preprocessor">#define SCI_RXEMU_ERXDT_S         0U</span></div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#aa4ae2a2f839b1392cb0c5a671f5c0b74">  109</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_RXEMU_ERXDT_M         0xFFU        // Receive emulation buffer data</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">// The following are defines for the bit fields in the SCIRXBUF register</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#a18a917718547d022b3d167379e733a3e">  116</a></span>&#160;<span class="preprocessor">#define SCI_RXBUF_SAR_S           0U</span></div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#acdbe07f01c33b02ff5f58780ab8979ec">  117</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_RXBUF_SAR_M           0xFFU        // Receive Character bits</span></div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#a385cf3fce9667ecc244bd6232ceae1b2">  118</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_RXBUF_SCIFFPE         0x4000U      // Receiver error flag</span></div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#a267db29d1361ffdf039d435a73c0de3f">  119</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_RXBUF_SCIFFFE         0x8000U      // Receiver error flag</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">// The following are defines for the bit fields in the SCITXBUF register</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#af10a9049b287efb0aee8fda3ba3b2237">  126</a></span>&#160;<span class="preprocessor">#define SCI_TXBUF_TXDT_S          0U</span></div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#ad54775ffd1e25f334c3a4aa95a15df35">  127</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_TXBUF_TXDT_M          0xFFU        // Transmit data buffer</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">// The following are defines for the bit fields in the SCIFFTX register</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#ae782a88e7b1b0345d8c08b8f4353ab45">  134</a></span>&#160;<span class="preprocessor">#define SCI_FFTX_TXFFIL_S         0U</span></div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#a272bc475728e23a7a86b6a4077e5442c">  135</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_FFTX_TXFFIL_M         0x1FU        // Interrupt level</span></div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#aa083ccbd7fb44628e99a000174672bbb">  136</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_FFTX_TXFFIENA         0x20U        // Interrupt enable</span></div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#afa36eec60d7686ddfb3dd164909150b1">  137</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_FFTX_TXFFINTCLR       0x40U        // Clear INT flag</span></div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#a8527840dd826a465236174447d3df026">  138</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_FFTX_TXFFINT          0x80U        // INT flag</span></div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#a2b31581ae2058baec7344a6ae849b0dd">  139</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_FFTX_TXFFST_S         8U</span></div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#a4fcd48e814f13ba79daec06b0d261639">  140</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_FFTX_TXFFST_M         0x1F00U      // FIFO status</span></div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#adf4c8c9f16b3d597a9556d68400aae79">  141</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_FFTX_TXFIFORESET      0x2000U      // FIFO reset</span></div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#a15ab459c72d88241395197ba8cf60eca">  142</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_FFTX_SCIFFENA         0x4000U      // Enhancement enable</span></div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#a4b9923ddbdf6d528cf5bc3744363e976">  143</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_FFTX_SCIRST           0x8000U      // SCI reset rx/tx channels</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">// The following are defines for the bit fields in the SCIFFRX register</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#a50f691bce3c965cb4f0513582c3c8c94">  150</a></span>&#160;<span class="preprocessor">#define SCI_FFRX_RXFFIL_S         0U</span></div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#ab25f52a16807bb8c5bd4449fc6e1d0c2">  151</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_FFRX_RXFFIL_M         0x1FU        // Interrupt level</span></div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#a13f354965fb6863d3f72edcc085237e4">  152</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_FFRX_RXFFIENA         0x20U        // Interrupt enable</span></div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#a6f2e9b05f6e35370a27d200b9f6f25cf">  153</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_FFRX_RXFFINTCLR       0x40U        // Clear INT flag</span></div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#abc422bd05463ac444192e2456b6e38f4">  154</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_FFRX_RXFFINT          0x80U        // INT flag</span></div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#aa307b29f00d2bfa5915d19b1f9faca7d">  155</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_FFRX_RXFFST_S         8U</span></div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#a61b1824fa7af61346c966e5244683d53">  156</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_FFRX_RXFFST_M         0x1F00U      // FIFO status</span></div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#a2cebbb2045711c51b0739c0ceddc6ebc">  157</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_FFRX_RXFIFORESET      0x2000U      // FIFO reset</span></div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#a883087e43fafed9e2e0e09ca9b713213">  158</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_FFRX_RXFFOVRCLR       0x4000U      // Clear overflow</span></div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#ac69b4d446af21582999099be2b2e2a4b">  159</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_FFRX_RXFFOVF          0x8000U      // FIFO overflow</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">// The following are defines for the bit fields in the SCIFFCT register</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#ac561df79c5fbe631579098dc08ae3957">  166</a></span>&#160;<span class="preprocessor">#define SCI_FFCT_FFTXDLY_S        0U</span></div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#ab9a86818360d53098f6f0bf2f812a34f">  167</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_FFCT_FFTXDLY_M        0xFFU        // FIFO transmit delay</span></div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#a2db6aac87a4e224a95907be4e1a13d06">  168</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_FFCT_CDC              0x2000U      // Auto baud mode enable</span></div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#a1b17f0899bc98379e72172279a6a8854">  169</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_FFCT_ABDCLR           0x4000U      // Auto baud clear</span></div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#acd35a0f451e632aef38a5c11e693304b">  170</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_FFCT_ABD              0x8000U      // Auto baud detect</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">// The following are defines for the bit fields in the SCIPRI register</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#ac7398e37562a486090a405f8a705689b">  177</a></span>&#160;<span class="preprocessor">#define SCI_PRI_FREESOFT_S        3U</span></div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="code" href="hw__sci_8h.html#ade926704cb811eadf67464a11337bf2a">  178</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCI_PRI_FREESOFT_M        0x18U        // Emulation modes</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1" /><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
