

================================================================
== Vivado HLS Report for 'HessianDetector'
================================================================
* Date:           Thu Aug 27 17:06:01 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS_SURF_Simplified
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+-----------+---------+-----------+----------+
    |       Latency       |       Interval      | Pipeline |
    |   min   |    max    |   min   |    max    |   Type   |
    +---------+-----------+---------+-----------+----------+
    |  5296614|  145384305|  5296615|  145384306| dataflow |
    +---------+-----------+---------+-----------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%pointNumber_offset_c = alloca i32, align 4" [mSURF.cpp:541->top.cpp:34]   --->   Operation 5 'alloca' 'pointNumber_offset_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%keyPoints_V_offset_c = alloca i32, align 4" [mSURF.cpp:541->top.cpp:34]   --->   Operation 6 'alloca' 'keyPoints_V_offset_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%this_assign_1_reload = alloca i32, align 4"   --->   Operation 7 'alloca' 'this_assign_1_reload' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%dets_0_V_V = alloca i32, align 4" [mSURF.cpp:532->top.cpp:34]   --->   Operation 8 'alloca' 'dets_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%dets_1_V_V = alloca i32, align 4" [mSURF.cpp:532->top.cpp:34]   --->   Operation 9 'alloca' 'dets_1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%dets_2_V_V = alloca i32, align 4" [mSURF.cpp:532->top.cpp:34]   --->   Operation 10 'alloca' 'dets_2_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 11 [2/2] (0.00ns)   --->   "call fastcc void @calcLayerDetAndTrace(i32* %dets_0_V_V, i32* %dets_1_V_V, i32* %dets_2_V_V, i32* nocapture %this_assign_1_loc, i32* %this_assign_1_reload, i32* nocapture %keyPoints_V_offset, i32* nocapture %pointNumber_offset, i32* %keyPoints_V_offset_c, i32* %pointNumber_offset_c)" [mSURF.cpp:541->top.cpp:34]   --->   Operation 11 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 12 [1/2] (0.00ns)   --->   "call fastcc void @calcLayerDetAndTrace(i32* %dets_0_V_V, i32* %dets_1_V_V, i32* %dets_2_V_V, i32* nocapture %this_assign_1_loc, i32* %this_assign_1_reload, i32* nocapture %keyPoints_V_offset, i32* nocapture %pointNumber_offset, i32* %keyPoints_V_offset_c, i32* %pointNumber_offset_c)" [mSURF.cpp:541->top.cpp:34]   --->   Operation 12 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 13 [2/2] (0.00ns)   --->   "call fastcc void @findCharacteristicPo(i32* %dets_0_V_V, i32* %dets_1_V_V, i32* %dets_2_V_V, i32* nocapture %this_assign_1_reload, i32* %keyPoints_V, i32* nocapture %keyPoints_V_offset_c, i32* %pointNumber, i32* nocapture %pointNumber_offset_c)" [mSURF.cpp:541->top.cpp:34]   --->   Operation 13 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %keyPoints_V, [6 x i8]* @p_str419, i32 0, i32 0, [1 x i8]* @p_str116, i32 0, i32 600, [10 x i8]* @p_str520, [6 x i8]* @p_str621, [1 x i8]* @p_str116, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str116, [1 x i8]* @p_str116)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %keyPoints_V, [6 x i8]* @p_str419, i32 0, i32 0, [1 x i8]* @p_str116, i32 0, i32 600, [10 x i8]* @p_str520, [6 x i8]* @p_str621, [1 x i8]* @p_str116, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str116, [1 x i8]* @p_str116)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %pointNumber, [6 x i8]* @p_str419, i32 0, i32 0, [1 x i8]* @p_str116, i32 0, i32 1, [12 x i8]* @p_str722, [6 x i8]* @p_str621, [1 x i8]* @p_str116, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str116, [1 x i8]* @p_str116)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %pointNumber, [6 x i8]* @p_str419, i32 0, i32 0, [1 x i8]* @p_str116, i32 0, i32 1, [12 x i8]* @p_str722, [6 x i8]* @p_str621, [1 x i8]* @p_str116, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str116, [1 x i8]* @p_str116)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %pointNumber_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %keyPoints_V_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %keyPoints_V, [6 x i8]* @p_str419, i32 0, i32 0, [1 x i8]* @p_str116, i32 0, i32 600, [10 x i8]* @p_str520, [6 x i8]* @p_str621, [1 x i8]* @p_str116, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str116, [1 x i8]* @p_str116)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %pointNumber, [6 x i8]* @p_str419, i32 0, i32 0, [1 x i8]* @p_str116, i32 0, i32 1, [12 x i8]* @p_str722, [6 x i8]* @p_str621, [1 x i8]* @p_str116, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str116, [1 x i8]* @p_str116)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @sum_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @sum_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str1) nounwind" [mSURF.cpp:531->top.cpp:34]   --->   Operation 26 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %pointNumber, [6 x i8]* @p_str419, i32 0, i32 0, [1 x i8]* @p_str116, i32 0, i32 1, [12 x i8]* @p_str722, [6 x i8]* @p_str621, [1 x i8]* @p_str116, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str116, [1 x i8]* @p_str116)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %keyPoints_V, [6 x i8]* @p_str419, i32 0, i32 0, [1 x i8]* @p_str116, i32 0, i32 600, [10 x i8]* @p_str520, [6 x i8]* @p_str621, [1 x i8]* @p_str116, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str116, [1 x i8]* @p_str116)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @dets_LF_0_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %dets_0_V_V, i32* %dets_0_V_V)"   --->   Operation 29 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dets_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @dets_LF_1_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %dets_1_V_V, i32* %dets_1_V_V)"   --->   Operation 31 'specchannel' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dets_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @dets_LF_2_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %dets_2_V_V, i32* %dets_2_V_V)"   --->   Operation 33 'specchannel' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dets_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @this_OC_assign_OC_1_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %this_assign_1_reload, i32* %this_assign_1_reload)"   --->   Operation 35 'specchannel' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @keyPoints_OC_V_OC_of, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %keyPoints_V_offset_c, i32* %keyPoints_V_offset_c)" [mSURF.cpp:541->top.cpp:34]   --->   Operation 37 'specchannel' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %keyPoints_V_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [mSURF.cpp:541->top.cpp:34]   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @pointNumber_OC_offse, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %pointNumber_offset_c, i32* %pointNumber_offset_c)" [mSURF.cpp:541->top.cpp:34]   --->   Operation 39 'specchannel' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %pointNumber_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [mSURF.cpp:541->top.cpp:34]   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/2] (0.00ns)   --->   "call fastcc void @findCharacteristicPo(i32* %dets_0_V_V, i32* %dets_1_V_V, i32* %dets_2_V_V, i32* nocapture %this_assign_1_reload, i32* %keyPoints_V, i32* nocapture %keyPoints_V_offset_c, i32* %pointNumber, i32* nocapture %pointNumber_offset_c)" [mSURF.cpp:541->top.cpp:34]   --->   Operation 41 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 42 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
