
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000001a8  00800100  000084b4  00008548  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000084b4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000002f3  008002a8  008002a8  000086f0  2**0
                  ALLOC
  3 .stab         0001953c  00000000  00000000  000086f0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00006b3e  00000000  00000000  00021c2c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 c2 04 	jmp	0x984	; 0x984 <__ctors_end>
       4:	0c 94 1c 24 	jmp	0x4838	; 0x4838 <__vector_1>
       8:	0c 94 e1 04 	jmp	0x9c2	; 0x9c2 <__bad_interrupt>
       c:	0c 94 e1 04 	jmp	0x9c2	; 0x9c2 <__bad_interrupt>
      10:	0c 94 e1 04 	jmp	0x9c2	; 0x9c2 <__bad_interrupt>
      14:	0c 94 e1 04 	jmp	0x9c2	; 0x9c2 <__bad_interrupt>
      18:	0c 94 e1 04 	jmp	0x9c2	; 0x9c2 <__bad_interrupt>
      1c:	0c 94 e1 04 	jmp	0x9c2	; 0x9c2 <__bad_interrupt>
      20:	0c 94 e1 04 	jmp	0x9c2	; 0x9c2 <__bad_interrupt>
      24:	0c 94 bf 23 	jmp	0x477e	; 0x477e <__vector_9>
      28:	0c 94 e1 04 	jmp	0x9c2	; 0x9c2 <__bad_interrupt>
      2c:	0c 94 e1 04 	jmp	0x9c2	; 0x9c2 <__bad_interrupt>
      30:	0c 94 e1 04 	jmp	0x9c2	; 0x9c2 <__bad_interrupt>
      34:	0c 94 e1 04 	jmp	0x9c2	; 0x9c2 <__bad_interrupt>
      38:	0c 94 e1 04 	jmp	0x9c2	; 0x9c2 <__bad_interrupt>
      3c:	0c 94 3b 23 	jmp	0x4676	; 0x4676 <__vector_15>
      40:	0c 94 3b 23 	jmp	0x4676	; 0x4676 <__vector_15>
      44:	0c 94 e1 04 	jmp	0x9c2	; 0x9c2 <__bad_interrupt>
      48:	0c 94 e1 04 	jmp	0x9c2	; 0x9c2 <__bad_interrupt>
      4c:	0c 94 e1 04 	jmp	0x9c2	; 0x9c2 <__bad_interrupt>
      50:	0c 94 e1 04 	jmp	0x9c2	; 0x9c2 <__bad_interrupt>
      54:	0c 94 e1 04 	jmp	0x9c2	; 0x9c2 <__bad_interrupt>
      58:	0c 94 e1 04 	jmp	0x9c2	; 0x9c2 <__bad_interrupt>
      5c:	0c 94 e1 04 	jmp	0x9c2	; 0x9c2 <__bad_interrupt>
      60:	0c 94 e1 04 	jmp	0x9c2	; 0x9c2 <__bad_interrupt>
      64:	0c 94 e1 04 	jmp	0x9c2	; 0x9c2 <__bad_interrupt>
      68:	0c 94 e1 04 	jmp	0x9c2	; 0x9c2 <__bad_interrupt>
      6c:	0c 94 e1 04 	jmp	0x9c2	; 0x9c2 <__bad_interrupt>
      70:	0c 94 e1 04 	jmp	0x9c2	; 0x9c2 <__bad_interrupt>
      74:	0c 94 e1 04 	jmp	0x9c2	; 0x9c2 <__bad_interrupt>
      78:	0c 94 e1 04 	jmp	0x9c2	; 0x9c2 <__bad_interrupt>
      7c:	0c 94 e1 04 	jmp	0x9c2	; 0x9c2 <__bad_interrupt>
      80:	0c 94 e1 04 	jmp	0x9c2	; 0x9c2 <__bad_interrupt>
      84:	0c 94 e1 04 	jmp	0x9c2	; 0x9c2 <__bad_interrupt>
      88:	0c 94 e1 04 	jmp	0x9c2	; 0x9c2 <__bad_interrupt>
      8c:	03 15       	cp	r16, r3
      8e:	09 15       	cp	r16, r9
      90:	0c 15       	cp	r16, r12
      92:	0f 15       	cp	r16, r15
      94:	12 15       	cp	r17, r2
      96:	15 15       	cp	r17, r5
      98:	1b 15       	cp	r17, r11
      9a:	18 15       	cp	r17, r8
      9c:	1e 15       	cp	r17, r14
      9e:	21 15       	cp	r18, r1
      a0:	24 15       	cp	r18, r4
      a2:	2d 15       	cp	r18, r13
      a4:	30 15       	cp	r19, r0
      a6:	33 15       	cp	r19, r3
      a8:	36 15       	cp	r19, r6
      aa:	2a 15       	cp	r18, r10
      ac:	00 15       	cp	r16, r0
      ae:	06 15       	cp	r16, r6
      b0:	39 15       	cp	r19, r9
      b2:	3c 15       	cp	r19, r12
      b4:	27 15       	cp	r18, r7
      b6:	fd 14       	cp	r15, r13
      b8:	08 00       	.word	0x0008	; ????
      ba:	00 00       	nop
      bc:	be 92       	st	-X, r11
      be:	24 49       	sbci	r18, 0x94	; 148
      c0:	12 3e       	cpi	r17, 0xE2	; 226
      c2:	ab aa       	std	Y+51, r10	; 0x33
      c4:	aa 2a       	or	r10, r26
      c6:	be cd       	rjmp	.-1156   	; 0xfffffc44 <__eeprom_end+0xff7efc44>
      c8:	cc cc       	rjmp	.-1640   	; 0xfffffa62 <__eeprom_end+0xff7efa62>
      ca:	4c 3e       	cpi	r20, 0xEC	; 236
      cc:	00 00       	nop
      ce:	00 80       	ld	r0, Z
      d0:	be ab       	std	Y+54, r27	; 0x36
      d2:	aa aa       	std	Y+50, r10	; 0x32
      d4:	aa 3e       	cpi	r26, 0xEA	; 234
      d6:	00 00       	nop
      d8:	00 00       	nop
      da:	bf 00       	.word	0x00bf	; ????
      dc:	00 00       	nop
      de:	80 3f       	cpi	r24, 0xF0	; 240
      e0:	00 00       	nop
      e2:	00 00       	nop
      e4:	00 08       	sbc	r0, r0
      e6:	41 78       	andi	r20, 0x81	; 129
      e8:	d3 bb       	out	0x13, r29	; 19
      ea:	43 87       	std	Z+11, r20	; 0x0b
      ec:	d1 13       	cpse	r29, r17
      ee:	3d 19       	sub	r19, r13
      f0:	0e 3c       	cpi	r16, 0xCE	; 206
      f2:	c3 bd       	out	0x23, r28	; 35
      f4:	42 82       	std	Z+2, r4	; 0x02
      f6:	ad 2b       	or	r26, r29
      f8:	3e 68       	ori	r19, 0x8E	; 142
      fa:	ec 82       	std	Y+4, r14	; 0x04
      fc:	76 be       	out	0x36, r7	; 54
      fe:	d9 8f       	std	Y+25, r29	; 0x19
     100:	e1 a9       	ldd	r30, Z+49	; 0x31
     102:	3e 4c       	sbci	r19, 0xCE	; 206
     104:	80 ef       	ldi	r24, 0xF0	; 240
     106:	ff be       	out	0x3f, r15	; 63
     108:	01 c4       	rjmp	.+2050   	; 0x90c <__c.1863+0x87>
     10a:	ff 7f       	andi	r31, 0xFF	; 255
     10c:	3f 00       	.word	0x003f	; ????
     10e:	00 00       	nop
     110:	00 00       	nop
     112:	07 63       	ori	r16, 0x37	; 55
     114:	42 36       	cpi	r20, 0x62	; 98
     116:	b7 9b       	sbis	0x16, 7	; 22
     118:	d8 a7       	std	Y+40, r29	; 0x28
     11a:	1a 39       	cpi	r17, 0x9A	; 154
     11c:	68 56       	subi	r22, 0x68	; 104
     11e:	18 ae       	std	Y+56, r1	; 0x38
     120:	ba ab       	std	Y+50, r27	; 0x32
     122:	55 8c       	ldd	r5, Z+29	; 0x1d
     124:	1d 3c       	cpi	r17, 0xCD	; 205
     126:	b7 cc       	rjmp	.-1682   	; 0xfffffa96 <__eeprom_end+0xff7efa96>
     128:	57 63       	ori	r21, 0x37	; 55
     12a:	bd 6d       	ori	r27, 0xDD	; 221
     12c:	ed fd       	.word	0xfded	; ????
     12e:	75 3e       	cpi	r23, 0xE5	; 229
     130:	f6 17       	cp	r31, r22
     132:	72 31       	cpi	r23, 0x12	; 18
     134:	bf 00       	.word	0x00bf	; ????
     136:	00 00       	nop
     138:	80 3f       	cpi	r24, 0xF0	; 240

0000013a <__c.2204>:
     13a:	55 4e 4b 4f 57 4e 00                                UNKOWN.

00000141 <__c.2201>:
     141:	45 78 74 65 72 6e 61 6c 20 52 65 73 65 74 00        External Reset.

00000150 <__c.2198>:
     150:	42 72 6f 77 6e 20 4f 75 74 20 44 65 74 65 63 74     Brown Out Detect
	...

00000161 <__c.2195>:
     161:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     171:	20 53 65 6d 61 70 68 6f 72 65 00                     Semaphore.

0000017c <__c.2192>:
     17c:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     18c:	20 53 69 67 6e 61 6c 00                              Signal.

00000194 <__c.2189>:
     194:	4b 65 72 6e 65 6c 20 66 75 6e 63 74 69 6f 6e 20     Kernel function 
     1a4:	6e 6f 74 20 69 6d 70 6c 65 6d 65 6e 74 65 64 00     not implemented.

000001b4 <__c.2186>:
     1b4:	44 65 76 69 63 65 20 44 72 69 76 65 72 20 45 72     Device Driver Er
     1c4:	72 6f 72 00                                         ror.

000001c8 <__c.2183>:
     1c8:	57 61 74 63 68 64 6f 67 20 52 65 73 74 61 72 74     Watchdog Restart
	...

000001d9 <__c.2180>:
     1d9:	53 57 20 57 61 74 63 68 64 6f 67 20 52 65 73 74     SW Watchdog Rest
     1e9:	61 72 74 00                                         art.

000001ed <__c.2177>:
     1ed:	54 69 6d 65 72 20 4f 76 65 72 66 6c 6f 77 00        Timer Overflow.

000001fc <__c.2174>:
     1fc:	55 6e 68 61 6e 64 6c 65 64 20 49 6e 74 65 72 72     Unhandled Interr
     20c:	75 70 74 20 56 65 63 74 6f 72 00                    upt Vector.

00000217 <__c.2171>:
     217:	4c 6f 77 20 56 6f 6c 74 61 67 65 00                 Low Voltage.

00000223 <__c.2168>:
     223:	45 78 74 72 61 20 54 61 73 6b 20 73 74 61 72 74     Extra Task start
     233:	65 64 2c 20 69 73 20 6e 72 6b 5f 63 66 67 2e 68     ed, is nrk_cfg.h
     243:	20 6f 6b 3f 00                                       ok?.

00000248 <__c.2165>:
     248:	49 64 6c 65 20 6f 72 20 4b 65 72 6e 65 6c 20 53     Idle or Kernel S
     258:	74 61 63 6b 20 4f 76 65 72 66 6c 6f 77 00           tack Overflow.

00000266 <__c.2162>:
     266:	55 6e 65 78 70 65 63 74 65 64 20 52 65 73 74 61     Unexpected Resta
     276:	72 74 00                                            rt.

00000279 <__c.2159>:
     279:	44 75 70 6c 69 63 61 74 65 64 20 54 61 73 6b 20     Duplicated Task 
     289:	49 44 00                                            ID.

0000028c <__c.2156>:
     28c:	53 63 68 65 64 75 6c 65 72 20 4d 69 73 73 65 64     Scheduler Missed
     29c:	20 57 61 6b 65 75 70 00                              Wakeup.

000002a4 <__c.2153>:
     2a4:	54 61 73 6b 20 52 65 73 65 72 76 65 20 56 69 6f     Task Reserve Vio
     2b4:	6c 61 74 65 64 00                                   lated.

000002ba <__c.2150>:
     2ba:	52 65 73 65 72 76 65 20 45 72 72 6f 72 20 69 6e     Reserve Error in
     2ca:	20 53 63 68 65 64 75 6c 65 72 00                     Scheduler.

000002d5 <__c.2147>:
     2d5:	49 6e 76 61 6c 69 64 20 53 74 61 63 6b 20 50 6f     Invalid Stack Po
     2e5:	69 6e 74 65 72 00                                   inter.

000002eb <__c.2144>:
     2eb:	54 61 73 6b 20 53 74 61 63 6b 20 4f 76 65 72 66     Task Stack Overf
     2fb:	6c 6f 77 00                                         low.

000002ff <__c.2141>:
     2ff:	53 74 61 63 6b 20 77 61 73 20 6e 6f 74 20 64 65     Stack was not de
     30f:	66 69 6e 65 64 20 61 73 20 6c 61 72 67 65 20 65     fined as large e
     31f:	6e 6f 75 67 68 21 00                                nough!.

00000326 <__c.2137>:
     326:	54 61 73 6b 20 70 65 72 69 6f 64 20 74 6f 6f 20     Task period too 
     336:	6c 61 72 67 65 2e 20 50 65 72 69 6f 64 20 6d 75     large. Period mu
     346:	73 74 20 62 65 20 6c 65 73 73 20 74 68 61 6e 20     st be less than 
     356:	36 31 20 73 65 63 6f 6e 64 73 2e 00                 61 seconds..

00000362 <__c.2134>:
     362:	29 3a 20 00                                         ): .

00000366 <__c.2132>:
     366:	2a 4e 52 4b 20 45 52 52 4f 52 28 00                 *NRK ERROR(.

00000372 <__c.2057>:
     372:	0d 0a 53 54 41 43 4b 20 44 55 4d 50 0d 0a 00        ..STACK DUMP...

00000381 <font5x7>:
     381:	08 08 2a 1c 08 08 1c 2a 08 08 40 44 4a 51 40 40     ..*....*..@DJQ@@
     391:	51 4a 44 40 14 74 1c 17 14 10 20 7f 01 01 00 00     QJD@.t.... .....
	...
     3a9:	08 1c 2c 08 08 7f 01 01 01 01 01 01 01 01 7f 7f     ..,.............
     3b9:	40 40 40 40 40 40 40 40 7f 00 00 00 00 00 00 00     @@@@@@@@........
	...
     3d1:	79 11 27 11 79 00 00 00 00 00 00 00 00 00 00 00     y.'.y...........
     3e1:	00 00 00 00 7f 01 01 01 03 60 50 48 44 7e 3e 49     .........`PHD~>I
     3f1:	49 49 3e 70 0c 03 0c 70 63 49 49 49 63 01 7f 01     II>p...pcIIIc...
     401:	7f 01 63 55 49 41 41 06 01 7e 01 06 08 55 7f 55     ..cUIAA..~...U.U
     411:	08 0f 10 7f 10 0f 4e 71 01 71 4e 38 44 44 38 44     ......Nq.qN8DD8D
     421:	00 00 00 00 00 00 00 5f 00 00 03 00 03 00 00 14     ......._........
     431:	3e 14 3e 14 26 49 7f 49 32 62 15 2a 54 23 36 49     >.>.&I.I2b.*T#6I
     441:	56 20 50 00 03 00 00 00 00 1c 22 41 00 00 41 22     V P......."A..A"
     451:	1c 00 00 14 0e 14 00 08 08 3e 08 08 00 60 00 00     .........>...`..
     461:	00 08 08 08 08 00 00 40 00 00 00 60 10 08 04 03     .......@...`....
     471:	3e 41 41 41 3e 04 02 7f 00 00 62 51 49 45 42 22     >AAA>.....bQIEB"
     481:	41 49 49 36 0c 0b 08 7e 08 4f 49 49 49 31 3e 49     AII6...~.OIII1>I
     491:	49 49 32 61 11 09 05 03 36 49 49 49 36 26 49 49     II2a....6III6&II
     4a1:	49 3e 00 22 00 00 00 00 61 00 00 00 08 14 14 22     I>."....a......"
     4b1:	22 14 14 14 14 14 22 22 14 14 08 06 01 59 05 02     "....."".....Y..
     4c1:	3e 41 5d 55 5e 7e 09 09 09 7e 7f 49 49 49 36 3e     >A]U^~...~.III6>
     4d1:	41 41 41 22 7f 41 41 41 3e 7f 49 49 49 41 7f 09     AAA".AAA>.IIIA..
     4e1:	09 09 01 3e 41 49 49 32 7f 08 08 08 7f 00 00 7f     ...>AII2........
     4f1:	00 00 20 40 40 40 3f 7f 08 14 22 41 7f 40 40 40     .. @@@?..."A.@@@
     501:	00 7f 02 04 02 7f 7f 02 1c 20 7f 3e 41 41 41 3e     ......... .>AAA>
     511:	7f 09 09 09 06 3e 41 51 61 7e 7f 09 19 29 46 26     .....>AQa~...)F&
     521:	49 49 49 32 01 01 7f 01 01 3f 40 40 40 3f 1f 20     III2.....?@@@?. 
     531:	40 20 1f 3f 40 30 40 3f 63 14 08 14 63 03 04 78     @ .?@0@?c...c..x
     541:	04 03 61 51 49 45 43 7f 41 00 00 00 00 00 00 00     ..aQIEC.A.......
     551:	00 00 00 00 41 7f 06 01 06 00 00 40 40 40 40 40     ....A......@@@@@
     561:	01 02 00 00 00 20 54 54 54 78 7f 48 48 48 30 38     ..... TTTx.HHH08
     571:	44 44 44 28 38 44 44 44 7f 38 54 54 54 18 08 7e     DDD(8DDD.8TTT..~
     581:	09 09 01 0c 52 52 52 3e 7f 04 04 04 78 04 7d 40     ....RRR>....x.}@
     591:	40 20 20 40 40 44 3d 00 7f 10 28 44 20 3e 51 49     @  @@D=...(D >QI
     5a1:	46 7c 04 7c 04 78 7c 08 04 04 78 38 44 44 44 38     F|.|.x|...x8DDD8
     5b1:	7e 12 12 12 0c 0c 12 12 12 7e 04 78 04 04 08 48     ~........~.x...H
     5c1:	54 54 54 24 04 3f 44 44 40 3c 40 40 3c 40 1c 20     TTT$.?DD@<@@<@. 
     5d1:	40 20 1c 3c 40 30 40 3c 44 28 10 28 44 26 48 48     @ .<@0@<D(.(D&HH
     5e1:	48 3e 44 64 54 4c 44 00 08 3e 41 00 00 00 7f 00     H>DdTLD..>A.....
     5f1:	00 00 41 3e 08 00 00 00 00 00 00 00 00 00 00 00     ..A>............
	...
     60d:	00 00 00 20 48 3e 09 02 00 00 00 00 00 00 00 00     ... H>..........
     61d:	00 00 04 04 7f 04 04 00 00 00 00 00 00 00 00 00     ................
	...
     65d:	00 00 00 02 04 01 02 00 00 00 00 00 00 00 18 18     ................
	...
     6a5:	00 00 00 79 00 00 00 00 00 00 00 48 7e 49 49 42     ...y.......H~IIB
     6b5:	00 00 00 00 00 15 16 7c 16 15 00 00 00 00 00 0a     .......|........
     6c5:	55 55 55 28 00 01 00 01 00 3e 63 5d 6b 3e 00 00     UUU(.....>c]k>..
     6d5:	00 00 00 08 14 2a 14 22 00 00 00 00 00 00 00 00     .....*."........
     6e5:	00 00 3e 41 75 4b 3e 01 01 01 01 01 00 02 05 02     ..>AuK>.........
	...
     70d:	00 00 06 0f 7f 01 7f 00 00 00 00 00 00 00 00 00     ................
     71d:	00 00 00 00 00 00 07 05 07 00 00 22 14 2a 14 08     ...........".*..
     72d:	0f 00 3c 20 78 0f 00 48 64 58 00 00 00 00 00 30     ..< x..HdX.....0
     73d:	48 45 40 20 00 00 00 00 00 00 00 00 00 00 00 00     HE@ ............
     74d:	00 00 00 72 29 29 2a 71 78 25 24 25 78 70 2a 25     ...r))*qx%$%xp*%
     75d:	2a 70 7e 09 7f 49 49 0e 51 51 71 11 00 00 00 00     *p~..II.QQq.....
     76d:	00 7c 54 56 55 44 00 00 00 00 00 00 00 00 00 00     .|TVUD..........
	...
     795:	00 7a 09 11 22 79 00 00 00 00 00 00 00 00 00 00     .z.."y..........
     7a5:	00 00 00 00 00 3a 45 45 46 39 3d 42 42 42 3d 22     .....:EEF9=BBB="
     7b5:	14 08 14 22 5c 32 2a 26 1d 00 00 00 00 00 00 00     ..."\2*&........
	...
     7cd:	3c 41 40 41 3c 00 00 00 00 00 00 00 00 00 00 00     <A@A<...........
     7dd:	00 00 00 00 20 55 56 54 78 20 54 56 55 78 20 56     .... UVTx TVUx V
     7ed:	55 56 78 22 51 55 56 79 20 55 54 55 78 00 00 00     UVx"QUVy UTUx...
     7fd:	00 00 24 54 78 54 58 0c 52 52 72 12 38 55 56 54     ..$TxTX.RRr.8UVT
     80d:	18 38 54 56 55 18 38 56 55 56 18 38 55 54 55 18     .8TVU.8VUV.8UTU.
     81d:	00 49 7a 40 00 00 48 7a 41 00 00 4a 79 42 00 00     .Iz@..HzA..JyB..
     82d:	4a 78 42 00 00 00 00 00 00 7a 11 09 0a 71 30 49     JxB......z...q0I
     83d:	4a 48 30 30 48 4a 49 30 30 4a 49 4a 30 32 49 49     JH00HJI00JIJ02II
     84d:	4a 31 30 4a 48 4a 30 08 08 2a 08 08 18 64 3c 26     J10JHJ0..*...d<&
     85d:	18 38 41 42 20 78 38 40 42 21 78 38 42 41 22 78     .8AB x8@B!x8BA"x
     86d:	38 42 40 22 78 00 00 00 00 00 00 00 00 00 00 0c     8B@"x...........
     87d:	51 50 51 3c                                         QPQ<

00000881 <__c.1865>:
     881:	6e 61 6e 00                                         nan.

00000885 <__c.1863>:
     885:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
     895:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     8a5:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     8b5:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     8c5:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     8d5:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     8e5:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     8f5:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     905:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     915:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     925:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     935:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     945:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     955:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     965:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     975:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27 00        .r^"....$...='.

00000984 <__ctors_end>:
     984:	11 24       	eor	r1, r1
     986:	1f be       	out	0x3f, r1	; 63
     988:	cf ef       	ldi	r28, 0xFF	; 255
     98a:	d0 e1       	ldi	r29, 0x10	; 16
     98c:	de bf       	out	0x3e, r29	; 62
     98e:	cd bf       	out	0x3d, r28	; 61

00000990 <__do_copy_data>:
     990:	12 e0       	ldi	r17, 0x02	; 2
     992:	a0 e0       	ldi	r26, 0x00	; 0
     994:	b1 e0       	ldi	r27, 0x01	; 1
     996:	e4 eb       	ldi	r30, 0xB4	; 180
     998:	f4 e8       	ldi	r31, 0x84	; 132
     99a:	00 e0       	ldi	r16, 0x00	; 0
     99c:	0b bf       	out	0x3b, r16	; 59
     99e:	02 c0       	rjmp	.+4      	; 0x9a4 <__do_copy_data+0x14>
     9a0:	07 90       	elpm	r0, Z+
     9a2:	0d 92       	st	X+, r0
     9a4:	a8 3a       	cpi	r26, 0xA8	; 168
     9a6:	b1 07       	cpc	r27, r17
     9a8:	d9 f7       	brne	.-10     	; 0x9a0 <__do_copy_data+0x10>

000009aa <__do_clear_bss>:
     9aa:	15 e0       	ldi	r17, 0x05	; 5
     9ac:	a8 ea       	ldi	r26, 0xA8	; 168
     9ae:	b2 e0       	ldi	r27, 0x02	; 2
     9b0:	01 c0       	rjmp	.+2      	; 0x9b4 <.do_clear_bss_start>

000009b2 <.do_clear_bss_loop>:
     9b2:	1d 92       	st	X+, r1

000009b4 <.do_clear_bss_start>:
     9b4:	ab 39       	cpi	r26, 0x9B	; 155
     9b6:	b1 07       	cpc	r27, r17
     9b8:	e1 f7       	brne	.-8      	; 0x9b2 <.do_clear_bss_loop>
     9ba:	0e 94 a2 05 	call	0xb44	; 0xb44 <main>
     9be:	0c 94 58 42 	jmp	0x84b0	; 0x84b0 <_exit>

000009c2 <__bad_interrupt>:
     9c2:	0c 94 11 23 	jmp	0x4622	; 0x4622 <__vector_default>

000009c6 <Task2>:

void Task2()
{
    while(1) {
	//nrk_kprintf( PSTR("In T2 loop ") );
	printf("In Task2\n");
     9c6:	80 e0       	ldi	r24, 0x00	; 0
     9c8:	91 e0       	ldi	r25, 0x01	; 1
     9ca:	0e 94 1f 40 	call	0x803e	; 0x803e <puts>
	nrk_wait_until_next_period();
     9ce:	0e 94 bc 1c 	call	0x3978	; 0x3978 <nrk_wait_until_next_period>
     9d2:	f9 cf       	rjmp	.-14     	; 0x9c6 <Task2>

000009d4 <Task1>:

void Task1()
{
    while(1) {
	//nrk_kprintf( PSTR("In T1 loop ") );
	printf("In Task 1\n");
     9d4:	89 e0       	ldi	r24, 0x09	; 9
     9d6:	91 e0       	ldi	r25, 0x01	; 1
     9d8:	0e 94 1f 40 	call	0x803e	; 0x803e <puts>
	nrk_wait_until_next_period();
     9dc:	0e 94 bc 1c 	call	0x3978	; 0x3978 <nrk_wait_until_next_period>
     9e0:	f9 cf       	rjmp	.-14     	; 0x9d4 <Task1>

000009e2 <nrk_create_taskset>:
    }
}


void nrk_create_taskset()
{
     9e2:	1f 93       	push	r17
    TaskOne.task = Task1;
     9e4:	8a ee       	ldi	r24, 0xEA	; 234
     9e6:	94 e0       	ldi	r25, 0x04	; 4
     9e8:	90 93 c1 02 	sts	0x02C1, r25
     9ec:	80 93 c0 02 	sts	0x02C0, r24
    TaskOne.Ptos = (void *) &Stack1[NRK_APP_STACKSIZE];
     9f0:	82 ee       	ldi	r24, 0xE2	; 226
     9f2:	93 e0       	ldi	r25, 0x03	; 3
     9f4:	90 93 bd 02 	sts	0x02BD, r25
     9f8:	80 93 bc 02 	sts	0x02BC, r24
    TaskOne.Pbos = (void *) &Stack1[0];
     9fc:	82 e6       	ldi	r24, 0x62	; 98
     9fe:	93 e0       	ldi	r25, 0x03	; 3
     a00:	90 93 bf 02 	sts	0x02BF, r25
     a04:	80 93 be 02 	sts	0x02BE, r24
    TaskOne.prio = 1;
     a08:	11 e0       	ldi	r17, 0x01	; 1
     a0a:	10 93 c3 02 	sts	0x02C3, r17
    TaskOne.FirstActivation = TRUE;
     a0e:	10 93 c2 02 	sts	0x02C2, r17
    TaskOne.Type = BASIC_TASK;
     a12:	10 93 c4 02 	sts	0x02C4, r17
    TaskOne.SchType = PREEMPTIVE;
     a16:	10 93 c5 02 	sts	0x02C5, r17
    TaskOne.period.secs = 0;
     a1a:	10 92 c6 02 	sts	0x02C6, r1
     a1e:	10 92 c7 02 	sts	0x02C7, r1
     a22:	10 92 c8 02 	sts	0x02C8, r1
     a26:	10 92 c9 02 	sts	0x02C9, r1
    TaskOne.period.nano_secs = 250*NANOS_PER_MS;
     a2a:	80 e8       	ldi	r24, 0x80	; 128
     a2c:	92 eb       	ldi	r25, 0xB2	; 178
     a2e:	a6 ee       	ldi	r26, 0xE6	; 230
     a30:	be e0       	ldi	r27, 0x0E	; 14
     a32:	80 93 ca 02 	sts	0x02CA, r24
     a36:	90 93 cb 02 	sts	0x02CB, r25
     a3a:	a0 93 cc 02 	sts	0x02CC, r26
     a3e:	b0 93 cd 02 	sts	0x02CD, r27
    TaskOne.cpu_reserve.secs = 0;
     a42:	10 92 ce 02 	sts	0x02CE, r1
     a46:	10 92 cf 02 	sts	0x02CF, r1
     a4a:	10 92 d0 02 	sts	0x02D0, r1
     a4e:	10 92 d1 02 	sts	0x02D1, r1
    TaskOne.cpu_reserve.nano_secs =  50*NANOS_PER_MS;
     a52:	80 e8       	ldi	r24, 0x80	; 128
     a54:	90 ef       	ldi	r25, 0xF0	; 240
     a56:	aa ef       	ldi	r26, 0xFA	; 250
     a58:	b2 e0       	ldi	r27, 0x02	; 2
     a5a:	80 93 d2 02 	sts	0x02D2, r24
     a5e:	90 93 d3 02 	sts	0x02D3, r25
     a62:	a0 93 d4 02 	sts	0x02D4, r26
     a66:	b0 93 d5 02 	sts	0x02D5, r27
    TaskOne.offset.secs = 0;
     a6a:	10 92 d6 02 	sts	0x02D6, r1
     a6e:	10 92 d7 02 	sts	0x02D7, r1
     a72:	10 92 d8 02 	sts	0x02D8, r1
     a76:	10 92 d9 02 	sts	0x02D9, r1
    TaskOne.offset.nano_secs= 0;
     a7a:	10 92 da 02 	sts	0x02DA, r1
     a7e:	10 92 db 02 	sts	0x02DB, r1
     a82:	10 92 dc 02 	sts	0x02DC, r1
     a86:	10 92 dd 02 	sts	0x02DD, r1
    nrk_activate_task (&TaskOne);
     a8a:	8b eb       	ldi	r24, 0xBB	; 187
     a8c:	92 e0       	ldi	r25, 0x02	; 2
     a8e:	0e 94 08 1b 	call	0x3610	; 0x3610 <nrk_activate_task>

    TaskTwo.task = Task2;
     a92:	83 ee       	ldi	r24, 0xE3	; 227
     a94:	94 e0       	ldi	r25, 0x04	; 4
     a96:	90 93 6d 04 	sts	0x046D, r25
     a9a:	80 93 6c 04 	sts	0x046C, r24
    TaskTwo.Ptos = (void *) &Stack2[NRK_APP_STACKSIZE];
     a9e:	8e e5       	ldi	r24, 0x5E	; 94
     aa0:	93 e0       	ldi	r25, 0x03	; 3
     aa2:	90 93 69 04 	sts	0x0469, r25
     aa6:	80 93 68 04 	sts	0x0468, r24
    TaskTwo.Pbos = (void *) &Stack2[0];
     aaa:	8e ed       	ldi	r24, 0xDE	; 222
     aac:	92 e0       	ldi	r25, 0x02	; 2
     aae:	90 93 6b 04 	sts	0x046B, r25
     ab2:	80 93 6a 04 	sts	0x046A, r24
    TaskTwo.prio = 2;
     ab6:	82 e0       	ldi	r24, 0x02	; 2
     ab8:	80 93 6f 04 	sts	0x046F, r24
    TaskTwo.FirstActivation = TRUE;
     abc:	10 93 6e 04 	sts	0x046E, r17
    TaskTwo.Type = BASIC_TASK;
     ac0:	10 93 70 04 	sts	0x0470, r17
    TaskTwo.SchType = PREEMPTIVE;
     ac4:	10 93 71 04 	sts	0x0471, r17
    TaskTwo.period.secs = 0;
     ac8:	10 92 72 04 	sts	0x0472, r1
     acc:	10 92 73 04 	sts	0x0473, r1
     ad0:	10 92 74 04 	sts	0x0474, r1
     ad4:	10 92 75 04 	sts	0x0475, r1
    TaskTwo.period.nano_secs = 500*NANOS_PER_MS;
     ad8:	80 e0       	ldi	r24, 0x00	; 0
     ada:	95 e6       	ldi	r25, 0x65	; 101
     adc:	ad ec       	ldi	r26, 0xCD	; 205
     ade:	bd e1       	ldi	r27, 0x1D	; 29
     ae0:	80 93 76 04 	sts	0x0476, r24
     ae4:	90 93 77 04 	sts	0x0477, r25
     ae8:	a0 93 78 04 	sts	0x0478, r26
     aec:	b0 93 79 04 	sts	0x0479, r27
    TaskTwo.cpu_reserve.secs = 0;
     af0:	10 92 7a 04 	sts	0x047A, r1
     af4:	10 92 7b 04 	sts	0x047B, r1
     af8:	10 92 7c 04 	sts	0x047C, r1
     afc:	10 92 7d 04 	sts	0x047D, r1
    TaskTwo.cpu_reserve.nano_secs = 100*NANOS_PER_MS;
     b00:	80 e0       	ldi	r24, 0x00	; 0
     b02:	91 ee       	ldi	r25, 0xE1	; 225
     b04:	a5 ef       	ldi	r26, 0xF5	; 245
     b06:	b5 e0       	ldi	r27, 0x05	; 5
     b08:	80 93 7e 04 	sts	0x047E, r24
     b0c:	90 93 7f 04 	sts	0x047F, r25
     b10:	a0 93 80 04 	sts	0x0480, r26
     b14:	b0 93 81 04 	sts	0x0481, r27
    TaskTwo.offset.secs = 0;
     b18:	10 92 82 04 	sts	0x0482, r1
     b1c:	10 92 83 04 	sts	0x0483, r1
     b20:	10 92 84 04 	sts	0x0484, r1
     b24:	10 92 85 04 	sts	0x0485, r1
    TaskTwo.offset.nano_secs= 0;
     b28:	10 92 86 04 	sts	0x0486, r1
     b2c:	10 92 87 04 	sts	0x0487, r1
     b30:	10 92 88 04 	sts	0x0488, r1
     b34:	10 92 89 04 	sts	0x0489, r1
    nrk_activate_task (&TaskTwo);
     b38:	87 e6       	ldi	r24, 0x67	; 103
     b3a:	94 e0       	ldi	r25, 0x04	; 4
     b3c:	0e 94 08 1b 	call	0x3610	; 0x3610 <nrk_activate_task>

}
     b40:	1f 91       	pop	r17
     b42:	08 95       	ret

00000b44 <main>:
void nrk_create_taskset();

int main ()
{

    nrk_setup_ports();
     b44:	0e 94 8b 10 	call	0x2116	; 0x2116 <nrk_setup_ports>
    nrk_setup_uart(UART_BAUDRATE_115K2);
     b48:	87 e0       	ldi	r24, 0x07	; 7
     b4a:	90 e0       	ldi	r25, 0x00	; 0
     b4c:	0e 94 da 10 	call	0x21b4	; 0x21b4 <nrk_setup_uart>

    printf("EDF test:\n");
     b50:	83 e1       	ldi	r24, 0x13	; 19
     b52:	91 e0       	ldi	r25, 0x01	; 1
     b54:	0e 94 1f 40 	call	0x803e	; 0x803e <puts>

    nrk_init();
     b58:	0e 94 c9 11 	call	0x2392	; 0x2392 <nrk_init>

    nrk_time_set(0,0);
     b5c:	60 e0       	ldi	r22, 0x00	; 0
     b5e:	70 e0       	ldi	r23, 0x00	; 0
     b60:	cb 01       	movw	r24, r22
     b62:	20 e0       	ldi	r18, 0x00	; 0
     b64:	30 e0       	ldi	r19, 0x00	; 0
     b66:	a9 01       	movw	r20, r18
     b68:	0e 94 c0 1e 	call	0x3d80	; 0x3d80 <nrk_time_set>
    nrk_create_taskset ();
     b6c:	0e 94 f1 04 	call	0x9e2	; 0x9e2 <nrk_create_taskset>
    nrk_start();
     b70:	0e 94 8a 12 	call	0x2514	; 0x2514 <nrk_start>
    return 0;
}
     b74:	80 e0       	ldi	r24, 0x00	; 0
     b76:	90 e0       	ldi	r25, 0x00	; 0
     b78:	08 95       	ret

00000b7a <halRfSetChannel>:
void halRfSetChannel(uint8_t channel)
{
    uint16_t f;

    // Derive frequency programming from the given channel number
    f = (uint16_t) (channel - 11); // Subtract the base channel
     b7a:	90 e0       	ldi	r25, 0x00	; 0
     b7c:	9c 01       	movw	r18, r24
     b7e:	2b 50       	subi	r18, 0x0B	; 11
     b80:	30 40       	sbci	r19, 0x00	; 0
    f = f + (f << 2);    		 // Multiply with 5, which is the channel spacing
     b82:	22 0f       	add	r18, r18
     b84:	33 1f       	adc	r19, r19
     b86:	22 0f       	add	r18, r18
     b88:	33 1f       	adc	r19, r19
     b8a:	86 5a       	subi	r24, 0xA6	; 166
     b8c:	9e 4b       	sbci	r25, 0xBE	; 190
    f = f + 357 + 0x4000;		 // 357 is 2405-2048, 0x4000 is LOCK_THR = 1
     b8e:	82 0f       	add	r24, r18
     b90:	93 1f       	adc	r25, r19

    // Write it to the CC2420
    DISABLE_GLOBAL_INT();
     b92:	f8 94       	cli
    FASTSPI_SETREG(CC2420_FSCTRL, f);
     b94:	c0 98       	cbi	0x18, 0	; 24
     b96:	28 e1       	ldi	r18, 0x18	; 24
     b98:	2f b9       	out	0x0f, r18	; 15
     b9a:	77 9b       	sbis	0x0e, 7	; 14
     b9c:	fe cf       	rjmp	.-4      	; 0xb9a <halRfSetChannel+0x20>
     b9e:	9f b9       	out	0x0f, r25	; 15
     ba0:	77 9b       	sbis	0x0e, 7	; 14
     ba2:	fe cf       	rjmp	.-4      	; 0xba0 <halRfSetChannel+0x26>
     ba4:	8f b9       	out	0x0f, r24	; 15
     ba6:	77 9b       	sbis	0x0e, 7	; 14
     ba8:	fe cf       	rjmp	.-4      	; 0xba6 <halRfSetChannel+0x2c>
     baa:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
     bac:	78 94       	sei

} // rfSetChannel
     bae:	08 95       	ret

00000bb0 <halRfWaitForCrystalOscillator>:
    uint8_t spiStatusByte;

    // Poll the SPI status byte until the crystal oscillator is stable
    do
    {
        DISABLE_GLOBAL_INT();
     bb0:	f8 94       	cli
        FASTSPI_UPD_STATUS(spiStatusByte);
     bb2:	c0 98       	cbi	0x18, 0	; 24
     bb4:	1f b8       	out	0x0f, r1	; 15
     bb6:	77 9b       	sbis	0x0e, 7	; 14
     bb8:	fe cf       	rjmp	.-4      	; 0xbb6 <halRfWaitForCrystalOscillator+0x6>
     bba:	8f b1       	in	r24, 0x0f	; 15
     bbc:	c0 9a       	sbi	0x18, 0	; 24
        ENABLE_GLOBAL_INT();
     bbe:	78 94       	sei
    }
    while (!(spiStatusByte & (BM(CC2420_XOSC16M_STABLE))));
     bc0:	86 ff       	sbrs	r24, 6
     bc2:	f6 cf       	rjmp	.-20     	; 0xbb0 <halRfWaitForCrystalOscillator>

} // halRfWaitForCrystalOscillator
     bc4:	08 95       	ret

00000bc6 <cc259x_rx>:

#define OSC_STARTUP_DELAY	1000

void cc259x_rx()
{
    nrk_gpio_set(NRK_DEBUG_1);
     bc6:	80 91 37 01 	lds	r24, 0x0137
     bca:	0e 94 bd 0e 	call	0x1d7a	; 0x1d7a <nrk_gpio_set>
    nrk_gpio_clr(NRK_DEBUG_0);
     bce:	80 91 36 01 	lds	r24, 0x0136
     bd2:	0e 94 03 0f 	call	0x1e06	; 0x1e06 <nrk_gpio_clr>
}
     bd6:	08 95       	ret

00000bd8 <cc259x_tx>:


void cc259x_tx()
{
    nrk_gpio_set(NRK_DEBUG_1);
     bd8:	80 91 37 01 	lds	r24, 0x0137
     bdc:	0e 94 bd 0e 	call	0x1d7a	; 0x1d7a <nrk_gpio_set>
    nrk_gpio_set(NRK_DEBUG_0);
     be0:	80 91 36 01 	lds	r24, 0x0136
     be4:	0e 94 bd 0e 	call	0x1d7a	; 0x1d7a <nrk_gpio_set>
}
     be8:	08 95       	ret

00000bea <rf_power_down>:
uint8_t tx_ctr[4];
uint8_t rx_ctr[4];

void rf_power_down()
{
    DISABLE_GLOBAL_INT();
     bea:	f8 94       	cli
    FASTSPI_STROBE(CC2420_SXOSCOFF);
     bec:	c0 98       	cbi	0x18, 0	; 24
     bee:	87 e0       	ldi	r24, 0x07	; 7
     bf0:	8f b9       	out	0x0f, r24	; 15
     bf2:	77 9b       	sbis	0x0e, 7	; 14
     bf4:	fe cf       	rjmp	.-4      	; 0xbf2 <rf_power_down+0x8>
     bf6:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
     bf8:	c0 98       	cbi	0x18, 0	; 24
     bfa:	86 e0       	ldi	r24, 0x06	; 6
     bfc:	8f b9       	out	0x0f, r24	; 15
     bfe:	77 9b       	sbis	0x0e, 7	; 14
     c00:	fe cf       	rjmp	.-4      	; 0xbfe <rf_power_down+0x14>
     c02:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
     c04:	78 94       	sei
}
     c06:	08 95       	ret

00000c08 <rf_power_up>:

void rf_power_up()
{

    DISABLE_GLOBAL_INT();
     c08:	f8 94       	cli
    FASTSPI_STROBE(CC2420_SXOSCON);
     c0a:	c0 98       	cbi	0x18, 0	; 24
     c0c:	81 e0       	ldi	r24, 0x01	; 1
     c0e:	8f b9       	out	0x0f, r24	; 15
     c10:	77 9b       	sbis	0x0e, 7	; 14
     c12:	fe cf       	rjmp	.-4      	; 0xc10 <rf_power_up+0x8>
     c14:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
     c16:	88 ee       	ldi	r24, 0xE8	; 232
     c18:	93 e0       	ldi	r25, 0x03	; 3
     c1a:	0e 94 78 22 	call	0x44f0	; 0x44f0 <nrk_spin_wait_us>
    ENABLE_GLOBAL_INT();
     c1e:	78 94       	sei

}
     c20:	08 95       	ret

00000c22 <rf_security_last_pkt_status>:

// Returns 1 if the last packet was encrypted, 0 otherwise
uint8_t rf_security_last_pkt_status()
{
    return last_pkt_encrypted;
}
     c22:	80 91 9f 04 	lds	r24, 0x049F
     c26:	08 95       	ret

00000c28 <rf_security_set_ctr_counter>:


void rf_security_set_ctr_counter(uint8_t *counter)
{
     c28:	fc 01       	movw	r30, r24
    uint8_t n;
// CTR counter value
    FASTSPI_WRITE_RAM(&counter[0],(CC2420RAM_TXNONCE+9),2,n);
     c2a:	c0 98       	cbi	0x18, 0	; 24
     c2c:	89 ec       	ldi	r24, 0xC9	; 201
     c2e:	8f b9       	out	0x0f, r24	; 15
     c30:	77 9b       	sbis	0x0e, 7	; 14
     c32:	fe cf       	rjmp	.-4      	; 0xc30 <rf_security_set_ctr_counter+0x8>
     c34:	80 e8       	ldi	r24, 0x80	; 128
     c36:	8f b9       	out	0x0f, r24	; 15
     c38:	77 9b       	sbis	0x0e, 7	; 14
     c3a:	fe cf       	rjmp	.-4      	; 0xc38 <rf_security_set_ctr_counter+0x10>
     c3c:	82 e0       	ldi	r24, 0x02	; 2
     c3e:	81 50       	subi	r24, 0x01	; 1
     c40:	df 01       	movw	r26, r30
     c42:	a8 0f       	add	r26, r24
     c44:	b1 1d       	adc	r27, r1
     c46:	9c 91       	ld	r25, X
     c48:	9f b9       	out	0x0f, r25	; 15
     c4a:	77 9b       	sbis	0x0e, 7	; 14
     c4c:	fe cf       	rjmp	.-4      	; 0xc4a <rf_security_set_ctr_counter+0x22>
     c4e:	88 23       	and	r24, r24
     c50:	b1 f7       	brne	.-20     	; 0xc3e <rf_security_set_ctr_counter+0x16>
     c52:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_RAM(&counter[2],(CC2420RAM_TXNONCE+11),2,n);
     c54:	c0 98       	cbi	0x18, 0	; 24
     c56:	8b ec       	ldi	r24, 0xCB	; 203
     c58:	8f b9       	out	0x0f, r24	; 15
     c5a:	77 9b       	sbis	0x0e, 7	; 14
     c5c:	fe cf       	rjmp	.-4      	; 0xc5a <rf_security_set_ctr_counter+0x32>
     c5e:	80 e8       	ldi	r24, 0x80	; 128
     c60:	8f b9       	out	0x0f, r24	; 15
     c62:	77 9b       	sbis	0x0e, 7	; 14
     c64:	fe cf       	rjmp	.-4      	; 0xc62 <rf_security_set_ctr_counter+0x3a>
     c66:	82 e0       	ldi	r24, 0x02	; 2
     c68:	81 50       	subi	r24, 0x01	; 1
     c6a:	df 01       	movw	r26, r30
     c6c:	a8 0f       	add	r26, r24
     c6e:	b1 1d       	adc	r27, r1
     c70:	12 96       	adiw	r26, 0x02	; 2
     c72:	9c 91       	ld	r25, X
     c74:	12 97       	sbiw	r26, 0x02	; 2
     c76:	9f b9       	out	0x0f, r25	; 15
     c78:	77 9b       	sbis	0x0e, 7	; 14
     c7a:	fe cf       	rjmp	.-4      	; 0xc78 <rf_security_set_ctr_counter+0x50>
     c7c:	88 23       	and	r24, r24
     c7e:	a1 f7       	brne	.-24     	; 0xc68 <rf_security_set_ctr_counter+0x40>
     c80:	c0 9a       	sbi	0x18, 0	; 24
    tx_ctr[0]=counter[0];
     c82:	80 81       	ld	r24, Z
     c84:	80 93 a0 04 	sts	0x04A0, r24
    tx_ctr[1]=counter[1];
     c88:	81 81       	ldd	r24, Z+1	; 0x01
     c8a:	80 93 a1 04 	sts	0x04A1, r24
    tx_ctr[2]=counter[2];
     c8e:	82 81       	ldd	r24, Z+2	; 0x02
     c90:	80 93 a2 04 	sts	0x04A2, r24
    tx_ctr[3]=counter[3];
     c94:	83 81       	ldd	r24, Z+3	; 0x03
     c96:	80 93 a3 04 	sts	0x04A3, r24
}
     c9a:	08 95       	ret

00000c9c <rf_security_set_key>:


void rf_security_set_key(uint8_t *key)
{
     c9c:	8f 92       	push	r8
     c9e:	9f 92       	push	r9
     ca0:	af 92       	push	r10
     ca2:	bf 92       	push	r11
     ca4:	cf 92       	push	r12
     ca6:	df 92       	push	r13
     ca8:	ef 92       	push	r14
     caa:	ff 92       	push	r15
     cac:	0f 93       	push	r16
     cae:	1f 93       	push	r17
     cb0:	df 93       	push	r29
     cb2:	cf 93       	push	r28
     cb4:	00 d0       	rcall	.+0      	; 0xcb6 <rf_security_set_key+0x1a>
     cb6:	00 d0       	rcall	.+0      	; 0xcb8 <rf_security_set_key+0x1c>
     cb8:	cd b7       	in	r28, 0x3d	; 61
     cba:	de b7       	in	r29, 0x3e	; 62
     cbc:	e8 2e       	mov	r14, r24
     cbe:	09 2f       	mov	r16, r25
    uint8_t n,i;
    uint16_t key_buf;

// Set AES key
    nrk_spin_wait_us(100);
     cc0:	84 e6       	ldi	r24, 0x64	; 100
     cc2:	90 e0       	ldi	r25, 0x00	; 0
     cc4:	0e 94 78 22 	call	0x44f0	; 0x44f0 <nrk_spin_wait_us>
     cc8:	f0 2e       	mov	r15, r16
     cca:	20 e0       	ldi	r18, 0x00	; 0
     ccc:	31 e0       	ldi	r19, 0x01	; 1
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
     cce:	8e 01       	movw	r16, r28
     cd0:	0f 5f       	subi	r16, 0xFF	; 255
     cd2:	1f 4f       	sbci	r17, 0xFF	; 255
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
     cd4:	f3 e0       	ldi	r31, 0x03	; 3
     cd6:	cf 2e       	mov	r12, r31
     cd8:	d1 2c       	mov	r13, r1
     cda:	cc 0e       	add	r12, r28
     cdc:	dd 1e       	adc	r13, r29

// Set AES key
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
     cde:	f7 01       	movw	r30, r14
     ce0:	91 90       	ld	r9, Z+
     ce2:	7f 01       	movw	r14, r30
     ce4:	88 24       	eor	r8, r8
     ce6:	80 81       	ld	r24, Z
     ce8:	90 e0       	ldi	r25, 0x00	; 0
     cea:	88 29       	or	r24, r8
     cec:	99 29       	or	r25, r9
     cee:	9a 83       	std	Y+2, r25	; 0x02
     cf0:	89 83       	std	Y+1, r24	; 0x01
        nrk_spin_wait_us(100);
     cf2:	84 e6       	ldi	r24, 0x64	; 100
     cf4:	90 e0       	ldi	r25, 0x00	; 0
     cf6:	2b 83       	std	Y+3, r18	; 0x03
     cf8:	3c 83       	std	Y+4, r19	; 0x04
     cfa:	0e 94 78 22 	call	0x44f0	; 0x44f0 <nrk_spin_wait_us>
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
     cfe:	c0 98       	cbi	0x18, 0	; 24
     d00:	2b 81       	ldd	r18, Y+3	; 0x03
     d02:	3c 81       	ldd	r19, Y+4	; 0x04
     d04:	82 2f       	mov	r24, r18
     d06:	80 68       	ori	r24, 0x80	; 128
     d08:	8f b9       	out	0x0f, r24	; 15
     d0a:	77 9b       	sbis	0x0e, 7	; 14
     d0c:	fe cf       	rjmp	.-4      	; 0xd0a <rf_security_set_key+0x6e>
     d0e:	c9 01       	movw	r24, r18
     d10:	95 95       	asr	r25
     d12:	87 95       	ror	r24
     d14:	80 7c       	andi	r24, 0xC0	; 192
     d16:	8f b9       	out	0x0f, r24	; 15
     d18:	77 9b       	sbis	0x0e, 7	; 14
     d1a:	fe cf       	rjmp	.-4      	; 0xd18 <rf_security_set_key+0x7c>
     d1c:	58 01       	movw	r10, r16
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
     d1e:	f8 01       	movw	r30, r16
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
     d20:	81 91       	ld	r24, Z+
     d22:	8f b9       	out	0x0f, r24	; 15
     d24:	77 9b       	sbis	0x0e, 7	; 14
     d26:	fe cf       	rjmp	.-4      	; 0xd24 <rf_security_set_key+0x88>
     d28:	ec 15       	cp	r30, r12
     d2a:	fd 05       	cpc	r31, r13
     d2c:	c9 f7       	brne	.-14     	; 0xd20 <rf_security_set_key+0x84>
     d2e:	c0 9a       	sbi	0x18, 0	; 24
     d30:	2e 5f       	subi	r18, 0xFE	; 254
     d32:	3f 4f       	sbci	r19, 0xFF	; 255
    uint8_t n,i;
    uint16_t key_buf;

// Set AES key
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
     d34:	f1 e0       	ldi	r31, 0x01	; 1
     d36:	20 31       	cpi	r18, 0x10	; 16
     d38:	3f 07       	cpc	r19, r31
     d3a:	89 f6       	brne	.-94     	; 0xcde <rf_security_set_key+0x42>
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    }

// Set AES nonce to all zeros
    nrk_spin_wait_us(100);
     d3c:	84 e6       	ldi	r24, 0x64	; 100
     d3e:	90 e0       	ldi	r25, 0x00	; 0
     d40:	0e 94 78 22 	call	0x44f0	; 0x44f0 <nrk_spin_wait_us>
     d44:	20 e4       	ldi	r18, 0x40	; 64
     d46:	31 e0       	ldi	r19, 0x01	; 1
     d48:	80 e1       	ldi	r24, 0x10	; 16
     d4a:	91 e0       	ldi	r25, 0x01	; 1
    for(i=0; i<7; i++ )
    {
        key_buf=0;
     d4c:	1a 82       	std	Y+2, r1	; 0x02
     d4e:	19 82       	std	Y+1, r1	; 0x01
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
     d50:	c0 98       	cbi	0x18, 0	; 24
     d52:	42 2f       	mov	r20, r18
     d54:	40 68       	ori	r20, 0x80	; 128
     d56:	4f b9       	out	0x0f, r20	; 15
     d58:	77 9b       	sbis	0x0e, 7	; 14
     d5a:	fe cf       	rjmp	.-4      	; 0xd58 <rf_security_set_key+0xbc>
     d5c:	a9 01       	movw	r20, r18
     d5e:	55 95       	asr	r21
     d60:	47 95       	ror	r20
     d62:	40 7c       	andi	r20, 0xC0	; 192
     d64:	4f b9       	out	0x0f, r20	; 15
     d66:	77 9b       	sbis	0x0e, 7	; 14
     d68:	fe cf       	rjmp	.-4      	; 0xd66 <rf_security_set_key+0xca>
     d6a:	f8 01       	movw	r30, r16
     d6c:	41 91       	ld	r20, Z+
     d6e:	4f b9       	out	0x0f, r20	; 15
     d70:	77 9b       	sbis	0x0e, 7	; 14
     d72:	fe cf       	rjmp	.-4      	; 0xd70 <rf_security_set_key+0xd4>
     d74:	ec 15       	cp	r30, r12
     d76:	fd 05       	cpc	r31, r13
     d78:	c9 f7       	brne	.-14     	; 0xd6c <rf_security_set_key+0xd0>
     d7a:	c0 9a       	sbi	0x18, 0	; 24
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
     d7c:	c0 98       	cbi	0x18, 0	; 24
     d7e:	48 2f       	mov	r20, r24
     d80:	40 68       	ori	r20, 0x80	; 128
     d82:	4f b9       	out	0x0f, r20	; 15
     d84:	77 9b       	sbis	0x0e, 7	; 14
     d86:	fe cf       	rjmp	.-4      	; 0xd84 <rf_security_set_key+0xe8>
     d88:	ac 01       	movw	r20, r24
     d8a:	55 95       	asr	r21
     d8c:	47 95       	ror	r20
     d8e:	40 7c       	andi	r20, 0xC0	; 192
     d90:	4f b9       	out	0x0f, r20	; 15
     d92:	77 9b       	sbis	0x0e, 7	; 14
     d94:	fe cf       	rjmp	.-4      	; 0xd92 <rf_security_set_key+0xf6>
     d96:	f8 01       	movw	r30, r16
     d98:	41 91       	ld	r20, Z+
     d9a:	4f b9       	out	0x0f, r20	; 15
     d9c:	77 9b       	sbis	0x0e, 7	; 14
     d9e:	fe cf       	rjmp	.-4      	; 0xd9c <rf_security_set_key+0x100>
     da0:	ec 15       	cp	r30, r12
     da2:	fd 05       	cpc	r31, r13
     da4:	c9 f7       	brne	.-14     	; 0xd98 <rf_security_set_key+0xfc>
     da6:	c0 9a       	sbi	0x18, 0	; 24
     da8:	02 96       	adiw	r24, 0x02	; 2
     daa:	2e 5f       	subi	r18, 0xFE	; 254
     dac:	3f 4f       	sbci	r19, 0xFF	; 255
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    }

// Set AES nonce to all zeros
    nrk_spin_wait_us(100);
    for(i=0; i<7; i++ )
     dae:	41 e0       	ldi	r20, 0x01	; 1
     db0:	8e 31       	cpi	r24, 0x1E	; 30
     db2:	94 07       	cpc	r25, r20
     db4:	59 f6       	brne	.-106    	; 0xd4c <rf_security_set_key+0xb0>
        key_buf=0;
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    }
    // block counter set 1
    key_buf=1;
     db6:	81 e0       	ldi	r24, 0x01	; 1
     db8:	90 e0       	ldi	r25, 0x00	; 0
     dba:	9a 83       	std	Y+2, r25	; 0x02
     dbc:	89 83       	std	Y+1, r24	; 0x01
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+14),2,n);
     dbe:	c0 98       	cbi	0x18, 0	; 24
     dc0:	8e ec       	ldi	r24, 0xCE	; 206
     dc2:	8f b9       	out	0x0f, r24	; 15
     dc4:	77 9b       	sbis	0x0e, 7	; 14
     dc6:	fe cf       	rjmp	.-4      	; 0xdc4 <rf_security_set_key+0x128>
     dc8:	80 e8       	ldi	r24, 0x80	; 128
     dca:	8f b9       	out	0x0f, r24	; 15
     dcc:	77 9b       	sbis	0x0e, 7	; 14
     dce:	fe cf       	rjmp	.-4      	; 0xdcc <rf_security_set_key+0x130>
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
     dd0:	c8 01       	movw	r24, r16
     dd2:	02 96       	adiw	r24, 0x02	; 2
     dd4:	f8 01       	movw	r30, r16
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    }
    // block counter set 1
    key_buf=1;
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+14),2,n);
     dd6:	21 91       	ld	r18, Z+
     dd8:	2f b9       	out	0x0f, r18	; 15
     dda:	77 9b       	sbis	0x0e, 7	; 14
     ddc:	fe cf       	rjmp	.-4      	; 0xdda <rf_security_set_key+0x13e>
     dde:	e8 17       	cp	r30, r24
     de0:	f9 07       	cpc	r31, r25
     de2:	c9 f7       	brne	.-14     	; 0xdd6 <rf_security_set_key+0x13a>
     de4:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+14),2,n);
     de6:	c0 98       	cbi	0x18, 0	; 24
     de8:	8e e9       	ldi	r24, 0x9E	; 158
     dea:	8f b9       	out	0x0f, r24	; 15
     dec:	77 9b       	sbis	0x0e, 7	; 14
     dee:	fe cf       	rjmp	.-4      	; 0xdec <rf_security_set_key+0x150>
     df0:	80 e8       	ldi	r24, 0x80	; 128
     df2:	8f b9       	out	0x0f, r24	; 15
     df4:	77 9b       	sbis	0x0e, 7	; 14
     df6:	fe cf       	rjmp	.-4      	; 0xdf4 <rf_security_set_key+0x158>
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
     df8:	0e 5f       	subi	r16, 0xFE	; 254
     dfa:	1f 4f       	sbci	r17, 0xFF	; 255
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    }
    // block counter set 1
    key_buf=1;
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+14),2,n);
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+14),2,n);
     dfc:	f5 01       	movw	r30, r10
     dfe:	81 91       	ld	r24, Z+
     e00:	5f 01       	movw	r10, r30
     e02:	8f b9       	out	0x0f, r24	; 15
     e04:	77 9b       	sbis	0x0e, 7	; 14
     e06:	fe cf       	rjmp	.-4      	; 0xe04 <rf_security_set_key+0x168>
     e08:	a0 16       	cp	r10, r16
     e0a:	b1 06       	cpc	r11, r17
     e0c:	b9 f7       	brne	.-18     	; 0xdfc <rf_security_set_key+0x160>
     e0e:	c0 9a       	sbi	0x18, 0	; 24
}
     e10:	0f 90       	pop	r0
     e12:	0f 90       	pop	r0
     e14:	0f 90       	pop	r0
     e16:	0f 90       	pop	r0
     e18:	cf 91       	pop	r28
     e1a:	df 91       	pop	r29
     e1c:	1f 91       	pop	r17
     e1e:	0f 91       	pop	r16
     e20:	ff 90       	pop	r15
     e22:	ef 90       	pop	r14
     e24:	df 90       	pop	r13
     e26:	cf 90       	pop	r12
     e28:	bf 90       	pop	r11
     e2a:	af 90       	pop	r10
     e2c:	9f 90       	pop	r9
     e2e:	8f 90       	pop	r8
     e30:	08 95       	ret

00000e32 <rf_security_enable>:

void rf_security_enable(uint8_t *key)
{
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x0306); // Enable CTR encryption with key 0
     e32:	c0 98       	cbi	0x18, 0	; 24
     e34:	89 e1       	ldi	r24, 0x19	; 25
     e36:	8f b9       	out	0x0f, r24	; 15
     e38:	77 9b       	sbis	0x0e, 7	; 14
     e3a:	fe cf       	rjmp	.-4      	; 0xe38 <rf_security_enable+0x6>
     e3c:	83 e0       	ldi	r24, 0x03	; 3
     e3e:	8f b9       	out	0x0f, r24	; 15
     e40:	77 9b       	sbis	0x0e, 7	; 14
     e42:	fe cf       	rjmp	.-4      	; 0xe40 <rf_security_enable+0xe>
     e44:	86 e0       	ldi	r24, 0x06	; 6
     e46:	8f b9       	out	0x0f, r24	; 15
     e48:	77 9b       	sbis	0x0e, 7	; 14
     e4a:	fe cf       	rjmp	.-4      	; 0xe48 <rf_security_enable+0x16>
     e4c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_SECCTRL1, 0x0e0e); // Encrypt / Decrypt 18 bytes into header
     e4e:	c0 98       	cbi	0x18, 0	; 24
     e50:	8a e1       	ldi	r24, 0x1A	; 26
     e52:	8f b9       	out	0x0f, r24	; 15
     e54:	77 9b       	sbis	0x0e, 7	; 14
     e56:	fe cf       	rjmp	.-4      	; 0xe54 <rf_security_enable+0x22>
     e58:	8e e0       	ldi	r24, 0x0E	; 14
     e5a:	8f b9       	out	0x0f, r24	; 15
     e5c:	77 9b       	sbis	0x0e, 7	; 14
     e5e:	fe cf       	rjmp	.-4      	; 0xe5c <rf_security_enable+0x2a>
     e60:	8e e0       	ldi	r24, 0x0E	; 14
     e62:	8f b9       	out	0x0f, r24	; 15
     e64:	77 9b       	sbis	0x0e, 7	; 14
     e66:	fe cf       	rjmp	.-4      	; 0xe64 <rf_security_enable+0x32>
     e68:	c0 9a       	sbi	0x18, 0	; 24

    security_enable=1;
     e6a:	81 e0       	ldi	r24, 0x01	; 1
     e6c:	80 93 90 04 	sts	0x0490, r24
}
     e70:	08 95       	ret

00000e72 <rf_security_disable>:



void rf_security_disable()
{
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x01C4); // Turn off "Security enable"
     e72:	c0 98       	cbi	0x18, 0	; 24
     e74:	89 e1       	ldi	r24, 0x19	; 25
     e76:	8f b9       	out	0x0f, r24	; 15
     e78:	77 9b       	sbis	0x0e, 7	; 14
     e7a:	fe cf       	rjmp	.-4      	; 0xe78 <rf_security_disable+0x6>
     e7c:	81 e0       	ldi	r24, 0x01	; 1
     e7e:	8f b9       	out	0x0f, r24	; 15
     e80:	77 9b       	sbis	0x0e, 7	; 14
     e82:	fe cf       	rjmp	.-4      	; 0xe80 <rf_security_disable+0xe>
     e84:	84 ec       	ldi	r24, 0xC4	; 196
     e86:	8f b9       	out	0x0f, r24	; 15
     e88:	77 9b       	sbis	0x0e, 7	; 14
     e8a:	fe cf       	rjmp	.-4      	; 0xe88 <rf_security_disable+0x16>
     e8c:	c0 9a       	sbi	0x18, 0	; 24
    security_enable=0;
     e8e:	10 92 90 04 	sts	0x0490, r1
}
     e92:	08 95       	ret

00000e94 <rf_get_sem>:
volatile uint8_t rx_ready;
//-------------------------------------------------------------------------------------------------------
nrk_sem_t* rf_get_sem()
{
    return radio_sem;
}
     e94:	80 91 8e 04 	lds	r24, 0x048E
     e98:	90 91 8f 04 	lds	r25, 0x048F
     e9c:	08 95       	ret

00000e9e <rf_tx_power>:
    //tmp=0x5070;
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    tmp=0xA0E0;
    tmp=tmp | (pwr&0x1F);
     e9e:	90 e0       	ldi	r25, 0x00	; 0
     ea0:	8f 71       	andi	r24, 0x1F	; 31
     ea2:	90 70       	andi	r25, 0x00	; 0
     ea4:	80 6e       	ori	r24, 0xE0	; 224
     ea6:	90 6a       	ori	r25, 0xA0	; 160
    FASTSPI_SETREG(CC2420_TXCTRL, tmp);   // Set the FIFOP threshold to maximum
     ea8:	c0 98       	cbi	0x18, 0	; 24
     eaa:	25 e1       	ldi	r18, 0x15	; 21
     eac:	2f b9       	out	0x0f, r18	; 15
     eae:	77 9b       	sbis	0x0e, 7	; 14
     eb0:	fe cf       	rjmp	.-4      	; 0xeae <rf_tx_power+0x10>
     eb2:	9f b9       	out	0x0f, r25	; 15
     eb4:	77 9b       	sbis	0x0e, 7	; 14
     eb6:	fe cf       	rjmp	.-4      	; 0xeb4 <rf_tx_power+0x16>
     eb8:	8f b9       	out	0x0f, r24	; 15
     eba:	77 9b       	sbis	0x0e, 7	; 14
     ebc:	fe cf       	rjmp	.-4      	; 0xeba <rf_tx_power+0x1c>
     ebe:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
     ec0:	08 95       	ret

00000ec2 <rf_set_channel>:
void rf_set_channel( uint8_t channel )
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    halRfSetChannel(channel);
     ec2:	0e 94 bd 05 	call	0xb7a	; 0xb7a <halRfSetChannel>
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
     ec6:	08 95       	ret

00000ec8 <rf_addr_decode_enable>:


void rf_addr_decode_enable()
{
    mdmctrl0 |= 0x0800;
     ec8:	80 91 91 04 	lds	r24, 0x0491
     ecc:	90 91 92 04 	lds	r25, 0x0492
     ed0:	98 60       	ori	r25, 0x08	; 8
     ed2:	90 93 92 04 	sts	0x0492, r25
     ed6:	80 93 91 04 	sts	0x0491, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
     eda:	c0 98       	cbi	0x18, 0	; 24
     edc:	81 e1       	ldi	r24, 0x11	; 17
     ede:	8f b9       	out	0x0f, r24	; 15
     ee0:	77 9b       	sbis	0x0e, 7	; 14
     ee2:	fe cf       	rjmp	.-4      	; 0xee0 <rf_addr_decode_enable+0x18>
     ee4:	80 91 92 04 	lds	r24, 0x0492
     ee8:	8f b9       	out	0x0f, r24	; 15
     eea:	77 9b       	sbis	0x0e, 7	; 14
     eec:	fe cf       	rjmp	.-4      	; 0xeea <rf_addr_decode_enable+0x22>
     eee:	80 91 91 04 	lds	r24, 0x0491
     ef2:	8f b9       	out	0x0f, r24	; 15
     ef4:	77 9b       	sbis	0x0e, 7	; 14
     ef6:	fe cf       	rjmp	.-4      	; 0xef4 <rf_addr_decode_enable+0x2c>
     ef8:	c0 9a       	sbi	0x18, 0	; 24
}
     efa:	08 95       	ret

00000efc <rf_addr_decode_disable>:

void rf_addr_decode_disable()
{
    mdmctrl0 &= (~0x0800);
     efc:	80 91 91 04 	lds	r24, 0x0491
     f00:	90 91 92 04 	lds	r25, 0x0492
     f04:	97 7f       	andi	r25, 0xF7	; 247
     f06:	90 93 92 04 	sts	0x0492, r25
     f0a:	80 93 91 04 	sts	0x0491, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
     f0e:	c0 98       	cbi	0x18, 0	; 24
     f10:	81 e1       	ldi	r24, 0x11	; 17
     f12:	8f b9       	out	0x0f, r24	; 15
     f14:	77 9b       	sbis	0x0e, 7	; 14
     f16:	fe cf       	rjmp	.-4      	; 0xf14 <rf_addr_decode_disable+0x18>
     f18:	80 91 92 04 	lds	r24, 0x0492
     f1c:	8f b9       	out	0x0f, r24	; 15
     f1e:	77 9b       	sbis	0x0e, 7	; 14
     f20:	fe cf       	rjmp	.-4      	; 0xf1e <rf_addr_decode_disable+0x22>
     f22:	80 91 91 04 	lds	r24, 0x0491
     f26:	8f b9       	out	0x0f, r24	; 15
     f28:	77 9b       	sbis	0x0e, 7	; 14
     f2a:	fe cf       	rjmp	.-4      	; 0xf28 <rf_addr_decode_disable+0x2c>
     f2c:	c0 9a       	sbi	0x18, 0	; 24
}
     f2e:	08 95       	ret

00000f30 <rf_auto_ack_enable>:


void rf_auto_ack_enable()
{
    auto_ack_enable=1;
     f30:	81 e0       	ldi	r24, 0x01	; 1
     f32:	80 93 9e 04 	sts	0x049E, r24
    mdmctrl0 |= 0x0010;
     f36:	80 91 91 04 	lds	r24, 0x0491
     f3a:	90 91 92 04 	lds	r25, 0x0492
     f3e:	80 61       	ori	r24, 0x10	; 16
     f40:	90 93 92 04 	sts	0x0492, r25
     f44:	80 93 91 04 	sts	0x0491, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
     f48:	c0 98       	cbi	0x18, 0	; 24
     f4a:	81 e1       	ldi	r24, 0x11	; 17
     f4c:	8f b9       	out	0x0f, r24	; 15
     f4e:	77 9b       	sbis	0x0e, 7	; 14
     f50:	fe cf       	rjmp	.-4      	; 0xf4e <rf_auto_ack_enable+0x1e>
     f52:	80 91 92 04 	lds	r24, 0x0492
     f56:	8f b9       	out	0x0f, r24	; 15
     f58:	77 9b       	sbis	0x0e, 7	; 14
     f5a:	fe cf       	rjmp	.-4      	; 0xf58 <rf_auto_ack_enable+0x28>
     f5c:	80 91 91 04 	lds	r24, 0x0491
     f60:	8f b9       	out	0x0f, r24	; 15
     f62:	77 9b       	sbis	0x0e, 7	; 14
     f64:	fe cf       	rjmp	.-4      	; 0xf62 <rf_auto_ack_enable+0x32>
     f66:	c0 9a       	sbi	0x18, 0	; 24
}
     f68:	08 95       	ret

00000f6a <rf_auto_ack_disable>:

void rf_auto_ack_disable()
{
    auto_ack_enable=0;
     f6a:	10 92 9e 04 	sts	0x049E, r1
    mdmctrl0 &= (~0x0010);
     f6e:	80 91 91 04 	lds	r24, 0x0491
     f72:	90 91 92 04 	lds	r25, 0x0492
     f76:	8f 7e       	andi	r24, 0xEF	; 239
     f78:	90 93 92 04 	sts	0x0492, r25
     f7c:	80 93 91 04 	sts	0x0491, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
     f80:	c0 98       	cbi	0x18, 0	; 24
     f82:	81 e1       	ldi	r24, 0x11	; 17
     f84:	8f b9       	out	0x0f, r24	; 15
     f86:	77 9b       	sbis	0x0e, 7	; 14
     f88:	fe cf       	rjmp	.-4      	; 0xf86 <rf_auto_ack_disable+0x1c>
     f8a:	80 91 92 04 	lds	r24, 0x0492
     f8e:	8f b9       	out	0x0f, r24	; 15
     f90:	77 9b       	sbis	0x0e, 7	; 14
     f92:	fe cf       	rjmp	.-4      	; 0xf90 <rf_auto_ack_disable+0x26>
     f94:	80 91 91 04 	lds	r24, 0x0491
     f98:	8f b9       	out	0x0f, r24	; 15
     f9a:	77 9b       	sbis	0x0e, 7	; 14
     f9c:	fe cf       	rjmp	.-4      	; 0xf9a <rf_auto_ack_disable+0x30>
     f9e:	c0 9a       	sbi	0x18, 0	; 24
}
     fa0:	08 95       	ret

00000fa2 <rf_addr_decode_set_my_mac>:


void rf_addr_decode_set_my_mac(uint16_t my_mac)
{
     fa2:	df 93       	push	r29
     fa4:	cf 93       	push	r28
     fa6:	00 d0       	rcall	.+0      	; 0xfa8 <rf_addr_decode_set_my_mac+0x6>
     fa8:	cd b7       	in	r28, 0x3d	; 61
     faa:	de b7       	in	r29, 0x3e	; 62
     fac:	9a 83       	std	Y+2, r25	; 0x02
     fae:	89 83       	std	Y+1, r24	; 0x01
    uint8_t n;
    rfSettings.myAddr = my_mac;
     fb0:	90 93 9a 04 	sts	0x049A, r25
     fb4:	80 93 99 04 	sts	0x0499, r24
    nrk_spin_wait_us(500);
     fb8:	84 ef       	ldi	r24, 0xF4	; 244
     fba:	91 e0       	ldi	r25, 0x01	; 1
     fbc:	0e 94 78 22 	call	0x44f0	; 0x44f0 <nrk_spin_wait_us>
    FASTSPI_WRITE_RAM_LE(&my_mac, CC2420RAM_SHORTADDR, 2, n);
     fc0:	c0 98       	cbi	0x18, 0	; 24
     fc2:	8a ee       	ldi	r24, 0xEA	; 234
     fc4:	8f b9       	out	0x0f, r24	; 15
     fc6:	77 9b       	sbis	0x0e, 7	; 14
     fc8:	fe cf       	rjmp	.-4      	; 0xfc6 <rf_addr_decode_set_my_mac+0x24>
     fca:	80 e8       	ldi	r24, 0x80	; 128
     fcc:	8f b9       	out	0x0f, r24	; 15
     fce:	77 9b       	sbis	0x0e, 7	; 14
     fd0:	fe cf       	rjmp	.-4      	; 0xfce <rf_addr_decode_set_my_mac+0x2c>
     fd2:	fe 01       	movw	r30, r28
     fd4:	31 96       	adiw	r30, 0x01	; 1
    mdmctrl0 &= (~0x0010);
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
}


void rf_addr_decode_set_my_mac(uint16_t my_mac)
     fd6:	ce 01       	movw	r24, r28
     fd8:	03 96       	adiw	r24, 0x03	; 3
{
    uint8_t n;
    rfSettings.myAddr = my_mac;
    nrk_spin_wait_us(500);
    FASTSPI_WRITE_RAM_LE(&my_mac, CC2420RAM_SHORTADDR, 2, n);
     fda:	21 91       	ld	r18, Z+
     fdc:	2f b9       	out	0x0f, r18	; 15
     fde:	77 9b       	sbis	0x0e, 7	; 14
     fe0:	fe cf       	rjmp	.-4      	; 0xfde <rf_addr_decode_set_my_mac+0x3c>
     fe2:	e8 17       	cp	r30, r24
     fe4:	f9 07       	cpc	r31, r25
     fe6:	c9 f7       	brne	.-14     	; 0xfda <rf_addr_decode_set_my_mac+0x38>
     fe8:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(500);
     fea:	84 ef       	ldi	r24, 0xF4	; 244
     fec:	91 e0       	ldi	r25, 0x01	; 1
     fee:	0e 94 78 22 	call	0x44f0	; 0x44f0 <nrk_spin_wait_us>
}
     ff2:	0f 90       	pop	r0
     ff4:	0f 90       	pop	r0
     ff6:	cf 91       	pop	r28
     ff8:	df 91       	pop	r29
     ffa:	08 95       	ret

00000ffc <rf_set_rx>:



void rf_set_rx(RF_RX_INFO *pRRI, uint8_t channel )
{
     ffc:	cf 93       	push	r28
     ffe:	df 93       	push	r29
    1000:	ec 01       	movw	r28, r24
    1002:	86 2f       	mov	r24, r22

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif

    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1004:	c0 98       	cbi	0x18, 0	; 24
    1006:	98 e0       	ldi	r25, 0x08	; 8
    1008:	9f b9       	out	0x0f, r25	; 15
    100a:	77 9b       	sbis	0x0e, 7	; 14
    100c:	fe cf       	rjmp	.-4      	; 0x100a <rf_set_rx+0xe>
    100e:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1010:	c0 98       	cbi	0x18, 0	; 24
    1012:	98 e0       	ldi	r25, 0x08	; 8
    1014:	9f b9       	out	0x0f, r25	; 15
    1016:	77 9b       	sbis	0x0e, 7	; 14
    1018:	fe cf       	rjmp	.-4      	; 0x1016 <rf_set_rx+0x1a>
    101a:	c0 9a       	sbi	0x18, 0	; 24
    halRfSetChannel(channel);
    101c:	0e 94 bd 05 	call	0xb7a	; 0xb7a <halRfSetChannel>
    rfSettings.pRxInfo = pRRI;
    1020:	d0 93 94 04 	sts	0x0494, r29
    1024:	c0 93 93 04 	sts	0x0493, r28

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1028:	df 91       	pop	r29
    102a:	cf 91       	pop	r28
    102c:	08 95       	ret

0000102e <rf_init>:
//          The 16-bit short address which is used by this node. Must together with the PAN ID form a
//			unique 32-bit identifier to avoid addressing conflicts. Normally, in a 802.15.4 network, the
//			short address will be given to associated nodes by the PAN coordinator.
//-------------------------------------------------------------------------------------------------------
void rf_init(RF_RX_INFO *pRRI, uint8_t channel, uint16_t panId, uint16_t myAddr)
{
    102e:	df 92       	push	r13
    1030:	ef 92       	push	r14
    1032:	ff 92       	push	r15
    1034:	0f 93       	push	r16
    1036:	1f 93       	push	r17
    1038:	df 93       	push	r29
    103a:	cf 93       	push	r28
    103c:	00 d0       	rcall	.+0      	; 0x103e <rf_init+0x10>
    103e:	cd b7       	in	r28, 0x3d	; 61
    1040:	de b7       	in	r29, 0x3e	; 62
    1042:	8c 01       	movw	r16, r24
    1044:	d6 2e       	mov	r13, r22
    1046:	5a 83       	std	Y+2, r21	; 0x02
    1048:	49 83       	std	Y+1, r20	; 0x01
    104a:	79 01       	movw	r14, r18
        nrk_kprintf (PSTR ("CC2420 ERROR:  Access to semaphore failed\r\n"));
    }
#endif

    // Make sure that the voltage regulator is on, and that the reset pin is inactive
    SET_VREG_ACTIVE();
    104c:	dd 9a       	sbi	0x1b, 5	; 27
    halWait(1000);
    104e:	88 ee       	ldi	r24, 0xE8	; 232
    1050:	93 e0       	ldi	r25, 0x03	; 3
    1052:	0e 94 1a 11 	call	0x2234	; 0x2234 <halWait>
    SET_RESET_ACTIVE();
    1056:	de 98       	cbi	0x1b, 6	; 27
    halWait(1);
    1058:	81 e0       	ldi	r24, 0x01	; 1
    105a:	90 e0       	ldi	r25, 0x00	; 0
    105c:	0e 94 1a 11 	call	0x2234	; 0x2234 <halWait>
    SET_RESET_INACTIVE();
    1060:	de 9a       	sbi	0x1b, 6	; 27
    halWait(100);
    1062:	84 e6       	ldi	r24, 0x64	; 100
    1064:	90 e0       	ldi	r25, 0x00	; 0
    1066:	0e 94 1a 11 	call	0x2234	; 0x2234 <halWait>
    // Initialize the FIFOP external interrupt
    //FIFOP_INT_INIT();
    //ENABLE_FIFOP_INT();

    // Turn off all interrupts while we're accessing the CC2420 registers
    DISABLE_GLOBAL_INT();
    106a:	f8 94       	cli

    FASTSPI_STROBE(CC2420_SXOSCON);
    106c:	c0 98       	cbi	0x18, 0	; 24
    106e:	81 e0       	ldi	r24, 0x01	; 1
    1070:	8f b9       	out	0x0f, r24	; 15
    1072:	77 9b       	sbis	0x0e, 7	; 14
    1074:	fe cf       	rjmp	.-4      	; 0x1072 <rf_init+0x44>
    1076:	c0 9a       	sbi	0x18, 0	; 24
    mdmctrl0=0x02E2;
    1078:	82 ee       	ldi	r24, 0xE2	; 226
    107a:	92 e0       	ldi	r25, 0x02	; 2
    107c:	90 93 92 04 	sts	0x0492, r25
    1080:	80 93 91 04 	sts	0x0491, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);  // Std Preamble, CRC, no auto ack, no hw addr decoding
    1084:	c0 98       	cbi	0x18, 0	; 24
    1086:	81 e1       	ldi	r24, 0x11	; 17
    1088:	8f b9       	out	0x0f, r24	; 15
    108a:	77 9b       	sbis	0x0e, 7	; 14
    108c:	fe cf       	rjmp	.-4      	; 0x108a <rf_init+0x5c>
    108e:	80 91 92 04 	lds	r24, 0x0492
    1092:	8f b9       	out	0x0f, r24	; 15
    1094:	77 9b       	sbis	0x0e, 7	; 14
    1096:	fe cf       	rjmp	.-4      	; 0x1094 <rf_init+0x66>
    1098:	80 91 91 04 	lds	r24, 0x0491
    109c:	8f b9       	out	0x0f, r24	; 15
    109e:	77 9b       	sbis	0x0e, 7	; 14
    10a0:	fe cf       	rjmp	.-4      	; 0x109e <rf_init+0x70>
    10a2:	c0 9a       	sbi	0x18, 0	; 24
    //FASTSPI_SETREG(CC2420_MDMCTRL0, 0x0AF2);  // Turn on automatic packet acknowledgment
    // Turn on hw addre decoding
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0500); // Set the correlation threshold = 20
    10a4:	c0 98       	cbi	0x18, 0	; 24
    10a6:	82 e1       	ldi	r24, 0x12	; 18
    10a8:	8f b9       	out	0x0f, r24	; 15
    10aa:	77 9b       	sbis	0x0e, 7	; 14
    10ac:	fe cf       	rjmp	.-4      	; 0x10aa <rf_init+0x7c>
    10ae:	85 e0       	ldi	r24, 0x05	; 5
    10b0:	8f b9       	out	0x0f, r24	; 15
    10b2:	77 9b       	sbis	0x0e, 7	; 14
    10b4:	fe cf       	rjmp	.-4      	; 0x10b2 <rf_init+0x84>
    10b6:	1f b8       	out	0x0f, r1	; 15
    10b8:	77 9b       	sbis	0x0e, 7	; 14
    10ba:	fe cf       	rjmp	.-4      	; 0x10b8 <rf_init+0x8a>
    10bc:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_IOCFG0, 0x007F);   // Set the FIFOP threshold to maximum
    10be:	c0 98       	cbi	0x18, 0	; 24
    10c0:	8c e1       	ldi	r24, 0x1C	; 28
    10c2:	8f b9       	out	0x0f, r24	; 15
    10c4:	77 9b       	sbis	0x0e, 7	; 14
    10c6:	fe cf       	rjmp	.-4      	; 0x10c4 <rf_init+0x96>
    10c8:	1f b8       	out	0x0f, r1	; 15
    10ca:	77 9b       	sbis	0x0e, 7	; 14
    10cc:	fe cf       	rjmp	.-4      	; 0x10ca <rf_init+0x9c>
    10ce:	8f e7       	ldi	r24, 0x7F	; 127
    10d0:	8f b9       	out	0x0f, r24	; 15
    10d2:	77 9b       	sbis	0x0e, 7	; 14
    10d4:	fe cf       	rjmp	.-4      	; 0x10d2 <rf_init+0xa4>
    10d6:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x01C4); // Turn off "Security"
    10d8:	c0 98       	cbi	0x18, 0	; 24
    10da:	89 e1       	ldi	r24, 0x19	; 25
    10dc:	8f b9       	out	0x0f, r24	; 15
    10de:	77 9b       	sbis	0x0e, 7	; 14
    10e0:	fe cf       	rjmp	.-4      	; 0x10de <rf_init+0xb0>
    10e2:	81 e0       	ldi	r24, 0x01	; 1
    10e4:	8f b9       	out	0x0f, r24	; 15
    10e6:	77 9b       	sbis	0x0e, 7	; 14
    10e8:	fe cf       	rjmp	.-4      	; 0x10e6 <rf_init+0xb8>
    10ea:	84 ec       	ldi	r24, 0xC4	; 196
    10ec:	8f b9       	out	0x0f, r24	; 15
    10ee:	77 9b       	sbis	0x0e, 7	; 14
    10f0:	fe cf       	rjmp	.-4      	; 0x10ee <rf_init+0xc0>
    10f2:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_RXCTRL1, 0x1A56); // All default except
    10f4:	c0 98       	cbi	0x18, 0	; 24
    10f6:	87 e1       	ldi	r24, 0x17	; 23
    10f8:	8f b9       	out	0x0f, r24	; 15
    10fa:	77 9b       	sbis	0x0e, 7	; 14
    10fc:	fe cf       	rjmp	.-4      	; 0x10fa <rf_init+0xcc>
    10fe:	8a e1       	ldi	r24, 0x1A	; 26
    1100:	8f b9       	out	0x0f, r24	; 15
    1102:	77 9b       	sbis	0x0e, 7	; 14
    1104:	fe cf       	rjmp	.-4      	; 0x1102 <__stack+0x3>
    1106:	86 e5       	ldi	r24, 0x56	; 86
    1108:	8f b9       	out	0x0f, r24	; 15
    110a:	77 9b       	sbis	0x0e, 7	; 14
    110c:	fe cf       	rjmp	.-4      	; 0x110a <__stack+0xb>
    110e:	c0 9a       	sbi	0x18, 0	; 24
        nrk_spin_wait_us(500);

       printf( "myAddr=%d\r\n",myAddr );
    */

    nrk_spin_wait_us(500);
    1110:	84 ef       	ldi	r24, 0xF4	; 244
    1112:	91 e0       	ldi	r25, 0x01	; 1
    1114:	0e 94 78 22 	call	0x44f0	; 0x44f0 <nrk_spin_wait_us>
    FASTSPI_WRITE_RAM_LE(&panId, CC2420RAM_PANID, 2, n);
    1118:	c0 98       	cbi	0x18, 0	; 24
    111a:	88 ee       	ldi	r24, 0xE8	; 232
    111c:	8f b9       	out	0x0f, r24	; 15
    111e:	77 9b       	sbis	0x0e, 7	; 14
    1120:	fe cf       	rjmp	.-4      	; 0x111e <__stack+0x1f>
    1122:	80 e8       	ldi	r24, 0x80	; 128
    1124:	8f b9       	out	0x0f, r24	; 15
    1126:	77 9b       	sbis	0x0e, 7	; 14
    1128:	fe cf       	rjmp	.-4      	; 0x1126 <__stack+0x27>
    112a:	fe 01       	movw	r30, r28
    112c:	31 96       	adiw	r30, 0x01	; 1
//      WORD myAddr
//          The 16-bit short address which is used by this node. Must together with the PAN ID form a
//			unique 32-bit identifier to avoid addressing conflicts. Normally, in a 802.15.4 network, the
//			short address will be given to associated nodes by the PAN coordinator.
//-------------------------------------------------------------------------------------------------------
void rf_init(RF_RX_INFO *pRRI, uint8_t channel, uint16_t panId, uint16_t myAddr)
    112e:	ce 01       	movw	r24, r28
    1130:	03 96       	adiw	r24, 0x03	; 3

       printf( "myAddr=%d\r\n",myAddr );
    */

    nrk_spin_wait_us(500);
    FASTSPI_WRITE_RAM_LE(&panId, CC2420RAM_PANID, 2, n);
    1132:	21 91       	ld	r18, Z+
    1134:	2f b9       	out	0x0f, r18	; 15
    1136:	77 9b       	sbis	0x0e, 7	; 14
    1138:	fe cf       	rjmp	.-4      	; 0x1136 <__stack+0x37>
    113a:	e8 17       	cp	r30, r24
    113c:	f9 07       	cpc	r31, r25
    113e:	c9 f7       	brne	.-14     	; 0x1132 <__stack+0x33>
    1140:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(500);
    1142:	84 ef       	ldi	r24, 0xF4	; 244
    1144:	91 e0       	ldi	r25, 0x01	; 1
    1146:	0e 94 78 22 	call	0x44f0	; 0x44f0 <nrk_spin_wait_us>

    ENABLE_GLOBAL_INT();
    114a:	78 94       	sei

    // Set the RF channel
    halRfSetChannel(channel);
    114c:	8d 2d       	mov	r24, r13
    114e:	0e 94 bd 05 	call	0xb7a	; 0xb7a <halRfSetChannel>

    // Turn interrupts back on
    ENABLE_GLOBAL_INT();
    1152:	78 94       	sei

    // Set the protocol configuration
    rfSettings.pRxInfo = pRRI;
    1154:	10 93 94 04 	sts	0x0494, r17
    1158:	00 93 93 04 	sts	0x0493, r16
    rfSettings.panId = panId;
    115c:	89 81       	ldd	r24, Y+1	; 0x01
    115e:	9a 81       	ldd	r25, Y+2	; 0x02
    1160:	90 93 98 04 	sts	0x0498, r25
    1164:	80 93 97 04 	sts	0x0497, r24
    rfSettings.myAddr = myAddr;
    1168:	f0 92 9a 04 	sts	0x049A, r15
    116c:	e0 92 99 04 	sts	0x0499, r14
    rfSettings.txSeqNumber = 0;
    1170:	10 92 95 04 	sts	0x0495, r1
    rfSettings.receiveOn = FALSE;
    1174:	10 92 9b 04 	sts	0x049B, r1

    // Wait for the crystal oscillator to become stable
    halRfWaitForCrystalOscillator();
    1178:	0e 94 d8 05 	call	0xbb0	; 0xbb0 <halRfWaitForCrystalOscillator>
        nrk_kprintf (PSTR ("CC2420 ERROR:  Release of semaphore failed\r\n"));
        _nrk_errno_set (2);
    }
#endif

    auto_ack_enable=0;
    117c:	10 92 9e 04 	sts	0x049E, r1
    security_enable=0;
    1180:	10 92 90 04 	sts	0x0490, r1
    last_pkt_encrypted=0;
    1184:	10 92 9f 04 	sts	0x049F, r1
} // rf_init()
    1188:	0f 90       	pop	r0
    118a:	0f 90       	pop	r0
    118c:	cf 91       	pop	r28
    118e:	df 91       	pop	r29
    1190:	1f 91       	pop	r17
    1192:	0f 91       	pop	r16
    1194:	ff 90       	pop	r15
    1196:	ef 90       	pop	r14
    1198:	df 90       	pop	r13
    119a:	08 95       	ret

0000119c <rf_rx_on>:
void rf_rx_on(void)
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    rfSettings.receiveOn = TRUE;
    119c:	81 e0       	ldi	r24, 0x01	; 1
    119e:	80 93 9b 04 	sts	0x049B, r24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SRXON);
    11a2:	c0 98       	cbi	0x18, 0	; 24
    11a4:	83 e0       	ldi	r24, 0x03	; 3
    11a6:	8f b9       	out	0x0f, r24	; 15
    11a8:	77 9b       	sbis	0x0e, 7	; 14
    11aa:	fe cf       	rjmp	.-4      	; 0x11a8 <rf_rx_on+0xc>
    11ac:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    11ae:	c0 98       	cbi	0x18, 0	; 24
    11b0:	88 e0       	ldi	r24, 0x08	; 8
    11b2:	8f b9       	out	0x0f, r24	; 15
    11b4:	77 9b       	sbis	0x0e, 7	; 14
    11b6:	fe cf       	rjmp	.-4      	; 0x11b4 <rf_rx_on+0x18>
    11b8:	c0 9a       	sbi	0x18, 0	; 24
    rx_ready=0;
    11ba:	10 92 a4 04 	sts	0x04A4, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    //	ENABLE_FIFOP_INT();
} // rf_rx_on()
    11be:	08 95       	ret

000011c0 <rf_polling_rx_on>:
void rf_polling_rx_on(void)
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    rfSettings.receiveOn = TRUE;
    11c0:	81 e0       	ldi	r24, 0x01	; 1
    11c2:	80 93 9b 04 	sts	0x049B, r24
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SRXON);
    11c6:	c0 98       	cbi	0x18, 0	; 24
    11c8:	83 e0       	ldi	r24, 0x03	; 3
    11ca:	8f b9       	out	0x0f, r24	; 15
    11cc:	77 9b       	sbis	0x0e, 7	; 14
    11ce:	fe cf       	rjmp	.-4      	; 0x11cc <rf_polling_rx_on+0xc>
    11d0:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    11d2:	c0 98       	cbi	0x18, 0	; 24
    11d4:	88 e0       	ldi	r24, 0x08	; 8
    11d6:	8f b9       	out	0x0f, r24	; 15
    11d8:	77 9b       	sbis	0x0e, 7	; 14
    11da:	fe cf       	rjmp	.-4      	; 0x11d8 <rf_polling_rx_on+0x18>
    11dc:	c0 9a       	sbi	0x18, 0	; 24
    rx_ready=0;
    11de:	10 92 a4 04 	sts	0x04A4, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
} // rf_rx_on()
    11e2:	08 95       	ret

000011e4 <rf_rx_off>:
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    // XXX
    //SET_VREG_INACTIVE();
    rfSettings.receiveOn = FALSE;
    11e4:	10 92 9b 04 	sts	0x049B, r1
    FASTSPI_STROBE(CC2420_SRFOFF);
    11e8:	c0 98       	cbi	0x18, 0	; 24
    11ea:	86 e0       	ldi	r24, 0x06	; 6
    11ec:	8f b9       	out	0x0f, r24	; 15
    11ee:	77 9b       	sbis	0x0e, 7	; 14
    11f0:	fe cf       	rjmp	.-4      	; 0x11ee <rf_rx_off+0xa>
    11f2:	c0 9a       	sbi	0x18, 0	; 24
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    rx_ready=0;
    11f4:	10 92 a4 04 	sts	0x04A4, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    //	DISABLE_FIFOP_INT();
} // rf_rx_off()
    11f8:	08 95       	ret

000011fa <rf_tx_tdma_packet>:
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
{
    11fa:	bf 92       	push	r11
    11fc:	cf 92       	push	r12
    11fe:	df 92       	push	r13
    1200:	ef 92       	push	r14
    1202:	ff 92       	push	r15
    1204:	0f 93       	push	r16
    1206:	1f 93       	push	r17
    1208:	df 93       	push	r29
    120a:	cf 93       	push	r28
    120c:	00 d0       	rcall	.+0      	; 0x120e <rf_tx_tdma_packet+0x14>
    120e:	0f 92       	push	r0
    1210:	cd b7       	in	r28, 0x3d	; 61
    1212:	de b7       	in	r29, 0x3e	; 62
    1214:	8c 01       	movw	r16, r24
    1216:	6b 01       	movw	r12, r22
    1218:	7a 01       	movw	r14, r20
    uint8_t timestamp;

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    timestamp=_nrk_os_timer_get();
    121a:	0e 94 0f 23 	call	0x461e	; 0x461e <_nrk_os_timer_get>
    // XXX 2 below are hacks...
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    121e:	c0 98       	cbi	0x18, 0	; 24
    1220:	88 e0       	ldi	r24, 0x08	; 8
    1222:	8f b9       	out	0x0f, r24	; 15
    1224:	77 9b       	sbis	0x0e, 7	; 14
    1226:	fe cf       	rjmp	.-4      	; 0x1224 <rf_tx_tdma_packet+0x2a>
    1228:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    122a:	c0 98       	cbi	0x18, 0	; 24
    122c:	88 e0       	ldi	r24, 0x08	; 8
    122e:	8f b9       	out	0x0f, r24	; 15
    1230:	77 9b       	sbis	0x0e, 7	; 14
    1232:	fe cf       	rjmp	.-4      	; 0x1230 <rf_tx_tdma_packet+0x36>
    1234:	c0 9a       	sbi	0x18, 0	; 24
    // Wait until the transceiver is idle
    while (FIFOP_IS_1 || SFD_IS_1);
    1236:	0e 99       	sbic	0x01, 6	; 1
    1238:	fe cf       	rjmp	.-4      	; 0x1236 <rf_tx_tdma_packet+0x3c>
    123a:	84 99       	sbic	0x10, 4	; 16
    123c:	fc cf       	rjmp	.-8      	; 0x1236 <rf_tx_tdma_packet+0x3c>
    // Turn off global interrupts to avoid interference on the SPI interface
    DISABLE_GLOBAL_INT();
    123e:	f8 94       	cli
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1240:	c0 98       	cbi	0x18, 0	; 24
    1242:	89 e0       	ldi	r24, 0x09	; 9
    1244:	8f b9       	out	0x0f, r24	; 15
    1246:	77 9b       	sbis	0x0e, 7	; 14
    1248:	fe cf       	rjmp	.-4      	; 0x1246 <rf_tx_tdma_packet+0x4c>
    124a:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    124c:	c0 98       	cbi	0x18, 0	; 24
    124e:	89 e0       	ldi	r24, 0x09	; 9
    1250:	8f b9       	out	0x0f, r24	; 15
    1252:	77 9b       	sbis	0x0e, 7	; 14
    1254:	fe cf       	rjmp	.-4      	; 0x1252 <rf_tx_tdma_packet+0x58>
    1256:	c0 9a       	sbi	0x18, 0	; 24

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    1258:	d8 01       	movw	r26, r16
    125a:	12 96       	adiw	r26, 0x02	; 2
    125c:	5c 91       	ld	r21, X
    125e:	12 97       	sbiw	r26, 0x02	; 2
    1260:	25 2f       	mov	r18, r21
    1262:	33 27       	eor	r19, r19
    1264:	27 fd       	sbrc	r18, 7
    1266:	30 95       	com	r19
    DISABLE_GLOBAL_INT();
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    FASTSPI_STROBE(CC2420_SFLUSHTX);

    checksum=0;
    1268:	bb 24       	eor	r11, r11
    for(i=0; i<pRTI->length; i++ )
    126a:	40 e0       	ldi	r20, 0x00	; 0
    126c:	0a c0       	rjmp	.+20     	; 0x1282 <rf_tx_tdma_packet+0x88>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    126e:	d8 01       	movw	r26, r16
    1270:	13 96       	adiw	r26, 0x03	; 3
    1272:	ed 91       	ld	r30, X+
    1274:	fc 91       	ld	r31, X
    1276:	14 97       	sbiw	r26, 0x04	; 4
    1278:	e8 0f       	add	r30, r24
    127a:	f9 1f       	adc	r31, r25
    127c:	80 81       	ld	r24, Z
    127e:	b8 0e       	add	r11, r24
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    FASTSPI_STROBE(CC2420_SFLUSHTX);

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    1280:	4f 5f       	subi	r20, 0xFF	; 255
    1282:	84 2f       	mov	r24, r20
    1284:	90 e0       	ldi	r25, 0x00	; 0
    1286:	82 17       	cp	r24, r18
    1288:	93 07       	cpc	r25, r19
    128a:	8c f3       	brlt	.-30     	; 0x126e <rf_tx_tdma_packet+0x74>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    }
    packetLength = pRTI->length + RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD;
    128c:	54 5f       	subi	r21, 0xF4	; 244

    // Write the packet to the TX FIFO (the FCS is appended automatically when AUTOCRC is enabled)
    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a higher layer since they assume TDMA

    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    128e:	c0 98       	cbi	0x18, 0	; 24
    1290:	8e e3       	ldi	r24, 0x3E	; 62
    1292:	8f b9       	out	0x0f, r24	; 15
    1294:	77 9b       	sbis	0x0e, 7	; 14
    1296:	fe cf       	rjmp	.-4      	; 0x1294 <rf_tx_tdma_packet+0x9a>
    1298:	5f b9       	out	0x0f, r21	; 15
    129a:	77 9b       	sbis	0x0e, 7	; 14
    129c:	fe cf       	rjmp	.-4      	; 0x129a <rf_tx_tdma_packet+0xa0>
    129e:	c0 9a       	sbi	0x18, 0	; 24
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    12a0:	f8 01       	movw	r30, r16
    12a2:	86 81       	ldd	r24, Z+6	; 0x06
    12a4:	88 23       	and	r24, r24
    12a6:	19 f0       	breq	.+6      	; 0x12ae <rf_tx_tdma_packet+0xb4>
    12a8:	81 e6       	ldi	r24, 0x61	; 97
    12aa:	98 e8       	ldi	r25, 0x88	; 136
    12ac:	02 c0       	rjmp	.+4      	; 0x12b2 <rf_tx_tdma_packet+0xb8>
    12ae:	81 e4       	ldi	r24, 0x41	; 65
    12b0:	98 e8       	ldi	r25, 0x88	; 136
    12b2:	9a 83       	std	Y+2, r25	; 0x02
    12b4:	89 83       	std	Y+1, r24	; 0x01
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    12b6:	c0 98       	cbi	0x18, 0	; 24
    12b8:	8e e3       	ldi	r24, 0x3E	; 62
    12ba:	8f b9       	out	0x0f, r24	; 15
    12bc:	77 9b       	sbis	0x0e, 7	; 14
    12be:	fe cf       	rjmp	.-4      	; 0x12bc <rf_tx_tdma_packet+0xc2>
    12c0:	fe 01       	movw	r30, r28
    12c2:	31 96       	adiw	r30, 0x01	; 1
/**************************************************************************
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
    12c4:	ce 01       	movw	r24, r28
    12c6:	03 96       	adiw	r24, 0x03	; 3
    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a higher layer since they assume TDMA

    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    12c8:	21 91       	ld	r18, Z+
    12ca:	2f b9       	out	0x0f, r18	; 15
    12cc:	77 9b       	sbis	0x0e, 7	; 14
    12ce:	fe cf       	rjmp	.-4      	; 0x12cc <rf_tx_tdma_packet+0xd2>
    12d0:	e8 17       	cp	r30, r24
    12d2:	f9 07       	cpc	r31, r25
    12d4:	c9 f7       	brne	.-14     	; 0x12c8 <rf_tx_tdma_packet+0xce>
    12d6:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    12d8:	c0 98       	cbi	0x18, 0	; 24
    12da:	8e e3       	ldi	r24, 0x3E	; 62
    12dc:	8f b9       	out	0x0f, r24	; 15
    12de:	77 9b       	sbis	0x0e, 7	; 14
    12e0:	fe cf       	rjmp	.-4      	; 0x12de <rf_tx_tdma_packet+0xe4>
    12e2:	80 91 95 04 	lds	r24, 0x0495
    12e6:	8f b9       	out	0x0f, r24	; 15
    12e8:	77 9b       	sbis	0x0e, 7	; 14
    12ea:	fe cf       	rjmp	.-4      	; 0x12e8 <rf_tx_tdma_packet+0xee>
    12ec:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    12ee:	c0 98       	cbi	0x18, 0	; 24
    12f0:	8e e3       	ldi	r24, 0x3E	; 62
    12f2:	8f b9       	out	0x0f, r24	; 15
    12f4:	77 9b       	sbis	0x0e, 7	; 14
    12f6:	fe cf       	rjmp	.-4      	; 0x12f4 <rf_tx_tdma_packet+0xfa>
    12f8:	80 e0       	ldi	r24, 0x00	; 0
    12fa:	90 e0       	ldi	r25, 0x00	; 0
/**************************************************************************
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
    12fc:	fc 01       	movw	r30, r24
    12fe:	ed 56       	subi	r30, 0x6D	; 109
    1300:	fb 4f       	sbci	r31, 0xFB	; 251

    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    1302:	24 81       	ldd	r18, Z+4	; 0x04
    1304:	2f b9       	out	0x0f, r18	; 15
    1306:	77 9b       	sbis	0x0e, 7	; 14
    1308:	fe cf       	rjmp	.-4      	; 0x1306 <rf_tx_tdma_packet+0x10c>
    130a:	01 96       	adiw	r24, 0x01	; 1
    130c:	82 30       	cpi	r24, 0x02	; 2
    130e:	91 05       	cpc	r25, r1
    1310:	a9 f7       	brne	.-22     	; 0x12fc <rf_tx_tdma_packet+0x102>
    1312:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    1314:	c0 98       	cbi	0x18, 0	; 24
    1316:	8e e3       	ldi	r24, 0x3E	; 62
    1318:	8f b9       	out	0x0f, r24	; 15
    131a:	77 9b       	sbis	0x0e, 7	; 14
    131c:	fe cf       	rjmp	.-4      	; 0x131a <rf_tx_tdma_packet+0x120>
    131e:	80 e0       	ldi	r24, 0x00	; 0
    1320:	90 e0       	ldi	r25, 0x00	; 0
    1322:	f8 01       	movw	r30, r16
    1324:	e8 0f       	add	r30, r24
    1326:	f9 1f       	adc	r31, r25
    1328:	20 81       	ld	r18, Z
    132a:	2f b9       	out	0x0f, r18	; 15
    132c:	77 9b       	sbis	0x0e, 7	; 14
    132e:	fe cf       	rjmp	.-4      	; 0x132c <rf_tx_tdma_packet+0x132>
    1330:	01 96       	adiw	r24, 0x01	; 1
    1332:	82 30       	cpi	r24, 0x02	; 2
    1334:	91 05       	cpc	r25, r1
    1336:	a9 f7       	brne	.-22     	; 0x1322 <rf_tx_tdma_packet+0x128>
    1338:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    133a:	c0 98       	cbi	0x18, 0	; 24
    133c:	8e e3       	ldi	r24, 0x3E	; 62
    133e:	8f b9       	out	0x0f, r24	; 15
    1340:	77 9b       	sbis	0x0e, 7	; 14
    1342:	fe cf       	rjmp	.-4      	; 0x1340 <rf_tx_tdma_packet+0x146>
    1344:	80 e0       	ldi	r24, 0x00	; 0
    1346:	90 e0       	ldi	r25, 0x00	; 0
/**************************************************************************
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
    1348:	fc 01       	movw	r30, r24
    134a:	ed 56       	subi	r30, 0x6D	; 109
    134c:	fb 4f       	sbci	r31, 0xFB	; 251
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    134e:	26 81       	ldd	r18, Z+6	; 0x06
    1350:	2f b9       	out	0x0f, r18	; 15
    1352:	77 9b       	sbis	0x0e, 7	; 14
    1354:	fe cf       	rjmp	.-4      	; 0x1352 <rf_tx_tdma_packet+0x158>
    1356:	01 96       	adiw	r24, 0x01	; 1
    1358:	82 30       	cpi	r24, 0x02	; 2
    135a:	91 05       	cpc	r25, r1
    135c:	a9 f7       	brne	.-22     	; 0x1348 <rf_tx_tdma_packet+0x14e>
    135e:	c0 9a       	sbi	0x18, 0	; 24

    nrk_high_speed_timer_wait(slot_start_time,tx_guard_time);
    1360:	c6 01       	movw	r24, r12
    1362:	b7 01       	movw	r22, r14
    1364:	0e 94 9b 22 	call	0x4536	; 0x4536 <nrk_high_speed_timer_wait>
    		FASTSPI_STROBE(CC2420_STXONCCA);
    		FASTSPI_UPD_STATUS(spiStatusByte);
    		halWait(100);
        } while (!(spiStatusByte & BM(CC2420_TX_ACTIVE)));
    */
    if (pRTI->cca == TRUE)
    1368:	d8 01       	movw	r26, r16
    136a:	15 96       	adiw	r26, 0x05	; 5
    136c:	8c 91       	ld	r24, X
    136e:	15 97       	sbiw	r26, 0x05	; 5
    1370:	88 23       	and	r24, r24
    1372:	a9 f1       	breq	.+106    	; 0x13de <rf_tx_tdma_packet+0x1e4>
    {
        uint8_t cnt;
        if (!rfSettings.receiveOn)
    1374:	80 91 9b 04 	lds	r24, 0x049B
    1378:	88 23       	and	r24, r24
    137a:	31 f4       	brne	.+12     	; 0x1388 <rf_tx_tdma_packet+0x18e>
        {
            FASTSPI_STROBE (CC2420_SRXON);
    137c:	c0 98       	cbi	0x18, 0	; 24
    137e:	83 e0       	ldi	r24, 0x03	; 3
    1380:	8f b9       	out	0x0f, r24	; 15
    1382:	77 9b       	sbis	0x0e, 7	; 14
    1384:	fe cf       	rjmp	.-4      	; 0x1382 <rf_tx_tdma_packet+0x188>
    1386:	c0 9a       	sbi	0x18, 0	; 24
        }

        // Wait for the RSSI value to become valid
        do
        {
            FASTSPI_UPD_STATUS (spiStatusByte);
    1388:	c0 98       	cbi	0x18, 0	; 24
    138a:	1f b8       	out	0x0f, r1	; 15
    138c:	77 9b       	sbis	0x0e, 7	; 14
    138e:	fe cf       	rjmp	.-4      	; 0x138c <rf_tx_tdma_packet+0x192>
    1390:	8f b1       	in	r24, 0x0f	; 15
    1392:	c0 9a       	sbi	0x18, 0	; 24
        }
        while (!(spiStatusByte & BM (CC2420_RSSI_VALID)));
    1394:	81 ff       	sbrs	r24, 1
    1396:	f8 cf       	rjmp	.-16     	; 0x1388 <rf_tx_tdma_packet+0x18e>
    1398:	20 e0       	ldi	r18, 0x00	; 0

        // TX begins after the CCA check has passed
        cnt = 0;
        do
        {
            FASTSPI_STROBE (CC2420_STXONCCA);
    139a:	a5 e0       	ldi	r26, 0x05	; 5
    139c:	ea 2e       	mov	r14, r26
    139e:	c0 98       	cbi	0x18, 0	; 24
    13a0:	ef b8       	out	0x0f, r14	; 15
    13a2:	77 9b       	sbis	0x0e, 7	; 14
    13a4:	fe cf       	rjmp	.-4      	; 0x13a2 <rf_tx_tdma_packet+0x1a8>
    13a6:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_UPD_STATUS (spiStatusByte);
    13a8:	c0 98       	cbi	0x18, 0	; 24
    13aa:	1f b8       	out	0x0f, r1	; 15
    13ac:	77 9b       	sbis	0x0e, 7	; 14
    13ae:	fe cf       	rjmp	.-4      	; 0x13ac <rf_tx_tdma_packet+0x1b2>
    13b0:	cf b0       	in	r12, 0x0f	; 15
    13b2:	c0 9a       	sbi	0x18, 0	; 24
            cnt++;
    13b4:	2f 5f       	subi	r18, 0xFF	; 255
            if (cnt > 100)
    13b6:	25 36       	cpi	r18, 0x65	; 101
    13b8:	49 f4       	brne	.+18     	; 0x13cc <rf_tx_tdma_packet+0x1d2>
            {
                ENABLE_GLOBAL_INT ();
    13ba:	78 94       	sei
                nrk_sem_post(radio_sem);
    13bc:	80 91 8e 04 	lds	r24, 0x048E
    13c0:	90 91 8f 04 	lds	r25, 0x048F
    13c4:	0e 94 26 19 	call	0x324c	; 0x324c <nrk_sem_post>
                return FALSE;
    13c8:	80 e0       	ldi	r24, 0x00	; 0
    13ca:	60 c0       	rjmp	.+192    	; 0x148c <rf_tx_tdma_packet+0x292>
            }
            halWait (100);
    13cc:	84 e6       	ldi	r24, 0x64	; 100
    13ce:	90 e0       	ldi	r25, 0x00	; 0
    13d0:	2b 83       	std	Y+3, r18	; 0x03
    13d2:	0e 94 1a 11 	call	0x2234	; 0x2234 <halWait>
        }
        while (!(spiStatusByte & BM (CC2420_TX_ACTIVE)));
    13d6:	2b 81       	ldd	r18, Y+3	; 0x03
    13d8:	c3 fe       	sbrs	r12, 3
    13da:	e1 cf       	rjmp	.-62     	; 0x139e <rf_tx_tdma_packet+0x1a4>
    13dc:	06 c0       	rjmp	.+12     	; 0x13ea <rf_tx_tdma_packet+0x1f0>
    }
    else
        FASTSPI_STROBE (CC2420_STXON);
    13de:	c0 98       	cbi	0x18, 0	; 24
    13e0:	84 e0       	ldi	r24, 0x04	; 4
    13e2:	8f b9       	out	0x0f, r24	; 15
    13e4:	77 9b       	sbis	0x0e, 7	; 14
    13e6:	fe cf       	rjmp	.-4      	; 0x13e4 <rf_tx_tdma_packet+0x1ea>
    13e8:	c0 9a       	sbi	0x18, 0	; 24
    //nrk_gpio_set(DEBUG_0);


    // Fill in the rest of the packet now
    FASTSPI_WRITE_FIFO((uint8_t*) pRTI->pPayload, pRTI->length);  // Payload
    13ea:	c0 98       	cbi	0x18, 0	; 24
    13ec:	8e e3       	ldi	r24, 0x3E	; 62
    13ee:	8f b9       	out	0x0f, r24	; 15
    13f0:	77 9b       	sbis	0x0e, 7	; 14
    13f2:	fe cf       	rjmp	.-4      	; 0x13f0 <rf_tx_tdma_packet+0x1f6>
    13f4:	40 e0       	ldi	r20, 0x00	; 0
    13f6:	0c c0       	rjmp	.+24     	; 0x1410 <rf_tx_tdma_packet+0x216>
    13f8:	d8 01       	movw	r26, r16
    13fa:	13 96       	adiw	r26, 0x03	; 3
    13fc:	ed 91       	ld	r30, X+
    13fe:	fc 91       	ld	r31, X
    1400:	14 97       	sbiw	r26, 0x04	; 4
    1402:	e8 0f       	add	r30, r24
    1404:	f9 1f       	adc	r31, r25
    1406:	80 81       	ld	r24, Z
    1408:	8f b9       	out	0x0f, r24	; 15
    140a:	77 9b       	sbis	0x0e, 7	; 14
    140c:	fe cf       	rjmp	.-4      	; 0x140a <rf_tx_tdma_packet+0x210>
    140e:	4f 5f       	subi	r20, 0xFF	; 255
    1410:	84 2f       	mov	r24, r20
    1412:	90 e0       	ldi	r25, 0x00	; 0
    1414:	f8 01       	movw	r30, r16
    1416:	22 81       	ldd	r18, Z+2	; 0x02
    1418:	33 27       	eor	r19, r19
    141a:	27 fd       	sbrc	r18, 7
    141c:	30 95       	com	r19
    141e:	82 17       	cp	r24, r18
    1420:	93 07       	cpc	r25, r19
    1422:	54 f3       	brlt	.-44     	; 0x13f8 <rf_tx_tdma_packet+0x1fe>
    1424:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &checksum, 1);         // Checksum
    1426:	c0 98       	cbi	0x18, 0	; 24
    1428:	8e e3       	ldi	r24, 0x3E	; 62
    142a:	8f b9       	out	0x0f, r24	; 15
    142c:	77 9b       	sbis	0x0e, 7	; 14
    142e:	fe cf       	rjmp	.-4      	; 0x142c <rf_tx_tdma_packet+0x232>
    1430:	bf b8       	out	0x0f, r11	; 15
    1432:	77 9b       	sbis	0x0e, 7	; 14
    1434:	fe cf       	rjmp	.-4      	; 0x1432 <rf_tx_tdma_packet+0x238>
    1436:	c0 9a       	sbi	0x18, 0	; 24

    //nrk_spin_wait_us(200);
//  FASTSPI_STROBE(CC2420_STXON);
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    1438:	84 9b       	sbis	0x10, 4	; 16
    143a:	fe cf       	rjmp	.-4      	; 0x1438 <rf_tx_tdma_packet+0x23e>
    	success = rfSettings.ackReceived;
    }*/


    // Turn off the receiver if it should not continue to be enabled
    DISABLE_GLOBAL_INT();
    143c:	f8 94       	cli
    // XXX hack, temp out
    //if (!rfSettings.receiveOn) { while (SFD_IS_1); /*FASTSPI_STROBE(CC2420_SRFOFF);*/ }
    // while (SFD_IS_1);
    while (SFD_IS_1); // wait for packet to finish
    143e:	84 99       	sbic	0x10, 4	; 16
    1440:	fe cf       	rjmp	.-4      	; 0x143e <rf_tx_tdma_packet+0x244>

    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1442:	c0 98       	cbi	0x18, 0	; 24
    1444:	88 e0       	ldi	r24, 0x08	; 8
    1446:	8f b9       	out	0x0f, r24	; 15
    1448:	77 9b       	sbis	0x0e, 7	; 14
    144a:	fe cf       	rjmp	.-4      	; 0x1448 <rf_tx_tdma_packet+0x24e>
    144c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    144e:	c0 98       	cbi	0x18, 0	; 24
    1450:	88 e0       	ldi	r24, 0x08	; 8
    1452:	8f b9       	out	0x0f, r24	; 15
    1454:	77 9b       	sbis	0x0e, 7	; 14
    1456:	fe cf       	rjmp	.-4      	; 0x1454 <rf_tx_tdma_packet+0x25a>
    1458:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    145a:	c0 98       	cbi	0x18, 0	; 24
    145c:	89 e0       	ldi	r24, 0x09	; 9
    145e:	8f b9       	out	0x0f, r24	; 15
    1460:	77 9b       	sbis	0x0e, 7	; 14
    1462:	fe cf       	rjmp	.-4      	; 0x1460 <rf_tx_tdma_packet+0x266>
    1464:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1466:	c0 98       	cbi	0x18, 0	; 24
    1468:	89 e0       	ldi	r24, 0x09	; 9
    146a:	8f b9       	out	0x0f, r24	; 15
    146c:	77 9b       	sbis	0x0e, 7	; 14
    146e:	fe cf       	rjmp	.-4      	; 0x146c <rf_tx_tdma_packet+0x272>
    1470:	c0 9a       	sbi	0x18, 0	; 24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
    1472:	c0 98       	cbi	0x18, 0	; 24
    1474:	86 e0       	ldi	r24, 0x06	; 6
    1476:	8f b9       	out	0x0f, r24	; 15
    1478:	77 9b       	sbis	0x0e, 7	; 14
    147a:	fe cf       	rjmp	.-4      	; 0x1478 <rf_tx_tdma_packet+0x27e>
    147c:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    147e:	78 94       	sei


    // Increment the sequence number, and return the result
    rfSettings.txSeqNumber++;
    1480:	80 91 95 04 	lds	r24, 0x0495
    1484:	8f 5f       	subi	r24, 0xFF	; 255
    1486:	80 93 95 04 	sts	0x0495, r24
//	while (SFD_IS_1);
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif

    return success;
    148a:	81 e0       	ldi	r24, 0x01	; 1

}
    148c:	0f 90       	pop	r0
    148e:	0f 90       	pop	r0
    1490:	0f 90       	pop	r0
    1492:	cf 91       	pop	r28
    1494:	df 91       	pop	r29
    1496:	1f 91       	pop	r17
    1498:	0f 91       	pop	r16
    149a:	ff 90       	pop	r15
    149c:	ef 90       	pop	r14
    149e:	df 90       	pop	r13
    14a0:	cf 90       	pop	r12
    14a2:	bf 90       	pop	r11
    14a4:	08 95       	ret

000014a6 <rf_tx_packet>:
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
{
    14a6:	ff 92       	push	r15
    14a8:	0f 93       	push	r16
    14aa:	1f 93       	push	r17
    14ac:	df 93       	push	r29
    14ae:	cf 93       	push	r28
    14b0:	00 d0       	rcall	.+0      	; 0x14b2 <rf_tx_packet+0xc>
    14b2:	cd b7       	in	r28, 0x3d	; 61
    14b4:	de b7       	in	r29, 0x3e	; 62
    14b6:	fc 01       	movw	r30, r24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    if(security_enable)
    14b8:	80 91 90 04 	lds	r24, 0x0490
    14bc:	88 23       	and	r24, r24
    14be:	31 f0       	breq	.+12     	; 0x14cc <rf_tx_packet+0x26>
        FASTSPI_STROBE(CC2420_STXENC);
    14c0:	c0 98       	cbi	0x18, 0	; 24
    14c2:	8d e0       	ldi	r24, 0x0D	; 13
    14c4:	8f b9       	out	0x0f, r24	; 15
    14c6:	77 9b       	sbis	0x0e, 7	; 14
    14c8:	fe cf       	rjmp	.-4      	; 0x14c6 <rf_tx_packet+0x20>
    14ca:	c0 9a       	sbi	0x18, 0	; 24

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    14cc:	32 81       	ldd	r19, Z+2	; 0x02
    14ce:	43 2f       	mov	r20, r19
    14d0:	55 27       	eor	r21, r21
    14d2:	47 fd       	sbrc	r20, 7
    14d4:	50 95       	com	r21
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    if(security_enable)
        FASTSPI_STROBE(CC2420_STXENC);

    checksum=0;
    14d6:	20 e0       	ldi	r18, 0x00	; 0
    for(i=0; i<pRTI->length; i++ )
    14d8:	60 e0       	ldi	r22, 0x00	; 0
    14da:	07 c0       	rjmp	.+14     	; 0x14ea <rf_tx_packet+0x44>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    14dc:	a3 81       	ldd	r26, Z+3	; 0x03
    14de:	b4 81       	ldd	r27, Z+4	; 0x04
    14e0:	a8 0f       	add	r26, r24
    14e2:	b9 1f       	adc	r27, r25
    14e4:	8c 91       	ld	r24, X
    14e6:	28 0f       	add	r18, r24
#endif
    if(security_enable)
        FASTSPI_STROBE(CC2420_STXENC);

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    14e8:	6f 5f       	subi	r22, 0xFF	; 255
    14ea:	86 2f       	mov	r24, r22
    14ec:	90 e0       	ldi	r25, 0x00	; 0
    14ee:	84 17       	cp	r24, r20
    14f0:	95 07       	cpc	r25, r21
    14f2:	a4 f3       	brlt	.-24     	; 0x14dc <rf_tx_packet+0x36>
    }
    // Write the packet to the TX FIFO (the FCS is appended automatically when AUTOCRC is enabled)

    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a slighly higher later since they assume TDMA
    packetLength = pRTI->length + RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD;
    14f4:	83 2f       	mov	r24, r19
    14f6:	84 5f       	subi	r24, 0xF4	; 244
    if(security_enable) packetLength+=4;  // for CTR counter
    14f8:	90 91 90 04 	lds	r25, 0x0490
    14fc:	91 11       	cpse	r25, r1
    14fe:	8c 5f       	subi	r24, 0xFC	; 252


    // XXX 2 below are hacks...
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1500:	c0 98       	cbi	0x18, 0	; 24
    1502:	98 e0       	ldi	r25, 0x08	; 8
    1504:	9f b9       	out	0x0f, r25	; 15
    1506:	77 9b       	sbis	0x0e, 7	; 14
    1508:	fe cf       	rjmp	.-4      	; 0x1506 <rf_tx_packet+0x60>
    150a:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    150c:	c0 98       	cbi	0x18, 0	; 24
    150e:	98 e0       	ldi	r25, 0x08	; 8
    1510:	9f b9       	out	0x0f, r25	; 15
    1512:	77 9b       	sbis	0x0e, 7	; 14
    1514:	fe cf       	rjmp	.-4      	; 0x1512 <rf_tx_packet+0x6c>
    1516:	c0 9a       	sbi	0x18, 0	; 24
    // Wait until the transceiver is idle
    while (FIFOP_IS_1 || SFD_IS_1);
    1518:	0e 99       	sbic	0x01, 6	; 1
    151a:	fe cf       	rjmp	.-4      	; 0x1518 <rf_tx_packet+0x72>
    151c:	84 99       	sbic	0x10, 4	; 16
    151e:	fc cf       	rjmp	.-8      	; 0x1518 <rf_tx_packet+0x72>
    // Turn off global interrupts to avoid interference on the SPI interface
    DISABLE_GLOBAL_INT();
    1520:	f8 94       	cli
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1522:	c0 98       	cbi	0x18, 0	; 24
    1524:	99 e0       	ldi	r25, 0x09	; 9
    1526:	9f b9       	out	0x0f, r25	; 15
    1528:	77 9b       	sbis	0x0e, 7	; 14
    152a:	fe cf       	rjmp	.-4      	; 0x1528 <rf_tx_packet+0x82>
    152c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    152e:	c0 98       	cbi	0x18, 0	; 24
    1530:	99 e0       	ldi	r25, 0x09	; 9
    1532:	9f b9       	out	0x0f, r25	; 15
    1534:	77 9b       	sbis	0x0e, 7	; 14
    1536:	fe cf       	rjmp	.-4      	; 0x1534 <rf_tx_packet+0x8e>
    1538:	c0 9a       	sbi	0x18, 0	; 24
    		FASTSPI_STROBE(CC2420_STXONCCA);
    		FASTSPI_UPD_STATUS(spiStatusByte);
    		halWait(100);
        } while (!(spiStatusByte & BM(CC2420_TX_ACTIVE)));
    */
    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    153a:	c0 98       	cbi	0x18, 0	; 24
    153c:	9e e3       	ldi	r25, 0x3E	; 62
    153e:	9f b9       	out	0x0f, r25	; 15
    1540:	77 9b       	sbis	0x0e, 7	; 14
    1542:	fe cf       	rjmp	.-4      	; 0x1540 <rf_tx_packet+0x9a>
    1544:	8f b9       	out	0x0f, r24	; 15
    1546:	77 9b       	sbis	0x0e, 7	; 14
    1548:	fe cf       	rjmp	.-4      	; 0x1546 <rf_tx_packet+0xa0>
    154a:	c0 9a       	sbi	0x18, 0	; 24
    frameControlField = RF_FCF_NOACK;   // default
    154c:	81 e4       	ldi	r24, 0x41	; 65
    154e:	98 e8       	ldi	r25, 0x88	; 136
    1550:	9a 83       	std	Y+2, r25	; 0x02
    1552:	89 83       	std	Y+1, r24	; 0x01
    if(auto_ack_enable) frameControlField |= RF_ACK_BM;
    1554:	80 91 9e 04 	lds	r24, 0x049E
    1558:	88 23       	and	r24, r24
    155a:	21 f0       	breq	.+8      	; 0x1564 <rf_tx_packet+0xbe>
    155c:	81 e6       	ldi	r24, 0x61	; 97
    155e:	98 e8       	ldi	r25, 0x88	; 136
    1560:	9a 83       	std	Y+2, r25	; 0x02
    1562:	89 83       	std	Y+1, r24	; 0x01
    if(security_enable) frameControlField |= RF_SEC_BM;
    1564:	80 91 90 04 	lds	r24, 0x0490
    1568:	88 23       	and	r24, r24
    156a:	29 f0       	breq	.+10     	; 0x1576 <rf_tx_packet+0xd0>
    156c:	89 81       	ldd	r24, Y+1	; 0x01
    156e:	9a 81       	ldd	r25, Y+2	; 0x02
    1570:	88 60       	ori	r24, 0x08	; 8
    1572:	9a 83       	std	Y+2, r25	; 0x02
    1574:	89 83       	std	Y+1, r24	; 0x01
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    1576:	c0 98       	cbi	0x18, 0	; 24
    1578:	8e e3       	ldi	r24, 0x3E	; 62
    157a:	8f b9       	out	0x0f, r24	; 15
    157c:	77 9b       	sbis	0x0e, 7	; 14
    157e:	fe cf       	rjmp	.-4      	; 0x157c <rf_tx_packet+0xd6>
    1580:	de 01       	movw	r26, r28
    1582:	11 96       	adiw	r26, 0x01	; 1
//
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
    1584:	ce 01       	movw	r24, r28
    1586:	03 96       	adiw	r24, 0x03	; 3
    */
    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    frameControlField = RF_FCF_NOACK;   // default
    if(auto_ack_enable) frameControlField |= RF_ACK_BM;
    if(security_enable) frameControlField |= RF_SEC_BM;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    1588:	3d 91       	ld	r19, X+
    158a:	3f b9       	out	0x0f, r19	; 15
    158c:	77 9b       	sbis	0x0e, 7	; 14
    158e:	fe cf       	rjmp	.-4      	; 0x158c <rf_tx_packet+0xe6>
    1590:	a8 17       	cp	r26, r24
    1592:	b9 07       	cpc	r27, r25
    1594:	c9 f7       	brne	.-14     	; 0x1588 <rf_tx_packet+0xe2>
    1596:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    1598:	c0 98       	cbi	0x18, 0	; 24
    159a:	8e e3       	ldi	r24, 0x3E	; 62
    159c:	8f b9       	out	0x0f, r24	; 15
    159e:	77 9b       	sbis	0x0e, 7	; 14
    15a0:	fe cf       	rjmp	.-4      	; 0x159e <rf_tx_packet+0xf8>
    15a2:	80 91 95 04 	lds	r24, 0x0495
    15a6:	8f b9       	out	0x0f, r24	; 15
    15a8:	77 9b       	sbis	0x0e, 7	; 14
    15aa:	fe cf       	rjmp	.-4      	; 0x15a8 <rf_tx_packet+0x102>
    15ac:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    15ae:	c0 98       	cbi	0x18, 0	; 24
    15b0:	8e e3       	ldi	r24, 0x3E	; 62
    15b2:	8f b9       	out	0x0f, r24	; 15
    15b4:	77 9b       	sbis	0x0e, 7	; 14
    15b6:	fe cf       	rjmp	.-4      	; 0x15b4 <rf_tx_packet+0x10e>
    15b8:	80 e0       	ldi	r24, 0x00	; 0
    15ba:	90 e0       	ldi	r25, 0x00	; 0
//
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
    15bc:	dc 01       	movw	r26, r24
    15be:	ad 56       	subi	r26, 0x6D	; 109
    15c0:	bb 4f       	sbci	r27, 0xFB	; 251
    frameControlField = RF_FCF_NOACK;   // default
    if(auto_ack_enable) frameControlField |= RF_ACK_BM;
    if(security_enable) frameControlField |= RF_SEC_BM;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    15c2:	14 96       	adiw	r26, 0x04	; 4
    15c4:	3c 91       	ld	r19, X
    15c6:	14 97       	sbiw	r26, 0x04	; 4
    15c8:	3f b9       	out	0x0f, r19	; 15
    15ca:	77 9b       	sbis	0x0e, 7	; 14
    15cc:	fe cf       	rjmp	.-4      	; 0x15ca <rf_tx_packet+0x124>
    15ce:	01 96       	adiw	r24, 0x01	; 1
    15d0:	82 30       	cpi	r24, 0x02	; 2
    15d2:	91 05       	cpc	r25, r1
    15d4:	99 f7       	brne	.-26     	; 0x15bc <rf_tx_packet+0x116>
    15d6:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    15d8:	c0 98       	cbi	0x18, 0	; 24
    15da:	8e e3       	ldi	r24, 0x3E	; 62
    15dc:	8f b9       	out	0x0f, r24	; 15
    15de:	77 9b       	sbis	0x0e, 7	; 14
    15e0:	fe cf       	rjmp	.-4      	; 0x15de <rf_tx_packet+0x138>
    15e2:	80 e0       	ldi	r24, 0x00	; 0
    15e4:	90 e0       	ldi	r25, 0x00	; 0
    15e6:	df 01       	movw	r26, r30
    15e8:	a8 0f       	add	r26, r24
    15ea:	b9 1f       	adc	r27, r25
    15ec:	3c 91       	ld	r19, X
    15ee:	3f b9       	out	0x0f, r19	; 15
    15f0:	77 9b       	sbis	0x0e, 7	; 14
    15f2:	fe cf       	rjmp	.-4      	; 0x15f0 <rf_tx_packet+0x14a>
    15f4:	01 96       	adiw	r24, 0x01	; 1
    15f6:	82 30       	cpi	r24, 0x02	; 2
    15f8:	91 05       	cpc	r25, r1
    15fa:	a9 f7       	brne	.-22     	; 0x15e6 <rf_tx_packet+0x140>
    15fc:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    15fe:	c0 98       	cbi	0x18, 0	; 24
    1600:	8e e3       	ldi	r24, 0x3E	; 62
    1602:	8f b9       	out	0x0f, r24	; 15
    1604:	77 9b       	sbis	0x0e, 7	; 14
    1606:	fe cf       	rjmp	.-4      	; 0x1604 <rf_tx_packet+0x15e>
    1608:	80 e0       	ldi	r24, 0x00	; 0
    160a:	90 e0       	ldi	r25, 0x00	; 0
//
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
    160c:	dc 01       	movw	r26, r24
    160e:	ad 56       	subi	r26, 0x6D	; 109
    1610:	bb 4f       	sbci	r27, 0xFB	; 251
    if(security_enable) frameControlField |= RF_SEC_BM;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    1612:	16 96       	adiw	r26, 0x06	; 6
    1614:	3c 91       	ld	r19, X
    1616:	16 97       	sbiw	r26, 0x06	; 6
    1618:	3f b9       	out	0x0f, r19	; 15
    161a:	77 9b       	sbis	0x0e, 7	; 14
    161c:	fe cf       	rjmp	.-4      	; 0x161a <rf_tx_packet+0x174>
    161e:	01 96       	adiw	r24, 0x01	; 1
    1620:	82 30       	cpi	r24, 0x02	; 2
    1622:	91 05       	cpc	r25, r1
    1624:	99 f7       	brne	.-26     	; 0x160c <rf_tx_packet+0x166>
    1626:	c0 9a       	sbi	0x18, 0	; 24
    if(security_enable)
    1628:	80 91 90 04 	lds	r24, 0x0490
    162c:	88 23       	and	r24, r24
    162e:	81 f0       	breq	.+32     	; 0x1650 <rf_tx_packet+0x1aa>
        FASTSPI_WRITE_FIFO((uint8_t*) &tx_ctr, 4);         // CTR counter
    1630:	c0 98       	cbi	0x18, 0	; 24
    1632:	8e e3       	ldi	r24, 0x3E	; 62
    1634:	8f b9       	out	0x0f, r24	; 15
    1636:	77 9b       	sbis	0x0e, 7	; 14
    1638:	fe cf       	rjmp	.-4      	; 0x1636 <rf_tx_packet+0x190>
    163a:	a0 ea       	ldi	r26, 0xA0	; 160
    163c:	b4 e0       	ldi	r27, 0x04	; 4
    163e:	8d 91       	ld	r24, X+
    1640:	8f b9       	out	0x0f, r24	; 15
    1642:	77 9b       	sbis	0x0e, 7	; 14
    1644:	fe cf       	rjmp	.-4      	; 0x1642 <rf_tx_packet+0x19c>
    1646:	84 e0       	ldi	r24, 0x04	; 4
    1648:	a4 3a       	cpi	r26, 0xA4	; 164
    164a:	b8 07       	cpc	r27, r24
    164c:	c1 f7       	brne	.-16     	; 0x163e <rf_tx_packet+0x198>
    164e:	c0 9a       	sbi	0x18, 0	; 24

    FASTSPI_WRITE_FIFO((uint8_t*) pRTI->pPayload, pRTI->length);  // Payload
    1650:	c0 98       	cbi	0x18, 0	; 24
    1652:	8e e3       	ldi	r24, 0x3E	; 62
    1654:	8f b9       	out	0x0f, r24	; 15
    1656:	77 9b       	sbis	0x0e, 7	; 14
    1658:	fe cf       	rjmp	.-4      	; 0x1656 <rf_tx_packet+0x1b0>
    165a:	30 e0       	ldi	r19, 0x00	; 0
    165c:	09 c0       	rjmp	.+18     	; 0x1670 <rf_tx_packet+0x1ca>
    165e:	a3 81       	ldd	r26, Z+3	; 0x03
    1660:	b4 81       	ldd	r27, Z+4	; 0x04
    1662:	a8 0f       	add	r26, r24
    1664:	b9 1f       	adc	r27, r25
    1666:	8c 91       	ld	r24, X
    1668:	8f b9       	out	0x0f, r24	; 15
    166a:	77 9b       	sbis	0x0e, 7	; 14
    166c:	fe cf       	rjmp	.-4      	; 0x166a <rf_tx_packet+0x1c4>
    166e:	3f 5f       	subi	r19, 0xFF	; 255
    1670:	83 2f       	mov	r24, r19
    1672:	90 e0       	ldi	r25, 0x00	; 0
    1674:	42 81       	ldd	r20, Z+2	; 0x02
    1676:	55 27       	eor	r21, r21
    1678:	47 fd       	sbrc	r20, 7
    167a:	50 95       	com	r21
    167c:	84 17       	cp	r24, r20
    167e:	95 07       	cpc	r25, r21
    1680:	74 f3       	brlt	.-36     	; 0x165e <rf_tx_packet+0x1b8>
    1682:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &checksum, 1);         // Checksum
    1684:	c0 98       	cbi	0x18, 0	; 24
    1686:	8e e3       	ldi	r24, 0x3E	; 62
    1688:	8f b9       	out	0x0f, r24	; 15
    168a:	77 9b       	sbis	0x0e, 7	; 14
    168c:	fe cf       	rjmp	.-4      	; 0x168a <rf_tx_packet+0x1e4>
    168e:	2f b9       	out	0x0f, r18	; 15
    1690:	77 9b       	sbis	0x0e, 7	; 14
    1692:	fe cf       	rjmp	.-4      	; 0x1690 <rf_tx_packet+0x1ea>
    1694:	c0 9a       	sbi	0x18, 0	; 24

    if (pRTI->cca == TRUE)
    1696:	85 81       	ldd	r24, Z+5	; 0x05
    1698:	88 23       	and	r24, r24
    169a:	91 f1       	breq	.+100    	; 0x1700 <rf_tx_packet+0x25a>
    {
        uint8_t cnt;
        if (!rfSettings.receiveOn)
    169c:	80 91 9b 04 	lds	r24, 0x049B
    16a0:	88 23       	and	r24, r24
    16a2:	31 f4       	brne	.+12     	; 0x16b0 <rf_tx_packet+0x20a>
        {
            FASTSPI_STROBE (CC2420_SRXON);
    16a4:	c0 98       	cbi	0x18, 0	; 24
    16a6:	83 e0       	ldi	r24, 0x03	; 3
    16a8:	8f b9       	out	0x0f, r24	; 15
    16aa:	77 9b       	sbis	0x0e, 7	; 14
    16ac:	fe cf       	rjmp	.-4      	; 0x16aa <rf_tx_packet+0x204>
    16ae:	c0 9a       	sbi	0x18, 0	; 24
        }

        // Wait for the RSSI value to become valid
        do
        {
            FASTSPI_UPD_STATUS (spiStatusByte);
    16b0:	c0 98       	cbi	0x18, 0	; 24
    16b2:	1f b8       	out	0x0f, r1	; 15
    16b4:	77 9b       	sbis	0x0e, 7	; 14
    16b6:	fe cf       	rjmp	.-4      	; 0x16b4 <rf_tx_packet+0x20e>
    16b8:	8f b1       	in	r24, 0x0f	; 15
    16ba:	c0 9a       	sbi	0x18, 0	; 24
        }
        while (!(spiStatusByte & BM (CC2420_RSSI_VALID)));
    16bc:	81 ff       	sbrs	r24, 1
    16be:	f8 cf       	rjmp	.-16     	; 0x16b0 <rf_tx_packet+0x20a>
    16c0:	10 e0       	ldi	r17, 0x00	; 0
        // TX begins after the CCA check has passed
        cnt = 0;
        do
        {
            FASTSPI_STROBE (CC2420_STXONCCA);
    16c2:	05 e0       	ldi	r16, 0x05	; 5
    16c4:	c0 98       	cbi	0x18, 0	; 24
    16c6:	0f b9       	out	0x0f, r16	; 15
    16c8:	77 9b       	sbis	0x0e, 7	; 14
    16ca:	fe cf       	rjmp	.-4      	; 0x16c8 <rf_tx_packet+0x222>
    16cc:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_UPD_STATUS (spiStatusByte);
    16ce:	c0 98       	cbi	0x18, 0	; 24
    16d0:	1f b8       	out	0x0f, r1	; 15
    16d2:	77 9b       	sbis	0x0e, 7	; 14
    16d4:	fe cf       	rjmp	.-4      	; 0x16d2 <rf_tx_packet+0x22c>
    16d6:	ff b0       	in	r15, 0x0f	; 15
    16d8:	c0 9a       	sbi	0x18, 0	; 24
            cnt++;
    16da:	1f 5f       	subi	r17, 0xFF	; 255
            if (cnt > 100)
    16dc:	15 36       	cpi	r17, 0x65	; 101
    16de:	49 f4       	brne	.+18     	; 0x16f2 <rf_tx_packet+0x24c>
            {
                ENABLE_GLOBAL_INT ();
    16e0:	78 94       	sei
                nrk_sem_post(radio_sem);
    16e2:	80 91 8e 04 	lds	r24, 0x048E
    16e6:	90 91 8f 04 	lds	r25, 0x048F
    16ea:	0e 94 26 19 	call	0x324c	; 0x324c <nrk_sem_post>
                return FALSE;
    16ee:	80 e0       	ldi	r24, 0x00	; 0
    16f0:	43 c0       	rjmp	.+134    	; 0x1778 <rf_tx_packet+0x2d2>
            }
            halWait (100);
    16f2:	84 e6       	ldi	r24, 0x64	; 100
    16f4:	90 e0       	ldi	r25, 0x00	; 0
    16f6:	0e 94 1a 11 	call	0x2234	; 0x2234 <halWait>
        }
        while (!(spiStatusByte & BM (CC2420_TX_ACTIVE)));
    16fa:	f3 fe       	sbrs	r15, 3
    16fc:	e3 cf       	rjmp	.-58     	; 0x16c4 <rf_tx_packet+0x21e>
    16fe:	06 c0       	rjmp	.+12     	; 0x170c <rf_tx_packet+0x266>
    }
    else
        FASTSPI_STROBE (CC2420_STXON);
    1700:	c0 98       	cbi	0x18, 0	; 24
    1702:	84 e0       	ldi	r24, 0x04	; 4
    1704:	8f b9       	out	0x0f, r24	; 15
    1706:	77 9b       	sbis	0x0e, 7	; 14
    1708:	fe cf       	rjmp	.-4      	; 0x1706 <rf_tx_packet+0x260>
    170a:	c0 9a       	sbi	0x18, 0	; 24

    ENABLE_GLOBAL_INT();
    170c:	78 94       	sei
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    170e:	84 9b       	sbis	0x10, 4	; 16
    1710:	fe cf       	rjmp	.-4      	; 0x170e <rf_tx_packet+0x268>
    success = TRUE;

    // Turn interrupts back on
//	ENABLE_GLOBAL_INT();

    while (SFD_IS_1); // wait for packet to finish
    1712:	84 99       	sbic	0x10, 4	; 16
    1714:	fe cf       	rjmp	.-4      	; 0x1712 <rf_tx_packet+0x26c>

    // Wait for the acknowledge to be received, if any
    if (auto_ack_enable)
    1716:	80 91 9e 04 	lds	r24, 0x049E
    171a:	88 23       	and	r24, r24
    171c:	f9 f0       	breq	.+62     	; 0x175c <rf_tx_packet+0x2b6>
        //	while (SFD_IS_1);
        // We'll enter RX automatically, so just wait until we can be sure that the
        // ack reception should have finished
        // The timeout consists of a 12-symbol turnaround time, the ack packet duration,
        // and a small margin
        halWait((12 * RF_SYMBOL_DURATION) + (RF_ACK_DURATION) + (2 * RF_SYMBOL_DURATION) + 100);
    171e:	84 ea       	ldi	r24, 0xA4	; 164
    1720:	92 e0       	ldi	r25, 0x02	; 2
    1722:	0e 94 1a 11 	call	0x2234	; 0x2234 <halWait>

        if(FIFO_IS_1)
    1726:	b7 9b       	sbis	0x16, 7	; 22
    1728:	0b c0       	rjmp	.+22     	; 0x1740 <rf_tx_packet+0x29a>
        {
            FASTSPI_READ_FIFO_BYTE(length);
    172a:	c0 98       	cbi	0x18, 0	; 24
    172c:	8f e7       	ldi	r24, 0x7F	; 127
    172e:	8f b9       	out	0x0f, r24	; 15
    1730:	77 9b       	sbis	0x0e, 7	; 14
    1732:	fe cf       	rjmp	.-4      	; 0x1730 <rf_tx_packet+0x28a>
    1734:	1f b8       	out	0x0f, r1	; 15
    1736:	77 9b       	sbis	0x0e, 7	; 14
    1738:	fe cf       	rjmp	.-4      	; 0x1736 <rf_tx_packet+0x290>
    173a:	8f b1       	in	r24, 0x0f	; 15
    173c:	c0 9a       	sbi	0x18, 0	; 24
    173e:	0e c0       	rjmp	.+28     	; 0x175c <rf_tx_packet+0x2b6>
            success = TRUE;

        }
        else
        {
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1740:	c0 98       	cbi	0x18, 0	; 24
    1742:	88 e0       	ldi	r24, 0x08	; 8
    1744:	8f b9       	out	0x0f, r24	; 15
    1746:	77 9b       	sbis	0x0e, 7	; 14
    1748:	fe cf       	rjmp	.-4      	; 0x1746 <rf_tx_packet+0x2a0>
    174a:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    174c:	c0 98       	cbi	0x18, 0	; 24
    174e:	88 e0       	ldi	r24, 0x08	; 8
    1750:	8f b9       	out	0x0f, r24	; 15
    1752:	77 9b       	sbis	0x0e, 7	; 14
    1754:	fe cf       	rjmp	.-4      	; 0x1752 <rf_tx_packet+0x2ac>
    1756:	c0 9a       	sbi	0x18, 0	; 24
            success = FALSE;
    1758:	80 e0       	ldi	r24, 0x00	; 0
    175a:	01 c0       	rjmp	.+2      	; 0x175e <rf_tx_packet+0x2b8>

    ENABLE_GLOBAL_INT();
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    success = TRUE;
    175c:	81 e0       	ldi	r24, 0x01	; 1
    }


    // Turn off the receiver if it should not continue to be enabled

    DISABLE_GLOBAL_INT();
    175e:	f8 94       	cli
    //FASTSPI_STROBE(CC2420_SFLUSHTX);

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
    1760:	c0 98       	cbi	0x18, 0	; 24
    1762:	96 e0       	ldi	r25, 0x06	; 6
    1764:	9f b9       	out	0x0f, r25	; 15
    1766:	77 9b       	sbis	0x0e, 7	; 14
    1768:	fe cf       	rjmp	.-4      	; 0x1766 <rf_tx_packet+0x2c0>
    176a:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    176c:	78 94       	sei

    // agr XXX hack to test time issue
    //rf_rx_on();

    // Increment the sequence number, and return the result
    rfSettings.txSeqNumber++;
    176e:	90 91 95 04 	lds	r25, 0x0495
    1772:	9f 5f       	subi	r25, 0xFF	; 255
    1774:	90 93 95 04 	sts	0x0495, r25
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    return success;

}
    1778:	0f 90       	pop	r0
    177a:	0f 90       	pop	r0
    177c:	cf 91       	pop	r28
    177e:	df 91       	pop	r29
    1780:	1f 91       	pop	r17
    1782:	0f 91       	pop	r16
    1784:	ff 90       	pop	r15
    1786:	08 95       	ret

00001788 <rf_busy>:

uint8_t rf_busy()
{
    return SFD_IS_1;
    1788:	81 e0       	ldi	r24, 0x01	; 1
    178a:	84 9b       	sbis	0x10, 4	; 16
    178c:	80 e0       	ldi	r24, 0x00	; 0
}
    178e:	08 95       	ret

00001790 <rf_rx_check_fifop>:

uint8_t rf_rx_check_fifop()
{
    return FIFOP_IS_1;
    1790:	81 e0       	ldi	r24, 0x01	; 1
    1792:	0e 9b       	sbis	0x01, 6	; 1
    1794:	80 e0       	ldi	r24, 0x00	; 0
}
    1796:	08 95       	ret

00001798 <rf_rx_check_sfd>:


uint8_t rf_rx_check_sfd()
{
    return SFD_IS_1;
    1798:	81 e0       	ldi	r24, 0x01	; 1
    179a:	84 9b       	sbis	0x10, 4	; 16
    179c:	80 e0       	ldi	r24, 0x00	; 0
}
    179e:	08 95       	ret

000017a0 <rf_polling_rx_packet>:
uint16_t tmp_blah;

int8_t rf_polling_rx_packet()
{
    17a0:	df 93       	push	r29
    17a2:	cf 93       	push	r28
    17a4:	00 d0       	rcall	.+0      	; 0x17a6 <rf_polling_rx_packet+0x6>
    17a6:	00 d0       	rcall	.+0      	; 0x17a8 <rf_polling_rx_packet+0x8>
    17a8:	cd b7       	in	r28, 0x3d	; 61
    17aa:	de b7       	in	r29, 0x3e	; 62

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif

    if(FIFOP_IS_1 )
    17ac:	0e 9b       	sbis	0x01, 6	; 1
    17ae:	c7 c1       	rjmp	.+910    	; 0x1b3e <rf_polling_rx_packet+0x39e>
        uint16_t frameControlField;
        int8_t length;
        uint8_t pFooter[2];
        uint8_t checksum,rx_checksum,i;

        last_pkt_encrypted=0;
    17b0:	10 92 9f 04 	sts	0x049F, r1

//	while(!SFD_IS_1);
//  XXX Need to make sure SFD has gone down to be sure packet finished!
//	while(SFD_IS_1);
        // Clean up and exit in case of FIFO overflow, which is indicated by FIFOP = 1 and FIFO = 0
        if((FIFOP_IS_1) && (!(FIFO_IS_1)))
    17b4:	0e 9b       	sbis	0x01, 6	; 1
    17b6:	1a c0       	rjmp	.+52     	; 0x17ec <rf_polling_rx_packet+0x4c>
    17b8:	b7 99       	sbic	0x16, 7	; 22
    17ba:	18 c0       	rjmp	.+48     	; 0x17ec <rf_polling_rx_packet+0x4c>
        {
            // always read 1 byte before flush (data sheet pg 62)
            FASTSPI_READ_FIFO_BYTE(tmp);
    17bc:	c0 98       	cbi	0x18, 0	; 24
    17be:	8f e7       	ldi	r24, 0x7F	; 127
    17c0:	8f b9       	out	0x0f, r24	; 15
    17c2:	77 9b       	sbis	0x0e, 7	; 14
    17c4:	fe cf       	rjmp	.-4      	; 0x17c2 <rf_polling_rx_packet+0x22>
    17c6:	1f b8       	out	0x0f, r1	; 15
    17c8:	77 9b       	sbis	0x0e, 7	; 14
    17ca:	fe cf       	rjmp	.-4      	; 0x17c8 <rf_polling_rx_packet+0x28>
    17cc:	8f b1       	in	r24, 0x0f	; 15
    17ce:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    17d0:	c0 98       	cbi	0x18, 0	; 24
    17d2:	88 e0       	ldi	r24, 0x08	; 8
    17d4:	8f b9       	out	0x0f, r24	; 15
    17d6:	77 9b       	sbis	0x0e, 7	; 14
    17d8:	fe cf       	rjmp	.-4      	; 0x17d6 <rf_polling_rx_packet+0x36>
    17da:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    17dc:	c0 98       	cbi	0x18, 0	; 24
    17de:	88 e0       	ldi	r24, 0x08	; 8
    17e0:	8f b9       	out	0x0f, r24	; 15
    17e2:	77 9b       	sbis	0x0e, 7	; 14
    17e4:	fe cf       	rjmp	.-4      	; 0x17e2 <rf_polling_rx_packet+0x42>
    17e6:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
            nrk_sem_post(radio_sem);
#endif
            return -1;
    17e8:	8f ef       	ldi	r24, 0xFF	; 255
    17ea:	aa c1       	rjmp	.+852    	; 0x1b40 <rf_polling_rx_packet+0x3a0>
        }

        // Payload length
        FASTSPI_READ_FIFO_BYTE(length);
    17ec:	c0 98       	cbi	0x18, 0	; 24
    17ee:	8f e7       	ldi	r24, 0x7F	; 127
    17f0:	8f b9       	out	0x0f, r24	; 15
    17f2:	77 9b       	sbis	0x0e, 7	; 14
    17f4:	fe cf       	rjmp	.-4      	; 0x17f2 <rf_polling_rx_packet+0x52>
    17f6:	1f b8       	out	0x0f, r1	; 15
    17f8:	77 9b       	sbis	0x0e, 7	; 14
    17fa:	fe cf       	rjmp	.-4      	; 0x17f8 <rf_polling_rx_packet+0x58>
    17fc:	4f b1       	in	r20, 0x0f	; 15
    17fe:	c0 9a       	sbi	0x18, 0	; 24
        length &= RF_LENGTH_MASK; // Ignore MSB
    1800:	4f 77       	andi	r20, 0x7F	; 127
        // Ignore the packet if the length is too short
        if(length<=0)
    1802:	c1 f4       	brne	.+48     	; 0x1834 <rf_polling_rx_packet+0x94>
        {
            // always read 1 byte before flush (data sheet pg 62)
            FASTSPI_READ_FIFO_BYTE(tmp);
    1804:	c0 98       	cbi	0x18, 0	; 24
    1806:	8f e7       	ldi	r24, 0x7F	; 127
    1808:	8f b9       	out	0x0f, r24	; 15
    180a:	77 9b       	sbis	0x0e, 7	; 14
    180c:	fe cf       	rjmp	.-4      	; 0x180a <rf_polling_rx_packet+0x6a>
    180e:	1f b8       	out	0x0f, r1	; 15
    1810:	77 9b       	sbis	0x0e, 7	; 14
    1812:	fe cf       	rjmp	.-4      	; 0x1810 <rf_polling_rx_packet+0x70>
    1814:	8f b1       	in	r24, 0x0f	; 15
    1816:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1818:	c0 98       	cbi	0x18, 0	; 24
    181a:	88 e0       	ldi	r24, 0x08	; 8
    181c:	8f b9       	out	0x0f, r24	; 15
    181e:	77 9b       	sbis	0x0e, 7	; 14
    1820:	fe cf       	rjmp	.-4      	; 0x181e <rf_polling_rx_packet+0x7e>
    1822:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1824:	c0 98       	cbi	0x18, 0	; 24
    1826:	88 e0       	ldi	r24, 0x08	; 8
    1828:	8f b9       	out	0x0f, r24	; 15
    182a:	77 9b       	sbis	0x0e, 7	; 14
    182c:	fe cf       	rjmp	.-4      	; 0x182a <rf_polling_rx_packet+0x8a>
    182e:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
            nrk_sem_post(radio_sem);
#endif
            return -2;
    1830:	8e ef       	ldi	r24, 0xFE	; 254
    1832:	86 c1       	rjmp	.+780    	; 0x1b40 <rf_polling_rx_packet+0x3a0>
        }
        if (length < (RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD)/*RF_ACK_PACKET_SIZE*/ || (length-RF_PACKET_OVERHEAD_SIZE)> rfSettings.pRxInfo->max_length)
    1834:	4c 30       	cpi	r20, 0x0C	; 12
    1836:	84 f0       	brlt	.+32     	; 0x1858 <rf_polling_rx_packet+0xb8>
    1838:	e0 91 93 04 	lds	r30, 0x0493
    183c:	f0 91 94 04 	lds	r31, 0x0494
    1840:	84 2f       	mov	r24, r20
    1842:	99 27       	eor	r25, r25
    1844:	87 fd       	sbrc	r24, 7
    1846:	90 95       	com	r25
    1848:	0b 97       	sbiw	r24, 0x0b	; 11
    184a:	24 81       	ldd	r18, Z+4	; 0x04
    184c:	33 27       	eor	r19, r19
    184e:	27 fd       	sbrc	r18, 7
    1850:	30 95       	com	r19
    1852:	28 17       	cp	r18, r24
    1854:	39 07       	cpc	r19, r25
    1856:	7c f5       	brge	.+94     	; 0x18b6 <rf_polling_rx_packet+0x116>
        {
            FASTSPI_READ_FIFO_GARBAGE(length);
    1858:	c0 98       	cbi	0x18, 0	; 24
    185a:	8f e7       	ldi	r24, 0x7F	; 127
    185c:	8f b9       	out	0x0f, r24	; 15
    185e:	77 9b       	sbis	0x0e, 7	; 14
    1860:	fe cf       	rjmp	.-4      	; 0x185e <rf_polling_rx_packet+0xbe>
    1862:	50 e0       	ldi	r21, 0x00	; 0
    1864:	84 2f       	mov	r24, r20
    1866:	99 27       	eor	r25, r25
    1868:	87 fd       	sbrc	r24, 7
    186a:	90 95       	com	r25
    186c:	04 c0       	rjmp	.+8      	; 0x1876 <rf_polling_rx_packet+0xd6>
    186e:	1f b8       	out	0x0f, r1	; 15
    1870:	77 9b       	sbis	0x0e, 7	; 14
    1872:	fe cf       	rjmp	.-4      	; 0x1870 <rf_polling_rx_packet+0xd0>
    1874:	5f 5f       	subi	r21, 0xFF	; 255
    1876:	25 2f       	mov	r18, r21
    1878:	30 e0       	ldi	r19, 0x00	; 0
    187a:	28 17       	cp	r18, r24
    187c:	39 07       	cpc	r19, r25
    187e:	14 f4       	brge	.+4      	; 0x1884 <rf_polling_rx_packet+0xe4>
    1880:	b7 99       	sbic	0x16, 7	; 22
    1882:	f5 cf       	rjmp	.-22     	; 0x186e <rf_polling_rx_packet+0xce>
    1884:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_READ_FIFO_BYTE(tmp);
    1886:	c0 98       	cbi	0x18, 0	; 24
    1888:	8f e7       	ldi	r24, 0x7F	; 127
    188a:	8f b9       	out	0x0f, r24	; 15
    188c:	77 9b       	sbis	0x0e, 7	; 14
    188e:	fe cf       	rjmp	.-4      	; 0x188c <rf_polling_rx_packet+0xec>
    1890:	1f b8       	out	0x0f, r1	; 15
    1892:	77 9b       	sbis	0x0e, 7	; 14
    1894:	fe cf       	rjmp	.-4      	; 0x1892 <rf_polling_rx_packet+0xf2>
    1896:	8f b1       	in	r24, 0x0f	; 15
    1898:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    189a:	c0 98       	cbi	0x18, 0	; 24
    189c:	88 e0       	ldi	r24, 0x08	; 8
    189e:	8f b9       	out	0x0f, r24	; 15
    18a0:	77 9b       	sbis	0x0e, 7	; 14
    18a2:	fe cf       	rjmp	.-4      	; 0x18a0 <rf_polling_rx_packet+0x100>
    18a4:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    18a6:	c0 98       	cbi	0x18, 0	; 24
    18a8:	88 e0       	ldi	r24, 0x08	; 8
    18aa:	8f b9       	out	0x0f, r24	; 15
    18ac:	77 9b       	sbis	0x0e, 7	; 14
    18ae:	fe cf       	rjmp	.-4      	; 0x18ac <rf_polling_rx_packet+0x10c>
    18b0:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
            nrk_sem_post(radio_sem);
#endif
            return -3;
    18b2:	8d ef       	ldi	r24, 0xFD	; 253
    18b4:	45 c1       	rjmp	.+650    	; 0x1b40 <rf_polling_rx_packet+0x3a0>
            // Otherwise, if the length is valid, then proceed with the rest of the packet
        }
        else
        {
            // Register the payload length
            rfSettings.pRxInfo->length = length - RF_PACKET_OVERHEAD_SIZE - CHECKSUM_OVERHEAD;
    18b6:	e0 91 93 04 	lds	r30, 0x0493
    18ba:	f0 91 94 04 	lds	r31, 0x0494
    18be:	4c 50       	subi	r20, 0x0C	; 12
    18c0:	43 83       	std	Z+3, r20	; 0x03
            // Read the frame control field and the data sequence number
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &frameControlField, 2);
    18c2:	c0 98       	cbi	0x18, 0	; 24
    18c4:	8f e7       	ldi	r24, 0x7F	; 127
    18c6:	8f b9       	out	0x0f, r24	; 15
    18c8:	77 9b       	sbis	0x0e, 7	; 14
    18ca:	fe cf       	rjmp	.-4      	; 0x18c8 <rf_polling_rx_packet+0x128>
    18cc:	fe 01       	movw	r30, r28
    18ce:	31 96       	adiw	r30, 0x01	; 1
{
    return SFD_IS_1;
}
uint16_t tmp_blah;

int8_t rf_polling_rx_packet()
    18d0:	ce 01       	movw	r24, r28
    18d2:	03 96       	adiw	r24, 0x03	; 3
        else
        {
            // Register the payload length
            rfSettings.pRxInfo->length = length - RF_PACKET_OVERHEAD_SIZE - CHECKSUM_OVERHEAD;
            // Read the frame control field and the data sequence number
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &frameControlField, 2);
    18d4:	1f b8       	out	0x0f, r1	; 15
    18d6:	77 9b       	sbis	0x0e, 7	; 14
    18d8:	fe cf       	rjmp	.-4      	; 0x18d6 <rf_polling_rx_packet+0x136>
    18da:	2f b1       	in	r18, 0x0f	; 15
    18dc:	21 93       	st	Z+, r18
    18de:	e8 17       	cp	r30, r24
    18e0:	f9 07       	cpc	r31, r25
    18e2:	c1 f7       	brne	.-16     	; 0x18d4 <rf_polling_rx_packet+0x134>
    18e4:	c0 9a       	sbi	0x18, 0	; 24
            rfSettings.pRxInfo->ackRequest = !!(frameControlField & RF_FCF_ACK_BM);
    18e6:	e0 91 93 04 	lds	r30, 0x0493
    18ea:	f0 91 94 04 	lds	r31, 0x0494
    18ee:	99 81       	ldd	r25, Y+1	; 0x01
    18f0:	81 e0       	ldi	r24, 0x01	; 1
    18f2:	95 ff       	sbrs	r25, 5
    18f4:	80 e0       	ldi	r24, 0x00	; 0
    18f6:	87 83       	std	Z+7, r24	; 0x07
            FASTSPI_READ_FIFO_BYTE(rfSettings.pRxInfo->seqNumber);
    18f8:	c0 98       	cbi	0x18, 0	; 24
    18fa:	8f e7       	ldi	r24, 0x7F	; 127
    18fc:	8f b9       	out	0x0f, r24	; 15
    18fe:	77 9b       	sbis	0x0e, 7	; 14
    1900:	fe cf       	rjmp	.-4      	; 0x18fe <rf_polling_rx_packet+0x15e>
    1902:	1f b8       	out	0x0f, r1	; 15
    1904:	77 9b       	sbis	0x0e, 7	; 14
    1906:	fe cf       	rjmp	.-4      	; 0x1904 <rf_polling_rx_packet+0x164>
    1908:	e0 91 93 04 	lds	r30, 0x0493
    190c:	f0 91 94 04 	lds	r31, 0x0494
    1910:	8f b1       	in	r24, 0x0f	; 15
    1912:	80 83       	st	Z, r24
    1914:	c0 9a       	sbi	0x18, 0	; 24

            		// Receive the rest of the packet
            		} else {
            */
            // Skip the destination PAN and address (that's taken care of by harware address recognition!)
            FASTSPI_READ_FIFO_GARBAGE(4);
    1916:	c0 98       	cbi	0x18, 0	; 24
    1918:	8f e7       	ldi	r24, 0x7F	; 127
    191a:	8f b9       	out	0x0f, r24	; 15
    191c:	77 9b       	sbis	0x0e, 7	; 14
    191e:	fe cf       	rjmp	.-4      	; 0x191c <rf_polling_rx_packet+0x17c>
    1920:	84 e0       	ldi	r24, 0x04	; 4
    1922:	05 c0       	rjmp	.+10     	; 0x192e <rf_polling_rx_packet+0x18e>
    1924:	1f b8       	out	0x0f, r1	; 15
    1926:	77 9b       	sbis	0x0e, 7	; 14
    1928:	fe cf       	rjmp	.-4      	; 0x1926 <rf_polling_rx_packet+0x186>
    192a:	81 50       	subi	r24, 0x01	; 1
    192c:	11 f0       	breq	.+4      	; 0x1932 <rf_polling_rx_packet+0x192>
    192e:	b7 99       	sbic	0x16, 7	; 22
    1930:	f9 cf       	rjmp	.-14     	; 0x1924 <rf_polling_rx_packet+0x184>
    1932:	c0 9a       	sbi	0x18, 0	; 24

            // Read the source address
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &rfSettings.pRxInfo->srcAddr, 2);
    1934:	c0 98       	cbi	0x18, 0	; 24
    1936:	8f e7       	ldi	r24, 0x7F	; 127
    1938:	8f b9       	out	0x0f, r24	; 15
    193a:	77 9b       	sbis	0x0e, 7	; 14
    193c:	fe cf       	rjmp	.-4      	; 0x193a <rf_polling_rx_packet+0x19a>
    193e:	80 e0       	ldi	r24, 0x00	; 0
    1940:	90 e0       	ldi	r25, 0x00	; 0
    1942:	1f b8       	out	0x0f, r1	; 15
    1944:	77 9b       	sbis	0x0e, 7	; 14
    1946:	fe cf       	rjmp	.-4      	; 0x1944 <rf_polling_rx_packet+0x1a4>
    1948:	e0 91 93 04 	lds	r30, 0x0493
    194c:	f0 91 94 04 	lds	r31, 0x0494
    1950:	2f b1       	in	r18, 0x0f	; 15
    1952:	e8 0f       	add	r30, r24
    1954:	f9 1f       	adc	r31, r25
    1956:	21 83       	std	Z+1, r18	; 0x01
    1958:	01 96       	adiw	r24, 0x01	; 1
    195a:	82 30       	cpi	r24, 0x02	; 2
    195c:	91 05       	cpc	r25, r1
    195e:	89 f7       	brne	.-30     	; 0x1942 <rf_polling_rx_packet+0x1a2>
    1960:	c0 9a       	sbi	0x18, 0	; 24

            if(frameControlField & RF_SEC_BM)
    1962:	89 81       	ldd	r24, Y+1	; 0x01
    1964:	83 ff       	sbrs	r24, 3
    1966:	4d c0       	rjmp	.+154    	; 0x1a02 <rf_polling_rx_packet+0x262>
            {
                uint8_t n;
                // READ rx_ctr and set it
                FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &rx_ctr, 4);
    1968:	c0 98       	cbi	0x18, 0	; 24
    196a:	8f e7       	ldi	r24, 0x7F	; 127
    196c:	8f b9       	out	0x0f, r24	; 15
    196e:	77 9b       	sbis	0x0e, 7	; 14
    1970:	fe cf       	rjmp	.-4      	; 0x196e <rf_polling_rx_packet+0x1ce>
    1972:	ea e8       	ldi	r30, 0x8A	; 138
    1974:	f4 e0       	ldi	r31, 0x04	; 4
    1976:	1f b8       	out	0x0f, r1	; 15
    1978:	77 9b       	sbis	0x0e, 7	; 14
    197a:	fe cf       	rjmp	.-4      	; 0x1978 <rf_polling_rx_packet+0x1d8>
    197c:	8f b1       	in	r24, 0x0f	; 15
    197e:	81 93       	st	Z+, r24
    1980:	84 e0       	ldi	r24, 0x04	; 4
    1982:	ee 38       	cpi	r30, 0x8E	; 142
    1984:	f8 07       	cpc	r31, r24
    1986:	b9 f7       	brne	.-18     	; 0x1976 <rf_polling_rx_packet+0x1d6>
    1988:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_WRITE_RAM(&rx_ctr[0],(CC2420RAM_RXNONCE+9),2,n);
    198a:	c0 98       	cbi	0x18, 0	; 24
    198c:	89 e9       	ldi	r24, 0x99	; 153
    198e:	8f b9       	out	0x0f, r24	; 15
    1990:	77 9b       	sbis	0x0e, 7	; 14
    1992:	fe cf       	rjmp	.-4      	; 0x1990 <rf_polling_rx_packet+0x1f0>
    1994:	80 e8       	ldi	r24, 0x80	; 128
    1996:	8f b9       	out	0x0f, r24	; 15
    1998:	77 9b       	sbis	0x0e, 7	; 14
    199a:	fe cf       	rjmp	.-4      	; 0x1998 <rf_polling_rx_packet+0x1f8>
    199c:	82 e0       	ldi	r24, 0x02	; 2
    199e:	81 50       	subi	r24, 0x01	; 1
    19a0:	e8 2f       	mov	r30, r24
    19a2:	f0 e0       	ldi	r31, 0x00	; 0
    19a4:	e6 57       	subi	r30, 0x76	; 118
    19a6:	fb 4f       	sbci	r31, 0xFB	; 251
    19a8:	90 81       	ld	r25, Z
    19aa:	9f b9       	out	0x0f, r25	; 15
    19ac:	77 9b       	sbis	0x0e, 7	; 14
    19ae:	fe cf       	rjmp	.-4      	; 0x19ac <rf_polling_rx_packet+0x20c>
    19b0:	88 23       	and	r24, r24
    19b2:	a9 f7       	brne	.-22     	; 0x199e <rf_polling_rx_packet+0x1fe>
    19b4:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_WRITE_RAM(&rx_ctr[2],(CC2420RAM_RXNONCE+11),2,n);
    19b6:	c0 98       	cbi	0x18, 0	; 24
    19b8:	8b e9       	ldi	r24, 0x9B	; 155
    19ba:	8f b9       	out	0x0f, r24	; 15
    19bc:	77 9b       	sbis	0x0e, 7	; 14
    19be:	fe cf       	rjmp	.-4      	; 0x19bc <rf_polling_rx_packet+0x21c>
    19c0:	80 e8       	ldi	r24, 0x80	; 128
    19c2:	8f b9       	out	0x0f, r24	; 15
    19c4:	77 9b       	sbis	0x0e, 7	; 14
    19c6:	fe cf       	rjmp	.-4      	; 0x19c4 <rf_polling_rx_packet+0x224>
    19c8:	82 e0       	ldi	r24, 0x02	; 2
    19ca:	81 50       	subi	r24, 0x01	; 1
    19cc:	e8 2f       	mov	r30, r24
    19ce:	f0 e0       	ldi	r31, 0x00	; 0
    19d0:	e4 57       	subi	r30, 0x74	; 116
    19d2:	fb 4f       	sbci	r31, 0xFB	; 251
    19d4:	90 81       	ld	r25, Z
    19d6:	9f b9       	out	0x0f, r25	; 15
    19d8:	77 9b       	sbis	0x0e, 7	; 14
    19da:	fe cf       	rjmp	.-4      	; 0x19d8 <rf_polling_rx_packet+0x238>
    19dc:	88 23       	and	r24, r24
    19de:	a9 f7       	brne	.-22     	; 0x19ca <rf_polling_rx_packet+0x22a>
    19e0:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SRXDEC);  // if packet is encrypted then decrypt
    19e2:	c0 98       	cbi	0x18, 0	; 24
    19e4:	8c e0       	ldi	r24, 0x0C	; 12
    19e6:	8f b9       	out	0x0f, r24	; 15
    19e8:	77 9b       	sbis	0x0e, 7	; 14
    19ea:	fe cf       	rjmp	.-4      	; 0x19e8 <rf_polling_rx_packet+0x248>
    19ec:	c0 9a       	sbi	0x18, 0	; 24
                last_pkt_encrypted=1;
    19ee:	81 e0       	ldi	r24, 0x01	; 1
    19f0:	80 93 9f 04 	sts	0x049F, r24
                rfSettings.pRxInfo->length -= 4;
    19f4:	e0 91 93 04 	lds	r30, 0x0493
    19f8:	f0 91 94 04 	lds	r31, 0x0494
    19fc:	83 81       	ldd	r24, Z+3	; 0x03
    19fe:	84 50       	subi	r24, 0x04	; 4
    1a00:	83 83       	std	Z+3, r24	; 0x03
            }

            // Read the packet payload
            FASTSPI_READ_FIFO_NO_WAIT(rfSettings.pRxInfo->pPayload, rfSettings.pRxInfo->length);
    1a02:	c0 98       	cbi	0x18, 0	; 24
    1a04:	8f e7       	ldi	r24, 0x7F	; 127
    1a06:	8f b9       	out	0x0f, r24	; 15
    1a08:	77 9b       	sbis	0x0e, 7	; 14
    1a0a:	fe cf       	rjmp	.-4      	; 0x1a08 <rf_polling_rx_packet+0x268>
    1a0c:	40 e0       	ldi	r20, 0x00	; 0
    1a0e:	0f c0       	rjmp	.+30     	; 0x1a2e <rf_polling_rx_packet+0x28e>
    1a10:	1f b8       	out	0x0f, r1	; 15
    1a12:	77 9b       	sbis	0x0e, 7	; 14
    1a14:	fe cf       	rjmp	.-4      	; 0x1a12 <rf_polling_rx_packet+0x272>
    1a16:	e0 91 93 04 	lds	r30, 0x0493
    1a1a:	f0 91 94 04 	lds	r31, 0x0494
    1a1e:	8f b1       	in	r24, 0x0f	; 15
    1a20:	05 80       	ldd	r0, Z+5	; 0x05
    1a22:	f6 81       	ldd	r31, Z+6	; 0x06
    1a24:	e0 2d       	mov	r30, r0
    1a26:	e4 0f       	add	r30, r20
    1a28:	f1 1d       	adc	r31, r1
    1a2a:	80 83       	st	Z, r24
    1a2c:	4f 5f       	subi	r20, 0xFF	; 255
    1a2e:	e0 91 93 04 	lds	r30, 0x0493
    1a32:	f0 91 94 04 	lds	r31, 0x0494
    1a36:	24 2f       	mov	r18, r20
    1a38:	30 e0       	ldi	r19, 0x00	; 0
    1a3a:	83 81       	ldd	r24, Z+3	; 0x03
    1a3c:	99 27       	eor	r25, r25
    1a3e:	87 fd       	sbrc	r24, 7
    1a40:	90 95       	com	r25
    1a42:	28 17       	cp	r18, r24
    1a44:	39 07       	cpc	r19, r25
    1a46:	24 f3       	brlt	.-56     	; 0x1a10 <rf_polling_rx_packet+0x270>
    1a48:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );
    1a4a:	c0 98       	cbi	0x18, 0	; 24
    1a4c:	8f e7       	ldi	r24, 0x7F	; 127
    1a4e:	8f b9       	out	0x0f, r24	; 15
    1a50:	77 9b       	sbis	0x0e, 7	; 14
    1a52:	fe cf       	rjmp	.-4      	; 0x1a50 <rf_polling_rx_packet+0x2b0>
    1a54:	1f b8       	out	0x0f, r1	; 15
    1a56:	77 9b       	sbis	0x0e, 7	; 14
    1a58:	fe cf       	rjmp	.-4      	; 0x1a56 <rf_polling_rx_packet+0x2b6>
    1a5a:	6f b1       	in	r22, 0x0f	; 15
    1a5c:	c0 9a       	sbi	0x18, 0	; 24

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
    1a5e:	c0 98       	cbi	0x18, 0	; 24
    1a60:	8f e7       	ldi	r24, 0x7F	; 127
    1a62:	8f b9       	out	0x0f, r24	; 15
    1a64:	77 9b       	sbis	0x0e, 7	; 14
    1a66:	fe cf       	rjmp	.-4      	; 0x1a64 <rf_polling_rx_packet+0x2c4>
    1a68:	fe 01       	movw	r30, r28
    1a6a:	33 96       	adiw	r30, 0x03	; 3
{
    return SFD_IS_1;
}
uint16_t tmp_blah;

int8_t rf_polling_rx_packet()
    1a6c:	ce 01       	movw	r24, r28
    1a6e:	05 96       	adiw	r24, 0x05	; 5
            // Read the packet payload
            FASTSPI_READ_FIFO_NO_WAIT(rfSettings.pRxInfo->pPayload, rfSettings.pRxInfo->length);
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
    1a70:	1f b8       	out	0x0f, r1	; 15
    1a72:	77 9b       	sbis	0x0e, 7	; 14
    1a74:	fe cf       	rjmp	.-4      	; 0x1a72 <rf_polling_rx_packet+0x2d2>
    1a76:	2f b1       	in	r18, 0x0f	; 15
    1a78:	21 93       	st	Z+, r18
    1a7a:	e8 17       	cp	r30, r24
    1a7c:	f9 07       	cpc	r31, r25
    1a7e:	c1 f7       	brne	.-16     	; 0x1a70 <rf_polling_rx_packet+0x2d0>
    1a80:	c0 9a       	sbi	0x18, 0	; 24
            rfSettings.pRxInfo->rssi = pFooter[0];
    1a82:	e0 91 93 04 	lds	r30, 0x0493
    1a86:	f0 91 94 04 	lds	r31, 0x0494
    1a8a:	8b 81       	ldd	r24, Y+3	; 0x03
    1a8c:	80 87       	std	Z+8, r24	; 0x08
            checksum=0;
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
    1a8e:	50 e0       	ldi	r21, 0x00	; 0
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
            rfSettings.pRxInfo->rssi = pFooter[0];
            checksum=0;
    1a90:	40 e0       	ldi	r20, 0x00	; 0
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
    1a92:	0c c0       	rjmp	.+24     	; 0x1aac <rf_polling_rx_packet+0x30c>
            {
                checksum+=rfSettings.pRxInfo->pPayload[i];
    1a94:	e0 91 93 04 	lds	r30, 0x0493
    1a98:	f0 91 94 04 	lds	r31, 0x0494
    1a9c:	05 80       	ldd	r0, Z+5	; 0x05
    1a9e:	f6 81       	ldd	r31, Z+6	; 0x06
    1aa0:	e0 2d       	mov	r30, r0
    1aa2:	e8 0f       	add	r30, r24
    1aa4:	f9 1f       	adc	r31, r25
    1aa6:	80 81       	ld	r24, Z
    1aa8:	48 0f       	add	r20, r24

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
            rfSettings.pRxInfo->rssi = pFooter[0];
            checksum=0;
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
    1aaa:	5f 5f       	subi	r21, 0xFF	; 255
    1aac:	e0 91 93 04 	lds	r30, 0x0493
    1ab0:	f0 91 94 04 	lds	r31, 0x0494
    1ab4:	85 2f       	mov	r24, r21
    1ab6:	90 e0       	ldi	r25, 0x00	; 0
    1ab8:	23 81       	ldd	r18, Z+3	; 0x03
    1aba:	33 27       	eor	r19, r19
    1abc:	27 fd       	sbrc	r18, 7
    1abe:	30 95       	com	r19
    1ac0:	82 17       	cp	r24, r18
    1ac2:	93 07       	cpc	r25, r19
    1ac4:	3c f3       	brlt	.-50     	; 0x1a94 <rf_polling_rx_packet+0x2f4>
            {
                checksum+=rfSettings.pRxInfo->pPayload[i];
                //printf( "%d ", rfSettings.pRxInfo->pPayload[i]);
            }

            if(checksum!=rx_checksum)
    1ac6:	46 17       	cp	r20, r22
    1ac8:	c1 f0       	breq	.+48     	; 0x1afa <rf_polling_rx_packet+0x35a>
            {
                //printf( "Checksum failed %d %d\r",rx_checksum, checksum );
                // always read 1 byte before flush (data sheet pg 62)
                FASTSPI_READ_FIFO_BYTE(tmp);
    1aca:	c0 98       	cbi	0x18, 0	; 24
    1acc:	8f e7       	ldi	r24, 0x7F	; 127
    1ace:	8f b9       	out	0x0f, r24	; 15
    1ad0:	77 9b       	sbis	0x0e, 7	; 14
    1ad2:	fe cf       	rjmp	.-4      	; 0x1ad0 <rf_polling_rx_packet+0x330>
    1ad4:	1f b8       	out	0x0f, r1	; 15
    1ad6:	77 9b       	sbis	0x0e, 7	; 14
    1ad8:	fe cf       	rjmp	.-4      	; 0x1ad6 <rf_polling_rx_packet+0x336>
    1ada:	8f b1       	in	r24, 0x0f	; 15
    1adc:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    1ade:	c0 98       	cbi	0x18, 0	; 24
    1ae0:	88 e0       	ldi	r24, 0x08	; 8
    1ae2:	8f b9       	out	0x0f, r24	; 15
    1ae4:	77 9b       	sbis	0x0e, 7	; 14
    1ae6:	fe cf       	rjmp	.-4      	; 0x1ae4 <rf_polling_rx_packet+0x344>
    1ae8:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    1aea:	c0 98       	cbi	0x18, 0	; 24
    1aec:	88 e0       	ldi	r24, 0x08	; 8
    1aee:	8f b9       	out	0x0f, r24	; 15
    1af0:	77 9b       	sbis	0x0e, 7	; 14
    1af2:	fe cf       	rjmp	.-4      	; 0x1af0 <rf_polling_rx_packet+0x350>
    1af4:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
                nrk_sem_post(radio_sem);
#endif
                return -4;
    1af6:	8c ef       	ldi	r24, 0xFC	; 252
    1af8:	23 c0       	rjmp	.+70     	; 0x1b40 <rf_polling_rx_packet+0x3a0>
            }
            if (pFooter[1] & RF_CRC_OK_BM)
    1afa:	8c 81       	ldd	r24, Y+4	; 0x04
    1afc:	87 ff       	sbrs	r24, 7
    1afe:	07 c0       	rjmp	.+14     	; 0x1b0e <rf_polling_rx_packet+0x36e>
            {
                //rfSettings.pRxInfo = rf_rx_callback(rfSettings.pRxInfo);
                rx_ready++;
    1b00:	80 91 a4 04 	lds	r24, 0x04A4
    1b04:	8f 5f       	subi	r24, 0xFF	; 255
    1b06:	80 93 a4 04 	sts	0x04A4, r24
#ifdef RADIO_PRIORITY_CEILING
                nrk_sem_post(radio_sem);
#endif
                return 1;
    1b0a:	81 e0       	ldi	r24, 0x01	; 1
    1b0c:	19 c0       	rjmp	.+50     	; 0x1b40 <rf_polling_rx_packet+0x3a0>
            }
            else
            {
                // always read 1 byte before flush (data sheet pg 62)
                FASTSPI_READ_FIFO_BYTE(tmp);
    1b0e:	c0 98       	cbi	0x18, 0	; 24
    1b10:	8f e7       	ldi	r24, 0x7F	; 127
    1b12:	8f b9       	out	0x0f, r24	; 15
    1b14:	77 9b       	sbis	0x0e, 7	; 14
    1b16:	fe cf       	rjmp	.-4      	; 0x1b14 <rf_polling_rx_packet+0x374>
    1b18:	1f b8       	out	0x0f, r1	; 15
    1b1a:	77 9b       	sbis	0x0e, 7	; 14
    1b1c:	fe cf       	rjmp	.-4      	; 0x1b1a <rf_polling_rx_packet+0x37a>
    1b1e:	8f b1       	in	r24, 0x0f	; 15
    1b20:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    1b22:	c0 98       	cbi	0x18, 0	; 24
    1b24:	88 e0       	ldi	r24, 0x08	; 8
    1b26:	8f b9       	out	0x0f, r24	; 15
    1b28:	77 9b       	sbis	0x0e, 7	; 14
    1b2a:	fe cf       	rjmp	.-4      	; 0x1b28 <rf_polling_rx_packet+0x388>
    1b2c:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    1b2e:	c0 98       	cbi	0x18, 0	; 24
    1b30:	88 e0       	ldi	r24, 0x08	; 8
    1b32:	8f b9       	out	0x0f, r24	; 15
    1b34:	77 9b       	sbis	0x0e, 7	; 14
    1b36:	fe cf       	rjmp	.-4      	; 0x1b34 <rf_polling_rx_packet+0x394>
    1b38:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
                nrk_sem_post(radio_sem);
#endif
                return -5;
    1b3a:	8b ef       	ldi	r24, 0xFB	; 251
    1b3c:	01 c0       	rjmp	.+2      	; 0x1b40 <rf_polling_rx_packet+0x3a0>

    }
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    return 0;
    1b3e:	80 e0       	ldi	r24, 0x00	; 0
}
    1b40:	0f 90       	pop	r0
    1b42:	0f 90       	pop	r0
    1b44:	0f 90       	pop	r0
    1b46:	0f 90       	pop	r0
    1b48:	cf 91       	pop	r28
    1b4a:	df 91       	pop	r29
    1b4c:	08 95       	ret

00001b4e <rf_rx_packet>:

int8_t rf_rx_packet()
{
    int8_t tmp;
    if(rx_ready>0)
    1b4e:	80 91 a4 04 	lds	r24, 0x04A4
    1b52:	88 23       	and	r24, r24
    1b54:	29 f0       	breq	.+10     	; 0x1b60 <rf_rx_packet+0x12>
    {
        tmp=rx_ready;
    1b56:	80 91 a4 04 	lds	r24, 0x04A4
        rx_ready=0;
    1b5a:	10 92 a4 04 	sts	0x04A4, r1
        return tmp;
    1b5e:	08 95       	ret
    }
    return 0;
    1b60:	80 e0       	ldi	r24, 0x00	; 0
}
    1b62:	08 95       	ret

00001b64 <rf_flush_rx_fifo>:


inline void rf_flush_rx_fifo()
{
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1b64:	c0 98       	cbi	0x18, 0	; 24
    1b66:	88 e0       	ldi	r24, 0x08	; 8
    1b68:	8f b9       	out	0x0f, r24	; 15
    1b6a:	77 9b       	sbis	0x0e, 7	; 14
    1b6c:	fe cf       	rjmp	.-4      	; 0x1b6a <rf_flush_rx_fifo+0x6>
    1b6e:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1b70:	c0 98       	cbi	0x18, 0	; 24
    1b72:	88 e0       	ldi	r24, 0x08	; 8
    1b74:	8f b9       	out	0x0f, r24	; 15
    1b76:	77 9b       	sbis	0x0e, 7	; 14
    1b78:	fe cf       	rjmp	.-4      	; 0x1b76 <rf_flush_rx_fifo+0x12>
    1b7a:	c0 9a       	sbi	0x18, 0	; 24
}
    1b7c:	08 95       	ret

00001b7e <rf_set_cca_thresh>:
    uint16_t val;
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif

    val=(t<<8) | 0x80;
    1b7e:	99 27       	eor	r25, r25
    1b80:	87 fd       	sbrc	r24, 7
    1b82:	90 95       	com	r25
    1b84:	98 2f       	mov	r25, r24
    1b86:	88 27       	eor	r24, r24
    1b88:	80 68       	ori	r24, 0x80	; 128
    FASTSPI_SETREG(CC2420_RSSI, val);
    1b8a:	c0 98       	cbi	0x18, 0	; 24
    1b8c:	23 e1       	ldi	r18, 0x13	; 19
    1b8e:	2f b9       	out	0x0f, r18	; 15
    1b90:	77 9b       	sbis	0x0e, 7	; 14
    1b92:	fe cf       	rjmp	.-4      	; 0x1b90 <rf_set_cca_thresh+0x12>
    1b94:	9f b9       	out	0x0f, r25	; 15
    1b96:	77 9b       	sbis	0x0e, 7	; 14
    1b98:	fe cf       	rjmp	.-4      	; 0x1b96 <rf_set_cca_thresh+0x18>
    1b9a:	8f b9       	out	0x0f, r24	; 15
    1b9c:	77 9b       	sbis	0x0e, 7	; 14
    1b9e:	fe cf       	rjmp	.-4      	; 0x1b9c <rf_set_cca_thresh+0x1e>
    1ba0:	c0 9a       	sbi	0x18, 0	; 24

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1ba2:	08 95       	ret

00001ba4 <rf_test_mode>:
{

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF); //stop radio
    1ba4:	c0 98       	cbi	0x18, 0	; 24
    1ba6:	86 e0       	ldi	r24, 0x06	; 6
    1ba8:	8f b9       	out	0x0f, r24	; 15
    1baa:	77 9b       	sbis	0x0e, 7	; 14
    1bac:	fe cf       	rjmp	.-4      	; 0x1baa <rf_test_mode+0x6>
    1bae:	c0 9a       	sbi	0x18, 0	; 24
    // RF studio" uses TX_MODE=3 (CC2420_MDMCTRL1=0x050C)
    // to send an unmodulated carrier; data sheet says TX_MODE
    // can be 2 or 3. So it should not matter...
    // HOWEVER, using (TX_MODE=3) sometimes causes problems when
    // going back to "data" mode!
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0508); // MDMCTRL1 with TX_MODE=2
    1bb0:	c0 98       	cbi	0x18, 0	; 24
    1bb2:	82 e1       	ldi	r24, 0x12	; 18
    1bb4:	8f b9       	out	0x0f, r24	; 15
    1bb6:	77 9b       	sbis	0x0e, 7	; 14
    1bb8:	fe cf       	rjmp	.-4      	; 0x1bb6 <rf_test_mode+0x12>
    1bba:	85 e0       	ldi	r24, 0x05	; 5
    1bbc:	8f b9       	out	0x0f, r24	; 15
    1bbe:	77 9b       	sbis	0x0e, 7	; 14
    1bc0:	fe cf       	rjmp	.-4      	; 0x1bbe <rf_test_mode+0x1a>
    1bc2:	88 e0       	ldi	r24, 0x08	; 8
    1bc4:	8f b9       	out	0x0f, r24	; 15
    1bc6:	77 9b       	sbis	0x0e, 7	; 14
    1bc8:	fe cf       	rjmp	.-4      	; 0x1bc6 <rf_test_mode+0x22>
    1bca:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_DACTST, 0x1800); // send unmodulated carrier
    1bcc:	c0 98       	cbi	0x18, 0	; 24
    1bce:	8e e2       	ldi	r24, 0x2E	; 46
    1bd0:	8f b9       	out	0x0f, r24	; 15
    1bd2:	77 9b       	sbis	0x0e, 7	; 14
    1bd4:	fe cf       	rjmp	.-4      	; 0x1bd2 <rf_test_mode+0x2e>
    1bd6:	88 e1       	ldi	r24, 0x18	; 24
    1bd8:	8f b9       	out	0x0f, r24	; 15
    1bda:	77 9b       	sbis	0x0e, 7	; 14
    1bdc:	fe cf       	rjmp	.-4      	; 0x1bda <rf_test_mode+0x36>
    1bde:	1f b8       	out	0x0f, r1	; 15
    1be0:	77 9b       	sbis	0x0e, 7	; 14
    1be2:	fe cf       	rjmp	.-4      	; 0x1be0 <rf_test_mode+0x3c>
    1be4:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    1be6:	0e 94 b2 0d 	call	0x1b64	; 0x1b64 <rf_flush_rx_fifo>

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1bea:	08 95       	ret

00001bec <rf_data_mode>:
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif


    FASTSPI_STROBE(CC2420_SRFOFF); //stop radio
    1bec:	c0 98       	cbi	0x18, 0	; 24
    1bee:	86 e0       	ldi	r24, 0x06	; 6
    1bf0:	8f b9       	out	0x0f, r24	; 15
    1bf2:	77 9b       	sbis	0x0e, 7	; 14
    1bf4:	fe cf       	rjmp	.-4      	; 0x1bf2 <rf_data_mode+0x6>
    1bf6:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0500); // default MDMCTRL1 value
    1bf8:	c0 98       	cbi	0x18, 0	; 24
    1bfa:	82 e1       	ldi	r24, 0x12	; 18
    1bfc:	8f b9       	out	0x0f, r24	; 15
    1bfe:	77 9b       	sbis	0x0e, 7	; 14
    1c00:	fe cf       	rjmp	.-4      	; 0x1bfe <rf_data_mode+0x12>
    1c02:	85 e0       	ldi	r24, 0x05	; 5
    1c04:	8f b9       	out	0x0f, r24	; 15
    1c06:	77 9b       	sbis	0x0e, 7	; 14
    1c08:	fe cf       	rjmp	.-4      	; 0x1c06 <rf_data_mode+0x1a>
    1c0a:	1f b8       	out	0x0f, r1	; 15
    1c0c:	77 9b       	sbis	0x0e, 7	; 14
    1c0e:	fe cf       	rjmp	.-4      	; 0x1c0c <rf_data_mode+0x20>
    1c10:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_DACTST, 0); // default value
    1c12:	c0 98       	cbi	0x18, 0	; 24
    1c14:	8e e2       	ldi	r24, 0x2E	; 46
    1c16:	8f b9       	out	0x0f, r24	; 15
    1c18:	77 9b       	sbis	0x0e, 7	; 14
    1c1a:	fe cf       	rjmp	.-4      	; 0x1c18 <rf_data_mode+0x2c>
    1c1c:	1f b8       	out	0x0f, r1	; 15
    1c1e:	77 9b       	sbis	0x0e, 7	; 14
    1c20:	fe cf       	rjmp	.-4      	; 0x1c1e <rf_data_mode+0x32>
    1c22:	1f b8       	out	0x0f, r1	; 15
    1c24:	77 9b       	sbis	0x0e, 7	; 14
    1c26:	fe cf       	rjmp	.-4      	; 0x1c24 <rf_data_mode+0x38>
    1c28:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    1c2a:	0e 94 b2 0d 	call	0x1b64	; 0x1b64 <rf_flush_rx_fifo>
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1c2e:	08 95       	ret

00001c30 <rf_rx_set_serial>:
 * Use rf_rx_on() to start rcv, then wait for SFD / FIFOP. Sample during each high edge of FIFOP
 * This can be undone by using rf_data_mode()
 */
void rf_rx_set_serial()
{
    FASTSPI_STROBE(CC2420_SRFOFF);           // stop radio
    1c30:	c0 98       	cbi	0x18, 0	; 24
    1c32:	86 e0       	ldi	r24, 0x06	; 6
    1c34:	8f b9       	out	0x0f, r24	; 15
    1c36:	77 9b       	sbis	0x0e, 7	; 14
    1c38:	fe cf       	rjmp	.-4      	; 0x1c36 <rf_rx_set_serial+0x6>
    1c3a:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0501); // Set RX_MODE to 1
    1c3c:	c0 98       	cbi	0x18, 0	; 24
    1c3e:	82 e1       	ldi	r24, 0x12	; 18
    1c40:	8f b9       	out	0x0f, r24	; 15
    1c42:	77 9b       	sbis	0x0e, 7	; 14
    1c44:	fe cf       	rjmp	.-4      	; 0x1c42 <rf_rx_set_serial+0x12>
    1c46:	85 e0       	ldi	r24, 0x05	; 5
    1c48:	8f b9       	out	0x0f, r24	; 15
    1c4a:	77 9b       	sbis	0x0e, 7	; 14
    1c4c:	fe cf       	rjmp	.-4      	; 0x1c4a <rf_rx_set_serial+0x1a>
    1c4e:	81 e0       	ldi	r24, 0x01	; 1
    1c50:	8f b9       	out	0x0f, r24	; 15
    1c52:	77 9b       	sbis	0x0e, 7	; 14
    1c54:	fe cf       	rjmp	.-4      	; 0x1c52 <rf_rx_set_serial+0x22>
    1c56:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    1c58:	0e 94 b2 0d 	call	0x1b64	; 0x1b64 <rf_flush_rx_fifo>
}
    1c5c:	08 95       	ret

00001c5e <rf_tx_set_serial>:
 * NOTE: You must set the FIFO pin to output mode in order to do this!
 * This can be undone by calling rf_data_mode()
 */
void rf_tx_set_serial()
{
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0504); // set TXMODE to 1
    1c5e:	c0 98       	cbi	0x18, 0	; 24
    1c60:	82 e1       	ldi	r24, 0x12	; 18
    1c62:	8f b9       	out	0x0f, r24	; 15
    1c64:	77 9b       	sbis	0x0e, 7	; 14
    1c66:	fe cf       	rjmp	.-4      	; 0x1c64 <rf_tx_set_serial+0x6>
    1c68:	85 e0       	ldi	r24, 0x05	; 5
    1c6a:	8f b9       	out	0x0f, r24	; 15
    1c6c:	77 9b       	sbis	0x0e, 7	; 14
    1c6e:	fe cf       	rjmp	.-4      	; 0x1c6c <rf_tx_set_serial+0xe>
    1c70:	84 e0       	ldi	r24, 0x04	; 4
    1c72:	8f b9       	out	0x0f, r24	; 15
    1c74:	77 9b       	sbis	0x0e, 7	; 14
    1c76:	fe cf       	rjmp	.-4      	; 0x1c74 <rf_tx_set_serial+0x16>
    1c78:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    1c7a:	0e 94 b2 0d 	call	0x1b64	; 0x1b64 <rf_flush_rx_fifo>
}
    1c7e:	08 95       	ret

00001c80 <rf_set_preamble_length>:
 * Length arg supports values 0 to 15. See the datasheet of course for more details
 */
void rf_set_preamble_length(uint8_t length)
{
    mdmctrl0 &= (0xFFF0);
    mdmctrl0 |= (length & 0x000F);
    1c80:	90 e0       	ldi	r25, 0x00	; 0
    1c82:	8f 70       	andi	r24, 0x0F	; 15
    1c84:	90 70       	andi	r25, 0x00	; 0
 * (3 bytes is 802.15.4 compliant, so length arg would be 2)
 * Length arg supports values 0 to 15. See the datasheet of course for more details
 */
void rf_set_preamble_length(uint8_t length)
{
    mdmctrl0 &= (0xFFF0);
    1c86:	20 91 91 04 	lds	r18, 0x0491
    1c8a:	30 91 92 04 	lds	r19, 0x0492
    1c8e:	20 7f       	andi	r18, 0xF0	; 240
    mdmctrl0 |= (length & 0x000F);
    1c90:	82 2b       	or	r24, r18
    1c92:	93 2b       	or	r25, r19
    1c94:	90 93 92 04 	sts	0x0492, r25
    1c98:	80 93 91 04 	sts	0x0491, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    1c9c:	c0 98       	cbi	0x18, 0	; 24
    1c9e:	81 e1       	ldi	r24, 0x11	; 17
    1ca0:	8f b9       	out	0x0f, r24	; 15
    1ca2:	77 9b       	sbis	0x0e, 7	; 14
    1ca4:	fe cf       	rjmp	.-4      	; 0x1ca2 <rf_set_preamble_length+0x22>
    1ca6:	80 91 92 04 	lds	r24, 0x0492
    1caa:	8f b9       	out	0x0f, r24	; 15
    1cac:	77 9b       	sbis	0x0e, 7	; 14
    1cae:	fe cf       	rjmp	.-4      	; 0x1cac <rf_set_preamble_length+0x2c>
    1cb0:	80 91 91 04 	lds	r24, 0x0491
    1cb4:	8f b9       	out	0x0f, r24	; 15
    1cb6:	77 9b       	sbis	0x0e, 7	; 14
    1cb8:	fe cf       	rjmp	.-4      	; 0x1cb6 <rf_set_preamble_length+0x36>
    1cba:	c0 9a       	sbi	0x18, 0	; 24
}
    1cbc:	08 95       	ret

00001cbe <rf_set_cca_mode>:
 * Accept 1-3 as argument
 */
void rf_set_cca_mode(uint8_t mode)
{
    mdmctrl0 &= (0xFF3F);
    mdmctrl0 |= ((mode & 0x3) << 6);
    1cbe:	90 e0       	ldi	r25, 0x00	; 0
    1cc0:	26 e0       	ldi	r18, 0x06	; 6
    1cc2:	88 0f       	add	r24, r24
    1cc4:	99 1f       	adc	r25, r25
    1cc6:	2a 95       	dec	r18
    1cc8:	e1 f7       	brne	.-8      	; 0x1cc2 <rf_set_cca_mode+0x4>
    1cca:	90 70       	andi	r25, 0x00	; 0
 * Set the CCA mode
 * Accept 1-3 as argument
 */
void rf_set_cca_mode(uint8_t mode)
{
    mdmctrl0 &= (0xFF3F);
    1ccc:	20 91 91 04 	lds	r18, 0x0491
    1cd0:	30 91 92 04 	lds	r19, 0x0492
    1cd4:	2f 73       	andi	r18, 0x3F	; 63
    mdmctrl0 |= ((mode & 0x3) << 6);
    1cd6:	82 2b       	or	r24, r18
    1cd8:	93 2b       	or	r25, r19
    1cda:	90 93 92 04 	sts	0x0492, r25
    1cde:	80 93 91 04 	sts	0x0491, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    1ce2:	c0 98       	cbi	0x18, 0	; 24
    1ce4:	81 e1       	ldi	r24, 0x11	; 17
    1ce6:	8f b9       	out	0x0f, r24	; 15
    1ce8:	77 9b       	sbis	0x0e, 7	; 14
    1cea:	fe cf       	rjmp	.-4      	; 0x1ce8 <rf_set_cca_mode+0x2a>
    1cec:	80 91 92 04 	lds	r24, 0x0492
    1cf0:	8f b9       	out	0x0f, r24	; 15
    1cf2:	77 9b       	sbis	0x0e, 7	; 14
    1cf4:	fe cf       	rjmp	.-4      	; 0x1cf2 <rf_set_cca_mode+0x34>
    1cf6:	80 91 91 04 	lds	r24, 0x0491
    1cfa:	8f b9       	out	0x0f, r24	; 15
    1cfc:	77 9b       	sbis	0x0e, 7	; 14
    1cfe:	fe cf       	rjmp	.-4      	; 0x1cfc <rf_set_cca_mode+0x3e>
    1d00:	c0 9a       	sbi	0x18, 0	; 24
}
    1d02:	08 95       	ret

00001d04 <rf_carrier_on>:
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif



    FASTSPI_STROBE(CC2420_STXON); // tell radio to start sending
    1d04:	c0 98       	cbi	0x18, 0	; 24
    1d06:	84 e0       	ldi	r24, 0x04	; 4
    1d08:	8f b9       	out	0x0f, r24	; 15
    1d0a:	77 9b       	sbis	0x0e, 7	; 14
    1d0c:	fe cf       	rjmp	.-4      	; 0x1d0a <rf_carrier_on+0x6>
    1d0e:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1d10:	08 95       	ret

00001d12 <rf_carrier_off>:
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif


    FASTSPI_STROBE(CC2420_SRFOFF); // stop radio
    1d12:	c0 98       	cbi	0x18, 0	; 24
    1d14:	86 e0       	ldi	r24, 0x06	; 6
    1d16:	8f b9       	out	0x0f, r24	; 15
    1d18:	77 9b       	sbis	0x0e, 7	; 14
    1d1a:	fe cf       	rjmp	.-4      	; 0x1d18 <rf_carrier_off+0x6>
    1d1c:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1d1e:	08 95       	ret

00001d20 <getc0>:
}

char getc0(void)
{
    unsigned char tmp;
    UART0_WAIT_AND_RECEIVE(tmp);
    1d20:	5f 9b       	sbis	0x0b, 7	; 11
    1d22:	fe cf       	rjmp	.-4      	; 0x1d20 <getc0>
    1d24:	5f 98       	cbi	0x0b, 7	; 11
    1d26:	8c b1       	in	r24, 0x0c	; 12
    return tmp;
}
    1d28:	08 95       	ret

00001d2a <putc0>:
}
*/

void putc0(char x)
{
    UART0_WAIT_AND_SEND(x);
    1d2a:	5d 9b       	sbis	0x0b, 5	; 11
    1d2c:	fe cf       	rjmp	.-4      	; 0x1d2a <putc0>
    1d2e:	5d 98       	cbi	0x0b, 5	; 11
    1d30:	8c b9       	out	0x0c, r24	; 12
}
    1d32:	08 95       	ret

00001d34 <nrk_uart_rx_signal_get>:
#else

nrk_sig_t nrk_uart_rx_signal_get()
{
    return NRK_ERROR;
}
    1d34:	8f ef       	ldi	r24, 0xFF	; 255
    1d36:	08 95       	ret

00001d38 <nrk_uart_data_ready>:


uint8_t nrk_uart_data_ready(uint8_t uart_num)
{
    if(uart_num==0)
    1d38:	88 23       	and	r24, r24
    1d3a:	11 f4       	brne	.+4      	; 0x1d40 <nrk_uart_data_ready+0x8>
    {
        if( UCSR0A & BM(RXC0) ) return 1;
    1d3c:	8b b1       	in	r24, 0x0b	; 11
    1d3e:	04 c0       	rjmp	.+8      	; 0x1d48 <nrk_uart_data_ready+0x10>
    }
    if(uart_num==1)
    1d40:	81 30       	cpi	r24, 0x01	; 1
    1d42:	31 f4       	brne	.+12     	; 0x1d50 <nrk_uart_data_ready+0x18>
    {
        if( UCSR1A & BM(RXC1) ) return 1;
    1d44:	80 91 9b 00 	lds	r24, 0x009B
{
    return NRK_ERROR;
}


uint8_t nrk_uart_data_ready(uint8_t uart_num)
    1d48:	88 1f       	adc	r24, r24
    1d4a:	88 27       	eor	r24, r24
    1d4c:	88 1f       	adc	r24, r24
    1d4e:	08 95       	ret
    }
    if(uart_num==1)
    {
        if( UCSR1A & BM(RXC1) ) return 1;
    }
    return 0;
    1d50:	80 e0       	ldi	r24, 0x00	; 0
}
    1d52:	08 95       	ret

00001d54 <nrk_kprintf>:
}

#endif

void nrk_kprintf( const char *addr)
{
    1d54:	cf 93       	push	r28
    1d56:	df 93       	push	r29
    1d58:	ec 01       	movw	r28, r24
    char c;
    while((c=pgm_read_byte(addr++)))
    1d5a:	07 c0       	rjmp	.+14     	; 0x1d6a <nrk_kprintf+0x16>
        putchar(c);
    1d5c:	60 91 93 05 	lds	r22, 0x0593
    1d60:	70 91 94 05 	lds	r23, 0x0594
    1d64:	90 e0       	ldi	r25, 0x00	; 0
    1d66:	0e 94 e1 3f 	call	0x7fc2	; 0x7fc2 <fputc>
    1d6a:	fe 01       	movw	r30, r28
#endif

void nrk_kprintf( const char *addr)
{
    char c;
    while((c=pgm_read_byte(addr++)))
    1d6c:	21 96       	adiw	r28, 0x01	; 1
    1d6e:	84 91       	lpm	r24, Z+
    1d70:	88 23       	and	r24, r24
    1d72:	a1 f7       	brne	.-24     	; 0x1d5c <nrk_kprintf+0x8>
        putchar(c);
}
    1d74:	df 91       	pop	r29
    1d76:	cf 91       	pop	r28
    1d78:	08 95       	ret

00001d7a <nrk_gpio_set>:
int8_t nrk_gpio_set(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    1d7a:	8f 3f       	cpi	r24, 0xFF	; 255
    1d7c:	09 f4       	brne	.+2      	; 0x1d80 <nrk_gpio_set+0x6>
    1d7e:	3f c0       	rjmp	.+126    	; 0x1dfe <nrk_gpio_set+0x84>
//-------------------------------
// GPIO handling functions
int8_t nrk_gpio_set(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    1d80:	98 2f       	mov	r25, r24
    1d82:	96 95       	lsr	r25
    1d84:	96 95       	lsr	r25
    1d86:	96 95       	lsr	r25
    1d88:	21 e0       	ldi	r18, 0x01	; 1
    1d8a:	30 e0       	ldi	r19, 0x00	; 0
    1d8c:	02 c0       	rjmp	.+4      	; 0x1d92 <nrk_gpio_set+0x18>
    1d8e:	22 0f       	add	r18, r18
    1d90:	33 1f       	adc	r19, r19
    1d92:	9a 95       	dec	r25
    1d94:	e2 f7       	brpl	.-8      	; 0x1d8e <nrk_gpio_set+0x14>

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    1d96:	90 e0       	ldi	r25, 0x00	; 0
    1d98:	87 70       	andi	r24, 0x07	; 7
    1d9a:	90 70       	andi	r25, 0x00	; 0
    1d9c:	82 30       	cpi	r24, 0x02	; 2
    1d9e:	91 05       	cpc	r25, r1
    1da0:	d9 f0       	breq	.+54     	; 0x1dd8 <nrk_gpio_set+0x5e>
    1da2:	83 30       	cpi	r24, 0x03	; 3
    1da4:	91 05       	cpc	r25, r1
    1da6:	34 f4       	brge	.+12     	; 0x1db4 <nrk_gpio_set+0x3a>
    1da8:	00 97       	sbiw	r24, 0x00	; 0
    1daa:	71 f0       	breq	.+28     	; 0x1dc8 <nrk_gpio_set+0x4e>
    1dac:	81 30       	cpi	r24, 0x01	; 1
    1dae:	91 05       	cpc	r25, r1
    1db0:	41 f5       	brne	.+80     	; 0x1e02 <nrk_gpio_set+0x88>
    1db2:	0e c0       	rjmp	.+28     	; 0x1dd0 <nrk_gpio_set+0x56>
    1db4:	84 30       	cpi	r24, 0x04	; 4
    1db6:	91 05       	cpc	r25, r1
    1db8:	c1 f0       	breq	.+48     	; 0x1dea <nrk_gpio_set+0x70>
    1dba:	84 30       	cpi	r24, 0x04	; 4
    1dbc:	91 05       	cpc	r25, r1
    1dbe:	8c f0       	brlt	.+34     	; 0x1de2 <nrk_gpio_set+0x68>
    1dc0:	85 30       	cpi	r24, 0x05	; 5
    1dc2:	91 05       	cpc	r25, r1
    1dc4:	f1 f4       	brne	.+60     	; 0x1e02 <nrk_gpio_set+0x88>
    1dc6:	15 c0       	rjmp	.+42     	; 0x1df2 <nrk_gpio_set+0x78>
    {
        case NRK_PORTA: PORTA |= bitvalue;
    1dc8:	8b b3       	in	r24, 0x1b	; 27
    1dca:	82 2b       	or	r24, r18
    1dcc:	8b bb       	out	0x1b, r24	; 27
    1dce:	07 c0       	rjmp	.+14     	; 0x1dde <nrk_gpio_set+0x64>
            break;
        case NRK_PORTB: PORTB |= bitvalue;
    1dd0:	88 b3       	in	r24, 0x18	; 24
    1dd2:	82 2b       	or	r24, r18
    1dd4:	88 bb       	out	0x18, r24	; 24
    1dd6:	03 c0       	rjmp	.+6      	; 0x1dde <nrk_gpio_set+0x64>
            break;
        case NRK_PORTC: PORTC |= bitvalue;
    1dd8:	85 b3       	in	r24, 0x15	; 21
    1dda:	82 2b       	or	r24, r18
    1ddc:	85 bb       	out	0x15, r24	; 21
        case NRK_PORTF: PORTF |= bitvalue;
            break;
        default:
            return -1;
    }
    return 1;
    1dde:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTA: PORTA |= bitvalue;
            break;
        case NRK_PORTB: PORTB |= bitvalue;
            break;
        case NRK_PORTC: PORTC |= bitvalue;
            break;
    1de0:	08 95       	ret
        case NRK_PORTD: PORTD |= bitvalue;
    1de2:	82 b3       	in	r24, 0x12	; 18
    1de4:	82 2b       	or	r24, r18
    1de6:	82 bb       	out	0x12, r24	; 18
    1de8:	fa cf       	rjmp	.-12     	; 0x1dde <nrk_gpio_set+0x64>
            break;
        case NRK_PORTE: PORTE |= bitvalue;
    1dea:	83 b1       	in	r24, 0x03	; 3
    1dec:	82 2b       	or	r24, r18
    1dee:	83 b9       	out	0x03, r24	; 3
    1df0:	f6 cf       	rjmp	.-20     	; 0x1dde <nrk_gpio_set+0x64>
            break;
        case NRK_PORTF: PORTF |= bitvalue;
    1df2:	80 91 62 00 	lds	r24, 0x0062
    1df6:	82 2b       	or	r24, r18
    1df8:	80 93 62 00 	sts	0x0062, r24
    1dfc:	f0 cf       	rjmp	.-32     	; 0x1dde <nrk_gpio_set+0x64>
int8_t nrk_gpio_set(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    1dfe:	8f ef       	ldi	r24, 0xFF	; 255
    1e00:	08 95       	ret
        case NRK_PORTE: PORTE |= bitvalue;
            break;
        case NRK_PORTF: PORTF |= bitvalue;
            break;
        default:
            return -1;
    1e02:	8f ef       	ldi	r24, 0xFF	; 255
    }
    return 1;
}
    1e04:	08 95       	ret

00001e06 <nrk_gpio_clr>:
int8_t nrk_gpio_clr(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    1e06:	8f 3f       	cpi	r24, 0xFF	; 255
    1e08:	09 f4       	brne	.+2      	; 0x1e0c <nrk_gpio_clr+0x6>
    1e0a:	40 c0       	rjmp	.+128    	; 0x1e8c <nrk_gpio_clr+0x86>
}

int8_t nrk_gpio_clr(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);
    1e0c:	98 2f       	mov	r25, r24
    1e0e:	96 95       	lsr	r25
    1e10:	96 95       	lsr	r25
    1e12:	96 95       	lsr	r25
    1e14:	21 e0       	ldi	r18, 0x01	; 1
    1e16:	30 e0       	ldi	r19, 0x00	; 0
    1e18:	02 c0       	rjmp	.+4      	; 0x1e1e <nrk_gpio_clr+0x18>
    1e1a:	22 0f       	add	r18, r18
    1e1c:	33 1f       	adc	r19, r19
    1e1e:	9a 95       	dec	r25
    1e20:	e2 f7       	brpl	.-8      	; 0x1e1a <nrk_gpio_clr+0x14>
    1e22:	20 95       	com	r18

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    1e24:	90 e0       	ldi	r25, 0x00	; 0
    1e26:	87 70       	andi	r24, 0x07	; 7
    1e28:	90 70       	andi	r25, 0x00	; 0
    1e2a:	82 30       	cpi	r24, 0x02	; 2
    1e2c:	91 05       	cpc	r25, r1
    1e2e:	d9 f0       	breq	.+54     	; 0x1e66 <nrk_gpio_clr+0x60>
    1e30:	83 30       	cpi	r24, 0x03	; 3
    1e32:	91 05       	cpc	r25, r1
    1e34:	34 f4       	brge	.+12     	; 0x1e42 <nrk_gpio_clr+0x3c>
    1e36:	00 97       	sbiw	r24, 0x00	; 0
    1e38:	71 f0       	breq	.+28     	; 0x1e56 <nrk_gpio_clr+0x50>
    1e3a:	81 30       	cpi	r24, 0x01	; 1
    1e3c:	91 05       	cpc	r25, r1
    1e3e:	41 f5       	brne	.+80     	; 0x1e90 <nrk_gpio_clr+0x8a>
    1e40:	0e c0       	rjmp	.+28     	; 0x1e5e <nrk_gpio_clr+0x58>
    1e42:	84 30       	cpi	r24, 0x04	; 4
    1e44:	91 05       	cpc	r25, r1
    1e46:	c1 f0       	breq	.+48     	; 0x1e78 <nrk_gpio_clr+0x72>
    1e48:	84 30       	cpi	r24, 0x04	; 4
    1e4a:	91 05       	cpc	r25, r1
    1e4c:	8c f0       	brlt	.+34     	; 0x1e70 <nrk_gpio_clr+0x6a>
    1e4e:	85 30       	cpi	r24, 0x05	; 5
    1e50:	91 05       	cpc	r25, r1
    1e52:	f1 f4       	brne	.+60     	; 0x1e90 <nrk_gpio_clr+0x8a>
    1e54:	15 c0       	rjmp	.+42     	; 0x1e80 <nrk_gpio_clr+0x7a>
    {
        case NRK_PORTA: PORTA &= bitvalue;
    1e56:	8b b3       	in	r24, 0x1b	; 27
    1e58:	82 23       	and	r24, r18
    1e5a:	8b bb       	out	0x1b, r24	; 27
    1e5c:	07 c0       	rjmp	.+14     	; 0x1e6c <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTB: PORTB &= bitvalue;
    1e5e:	88 b3       	in	r24, 0x18	; 24
    1e60:	82 23       	and	r24, r18
    1e62:	88 bb       	out	0x18, r24	; 24
    1e64:	03 c0       	rjmp	.+6      	; 0x1e6c <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTC: PORTC &= bitvalue;
    1e66:	85 b3       	in	r24, 0x15	; 21
    1e68:	82 23       	and	r24, r18
    1e6a:	85 bb       	out	0x15, r24	; 21
        case NRK_PORTF: PORTF &= bitvalue;
            break;
        default:
            return -1;
    }
    return 1;
    1e6c:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTA: PORTA &= bitvalue;
            break;
        case NRK_PORTB: PORTB &= bitvalue;
            break;
        case NRK_PORTC: PORTC &= bitvalue;
            break;
    1e6e:	08 95       	ret
        case NRK_PORTD: PORTD &= bitvalue;
    1e70:	82 b3       	in	r24, 0x12	; 18
    1e72:	82 23       	and	r24, r18
    1e74:	82 bb       	out	0x12, r24	; 18
    1e76:	fa cf       	rjmp	.-12     	; 0x1e6c <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTE: PORTE &= bitvalue;
    1e78:	83 b1       	in	r24, 0x03	; 3
    1e7a:	82 23       	and	r24, r18
    1e7c:	83 b9       	out	0x03, r24	; 3
    1e7e:	f6 cf       	rjmp	.-20     	; 0x1e6c <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTF: PORTF &= bitvalue;
    1e80:	80 91 62 00 	lds	r24, 0x0062
    1e84:	82 23       	and	r24, r18
    1e86:	80 93 62 00 	sts	0x0062, r24
    1e8a:	f0 cf       	rjmp	.-32     	; 0x1e6c <nrk_gpio_clr+0x66>
int8_t nrk_gpio_clr(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    1e8c:	8f ef       	ldi	r24, 0xFF	; 255
    1e8e:	08 95       	ret
        case NRK_PORTE: PORTE &= bitvalue;
            break;
        case NRK_PORTF: PORTF &= bitvalue;
            break;
        default:
            return -1;
    1e90:	8f ef       	ldi	r24, 0xFF	; 255
    }
    return 1;
}
    1e92:	08 95       	ret

00001e94 <nrk_gpio_get>:

int8_t nrk_gpio_get(uint8_t pin)
{
    if (pin == NRK_INVALID_PIN_VAL) return -1;
    1e94:	8f 3f       	cpi	r24, 0xFF	; 255
    1e96:	89 f1       	breq	.+98     	; 0x1efa <nrk_gpio_get+0x66>
    switch (pin & 0x07)
    1e98:	28 2f       	mov	r18, r24
    1e9a:	30 e0       	ldi	r19, 0x00	; 0
    1e9c:	27 70       	andi	r18, 0x07	; 7
    1e9e:	30 70       	andi	r19, 0x00	; 0
    1ea0:	22 30       	cpi	r18, 0x02	; 2
    1ea2:	31 05       	cpc	r19, r1
    1ea4:	c1 f0       	breq	.+48     	; 0x1ed6 <nrk_gpio_get+0x42>
    1ea6:	23 30       	cpi	r18, 0x03	; 3
    1ea8:	31 05       	cpc	r19, r1
    1eaa:	3c f4       	brge	.+14     	; 0x1eba <nrk_gpio_get+0x26>
    1eac:	21 15       	cp	r18, r1
    1eae:	31 05       	cpc	r19, r1
    1eb0:	71 f0       	breq	.+28     	; 0x1ece <nrk_gpio_get+0x3a>
    1eb2:	21 30       	cpi	r18, 0x01	; 1
    1eb4:	31 05       	cpc	r19, r1
    1eb6:	09 f5       	brne	.+66     	; 0x1efa <nrk_gpio_get+0x66>
    1eb8:	0c c0       	rjmp	.+24     	; 0x1ed2 <nrk_gpio_get+0x3e>
    1eba:	24 30       	cpi	r18, 0x04	; 4
    1ebc:	31 05       	cpc	r19, r1
    1ebe:	79 f0       	breq	.+30     	; 0x1ede <nrk_gpio_get+0x4a>
    1ec0:	24 30       	cpi	r18, 0x04	; 4
    1ec2:	31 05       	cpc	r19, r1
    1ec4:	54 f0       	brlt	.+20     	; 0x1eda <nrk_gpio_get+0x46>
    1ec6:	25 30       	cpi	r18, 0x05	; 5
    1ec8:	31 05       	cpc	r19, r1
    1eca:	b9 f4       	brne	.+46     	; 0x1efa <nrk_gpio_get+0x66>
    1ecc:	0a c0       	rjmp	.+20     	; 0x1ee2 <nrk_gpio_get+0x4e>
    {
        case NRK_PORTA:
            return !!(PINA & BM((pin & 0xF8) >> 3));
    1ece:	29 b3       	in	r18, 0x19	; 25
    1ed0:	09 c0       	rjmp	.+18     	; 0x1ee4 <nrk_gpio_get+0x50>
        case NRK_PORTB:
            return !!(PINB & BM((pin & 0xF8) >> 3));
    1ed2:	26 b3       	in	r18, 0x16	; 22
    1ed4:	07 c0       	rjmp	.+14     	; 0x1ee4 <nrk_gpio_get+0x50>
        case NRK_PORTC:
            return !!(PINC & BM((pin & 0xF8) >> 3));
    1ed6:	23 b3       	in	r18, 0x13	; 19
    1ed8:	05 c0       	rjmp	.+10     	; 0x1ee4 <nrk_gpio_get+0x50>
        case NRK_PORTD:
            return !!(PIND & BM((pin & 0xF8) >> 3));
    1eda:	20 b3       	in	r18, 0x10	; 16
    1edc:	03 c0       	rjmp	.+6      	; 0x1ee4 <nrk_gpio_get+0x50>
        case NRK_PORTE:
            return !!(PINE & BM((pin & 0xF8) >> 3));
    1ede:	21 b1       	in	r18, 0x01	; 1
    1ee0:	01 c0       	rjmp	.+2      	; 0x1ee4 <nrk_gpio_get+0x50>
        case NRK_PORTF:
            return !!(PINF & BM((pin & 0xF8) >> 3));
    1ee2:	20 b1       	in	r18, 0x00	; 0
    1ee4:	30 e0       	ldi	r19, 0x00	; 0
    1ee6:	86 95       	lsr	r24
    1ee8:	86 95       	lsr	r24
    1eea:	86 95       	lsr	r24
    1eec:	02 c0       	rjmp	.+4      	; 0x1ef2 <nrk_gpio_get+0x5e>
    1eee:	35 95       	asr	r19
    1ef0:	27 95       	ror	r18
    1ef2:	8a 95       	dec	r24
    1ef4:	e2 f7       	brpl	.-8      	; 0x1eee <nrk_gpio_get+0x5a>
    1ef6:	21 70       	andi	r18, 0x01	; 1
    1ef8:	01 c0       	rjmp	.+2      	; 0x1efc <nrk_gpio_get+0x68>
        default:
            return -1;
    1efa:	2f ef       	ldi	r18, 0xFF	; 255
    }
    return -1;
}
    1efc:	82 2f       	mov	r24, r18
    1efe:	08 95       	ret

00001f00 <nrk_gpio_pullups>:

int8_t nrk_gpio_pullups(uint8_t enable)
{
    if(enable) SFIOR &= ~BM(PUD);
    1f00:	88 23       	and	r24, r24
    1f02:	19 f0       	breq	.+6      	; 0x1f0a <nrk_gpio_pullups+0xa>
    1f04:	80 b5       	in	r24, 0x20	; 32
    1f06:	8b 7f       	andi	r24, 0xFB	; 251
    1f08:	02 c0       	rjmp	.+4      	; 0x1f0e <nrk_gpio_pullups+0xe>
    else SFIOR |= BM(PUD);
    1f0a:	80 b5       	in	r24, 0x20	; 32
    1f0c:	84 60       	ori	r24, 0x04	; 4
    1f0e:	80 bd       	out	0x20, r24	; 32
    return NRK_OK;
}
    1f10:	81 e0       	ldi	r24, 0x01	; 1
    1f12:	08 95       	ret

00001f14 <nrk_gpio_toggle>:
int8_t nrk_gpio_toggle(uint8_t pin)
{
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    1f14:	8f 3f       	cpi	r24, 0xFF	; 255
    1f16:	09 f4       	brne	.+2      	; 0x1f1a <nrk_gpio_toggle+0x6>
    1f18:	3f c0       	rjmp	.+126    	; 0x1f98 <nrk_gpio_toggle+0x84>
}

int8_t nrk_gpio_toggle(uint8_t pin)
{
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    1f1a:	98 2f       	mov	r25, r24
    1f1c:	96 95       	lsr	r25
    1f1e:	96 95       	lsr	r25
    1f20:	96 95       	lsr	r25
    1f22:	21 e0       	ldi	r18, 0x01	; 1
    1f24:	30 e0       	ldi	r19, 0x00	; 0
    1f26:	02 c0       	rjmp	.+4      	; 0x1f2c <nrk_gpio_toggle+0x18>
    1f28:	22 0f       	add	r18, r18
    1f2a:	33 1f       	adc	r19, r19
    1f2c:	9a 95       	dec	r25
    1f2e:	e2 f7       	brpl	.-8      	; 0x1f28 <nrk_gpio_toggle+0x14>

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    1f30:	90 e0       	ldi	r25, 0x00	; 0
    1f32:	87 70       	andi	r24, 0x07	; 7
    1f34:	90 70       	andi	r25, 0x00	; 0
    1f36:	82 30       	cpi	r24, 0x02	; 2
    1f38:	91 05       	cpc	r25, r1
    1f3a:	d9 f0       	breq	.+54     	; 0x1f72 <nrk_gpio_toggle+0x5e>
    1f3c:	83 30       	cpi	r24, 0x03	; 3
    1f3e:	91 05       	cpc	r25, r1
    1f40:	34 f4       	brge	.+12     	; 0x1f4e <nrk_gpio_toggle+0x3a>
    1f42:	00 97       	sbiw	r24, 0x00	; 0
    1f44:	71 f0       	breq	.+28     	; 0x1f62 <nrk_gpio_toggle+0x4e>
    1f46:	81 30       	cpi	r24, 0x01	; 1
    1f48:	91 05       	cpc	r25, r1
    1f4a:	41 f5       	brne	.+80     	; 0x1f9c <nrk_gpio_toggle+0x88>
    1f4c:	0e c0       	rjmp	.+28     	; 0x1f6a <nrk_gpio_toggle+0x56>
    1f4e:	84 30       	cpi	r24, 0x04	; 4
    1f50:	91 05       	cpc	r25, r1
    1f52:	c1 f0       	breq	.+48     	; 0x1f84 <nrk_gpio_toggle+0x70>
    1f54:	84 30       	cpi	r24, 0x04	; 4
    1f56:	91 05       	cpc	r25, r1
    1f58:	8c f0       	brlt	.+34     	; 0x1f7c <nrk_gpio_toggle+0x68>
    1f5a:	85 30       	cpi	r24, 0x05	; 5
    1f5c:	91 05       	cpc	r25, r1
    1f5e:	f1 f4       	brne	.+60     	; 0x1f9c <nrk_gpio_toggle+0x88>
    1f60:	15 c0       	rjmp	.+42     	; 0x1f8c <nrk_gpio_toggle+0x78>
    {
        case NRK_PORTA: PORTA ^= bitvalue;
    1f62:	8b b3       	in	r24, 0x1b	; 27
    1f64:	82 27       	eor	r24, r18
    1f66:	8b bb       	out	0x1b, r24	; 27
    1f68:	07 c0       	rjmp	.+14     	; 0x1f78 <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTB: PORTB ^= bitvalue;
    1f6a:	88 b3       	in	r24, 0x18	; 24
    1f6c:	82 27       	eor	r24, r18
    1f6e:	88 bb       	out	0x18, r24	; 24
    1f70:	03 c0       	rjmp	.+6      	; 0x1f78 <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTC: PORTC ^= bitvalue;
    1f72:	85 b3       	in	r24, 0x15	; 21
    1f74:	82 27       	eor	r24, r18
    1f76:	85 bb       	out	0x15, r24	; 21
        case NRK_PORTF: PORTF ^= bitvalue;
            break;
        default:
            return -1;
    }
    return 1;
    1f78:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTA: PORTA ^= bitvalue;
            break;
        case NRK_PORTB: PORTB ^= bitvalue;
            break;
        case NRK_PORTC: PORTC ^= bitvalue;
            break;
    1f7a:	08 95       	ret
        case NRK_PORTD: PORTD ^= bitvalue;
    1f7c:	82 b3       	in	r24, 0x12	; 18
    1f7e:	82 27       	eor	r24, r18
    1f80:	82 bb       	out	0x12, r24	; 18
    1f82:	fa cf       	rjmp	.-12     	; 0x1f78 <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTE: PORTE ^= bitvalue;
    1f84:	83 b1       	in	r24, 0x03	; 3
    1f86:	82 27       	eor	r24, r18
    1f88:	83 b9       	out	0x03, r24	; 3
    1f8a:	f6 cf       	rjmp	.-20     	; 0x1f78 <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTF: PORTF ^= bitvalue;
    1f8c:	80 91 62 00 	lds	r24, 0x0062
    1f90:	82 27       	eor	r24, r18
    1f92:	80 93 62 00 	sts	0x0062, r24
    1f96:	f0 cf       	rjmp	.-32     	; 0x1f78 <nrk_gpio_toggle+0x64>
int8_t nrk_gpio_toggle(uint8_t pin)
{
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    1f98:	8f ef       	ldi	r24, 0xFF	; 255
    1f9a:	08 95       	ret
        case NRK_PORTE: PORTE ^= bitvalue;
            break;
        case NRK_PORTF: PORTF ^= bitvalue;
            break;
        default:
            return -1;
    1f9c:	8f ef       	ldi	r24, 0xFF	; 255
    }
    return 1;
}
    1f9e:	08 95       	ret

00001fa0 <nrk_gpio_direction>:
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    1fa0:	8f 3f       	cpi	r24, 0xFF	; 255
    1fa2:	09 f4       	brne	.+2      	; 0x1fa6 <nrk_gpio_direction+0x6>
    1fa4:	8c c0       	rjmp	.+280    	; 0x20be <nrk_gpio_direction+0x11e>
}

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    1fa6:	98 2f       	mov	r25, r24
    1fa8:	96 95       	lsr	r25
    1faa:	96 95       	lsr	r25
    1fac:	96 95       	lsr	r25
    1fae:	21 e0       	ldi	r18, 0x01	; 1
    1fb0:	30 e0       	ldi	r19, 0x00	; 0
    1fb2:	02 c0       	rjmp	.+4      	; 0x1fb8 <nrk_gpio_direction+0x18>
    1fb4:	22 0f       	add	r18, r18
    1fb6:	33 1f       	adc	r19, r19
    1fb8:	9a 95       	dec	r25
    1fba:	e2 f7       	brpl	.-8      	; 0x1fb4 <nrk_gpio_direction+0x14>
    1fbc:	90 e0       	ldi	r25, 0x00	; 0
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    if (pin_direction == NRK_PIN_INPUT)
    1fbe:	66 23       	and	r22, r22
    1fc0:	09 f0       	breq	.+2      	; 0x1fc4 <nrk_gpio_direction+0x24>
    1fc2:	4a c0       	rjmp	.+148    	; 0x2058 <nrk_gpio_direction+0xb8>

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);
    1fc4:	32 2f       	mov	r19, r18
    1fc6:	30 95       	com	r19

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    if (pin_direction == NRK_PIN_INPUT)
    {
        switch (pin & 0x07)
    1fc8:	87 70       	andi	r24, 0x07	; 7
    1fca:	90 70       	andi	r25, 0x00	; 0
    1fcc:	82 30       	cpi	r24, 0x02	; 2
    1fce:	91 05       	cpc	r25, r1
    1fd0:	19 f1       	breq	.+70     	; 0x2018 <nrk_gpio_direction+0x78>
    1fd2:	83 30       	cpi	r24, 0x03	; 3
    1fd4:	91 05       	cpc	r25, r1
    1fd6:	3c f4       	brge	.+14     	; 0x1fe6 <nrk_gpio_direction+0x46>
    1fd8:	00 97       	sbiw	r24, 0x00	; 0
    1fda:	81 f0       	breq	.+32     	; 0x1ffc <nrk_gpio_direction+0x5c>
    1fdc:	81 30       	cpi	r24, 0x01	; 1
    1fde:	91 05       	cpc	r25, r1
    1fe0:	09 f0       	breq	.+2      	; 0x1fe4 <nrk_gpio_direction+0x44>
    1fe2:	6d c0       	rjmp	.+218    	; 0x20be <nrk_gpio_direction+0x11e>
    1fe4:	12 c0       	rjmp	.+36     	; 0x200a <nrk_gpio_direction+0x6a>
    1fe6:	84 30       	cpi	r24, 0x04	; 4
    1fe8:	91 05       	cpc	r25, r1
    1fea:	21 f1       	breq	.+72     	; 0x2034 <nrk_gpio_direction+0x94>
    1fec:	84 30       	cpi	r24, 0x04	; 4
    1fee:	91 05       	cpc	r25, r1
    1ff0:	d4 f0       	brlt	.+52     	; 0x2026 <nrk_gpio_direction+0x86>
    1ff2:	85 30       	cpi	r24, 0x05	; 5
    1ff4:	91 05       	cpc	r25, r1
    1ff6:	09 f0       	breq	.+2      	; 0x1ffa <nrk_gpio_direction+0x5a>
    1ff8:	62 c0       	rjmp	.+196    	; 0x20be <nrk_gpio_direction+0x11e>
    1ffa:	23 c0       	rjmp	.+70     	; 0x2042 <nrk_gpio_direction+0xa2>
        {
        case NRK_PORTA:
            DDRA &= bitvalue_inv;
    1ffc:	8a b3       	in	r24, 0x1a	; 26
    1ffe:	83 23       	and	r24, r19
    2000:	8a bb       	out	0x1a, r24	; 26
            PORTA |= bitvalue;
    2002:	8b b3       	in	r24, 0x1b	; 27
    2004:	82 2b       	or	r24, r18
    2006:	8b bb       	out	0x1b, r24	; 27
    2008:	58 c0       	rjmp	.+176    	; 0x20ba <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTB:
            DDRB &= bitvalue_inv;
    200a:	87 b3       	in	r24, 0x17	; 23
    200c:	83 23       	and	r24, r19
    200e:	87 bb       	out	0x17, r24	; 23
            PORTB |= bitvalue;
    2010:	88 b3       	in	r24, 0x18	; 24
    2012:	82 2b       	or	r24, r18
    2014:	88 bb       	out	0x18, r24	; 24
    2016:	51 c0       	rjmp	.+162    	; 0x20ba <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTC:
            DDRC &= bitvalue_inv;
    2018:	84 b3       	in	r24, 0x14	; 20
    201a:	83 23       	and	r24, r19
    201c:	84 bb       	out	0x14, r24	; 20
            PORTC |= bitvalue;
    201e:	85 b3       	in	r24, 0x15	; 21
    2020:	82 2b       	or	r24, r18
    2022:	85 bb       	out	0x15, r24	; 21
    2024:	4a c0       	rjmp	.+148    	; 0x20ba <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTD:
            DDRD &= bitvalue_inv;
    2026:	81 b3       	in	r24, 0x11	; 17
    2028:	83 23       	and	r24, r19
    202a:	81 bb       	out	0x11, r24	; 17
            PORTD |= bitvalue;
    202c:	82 b3       	in	r24, 0x12	; 18
    202e:	82 2b       	or	r24, r18
    2030:	82 bb       	out	0x12, r24	; 18
    2032:	43 c0       	rjmp	.+134    	; 0x20ba <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTE:
            DDRE &= bitvalue_inv;
    2034:	82 b1       	in	r24, 0x02	; 2
    2036:	83 23       	and	r24, r19
    2038:	82 b9       	out	0x02, r24	; 2
            PORTE |= bitvalue;
    203a:	83 b1       	in	r24, 0x03	; 3
    203c:	82 2b       	or	r24, r18
    203e:	83 b9       	out	0x03, r24	; 3
    2040:	3c c0       	rjmp	.+120    	; 0x20ba <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTF:
            DDRF &= bitvalue_inv;
    2042:	80 91 61 00 	lds	r24, 0x0061
    2046:	83 23       	and	r24, r19
    2048:	80 93 61 00 	sts	0x0061, r24
            PORTF |= bitvalue;
    204c:	80 91 62 00 	lds	r24, 0x0062
    2050:	82 2b       	or	r24, r18
    2052:	80 93 62 00 	sts	0x0062, r24
    2056:	31 c0       	rjmp	.+98     	; 0x20ba <nrk_gpio_direction+0x11a>
            return -1;
        }
    }
    else
    {
        switch (pin & 0x07)
    2058:	87 70       	andi	r24, 0x07	; 7
    205a:	90 70       	andi	r25, 0x00	; 0
    205c:	82 30       	cpi	r24, 0x02	; 2
    205e:	91 05       	cpc	r25, r1
    2060:	d9 f0       	breq	.+54     	; 0x2098 <nrk_gpio_direction+0xf8>
    2062:	83 30       	cpi	r24, 0x03	; 3
    2064:	91 05       	cpc	r25, r1
    2066:	34 f4       	brge	.+12     	; 0x2074 <nrk_gpio_direction+0xd4>
    2068:	00 97       	sbiw	r24, 0x00	; 0
    206a:	71 f0       	breq	.+28     	; 0x2088 <nrk_gpio_direction+0xe8>
    206c:	81 30       	cpi	r24, 0x01	; 1
    206e:	91 05       	cpc	r25, r1
    2070:	41 f5       	brne	.+80     	; 0x20c2 <nrk_gpio_direction+0x122>
    2072:	0e c0       	rjmp	.+28     	; 0x2090 <nrk_gpio_direction+0xf0>
    2074:	84 30       	cpi	r24, 0x04	; 4
    2076:	91 05       	cpc	r25, r1
    2078:	b9 f0       	breq	.+46     	; 0x20a8 <nrk_gpio_direction+0x108>
    207a:	84 30       	cpi	r24, 0x04	; 4
    207c:	91 05       	cpc	r25, r1
    207e:	84 f0       	brlt	.+32     	; 0x20a0 <nrk_gpio_direction+0x100>
    2080:	85 30       	cpi	r24, 0x05	; 5
    2082:	91 05       	cpc	r25, r1
    2084:	f1 f4       	brne	.+60     	; 0x20c2 <nrk_gpio_direction+0x122>
    2086:	14 c0       	rjmp	.+40     	; 0x20b0 <nrk_gpio_direction+0x110>
        {
        case NRK_PORTA:
            DDRA |= bitvalue;
    2088:	8a b3       	in	r24, 0x1a	; 26
    208a:	82 2b       	or	r24, r18
    208c:	8a bb       	out	0x1a, r24	; 26
    208e:	15 c0       	rjmp	.+42     	; 0x20ba <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTB:
            DDRB |= bitvalue;
    2090:	87 b3       	in	r24, 0x17	; 23
    2092:	82 2b       	or	r24, r18
    2094:	87 bb       	out	0x17, r24	; 23
    2096:	11 c0       	rjmp	.+34     	; 0x20ba <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTC:
            DDRC |= bitvalue;
    2098:	84 b3       	in	r24, 0x14	; 20
    209a:	82 2b       	or	r24, r18
    209c:	84 bb       	out	0x14, r24	; 20
    209e:	0d c0       	rjmp	.+26     	; 0x20ba <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTD:
            DDRD |= bitvalue;
    20a0:	81 b3       	in	r24, 0x11	; 17
    20a2:	82 2b       	or	r24, r18
    20a4:	81 bb       	out	0x11, r24	; 17
    20a6:	09 c0       	rjmp	.+18     	; 0x20ba <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTE:
            DDRE |= bitvalue;
    20a8:	82 b1       	in	r24, 0x02	; 2
    20aa:	82 2b       	or	r24, r18
    20ac:	82 b9       	out	0x02, r24	; 2
    20ae:	05 c0       	rjmp	.+10     	; 0x20ba <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTF:
            DDRF |= bitvalue;
    20b0:	80 91 61 00 	lds	r24, 0x0061
    20b4:	82 2b       	or	r24, r18
    20b6:	80 93 61 00 	sts	0x0061, r24
            break;
        default:
            return -1;
        }
    }
    return 1;
    20ba:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTE:
            DDRE |= bitvalue;
            break;
        case NRK_PORTF:
            DDRF |= bitvalue;
            break;
    20bc:	08 95       	ret
        case NRK_PORTF:
            DDRF &= bitvalue_inv;
            PORTF |= bitvalue;
            break;
        default:
            return -1;
    20be:	8f ef       	ldi	r24, 0xFF	; 255
    20c0:	08 95       	ret
            break;
        case NRK_PORTF:
            DDRF |= bitvalue;
            break;
        default:
            return -1;
    20c2:	8f ef       	ldi	r24, 0xFF	; 255
        }
    }
    return 1;
}
    20c4:	08 95       	ret

000020c6 <nrk_get_button>:


int8_t nrk_get_button(uint8_t b)
{
    return NRK_ERROR;
}
    20c6:	8f ef       	ldi	r24, 0xFF	; 255
    20c8:	08 95       	ret

000020ca <nrk_led_toggle>:

int8_t nrk_led_toggle( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_toggle(NRK_LED_0);
    20ca:	00 97       	sbiw	r24, 0x00	; 0
    20cc:	11 f4       	brne	.+4      	; 0x20d2 <nrk_led_toggle+0x8>
    20ce:	80 e0       	ldi	r24, 0x00	; 0
    20d0:	09 c0       	rjmp	.+18     	; 0x20e4 <nrk_led_toggle+0x1a>
    else if(led==1) nrk_gpio_toggle(NRK_LED_1);
    20d2:	81 30       	cpi	r24, 0x01	; 1
    20d4:	91 05       	cpc	r25, r1
    20d6:	11 f4       	brne	.+4      	; 0x20dc <nrk_led_toggle+0x12>
    20d8:	88 e0       	ldi	r24, 0x08	; 8
    20da:	04 c0       	rjmp	.+8      	; 0x20e4 <nrk_led_toggle+0x1a>
    else if(led==2) nrk_gpio_toggle(NRK_LED_2);
    20dc:	82 30       	cpi	r24, 0x02	; 2
    20de:	91 05       	cpc	r25, r1
    20e0:	29 f4       	brne	.+10     	; 0x20ec <nrk_led_toggle+0x22>
    20e2:	80 e1       	ldi	r24, 0x10	; 16
    20e4:	0e 94 8a 0f 	call	0x1f14	; 0x1f14 <nrk_gpio_toggle>
    else            return -1;

    return 1;
    20e8:	81 e0       	ldi	r24, 0x01	; 1
    20ea:	08 95       	ret
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_toggle(NRK_LED_0);
    else if(led==1) nrk_gpio_toggle(NRK_LED_1);
    else if(led==2) nrk_gpio_toggle(NRK_LED_2);
    else            return -1;
    20ec:	8f ef       	ldi	r24, 0xFF	; 255

    return 1;
}
    20ee:	08 95       	ret

000020f0 <nrk_led_clr>:

int8_t nrk_led_clr( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_set(NRK_LED_0);
    20f0:	00 97       	sbiw	r24, 0x00	; 0
    20f2:	11 f4       	brne	.+4      	; 0x20f8 <nrk_led_clr+0x8>
    20f4:	80 e0       	ldi	r24, 0x00	; 0
    20f6:	09 c0       	rjmp	.+18     	; 0x210a <nrk_led_clr+0x1a>
    else if(led==1) nrk_gpio_set(NRK_LED_1);
    20f8:	81 30       	cpi	r24, 0x01	; 1
    20fa:	91 05       	cpc	r25, r1
    20fc:	11 f4       	brne	.+4      	; 0x2102 <nrk_led_clr+0x12>
    20fe:	88 e0       	ldi	r24, 0x08	; 8
    2100:	04 c0       	rjmp	.+8      	; 0x210a <nrk_led_clr+0x1a>
    else if(led==2) nrk_gpio_set(NRK_LED_2);
    2102:	82 30       	cpi	r24, 0x02	; 2
    2104:	91 05       	cpc	r25, r1
    2106:	29 f4       	brne	.+10     	; 0x2112 <nrk_led_clr+0x22>
    2108:	80 e1       	ldi	r24, 0x10	; 16
    210a:	0e 94 bd 0e 	call	0x1d7a	; 0x1d7a <nrk_gpio_set>
    else            return -1;

    return 1;
    210e:	81 e0       	ldi	r24, 0x01	; 1
    2110:	08 95       	ret
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_set(NRK_LED_0);
    else if(led==1) nrk_gpio_set(NRK_LED_1);
    else if(led==2) nrk_gpio_set(NRK_LED_2);
    else            return -1;
    2112:	8f ef       	ldi	r24, 0xFF	; 255

    return 1;
}
    2114:	08 95       	ret

00002116 <nrk_setup_ports>:
}


void nrk_setup_ports()
{
    PORT_INIT();
    2116:	80 b5       	in	r24, 0x20	; 32
    2118:	84 60       	ori	r24, 0x04	; 4
    211a:	80 bd       	out	0x20, r24	; 32
    211c:	87 e0       	ldi	r24, 0x07	; 7
    211e:	87 bb       	out	0x17, r24	; 23
    2120:	88 bb       	out	0x18, r24	; 24
    2122:	8f ef       	ldi	r24, 0xFF	; 255
    2124:	84 bb       	out	0x14, r24	; 20
    2126:	15 ba       	out	0x15, r1	; 21
    2128:	82 e0       	ldi	r24, 0x02	; 2
    212a:	82 b9       	out	0x02, r24	; 2
    212c:	87 e6       	ldi	r24, 0x67	; 103
    212e:	8a bb       	out	0x1a, r24	; 26
    2130:	80 e4       	ldi	r24, 0x40	; 64
    2132:	8b bb       	out	0x1b, r24	; 27
    SPI_INIT();
    2134:	80 e5       	ldi	r24, 0x50	; 80
    2136:	8d b9       	out	0x0d, r24	; 13
    2138:	81 e0       	ldi	r24, 0x01	; 1
    213a:	8e b9       	out	0x0e, r24	; 14
    // pdiener: switch off all LEDs
    nrk_led_clr(0);
    213c:	80 e0       	ldi	r24, 0x00	; 0
    213e:	90 e0       	ldi	r25, 0x00	; 0
    2140:	0e 94 78 10 	call	0x20f0	; 0x20f0 <nrk_led_clr>
    nrk_led_clr(1);
    2144:	81 e0       	ldi	r24, 0x01	; 1
    2146:	90 e0       	ldi	r25, 0x00	; 0
    2148:	0e 94 78 10 	call	0x20f0	; 0x20f0 <nrk_led_clr>
    nrk_led_clr(2);
    214c:	82 e0       	ldi	r24, 0x02	; 2
    214e:	90 e0       	ldi	r25, 0x00	; 0
    2150:	0e 94 78 10 	call	0x20f0	; 0x20f0 <nrk_led_clr>
    nrk_led_clr(3);
    2154:	83 e0       	ldi	r24, 0x03	; 3
    2156:	90 e0       	ldi	r25, 0x00	; 0
    2158:	0e 94 78 10 	call	0x20f0	; 0x20f0 <nrk_led_clr>
}
    215c:	08 95       	ret

0000215e <nrk_led_set>:

int8_t nrk_led_set( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_clr(NRK_LED_0);
    215e:	00 97       	sbiw	r24, 0x00	; 0
    2160:	11 f4       	brne	.+4      	; 0x2166 <nrk_led_set+0x8>
    2162:	80 e0       	ldi	r24, 0x00	; 0
    2164:	09 c0       	rjmp	.+18     	; 0x2178 <nrk_led_set+0x1a>
    else if(led==1) nrk_gpio_clr(NRK_LED_1);
    2166:	81 30       	cpi	r24, 0x01	; 1
    2168:	91 05       	cpc	r25, r1
    216a:	11 f4       	brne	.+4      	; 0x2170 <nrk_led_set+0x12>
    216c:	88 e0       	ldi	r24, 0x08	; 8
    216e:	04 c0       	rjmp	.+8      	; 0x2178 <nrk_led_set+0x1a>
    else if(led==2) nrk_gpio_clr(NRK_LED_2);
    2170:	82 30       	cpi	r24, 0x02	; 2
    2172:	91 05       	cpc	r25, r1
    2174:	29 f4       	brne	.+10     	; 0x2180 <nrk_led_set+0x22>
    2176:	80 e1       	ldi	r24, 0x10	; 16
    2178:	0e 94 03 0f 	call	0x1e06	; 0x1e06 <nrk_gpio_clr>
    else            return -1;

    return 1;
    217c:	81 e0       	ldi	r24, 0x01	; 1
    217e:	08 95       	ret
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_clr(NRK_LED_0);
    else if(led==1) nrk_gpio_clr(NRK_LED_1);
    else if(led==2) nrk_gpio_clr(NRK_LED_2);
    else            return -1;
    2180:	8f ef       	ldi	r24, 0xFF	; 255

    return 1;
}
    2182:	08 95       	ret

00002184 <putc1>:
    UART0_WAIT_AND_SEND(x);
}

void putc1(char x)
{
    UART1_WAIT_AND_SEND(x);
    2184:	90 91 9b 00 	lds	r25, 0x009B
    2188:	95 ff       	sbrs	r25, 5
    218a:	fc cf       	rjmp	.-8      	; 0x2184 <putc1>
    218c:	90 91 9b 00 	lds	r25, 0x009B
    2190:	9f 7d       	andi	r25, 0xDF	; 223
    2192:	90 93 9b 00 	sts	0x009B, r25
    2196:	80 93 9c 00 	sts	0x009C, r24
}
    219a:	08 95       	ret

0000219c <setup_uart0>:
}
*/
void setup_uart0(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    INIT_UART0( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    219c:	90 93 90 00 	sts	0x0090, r25
    21a0:	89 b9       	out	0x09, r24	; 9
    21a2:	86 e0       	ldi	r24, 0x06	; 6
    21a4:	80 93 95 00 	sts	0x0095, r24
    21a8:	52 98       	cbi	0x0a, 2	; 10
    21aa:	59 9a       	sbi	0x0b, 1	; 11
    ENABLE_UART0();
    21ac:	8a b1       	in	r24, 0x0a	; 10
    21ae:	88 61       	ori	r24, 0x18	; 24
    21b0:	8a b9       	out	0x0a, r24	; 10
}
    21b2:	08 95       	ret

000021b4 <nrk_setup_uart>:
 *
 * More advanced UART usage will require manually
 * setting parameters.
 */
void nrk_setup_uart(uint16_t baudrate)
{
    21b4:	0f 93       	push	r16
    21b6:	1f 93       	push	r17
    21b8:	cf 93       	push	r28
    21ba:	df 93       	push	r29

    //setup_uart1(baudrate);
    setup_uart0(baudrate);
    21bc:	0e 94 ce 10 	call	0x219c	; 0x219c <setup_uart0>

    stdout = fdevopen( putc0, getc0);
    21c0:	c5 e9       	ldi	r28, 0x95	; 149
    21c2:	de e0       	ldi	r29, 0x0E	; 14
    21c4:	00 e9       	ldi	r16, 0x90	; 144
    21c6:	1e e0       	ldi	r17, 0x0E	; 14
    21c8:	ce 01       	movw	r24, r28
    21ca:	b8 01       	movw	r22, r16
    21cc:	0e 94 54 3f 	call	0x7ea8	; 0x7ea8 <fdevopen>
    21d0:	90 93 94 05 	sts	0x0594, r25
    21d4:	80 93 93 05 	sts	0x0593, r24
    stdin = fdevopen( putc0, getc0);
    21d8:	ce 01       	movw	r24, r28
    21da:	b8 01       	movw	r22, r16
    21dc:	0e 94 54 3f 	call	0x7ea8	; 0x7ea8 <fdevopen>
    21e0:	90 93 92 05 	sts	0x0592, r25
    21e4:	80 93 91 05 	sts	0x0591, r24
    ENABLE_UART0_RX_INT();
#endif



}
    21e8:	df 91       	pop	r29
    21ea:	cf 91       	pop	r28
    21ec:	1f 91       	pop	r17
    21ee:	0f 91       	pop	r16
    21f0:	08 95       	ret

000021f2 <setup_uart1>:

void setup_uart1(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    INIT_UART1( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    21f2:	90 93 98 00 	sts	0x0098, r25
    21f6:	80 93 99 00 	sts	0x0099, r24
    21fa:	86 e0       	ldi	r24, 0x06	; 6
    21fc:	80 93 9d 00 	sts	0x009D, r24
    2200:	ea e9       	ldi	r30, 0x9A	; 154
    2202:	f0 e0       	ldi	r31, 0x00	; 0
    2204:	80 81       	ld	r24, Z
    2206:	8b 7f       	andi	r24, 0xFB	; 251
    2208:	80 83       	st	Z, r24
    220a:	ab e9       	ldi	r26, 0x9B	; 155
    220c:	b0 e0       	ldi	r27, 0x00	; 0
    220e:	8c 91       	ld	r24, X
    2210:	82 60       	ori	r24, 0x02	; 2
    2212:	8c 93       	st	X, r24
    ENABLE_UART1();
    2214:	80 81       	ld	r24, Z
    2216:	88 61       	ori	r24, 0x18	; 24
    2218:	80 83       	st	Z, r24
}
    221a:	08 95       	ret

0000221c <getc1>:


char getc1(void)
{
    unsigned char tmp;
    UART1_WAIT_AND_RECEIVE(tmp);
    221c:	80 91 9b 00 	lds	r24, 0x009B
    2220:	87 ff       	sbrs	r24, 7
    2222:	fc cf       	rjmp	.-8      	; 0x221c <getc1>
    2224:	80 91 9b 00 	lds	r24, 0x009B
    2228:	8f 77       	andi	r24, 0x7F	; 127
    222a:	80 93 9b 00 	sts	0x009B, r24
    222e:	80 91 9c 00 	lds	r24, 0x009C
    return tmp;
}
    2232:	08 95       	ret

00002234 <halWait>:
	...
        NOP();
        NOP();
        NOP();
        NOP();
    }
    while (--timeout);
    223c:	01 97       	sbiw	r24, 0x01	; 1
    223e:	d1 f7       	brne	.-12     	; 0x2234 <halWait>

} // halWait
    2240:	08 95       	ret

00002242 <nrk_eeprom_read_byte>:

// Some optimizations by pdiener

uint8_t nrk_eeprom_read_byte( uint16_t addr )
{
    return eeprom_read_byte((uint8_t*)addr);
    2242:	0e 94 e4 40 	call	0x81c8	; 0x81c8 <__eerd_byte_m128>
}
    2246:	08 95       	ret

00002248 <nrk_eeprom_write_byte>:

int8_t nrk_eeprom_write_byte( uint16_t addr, uint8_t value )
{
    eeprom_write_byte( (uint8_t*)addr, value );
    2248:	0e 94 ec 40 	call	0x81d8	; 0x81d8 <__eewr_byte_m128>
    return 0;
}
    224c:	80 e0       	ldi	r24, 0x00	; 0
    224e:	08 95       	ret

00002250 <read_eeprom_mac_address>:

int8_t read_eeprom_mac_address(uint32_t *mac_addr)
{
    2250:	ef 92       	push	r14
    2252:	ff 92       	push	r15
    2254:	0f 93       	push	r16
    2256:	1f 93       	push	r17
    2258:	cf 93       	push	r28
    225a:	df 93       	push	r29
    uint8_t checksum,ct;
    uint8_t *buf;
    buf=(uint8_t *)mac_addr;
    225c:	e8 2e       	mov	r14, r24
    225e:	e7 01       	movw	r28, r14
    2260:	7e 01       	movw	r14, r28
    2262:	f9 2e       	mov	r15, r25
    2264:	e7 01       	movw	r28, r14
    checksum=buf[0]+buf[1]+buf[2]+buf[3];
    buf[3]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_0);
    2266:	80 e0       	ldi	r24, 0x00	; 0
    2268:	90 e0       	ldi	r25, 0x00	; 0
    226a:	0e 94 e4 40 	call	0x81c8	; 0x81c8 <__eerd_byte_m128>
    226e:	08 2f       	mov	r16, r24
    2270:	8b 83       	std	Y+3, r24	; 0x03
    buf[2]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_1);
    2272:	81 e0       	ldi	r24, 0x01	; 1
    2274:	90 e0       	ldi	r25, 0x00	; 0
    2276:	0e 94 e4 40 	call	0x81c8	; 0x81c8 <__eerd_byte_m128>
    227a:	e8 2e       	mov	r14, r24
    227c:	8a 83       	std	Y+2, r24	; 0x02
    buf[1]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_2);
    227e:	82 e0       	ldi	r24, 0x02	; 2
    2280:	90 e0       	ldi	r25, 0x00	; 0
    2282:	0e 94 e4 40 	call	0x81c8	; 0x81c8 <__eerd_byte_m128>
    2286:	f8 2e       	mov	r15, r24
    2288:	89 83       	std	Y+1, r24	; 0x01
    buf[0]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_3);
    228a:	83 e0       	ldi	r24, 0x03	; 3
    228c:	90 e0       	ldi	r25, 0x00	; 0
    228e:	0e 94 e4 40 	call	0x81c8	; 0x81c8 <__eerd_byte_m128>
    2292:	18 2f       	mov	r17, r24
    2294:	88 83       	st	Y, r24
    checksum=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_CHKSUM);
    2296:	84 e0       	ldi	r24, 0x04	; 4
    2298:	90 e0       	ldi	r25, 0x00	; 0
    229a:	0e 94 e4 40 	call	0x81c8	; 0x81c8 <__eerd_byte_m128>
    ct=buf[0];
    ct+=buf[1];
    229e:	fe 0c       	add	r15, r14
    ct+=buf[2];
    22a0:	f0 0e       	add	r15, r16
    ct+=buf[3];
    22a2:	f1 0e       	add	r15, r17
    if(checksum==ct) return NRK_OK;
    22a4:	8f 15       	cp	r24, r15
    22a6:	11 f4       	brne	.+4      	; 0x22ac <read_eeprom_mac_address+0x5c>
    22a8:	81 e0       	ldi	r24, 0x01	; 1
    22aa:	01 c0       	rjmp	.+2      	; 0x22ae <read_eeprom_mac_address+0x5e>

    return NRK_ERROR;
    22ac:	8f ef       	ldi	r24, 0xFF	; 255
}
    22ae:	df 91       	pop	r29
    22b0:	cf 91       	pop	r28
    22b2:	1f 91       	pop	r17
    22b4:	0f 91       	pop	r16
    22b6:	ff 90       	pop	r15
    22b8:	ef 90       	pop	r14
    22ba:	08 95       	ret

000022bc <read_eeprom_channel>:

int8_t read_eeprom_channel(uint8_t *channel)
{
    22bc:	cf 93       	push	r28
    22be:	df 93       	push	r29
    22c0:	ec 01       	movw	r28, r24
    *channel=eeprom_read_byte ((uint8_t*)EE_CHANNEL);
    22c2:	85 e0       	ldi	r24, 0x05	; 5
    22c4:	90 e0       	ldi	r25, 0x00	; 0
    22c6:	0e 94 e4 40 	call	0x81c8	; 0x81c8 <__eerd_byte_m128>
    22ca:	88 83       	st	Y, r24
    return NRK_OK;
}
    22cc:	81 e0       	ldi	r24, 0x01	; 1
    22ce:	df 91       	pop	r29
    22d0:	cf 91       	pop	r28
    22d2:	08 95       	ret

000022d4 <write_eeprom_load_img_pages>:

int8_t write_eeprom_load_img_pages(uint8_t *load_pages)
{
    22d4:	fc 01       	movw	r30, r24
    eeprom_write_byte ((uint8_t*)EE_LOAD_IMG_PAGES, *load_pages);
    22d6:	86 e0       	ldi	r24, 0x06	; 6
    22d8:	90 e0       	ldi	r25, 0x00	; 0
    22da:	60 81       	ld	r22, Z
    22dc:	0e 94 ec 40 	call	0x81d8	; 0x81d8 <__eewr_byte_m128>
    return NRK_OK;
}
    22e0:	81 e0       	ldi	r24, 0x01	; 1
    22e2:	08 95       	ret

000022e4 <read_eeprom_load_img_pages>:

int8_t read_eeprom_load_img_pages(uint8_t *load_pages)
{
    22e4:	cf 93       	push	r28
    22e6:	df 93       	push	r29
    22e8:	ec 01       	movw	r28, r24
    *load_pages=eeprom_read_byte ((uint8_t*)EE_LOAD_IMG_PAGES);
    22ea:	86 e0       	ldi	r24, 0x06	; 6
    22ec:	90 e0       	ldi	r25, 0x00	; 0
    22ee:	0e 94 e4 40 	call	0x81c8	; 0x81c8 <__eerd_byte_m128>
    22f2:	88 83       	st	Y, r24
    return NRK_OK;
}
    22f4:	81 e0       	ldi	r24, 0x01	; 1
    22f6:	df 91       	pop	r29
    22f8:	cf 91       	pop	r28
    22fa:	08 95       	ret

000022fc <read_eeprom_aes_key>:

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
    22fc:	0f 93       	push	r16
    22fe:	1f 93       	push	r17
    2300:	cf 93       	push	r28
    2302:	df 93       	push	r29
    2304:	08 2f       	mov	r16, r24
    2306:	19 2f       	mov	r17, r25
    2308:	c8 e0       	ldi	r28, 0x08	; 8
    230a:	d0 e0       	ldi	r29, 0x00	; 0
    uint8_t i;
    for(i=0; i<16; i++ )
        aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    230c:	ce 01       	movw	r24, r28
    230e:	0e 94 e4 40 	call	0x81c8	; 0x81c8 <__eerd_byte_m128>
    2312:	f8 01       	movw	r30, r16
    2314:	81 93       	st	Z+, r24
    2316:	8f 01       	movw	r16, r30
    2318:	21 96       	adiw	r28, 0x01	; 1
}

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
    uint8_t i;
    for(i=0; i<16; i++ )
    231a:	c8 31       	cpi	r28, 0x18	; 24
    231c:	d1 05       	cpc	r29, r1
    231e:	b1 f7       	brne	.-20     	; 0x230c <read_eeprom_aes_key+0x10>
        aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    return NRK_OK;
}
    2320:	81 e0       	ldi	r24, 0x01	; 1
    2322:	df 91       	pop	r29
    2324:	cf 91       	pop	r28
    2326:	1f 91       	pop	r17
    2328:	0f 91       	pop	r16
    232a:	08 95       	ret

0000232c <write_eeprom_aes_key>:

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
    232c:	0f 93       	push	r16
    232e:	1f 93       	push	r17
    2330:	cf 93       	push	r28
    2332:	df 93       	push	r29
    2334:	08 2f       	mov	r16, r24
    2336:	19 2f       	mov	r17, r25
    2338:	c8 e0       	ldi	r28, 0x08	; 8
    233a:	d0 e0       	ldi	r29, 0x00	; 0
    uint8_t i;
    for(i=0; i<16; i++ )
        eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    233c:	f8 01       	movw	r30, r16
    233e:	61 91       	ld	r22, Z+
    2340:	8f 01       	movw	r16, r30
    2342:	ce 01       	movw	r24, r28
    2344:	0e 94 ec 40 	call	0x81d8	; 0x81d8 <__eewr_byte_m128>
    2348:	21 96       	adiw	r28, 0x01	; 1
}

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
    uint8_t i;
    for(i=0; i<16; i++ )
    234a:	c8 31       	cpi	r28, 0x18	; 24
    234c:	d1 05       	cpc	r29, r1
    234e:	b1 f7       	brne	.-20     	; 0x233c <write_eeprom_aes_key+0x10>
        eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    return NRK_OK;
}
    2350:	81 e0       	ldi	r24, 0x01	; 1
    2352:	df 91       	pop	r29
    2354:	cf 91       	pop	r28
    2356:	1f 91       	pop	r17
    2358:	0f 91       	pop	r16
    235a:	08 95       	ret

0000235c <read_eeprom_current_image_checksum>:

int8_t read_eeprom_current_image_checksum(uint8_t *image_checksum)
{
    235c:	cf 93       	push	r28
    235e:	df 93       	push	r29
    2360:	ec 01       	movw	r28, r24
    *image_checksum=eeprom_read_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM);
    2362:	87 e0       	ldi	r24, 0x07	; 7
    2364:	90 e0       	ldi	r25, 0x00	; 0
    2366:	0e 94 e4 40 	call	0x81c8	; 0x81c8 <__eerd_byte_m128>
    236a:	88 83       	st	Y, r24
    return NRK_OK;
}
    236c:	81 e0       	ldi	r24, 0x01	; 1
    236e:	df 91       	pop	r29
    2370:	cf 91       	pop	r28
    2372:	08 95       	ret

00002374 <write_eeprom_current_image_checksum>:

int8_t write_eeprom_current_image_checksum(uint8_t *image_checksum)
{
    2374:	fc 01       	movw	r30, r24
    eeprom_write_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM, *image_checksum);
    2376:	87 e0       	ldi	r24, 0x07	; 7
    2378:	90 e0       	ldi	r25, 0x00	; 0
    237a:	60 81       	ld	r22, Z
    237c:	0e 94 ec 40 	call	0x81d8	; 0x81d8 <__eewr_byte_m128>
    return NRK_OK;
}
    2380:	81 e0       	ldi	r24, 0x01	; 1
    2382:	08 95       	ret

00002384 <nrk_int_disable>:
#include <nrk_reserve.h>
#include <nrk_cfg.h>
#include <nrk_stats.h>

inline void nrk_int_disable(void) {
  DISABLE_GLOBAL_INT();
    2384:	f8 94       	cli
};
    2386:	08 95       	ret

00002388 <nrk_int_enable>:

inline void nrk_int_enable(void) {
  ENABLE_GLOBAL_INT();
    2388:	78 94       	sei
};
    238a:	08 95       	ret

0000238c <nrk_halt>:
uint8_t nrk_task_init_cnt;


void nrk_halt()
{
nrk_int_disable();
    238c:	0e 94 c2 11 	call	0x2384	; 0x2384 <nrk_int_disable>
    2390:	ff cf       	rjmp	.-2      	; 0x2390 <nrk_halt+0x4>

00002392 <nrk_init>:
 *  - Init global variables
 *  - Init event list
 *  - Create idle task
 */
void nrk_init()
{
    2392:	0f 93       	push	r16
    2394:	1f 93       	push	r17
    2396:	df 93       	push	r29
    2398:	cf 93       	push	r28
    239a:	cd b7       	in	r28, 0x3d	; 61
    239c:	de b7       	in	r29, 0x3e	; 62
    239e:	a3 97       	sbiw	r28, 0x23	; 35
    23a0:	0f b6       	in	r0, 0x3f	; 63
    23a2:	f8 94       	cli
    23a4:	de bf       	out	0x3e, r29	; 62
    23a6:	0f be       	out	0x3f, r0	; 63
    23a8:	cd bf       	out	0x3d, r28	; 61
	
    uint8_t i;	
//    unsigned char *stkc;
	
   nrk_task_type IdleTask;
   nrk_wakeup_signal = nrk_signal_create();
    23aa:	0e 94 0e 17 	call	0x2e1c	; 0x2e1c <nrk_signal_create>
    23ae:	80 93 52 05 	sts	0x0552, r24
   if(nrk_wakeup_signal==NRK_ERROR) nrk_kernel_error_add(NRK_SIGNAL_CREATE_ERROR,0);
    23b2:	8f 3f       	cpi	r24, 0xFF	; 255
    23b4:	21 f4       	brne	.+8      	; 0x23be <nrk_init+0x2c>
    23b6:	8e e0       	ldi	r24, 0x0E	; 14
    23b8:	60 e0       	ldi	r22, 0x00	; 0
    23ba:	0e 94 96 15 	call	0x2b2c	; 0x2b2c <nrk_kernel_error_add>
   //if((volatile)TCCR1B!=0) nrk_kernel_error_add(NRK_STACK_OVERFLOW,0); 
#ifndef NRK_SOFT_REBOOT_ON_ERROR
   i=_nrk_startup_error();
    23be:	0e 94 f1 23 	call	0x47e2	; 0x47e2 <_nrk_startup_error>
	   }
   #endif
   #endif

   #ifdef NRK_WATCHDOG
    if(nrk_watchdog_check()==NRK_ERROR) 
    23c2:	0e 94 61 24 	call	0x48c2	; 0x48c2 <nrk_watchdog_check>
    23c6:	8f 3f       	cpi	r24, 0xFF	; 255
    23c8:	31 f4       	brne	.+12     	; 0x23d6 <nrk_init+0x44>
	{
    	nrk_watchdog_disable();
    23ca:	0e 94 46 24 	call	0x488c	; 0x488c <nrk_watchdog_disable>
	nrk_kernel_error_add(NRK_WATCHDOG_ERROR,0);
    23ce:	80 e1       	ldi	r24, 0x10	; 16
    23d0:	60 e0       	ldi	r22, 0x00	; 0
    23d2:	0e 94 96 15 	call	0x2b2c	; 0x2b2c <nrk_kernel_error_add>
	}
    nrk_watchdog_enable();
    23d6:	0e 94 53 24 	call	0x48a6	; 0x48a6 <nrk_watchdog_enable>
*/	
 
   // printf( "Init kernel_entry= %d %d\n",kernel_entry[1], kernel_entry[0] );

    
    nrk_cur_task_prio = 0;
    23da:	10 92 55 05 	sts	0x0555, r1
    nrk_cur_task_TCB = NULL;
    23de:	10 92 63 05 	sts	0x0563, r1
    23e2:	10 92 62 05 	sts	0x0562, r1
    
    nrk_high_ready_TCB = NULL;
    23e6:	10 92 54 05 	sts	0x0554, r1
    23ea:	10 92 53 05 	sts	0x0553, r1
    nrk_high_ready_prio = 0; 
    23ee:	10 92 64 05 	sts	0x0564, r1
    #ifdef NRK_MAX_RESERVES 
    // Setup the reserve structures
    _nrk_reserve_init();
    #endif

    _nrk_resource_cnt=0; //NRK_MAX_RESOURCE_CNT;
    23f2:	10 92 61 05 	sts	0x0561, r1

for(i=0;i<NRK_MAX_RESOURCE_CNT;i++)
{
    nrk_sem_list[i].count=-1;
    23f6:	8f ef       	ldi	r24, 0xFF	; 255
    23f8:	80 93 4e 05 	sts	0x054E, r24
    nrk_sem_list[i].value=-1;
    23fc:	80 93 50 05 	sts	0x0550, r24
    nrk_sem_list[i].resource_ceiling=-1;
    2400:	80 93 4f 05 	sts	0x054F, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2404:	93 e6       	ldi	r25, 0x63	; 99
    2406:	90 93 b1 04 	sts	0x04B1, r25
        nrk_task_TCB[i].task_ID = -1; 
    240a:	80 93 af 04 	sts	0x04AF, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    240e:	90 93 d2 04 	sts	0x04D2, r25
        nrk_task_TCB[i].task_ID = -1; 
    2412:	80 93 d0 04 	sts	0x04D0, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2416:	90 93 f3 04 	sts	0x04F3, r25
        nrk_task_TCB[i].task_ID = -1; 
    241a:	80 93 f1 04 	sts	0x04F1, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    241e:	90 93 14 05 	sts	0x0514, r25
        nrk_task_TCB[i].task_ID = -1; 
    2422:	80 93 12 05 	sts	0x0512, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2426:	90 93 35 05 	sts	0x0535, r25
        nrk_task_TCB[i].task_ID = -1; 
    242a:	80 93 33 05 	sts	0x0533, r24
    242e:	e8 e6       	ldi	r30, 0x68	; 104
    2430:	f5 e0       	ldi	r31, 0x05	; 5
    2432:	20 e0       	ldi	r18, 0x00	; 0
    2434:	30 e0       	ldi	r19, 0x00	; 0
    2436:	01 c0       	rjmp	.+2      	; 0x243a <nrk_init+0xa8>
        }
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
    2438:	9a 01       	movw	r18, r20
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
        nrk_task_TCB[i].task_ID = -1; 
    243a:	a9 01       	movw	r20, r18
    243c:	4f 5f       	subi	r20, 0xFF	; 255
    243e:	5f 4f       	sbci	r21, 0xFF	; 255
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
    2440:	ca 01       	movw	r24, r20
    2442:	88 0f       	add	r24, r24
    2444:	99 1f       	adc	r25, r25
    2446:	88 0f       	add	r24, r24
    2448:	99 1f       	adc	r25, r25
    244a:	84 0f       	add	r24, r20
    244c:	95 1f       	adc	r25, r21
    244e:	8b 59       	subi	r24, 0x9B	; 155
    2450:	9a 4f       	sbci	r25, 0xFA	; 250
    2452:	91 83       	std	Z+1, r25	; 0x01
    2454:	80 83       	st	Z, r24
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
    2456:	c9 01       	movw	r24, r18
    2458:	88 0f       	add	r24, r24
    245a:	99 1f       	adc	r25, r25
    245c:	88 0f       	add	r24, r24
    245e:	99 1f       	adc	r25, r25
    2460:	82 0f       	add	r24, r18
    2462:	93 1f       	adc	r25, r19
    2464:	8b 59       	subi	r24, 0x9B	; 155
    2466:	9a 4f       	sbci	r25, 0xFA	; 250
    2468:	94 83       	std	Z+4, r25	; 0x04
    246a:	83 83       	std	Z+3, r24	; 0x03
    246c:	35 96       	adiw	r30, 0x05	; 5
        nrk_task_TCB[i].task_ID = -1; 
        }
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
    246e:	45 30       	cpi	r20, 0x05	; 5
    2470:	51 05       	cpc	r21, r1
    2472:	11 f7       	brne	.-60     	; 0x2438 <nrk_init+0xa6>
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
	}
	
	_nrk_readyQ[0].Prev	=	NULL;
    2474:	10 92 67 05 	sts	0x0567, r1
    2478:	10 92 66 05 	sts	0x0566, r1
	_nrk_readyQ[NRK_MAX_TASKS].Next	=	NULL;
    247c:	10 92 82 05 	sts	0x0582, r1
    2480:	10 92 81 05 	sts	0x0581, r1
	_head_node = NULL;
    2484:	10 92 58 05 	sts	0x0558, r1
    2488:	10 92 57 05 	sts	0x0557, r1
	_free_node = &_nrk_readyQ[0];
    248c:	85 e6       	ldi	r24, 0x65	; 101
    248e:	95 e0       	ldi	r25, 0x05	; 5
    2490:	90 93 a6 04 	sts	0x04A6, r25
    2494:	80 93 a5 04 	sts	0x04A5, r24
	
	
	

	nrk_task_set_entry_function( &IdleTask, nrk_idle_task);
    2498:	8e 01       	movw	r16, r28
    249a:	0f 5f       	subi	r16, 0xFF	; 255
    249c:	1f 4f       	sbci	r17, 0xFF	; 255
    249e:	c8 01       	movw	r24, r16
    24a0:	60 e2       	ldi	r22, 0x20	; 32
    24a2:	70 e2       	ldi	r23, 0x20	; 32
    24a4:	0e 94 6b 24 	call	0x48d6	; 0x48d6 <nrk_task_set_entry_function>
	nrk_task_set_stk( &IdleTask, nrk_idle_task_stk, NRK_TASK_IDLE_STK_SIZE);
    24a8:	c8 01       	movw	r24, r16
    24aa:	67 ee       	ldi	r22, 0xE7	; 231
    24ac:	73 e0       	ldi	r23, 0x03	; 3
    24ae:	40 e8       	ldi	r20, 0x80	; 128
    24b0:	50 e0       	ldi	r21, 0x00	; 0
    24b2:	0e 94 b1 24 	call	0x4962	; 0x4962 <nrk_task_set_stk>
	nrk_idle_task_stk[0]=STK_CANARY_VAL;	
    24b6:	85 e5       	ldi	r24, 0x55	; 85
    24b8:	80 93 e7 03 	sts	0x03E7, r24
	//IdleTask.task_ID = NRK_IDLE_TASK_ID;
	IdleTask.prio = 0;
    24bc:	19 86       	std	Y+9, r1	; 0x09
	IdleTask.period.secs = 0;
    24be:	1c 86       	std	Y+12, r1	; 0x0c
    24c0:	1d 86       	std	Y+13, r1	; 0x0d
    24c2:	1e 86       	std	Y+14, r1	; 0x0e
    24c4:	1f 86       	std	Y+15, r1	; 0x0f
	IdleTask.period.nano_secs = 0;
    24c6:	18 8a       	std	Y+16, r1	; 0x10
    24c8:	19 8a       	std	Y+17, r1	; 0x11
    24ca:	1a 8a       	std	Y+18, r1	; 0x12
    24cc:	1b 8a       	std	Y+19, r1	; 0x13
	IdleTask.cpu_reserve.secs = 0;
    24ce:	1c 8a       	std	Y+20, r1	; 0x14
    24d0:	1d 8a       	std	Y+21, r1	; 0x15
    24d2:	1e 8a       	std	Y+22, r1	; 0x16
    24d4:	1f 8a       	std	Y+23, r1	; 0x17
	IdleTask.cpu_reserve.nano_secs = 0;
    24d6:	18 8e       	std	Y+24, r1	; 0x18
    24d8:	19 8e       	std	Y+25, r1	; 0x19
    24da:	1a 8e       	std	Y+26, r1	; 0x1a
    24dc:	1b 8e       	std	Y+27, r1	; 0x1b
	IdleTask.offset.secs = 0;
    24de:	1c 8e       	std	Y+28, r1	; 0x1c
    24e0:	1d 8e       	std	Y+29, r1	; 0x1d
    24e2:	1e 8e       	std	Y+30, r1	; 0x1e
    24e4:	1f 8e       	std	Y+31, r1	; 0x1f
	IdleTask.offset.nano_secs = 0;
    24e6:	18 a2       	std	Y+32, r1	; 0x20
    24e8:	19 a2       	std	Y+33, r1	; 0x21
    24ea:	1a a2       	std	Y+34, r1	; 0x22
    24ec:	1b a2       	std	Y+35, r1	; 0x23
	IdleTask.FirstActivation = TRUE;
    24ee:	81 e0       	ldi	r24, 0x01	; 1
    24f0:	88 87       	std	Y+8, r24	; 0x08
	IdleTask.Type = IDLE_TASK;
    24f2:	92 e0       	ldi	r25, 0x02	; 2
    24f4:	9a 87       	std	Y+10, r25	; 0x0a
	IdleTask.SchType = PREEMPTIVE;
    24f6:	8b 87       	std	Y+11, r24	; 0x0b
	nrk_activate_task(&IdleTask);
    24f8:	c8 01       	movw	r24, r16
    24fa:	0e 94 08 1b 	call	0x3610	; 0x3610 <nrk_activate_task>
	
}
    24fe:	a3 96       	adiw	r28, 0x23	; 35
    2500:	0f b6       	in	r0, 0x3f	; 63
    2502:	f8 94       	cli
    2504:	de bf       	out	0x3e, r29	; 62
    2506:	0f be       	out	0x3f, r0	; 63
    2508:	cd bf       	out	0x3d, r28	; 61
    250a:	cf 91       	pop	r28
    250c:	df 91       	pop	r29
    250e:	1f 91       	pop	r17
    2510:	0f 91       	pop	r16
    2512:	08 95       	ret

00002514 <nrk_start>:




void nrk_start (void)
{
    2514:	cf 92       	push	r12
    2516:	df 92       	push	r13
    2518:	ff 92       	push	r15
    251a:	0f 93       	push	r16
    251c:	1f 93       	push	r17
    251e:	df 93       	push	r29
    2520:	cf 93       	push	r28
    2522:	00 d0       	rcall	.+0      	; 0x2524 <nrk_start+0x10>
    2524:	cd b7       	in	r28, 0x3d	; 61
    2526:	de b7       	in	r29, 0x3e	; 62
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
	task_ID = nrk_task_TCB[i].task_ID;
	// only check activated tasks
	if(task_ID!=-1)
    2528:	bf ea       	ldi	r27, 0xAF	; 175
    252a:	cb 2e       	mov	r12, r27
    252c:	b4 e0       	ldi	r27, 0x04	; 4
    252e:	db 2e       	mov	r13, r27
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    2530:	90 e0       	ldi	r25, 0x00	; 0
    {
	task_ID = nrk_task_TCB[i].task_ID;
    2532:	f6 01       	movw	r30, r12
    2534:	f0 80       	ld	r15, Z
	// only check activated tasks
	if(task_ID!=-1)
    2536:	ff 2d       	mov	r31, r15
    2538:	ff 3f       	cpi	r31, 0xFF	; 255
    253a:	b1 f0       	breq	.+44     	; 0x2568 <nrk_start+0x54>
    253c:	0f ea       	ldi	r16, 0xAF	; 175
    253e:	14 e0       	ldi	r17, 0x04	; 4
    2540:	20 e0       	ldi	r18, 0x00	; 0
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
		{
			if(i!=j && task_ID==nrk_task_TCB[j].task_ID)
    2542:	92 17       	cp	r25, r18
    2544:	61 f0       	breq	.+24     	; 0x255e <nrk_start+0x4a>
    2546:	f8 01       	movw	r30, r16
    2548:	80 81       	ld	r24, Z
    254a:	f8 16       	cp	r15, r24
    254c:	41 f4       	brne	.+16     	; 0x255e <nrk_start+0x4a>
			{
			nrk_kernel_error_add(NRK_DUP_TASK_ID,task_ID);
    254e:	85 e0       	ldi	r24, 0x05	; 5
    2550:	6f 2d       	mov	r22, r15
    2552:	29 83       	std	Y+1, r18	; 0x01
    2554:	9a 83       	std	Y+2, r25	; 0x02
    2556:	0e 94 96 15 	call	0x2b2c	; 0x2b2c <nrk_kernel_error_add>
    255a:	9a 81       	ldd	r25, Y+2	; 0x02
    255c:	29 81       	ldd	r18, Y+1	; 0x01
    {
	task_ID = nrk_task_TCB[i].task_ID;
	// only check activated tasks
	if(task_ID!=-1)
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
    255e:	2f 5f       	subi	r18, 0xFF	; 255
    2560:	0f 5d       	subi	r16, 0xDF	; 223
    2562:	1f 4f       	sbci	r17, 0xFF	; 255
    2564:	25 30       	cpi	r18, 0x05	; 5
    2566:	69 f7       	brne	.-38     	; 0x2542 <nrk_start+0x2e>
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    2568:	9f 5f       	subi	r25, 0xFF	; 255
    256a:	21 e2       	ldi	r18, 0x21	; 33
    256c:	30 e0       	ldi	r19, 0x00	; 0
    256e:	c2 0e       	add	r12, r18
    2570:	d3 1e       	adc	r13, r19
    2572:	95 30       	cpi	r25, 0x05	; 5
    2574:	f1 f6       	brne	.-68     	; 0x2532 <nrk_start+0x1e>
		}
	}

    }

    task_ID = nrk_get_high_ready_task_ID();	
    2576:	0e 94 f6 19 	call	0x33ec	; 0x33ec <nrk_get_high_ready_task_ID>
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    257a:	99 27       	eor	r25, r25
    257c:	87 fd       	sbrc	r24, 7
    257e:	90 95       	com	r25
    2580:	fc 01       	movw	r30, r24
    2582:	a5 e0       	ldi	r26, 0x05	; 5
    2584:	ee 0f       	add	r30, r30
    2586:	ff 1f       	adc	r31, r31
    2588:	aa 95       	dec	r26
    258a:	e1 f7       	brne	.-8      	; 0x2584 <nrk_start+0x70>
    258c:	e8 0f       	add	r30, r24
    258e:	f9 1f       	adc	r31, r25
    2590:	e9 55       	subi	r30, 0x59	; 89
    2592:	fb 4f       	sbci	r31, 0xFB	; 251
    2594:	82 85       	ldd	r24, Z+10	; 0x0a
    2596:	80 93 64 05 	sts	0x0564, r24
    nrk_high_ready_TCB = nrk_cur_task_TCB = &nrk_task_TCB[task_ID];           
    259a:	f0 93 63 05 	sts	0x0563, r31
    259e:	e0 93 62 05 	sts	0x0562, r30
    25a2:	f0 93 54 05 	sts	0x0554, r31
    25a6:	e0 93 53 05 	sts	0x0553, r30
    nrk_cur_task_prio = nrk_high_ready_prio;
    25aa:	80 93 55 05 	sts	0x0555, r24
    
    //TODO: this way on msp
    // *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    // *stkc = (uint16_t)((uint16_t)_nrk_timer_tick>>8); 
*/
    nrk_target_start();
    25ae:	0e 94 e6 24 	call	0x49cc	; 0x49cc <nrk_target_start>
    nrk_stack_pointer_init(); 
    25b2:	0e 94 d7 24 	call	0x49ae	; 0x49ae <nrk_stack_pointer_init>
    nrk_start_high_ready_task();	
    25b6:	0e 94 33 30 	call	0x6066	; 0x6066 <nrk_start_high_ready_task>
    25ba:	ff cf       	rjmp	.-2      	; 0x25ba <nrk_start+0xa6>

000025bc <nrk_TCB_init>:
    while(1);
}


int8_t nrk_TCB_init (nrk_task_type *Task, NRK_STK *ptos, NRK_STK *pbos, uint16_t stk_size, void *pext, uint16_t opt)
{
    25bc:	ef 92       	push	r14
    25be:	ff 92       	push	r15
    25c0:	0f 93       	push	r16
    25c2:	1f 93       	push	r17
    25c4:	cf 93       	push	r28
    25c6:	df 93       	push	r29
    25c8:	ec 01       	movw	r28, r24
    25ca:	7b 01       	movw	r14, r22
    25cc:	8a 01       	movw	r16, r20
	
    //  Already in critical section so no needenter critical section
    if(Task->Type!=IDLE_TASK)
    25ce:	89 85       	ldd	r24, Y+9	; 0x09
    25d0:	82 30       	cpi	r24, 0x02	; 2
    25d2:	21 f0       	breq	.+8      	; 0x25dc <nrk_TCB_init+0x20>
    	Task->task_ID=nrk_task_init_cnt;
    25d4:	80 91 51 05 	lds	r24, 0x0551
    25d8:	88 83       	st	Y, r24
    25da:	01 c0       	rjmp	.+2      	; 0x25de <nrk_TCB_init+0x22>
    else Task->task_ID=NRK_IDLE_TASK_ID;
    25dc:	18 82       	st	Y, r1

    if(nrk_task_init_cnt>=NRK_MAX_TASKS) nrk_kernel_error_add(NRK_EXTRA_TASK,0);
    25de:	80 91 51 05 	lds	r24, 0x0551
    25e2:	85 30       	cpi	r24, 0x05	; 5
    25e4:	20 f0       	brcs	.+8      	; 0x25ee <nrk_TCB_init+0x32>
    25e6:	87 e0       	ldi	r24, 0x07	; 7
    25e8:	60 e0       	ldi	r22, 0x00	; 0
    25ea:	0e 94 96 15 	call	0x2b2c	; 0x2b2c <nrk_kernel_error_add>
    if(Task->Type!=IDLE_TASK) nrk_task_init_cnt++; 
    25ee:	89 85       	ldd	r24, Y+9	; 0x09
    25f0:	82 30       	cpi	r24, 0x02	; 2
    25f2:	29 f0       	breq	.+10     	; 0x25fe <nrk_TCB_init+0x42>
    25f4:	80 91 51 05 	lds	r24, 0x0551
    25f8:	8f 5f       	subi	r24, 0xFF	; 255
    25fa:	80 93 51 05 	sts	0x0551, r24
    if(nrk_task_init_cnt==NRK_IDLE_TASK_ID) nrk_task_init_cnt++;
    25fe:	80 91 51 05 	lds	r24, 0x0551
    2602:	88 23       	and	r24, r24
    2604:	19 f4       	brne	.+6      	; 0x260c <nrk_TCB_init+0x50>
    2606:	81 e0       	ldi	r24, 0x01	; 1
    2608:	80 93 51 05 	sts	0x0551, r24
    //initialize member of TCB structure
    nrk_task_TCB[Task->task_ID].OSTaskStkPtr = ptos;
    260c:	88 81       	ld	r24, Y
    260e:	99 27       	eor	r25, r25
    2610:	87 fd       	sbrc	r24, 7
    2612:	90 95       	com	r25
    2614:	fc 01       	movw	r30, r24
    2616:	a5 e0       	ldi	r26, 0x05	; 5
    2618:	ee 0f       	add	r30, r30
    261a:	ff 1f       	adc	r31, r31
    261c:	aa 95       	dec	r26
    261e:	e1 f7       	brne	.-8      	; 0x2618 <nrk_TCB_init+0x5c>
    2620:	e8 0f       	add	r30, r24
    2622:	f9 1f       	adc	r31, r25
    2624:	e9 55       	subi	r30, 0x59	; 89
    2626:	fb 4f       	sbci	r31, 0xFB	; 251
    2628:	f1 82       	std	Z+1, r15	; 0x01
    262a:	e0 82       	st	Z, r14
    nrk_task_TCB[Task->task_ID].task_prio = Task->prio;
    262c:	88 85       	ldd	r24, Y+8	; 0x08
    262e:	82 87       	std	Z+10, r24	; 0x0a
    nrk_task_TCB[Task->task_ID].task_state = SUSPENDED;
    2630:	88 81       	ld	r24, Y
    2632:	99 27       	eor	r25, r25
    2634:	87 fd       	sbrc	r24, 7
    2636:	90 95       	com	r25
    2638:	fc 01       	movw	r30, r24
    263a:	75 e0       	ldi	r23, 0x05	; 5
    263c:	ee 0f       	add	r30, r30
    263e:	ff 1f       	adc	r31, r31
    2640:	7a 95       	dec	r23
    2642:	e1 f7       	brne	.-8      	; 0x263c <nrk_TCB_init+0x80>
    2644:	e8 0f       	add	r30, r24
    2646:	f9 1f       	adc	r31, r25
    2648:	e9 55       	subi	r30, 0x59	; 89
    264a:	fb 4f       	sbci	r31, 0xFB	; 251
    264c:	83 e0       	ldi	r24, 0x03	; 3
    264e:	81 87       	std	Z+9, r24	; 0x09
    
    nrk_task_TCB[Task->task_ID].task_ID = Task->task_ID;
    2650:	28 81       	ld	r18, Y
    2652:	82 2f       	mov	r24, r18
    2654:	99 27       	eor	r25, r25
    2656:	87 fd       	sbrc	r24, 7
    2658:	90 95       	com	r25
    265a:	fc 01       	movw	r30, r24
    265c:	65 e0       	ldi	r22, 0x05	; 5
    265e:	ee 0f       	add	r30, r30
    2660:	ff 1f       	adc	r31, r31
    2662:	6a 95       	dec	r22
    2664:	e1 f7       	brne	.-8      	; 0x265e <nrk_TCB_init+0xa2>
    2666:	e8 0f       	add	r30, r24
    2668:	f9 1f       	adc	r31, r25
    266a:	e9 55       	subi	r30, 0x59	; 89
    266c:	fb 4f       	sbci	r31, 0xFB	; 251
    266e:	20 87       	std	Z+8, r18	; 0x08
    nrk_task_TCB[Task->task_ID].suspend_flag = 0;
    2670:	88 81       	ld	r24, Y
    2672:	99 27       	eor	r25, r25
    2674:	87 fd       	sbrc	r24, 7
    2676:	90 95       	com	r25
    2678:	7c 01       	movw	r14, r24
    267a:	55 e0       	ldi	r21, 0x05	; 5
    267c:	ee 0c       	add	r14, r14
    267e:	ff 1c       	adc	r15, r15
    2680:	5a 95       	dec	r21
    2682:	e1 f7       	brne	.-8      	; 0x267c <nrk_TCB_init+0xc0>
    2684:	e8 0e       	add	r14, r24
    2686:	f9 1e       	adc	r15, r25
    2688:	87 ea       	ldi	r24, 0xA7	; 167
    268a:	94 e0       	ldi	r25, 0x04	; 4
    268c:	e8 0e       	add	r14, r24
    268e:	f9 1e       	adc	r15, r25
    2690:	f7 01       	movw	r30, r14
    2692:	15 82       	std	Z+5, r1	; 0x05
    nrk_task_TCB[Task->task_ID].period= _nrk_time_to_ticks( &(Task->period) );
    2694:	ce 01       	movw	r24, r28
    2696:	0b 96       	adiw	r24, 0x0b	; 11
    2698:	0e 94 d1 1e 	call	0x3da2	; 0x3da2 <_nrk_time_to_ticks>
    269c:	f7 01       	movw	r30, r14
    269e:	94 8f       	std	Z+28, r25	; 0x1c
    26a0:	83 8f       	std	Z+27, r24	; 0x1b
    if(Task->period.secs > 61) nrk_kernel_error_add(NRK_PERIOD_OVERFLOW,Task->task_ID);
    26a2:	8b 85       	ldd	r24, Y+11	; 0x0b
    26a4:	9c 85       	ldd	r25, Y+12	; 0x0c
    26a6:	ad 85       	ldd	r26, Y+13	; 0x0d
    26a8:	be 85       	ldd	r27, Y+14	; 0x0e
    26aa:	8e 33       	cpi	r24, 0x3E	; 62
    26ac:	91 05       	cpc	r25, r1
    26ae:	a1 05       	cpc	r26, r1
    26b0:	b1 05       	cpc	r27, r1
    26b2:	20 f0       	brcs	.+8      	; 0x26bc <nrk_TCB_init+0x100>
    26b4:	86 e1       	ldi	r24, 0x16	; 22
    26b6:	68 81       	ld	r22, Y
    26b8:	0e 94 96 15 	call	0x2b2c	; 0x2b2c <nrk_kernel_error_add>
    nrk_task_TCB[Task->task_ID].next_wakeup= _nrk_time_to_ticks( &(Task->offset));
    26bc:	e8 80       	ld	r14, Y
    26be:	ff 24       	eor	r15, r15
    26c0:	e7 fc       	sbrc	r14, 7
    26c2:	f0 94       	com	r15
    26c4:	ce 01       	movw	r24, r28
    26c6:	4b 96       	adiw	r24, 0x1b	; 27
    26c8:	0e 94 d1 1e 	call	0x3da2	; 0x3da2 <_nrk_time_to_ticks>
    26cc:	f7 01       	movw	r30, r14
    26ce:	45 e0       	ldi	r20, 0x05	; 5
    26d0:	ee 0f       	add	r30, r30
    26d2:	ff 1f       	adc	r31, r31
    26d4:	4a 95       	dec	r20
    26d6:	e1 f7       	brne	.-8      	; 0x26d0 <nrk_TCB_init+0x114>
    26d8:	ee 0d       	add	r30, r14
    26da:	ff 1d       	adc	r31, r15
    26dc:	e9 55       	subi	r30, 0x59	; 89
    26de:	fb 4f       	sbci	r31, 0xFB	; 251
    26e0:	96 8b       	std	Z+22, r25	; 0x16
    26e2:	85 8b       	std	Z+21, r24	; 0x15
    nrk_task_TCB[Task->task_ID].next_period= nrk_task_TCB[Task->task_ID].period+nrk_task_TCB[Task->task_ID].next_wakeup;
    26e4:	88 81       	ld	r24, Y
    26e6:	99 27       	eor	r25, r25
    26e8:	87 fd       	sbrc	r24, 7
    26ea:	90 95       	com	r25
    26ec:	7c 01       	movw	r14, r24
    26ee:	35 e0       	ldi	r19, 0x05	; 5
    26f0:	ee 0c       	add	r14, r14
    26f2:	ff 1c       	adc	r15, r15
    26f4:	3a 95       	dec	r19
    26f6:	e1 f7       	brne	.-8      	; 0x26f0 <nrk_TCB_init+0x134>
    26f8:	e8 0e       	add	r14, r24
    26fa:	f9 1e       	adc	r15, r25
    26fc:	87 ea       	ldi	r24, 0xA7	; 167
    26fe:	94 e0       	ldi	r25, 0x04	; 4
    2700:	e8 0e       	add	r14, r24
    2702:	f9 1e       	adc	r15, r25
    2704:	f7 01       	movw	r30, r14
    2706:	85 89       	ldd	r24, Z+21	; 0x15
    2708:	96 89       	ldd	r25, Z+22	; 0x16
    270a:	23 8d       	ldd	r18, Z+27	; 0x1b
    270c:	34 8d       	ldd	r19, Z+28	; 0x1c
    270e:	82 0f       	add	r24, r18
    2710:	93 1f       	adc	r25, r19
    2712:	90 8f       	std	Z+24, r25	; 0x18
    2714:	87 8b       	std	Z+23, r24	; 0x17
    nrk_task_TCB[Task->task_ID].cpu_reserve= _nrk_time_to_ticks(&(Task->cpu_reserve));
    2716:	ce 01       	movw	r24, r28
    2718:	43 96       	adiw	r24, 0x13	; 19
    271a:	0e 94 d1 1e 	call	0x3da2	; 0x3da2 <_nrk_time_to_ticks>
    271e:	f7 01       	movw	r30, r14
    2720:	96 8f       	std	Z+30, r25	; 0x1e
    2722:	85 8f       	std	Z+29, r24	; 0x1d
    nrk_task_TCB[Task->task_ID].cpu_remaining = nrk_task_TCB[Task->task_ID].cpu_reserve;
    2724:	88 81       	ld	r24, Y
    2726:	99 27       	eor	r25, r25
    2728:	87 fd       	sbrc	r24, 7
    272a:	90 95       	com	r25
    272c:	fc 01       	movw	r30, r24
    272e:	25 e0       	ldi	r18, 0x05	; 5
    2730:	ee 0f       	add	r30, r30
    2732:	ff 1f       	adc	r31, r31
    2734:	2a 95       	dec	r18
    2736:	e1 f7       	brne	.-8      	; 0x2730 <nrk_TCB_init+0x174>
    2738:	e8 0f       	add	r30, r24
    273a:	f9 1f       	adc	r31, r25
    273c:	e9 55       	subi	r30, 0x59	; 89
    273e:	fb 4f       	sbci	r31, 0xFB	; 251
    2740:	85 8d       	ldd	r24, Z+29	; 0x1d
    2742:	96 8d       	ldd	r25, Z+30	; 0x1e
    2744:	92 8f       	std	Z+26, r25	; 0x1a
    2746:	81 8f       	std	Z+25, r24	; 0x19
    nrk_task_TCB[Task->task_ID].num_periods = 1;
    2748:	81 e0       	ldi	r24, 0x01	; 1
    274a:	90 e0       	ldi	r25, 0x00	; 0
    274c:	90 a3       	std	Z+32, r25	; 0x20
    274e:	87 8f       	std	Z+31, r24	; 0x1f
    nrk_task_TCB[Task->task_ID].OSTCBStkBottom = pbos;
    2750:	13 83       	std	Z+3, r17	; 0x03
    2752:	02 83       	std	Z+2, r16	; 0x02
    nrk_task_TCB[Task->task_ID].errno= NRK_OK;
    2754:	81 e0       	ldi	r24, 0x01	; 1
    2756:	84 87       	std	Z+12, r24	; 0x0c
	         

			
    return NRK_OK;

}
    2758:	df 91       	pop	r29
    275a:	cf 91       	pop	r28
    275c:	1f 91       	pop	r17
    275e:	0f 91       	pop	r16
    2760:	ff 90       	pop	r15
    2762:	ef 90       	pop	r14
    2764:	08 95       	ret

00002766 <_nrk_timer_tick>:
void _nrk_timer_tick(void)
{
	// want to do something before the scheduler gets called? 
	// Go ahead and put it here...

	_nrk_scheduler();
    2766:	0e 94 3b 20 	call	0x4076	; 0x4076 <_nrk_scheduler>

  	return;
}
    276a:	08 95       	ret

0000276c <nrk_version>:


uint16_t nrk_version (void)
{
    return (NRK_VERSION);
}
    276c:	85 e6       	ldi	r24, 0x65	; 101
    276e:	90 e0       	ldi	r25, 0x00	; 0
    2770:	08 95       	ret

00002772 <_nrk_errno_set>:
void blink_morse_code_error( uint8_t number );


void _nrk_errno_set (NRK_ERRNO error_code)
{
    nrk_cur_task_TCB->errno = error_code;
    2772:	e0 91 62 05 	lds	r30, 0x0562
    2776:	f0 91 63 05 	lds	r31, 0x0563
    277a:	84 87       	std	Z+12, r24	; 0x0c
}
    277c:	08 95       	ret

0000277e <nrk_errno_get>:

uint8_t nrk_errno_get ()
{
    return nrk_cur_task_TCB->errno;
    277e:	e0 91 62 05 	lds	r30, 0x0562
    2782:	f0 91 63 05 	lds	r31, 0x0563
}
    2786:	84 85       	ldd	r24, Z+12	; 0x0c
    2788:	08 95       	ret

0000278a <nrk_error_get>:
}


uint8_t nrk_error_get (uint8_t * task_id, uint8_t * code)
{
    if (error_num == 0)
    278a:	20 91 e6 03 	lds	r18, 0x03E6
    278e:	22 23       	and	r18, r18
    2790:	41 f0       	breq	.+16     	; 0x27a2 <nrk_error_get+0x18>
        return 0;
    *code = error_num;
    2792:	fb 01       	movw	r30, r22
    2794:	20 83       	st	Z, r18
    *task_id = error_task;
    2796:	20 91 b9 02 	lds	r18, 0x02B9
    279a:	fc 01       	movw	r30, r24
    279c:	20 83       	st	Z, r18
    return 1;
    279e:	81 e0       	ldi	r24, 0x01	; 1
    27a0:	08 95       	ret


uint8_t nrk_error_get (uint8_t * task_id, uint8_t * code)
{
    if (error_num == 0)
        return 0;
    27a2:	80 e0       	ldi	r24, 0x00	; 0
    *code = error_num;
    *task_id = error_task;
    return 1;
}
    27a4:	08 95       	ret

000027a6 <pause>:
    }

}

void pause()
{
    27a6:	df 93       	push	r29
    27a8:	cf 93       	push	r28
    27aa:	0f 92       	push	r0
    27ac:	cd b7       	in	r28, 0x3d	; 61
    27ae:	de b7       	in	r29, 0x3e	; 62
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    27b0:	19 82       	std	Y+1, r1	; 0x01
    27b2:	07 c0       	rjmp	.+14     	; 0x27c2 <pause+0x1c>
        nrk_spin_wait_us (2000);
    27b4:	80 ed       	ldi	r24, 0xD0	; 208
    27b6:	97 e0       	ldi	r25, 0x07	; 7
    27b8:	0e 94 78 22 	call	0x44f0	; 0x44f0 <nrk_spin_wait_us>
}

void pause()
{
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    27bc:	89 81       	ldd	r24, Y+1	; 0x01
    27be:	8f 5f       	subi	r24, 0xFF	; 255
    27c0:	89 83       	std	Y+1, r24	; 0x01
    27c2:	89 81       	ldd	r24, Y+1	; 0x01
    27c4:	84 36       	cpi	r24, 0x64	; 100
    27c6:	b0 f3       	brcs	.-20     	; 0x27b4 <pause+0xe>
        nrk_spin_wait_us (2000);
}
    27c8:	0f 90       	pop	r0
    27ca:	cf 91       	pop	r28
    27cc:	df 91       	pop	r29
    27ce:	08 95       	ret

000027d0 <blink_dot>:
    pause();
}

void blink_dot()
{
    nrk_led_set(GREEN_LED);
    27d0:	81 e0       	ldi	r24, 0x01	; 1
    27d2:	90 e0       	ldi	r25, 0x00	; 0
    27d4:	0e 94 af 10 	call	0x215e	; 0x215e <nrk_led_set>
    pause();
    27d8:	0e 94 d3 13 	call	0x27a6	; 0x27a6 <pause>
    nrk_led_clr(GREEN_LED);
    27dc:	81 e0       	ldi	r24, 0x01	; 1
    27de:	90 e0       	ldi	r25, 0x00	; 0
    27e0:	0e 94 78 10 	call	0x20f0	; 0x20f0 <nrk_led_clr>
    pause();
    27e4:	0e 94 d3 13 	call	0x27a6	; 0x27a6 <pause>
}
    27e8:	08 95       	ret

000027ea <blink_dash>:
    return t;
}

void blink_dash()
{
    nrk_led_set (GREEN_LED);
    27ea:	81 e0       	ldi	r24, 0x01	; 1
    27ec:	90 e0       	ldi	r25, 0x00	; 0
    27ee:	0e 94 af 10 	call	0x215e	; 0x215e <nrk_led_set>
    pause();
    27f2:	0e 94 d3 13 	call	0x27a6	; 0x27a6 <pause>
    pause();
    27f6:	0e 94 d3 13 	call	0x27a6	; 0x27a6 <pause>
    pause();
    27fa:	0e 94 d3 13 	call	0x27a6	; 0x27a6 <pause>
    nrk_led_clr(GREEN_LED);
    27fe:	81 e0       	ldi	r24, 0x01	; 1
    2800:	90 e0       	ldi	r25, 0x00	; 0
    2802:	0e 94 78 10 	call	0x20f0	; 0x20f0 <nrk_led_clr>
    pause();
    2806:	0e 94 d3 13 	call	0x27a6	; 0x27a6 <pause>
}
    280a:	08 95       	ret

0000280c <blink_morse_code_error>:
    pause();
}


void blink_morse_code_error( uint8_t number )
{
    280c:	ff 92       	push	r15
    280e:	0f 93       	push	r16
    2810:	1f 93       	push	r17
    2812:	df 93       	push	r29
    2814:	cf 93       	push	r28
    2816:	00 d0       	rcall	.+0      	; 0x2818 <blink_morse_code_error+0xc>
    2818:	0f 92       	push	r0
    281a:	cd b7       	in	r28, 0x3d	; 61
    281c:	de b7       	in	r29, 0x3e	; 62
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );
    281e:	00 d0       	rcall	.+0      	; 0x2820 <blink_morse_code_error+0x14>
    2820:	00 d0       	rcall	.+0      	; 0x2822 <blink_morse_code_error+0x16>
    2822:	00 d0       	rcall	.+0      	; 0x2824 <blink_morse_code_error+0x18>
    2824:	ed b7       	in	r30, 0x3d	; 61
    2826:	fe b7       	in	r31, 0x3e	; 62
    2828:	31 96       	adiw	r30, 0x01	; 1
    282a:	8e 01       	movw	r16, r28
    282c:	0f 5f       	subi	r16, 0xFF	; 255
    282e:	1f 4f       	sbci	r17, 0xFF	; 255
    2830:	ad b7       	in	r26, 0x3d	; 61
    2832:	be b7       	in	r27, 0x3e	; 62
    2834:	12 96       	adiw	r26, 0x02	; 2
    2836:	1c 93       	st	X, r17
    2838:	0e 93       	st	-X, r16
    283a:	11 97       	sbiw	r26, 0x01	; 1
    283c:	20 e4       	ldi	r18, 0x40	; 64
    283e:	31 e0       	ldi	r19, 0x01	; 1
    2840:	33 83       	std	Z+3, r19	; 0x03
    2842:	22 83       	std	Z+2, r18	; 0x02
    2844:	84 83       	std	Z+4, r24	; 0x04
    2846:	15 82       	std	Z+5, r1	; 0x05
    2848:	0e 94 56 40 	call	0x80ac	; 0x80ac <sprintf>

    for(i=0; i<strlen(str); i++ )
    284c:	ed b7       	in	r30, 0x3d	; 61
    284e:	fe b7       	in	r31, 0x3e	; 62
    2850:	36 96       	adiw	r30, 0x06	; 6
    2852:	0f b6       	in	r0, 0x3f	; 63
    2854:	f8 94       	cli
    2856:	fe bf       	out	0x3e, r31	; 62
    2858:	0f be       	out	0x3f, r0	; 63
    285a:	ed bf       	out	0x3d, r30	; 61
    285c:	ff 24       	eor	r15, r15
    285e:	72 c0       	rjmp	.+228    	; 0x2944 <blink_morse_code_error+0x138>
    {
        switch( str[i])
    2860:	80 0f       	add	r24, r16
    2862:	91 1f       	adc	r25, r17
    2864:	dc 01       	movw	r26, r24
    2866:	8c 91       	ld	r24, X
    2868:	84 33       	cpi	r24, 0x34	; 52
    286a:	d1 f1       	breq	.+116    	; 0x28e0 <blink_morse_code_error+0xd4>
    286c:	85 33       	cpi	r24, 0x35	; 53
    286e:	70 f4       	brcc	.+28     	; 0x288c <blink_morse_code_error+0x80>
    2870:	81 33       	cpi	r24, 0x31	; 49
    2872:	f9 f0       	breq	.+62     	; 0x28b2 <blink_morse_code_error+0xa6>
    2874:	82 33       	cpi	r24, 0x32	; 50
    2876:	20 f4       	brcc	.+8      	; 0x2880 <blink_morse_code_error+0x74>
    2878:	80 33       	cpi	r24, 0x30	; 48
    287a:	09 f0       	breq	.+2      	; 0x287e <blink_morse_code_error+0x72>
    287c:	5c c0       	rjmp	.+184    	; 0x2936 <blink_morse_code_error+0x12a>
    287e:	16 c0       	rjmp	.+44     	; 0x28ac <blink_morse_code_error+0xa0>
    2880:	82 33       	cpi	r24, 0x32	; 50
    2882:	11 f1       	breq	.+68     	; 0x28c8 <blink_morse_code_error+0xbc>
    2884:	83 33       	cpi	r24, 0x33	; 51
    2886:	09 f0       	breq	.+2      	; 0x288a <blink_morse_code_error+0x7e>
    2888:	56 c0       	rjmp	.+172    	; 0x2936 <blink_morse_code_error+0x12a>
    288a:	23 c0       	rjmp	.+70     	; 0x28d2 <blink_morse_code_error+0xc6>
    288c:	87 33       	cpi	r24, 0x37	; 55
    288e:	c9 f1       	breq	.+114    	; 0x2902 <blink_morse_code_error+0xf6>
    2890:	88 33       	cpi	r24, 0x38	; 56
    2892:	30 f4       	brcc	.+12     	; 0x28a0 <blink_morse_code_error+0x94>
    2894:	85 33       	cpi	r24, 0x35	; 53
    2896:	69 f1       	breq	.+90     	; 0x28f2 <blink_morse_code_error+0xe6>
    2898:	86 33       	cpi	r24, 0x36	; 54
    289a:	09 f0       	breq	.+2      	; 0x289e <blink_morse_code_error+0x92>
    289c:	4c c0       	rjmp	.+152    	; 0x2936 <blink_morse_code_error+0x12a>
    289e:	2c c0       	rjmp	.+88     	; 0x28f8 <blink_morse_code_error+0xec>
    28a0:	88 33       	cpi	r24, 0x38	; 56
    28a2:	b1 f1       	breq	.+108    	; 0x2910 <blink_morse_code_error+0x104>
    28a4:	89 33       	cpi	r24, 0x39	; 57
    28a6:	09 f0       	breq	.+2      	; 0x28aa <blink_morse_code_error+0x9e>
    28a8:	46 c0       	rjmp	.+140    	; 0x2936 <blink_morse_code_error+0x12a>
    28aa:	3b c0       	rjmp	.+118    	; 0x2922 <blink_morse_code_error+0x116>
        {
        case '0':
            blink_dash();
    28ac:	0e 94 f5 13 	call	0x27ea	; 0x27ea <blink_dash>
    28b0:	02 c0       	rjmp	.+4      	; 0x28b6 <blink_morse_code_error+0xaa>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '1':
            blink_dot();
    28b2:	0e 94 e8 13 	call	0x27d0	; 0x27d0 <blink_dot>
            blink_dash();
    28b6:	0e 94 f5 13 	call	0x27ea	; 0x27ea <blink_dash>
            blink_dash();
    28ba:	0e 94 f5 13 	call	0x27ea	; 0x27ea <blink_dash>
            blink_dash();
    28be:	0e 94 f5 13 	call	0x27ea	; 0x27ea <blink_dash>
            blink_dash();
    28c2:	0e 94 f5 13 	call	0x27ea	; 0x27ea <blink_dash>
            break;
    28c6:	37 c0       	rjmp	.+110    	; 0x2936 <blink_morse_code_error+0x12a>
        case '2':
            blink_dot();
    28c8:	0e 94 e8 13 	call	0x27d0	; 0x27d0 <blink_dot>
            blink_dot();
    28cc:	0e 94 e8 13 	call	0x27d0	; 0x27d0 <blink_dot>
    28d0:	f4 cf       	rjmp	.-24     	; 0x28ba <blink_morse_code_error+0xae>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '3':
            blink_dot();
    28d2:	0e 94 e8 13 	call	0x27d0	; 0x27d0 <blink_dot>
            blink_dot();
    28d6:	0e 94 e8 13 	call	0x27d0	; 0x27d0 <blink_dot>
            blink_dot();
    28da:	0e 94 e8 13 	call	0x27d0	; 0x27d0 <blink_dot>
    28de:	ef cf       	rjmp	.-34     	; 0x28be <blink_morse_code_error+0xb2>
            blink_dash();
            blink_dash();
            break;
        case '4':
            blink_dot();
    28e0:	0e 94 e8 13 	call	0x27d0	; 0x27d0 <blink_dot>
            blink_dot();
    28e4:	0e 94 e8 13 	call	0x27d0	; 0x27d0 <blink_dot>
            blink_dot();
    28e8:	0e 94 e8 13 	call	0x27d0	; 0x27d0 <blink_dot>
            blink_dot();
    28ec:	0e 94 e8 13 	call	0x27d0	; 0x27d0 <blink_dot>
    28f0:	e8 cf       	rjmp	.-48     	; 0x28c2 <blink_morse_code_error+0xb6>
            blink_dash();
            break;
        case '5':
            blink_dot();
    28f2:	0e 94 e8 13 	call	0x27d0	; 0x27d0 <blink_dot>
    28f6:	02 c0       	rjmp	.+4      	; 0x28fc <blink_morse_code_error+0xf0>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '6':
            blink_dash();
    28f8:	0e 94 f5 13 	call	0x27ea	; 0x27ea <blink_dash>
            blink_dot();
    28fc:	0e 94 e8 13 	call	0x27d0	; 0x27d0 <blink_dot>
    2900:	04 c0       	rjmp	.+8      	; 0x290a <blink_morse_code_error+0xfe>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '7':
            blink_dash();
    2902:	0e 94 f5 13 	call	0x27ea	; 0x27ea <blink_dash>
            blink_dash();
    2906:	0e 94 f5 13 	call	0x27ea	; 0x27ea <blink_dash>
            blink_dot();
    290a:	0e 94 e8 13 	call	0x27d0	; 0x27d0 <blink_dot>
    290e:	06 c0       	rjmp	.+12     	; 0x291c <blink_morse_code_error+0x110>
            blink_dot();
            blink_dot();
            break;
        case '8':
            blink_dash();
    2910:	0e 94 f5 13 	call	0x27ea	; 0x27ea <blink_dash>
            blink_dash();
    2914:	0e 94 f5 13 	call	0x27ea	; 0x27ea <blink_dash>
            blink_dash();
    2918:	0e 94 f5 13 	call	0x27ea	; 0x27ea <blink_dash>
            blink_dot();
    291c:	0e 94 e8 13 	call	0x27d0	; 0x27d0 <blink_dot>
    2920:	08 c0       	rjmp	.+16     	; 0x2932 <blink_morse_code_error+0x126>
            blink_dot();
            break;
        case '9':
            blink_dash();
    2922:	0e 94 f5 13 	call	0x27ea	; 0x27ea <blink_dash>
            blink_dash();
    2926:	0e 94 f5 13 	call	0x27ea	; 0x27ea <blink_dash>
            blink_dash();
    292a:	0e 94 f5 13 	call	0x27ea	; 0x27ea <blink_dash>
            blink_dash();
    292e:	0e 94 f5 13 	call	0x27ea	; 0x27ea <blink_dash>
            blink_dot();
    2932:	0e 94 e8 13 	call	0x27d0	; 0x27d0 <blink_dot>
            break;
        }
        pause();
    2936:	0e 94 d3 13 	call	0x27a6	; 0x27a6 <pause>
        pause();
    293a:	0e 94 d3 13 	call	0x27a6	; 0x27a6 <pause>
        pause();
    293e:	0e 94 d3 13 	call	0x27a6	; 0x27a6 <pause>
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );

    for(i=0; i<strlen(str); i++ )
    2942:	f3 94       	inc	r15
    2944:	f8 01       	movw	r30, r16
    2946:	01 90       	ld	r0, Z+
    2948:	00 20       	and	r0, r0
    294a:	e9 f7       	brne	.-6      	; 0x2946 <blink_morse_code_error+0x13a>
    294c:	31 97       	sbiw	r30, 0x01	; 1
    294e:	e0 1b       	sub	r30, r16
    2950:	f1 0b       	sbc	r31, r17
    2952:	8f 2d       	mov	r24, r15
    2954:	90 e0       	ldi	r25, 0x00	; 0
    2956:	8e 17       	cp	r24, r30
    2958:	9f 07       	cpc	r25, r31
    295a:	08 f4       	brcc	.+2      	; 0x295e <blink_morse_code_error+0x152>
    295c:	81 cf       	rjmp	.-254    	; 0x2860 <blink_morse_code_error+0x54>
        pause();
        pause();
        pause();
    }

}
    295e:	0f 90       	pop	r0
    2960:	0f 90       	pop	r0
    2962:	0f 90       	pop	r0
    2964:	cf 91       	pop	r28
    2966:	df 91       	pop	r29
    2968:	1f 91       	pop	r17
    296a:	0f 91       	pop	r16
    296c:	ff 90       	pop	r15
    296e:	08 95       	ret

00002970 <nrk_error_print>:
    *task_id = error_task;
    return 1;
}

int8_t nrk_error_print ()
{
    2970:	0f 93       	push	r16
    2972:	1f 93       	push	r17
    int8_t t=0,i=0;
    if (error_num == 0)
    2974:	80 91 e6 03 	lds	r24, 0x03E6
    2978:	88 23       	and	r24, r24
    297a:	19 f4       	brne	.+6      	; 0x2982 <nrk_error_print+0x12>
    }

#endif  /*  */
    error_num = 0;
    return t;
}
    297c:	1f 91       	pop	r17
    297e:	0f 91       	pop	r16
    2980:	08 95       	ret
    int8_t t=0,i=0;
    if (error_num == 0)
        return 0;

#ifdef NRK_HALT_ON_ERROR
    nrk_int_disable ();
    2982:	0e 94 c2 11 	call	0x2384	; 0x2384 <nrk_int_disable>
#ifdef NRK_WATCHDOG
    nrk_watchdog_disable();
    2986:	0e 94 46 24 	call	0x488c	; 0x488c <nrk_watchdog_disable>
#endif
#endif

#ifndef NRK_REBOOT_ON_ERROR
    nrk_int_disable ();
    298a:	0e 94 c2 11 	call	0x2384	; 0x2384 <nrk_int_disable>
    while (1)
    {

#endif

        nrk_kprintf (PSTR ("*NRK ERROR("));
    298e:	86 e6       	ldi	r24, 0x66	; 102
    2990:	93 e0       	ldi	r25, 0x03	; 3
    2992:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <nrk_kprintf>
        printf ("%d", error_task);
    2996:	00 d0       	rcall	.+0      	; 0x2998 <nrk_error_print+0x28>
    2998:	00 d0       	rcall	.+0      	; 0x299a <nrk_error_print+0x2a>
    299a:	ed b7       	in	r30, 0x3d	; 61
    299c:	fe b7       	in	r31, 0x3e	; 62
    299e:	31 96       	adiw	r30, 0x01	; 1
    29a0:	80 e4       	ldi	r24, 0x40	; 64
    29a2:	91 e0       	ldi	r25, 0x01	; 1
    29a4:	ad b7       	in	r26, 0x3d	; 61
    29a6:	be b7       	in	r27, 0x3e	; 62
    29a8:	12 96       	adiw	r26, 0x02	; 2
    29aa:	9c 93       	st	X, r25
    29ac:	8e 93       	st	-X, r24
    29ae:	11 97       	sbiw	r26, 0x01	; 1
    29b0:	80 91 b9 02 	lds	r24, 0x02B9
    29b4:	82 83       	std	Z+2, r24	; 0x02
    29b6:	13 82       	std	Z+3, r1	; 0x03
    29b8:	0e 94 0d 40 	call	0x801a	; 0x801a <printf>
        nrk_kprintf (PSTR ("): "));
    29bc:	0f 90       	pop	r0
    29be:	0f 90       	pop	r0
    29c0:	0f 90       	pop	r0
    29c2:	0f 90       	pop	r0
    29c4:	82 e6       	ldi	r24, 0x62	; 98
    29c6:	93 e0       	ldi	r25, 0x03	; 3
    29c8:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <nrk_kprintf>
        if (error_num > NRK_NUM_ERRORS)
    29cc:	80 91 e6 03 	lds	r24, 0x03E6
    29d0:	88 31       	cpi	r24, 0x18	; 24
    29d2:	10 f0       	brcs	.+4      	; 0x29d8 <nrk_error_print+0x68>
            error_num = NRK_UNKOWN;
    29d4:	10 92 e6 03 	sts	0x03E6, r1
        switch (error_num)
    29d8:	80 91 e6 03 	lds	r24, 0x03E6
    29dc:	90 e0       	ldi	r25, 0x00	; 0
    29de:	01 97       	sbiw	r24, 0x01	; 1
    29e0:	86 31       	cpi	r24, 0x16	; 22
    29e2:	91 05       	cpc	r25, r1
    29e4:	08 f0       	brcs	.+2      	; 0x29e8 <nrk_error_print+0x78>
    29e6:	4b c0       	rjmp	.+150    	; 0x2a7e <nrk_error_print+0x10e>
    29e8:	8a 5b       	subi	r24, 0xBA	; 186
    29ea:	9f 4f       	sbci	r25, 0xFF	; 255
    29ec:	fc 01       	movw	r30, r24
    29ee:	ee 0f       	add	r30, r30
    29f0:	ff 1f       	adc	r31, r31
    29f2:	05 90       	lpm	r0, Z+
    29f4:	f4 91       	lpm	r31, Z+
    29f6:	e0 2d       	mov	r30, r0
    29f8:	09 94       	ijmp
        {
        case NRK_PERIOD_OVERFLOW:
            nrk_kprintf (PSTR ("Task period too large. Period must be less than 61 seconds."));
    29fa:	86 e2       	ldi	r24, 0x26	; 38
    29fc:	93 e0       	ldi	r25, 0x03	; 3
    29fe:	41 c0       	rjmp	.+130    	; 0x2a82 <nrk_error_print+0x112>
            break;
        case NRK_STACK_TOO_SMALL:
            nrk_kprintf (PSTR ("Stack was not defined as large enough!"));
    2a00:	8f ef       	ldi	r24, 0xFF	; 255
    2a02:	92 e0       	ldi	r25, 0x02	; 2
    2a04:	3e c0       	rjmp	.+124    	; 0x2a82 <nrk_error_print+0x112>
            break;
        case NRK_STACK_OVERFLOW:
            nrk_kprintf (PSTR ("Task Stack Overflow"));
    2a06:	8b ee       	ldi	r24, 0xEB	; 235
    2a08:	92 e0       	ldi	r25, 0x02	; 2
    2a0a:	3b c0       	rjmp	.+118    	; 0x2a82 <nrk_error_print+0x112>
            break;
        case NRK_INVALID_STACK_POINTER:
            nrk_kprintf (PSTR ("Invalid Stack Pointer"));
    2a0c:	85 ed       	ldi	r24, 0xD5	; 213
    2a0e:	92 e0       	ldi	r25, 0x02	; 2
    2a10:	38 c0       	rjmp	.+112    	; 0x2a82 <nrk_error_print+0x112>
            break;
        case NRK_RESERVE_ERROR:
            nrk_kprintf (PSTR ("Reserve Error in Scheduler"));
    2a12:	8a eb       	ldi	r24, 0xBA	; 186
    2a14:	92 e0       	ldi	r25, 0x02	; 2
    2a16:	35 c0       	rjmp	.+106    	; 0x2a82 <nrk_error_print+0x112>
            break;
        case NRK_RESERVE_VIOLATED:
            nrk_kprintf (PSTR ("Task Reserve Violated"));
    2a18:	84 ea       	ldi	r24, 0xA4	; 164
    2a1a:	92 e0       	ldi	r25, 0x02	; 2
    2a1c:	32 c0       	rjmp	.+100    	; 0x2a82 <nrk_error_print+0x112>
            break;
        case NRK_WAKEUP_MISSED:
            nrk_kprintf (PSTR ("Scheduler Missed Wakeup"));
    2a1e:	8c e8       	ldi	r24, 0x8C	; 140
    2a20:	92 e0       	ldi	r25, 0x02	; 2
    2a22:	2f c0       	rjmp	.+94     	; 0x2a82 <nrk_error_print+0x112>
            break;
        case NRK_DUP_TASK_ID:
            nrk_kprintf (PSTR ("Duplicated Task ID"));
    2a24:	89 e7       	ldi	r24, 0x79	; 121
    2a26:	92 e0       	ldi	r25, 0x02	; 2
    2a28:	2c c0       	rjmp	.+88     	; 0x2a82 <nrk_error_print+0x112>
            break;
        case NRK_BAD_STARTUP:
            nrk_kprintf (PSTR ("Unexpected Restart"));
    2a2a:	86 e6       	ldi	r24, 0x66	; 102
    2a2c:	92 e0       	ldi	r25, 0x02	; 2
    2a2e:	29 c0       	rjmp	.+82     	; 0x2a82 <nrk_error_print+0x112>
            break;
        case NRK_STACK_SMASH:
            nrk_kprintf (PSTR ("Idle or Kernel Stack Overflow"));
    2a30:	88 e4       	ldi	r24, 0x48	; 72
    2a32:	92 e0       	ldi	r25, 0x02	; 2
    2a34:	26 c0       	rjmp	.+76     	; 0x2a82 <nrk_error_print+0x112>
            break;
        case NRK_EXTRA_TASK:
            nrk_kprintf (PSTR ("Extra Task started, is nrk_cfg.h ok?"));
    2a36:	83 e2       	ldi	r24, 0x23	; 35
    2a38:	92 e0       	ldi	r25, 0x02	; 2
    2a3a:	23 c0       	rjmp	.+70     	; 0x2a82 <nrk_error_print+0x112>
            break;
        case NRK_LOW_VOLTAGE:
            nrk_kprintf (PSTR ("Low Voltage"));
    2a3c:	87 e1       	ldi	r24, 0x17	; 23
    2a3e:	92 e0       	ldi	r25, 0x02	; 2
    2a40:	20 c0       	rjmp	.+64     	; 0x2a82 <nrk_error_print+0x112>
            break;
        case NRK_SEG_FAULT:
            nrk_kprintf (PSTR ("Unhandled Interrupt Vector"));
    2a42:	8c ef       	ldi	r24, 0xFC	; 252
    2a44:	91 e0       	ldi	r25, 0x01	; 1
    2a46:	1d c0       	rjmp	.+58     	; 0x2a82 <nrk_error_print+0x112>
            break;
        case NRK_TIMER_OVERFLOW:
            nrk_kprintf (PSTR ("Timer Overflow"));
    2a48:	8d ee       	ldi	r24, 0xED	; 237
    2a4a:	91 e0       	ldi	r25, 0x01	; 1
    2a4c:	1a c0       	rjmp	.+52     	; 0x2a82 <nrk_error_print+0x112>
            break;
        case NRK_SW_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("SW Watchdog Restart"));
    2a4e:	89 ed       	ldi	r24, 0xD9	; 217
    2a50:	91 e0       	ldi	r25, 0x01	; 1
    2a52:	17 c0       	rjmp	.+46     	; 0x2a82 <nrk_error_print+0x112>
            break;
        case NRK_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("Watchdog Restart"));
    2a54:	88 ec       	ldi	r24, 0xC8	; 200
    2a56:	91 e0       	ldi	r25, 0x01	; 1
    2a58:	14 c0       	rjmp	.+40     	; 0x2a82 <nrk_error_print+0x112>
            break;
        case NRK_DEVICE_DRIVER:
            nrk_kprintf (PSTR ("Device Driver Error"));
    2a5a:	84 eb       	ldi	r24, 0xB4	; 180
    2a5c:	91 e0       	ldi	r25, 0x01	; 1
    2a5e:	11 c0       	rjmp	.+34     	; 0x2a82 <nrk_error_print+0x112>
            break;
        case NRK_UNIMPLEMENTED:
            nrk_kprintf (PSTR ("Kernel function not implemented"));
    2a60:	84 e9       	ldi	r24, 0x94	; 148
    2a62:	91 e0       	ldi	r25, 0x01	; 1
    2a64:	0e c0       	rjmp	.+28     	; 0x2a82 <nrk_error_print+0x112>
            break;
        case NRK_SIGNAL_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Signal"));
    2a66:	8c e7       	ldi	r24, 0x7C	; 124
    2a68:	91 e0       	ldi	r25, 0x01	; 1
    2a6a:	0b c0       	rjmp	.+22     	; 0x2a82 <nrk_error_print+0x112>
            break;
        case NRK_SEMAPHORE_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Semaphore"));
    2a6c:	81 e6       	ldi	r24, 0x61	; 97
    2a6e:	91 e0       	ldi	r25, 0x01	; 1
    2a70:	08 c0       	rjmp	.+16     	; 0x2a82 <nrk_error_print+0x112>
            break;
        case NRK_BOD_ERROR:
            nrk_kprintf (PSTR ("Brown Out Detect"));
    2a72:	80 e5       	ldi	r24, 0x50	; 80
    2a74:	91 e0       	ldi	r25, 0x01	; 1
    2a76:	05 c0       	rjmp	.+10     	; 0x2a82 <nrk_error_print+0x112>
            break;
        case NRK_EXT_RST_ERROR:
            nrk_kprintf (PSTR ("External Reset"));
    2a78:	81 e4       	ldi	r24, 0x41	; 65
    2a7a:	91 e0       	ldi	r25, 0x01	; 1
    2a7c:	02 c0       	rjmp	.+4      	; 0x2a82 <nrk_error_print+0x112>
            break;
        default:
            nrk_kprintf (PSTR ("UNKOWN"));
    2a7e:	8a e3       	ldi	r24, 0x3A	; 58
    2a80:	91 e0       	ldi	r25, 0x01	; 1
    2a82:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <nrk_kprintf>
        }
        putchar ('\r');
    2a86:	60 91 93 05 	lds	r22, 0x0593
    2a8a:	70 91 94 05 	lds	r23, 0x0594
    2a8e:	8d e0       	ldi	r24, 0x0D	; 13
    2a90:	90 e0       	ldi	r25, 0x00	; 0
    2a92:	0e 94 e1 3f 	call	0x7fc2	; 0x7fc2 <fputc>
        putchar ('\n');
    2a96:	60 91 93 05 	lds	r22, 0x0593
    2a9a:	70 91 94 05 	lds	r23, 0x0594
    2a9e:	8a e0       	ldi	r24, 0x0A	; 10
    2aa0:	90 e0       	ldi	r25, 0x00	; 0
    2aa2:	0e 94 e1 3f 	call	0x7fc2	; 0x7fc2 <fputc>
#endif  /*  */

#ifdef NRK_HALT_ON_ERROR
    while (1)
    {
        for(i=0; i<20; i++ )
    2aa6:	10 e0       	ldi	r17, 0x00	; 0
    2aa8:	1f c0       	rjmp	.+62     	; 0x2ae8 <nrk_error_print+0x178>
        {
            nrk_led_set (2);
    2aaa:	82 e0       	ldi	r24, 0x02	; 2
    2aac:	90 e0       	ldi	r25, 0x00	; 0
    2aae:	0e 94 af 10 	call	0x215e	; 0x215e <nrk_led_set>
            nrk_led_clr (3);
    2ab2:	83 e0       	ldi	r24, 0x03	; 3
    2ab4:	90 e0       	ldi	r25, 0x00	; 0
    2ab6:	0e 94 78 10 	call	0x20f0	; 0x20f0 <nrk_led_clr>
    2aba:	04 e6       	ldi	r16, 0x64	; 100
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
    2abc:	88 ee       	ldi	r24, 0xE8	; 232
    2abe:	93 e0       	ldi	r25, 0x03	; 3
    2ac0:	0e 94 78 22 	call	0x44f0	; 0x44f0 <nrk_spin_wait_us>
    2ac4:	01 50       	subi	r16, 0x01	; 1
    {
        for(i=0; i<20; i++ )
        {
            nrk_led_set (2);
            nrk_led_clr (3);
            for (t = 0; t < 100; t++)
    2ac6:	d1 f7       	brne	.-12     	; 0x2abc <nrk_error_print+0x14c>
                nrk_spin_wait_us (1000);
            nrk_led_set (3);
    2ac8:	83 e0       	ldi	r24, 0x03	; 3
    2aca:	90 e0       	ldi	r25, 0x00	; 0
    2acc:	0e 94 af 10 	call	0x215e	; 0x215e <nrk_led_set>
            nrk_led_clr (2);
    2ad0:	82 e0       	ldi	r24, 0x02	; 2
    2ad2:	90 e0       	ldi	r25, 0x00	; 0
    2ad4:	0e 94 78 10 	call	0x20f0	; 0x20f0 <nrk_led_clr>
    2ad8:	04 e6       	ldi	r16, 0x64	; 100
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
    2ada:	88 ee       	ldi	r24, 0xE8	; 232
    2adc:	93 e0       	ldi	r25, 0x03	; 3
    2ade:	0e 94 78 22 	call	0x44f0	; 0x44f0 <nrk_spin_wait_us>
    2ae2:	01 50       	subi	r16, 0x01	; 1
            nrk_led_clr (3);
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
            nrk_led_set (3);
            nrk_led_clr (2);
            for (t = 0; t < 100; t++)
    2ae4:	d1 f7       	brne	.-12     	; 0x2ada <nrk_error_print+0x16a>
#endif  /*  */

#ifdef NRK_HALT_ON_ERROR
    while (1)
    {
        for(i=0; i<20; i++ )
    2ae6:	1f 5f       	subi	r17, 0xFF	; 255
    2ae8:	14 31       	cpi	r17, 0x14	; 20
    2aea:	fc f2       	brlt	.-66     	; 0x2aaa <nrk_error_print+0x13a>
            nrk_led_set (3);
            nrk_led_clr (2);
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
        }
        nrk_led_clr (3);
    2aec:	83 e0       	ldi	r24, 0x03	; 3
    2aee:	90 e0       	ldi	r25, 0x00	; 0
    2af0:	0e 94 78 10 	call	0x20f0	; 0x20f0 <nrk_led_clr>
        nrk_led_clr (2);
    2af4:	82 e0       	ldi	r24, 0x02	; 2
    2af6:	90 e0       	ldi	r25, 0x00	; 0
    2af8:	0e 94 78 10 	call	0x20f0	; 0x20f0 <nrk_led_clr>
        blink_morse_code_error( error_task );
    2afc:	80 91 b9 02 	lds	r24, 0x02B9
    2b00:	0e 94 06 14 	call	0x280c	; 0x280c <blink_morse_code_error>
        pause();
    2b04:	0e 94 d3 13 	call	0x27a6	; 0x27a6 <pause>
        nrk_led_set(2);
    2b08:	82 e0       	ldi	r24, 0x02	; 2
    2b0a:	90 e0       	ldi	r25, 0x00	; 0
    2b0c:	0e 94 af 10 	call	0x215e	; 0x215e <nrk_led_set>
        pause();
    2b10:	0e 94 d3 13 	call	0x27a6	; 0x27a6 <pause>
        nrk_led_clr(2);
    2b14:	82 e0       	ldi	r24, 0x02	; 2
    2b16:	90 e0       	ldi	r25, 0x00	; 0
    2b18:	0e 94 78 10 	call	0x20f0	; 0x20f0 <nrk_led_clr>
        pause();
    2b1c:	0e 94 d3 13 	call	0x27a6	; 0x27a6 <pause>
        blink_morse_code_error( error_num);
    2b20:	80 91 e6 03 	lds	r24, 0x03E6
    2b24:	0e 94 06 14 	call	0x280c	; 0x280c <blink_morse_code_error>
#endif  /*  */

#ifdef NRK_HALT_ON_ERROR
    while (1)
    {
        for(i=0; i<20; i++ )
    2b28:	10 e0       	ldi	r17, 0x00	; 0
    2b2a:	bf cf       	rjmp	.-130    	; 0x2aaa <nrk_error_print+0x13a>

00002b2c <nrk_kernel_error_add>:
    nrk_error_print ();
#endif  /*  */
}

void nrk_kernel_error_add (uint8_t n, uint8_t task)
{
    2b2c:	ef 92       	push	r14
    2b2e:	ff 92       	push	r15
    2b30:	0f 93       	push	r16
    2b32:	1f 93       	push	r17
    2b34:	18 2f       	mov	r17, r24
    2b36:	e6 2e       	mov	r14, r22
    error_num = n;
    2b38:	80 93 e6 03 	sts	0x03E6, r24
    error_task = task;
    2b3c:	60 93 b9 02 	sts	0x02B9, r22
#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    2b40:	0e 94 b8 14 	call	0x2970	; 0x2970 <nrk_error_print>
    uint8_t t;
    uint8_t i;

    while (1)
    {
        for(i=0; i<20; i++ )
    2b44:	00 e0       	ldi	r16, 0x00	; 0
    2b46:	21 c0       	rjmp	.+66     	; 0x2b8a <nrk_kernel_error_add+0x5e>
        {
            nrk_led_set (2);
    2b48:	82 e0       	ldi	r24, 0x02	; 2
    2b4a:	90 e0       	ldi	r25, 0x00	; 0
    2b4c:	0e 94 af 10 	call	0x215e	; 0x215e <nrk_led_set>
            nrk_led_clr (3);
    2b50:	83 e0       	ldi	r24, 0x03	; 3
    2b52:	90 e0       	ldi	r25, 0x00	; 0
    2b54:	0e 94 78 10 	call	0x20f0	; 0x20f0 <nrk_led_clr>
    2b58:	94 e6       	ldi	r25, 0x64	; 100
    2b5a:	f9 2e       	mov	r15, r25
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
    2b5c:	88 ee       	ldi	r24, 0xE8	; 232
    2b5e:	93 e0       	ldi	r25, 0x03	; 3
    2b60:	0e 94 78 22 	call	0x44f0	; 0x44f0 <nrk_spin_wait_us>
    2b64:	fa 94       	dec	r15
    {
        for(i=0; i<20; i++ )
        {
            nrk_led_set (2);
            nrk_led_clr (3);
            for (t = 0; t < 100; t++)
    2b66:	d1 f7       	brne	.-12     	; 0x2b5c <nrk_kernel_error_add+0x30>
                nrk_spin_wait_us (1000);
            nrk_led_set (3);
    2b68:	83 e0       	ldi	r24, 0x03	; 3
    2b6a:	90 e0       	ldi	r25, 0x00	; 0
    2b6c:	0e 94 af 10 	call	0x215e	; 0x215e <nrk_led_set>
            nrk_led_clr (2);
    2b70:	82 e0       	ldi	r24, 0x02	; 2
    2b72:	90 e0       	ldi	r25, 0x00	; 0
    2b74:	0e 94 78 10 	call	0x20f0	; 0x20f0 <nrk_led_clr>
    2b78:	84 e6       	ldi	r24, 0x64	; 100
    2b7a:	f8 2e       	mov	r15, r24
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
    2b7c:	88 ee       	ldi	r24, 0xE8	; 232
    2b7e:	93 e0       	ldi	r25, 0x03	; 3
    2b80:	0e 94 78 22 	call	0x44f0	; 0x44f0 <nrk_spin_wait_us>
    2b84:	fa 94       	dec	r15
            nrk_led_clr (3);
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
            nrk_led_set (3);
            nrk_led_clr (2);
            for (t = 0; t < 100; t++)
    2b86:	d1 f7       	brne	.-12     	; 0x2b7c <nrk_kernel_error_add+0x50>
    uint8_t t;
    uint8_t i;

    while (1)
    {
        for(i=0; i<20; i++ )
    2b88:	0f 5f       	subi	r16, 0xFF	; 255
    2b8a:	04 31       	cpi	r16, 0x14	; 20
    2b8c:	e8 f2       	brcs	.-70     	; 0x2b48 <nrk_kernel_error_add+0x1c>
            nrk_led_set (3);
            nrk_led_clr (2);
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
        }
        nrk_led_clr (3);
    2b8e:	83 e0       	ldi	r24, 0x03	; 3
    2b90:	90 e0       	ldi	r25, 0x00	; 0
    2b92:	0e 94 78 10 	call	0x20f0	; 0x20f0 <nrk_led_clr>
        nrk_led_clr (2);
    2b96:	82 e0       	ldi	r24, 0x02	; 2
    2b98:	90 e0       	ldi	r25, 0x00	; 0
    2b9a:	0e 94 78 10 	call	0x20f0	; 0x20f0 <nrk_led_clr>
        blink_morse_code_error( task );
    2b9e:	8e 2d       	mov	r24, r14
    2ba0:	0e 94 06 14 	call	0x280c	; 0x280c <blink_morse_code_error>
        blink_morse_code_error( n );
    2ba4:	81 2f       	mov	r24, r17
    2ba6:	0e 94 06 14 	call	0x280c	; 0x280c <blink_morse_code_error>
    uint8_t t;
    uint8_t i;

    while (1)
    {
        for(i=0; i<20; i++ )
    2baa:	00 e0       	ldi	r16, 0x00	; 0
    2bac:	cd cf       	rjmp	.-102    	; 0x2b48 <nrk_kernel_error_add+0x1c>

00002bae <nrk_error_add>:
}
#endif

void nrk_error_add (uint8_t n)
{
    error_num = n;
    2bae:	80 93 e6 03 	sts	0x03E6, r24
    error_task = nrk_cur_task_TCB->task_ID;
    2bb2:	e0 91 62 05 	lds	r30, 0x0562
    2bb6:	f0 91 63 05 	lds	r31, 0x0563
    2bba:	80 85       	ldd	r24, Z+8	; 0x08
    2bbc:	80 93 b9 02 	sts	0x02B9, r24
#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    2bc0:	0e 94 b8 14 	call	0x2970	; 0x2970 <nrk_error_print>
#endif  /*  */
}
    2bc4:	08 95       	ret

00002bc6 <dump_stack_info>:
#include <nrk_error.h>
#include <nrk_stack_check.h>
#include <stdio.h>

void dump_stack_info()
{
    2bc6:	6f 92       	push	r6
    2bc8:	7f 92       	push	r7
    2bca:	8f 92       	push	r8
    2bcc:	9f 92       	push	r9
    2bce:	af 92       	push	r10
    2bd0:	bf 92       	push	r11
    2bd2:	cf 92       	push	r12
    2bd4:	df 92       	push	r13
    2bd6:	ef 92       	push	r14
    2bd8:	ff 92       	push	r15
    2bda:	0f 93       	push	r16
    2bdc:	1f 93       	push	r17
    2bde:	cf 93       	push	r28
    2be0:	df 93       	push	r29
    unsigned int *stk;
    unsigned char *stkc;
    uint8_t i;

    nrk_kprintf( PSTR("\r\nSTACK DUMP\r\n"));
    2be2:	82 e7       	ldi	r24, 0x72	; 114
    2be4:	93 e0       	ldi	r25, 0x03	; 3
    2be6:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <nrk_kprintf>

    printf( "cur: %d ",nrk_cur_task_TCB->task_ID);
    2bea:	00 d0       	rcall	.+0      	; 0x2bec <dump_stack_info+0x26>
    2bec:	00 d0       	rcall	.+0      	; 0x2bee <dump_stack_info+0x28>
    2bee:	83 e4       	ldi	r24, 0x43	; 67
    2bf0:	91 e0       	ldi	r25, 0x01	; 1
    2bf2:	ad b7       	in	r26, 0x3d	; 61
    2bf4:	be b7       	in	r27, 0x3e	; 62
    2bf6:	12 96       	adiw	r26, 0x02	; 2
    2bf8:	9c 93       	st	X, r25
    2bfa:	8e 93       	st	-X, r24
    2bfc:	11 97       	sbiw	r26, 0x01	; 1
    2bfe:	e0 91 62 05 	lds	r30, 0x0562
    2c02:	f0 91 63 05 	lds	r31, 0x0563
    2c06:	80 85       	ldd	r24, Z+8	; 0x08
    2c08:	99 27       	eor	r25, r25
    2c0a:	87 fd       	sbrc	r24, 7
    2c0c:	90 95       	com	r25
    2c0e:	14 96       	adiw	r26, 0x04	; 4
    2c10:	9c 93       	st	X, r25
    2c12:	8e 93       	st	-X, r24
    2c14:	13 97       	sbiw	r26, 0x03	; 3
    2c16:	0e 94 0d 40 	call	0x801a	; 0x801a <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;
    2c1a:	e0 91 62 05 	lds	r30, 0x0562
    2c1e:	f0 91 63 05 	lds	r31, 0x0563
    2c22:	c2 81       	ldd	r28, Z+2	; 0x02
    2c24:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    printf( "bottom = %x ",(uint16_t)stkc );
    2c26:	8c e4       	ldi	r24, 0x4C	; 76
    2c28:	91 e0       	ldi	r25, 0x01	; 1
    2c2a:	ed b7       	in	r30, 0x3d	; 61
    2c2c:	fe b7       	in	r31, 0x3e	; 62
    2c2e:	92 83       	std	Z+2, r25	; 0x02
    2c30:	81 83       	std	Z+1, r24	; 0x01
    2c32:	d4 83       	std	Z+4, r29	; 0x04
    2c34:	c3 83       	std	Z+3, r28	; 0x03
    2c36:	0e 94 0d 40 	call	0x801a	; 0x801a <printf>
    printf( "canary = %x ",*stkc );
    2c3a:	ed b7       	in	r30, 0x3d	; 61
    2c3c:	fe b7       	in	r31, 0x3e	; 62
    2c3e:	31 96       	adiw	r30, 0x01	; 1
    2c40:	69 e5       	ldi	r22, 0x59	; 89
    2c42:	e6 2e       	mov	r14, r22
    2c44:	61 e0       	ldi	r22, 0x01	; 1
    2c46:	f6 2e       	mov	r15, r22
    2c48:	ad b7       	in	r26, 0x3d	; 61
    2c4a:	be b7       	in	r27, 0x3e	; 62
    2c4c:	12 96       	adiw	r26, 0x02	; 2
    2c4e:	fc 92       	st	X, r15
    2c50:	ee 92       	st	-X, r14
    2c52:	11 97       	sbiw	r26, 0x01	; 1
    2c54:	88 81       	ld	r24, Y
    2c56:	82 83       	std	Z+2, r24	; 0x02
    2c58:	13 82       	std	Z+3, r1	; 0x03
    2c5a:	0e 94 0d 40 	call	0x801a	; 0x801a <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    2c5e:	56 e6       	ldi	r21, 0x66	; 102
    2c60:	c5 2e       	mov	r12, r21
    2c62:	51 e0       	ldi	r21, 0x01	; 1
    2c64:	d5 2e       	mov	r13, r21
    2c66:	ed b7       	in	r30, 0x3d	; 61
    2c68:	fe b7       	in	r31, 0x3e	; 62
    2c6a:	d2 82       	std	Z+2, r13	; 0x02
    2c6c:	c1 82       	std	Z+1, r12	; 0x01
    printf( "cur: %d ",nrk_cur_task_TCB->task_ID);
    stk= (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;
    stkc = (unsigned char*)stk;
    printf( "bottom = %x ",(uint16_t)stkc );
    printf( "canary = %x ",*stkc );
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    2c6e:	e0 91 62 05 	lds	r30, 0x0562
    2c72:	f0 91 63 05 	lds	r31, 0x0563
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    2c76:	80 81       	ld	r24, Z
    2c78:	91 81       	ldd	r25, Z+1	; 0x01
    2c7a:	ad b7       	in	r26, 0x3d	; 61
    2c7c:	be b7       	in	r27, 0x3e	; 62
    2c7e:	14 96       	adiw	r26, 0x04	; 4
    2c80:	9c 93       	st	X, r25
    2c82:	8e 93       	st	-X, r24
    2c84:	13 97       	sbiw	r26, 0x03	; 3
    2c86:	0e 94 0d 40 	call	0x801a	; 0x801a <printf>
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);
    2c8a:	40 e7       	ldi	r20, 0x70	; 112
    2c8c:	a4 2e       	mov	r10, r20
    2c8e:	41 e0       	ldi	r20, 0x01	; 1
    2c90:	b4 2e       	mov	r11, r20
    2c92:	ed b7       	in	r30, 0x3d	; 61
    2c94:	fe b7       	in	r31, 0x3e	; 62
    2c96:	b2 82       	std	Z+2, r11	; 0x02
    2c98:	a1 82       	std	Z+1, r10	; 0x01
    2c9a:	80 91 62 05 	lds	r24, 0x0562
    2c9e:	90 91 63 05 	lds	r25, 0x0563
    2ca2:	94 83       	std	Z+4, r25	; 0x04
    2ca4:	83 83       	std	Z+3, r24	; 0x03
    2ca6:	0e 94 0d 40 	call	0x801a	; 0x801a <printf>
    2caa:	07 ea       	ldi	r16, 0xA7	; 167
    2cac:	14 e0       	ldi	r17, 0x04	; 4
    2cae:	0f 90       	pop	r0
    2cb0:	0f 90       	pop	r0
    2cb2:	0f 90       	pop	r0
    2cb4:	0f 90       	pop	r0
    2cb6:	c0 e0       	ldi	r28, 0x00	; 0
    2cb8:	d0 e0       	ldi	r29, 0x00	; 0

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    2cba:	30 e8       	ldi	r19, 0x80	; 128
    2cbc:	63 2e       	mov	r6, r19
    2cbe:	31 e0       	ldi	r19, 0x01	; 1
    2cc0:	73 2e       	mov	r7, r19
        printf( "canary = %x ",*stkc );
    2cc2:	47 01       	movw	r8, r14
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    2cc4:	c6 01       	movw	r24, r12
    2cc6:	dc 2c       	mov	r13, r12
    2cc8:	c9 2e       	mov	r12, r25
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    2cca:	c5 01       	movw	r24, r10
    2ccc:	ba 2c       	mov	r11, r10
    2cce:	a9 2e       	mov	r10, r25
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
    2cd0:	d8 01       	movw	r26, r16
    2cd2:	12 96       	adiw	r26, 0x02	; 2
    2cd4:	ed 90       	ld	r14, X+
    2cd6:	fc 90       	ld	r15, X
    2cd8:	13 97       	sbiw	r26, 0x03	; 3
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    2cda:	00 d0       	rcall	.+0      	; 0x2cdc <dump_stack_info+0x116>
    2cdc:	00 d0       	rcall	.+0      	; 0x2cde <dump_stack_info+0x118>
    2cde:	00 d0       	rcall	.+0      	; 0x2ce0 <dump_stack_info+0x11a>
    2ce0:	ed b7       	in	r30, 0x3d	; 61
    2ce2:	fe b7       	in	r31, 0x3e	; 62
    2ce4:	31 96       	adiw	r30, 0x01	; 1
    2ce6:	ad b7       	in	r26, 0x3d	; 61
    2ce8:	be b7       	in	r27, 0x3e	; 62
    2cea:	12 96       	adiw	r26, 0x02	; 2
    2cec:	7c 92       	st	X, r7
    2cee:	6e 92       	st	-X, r6
    2cf0:	11 97       	sbiw	r26, 0x01	; 1
    2cf2:	d3 83       	std	Z+3, r29	; 0x03
    2cf4:	c2 83       	std	Z+2, r28	; 0x02
    2cf6:	f5 82       	std	Z+5, r15	; 0x05
    2cf8:	e4 82       	std	Z+4, r14	; 0x04
    2cfa:	0e 94 0d 40 	call	0x801a	; 0x801a <printf>
        printf( "canary = %x ",*stkc );
    2cfe:	0f 90       	pop	r0
    2d00:	0f 90       	pop	r0
    2d02:	ed b7       	in	r30, 0x3d	; 61
    2d04:	fe b7       	in	r31, 0x3e	; 62
    2d06:	31 96       	adiw	r30, 0x01	; 1
    2d08:	ad b7       	in	r26, 0x3d	; 61
    2d0a:	be b7       	in	r27, 0x3e	; 62
    2d0c:	11 96       	adiw	r26, 0x01	; 1
    2d0e:	8c 92       	st	X, r8
    2d10:	11 97       	sbiw	r26, 0x01	; 1
    2d12:	12 96       	adiw	r26, 0x02	; 2
    2d14:	9c 92       	st	X, r9
    2d16:	d7 01       	movw	r26, r14
    2d18:	8c 91       	ld	r24, X
    2d1a:	82 83       	std	Z+2, r24	; 0x02
    2d1c:	13 82       	std	Z+3, r1	; 0x03
    2d1e:	0e 94 0d 40 	call	0x801a	; 0x801a <printf>
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    2d22:	ed b7       	in	r30, 0x3d	; 61
    2d24:	fe b7       	in	r31, 0x3e	; 62
    2d26:	d1 82       	std	Z+1, r13	; 0x01
    2d28:	c2 82       	std	Z+2, r12	; 0x02
    2d2a:	d8 01       	movw	r26, r16
    2d2c:	8d 91       	ld	r24, X+
    2d2e:	9c 91       	ld	r25, X
    2d30:	94 83       	std	Z+4, r25	; 0x04
    2d32:	83 83       	std	Z+3, r24	; 0x03
    2d34:	0e 94 0d 40 	call	0x801a	; 0x801a <printf>
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    2d38:	ed b7       	in	r30, 0x3d	; 61
    2d3a:	fe b7       	in	r31, 0x3e	; 62
    2d3c:	b1 82       	std	Z+1, r11	; 0x01
    2d3e:	a2 82       	std	Z+2, r10	; 0x02
    2d40:	ce 01       	movw	r24, r28
    2d42:	25 e0       	ldi	r18, 0x05	; 5
    2d44:	88 0f       	add	r24, r24
    2d46:	99 1f       	adc	r25, r25
    2d48:	2a 95       	dec	r18
    2d4a:	e1 f7       	brne	.-8      	; 0x2d44 <dump_stack_info+0x17e>
    2d4c:	8c 0f       	add	r24, r28
    2d4e:	9d 1f       	adc	r25, r29
    2d50:	89 55       	subi	r24, 0x59	; 89
    2d52:	9b 4f       	sbci	r25, 0xFB	; 251
    2d54:	94 83       	std	Z+4, r25	; 0x04
    2d56:	83 83       	std	Z+3, r24	; 0x03
    2d58:	0e 94 0d 40 	call	0x801a	; 0x801a <printf>
    2d5c:	21 96       	adiw	r28, 0x01	; 1
    2d5e:	0f 5d       	subi	r16, 0xDF	; 223
    2d60:	1f 4f       	sbci	r17, 0xFF	; 255
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    2d62:	0f 90       	pop	r0
    2d64:	0f 90       	pop	r0
    2d66:	0f 90       	pop	r0
    2d68:	0f 90       	pop	r0
    2d6a:	c5 30       	cpi	r28, 0x05	; 5
    2d6c:	d1 05       	cpc	r29, r1
    2d6e:	09 f0       	breq	.+2      	; 0x2d72 <dump_stack_info+0x1ac>
    2d70:	af cf       	rjmp	.-162    	; 0x2cd0 <dump_stack_info+0x10a>
        printf( "stk = %x ",(uint16_t)stkc );
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);

    }

}
    2d72:	df 91       	pop	r29
    2d74:	cf 91       	pop	r28
    2d76:	1f 91       	pop	r17
    2d78:	0f 91       	pop	r16
    2d7a:	ff 90       	pop	r15
    2d7c:	ef 90       	pop	r14
    2d7e:	df 90       	pop	r13
    2d80:	cf 90       	pop	r12
    2d82:	bf 90       	pop	r11
    2d84:	af 90       	pop	r10
    2d86:	9f 90       	pop	r9
    2d88:	8f 90       	pop	r8
    2d8a:	7f 90       	pop	r7
    2d8c:	6f 90       	pop	r6
    2d8e:	08 95       	ret

00002d90 <nrk_stack_check>:
 * If the end of the stack was overwritten, then flag an error.
 *
 * */
//inline void nrk_stack_check()
void nrk_stack_check()
{
    2d90:	cf 93       	push	r28
    2d92:	df 93       	push	r29
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;          /* Load stack pointer */
    2d94:	e0 91 62 05 	lds	r30, 0x0562
    2d98:	f0 91 63 05 	lds	r31, 0x0563
    2d9c:	c2 81       	ldd	r28, Z+2	; 0x02
    2d9e:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    2da0:	88 81       	ld	r24, Y
    2da2:	85 35       	cpi	r24, 0x55	; 85
    2da4:	39 f0       	breq	.+14     	; 0x2db4 <nrk_stack_check+0x24>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    2da6:	0e 94 e3 15 	call	0x2bc6	; 0x2bc6 <dump_stack_info>
#endif
        nrk_error_add( NRK_STACK_OVERFLOW );
    2daa:	81 e0       	ldi	r24, 0x01	; 1
    2dac:	0e 94 d7 15 	call	0x2bae	; 0x2bae <nrk_error_add>
        *stkc=STK_CANARY_VAL;
    2db0:	85 e5       	ldi	r24, 0x55	; 85
    2db2:	88 83       	st	Y, r24
    }

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;          /* Load stack pointer */
    2db4:	e0 91 62 05 	lds	r30, 0x0562
    2db8:	f0 91 63 05 	lds	r31, 0x0563
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    2dbc:	80 81       	ld	r24, Z
    2dbe:	91 81       	ldd	r25, Z+1	; 0x01
    2dc0:	21 e1       	ldi	r18, 0x11	; 17
    2dc2:	80 30       	cpi	r24, 0x00	; 0
    2dc4:	92 07       	cpc	r25, r18
    2dc6:	28 f0       	brcs	.+10     	; 0x2dd2 <nrk_stack_check+0x42>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    2dc8:	0e 94 e3 15 	call	0x2bc6	; 0x2bc6 <dump_stack_info>
#endif
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    2dcc:	82 e1       	ldi	r24, 0x12	; 18
    2dce:	0e 94 d7 15 	call	0x2bae	; 0x2bae <nrk_error_add>




#endif
}
    2dd2:	df 91       	pop	r29
    2dd4:	cf 91       	pop	r28
    2dd6:	08 95       	ret

00002dd8 <nrk_stack_check_pid>:
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_task_TCB[pid].OSTCBStkBottom;          /* Load stack pointer */
    2dd8:	99 27       	eor	r25, r25
    2dda:	87 fd       	sbrc	r24, 7
    2ddc:	90 95       	com	r25
    2dde:	fc 01       	movw	r30, r24
    2de0:	75 e0       	ldi	r23, 0x05	; 5
    2de2:	ee 0f       	add	r30, r30
    2de4:	ff 1f       	adc	r31, r31
    2de6:	7a 95       	dec	r23
    2de8:	e1 f7       	brne	.-8      	; 0x2de2 <nrk_stack_check_pid+0xa>
    2dea:	e8 0f       	add	r30, r24
    2dec:	f9 1f       	adc	r31, r25
    2dee:	e9 55       	subi	r30, 0x59	; 89
    2df0:	fb 4f       	sbci	r31, 0xFB	; 251
    2df2:	a2 81       	ldd	r26, Z+2	; 0x02
    2df4:	b3 81       	ldd	r27, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    2df6:	8c 91       	ld	r24, X
    2df8:	85 35       	cpi	r24, 0x55	; 85
    2dfa:	19 f0       	breq	.+6      	; 0x2e02 <nrk_stack_check_pid+0x2a>
    {
        *stkc=STK_CANARY_VAL;
    2dfc:	85 e5       	ldi	r24, 0x55	; 85
    2dfe:	8c 93       	st	X, r24
    2e00:	09 c0       	rjmp	.+18     	; 0x2e14 <nrk_stack_check_pid+0x3c>
        return NRK_ERROR;
    }
    stk  = (unsigned int *)nrk_task_TCB[pid].OSTaskStkPtr;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    2e02:	80 81       	ld	r24, Z
    2e04:	91 81       	ldd	r25, Z+1	; 0x01
    2e06:	21 e1       	ldi	r18, 0x11	; 17
    2e08:	80 30       	cpi	r24, 0x00	; 0
    2e0a:	92 07       	cpc	r25, r18
    2e0c:	28 f0       	brcs	.+10     	; 0x2e18 <nrk_stack_check_pid+0x40>
    {
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    2e0e:	82 e1       	ldi	r24, 0x12	; 18
    2e10:	0e 94 d7 15 	call	0x2bae	; 0x2bae <nrk_error_add>
        return NRK_ERROR;
    2e14:	8f ef       	ldi	r24, 0xFF	; 255
    2e16:	08 95       	ret
    }
#endif
    return NRK_OK;
    2e18:	81 e0       	ldi	r24, 0x01	; 1
}
    2e1a:	08 95       	ret

00002e1c <nrk_signal_create>:
int8_t nrk_signal_create()
{
	uint8_t i=0;
	for(i=0;i<32;i++)   
	{                         
		if( !(_nrk_signal_list & SIG(i)))
    2e1c:	60 91 5e 03 	lds	r22, 0x035E
    2e20:	70 91 5f 03 	lds	r23, 0x035F
    2e24:	80 91 60 03 	lds	r24, 0x0360
    2e28:	90 91 61 03 	lds	r25, 0x0361
    2e2c:	e0 e0       	ldi	r30, 0x00	; 0
    2e2e:	f0 e0       	ldi	r31, 0x00	; 0
    2e30:	9b 01       	movw	r18, r22
    2e32:	ac 01       	movw	r20, r24
    2e34:	0e 2e       	mov	r0, r30
    2e36:	04 c0       	rjmp	.+8      	; 0x2e40 <nrk_signal_create+0x24>
    2e38:	56 95       	lsr	r21
    2e3a:	47 95       	ror	r20
    2e3c:	37 95       	ror	r19
    2e3e:	27 95       	ror	r18
    2e40:	0a 94       	dec	r0
    2e42:	d2 f7       	brpl	.-12     	; 0x2e38 <nrk_signal_create+0x1c>
    2e44:	20 fd       	sbrc	r18, 0
    2e46:	1a c0       	rjmp	.+52     	; 0x2e7c <nrk_signal_create+0x60>
		{    
			_nrk_signal_list|=SIG(i);
    2e48:	21 e0       	ldi	r18, 0x01	; 1
    2e4a:	30 e0       	ldi	r19, 0x00	; 0
    2e4c:	40 e0       	ldi	r20, 0x00	; 0
    2e4e:	50 e0       	ldi	r21, 0x00	; 0
    2e50:	0e 2e       	mov	r0, r30
    2e52:	04 c0       	rjmp	.+8      	; 0x2e5c <nrk_signal_create+0x40>
    2e54:	22 0f       	add	r18, r18
    2e56:	33 1f       	adc	r19, r19
    2e58:	44 1f       	adc	r20, r20
    2e5a:	55 1f       	adc	r21, r21
    2e5c:	0a 94       	dec	r0
    2e5e:	d2 f7       	brpl	.-12     	; 0x2e54 <nrk_signal_create+0x38>
    2e60:	26 2b       	or	r18, r22
    2e62:	37 2b       	or	r19, r23
    2e64:	48 2b       	or	r20, r24
    2e66:	59 2b       	or	r21, r25
    2e68:	20 93 5e 03 	sts	0x035E, r18
    2e6c:	30 93 5f 03 	sts	0x035F, r19
    2e70:	40 93 60 03 	sts	0x0360, r20
    2e74:	50 93 61 03 	sts	0x0361, r21
			return i;
    2e78:	8e 2f       	mov	r24, r30
    2e7a:	08 95       	ret
    2e7c:	31 96       	adiw	r30, 0x01	; 1
#include <nrk_defs.h>

int8_t nrk_signal_create()
{
	uint8_t i=0;
	for(i=0;i<32;i++)   
    2e7e:	e0 32       	cpi	r30, 0x20	; 32
    2e80:	f1 05       	cpc	r31, r1
    2e82:	b1 f6       	brne	.-84     	; 0x2e30 <nrk_signal_create+0x14>
		{    
			_nrk_signal_list|=SIG(i);
			return i;
		}
	}
	return NRK_ERROR;
    2e84:	8f ef       	ldi	r24, 0xFF	; 255


}
    2e86:	08 95       	ret

00002e88 <nrk_signal_get_registered_mask>:

uint32_t nrk_signal_get_registered_mask()
{
        return nrk_cur_task_TCB->registered_signal_mask;
    2e88:	e0 91 62 05 	lds	r30, 0x0562
    2e8c:	f0 91 63 05 	lds	r31, 0x0563


}

uint32_t nrk_signal_get_registered_mask()
{
    2e90:	65 85       	ldd	r22, Z+13	; 0x0d
    2e92:	76 85       	ldd	r23, Z+14	; 0x0e
        return nrk_cur_task_TCB->registered_signal_mask;
}
    2e94:	87 85       	ldd	r24, Z+15	; 0x0f
    2e96:	90 89       	ldd	r25, Z+16	; 0x10
    2e98:	08 95       	ret

00002e9a <nrk_signal_delete>:

//return the number removed from signal set
int8_t nrk_signal_delete(nrk_sig_t sig_id)
{
    2e9a:	df 92       	push	r13
    2e9c:	ef 92       	push	r14
    2e9e:	ff 92       	push	r15
    2ea0:	0f 93       	push	r16
    2ea2:	1f 93       	push	r17
    2ea4:	d8 2e       	mov	r13, r24
	uint8_t task_ID;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);
    2ea6:	81 e0       	ldi	r24, 0x01	; 1
    2ea8:	e8 2e       	mov	r14, r24
    2eaa:	f1 2c       	mov	r15, r1
    2eac:	01 2d       	mov	r16, r1
    2eae:	11 2d       	mov	r17, r1
    2eb0:	0d 2c       	mov	r0, r13
    2eb2:	04 c0       	rjmp	.+8      	; 0x2ebc <nrk_signal_delete+0x22>
    2eb4:	ee 0c       	add	r14, r14
    2eb6:	ff 1c       	adc	r15, r15
    2eb8:	00 1f       	adc	r16, r16
    2eba:	11 1f       	adc	r17, r17
    2ebc:	0a 94       	dec	r0
    2ebe:	d2 f7       	brpl	.-12     	; 0x2eb4 <nrk_signal_delete+0x1a>

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    2ec0:	80 91 5e 03 	lds	r24, 0x035E
    2ec4:	90 91 5f 03 	lds	r25, 0x035F
    2ec8:	a0 91 60 03 	lds	r26, 0x0360
    2ecc:	b0 91 61 03 	lds	r27, 0x0361
    2ed0:	8e 21       	and	r24, r14
    2ed2:	9f 21       	and	r25, r15
    2ed4:	a0 23       	and	r26, r16
    2ed6:	b1 23       	and	r27, r17
    2ed8:	00 97       	sbiw	r24, 0x00	; 0
    2eda:	a1 05       	cpc	r26, r1
    2edc:	b1 05       	cpc	r27, r1
    2ede:	09 f4       	brne	.+2      	; 0x2ee2 <nrk_signal_delete+0x48>
    2ee0:	5d c0       	rjmp	.+186    	; 0x2f9c <nrk_signal_delete+0x102>

	nrk_int_disable();
    2ee2:	0e 94 c2 11 	call	0x2384	; 0x2384 <nrk_int_disable>
    2ee6:	ee ea       	ldi	r30, 0xAE	; 174
    2ee8:	f4 e0       	ldi	r31, 0x04	; 4
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
			nrk_task_TCB[task_ID].event_suspend=0;
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
		}
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    2eea:	a8 01       	movw	r20, r16
    2eec:	97 01       	movw	r18, r14
    2eee:	20 95       	com	r18
    2ef0:	30 95       	com	r19
    2ef2:	40 95       	com	r20
    2ef4:	50 95       	com	r21
		if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
		{
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
			nrk_task_TCB[task_ID].event_suspend=0;
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
    2ef6:	63 e0       	ldi	r22, 0x03	; 3

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
		if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    2ef8:	81 81       	ldd	r24, Z+1	; 0x01
    2efa:	8f 3f       	cpi	r24, 0xFF	; 255
    2efc:	39 f1       	breq	.+78     	; 0x2f4c <nrk_signal_delete+0xb2>
		// Check for tasks waiting on the signal
		// If there is a task that is waiting on just this signal
		// then we need to change it to the normal SUSPEND state
		if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
    2efe:	86 81       	ldd	r24, Z+6	; 0x06
    2f00:	97 81       	ldd	r25, Z+7	; 0x07
    2f02:	a0 85       	ldd	r26, Z+8	; 0x08
    2f04:	b1 85       	ldd	r27, Z+9	; 0x09
    2f06:	8e 15       	cp	r24, r14
    2f08:	9f 05       	cpc	r25, r15
    2f0a:	a0 07       	cpc	r26, r16
    2f0c:	b1 07       	cpc	r27, r17
    2f0e:	31 f4       	brne	.+12     	; 0x2f1c <nrk_signal_delete+0x82>
		{
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
    2f10:	12 86       	std	Z+10, r1	; 0x0a
    2f12:	13 86       	std	Z+11, r1	; 0x0b
    2f14:	14 86       	std	Z+12, r1	; 0x0c
    2f16:	15 86       	std	Z+13, r1	; 0x0d
			nrk_task_TCB[task_ID].event_suspend=0;
    2f18:	10 82       	st	Z, r1
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
    2f1a:	62 83       	std	Z+2, r22	; 0x02
		}
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    2f1c:	86 81       	ldd	r24, Z+6	; 0x06
    2f1e:	97 81       	ldd	r25, Z+7	; 0x07
    2f20:	a0 85       	ldd	r26, Z+8	; 0x08
    2f22:	b1 85       	ldd	r27, Z+9	; 0x09
    2f24:	82 23       	and	r24, r18
    2f26:	93 23       	and	r25, r19
    2f28:	a4 23       	and	r26, r20
    2f2a:	b5 23       	and	r27, r21
    2f2c:	86 83       	std	Z+6, r24	; 0x06
    2f2e:	97 83       	std	Z+7, r25	; 0x07
    2f30:	a0 87       	std	Z+8, r26	; 0x08
    2f32:	b1 87       	std	Z+9, r27	; 0x09
		nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check
    2f34:	82 85       	ldd	r24, Z+10	; 0x0a
    2f36:	93 85       	ldd	r25, Z+11	; 0x0b
    2f38:	a4 85       	ldd	r26, Z+12	; 0x0c
    2f3a:	b5 85       	ldd	r27, Z+13	; 0x0d
    2f3c:	82 23       	and	r24, r18
    2f3e:	93 23       	and	r25, r19
    2f40:	a4 23       	and	r26, r20
    2f42:	b5 23       	and	r27, r21
    2f44:	82 87       	std	Z+10, r24	; 0x0a
    2f46:	93 87       	std	Z+11, r25	; 0x0b
    2f48:	a4 87       	std	Z+12, r26	; 0x0c
    2f4a:	b5 87       	std	Z+13, r27	; 0x0d
    2f4c:	b1 96       	adiw	r30, 0x21	; 33
	sig_mask=SIG(sig_id);

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    2f4e:	85 e0       	ldi	r24, 0x05	; 5
    2f50:	e3 35       	cpi	r30, 0x53	; 83
    2f52:	f8 07       	cpc	r31, r24
    2f54:	89 f6       	brne	.-94     	; 0x2ef8 <nrk_signal_delete+0x5e>
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
		nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check

	}
	
	_nrk_signal_list&=~SIG(sig_id);
    2f56:	2e ef       	ldi	r18, 0xFE	; 254
    2f58:	3f ef       	ldi	r19, 0xFF	; 255
    2f5a:	4f ef       	ldi	r20, 0xFF	; 255
    2f5c:	5f ef       	ldi	r21, 0xFF	; 255
    2f5e:	04 c0       	rjmp	.+8      	; 0x2f68 <nrk_signal_delete+0xce>
    2f60:	22 0f       	add	r18, r18
    2f62:	33 1f       	adc	r19, r19
    2f64:	44 1f       	adc	r20, r20
    2f66:	55 1f       	adc	r21, r21
    2f68:	da 94       	dec	r13
    2f6a:	d2 f7       	brpl	.-12     	; 0x2f60 <nrk_signal_delete+0xc6>
    2f6c:	80 91 5e 03 	lds	r24, 0x035E
    2f70:	90 91 5f 03 	lds	r25, 0x035F
    2f74:	a0 91 60 03 	lds	r26, 0x0360
    2f78:	b0 91 61 03 	lds	r27, 0x0361
    2f7c:	82 23       	and	r24, r18
    2f7e:	93 23       	and	r25, r19
    2f80:	a4 23       	and	r26, r20
    2f82:	b5 23       	and	r27, r21
    2f84:	80 93 5e 03 	sts	0x035E, r24
    2f88:	90 93 5f 03 	sts	0x035F, r25
    2f8c:	a0 93 60 03 	sts	0x0360, r26
    2f90:	b0 93 61 03 	sts	0x0361, r27
	nrk_int_enable();
    2f94:	0e 94 c4 11 	call	0x2388	; 0x2388 <nrk_int_enable>

	return NRK_OK;
    2f98:	81 e0       	ldi	r24, 0x01	; 1
    2f9a:	01 c0       	rjmp	.+2      	; 0x2f9e <nrk_signal_delete+0x104>
	uint8_t task_ID;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    2f9c:	8f ef       	ldi	r24, 0xFF	; 255
	
	_nrk_signal_list&=~SIG(sig_id);
	nrk_int_enable();

	return NRK_OK;
}
    2f9e:	1f 91       	pop	r17
    2fa0:	0f 91       	pop	r16
    2fa2:	ff 90       	pop	r15
    2fa4:	ef 90       	pop	r14
    2fa6:	df 90       	pop	r13
    2fa8:	08 95       	ret

00002faa <nrk_signal_unregister>:


int8_t nrk_signal_unregister(int8_t sig_id)
{
    2faa:	ef 92       	push	r14
    2fac:	ff 92       	push	r15
    2fae:	0f 93       	push	r16
    2fb0:	1f 93       	push	r17
uint32_t sig_mask;

sig_mask=SIG(sig_id);
    2fb2:	21 e0       	ldi	r18, 0x01	; 1
    2fb4:	30 e0       	ldi	r19, 0x00	; 0
    2fb6:	40 e0       	ldi	r20, 0x00	; 0
    2fb8:	50 e0       	ldi	r21, 0x00	; 0
    2fba:	04 c0       	rjmp	.+8      	; 0x2fc4 <nrk_signal_unregister+0x1a>
    2fbc:	22 0f       	add	r18, r18
    2fbe:	33 1f       	adc	r19, r19
    2fc0:	44 1f       	adc	r20, r20
    2fc2:	55 1f       	adc	r21, r21
    2fc4:	8a 95       	dec	r24
    2fc6:	d2 f7       	brpl	.-12     	; 0x2fbc <nrk_signal_unregister+0x12>

	if(nrk_cur_task_TCB->registered_signal_mask & sig_mask)
    2fc8:	e0 91 62 05 	lds	r30, 0x0562
    2fcc:	f0 91 63 05 	lds	r31, 0x0563
    2fd0:	85 85       	ldd	r24, Z+13	; 0x0d
    2fd2:	96 85       	ldd	r25, Z+14	; 0x0e
    2fd4:	a7 85       	ldd	r26, Z+15	; 0x0f
    2fd6:	b0 89       	ldd	r27, Z+16	; 0x10
    2fd8:	79 01       	movw	r14, r18
    2fda:	8a 01       	movw	r16, r20
    2fdc:	e8 22       	and	r14, r24
    2fde:	f9 22       	and	r15, r25
    2fe0:	0a 23       	and	r16, r26
    2fe2:	1b 23       	and	r17, r27
    2fe4:	e1 14       	cp	r14, r1
    2fe6:	f1 04       	cpc	r15, r1
    2fe8:	01 05       	cpc	r16, r1
    2fea:	11 05       	cpc	r17, r1
    2fec:	d1 f0       	breq	.+52     	; 0x3022 <nrk_signal_unregister+0x78>
	{
		nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
    2fee:	20 95       	com	r18
    2ff0:	30 95       	com	r19
    2ff2:	40 95       	com	r20
    2ff4:	50 95       	com	r21
    2ff6:	82 23       	and	r24, r18
    2ff8:	93 23       	and	r25, r19
    2ffa:	a4 23       	and	r26, r20
    2ffc:	b5 23       	and	r27, r21
    2ffe:	85 87       	std	Z+13, r24	; 0x0d
    3000:	96 87       	std	Z+14, r25	; 0x0e
    3002:	a7 87       	std	Z+15, r26	; 0x0f
    3004:	b0 8b       	std	Z+16, r27	; 0x10
		nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
    3006:	81 89       	ldd	r24, Z+17	; 0x11
    3008:	92 89       	ldd	r25, Z+18	; 0x12
    300a:	a3 89       	ldd	r26, Z+19	; 0x13
    300c:	b4 89       	ldd	r27, Z+20	; 0x14
    300e:	82 23       	and	r24, r18
    3010:	93 23       	and	r25, r19
    3012:	a4 23       	and	r26, r20
    3014:	b5 23       	and	r27, r21
    3016:	81 8b       	std	Z+17, r24	; 0x11
    3018:	92 8b       	std	Z+18, r25	; 0x12
    301a:	a3 8b       	std	Z+19, r26	; 0x13
    301c:	b4 8b       	std	Z+20, r27	; 0x14
	}
	else
		return NRK_ERROR;
return NRK_OK;
    301e:	81 e0       	ldi	r24, 0x01	; 1
    3020:	01 c0       	rjmp	.+2      	; 0x3024 <nrk_signal_unregister+0x7a>
	{
		nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
		nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
	}
	else
		return NRK_ERROR;
    3022:	8f ef       	ldi	r24, 0xFF	; 255
return NRK_OK;
}
    3024:	1f 91       	pop	r17
    3026:	0f 91       	pop	r16
    3028:	ff 90       	pop	r15
    302a:	ef 90       	pop	r14
    302c:	08 95       	ret

0000302e <nrk_signal_register>:

int8_t nrk_signal_register(int8_t sig_id)
{

	// Make sure the signal was created...
	if(SIG(sig_id) & _nrk_signal_list )
    302e:	20 91 5e 03 	lds	r18, 0x035E
    3032:	30 91 5f 03 	lds	r19, 0x035F
    3036:	40 91 60 03 	lds	r20, 0x0360
    303a:	50 91 61 03 	lds	r21, 0x0361
    303e:	08 2e       	mov	r0, r24
    3040:	04 c0       	rjmp	.+8      	; 0x304a <nrk_signal_register+0x1c>
    3042:	56 95       	lsr	r21
    3044:	47 95       	ror	r20
    3046:	37 95       	ror	r19
    3048:	27 95       	ror	r18
    304a:	0a 94       	dec	r0
    304c:	d2 f7       	brpl	.-12     	; 0x3042 <nrk_signal_register+0x14>
    304e:	21 70       	andi	r18, 0x01	; 1
    3050:	30 70       	andi	r19, 0x00	; 0
    3052:	21 15       	cp	r18, r1
    3054:	31 05       	cpc	r19, r1
    3056:	e9 f0       	breq	.+58     	; 0x3092 <nrk_signal_register+0x64>
	{
		nrk_cur_task_TCB->registered_signal_mask|=SIG(sig_id); 	
    3058:	e0 91 62 05 	lds	r30, 0x0562
    305c:	f0 91 63 05 	lds	r31, 0x0563
    3060:	21 e0       	ldi	r18, 0x01	; 1
    3062:	30 e0       	ldi	r19, 0x00	; 0
    3064:	40 e0       	ldi	r20, 0x00	; 0
    3066:	50 e0       	ldi	r21, 0x00	; 0
    3068:	04 c0       	rjmp	.+8      	; 0x3072 <nrk_signal_register+0x44>
    306a:	22 0f       	add	r18, r18
    306c:	33 1f       	adc	r19, r19
    306e:	44 1f       	adc	r20, r20
    3070:	55 1f       	adc	r21, r21
    3072:	8a 95       	dec	r24
    3074:	d2 f7       	brpl	.-12     	; 0x306a <nrk_signal_register+0x3c>
    3076:	85 85       	ldd	r24, Z+13	; 0x0d
    3078:	96 85       	ldd	r25, Z+14	; 0x0e
    307a:	a7 85       	ldd	r26, Z+15	; 0x0f
    307c:	b0 89       	ldd	r27, Z+16	; 0x10
    307e:	82 2b       	or	r24, r18
    3080:	93 2b       	or	r25, r19
    3082:	a4 2b       	or	r26, r20
    3084:	b5 2b       	or	r27, r21
    3086:	85 87       	std	Z+13, r24	; 0x0d
    3088:	96 87       	std	Z+14, r25	; 0x0e
    308a:	a7 87       	std	Z+15, r26	; 0x0f
    308c:	b0 8b       	std	Z+16, r27	; 0x10
		return NRK_OK;
    308e:	81 e0       	ldi	r24, 0x01	; 1
    3090:	08 95       	ret
	}
            
	return NRK_ERROR;
    3092:	8f ef       	ldi	r24, 0xFF	; 255
}
    3094:	08 95       	ret

00003096 <nrk_event_signal>:

int8_t nrk_event_signal(int8_t sig_id)
{
    3096:	ef 92       	push	r14
    3098:	ff 92       	push	r15
    309a:	0f 93       	push	r16
    309c:	1f 93       	push	r17
    309e:	df 93       	push	r29
    30a0:	cf 93       	push	r28
    30a2:	0f 92       	push	r0
    30a4:	cd b7       	in	r28, 0x3d	; 61
    30a6:	de b7       	in	r29, 0x3e	; 62

	uint8_t task_ID;
	uint8_t event_occured=0;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);
    30a8:	91 e0       	ldi	r25, 0x01	; 1
    30aa:	e9 2e       	mov	r14, r25
    30ac:	f1 2c       	mov	r15, r1
    30ae:	01 2d       	mov	r16, r1
    30b0:	11 2d       	mov	r17, r1
    30b2:	04 c0       	rjmp	.+8      	; 0x30bc <nrk_event_signal+0x26>
    30b4:	ee 0c       	add	r14, r14
    30b6:	ff 1c       	adc	r15, r15
    30b8:	00 1f       	adc	r16, r16
    30ba:	11 1f       	adc	r17, r17
    30bc:	8a 95       	dec	r24
    30be:	d2 f7       	brpl	.-12     	; 0x30b4 <nrk_event_signal+0x1e>
	// Check if signal was created
	// Signal was not created
	if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
    30c0:	80 91 5e 03 	lds	r24, 0x035E
    30c4:	90 91 5f 03 	lds	r25, 0x035F
    30c8:	a0 91 60 03 	lds	r26, 0x0360
    30cc:	b0 91 61 03 	lds	r27, 0x0361
    30d0:	8e 21       	and	r24, r14
    30d2:	9f 21       	and	r25, r15
    30d4:	a0 23       	and	r26, r16
    30d6:	b1 23       	and	r27, r17
    30d8:	00 97       	sbiw	r24, 0x00	; 0
    30da:	a1 05       	cpc	r26, r1
    30dc:	b1 05       	cpc	r27, r1
    30de:	11 f4       	brne	.+4      	; 0x30e4 <nrk_event_signal+0x4e>
    30e0:	81 e0       	ldi	r24, 0x01	; 1
    30e2:	3f c0       	rjmp	.+126    	; 0x3162 <nrk_event_signal+0xcc>
	
	//needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
	nrk_int_disable();
    30e4:	0e 94 c2 11 	call	0x2384	; 0x2384 <nrk_int_disable>
    30e8:	ee ea       	ldi	r30, 0xAE	; 174
    30ea:	f4 e0       	ldi	r31, 0x04	; 4

int8_t nrk_event_signal(int8_t sig_id)
{

	uint8_t task_ID;
	uint8_t event_occured=0;
    30ec:	20 e0       	ldi	r18, 0x00	; 0
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
			if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
				if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    30ee:	33 e0       	ldi	r19, 0x03	; 3


	//	if (nrk_task_TCB[task_ID].task_state == EVENT_SUSPENDED)   
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
			if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
    30f0:	80 81       	ld	r24, Z
    30f2:	81 30       	cpi	r24, 0x01	; 1
    30f4:	a9 f4       	brne	.+42     	; 0x3120 <nrk_event_signal+0x8a>
				if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
    30f6:	82 85       	ldd	r24, Z+10	; 0x0a
    30f8:	93 85       	ldd	r25, Z+11	; 0x0b
    30fa:	a4 85       	ldd	r26, Z+12	; 0x0c
    30fc:	b5 85       	ldd	r27, Z+13	; 0x0d
    30fe:	8e 21       	and	r24, r14
    3100:	9f 21       	and	r25, r15
    3102:	a0 23       	and	r26, r16
    3104:	b1 23       	and	r27, r17
    3106:	00 97       	sbiw	r24, 0x00	; 0
    3108:	a1 05       	cpc	r26, r1
    310a:	b1 05       	cpc	r27, r1
    310c:	49 f0       	breq	.+18     	; 0x3120 <nrk_event_signal+0x8a>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    310e:	32 83       	std	Z+2, r19	; 0x02
					nrk_task_TCB[task_ID].next_wakeup=0;
    3110:	17 86       	std	Z+15, r1	; 0x0f
    3112:	16 86       	std	Z+14, r1	; 0x0e
					nrk_task_TCB[task_ID].event_suspend=0;
    3114:	10 82       	st	Z, r1
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=sig_mask;
    3116:	e2 86       	std	Z+10, r14	; 0x0a
    3118:	f3 86       	std	Z+11, r15	; 0x0b
    311a:	04 87       	std	Z+12, r16	; 0x0c
    311c:	15 87       	std	Z+13, r17	; 0x0d
					event_occured=1;
    311e:	21 e0       	ldi	r18, 0x01	; 1
				}

			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    3120:	80 81       	ld	r24, Z
    3122:	82 30       	cpi	r24, 0x02	; 2
    3124:	91 f4       	brne	.+36     	; 0x314a <nrk_event_signal+0xb4>
				if((nrk_task_TCB[task_ID].active_signal_mask == sig_mask))
    3126:	82 85       	ldd	r24, Z+10	; 0x0a
    3128:	93 85       	ldd	r25, Z+11	; 0x0b
    312a:	a4 85       	ldd	r26, Z+12	; 0x0c
    312c:	b5 85       	ldd	r27, Z+13	; 0x0d
    312e:	8e 15       	cp	r24, r14
    3130:	9f 05       	cpc	r25, r15
    3132:	a0 07       	cpc	r26, r16
    3134:	b1 07       	cpc	r27, r17
    3136:	49 f4       	brne	.+18     	; 0x314a <nrk_event_signal+0xb4>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3138:	32 83       	std	Z+2, r19	; 0x02
					nrk_task_TCB[task_ID].next_wakeup=0;
    313a:	17 86       	std	Z+15, r1	; 0x0f
    313c:	16 86       	std	Z+14, r1	; 0x0e
					nrk_task_TCB[task_ID].event_suspend=0;
    313e:	10 82       	st	Z, r1
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=0;
    3140:	12 86       	std	Z+10, r1	; 0x0a
    3142:	13 86       	std	Z+11, r1	; 0x0b
    3144:	14 86       	std	Z+12, r1	; 0x0c
    3146:	15 86       	std	Z+13, r1	; 0x0d
					event_occured=1;
    3148:	21 e0       	ldi	r18, 0x01	; 1
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
					nrk_task_TCB[task_ID].next_wakeup=0;
					nrk_task_TCB[task_ID].event_suspend=0;
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=0;
    314a:	b1 96       	adiw	r30, 0x21	; 33
	// Signal was not created
	if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
	
	//needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    314c:	85 e0       	ldi	r24, 0x05	; 5
    314e:	e3 35       	cpi	r30, 0x53	; 83
    3150:	f8 07       	cpc	r31, r24
    3152:	71 f6       	brne	.-100    	; 0x30f0 <nrk_event_signal+0x5a>
					event_occured=1;
				}   

	//	}
	}
	nrk_int_enable();
    3154:	29 83       	std	Y+1, r18	; 0x01
    3156:	0e 94 c4 11 	call	0x2388	; 0x2388 <nrk_int_enable>
	if(event_occured)
    315a:	29 81       	ldd	r18, Y+1	; 0x01
    315c:	22 23       	and	r18, r18
    315e:	29 f4       	brne	.+10     	; 0x316a <nrk_event_signal+0xd4>
	{
		return NRK_OK;
	} 
	// No task was waiting on the signal
	_nrk_errno_set(2);
    3160:	82 e0       	ldi	r24, 0x02	; 2
    3162:	0e 94 b9 13 	call	0x2772	; 0x2772 <_nrk_errno_set>
	return NRK_ERROR;
    3166:	8f ef       	ldi	r24, 0xFF	; 255
    3168:	01 c0       	rjmp	.+2      	; 0x316c <nrk_event_signal+0xd6>
	//	}
	}
	nrk_int_enable();
	if(event_occured)
	{
		return NRK_OK;
    316a:	81 e0       	ldi	r24, 0x01	; 1
	} 
	// No task was waiting on the signal
	_nrk_errno_set(2);
	return NRK_ERROR;
}
    316c:	0f 90       	pop	r0
    316e:	cf 91       	pop	r28
    3170:	df 91       	pop	r29
    3172:	1f 91       	pop	r17
    3174:	0f 91       	pop	r16
    3176:	ff 90       	pop	r15
    3178:	ef 90       	pop	r14
    317a:	08 95       	ret

0000317c <nrk_event_wait>:

uint32_t nrk_event_wait(uint32_t event_mask)
{

	// FIXME: Should go through list and check that all masks are registered, not just 1
	if(event_mask &  nrk_cur_task_TCB->registered_signal_mask)
    317c:	e0 91 62 05 	lds	r30, 0x0562
    3180:	f0 91 63 05 	lds	r31, 0x0563
    3184:	25 85       	ldd	r18, Z+13	; 0x0d
    3186:	36 85       	ldd	r19, Z+14	; 0x0e
    3188:	47 85       	ldd	r20, Z+15	; 0x0f
    318a:	50 89       	ldd	r21, Z+16	; 0x10
    318c:	26 23       	and	r18, r22
    318e:	37 23       	and	r19, r23
    3190:	48 23       	and	r20, r24
    3192:	59 23       	and	r21, r25
    3194:	21 15       	cp	r18, r1
    3196:	31 05       	cpc	r19, r1
    3198:	41 05       	cpc	r20, r1
    319a:	51 05       	cpc	r21, r1
    319c:	21 f1       	breq	.+72     	; 0x31e6 <nrk_event_wait+0x6a>
	  {
	   nrk_cur_task_TCB->active_signal_mask=event_mask; 
    319e:	61 8b       	std	Z+17, r22	; 0x11
    31a0:	72 8b       	std	Z+18, r23	; 0x12
    31a2:	83 8b       	std	Z+19, r24	; 0x13
    31a4:	94 8b       	std	Z+20, r25	; 0x14
	   nrk_cur_task_TCB->event_suspend=SIG_EVENT_SUSPENDED; 
    31a6:	21 e0       	ldi	r18, 0x01	; 1
    31a8:	27 83       	std	Z+7, r18	; 0x07
	else
	  {
	   return 0;
	  }

	if(event_mask & SIG(nrk_wakeup_signal))
    31aa:	00 90 52 05 	lds	r0, 0x0552
    31ae:	04 c0       	rjmp	.+8      	; 0x31b8 <nrk_event_wait+0x3c>
    31b0:	96 95       	lsr	r25
    31b2:	87 95       	ror	r24
    31b4:	77 95       	ror	r23
    31b6:	67 95       	ror	r22
    31b8:	0a 94       	dec	r0
    31ba:	d2 f7       	brpl	.-12     	; 0x31b0 <nrk_event_wait+0x34>
    31bc:	61 70       	andi	r22, 0x01	; 1
    31be:	70 70       	andi	r23, 0x00	; 0
    31c0:	61 15       	cp	r22, r1
    31c2:	71 05       	cpc	r23, r1
    31c4:	19 f0       	breq	.+6      	; 0x31cc <nrk_event_wait+0x50>
		nrk_wait_until_nw();
    31c6:	0e 94 f6 1b 	call	0x37ec	; 0x37ec <nrk_wait_until_nw>
    31ca:	04 c0       	rjmp	.+8      	; 0x31d4 <nrk_event_wait+0x58>
	else
		nrk_wait_until_ticks(0);
    31cc:	80 e0       	ldi	r24, 0x00	; 0
    31ce:	90 e0       	ldi	r25, 0x00	; 0
    31d0:	0e 94 1d 1c 	call	0x383a	; 0x383a <nrk_wait_until_ticks>
	//unmask the signal when its return so it has logical value like 1 to or whatever was user defined
	return ( (nrk_cur_task_TCB->active_signal_mask));
    31d4:	e0 91 62 05 	lds	r30, 0x0562
    31d8:	f0 91 63 05 	lds	r31, 0x0563
    31dc:	21 89       	ldd	r18, Z+17	; 0x11
    31de:	32 89       	ldd	r19, Z+18	; 0x12
    31e0:	43 89       	ldd	r20, Z+19	; 0x13
    31e2:	54 89       	ldd	r21, Z+20	; 0x14
    31e4:	03 c0       	rjmp	.+6      	; 0x31ec <nrk_event_wait+0x70>
	   nrk_cur_task_TCB->active_signal_mask=event_mask; 
	   nrk_cur_task_TCB->event_suspend=SIG_EVENT_SUSPENDED; 
	  }
	else
	  {
	   return 0;
    31e6:	20 e0       	ldi	r18, 0x00	; 0
    31e8:	30 e0       	ldi	r19, 0x00	; 0
    31ea:	a9 01       	movw	r20, r18
		nrk_wait_until_nw();
	else
		nrk_wait_until_ticks(0);
	//unmask the signal when its return so it has logical value like 1 to or whatever was user defined
	return ( (nrk_cur_task_TCB->active_signal_mask));
}
    31ec:	b9 01       	movw	r22, r18
    31ee:	ca 01       	movw	r24, r20
    31f0:	08 95       	ret

000031f2 <nrk_sem_create>:
	nrk_sem_list[i].value=count;
	nrk_sem_list[i].count=count;
	nrk_sem_list[i].resource_ceiling=ceiling_prio;
	_nrk_resource_cnt++;
	return	&nrk_sem_list[i];
}
    31f2:	80 e0       	ldi	r24, 0x00	; 0
    31f4:	90 e0       	ldi	r25, 0x00	; 0
    31f6:	08 95       	ret

000031f8 <nrk_get_resource_index>:

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
	int8_t id;
		for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
			if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
    31f8:	25 e0       	ldi	r18, 0x05	; 5
    31fa:	8e 34       	cpi	r24, 0x4E	; 78
    31fc:	92 07       	cpc	r25, r18
    31fe:	11 f4       	brne	.+4      	; 0x3204 <nrk_get_resource_index+0xc>
}

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
	int8_t id;
		for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
    3200:	80 e0       	ldi	r24, 0x00	; 0
    3202:	08 95       	ret
			if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
				return id;
	return NRK_ERROR;
    3204:	8f ef       	ldi	r24, 0xFF	; 255
}
    3206:	08 95       	ret

00003208 <nrk_sem_delete>:
return NRK_OK;
}

int8_t  nrk_sem_delete(nrk_sem_t *rsrc)
{
int8_t id=nrk_get_resource_index(rsrc);	
    3208:	0e 94 fc 18 	call	0x31f8	; 0x31f8 <nrk_get_resource_index>
	int8_t task_ID;
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    320c:	8f 3f       	cpi	r24, 0xFF	; 255
    320e:	11 f4       	brne	.+4      	; 0x3214 <nrk_sem_delete+0xc>
    3210:	81 e0       	ldi	r24, 0x01	; 1
    3212:	03 c0       	rjmp	.+6      	; 0x321a <nrk_sem_delete+0x12>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    3214:	81 30       	cpi	r24, 0x01	; 1
    3216:	29 f4       	brne	.+10     	; 0x3222 <nrk_sem_delete+0x1a>
    3218:	82 e0       	ldi	r24, 0x02	; 2
    321a:	0e 94 b9 13 	call	0x2772	; 0x2772 <_nrk_errno_set>
    321e:	8f ef       	ldi	r24, 0xFF	; 255
    3220:	08 95       	ret

	nrk_sem_list[id].count=-1;
    3222:	99 27       	eor	r25, r25
    3224:	87 fd       	sbrc	r24, 7
    3226:	90 95       	com	r25
    3228:	fc 01       	movw	r30, r24
    322a:	ee 0f       	add	r30, r30
    322c:	ff 1f       	adc	r31, r31
    322e:	e8 0f       	add	r30, r24
    3230:	f9 1f       	adc	r31, r25
    3232:	e2 5b       	subi	r30, 0xB2	; 178
    3234:	fa 4f       	sbci	r31, 0xFA	; 250
    3236:	8f ef       	ldi	r24, 0xFF	; 255
    3238:	80 83       	st	Z, r24
	nrk_sem_list[id].value=-1;
    323a:	82 83       	std	Z+2, r24	; 0x02
	nrk_sem_list[id].resource_ceiling=-1;
    323c:	81 83       	std	Z+1, r24	; 0x01
	_nrk_resource_cnt--;
    323e:	80 91 61 05 	lds	r24, 0x0561
    3242:	81 50       	subi	r24, 0x01	; 1
    3244:	80 93 61 05 	sts	0x0561, r24
return NRK_OK;
    3248:	81 e0       	ldi	r24, 0x01	; 1
}
    324a:	08 95       	ret

0000324c <nrk_sem_post>:
}



int8_t nrk_sem_post(nrk_sem_t *rsrc)
{
    324c:	0f 93       	push	r16
    324e:	1f 93       	push	r17
    3250:	df 93       	push	r29
    3252:	cf 93       	push	r28
    3254:	0f 92       	push	r0
    3256:	cd b7       	in	r28, 0x3d	; 61
    3258:	de b7       	in	r29, 0x3e	; 62
	int8_t id=nrk_get_resource_index(rsrc);	
    325a:	0e 94 fc 18 	call	0x31f8	; 0x31f8 <nrk_get_resource_index>
	int8_t task_ID;
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    325e:	8f 3f       	cpi	r24, 0xFF	; 255
    3260:	11 f4       	brne	.+4      	; 0x3266 <nrk_sem_post+0x1a>
    3262:	81 e0       	ldi	r24, 0x01	; 1
    3264:	03 c0       	rjmp	.+6      	; 0x326c <nrk_sem_post+0x20>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    3266:	81 30       	cpi	r24, 0x01	; 1
    3268:	29 f4       	brne	.+10     	; 0x3274 <nrk_sem_post+0x28>
    326a:	82 e0       	ldi	r24, 0x02	; 2
    326c:	0e 94 b9 13 	call	0x2772	; 0x2772 <_nrk_errno_set>
    3270:	8f ef       	ldi	r24, 0xFF	; 255
    3272:	43 c0       	rjmp	.+134    	; 0x32fa <nrk_sem_post+0xae>

	if(nrk_sem_list[id].value<nrk_sem_list[id].count)
    3274:	28 2f       	mov	r18, r24
    3276:	33 27       	eor	r19, r19
    3278:	27 fd       	sbrc	r18, 7
    327a:	30 95       	com	r19
    327c:	89 01       	movw	r16, r18
    327e:	00 0f       	add	r16, r16
    3280:	11 1f       	adc	r17, r17
    3282:	02 0f       	add	r16, r18
    3284:	13 1f       	adc	r17, r19
    3286:	02 5b       	subi	r16, 0xB2	; 178
    3288:	1a 4f       	sbci	r17, 0xFA	; 250
    328a:	d8 01       	movw	r26, r16
    328c:	12 96       	adiw	r26, 0x02	; 2
    328e:	2c 91       	ld	r18, X
    3290:	12 97       	sbiw	r26, 0x02	; 2
    3292:	9c 91       	ld	r25, X
    3294:	29 17       	cp	r18, r25
    3296:	84 f5       	brge	.+96     	; 0x32f8 <nrk_sem_post+0xac>
	{
		// Signal RSRC Event		
		nrk_int_disable();
    3298:	89 83       	std	Y+1, r24	; 0x01
    329a:	0e 94 c2 11 	call	0x2384	; 0x2384 <nrk_int_disable>

		nrk_sem_list[id].value++;
    329e:	f8 01       	movw	r30, r16
    32a0:	92 81       	ldd	r25, Z+2	; 0x02
    32a2:	9f 5f       	subi	r25, 0xFF	; 255
    32a4:	92 83       	std	Z+2, r25	; 0x02
		nrk_cur_task_TCB->elevated_prio_flag=0;
    32a6:	e0 91 62 05 	lds	r30, 0x0562
    32aa:	f0 91 63 05 	lds	r31, 0x0563
    32ae:	14 82       	std	Z+4, r1	; 0x04
    32b0:	ee ea       	ldi	r30, 0xAE	; 174
    32b2:	f4 e0       	ldi	r31, 0x04	; 4

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
				if((nrk_task_TCB[task_ID].active_signal_mask == id))
    32b4:	89 81       	ldd	r24, Y+1	; 0x01
    32b6:	99 27       	eor	r25, r25
    32b8:	87 fd       	sbrc	r24, 7
    32ba:	90 95       	com	r25
    32bc:	a9 2f       	mov	r26, r25
    32be:	b9 2f       	mov	r27, r25
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    32c0:	63 e0       	ldi	r22, 0x03	; 3

		nrk_sem_list[id].value++;
		nrk_cur_task_TCB->elevated_prio_flag=0;

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    32c2:	20 81       	ld	r18, Z
    32c4:	22 30       	cpi	r18, 0x02	; 2
    32c6:	89 f4       	brne	.+34     	; 0x32ea <nrk_sem_post+0x9e>
				if((nrk_task_TCB[task_ID].active_signal_mask == id))
    32c8:	22 85       	ldd	r18, Z+10	; 0x0a
    32ca:	33 85       	ldd	r19, Z+11	; 0x0b
    32cc:	44 85       	ldd	r20, Z+12	; 0x0c
    32ce:	55 85       	ldd	r21, Z+13	; 0x0d
    32d0:	28 17       	cp	r18, r24
    32d2:	39 07       	cpc	r19, r25
    32d4:	4a 07       	cpc	r20, r26
    32d6:	5b 07       	cpc	r21, r27
    32d8:	41 f4       	brne	.+16     	; 0x32ea <nrk_sem_post+0x9e>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    32da:	62 83       	std	Z+2, r22	; 0x02
					nrk_task_TCB[task_ID].next_wakeup=0;
    32dc:	17 86       	std	Z+15, r1	; 0x0f
    32de:	16 86       	std	Z+14, r1	; 0x0e
					nrk_task_TCB[task_ID].event_suspend=0;
    32e0:	10 82       	st	Z, r1
					nrk_task_TCB[task_ID].active_signal_mask=0;
    32e2:	12 86       	std	Z+10, r1	; 0x0a
    32e4:	13 86       	std	Z+11, r1	; 0x0b
    32e6:	14 86       	std	Z+12, r1	; 0x0c
    32e8:	15 86       	std	Z+13, r1	; 0x0d
    32ea:	b1 96       	adiw	r30, 0x21	; 33
		nrk_int_disable();

		nrk_sem_list[id].value++;
		nrk_cur_task_TCB->elevated_prio_flag=0;

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    32ec:	25 e0       	ldi	r18, 0x05	; 5
    32ee:	e3 35       	cpi	r30, 0x53	; 83
    32f0:	f2 07       	cpc	r31, r18
    32f2:	39 f7       	brne	.-50     	; 0x32c2 <nrk_sem_post+0x76>
					nrk_task_TCB[task_ID].event_suspend=0;
					nrk_task_TCB[task_ID].active_signal_mask=0;
				}   

		}
		nrk_int_enable();
    32f4:	0e 94 c4 11 	call	0x2388	; 0x2388 <nrk_int_enable>
	}
		
return NRK_OK;
    32f8:	81 e0       	ldi	r24, 0x01	; 1
}
    32fa:	0f 90       	pop	r0
    32fc:	cf 91       	pop	r28
    32fe:	df 91       	pop	r29
    3300:	1f 91       	pop	r17
    3302:	0f 91       	pop	r16
    3304:	08 95       	ret

00003306 <nrk_sem_pend>:
}



int8_t nrk_sem_pend(nrk_sem_t *rsrc )
{
    3306:	0f 93       	push	r16
    3308:	1f 93       	push	r17
    330a:	df 93       	push	r29
    330c:	cf 93       	push	r28
    330e:	0f 92       	push	r0
    3310:	cd b7       	in	r28, 0x3d	; 61
    3312:	de b7       	in	r29, 0x3e	; 62
	int8_t id;
	id=nrk_get_resource_index(rsrc);  
    3314:	0e 94 fc 18 	call	0x31f8	; 0x31f8 <nrk_get_resource_index>
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    3318:	8f 3f       	cpi	r24, 0xFF	; 255
    331a:	11 f4       	brne	.+4      	; 0x3320 <nrk_sem_pend+0x1a>
    331c:	81 e0       	ldi	r24, 0x01	; 1
    331e:	03 c0       	rjmp	.+6      	; 0x3326 <nrk_sem_pend+0x20>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    3320:	81 30       	cpi	r24, 0x01	; 1
    3322:	29 f4       	brne	.+10     	; 0x332e <nrk_sem_pend+0x28>
    3324:	82 e0       	ldi	r24, 0x02	; 2
    3326:	0e 94 b9 13 	call	0x2772	; 0x2772 <_nrk_errno_set>
    332a:	8f ef       	ldi	r24, 0xFF	; 255
    332c:	40 c0       	rjmp	.+128    	; 0x33ae <nrk_sem_pend+0xa8>
	
	nrk_int_disable();
    332e:	89 83       	std	Y+1, r24	; 0x01
    3330:	0e 94 c2 11 	call	0x2384	; 0x2384 <nrk_int_disable>
	if(nrk_sem_list[id].value==0)
    3334:	89 81       	ldd	r24, Y+1	; 0x01
    3336:	08 2f       	mov	r16, r24
    3338:	11 27       	eor	r17, r17
    333a:	07 fd       	sbrc	r16, 7
    333c:	10 95       	com	r17
    333e:	f8 01       	movw	r30, r16
    3340:	ee 0f       	add	r30, r30
    3342:	ff 1f       	adc	r31, r31
    3344:	e0 0f       	add	r30, r16
    3346:	f1 1f       	adc	r31, r17
    3348:	e2 5b       	subi	r30, 0xB2	; 178
    334a:	fa 4f       	sbci	r31, 0xFA	; 250
    334c:	92 81       	ldd	r25, Z+2	; 0x02
    334e:	99 23       	and	r25, r25
    3350:	b1 f4       	brne	.+44     	; 0x337e <nrk_sem_pend+0x78>
	{
		nrk_cur_task_TCB->event_suspend|=RSRC_EVENT_SUSPENDED;
    3352:	e0 91 62 05 	lds	r30, 0x0562
    3356:	f0 91 63 05 	lds	r31, 0x0563
    335a:	97 81       	ldd	r25, Z+7	; 0x07
    335c:	92 60       	ori	r25, 0x02	; 2
    335e:	97 83       	std	Z+7, r25	; 0x07
		nrk_cur_task_TCB->active_signal_mask=id;
    3360:	99 27       	eor	r25, r25
    3362:	87 fd       	sbrc	r24, 7
    3364:	90 95       	com	r25
    3366:	a9 2f       	mov	r26, r25
    3368:	b9 2f       	mov	r27, r25
    336a:	81 8b       	std	Z+17, r24	; 0x11
    336c:	92 8b       	std	Z+18, r25	; 0x12
    336e:	a3 8b       	std	Z+19, r26	; 0x13
    3370:	b4 8b       	std	Z+20, r27	; 0x14
		// Wait on suspend event
		nrk_int_enable();
    3372:	0e 94 c4 11 	call	0x2388	; 0x2388 <nrk_int_enable>
		nrk_wait_until_ticks(0);
    3376:	80 e0       	ldi	r24, 0x00	; 0
    3378:	90 e0       	ldi	r25, 0x00	; 0
    337a:	0e 94 1d 1c 	call	0x383a	; 0x383a <nrk_wait_until_ticks>
	}

	nrk_sem_list[id].value--;	
    337e:	f8 01       	movw	r30, r16
    3380:	ee 0f       	add	r30, r30
    3382:	ff 1f       	adc	r31, r31
    3384:	e0 0f       	add	r30, r16
    3386:	f1 1f       	adc	r31, r17
    3388:	e2 5b       	subi	r30, 0xB2	; 178
    338a:	fa 4f       	sbci	r31, 0xFA	; 250
    338c:	82 81       	ldd	r24, Z+2	; 0x02
    338e:	81 50       	subi	r24, 0x01	; 1
    3390:	82 83       	std	Z+2, r24	; 0x02
	nrk_cur_task_TCB->task_prio_ceil=nrk_sem_list[id].resource_ceiling;
    3392:	a0 91 62 05 	lds	r26, 0x0562
    3396:	b0 91 63 05 	lds	r27, 0x0563
    339a:	81 81       	ldd	r24, Z+1	; 0x01
    339c:	1b 96       	adiw	r26, 0x0b	; 11
    339e:	8c 93       	st	X, r24
    33a0:	1b 97       	sbiw	r26, 0x0b	; 11
	nrk_cur_task_TCB->elevated_prio_flag=1;
    33a2:	81 e0       	ldi	r24, 0x01	; 1
    33a4:	14 96       	adiw	r26, 0x04	; 4
    33a6:	8c 93       	st	X, r24
	nrk_int_enable();
    33a8:	0e 94 c4 11 	call	0x2388	; 0x2388 <nrk_int_enable>

	return NRK_OK;
    33ac:	81 e0       	ldi	r24, 0x01	; 1
}
    33ae:	0f 90       	pop	r0
    33b0:	cf 91       	pop	r28
    33b2:	df 91       	pop	r29
    33b4:	1f 91       	pop	r17
    33b6:	0f 91       	pop	r16
    33b8:	08 95       	ret

000033ba <nrk_sem_query>:
}

int8_t nrk_sem_query(nrk_sem_t *rsrc )
{
	int8_t id;
	id=nrk_get_resource_index(rsrc);  
    33ba:	0e 94 fc 18 	call	0x31f8	; 0x31f8 <nrk_get_resource_index>
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    33be:	8f 3f       	cpi	r24, 0xFF	; 255
    33c0:	11 f4       	brne	.+4      	; 0x33c6 <nrk_sem_query+0xc>
    33c2:	81 e0       	ldi	r24, 0x01	; 1
    33c4:	03 c0       	rjmp	.+6      	; 0x33cc <nrk_sem_query+0x12>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    33c6:	81 30       	cpi	r24, 0x01	; 1
    33c8:	29 f4       	brne	.+10     	; 0x33d4 <nrk_sem_query+0x1a>
    33ca:	82 e0       	ldi	r24, 0x02	; 2
    33cc:	0e 94 b9 13 	call	0x2772	; 0x2772 <_nrk_errno_set>
    33d0:	8f ef       	ldi	r24, 0xFF	; 255
    33d2:	08 95       	ret
	
	return(nrk_sem_list[id].value);
    33d4:	99 27       	eor	r25, r25
    33d6:	87 fd       	sbrc	r24, 7
    33d8:	90 95       	com	r25
    33da:	fc 01       	movw	r30, r24
    33dc:	ee 0f       	add	r30, r30
    33de:	ff 1f       	adc	r31, r31
    33e0:	e8 0f       	add	r30, r24
    33e2:	f9 1f       	adc	r31, r25
    33e4:	e2 5b       	subi	r30, 0xB2	; 178
    33e6:	fa 4f       	sbci	r31, 0xFA	; 250
    33e8:	82 81       	ldd	r24, Z+2	; 0x02
}
    33ea:	08 95       	ret

000033ec <nrk_get_high_ready_task_ID>:

inline void _nrk_wait_for_scheduler ();

uint8_t nrk_get_high_ready_task_ID ()
{
    return (_head_node->task_ID);
    33ec:	e0 91 57 05 	lds	r30, 0x0557
    33f0:	f0 91 58 05 	lds	r31, 0x0558
}
    33f4:	80 81       	ld	r24, Z
    33f6:	08 95       	ret

000033f8 <nrk_print_readyQ>:

void nrk_print_readyQ ()
{
    nrk_queue *ptr;
    ptr = _head_node;
    33f8:	e0 91 57 05 	lds	r30, 0x0557
    33fc:	f0 91 58 05 	lds	r31, 0x0558
    //nrk_kprintf (PSTR ("nrk_queue: "));
    while (ptr != NULL)
    3400:	03 c0       	rjmp	.+6      	; 0x3408 <nrk_print_readyQ+0x10>
    {
        //printf ("%d ", ptr->task_ID);
        ptr = ptr->Next;
    3402:	03 80       	ldd	r0, Z+3	; 0x03
    3404:	f4 81       	ldd	r31, Z+4	; 0x04
    3406:	e0 2d       	mov	r30, r0
void nrk_print_readyQ ()
{
    nrk_queue *ptr;
    ptr = _head_node;
    //nrk_kprintf (PSTR ("nrk_queue: "));
    while (ptr != NULL)
    3408:	30 97       	sbiw	r30, 0x00	; 0
    340a:	d9 f7       	brne	.-10     	; 0x3402 <nrk_print_readyQ+0xa>
    {
        //printf ("%d ", ptr->task_ID);
        ptr = ptr->Next;
    }
    //nrk_kprintf (PSTR ("\n\r"));
}
    340c:	08 95       	ret

0000340e <nrk_add_to_readyQ>:


void nrk_add_to_readyQ (int8_t task_ID)
{
    340e:	df 92       	push	r13
    3410:	ef 92       	push	r14
    3412:	ff 92       	push	r15
    3414:	0f 93       	push	r16
    3416:	1f 93       	push	r17
    3418:	cf 93       	push	r28
    341a:	df 93       	push	r29
    nrk_queue *NextNode;
    nrk_queue *CurNode;

    //printf( "nrk_add_to_readyQ %d\n",task_ID );
    // nrk_queue full
    if (_free_node == NULL)
    341c:	e0 91 a5 04 	lds	r30, 0x04A5
    3420:	f0 91 a6 04 	lds	r31, 0x04A6
    3424:	30 97       	sbiw	r30, 0x00	; 0
    3426:	09 f4       	brne	.+2      	; 0x342a <nrk_add_to_readyQ+0x1c>
    3428:	9b c0       	rjmp	.+310    	; 0x3560 <nrk_add_to_readyQ+0x152>
    {
        return;
    }


    NextNode = _head_node;
    342a:	40 91 57 05 	lds	r20, 0x0557
    342e:	50 91 58 05 	lds	r21, 0x0558
    CurNode = _free_node;

    if (_head_node != NULL)
    3432:	41 15       	cp	r20, r1
    3434:	51 05       	cpc	r21, r1
    3436:	09 f4       	brne	.+2      	; 0x343a <nrk_add_to_readyQ+0x2c>
    3438:	57 c0       	rjmp	.+174    	; 0x34e8 <nrk_add_to_readyQ+0xda>
    343a:	da 01       	movw	r26, r20

        while (NextNode != NULL)
        {
            if (nrk_task_TCB[NextNode->task_ID].elevated_prio_flag)
                if (nrk_task_TCB[NextNode->task_ID].task_prio_ceil <
                        nrk_task_TCB[task_ID].task_prio)
    343c:	68 2f       	mov	r22, r24
    343e:	77 27       	eor	r23, r23
    3440:	67 fd       	sbrc	r22, 7
    3442:	70 95       	com	r23
    3444:	9b 01       	movw	r18, r22
    3446:	15 e0       	ldi	r17, 0x05	; 5
    3448:	22 0f       	add	r18, r18
    344a:	33 1f       	adc	r19, r19
    344c:	1a 95       	dec	r17
    344e:	e1 f7       	brne	.-8      	; 0x3448 <nrk_add_to_readyQ+0x3a>
    3450:	26 0f       	add	r18, r22
    3452:	37 1f       	adc	r19, r23
    3454:	29 55       	subi	r18, 0x59	; 89
    3456:	3b 4f       	sbci	r19, 0xFB	; 251
    3458:	b9 01       	movw	r22, r18
    345a:	66 5f       	subi	r22, 0xF6	; 246
    345c:	7f 4f       	sbci	r23, 0xFF	; 255
                    break;
            if (nrk_task_TCB[task_ID].elevated_prio_flag)
    345e:	89 01       	movw	r16, r18
    3460:	0c 5f       	subi	r16, 0xFC	; 252
    3462:	1f 4f       	sbci	r17, 0xFF	; 255
                if (nrk_task_TCB[NextNode->task_ID].task_prio <
                        nrk_task_TCB[task_ID].task_prio_ceil)
    3464:	9b e0       	ldi	r25, 0x0B	; 11
    3466:	e9 2e       	mov	r14, r25
    3468:	f1 2c       	mov	r15, r1
    346a:	e2 0e       	add	r14, r18
    346c:	f3 1e       	adc	r15, r19
    if (_head_node != NULL)
    {

        while (NextNode != NULL)
        {
            if (nrk_task_TCB[NextNode->task_ID].elevated_prio_flag)
    346e:	2c 91       	ld	r18, X
    3470:	30 e0       	ldi	r19, 0x00	; 0
    3472:	e9 01       	movw	r28, r18
    3474:	95 e0       	ldi	r25, 0x05	; 5
    3476:	cc 0f       	add	r28, r28
    3478:	dd 1f       	adc	r29, r29
    347a:	9a 95       	dec	r25
    347c:	e1 f7       	brne	.-8      	; 0x3476 <nrk_add_to_readyQ+0x68>
    347e:	c2 0f       	add	r28, r18
    3480:	d3 1f       	adc	r29, r19
    3482:	c9 55       	subi	r28, 0x59	; 89
    3484:	db 4f       	sbci	r29, 0xFB	; 251
    3486:	9c 81       	ldd	r25, Y+4	; 0x04
    3488:	99 23       	and	r25, r25
    348a:	29 f0       	breq	.+10     	; 0x3496 <nrk_add_to_readyQ+0x88>
                if (nrk_task_TCB[NextNode->task_ID].task_prio_ceil <
    348c:	db 84       	ldd	r13, Y+11	; 0x0b
    348e:	eb 01       	movw	r28, r22
    3490:	98 81       	ld	r25, Y
    3492:	d9 16       	cp	r13, r25
    3494:	58 f1       	brcs	.+86     	; 0x34ec <nrk_add_to_readyQ+0xde>
                        nrk_task_TCB[task_ID].task_prio)
                    break;
            if (nrk_task_TCB[task_ID].elevated_prio_flag)
    3496:	e8 01       	movw	r28, r16
    3498:	98 81       	ld	r25, Y
    349a:	99 23       	and	r25, r25
    349c:	79 f0       	breq	.+30     	; 0x34bc <nrk_add_to_readyQ+0xae>
                if (nrk_task_TCB[NextNode->task_ID].task_prio <
    349e:	e9 01       	movw	r28, r18
    34a0:	95 e0       	ldi	r25, 0x05	; 5
    34a2:	cc 0f       	add	r28, r28
    34a4:	dd 1f       	adc	r29, r29
    34a6:	9a 95       	dec	r25
    34a8:	e1 f7       	brne	.-8      	; 0x34a2 <nrk_add_to_readyQ+0x94>
    34aa:	c2 0f       	add	r28, r18
    34ac:	d3 1f       	adc	r29, r19
    34ae:	c9 55       	subi	r28, 0x59	; 89
    34b0:	db 4f       	sbci	r29, 0xFB	; 251
    34b2:	da 84       	ldd	r13, Y+10	; 0x0a
    34b4:	e7 01       	movw	r28, r14
    34b6:	98 81       	ld	r25, Y
    34b8:	d9 16       	cp	r13, r25
    34ba:	c0 f0       	brcs	.+48     	; 0x34ec <nrk_add_to_readyQ+0xde>
                        nrk_task_TCB[task_ID].task_prio_ceil)
                    break;
            if (nrk_task_TCB[NextNode->task_ID].task_prio <
    34bc:	e9 01       	movw	r28, r18
    34be:	95 e0       	ldi	r25, 0x05	; 5
    34c0:	cc 0f       	add	r28, r28
    34c2:	dd 1f       	adc	r29, r29
    34c4:	9a 95       	dec	r25
    34c6:	e1 f7       	brne	.-8      	; 0x34c0 <nrk_add_to_readyQ+0xb2>
    34c8:	c2 0f       	add	r28, r18
    34ca:	d3 1f       	adc	r29, r19
    34cc:	c9 55       	subi	r28, 0x59	; 89
    34ce:	db 4f       	sbci	r29, 0xFB	; 251
    34d0:	2a 85       	ldd	r18, Y+10	; 0x0a
    34d2:	eb 01       	movw	r28, r22
    34d4:	98 81       	ld	r25, Y
    34d6:	29 17       	cp	r18, r25
    34d8:	48 f0       	brcs	.+18     	; 0x34ec <nrk_add_to_readyQ+0xde>
                    nrk_task_TCB[task_ID].task_prio)
                break;

            NextNode = NextNode->Next;
    34da:	13 96       	adiw	r26, 0x03	; 3
    34dc:	0d 90       	ld	r0, X+
    34de:	bc 91       	ld	r27, X
    34e0:	a0 2d       	mov	r26, r0
    CurNode = _free_node;

    if (_head_node != NULL)
    {

        while (NextNode != NULL)
    34e2:	10 97       	sbiw	r26, 0x00	; 0
    34e4:	21 f6       	brne	.-120    	; 0x346e <nrk_add_to_readyQ+0x60>
    34e6:	02 c0       	rjmp	.+4      	; 0x34ec <nrk_add_to_readyQ+0xde>


    NextNode = _head_node;
    CurNode = _free_node;

    if (_head_node != NULL)
    34e8:	a0 e0       	ldi	r26, 0x00	; 0
    34ea:	b0 e0       	ldi	r27, 0x00	; 0
        // Issues - 1 comes, becomes 2', 1 more comes (2' 1) then 2 comes where should it be placed ?
        // 2' 2  1 or 2 2' 1 in ready q , what happens after 2'->1, what if 2'->2

    }

    CurNode->task_ID = task_ID;
    34ec:	80 83       	st	Z, r24
    _free_node = _free_node->Next;
    34ee:	c3 81       	ldd	r28, Z+3	; 0x03
    34f0:	d4 81       	ldd	r29, Z+4	; 0x04
    34f2:	d0 93 a6 04 	sts	0x04A6, r29
    34f6:	c0 93 a5 04 	sts	0x04A5, r28

    if (NextNode == _head_node)
    34fa:	a4 17       	cp	r26, r20
    34fc:	b5 07       	cpc	r27, r21
    34fe:	b1 f4       	brne	.+44     	; 0x352c <nrk_add_to_readyQ+0x11e>
    {
        //at start
        if (_head_node != NULL)
    3500:	10 97       	sbiw	r26, 0x00	; 0
    3502:	49 f0       	breq	.+18     	; 0x3516 <nrk_add_to_readyQ+0x108>
        {
            CurNode->Next = _head_node;
    3504:	b4 83       	std	Z+4, r27	; 0x04
    3506:	a3 83       	std	Z+3, r26	; 0x03
            CurNode->Prev = NULL;
    3508:	12 82       	std	Z+2, r1	; 0x02
    350a:	11 82       	std	Z+1, r1	; 0x01
            _head_node->Prev = CurNode;
    350c:	12 96       	adiw	r26, 0x02	; 2
    350e:	fc 93       	st	X, r31
    3510:	ee 93       	st	-X, r30
    3512:	11 97       	sbiw	r26, 0x01	; 1
    3514:	06 c0       	rjmp	.+12     	; 0x3522 <nrk_add_to_readyQ+0x114>
        }
        else
        {
            CurNode->Next = NULL;
    3516:	14 82       	std	Z+4, r1	; 0x04
    3518:	13 82       	std	Z+3, r1	; 0x03
            CurNode->Prev = NULL;
    351a:	12 82       	std	Z+2, r1	; 0x02
    351c:	11 82       	std	Z+1, r1	; 0x01
            _free_node->Prev = CurNode;
    351e:	fa 83       	std	Y+2, r31	; 0x02
    3520:	e9 83       	std	Y+1, r30	; 0x01
        }
        _head_node = CurNode;
    3522:	f0 93 58 05 	sts	0x0558, r31
    3526:	e0 93 57 05 	sts	0x0557, r30
    352a:	1a c0       	rjmp	.+52     	; 0x3560 <nrk_add_to_readyQ+0x152>
    352c:	11 96       	adiw	r26, 0x01	; 1
    352e:	8d 91       	ld	r24, X+
    3530:	9c 91       	ld	r25, X
    3532:	12 97       	sbiw	r26, 0x02	; 2

    }
    else
    {
        if (NextNode != _free_node)
    3534:	ac 17       	cp	r26, r28
    3536:	bd 07       	cpc	r27, r29
    3538:	59 f0       	breq	.+22     	; 0x3550 <nrk_add_to_readyQ+0x142>
        {
            // Insert  in middle

            CurNode->Prev = NextNode->Prev;
    353a:	92 83       	std	Z+2, r25	; 0x02
    353c:	81 83       	std	Z+1, r24	; 0x01
            CurNode->Next = NextNode;
    353e:	b4 83       	std	Z+4, r27	; 0x04
    3540:	a3 83       	std	Z+3, r26	; 0x03
            (NextNode->Prev)->Next = CurNode;
    3542:	11 96       	adiw	r26, 0x01	; 1
    3544:	cd 91       	ld	r28, X+
    3546:	dc 91       	ld	r29, X
    3548:	12 97       	sbiw	r26, 0x02	; 2
    354a:	fc 83       	std	Y+4, r31	; 0x04
    354c:	eb 83       	std	Y+3, r30	; 0x03
    354e:	04 c0       	rjmp	.+8      	; 0x3558 <nrk_add_to_readyQ+0x14a>
            NextNode->Prev = CurNode;
        }
        else
        {
            //insert at end
            CurNode->Next = NULL;
    3550:	14 82       	std	Z+4, r1	; 0x04
    3552:	13 82       	std	Z+3, r1	; 0x03
            CurNode->Prev = _free_node->Prev;
    3554:	92 83       	std	Z+2, r25	; 0x02
    3556:	81 83       	std	Z+1, r24	; 0x01
            _free_node->Prev = CurNode;
    3558:	12 96       	adiw	r26, 0x02	; 2
    355a:	fc 93       	st	X, r31
    355c:	ee 93       	st	-X, r30
    355e:	11 97       	sbiw	r26, 0x01	; 1
        }

    }

}
    3560:	df 91       	pop	r29
    3562:	cf 91       	pop	r28
    3564:	1f 91       	pop	r17
    3566:	0f 91       	pop	r16
    3568:	ff 90       	pop	r15
    356a:	ef 90       	pop	r14
    356c:	df 90       	pop	r13
    356e:	08 95       	ret

00003570 <nrk_rem_from_readyQ>:


void nrk_rem_from_readyQ (int8_t task_ID)
{
    3570:	cf 93       	push	r28
    3572:	df 93       	push	r29
       }
     */

//      printf("nrk_rem_from_readyQ_nrk_queue %d\n",task_ID);

    if (_head_node == NULL)
    3574:	e0 91 57 05 	lds	r30, 0x0557
    3578:	f0 91 58 05 	lds	r31, 0x0558
    357c:	30 97       	sbiw	r30, 0x00	; 0
    357e:	09 f4       	brne	.+2      	; 0x3582 <nrk_rem_from_readyQ+0x12>
    3580:	44 c0       	rjmp	.+136    	; 0x360a <nrk_rem_from_readyQ+0x9a>
        return;

    CurNode = _head_node;

    if (_head_node->task_ID == task_ID)
    3582:	99 27       	eor	r25, r25
    3584:	87 fd       	sbrc	r24, 7
    3586:	90 95       	com	r25
    3588:	20 81       	ld	r18, Z
    358a:	30 e0       	ldi	r19, 0x00	; 0
    358c:	28 17       	cp	r18, r24
    358e:	39 07       	cpc	r19, r25
    3590:	81 f4       	brne	.+32     	; 0x35b2 <nrk_rem_from_readyQ+0x42>
    {
        //REmove from start
        _head_node = _head_node->Next;
    3592:	a3 81       	ldd	r26, Z+3	; 0x03
    3594:	b4 81       	ldd	r27, Z+4	; 0x04
    3596:	b0 93 58 05 	sts	0x0558, r27
    359a:	a0 93 57 05 	sts	0x0557, r26
        _head_node->Prev = NULL;
    359e:	12 96       	adiw	r26, 0x02	; 2
    35a0:	1c 92       	st	X, r1
    35a2:	1e 92       	st	-X, r1
    35a4:	11 97       	sbiw	r26, 0x01	; 1
    35a6:	18 c0       	rjmp	.+48     	; 0x35d8 <nrk_rem_from_readyQ+0x68>
    }
    else
    {
        while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
            CurNode = CurNode->Next;
    35a8:	03 80       	ldd	r0, Z+3	; 0x03
    35aa:	f4 81       	ldd	r31, Z+4	; 0x04
    35ac:	e0 2d       	mov	r30, r0
        _head_node = _head_node->Next;
        _head_node->Prev = NULL;
    }
    else
    {
        while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
    35ae:	30 97       	sbiw	r30, 0x00	; 0
    35b0:	61 f1       	breq	.+88     	; 0x360a <nrk_rem_from_readyQ+0x9a>
    35b2:	20 81       	ld	r18, Z
    35b4:	30 e0       	ldi	r19, 0x00	; 0
    35b6:	28 17       	cp	r18, r24
    35b8:	39 07       	cpc	r19, r25
    35ba:	b1 f7       	brne	.-20     	; 0x35a8 <nrk_rem_from_readyQ+0x38>
            CurNode = CurNode->Next;
        if (CurNode == NULL)
            return;


        (CurNode->Prev)->Next = CurNode->Next;      //Both for middle and end
    35bc:	c1 81       	ldd	r28, Z+1	; 0x01
    35be:	d2 81       	ldd	r29, Z+2	; 0x02
    35c0:	83 81       	ldd	r24, Z+3	; 0x03
    35c2:	94 81       	ldd	r25, Z+4	; 0x04
    35c4:	9c 83       	std	Y+4, r25	; 0x04
    35c6:	8b 83       	std	Y+3, r24	; 0x03
        if (CurNode->Next != NULL)
    35c8:	a3 81       	ldd	r26, Z+3	; 0x03
    35ca:	b4 81       	ldd	r27, Z+4	; 0x04
    35cc:	10 97       	sbiw	r26, 0x00	; 0
    35ce:	21 f0       	breq	.+8      	; 0x35d8 <nrk_rem_from_readyQ+0x68>
            (CurNode->Next)->Prev = CurNode->Prev;    // Only for middle
    35d0:	12 96       	adiw	r26, 0x02	; 2
    35d2:	dc 93       	st	X, r29
    35d4:	ce 93       	st	-X, r28
    35d6:	11 97       	sbiw	r26, 0x01	; 1
    }



    // Add to free list
    if (_free_node == NULL)
    35d8:	a0 91 a5 04 	lds	r26, 0x04A5
    35dc:	b0 91 a6 04 	lds	r27, 0x04A6
    35e0:	10 97       	sbiw	r26, 0x00	; 0
    35e2:	39 f4       	brne	.+14     	; 0x35f2 <nrk_rem_from_readyQ+0x82>
    {
        _free_node = CurNode;
    35e4:	f0 93 a6 04 	sts	0x04A6, r31
    35e8:	e0 93 a5 04 	sts	0x04A5, r30
        _free_node->Next = NULL;
    35ec:	14 82       	std	Z+4, r1	; 0x04
    35ee:	13 82       	std	Z+3, r1	; 0x03
    35f0:	0a c0       	rjmp	.+20     	; 0x3606 <nrk_rem_from_readyQ+0x96>
    }
    else
    {
        CurNode->Next = _free_node;
    35f2:	b4 83       	std	Z+4, r27	; 0x04
    35f4:	a3 83       	std	Z+3, r26	; 0x03
        _free_node->Prev = CurNode;
    35f6:	12 96       	adiw	r26, 0x02	; 2
    35f8:	fc 93       	st	X, r31
    35fa:	ee 93       	st	-X, r30
    35fc:	11 97       	sbiw	r26, 0x01	; 1
        _free_node = CurNode;
    35fe:	f0 93 a6 04 	sts	0x04A6, r31
    3602:	e0 93 a5 04 	sts	0x04A5, r30
    }
    _free_node->Prev = NULL;
    3606:	12 82       	std	Z+2, r1	; 0x02
    3608:	11 82       	std	Z+1, r1	; 0x01
}
    360a:	df 91       	pop	r29
    360c:	cf 91       	pop	r28
    360e:	08 95       	ret

00003610 <nrk_activate_task>:




nrk_status_t nrk_activate_task (nrk_task_type * Task)
{
    3610:	ef 92       	push	r14
    3612:	ff 92       	push	r15
    3614:	0f 93       	push	r16
    3616:	1f 93       	push	r17
    3618:	cf 93       	push	r28
    361a:	df 93       	push	r29
    361c:	ec 01       	movw	r28, r24
    uint8_t rtype;
    void *topOfStackPtr;

    topOfStackPtr =
    361e:	69 81       	ldd	r22, Y+1	; 0x01
    3620:	7a 81       	ldd	r23, Y+2	; 0x02
    3622:	4b 81       	ldd	r20, Y+3	; 0x03
    3624:	5c 81       	ldd	r21, Y+4	; 0x04
    3626:	8d 81       	ldd	r24, Y+5	; 0x05
    3628:	9e 81       	ldd	r25, Y+6	; 0x06
    362a:	0e 94 86 24 	call	0x490c	; 0x490c <nrk_task_stk_init>
    362e:	bc 01       	movw	r22, r24
        (void *) nrk_task_stk_init (Task->task, Task->Ptos, Task->Pbos);

    //printf("activate %d\n",(int)Task.task_ID);
    if (Task->FirstActivation == TRUE)
    3630:	8f 81       	ldd	r24, Y+7	; 0x07
    3632:	88 23       	and	r24, r24
    3634:	69 f0       	breq	.+26     	; 0x3650 <nrk_activate_task+0x40>
    {
        rtype = nrk_TCB_init (Task, topOfStackPtr, Task->Pbos, 0, (void *) 0, 0);
    3636:	4b 81       	ldd	r20, Y+3	; 0x03
    3638:	5c 81       	ldd	r21, Y+4	; 0x04
    363a:	ce 01       	movw	r24, r28
    363c:	20 e0       	ldi	r18, 0x00	; 0
    363e:	30 e0       	ldi	r19, 0x00	; 0
    3640:	00 e0       	ldi	r16, 0x00	; 0
    3642:	10 e0       	ldi	r17, 0x00	; 0
    3644:	ee 24       	eor	r14, r14
    3646:	ff 24       	eor	r15, r15
    3648:	0e 94 de 12 	call	0x25bc	; 0x25bc <nrk_TCB_init>
        Task->FirstActivation = FALSE;
    364c:	1f 82       	std	Y+7, r1	; 0x07
    364e:	13 c0       	rjmp	.+38     	; 0x3676 <nrk_activate_task+0x66>

    }
    else
    {
        if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
    3650:	88 81       	ld	r24, Y
    3652:	99 27       	eor	r25, r25
    3654:	87 fd       	sbrc	r24, 7
    3656:	90 95       	com	r25
    3658:	fc 01       	movw	r30, r24
    365a:	25 e0       	ldi	r18, 0x05	; 5
    365c:	ee 0f       	add	r30, r30
    365e:	ff 1f       	adc	r31, r31
    3660:	2a 95       	dec	r18
    3662:	e1 f7       	brne	.-8      	; 0x365c <nrk_activate_task+0x4c>
    3664:	e8 0f       	add	r30, r24
    3666:	f9 1f       	adc	r31, r25
    3668:	e9 55       	subi	r30, 0x59	; 89
    366a:	fb 4f       	sbci	r31, 0xFB	; 251
    366c:	81 85       	ldd	r24, Z+9	; 0x09
    366e:	83 30       	cpi	r24, 0x03	; 3
    3670:	d1 f4       	brne	.+52     	; 0x36a6 <nrk_activate_task+0x96>
            return NRK_ERROR;
        //Re-init some parts of TCB

        nrk_task_TCB[Task->task_ID].OSTaskStkPtr = (NRK_STK *) topOfStackPtr;
    3672:	71 83       	std	Z+1, r23	; 0x01
    3674:	60 83       	st	Z, r22
    // If Idle Task then Add to ready Q
    //if(Task->task_ID==0) nrk_add_to_readyQ(Task->task_ID);
    //nrk_add_to_readyQ(Task->task_ID);
    //printf( "task %d nw %d \r\n",Task->task_ID,nrk_task_TCB[Task->task_ID].next_wakeup);
    //printf( "task %d nw %d \r\n",Task->task_ID,Task->offset.secs);
    if (nrk_task_TCB[Task->task_ID].next_wakeup == 0)
    3676:	88 81       	ld	r24, Y
    3678:	99 27       	eor	r25, r25
    367a:	87 fd       	sbrc	r24, 7
    367c:	90 95       	com	r25
    367e:	fc 01       	movw	r30, r24
    3680:	05 e0       	ldi	r16, 0x05	; 5
    3682:	ee 0f       	add	r30, r30
    3684:	ff 1f       	adc	r31, r31
    3686:	0a 95       	dec	r16
    3688:	e1 f7       	brne	.-8      	; 0x3682 <nrk_activate_task+0x72>
    368a:	e8 0f       	add	r30, r24
    368c:	f9 1f       	adc	r31, r25
    368e:	e9 55       	subi	r30, 0x59	; 89
    3690:	fb 4f       	sbci	r31, 0xFB	; 251
    3692:	85 89       	ldd	r24, Z+21	; 0x15
    3694:	96 89       	ldd	r25, Z+22	; 0x16
    3696:	00 97       	sbiw	r24, 0x00	; 0
    3698:	41 f4       	brne	.+16     	; 0x36aa <nrk_activate_task+0x9a>
    {
        nrk_task_TCB[Task->task_ID].task_state = READY;
    369a:	82 e0       	ldi	r24, 0x02	; 2
    369c:	81 87       	std	Z+9, r24	; 0x09
        nrk_add_to_readyQ (Task->task_ID);
    369e:	88 81       	ld	r24, Y
    36a0:	0e 94 07 1a 	call	0x340e	; 0x340e <nrk_add_to_readyQ>
    36a4:	02 c0       	rjmp	.+4      	; 0x36aa <nrk_activate_task+0x9a>

    }
    else
    {
        if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
            return NRK_ERROR;
    36a6:	8f ef       	ldi	r24, 0xFF	; 255
    36a8:	01 c0       	rjmp	.+2      	; 0x36ac <nrk_activate_task+0x9c>
    {
        nrk_task_TCB[Task->task_ID].task_state = READY;
        nrk_add_to_readyQ (Task->task_ID);
    }

    return NRK_OK;
    36aa:	81 e0       	ldi	r24, 0x01	; 1
}
    36ac:	df 91       	pop	r29
    36ae:	cf 91       	pop	r28
    36b0:	1f 91       	pop	r17
    36b2:	0f 91       	pop	r16
    36b4:	ff 90       	pop	r15
    36b6:	ef 90       	pop	r14
    36b8:	08 95       	ret

000036ba <nrk_set_next_wakeup>:
    _nrk_wait_for_scheduler ();
    return NRK_OK;
}

int8_t nrk_set_next_wakeup (nrk_time_t t)
{
    36ba:	1f 93       	push	r17
    36bc:	df 93       	push	r29
    36be:	cf 93       	push	r28
    36c0:	cd b7       	in	r28, 0x3d	; 61
    36c2:	de b7       	in	r29, 0x3e	; 62
    36c4:	28 97       	sbiw	r28, 0x08	; 8
    36c6:	0f b6       	in	r0, 0x3f	; 63
    36c8:	f8 94       	cli
    36ca:	de bf       	out	0x3e, r29	; 62
    36cc:	0f be       	out	0x3f, r0	; 63
    36ce:	cd bf       	out	0x3d, r28	; 61
    36d0:	29 83       	std	Y+1, r18	; 0x01
    36d2:	3a 83       	std	Y+2, r19	; 0x02
    36d4:	4b 83       	std	Y+3, r20	; 0x03
    36d6:	5c 83       	std	Y+4, r21	; 0x04
    36d8:	6d 83       	std	Y+5, r22	; 0x05
    36da:	7e 83       	std	Y+6, r23	; 0x06
    36dc:	8f 83       	std	Y+7, r24	; 0x07
    36de:	98 87       	std	Y+8, r25	; 0x08
    uint8_t timer;
    uint16_t nw;
    nrk_int_disable ();
    36e0:	0e 94 c2 11 	call	0x2384	; 0x2384 <nrk_int_disable>
    timer = _nrk_os_timer_get ();
    36e4:	0e 94 0f 23 	call	0x461e	; 0x461e <_nrk_os_timer_get>
    36e8:	18 2f       	mov	r17, r24
    nw = _nrk_time_to_ticks (&t);
    36ea:	ce 01       	movw	r24, r28
    36ec:	01 96       	adiw	r24, 0x01	; 1
    36ee:	0e 94 d1 1e 	call	0x3da2	; 0x3da2 <_nrk_time_to_ticks>
    36f2:	9c 01       	movw	r18, r24
    if (nw <= TIME_PAD)
    36f4:	83 30       	cpi	r24, 0x03	; 3
    36f6:	91 05       	cpc	r25, r1
    36f8:	60 f0       	brcs	.+24     	; 0x3712 <nrk_set_next_wakeup+0x58>
        return NRK_ERROR;
    nrk_cur_task_TCB->next_wakeup = nw + timer;
    36fa:	e0 91 62 05 	lds	r30, 0x0562
    36fe:	f0 91 63 05 	lds	r31, 0x0563
    3702:	21 0f       	add	r18, r17
    3704:	31 1d       	adc	r19, r1
    3706:	36 8b       	std	Z+22, r19	; 0x16
    3708:	25 8b       	std	Z+21, r18	; 0x15
    			_nrk_prev_timer_val=timer;
    			_nrk_set_next_wakeup(timer);
    		}
    */
//      nrk_cur_task_TCB->nw_flag=1;
    nrk_int_enable ();
    370a:	0e 94 c4 11 	call	0x2388	; 0x2388 <nrk_int_enable>

    return NRK_OK;
    370e:	81 e0       	ldi	r24, 0x01	; 1
    3710:	01 c0       	rjmp	.+2      	; 0x3714 <nrk_set_next_wakeup+0x5a>
    uint16_t nw;
    nrk_int_disable ();
    timer = _nrk_os_timer_get ();
    nw = _nrk_time_to_ticks (&t);
    if (nw <= TIME_PAD)
        return NRK_ERROR;
    3712:	8f ef       	ldi	r24, 0xFF	; 255
    */
//      nrk_cur_task_TCB->nw_flag=1;
    nrk_int_enable ();

    return NRK_OK;
}
    3714:	28 96       	adiw	r28, 0x08	; 8
    3716:	0f b6       	in	r0, 0x3f	; 63
    3718:	f8 94       	cli
    371a:	de bf       	out	0x3e, r29	; 62
    371c:	0f be       	out	0x3f, r0	; 63
    371e:	cd bf       	out	0x3d, r28	; 61
    3720:	cf 91       	pop	r28
    3722:	df 91       	pop	r29
    3724:	1f 91       	pop	r17
    3726:	08 95       	ret

00003728 <_nrk_wait_for_scheduler>:
{

    //TIMSK = BM (OCIE1A);
    do
    {
        nrk_idle ();                // wait for the interrupt to tick... // pdiener: halt CPU here until any interrupt triggers
    3728:	0e 94 7b 24 	call	0x48f6	; 0x48f6 <nrk_idle>
    }
    while ((volatile uint8_t) nrk_cur_task_TCB->suspend_flag == 1); // pdiener: make shure that was the right interrupt
    372c:	e0 91 62 05 	lds	r30, 0x0562
    3730:	f0 91 63 05 	lds	r31, 0x0563
    3734:	85 81       	ldd	r24, Z+5	; 0x05
    3736:	88 23       	and	r24, r24
    3738:	b9 f7       	brne	.-18     	; 0x3728 <_nrk_wait_for_scheduler>

    //TIMSK = BM (OCIE1A) | BM(OCIE0);
}
    373a:	08 95       	ret

0000373c <nrk_wait>:
    return NRK_OK;
}


int8_t nrk_wait (nrk_time_t t)
{
    373c:	ff 92       	push	r15
    373e:	0f 93       	push	r16
    3740:	1f 93       	push	r17
    3742:	df 93       	push	r29
    3744:	cf 93       	push	r28
    3746:	cd b7       	in	r28, 0x3d	; 61
    3748:	de b7       	in	r29, 0x3e	; 62
    374a:	28 97       	sbiw	r28, 0x08	; 8
    374c:	0f b6       	in	r0, 0x3f	; 63
    374e:	f8 94       	cli
    3750:	de bf       	out	0x3e, r29	; 62
    3752:	0f be       	out	0x3f, r0	; 63
    3754:	cd bf       	out	0x3d, r28	; 61
    3756:	29 83       	std	Y+1, r18	; 0x01
    3758:	3a 83       	std	Y+2, r19	; 0x02
    375a:	4b 83       	std	Y+3, r20	; 0x03
    375c:	5c 83       	std	Y+4, r21	; 0x04
    375e:	6d 83       	std	Y+5, r22	; 0x05
    3760:	7e 83       	std	Y+6, r23	; 0x06
    3762:	8f 83       	std	Y+7, r24	; 0x07
    3764:	98 87       	std	Y+8, r25	; 0x08
    uint8_t timer;
    uint16_t nw;

    nrk_stack_check ();
    3766:	0e 94 c8 16 	call	0x2d90	; 0x2d90 <nrk_stack_check>

    nrk_int_disable ();
    376a:	0e 94 c2 11 	call	0x2384	; 0x2384 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    376e:	e0 91 62 05 	lds	r30, 0x0562
    3772:	f0 91 63 05 	lds	r31, 0x0563
    3776:	81 e0       	ldi	r24, 0x01	; 1
    3778:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->num_periods = 1;
    377a:	81 e0       	ldi	r24, 0x01	; 1
    377c:	90 e0       	ldi	r25, 0x00	; 0
    377e:	90 a3       	std	Z+32, r25	; 0x20
    3780:	87 8f       	std	Z+31, r24	; 0x1f
    timer = _nrk_os_timer_get ();
    3782:	0e 94 0f 23 	call	0x461e	; 0x461e <_nrk_os_timer_get>
    3786:	f8 2e       	mov	r15, r24

//printf( "t1 %lu %lu\n",t.secs, t.nano_secs/NANOS_PER_MS);

    nw = _nrk_time_to_ticks (&t);
    3788:	ce 01       	movw	r24, r28
    378a:	01 96       	adiw	r24, 0x01	; 1
    378c:	0e 94 d1 1e 	call	0x3da2	; 0x3da2 <_nrk_time_to_ticks>
// printf( "t2 %u %u\r\n",timer, nw);
    nrk_cur_task_TCB->next_wakeup = nw + timer;
    3790:	e0 91 62 05 	lds	r30, 0x0562
    3794:	f0 91 63 05 	lds	r31, 0x0563
    3798:	0f 2d       	mov	r16, r15
    379a:	10 e0       	ldi	r17, 0x00	; 0
    379c:	98 01       	movw	r18, r16
    379e:	28 0f       	add	r18, r24
    37a0:	39 1f       	adc	r19, r25
    37a2:	36 8b       	std	Z+22, r19	; 0x16
    37a4:	25 8b       	std	Z+21, r18	; 0x15
//printf( "wu %u\n",nrk_cur_task_TCB->next_wakeup );
    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    37a6:	8f 2d       	mov	r24, r15
    37a8:	88 3f       	cpi	r24, 0xF8	; 248
    37aa:	78 f4       	brcc	.+30     	; 0x37ca <nrk_wait+0x8e>
    {
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    37ac:	0e 94 09 23 	call	0x4612	; 0x4612 <_nrk_get_next_wakeup>
    37b0:	0f 5f       	subi	r16, 0xFF	; 255
    37b2:	1f 4f       	sbci	r17, 0xFF	; 255
    37b4:	28 2f       	mov	r18, r24
    37b6:	30 e0       	ldi	r19, 0x00	; 0
    37b8:	02 17       	cp	r16, r18
    37ba:	13 07       	cpc	r17, r19
    37bc:	34 f4       	brge	.+12     	; 0x37ca <nrk_wait+0x8e>
        {
            timer += TIME_PAD;
    37be:	8f 2d       	mov	r24, r15
    37c0:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    37c2:	80 93 e5 03 	sts	0x03E5, r24
            _nrk_set_next_wakeup (timer);
    37c6:	0e 94 0c 23 	call	0x4618	; 0x4618 <_nrk_set_next_wakeup>
        }
    }
    nrk_int_enable ();
    37ca:	0e 94 c4 11 	call	0x2388	; 0x2388 <nrk_int_enable>

    _nrk_wait_for_scheduler ();
    37ce:	0e 94 94 1b 	call	0x3728	; 0x3728 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    37d2:	81 e0       	ldi	r24, 0x01	; 1
    37d4:	28 96       	adiw	r28, 0x08	; 8
    37d6:	0f b6       	in	r0, 0x3f	; 63
    37d8:	f8 94       	cli
    37da:	de bf       	out	0x3e, r29	; 62
    37dc:	0f be       	out	0x3f, r0	; 63
    37de:	cd bf       	out	0x3d, r28	; 61
    37e0:	cf 91       	pop	r28
    37e2:	df 91       	pop	r29
    37e4:	1f 91       	pop	r17
    37e6:	0f 91       	pop	r16
    37e8:	ff 90       	pop	r15
    37ea:	08 95       	ret

000037ec <nrk_wait_until_nw>:
 * taking into account any task processing time.
 *
 */

int8_t nrk_wait_until_nw ()
{
    37ec:	1f 93       	push	r17
    uint8_t timer;
    nrk_int_disable ();
    37ee:	0e 94 c2 11 	call	0x2384	; 0x2384 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    37f2:	e0 91 62 05 	lds	r30, 0x0562
    37f6:	f0 91 63 05 	lds	r31, 0x0563
    37fa:	81 e0       	ldi	r24, 0x01	; 1
    37fc:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->nw_flag = 1;
    37fe:	86 83       	std	Z+6, r24	; 0x06
    timer = _nrk_os_timer_get ();
    3800:	0e 94 0f 23 	call	0x461e	; 0x461e <_nrk_os_timer_get>
    3804:	18 2f       	mov	r17, r24

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    3806:	88 3f       	cpi	r24, 0xF8	; 248
    3808:	88 f4       	brcc	.+34     	; 0x382c <nrk_wait_until_nw+0x40>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    380a:	0e 94 09 23 	call	0x4612	; 0x4612 <_nrk_get_next_wakeup>
    380e:	21 2f       	mov	r18, r17
    3810:	30 e0       	ldi	r19, 0x00	; 0
    3812:	2f 5f       	subi	r18, 0xFF	; 255
    3814:	3f 4f       	sbci	r19, 0xFF	; 255
    3816:	48 2f       	mov	r20, r24
    3818:	50 e0       	ldi	r21, 0x00	; 0
    381a:	24 17       	cp	r18, r20
    381c:	35 07       	cpc	r19, r21
    381e:	34 f4       	brge	.+12     	; 0x382c <nrk_wait_until_nw+0x40>
        {
            timer += TIME_PAD;
    3820:	81 2f       	mov	r24, r17
    3822:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    3824:	80 93 e5 03 	sts	0x03E5, r24
            _nrk_set_next_wakeup (timer);
    3828:	0e 94 0c 23 	call	0x4618	; 0x4618 <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    382c:	0e 94 c4 11 	call	0x2388	; 0x2388 <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    3830:	0e 94 94 1b 	call	0x3728	; 0x3728 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    3834:	81 e0       	ldi	r24, 0x01	; 1
    3836:	1f 91       	pop	r17
    3838:	08 95       	ret

0000383a <nrk_wait_until_ticks>:
 * taking into account any task processing time.
 *
 */

int8_t nrk_wait_until_ticks (uint16_t ticks)
{
    383a:	1f 93       	push	r17
    383c:	cf 93       	push	r28
    383e:	df 93       	push	r29
    3840:	ec 01       	movw	r28, r24
    uint8_t timer;
    nrk_int_disable ();
    3842:	0e 94 c2 11 	call	0x2384	; 0x2384 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    3846:	e0 91 62 05 	lds	r30, 0x0562
    384a:	f0 91 63 05 	lds	r31, 0x0563
    384e:	81 e0       	ldi	r24, 0x01	; 1
    3850:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->next_wakeup = ticks;
    3852:	d6 8b       	std	Z+22, r29	; 0x16
    3854:	c5 8b       	std	Z+21, r28	; 0x15
    // printf( "t %u\r\n",ticks );
    timer = _nrk_os_timer_get ();
    3856:	0e 94 0f 23 	call	0x461e	; 0x461e <_nrk_os_timer_get>
    385a:	18 2f       	mov	r17, r24

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    385c:	88 3f       	cpi	r24, 0xF8	; 248
    385e:	88 f4       	brcc	.+34     	; 0x3882 <nrk_wait_until_ticks+0x48>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3860:	0e 94 09 23 	call	0x4612	; 0x4612 <_nrk_get_next_wakeup>
    3864:	21 2f       	mov	r18, r17
    3866:	30 e0       	ldi	r19, 0x00	; 0
    3868:	2f 5f       	subi	r18, 0xFF	; 255
    386a:	3f 4f       	sbci	r19, 0xFF	; 255
    386c:	48 2f       	mov	r20, r24
    386e:	50 e0       	ldi	r21, 0x00	; 0
    3870:	24 17       	cp	r18, r20
    3872:	35 07       	cpc	r19, r21
    3874:	34 f4       	brge	.+12     	; 0x3882 <nrk_wait_until_ticks+0x48>
        {
            timer += TIME_PAD;
    3876:	81 2f       	mov	r24, r17
    3878:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    387a:	80 93 e5 03 	sts	0x03E5, r24
            _nrk_set_next_wakeup (timer);
    387e:	0e 94 0c 23 	call	0x4618	; 0x4618 <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    3882:	0e 94 c4 11 	call	0x2388	; 0x2388 <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    3886:	0e 94 94 1b 	call	0x3728	; 0x3728 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    388a:	81 e0       	ldi	r24, 0x01	; 1
    388c:	df 91       	pop	r29
    388e:	cf 91       	pop	r28
    3890:	1f 91       	pop	r17
    3892:	08 95       	ret

00003894 <nrk_wait_ticks>:
 * timer ticks after the curret OS tick timer.
 *
 */

int8_t nrk_wait_ticks (uint16_t ticks)
{
    3894:	ef 92       	push	r14
    3896:	ff 92       	push	r15
    3898:	0f 93       	push	r16
    389a:	1f 93       	push	r17
    389c:	df 93       	push	r29
    389e:	cf 93       	push	r28
    38a0:	0f 92       	push	r0
    38a2:	cd b7       	in	r28, 0x3d	; 61
    38a4:	de b7       	in	r29, 0x3e	; 62
    38a6:	8c 01       	movw	r16, r24
    uint8_t timer;
    nrk_int_disable ();
    38a8:	0e 94 c2 11 	call	0x2384	; 0x2384 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    38ac:	e0 91 62 05 	lds	r30, 0x0562
    38b0:	f0 91 63 05 	lds	r31, 0x0563
    38b4:	81 e0       	ldi	r24, 0x01	; 1
    38b6:	85 83       	std	Z+5, r24	; 0x05
    timer = _nrk_os_timer_get ();
    38b8:	0e 94 0f 23 	call	0x461e	; 0x461e <_nrk_os_timer_get>
    nrk_cur_task_TCB->next_wakeup = ticks + timer;
    38bc:	e0 91 62 05 	lds	r30, 0x0562
    38c0:	f0 91 63 05 	lds	r31, 0x0563
    38c4:	e8 2e       	mov	r14, r24
    38c6:	ff 24       	eor	r15, r15
    38c8:	0e 0d       	add	r16, r14
    38ca:	1f 1d       	adc	r17, r15
    38cc:	16 8b       	std	Z+22, r17	; 0x16
    38ce:	05 8b       	std	Z+21, r16	; 0x15

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    38d0:	88 3f       	cpi	r24, 0xF8	; 248
    38d2:	90 f4       	brcc	.+36     	; 0x38f8 <nrk_wait_ticks+0x64>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    38d4:	89 83       	std	Y+1, r24	; 0x01
    38d6:	0e 94 09 23 	call	0x4612	; 0x4612 <_nrk_get_next_wakeup>
    38da:	08 94       	sec
    38dc:	e1 1c       	adc	r14, r1
    38de:	f1 1c       	adc	r15, r1
    38e0:	28 2f       	mov	r18, r24
    38e2:	30 e0       	ldi	r19, 0x00	; 0
    38e4:	99 81       	ldd	r25, Y+1	; 0x01
    38e6:	e2 16       	cp	r14, r18
    38e8:	f3 06       	cpc	r15, r19
    38ea:	34 f4       	brge	.+12     	; 0x38f8 <nrk_wait_ticks+0x64>
        {
            timer += TIME_PAD;
    38ec:	89 2f       	mov	r24, r25
    38ee:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    38f0:	80 93 e5 03 	sts	0x03E5, r24
            _nrk_set_next_wakeup (timer);
    38f4:	0e 94 0c 23 	call	0x4618	; 0x4618 <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    38f8:	0e 94 c4 11 	call	0x2388	; 0x2388 <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    38fc:	0e 94 94 1b 	call	0x3728	; 0x3728 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    3900:	81 e0       	ldi	r24, 0x01	; 1
    3902:	0f 90       	pop	r0
    3904:	cf 91       	pop	r28
    3906:	df 91       	pop	r29
    3908:	1f 91       	pop	r17
    390a:	0f 91       	pop	r16
    390c:	ff 90       	pop	r15
    390e:	ef 90       	pop	r14
    3910:	08 95       	ret

00003912 <nrk_wait_until_next_n_periods>:
    _nrk_wait_for_scheduler ();
    return NRK_OK;
}

int8_t nrk_wait_until_next_n_periods (uint16_t p)
{
    3912:	1f 93       	push	r17
    3914:	cf 93       	push	r28
    3916:	df 93       	push	r29
    3918:	ec 01       	movw	r28, r24
    uint8_t timer;

    nrk_stack_check ();
    391a:	0e 94 c8 16 	call	0x2d90	; 0x2d90 <nrk_stack_check>

    if (p == 0)
    391e:	20 97       	sbiw	r28, 0x00	; 0
    3920:	11 f4       	brne	.+4      	; 0x3926 <nrk_wait_until_next_n_periods+0x14>
        p = 1;
    3922:	c1 e0       	ldi	r28, 0x01	; 1
    3924:	d0 e0       	ldi	r29, 0x00	; 0
// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
    nrk_int_disable ();
    3926:	0e 94 c2 11 	call	0x2384	; 0x2384 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    392a:	e0 91 62 05 	lds	r30, 0x0562
    392e:	f0 91 63 05 	lds	r31, 0x0563
    3932:	81 e0       	ldi	r24, 0x01	; 1
    3934:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->num_periods = p;
    3936:	d0 a3       	std	Z+32, r29	; 0x20
    3938:	c7 8f       	std	Z+31, r28	; 0x1f
    timer = _nrk_os_timer_get ();
    393a:	0e 94 0f 23 	call	0x461e	; 0x461e <_nrk_os_timer_get>
    393e:	18 2f       	mov	r17, r24

//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

// +2 allows for potential time conflict resolution
    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))       // 254 8bit overflow point - 2
    3940:	88 3f       	cpi	r24, 0xF8	; 248
    3942:	88 f4       	brcc	.+34     	; 0x3966 <nrk_wait_until_next_n_periods+0x54>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3944:	0e 94 09 23 	call	0x4612	; 0x4612 <_nrk_get_next_wakeup>
    3948:	21 2f       	mov	r18, r17
    394a:	30 e0       	ldi	r19, 0x00	; 0
    394c:	2f 5f       	subi	r18, 0xFF	; 255
    394e:	3f 4f       	sbci	r19, 0xFF	; 255
    3950:	48 2f       	mov	r20, r24
    3952:	50 e0       	ldi	r21, 0x00	; 0
    3954:	24 17       	cp	r18, r20
    3956:	35 07       	cpc	r19, r21
    3958:	34 f4       	brge	.+12     	; 0x3966 <nrk_wait_until_next_n_periods+0x54>
        {
            timer += TIME_PAD;
    395a:	81 2f       	mov	r24, r17
    395c:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    395e:	80 93 e5 03 	sts	0x03E5, r24
            _nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    3962:	0e 94 0c 23 	call	0x4618	; 0x4618 <_nrk_set_next_wakeup>
        }

    nrk_int_enable ();
    3966:	0e 94 c4 11 	call	0x2388	; 0x2388 <nrk_int_enable>
    _nrk_wait_for_scheduler ();
    396a:	0e 94 94 1b 	call	0x3728	; 0x3728 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    396e:	81 e0       	ldi	r24, 0x01	; 1
    3970:	df 91       	pop	r29
    3972:	cf 91       	pop	r28
    3974:	1f 91       	pop	r17
    3976:	08 95       	ret

00003978 <nrk_wait_until_next_period>:
    nrk_wait_until_next_period ();
    return NRK_OK;
}

int8_t nrk_wait_until_next_period ()
{
    3978:	1f 93       	push	r17
    uint8_t timer;

    nrk_stack_check ();
    397a:	0e 94 c8 16 	call	0x2d90	; 0x2d90 <nrk_stack_check>
// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
    nrk_int_disable ();
    397e:	0e 94 c2 11 	call	0x2384	; 0x2384 <nrk_int_disable>
    nrk_cur_task_TCB->num_periods = 1;
    3982:	e0 91 62 05 	lds	r30, 0x0562
    3986:	f0 91 63 05 	lds	r31, 0x0563
    398a:	81 e0       	ldi	r24, 0x01	; 1
    398c:	90 e0       	ldi	r25, 0x00	; 0
    398e:	90 a3       	std	Z+32, r25	; 0x20
    3990:	87 8f       	std	Z+31, r24	; 0x1f
    nrk_cur_task_TCB->suspend_flag = 1;
    3992:	81 e0       	ldi	r24, 0x01	; 1
    3994:	85 83       	std	Z+5, r24	; 0x05
    timer = _nrk_os_timer_get ();
    3996:	0e 94 0f 23 	call	0x461e	; 0x461e <_nrk_os_timer_get>
    399a:	18 2f       	mov	r17, r24

//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    399c:	88 3f       	cpi	r24, 0xF8	; 248
    399e:	88 f4       	brcc	.+34     	; 0x39c2 <nrk_wait_until_next_period+0x4a>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    39a0:	0e 94 09 23 	call	0x4612	; 0x4612 <_nrk_get_next_wakeup>
    39a4:	21 2f       	mov	r18, r17
    39a6:	30 e0       	ldi	r19, 0x00	; 0
    39a8:	2f 5f       	subi	r18, 0xFF	; 255
    39aa:	3f 4f       	sbci	r19, 0xFF	; 255
    39ac:	48 2f       	mov	r20, r24
    39ae:	50 e0       	ldi	r21, 0x00	; 0
    39b0:	24 17       	cp	r18, r20
    39b2:	35 07       	cpc	r19, r21
    39b4:	34 f4       	brge	.+12     	; 0x39c2 <nrk_wait_until_next_period+0x4a>
        {
            timer += TIME_PAD;
    39b6:	81 2f       	mov	r24, r17
    39b8:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;                  // pdiener: why is this only set in this special case?
    39ba:	80 93 e5 03 	sts	0x03E5, r24
            _nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    39be:	0e 94 0c 23 	call	0x4618	; 0x4618 <_nrk_set_next_wakeup>
        }

    nrk_int_enable ();
    39c2:	0e 94 c4 11 	call	0x2388	; 0x2388 <nrk_int_enable>
    _nrk_wait_for_scheduler ();
    39c6:	0e 94 94 1b 	call	0x3728	; 0x3728 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    39ca:	81 e0       	ldi	r24, 0x01	; 1
    39cc:	1f 91       	pop	r17
    39ce:	08 95       	ret

000039d0 <nrk_terminate_task>:



nrk_status_t nrk_terminate_task ()
{
    nrk_rem_from_readyQ (nrk_cur_task_TCB->task_ID);
    39d0:	e0 91 62 05 	lds	r30, 0x0562
    39d4:	f0 91 63 05 	lds	r31, 0x0563
    39d8:	80 85       	ldd	r24, Z+8	; 0x08
    39da:	0e 94 b8 1a 	call	0x3570	; 0x3570 <nrk_rem_from_readyQ>
    nrk_cur_task_TCB->task_state = FINISHED;
    39de:	e0 91 62 05 	lds	r30, 0x0562
    39e2:	f0 91 63 05 	lds	r31, 0x0563
    39e6:	84 e0       	ldi	r24, 0x04	; 4
    39e8:	81 87       	std	Z+9, r24	; 0x09

    // HAHA, there is NO next period...
    nrk_wait_until_next_period ();
    39ea:	0e 94 bc 1c 	call	0x3978	; 0x3978 <nrk_wait_until_next_period>
    return NRK_OK;
}
    39ee:	81 e0       	ldi	r24, 0x01	; 1
    39f0:	08 95       	ret

000039f2 <nrk_wait_until>:
    //TIMSK = BM (OCIE1A) | BM(OCIE0);
}


int8_t nrk_wait_until (nrk_time_t t)
{
    39f2:	8f 92       	push	r8
    39f4:	9f 92       	push	r9
    39f6:	af 92       	push	r10
    39f8:	bf 92       	push	r11
    39fa:	cf 92       	push	r12
    39fc:	df 92       	push	r13
    39fe:	ef 92       	push	r14
    3a00:	ff 92       	push	r15
    3a02:	0f 93       	push	r16
    3a04:	1f 93       	push	r17
    3a06:	df 93       	push	r29
    3a08:	cf 93       	push	r28
    3a0a:	cd b7       	in	r28, 0x3d	; 61
    3a0c:	de b7       	in	r29, 0x3e	; 62
    3a0e:	60 97       	sbiw	r28, 0x10	; 16
    3a10:	0f b6       	in	r0, 0x3f	; 63
    3a12:	f8 94       	cli
    3a14:	de bf       	out	0x3e, r29	; 62
    3a16:	0f be       	out	0x3f, r0	; 63
    3a18:	cd bf       	out	0x3d, r28	; 61
    3a1a:	29 87       	std	Y+9, r18	; 0x09
    3a1c:	3a 87       	std	Y+10, r19	; 0x0a
    3a1e:	4b 87       	std	Y+11, r20	; 0x0b
    3a20:	5c 87       	std	Y+12, r21	; 0x0c
    3a22:	6d 87       	std	Y+13, r22	; 0x0d
    3a24:	7e 87       	std	Y+14, r23	; 0x0e
    3a26:	8f 87       	std	Y+15, r24	; 0x0f
    3a28:	98 8b       	std	Y+16, r25	; 0x10
    //c = _nrk_os_timer_get ();
    //do{
    //}while(_nrk_os_timer_get()==c);

    //ttt=c+1;
    nrk_time_get (&ct);
    3a2a:	ce 01       	movw	r24, r28
    3a2c:	01 96       	adiw	r24, 0x01	; 1
    3a2e:	0e 94 55 1d 	call	0x3aaa	; 0x3aaa <nrk_time_get>

    v = nrk_time_sub (&t, t, ct);
    3a32:	ce 01       	movw	r24, r28
    3a34:	09 96       	adiw	r24, 0x09	; 9
    3a36:	09 85       	ldd	r16, Y+9	; 0x09
    3a38:	1a 85       	ldd	r17, Y+10	; 0x0a
    3a3a:	2b 85       	ldd	r18, Y+11	; 0x0b
    3a3c:	3c 85       	ldd	r19, Y+12	; 0x0c
    3a3e:	4d 85       	ldd	r20, Y+13	; 0x0d
    3a40:	5e 85       	ldd	r21, Y+14	; 0x0e
    3a42:	6f 85       	ldd	r22, Y+15	; 0x0f
    3a44:	78 89       	ldd	r23, Y+16	; 0x10
    3a46:	89 80       	ldd	r8, Y+1	; 0x01
    3a48:	9a 80       	ldd	r9, Y+2	; 0x02
    3a4a:	ab 80       	ldd	r10, Y+3	; 0x03
    3a4c:	bc 80       	ldd	r11, Y+4	; 0x04
    3a4e:	cd 80       	ldd	r12, Y+5	; 0x05
    3a50:	de 80       	ldd	r13, Y+6	; 0x06
    3a52:	ef 80       	ldd	r14, Y+7	; 0x07
    3a54:	f8 84       	ldd	r15, Y+8	; 0x08
    3a56:	0e 94 b3 1d 	call	0x3b66	; 0x3b66 <nrk_time_sub>
    //nrk_time_compact_nanos(&t);
    if (v == NRK_ERROR)
    3a5a:	8f 3f       	cpi	r24, 0xFF	; 255
    3a5c:	61 f0       	breq	.+24     	; 0x3a76 <nrk_wait_until+0x84>
//if(t.secs==ct.secs && t.nano_secs<ct.nano_secs) return 0;

//t.secs-=ct.secs;
//t.nano_secs-=ct.nano_secs;
//
    nrk_wait (t);
    3a5e:	29 85       	ldd	r18, Y+9	; 0x09
    3a60:	3a 85       	ldd	r19, Y+10	; 0x0a
    3a62:	4b 85       	ldd	r20, Y+11	; 0x0b
    3a64:	5c 85       	ldd	r21, Y+12	; 0x0c
    3a66:	6d 85       	ldd	r22, Y+13	; 0x0d
    3a68:	7e 85       	ldd	r23, Y+14	; 0x0e
    3a6a:	8f 85       	ldd	r24, Y+15	; 0x0f
    3a6c:	98 89       	ldd	r25, Y+16	; 0x10
    3a6e:	0e 94 9e 1b 	call	0x373c	; 0x373c <nrk_wait>

    return NRK_OK;
    3a72:	81 e0       	ldi	r24, 0x01	; 1
    3a74:	01 c0       	rjmp	.+2      	; 0x3a78 <nrk_wait_until+0x86>

    v = nrk_time_sub (&t, t, ct);
    //nrk_time_compact_nanos(&t);
    if (v == NRK_ERROR)
    {
        return NRK_ERROR;
    3a76:	8f ef       	ldi	r24, 0xFF	; 255
//t.nano_secs-=ct.nano_secs;
//
    nrk_wait (t);

    return NRK_OK;
}
    3a78:	60 96       	adiw	r28, 0x10	; 16
    3a7a:	0f b6       	in	r0, 0x3f	; 63
    3a7c:	f8 94       	cli
    3a7e:	de bf       	out	0x3e, r29	; 62
    3a80:	0f be       	out	0x3f, r0	; 63
    3a82:	cd bf       	out	0x3d, r28	; 61
    3a84:	cf 91       	pop	r28
    3a86:	df 91       	pop	r29
    3a88:	1f 91       	pop	r17
    3a8a:	0f 91       	pop	r16
    3a8c:	ff 90       	pop	r15
    3a8e:	ef 90       	pop	r14
    3a90:	df 90       	pop	r13
    3a92:	cf 90       	pop	r12
    3a94:	bf 90       	pop	r11
    3a96:	af 90       	pop	r10
    3a98:	9f 90       	pop	r9
    3a9a:	8f 90       	pop	r8
    3a9c:	08 95       	ret

00003a9e <nrk_get_pid>:


uint8_t nrk_get_pid ()
{
    return nrk_cur_task_TCB->task_ID;
    3a9e:	e0 91 62 05 	lds	r30, 0x0562
    3aa2:	f0 91 63 05 	lds	r31, 0x0563
}
    3aa6:	80 85       	ldd	r24, Z+8	; 0x08
    3aa8:	08 95       	ret

00003aaa <nrk_time_get>:
#include <nrk.h>
#include <nrk_timer.h>
#include <nrk_error.h>

void nrk_time_get(nrk_time_t *t)
{
    3aaa:	ef 92       	push	r14
    3aac:	ff 92       	push	r15
    3aae:	0f 93       	push	r16
    3ab0:	1f 93       	push	r17
    3ab2:	cf 93       	push	r28
    3ab4:	df 93       	push	r29
    3ab6:	ec 01       	movw	r28, r24
 //t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get()%PRECISION_TICKS_PER_TICK)*(uint32_t)NANOS_PER_PRECISION_TICK);
#ifdef NRK_SUB_TICK_TIMING
       	t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get())*(uint32_t)NANOS_PER_PRECISION_TICK);
#else
       	t->nano_secs=0;
    3ab8:	1c 82       	std	Y+4, r1	; 0x04
    3aba:	1d 82       	std	Y+5, r1	; 0x05
    3abc:	1e 82       	std	Y+6, r1	; 0x06
    3abe:	1f 82       	std	Y+7, r1	; 0x07

#endif

 t->secs=nrk_system_time.secs;
    3ac0:	80 91 59 05 	lds	r24, 0x0559
    3ac4:	90 91 5a 05 	lds	r25, 0x055A
    3ac8:	a0 91 5b 05 	lds	r26, 0x055B
    3acc:	b0 91 5c 05 	lds	r27, 0x055C
    3ad0:	88 83       	st	Y, r24
    3ad2:	99 83       	std	Y+1, r25	; 0x01
    3ad4:	aa 83       	std	Y+2, r26	; 0x02
    3ad6:	bb 83       	std	Y+3, r27	; 0x03
 t->nano_secs+=nrk_system_time.nano_secs;
    3ad8:	e0 90 5d 05 	lds	r14, 0x055D
    3adc:	f0 90 5e 05 	lds	r15, 0x055E
    3ae0:	00 91 5f 05 	lds	r16, 0x055F
    3ae4:	10 91 60 05 	lds	r17, 0x0560
    3ae8:	ec 82       	std	Y+4, r14	; 0x04
    3aea:	fd 82       	std	Y+5, r15	; 0x05
    3aec:	0e 83       	std	Y+6, r16	; 0x06
    3aee:	1f 83       	std	Y+7, r17	; 0x07
   
   t->nano_secs+=((uint32_t)_nrk_os_timer_get()*(uint32_t)NANOS_PER_TICK);
    3af0:	0e 94 0f 23 	call	0x461e	; 0x461e <_nrk_os_timer_get>
    3af4:	68 2f       	mov	r22, r24
    3af6:	70 e0       	ldi	r23, 0x00	; 0
    3af8:	80 e0       	ldi	r24, 0x00	; 0
    3afa:	90 e0       	ldi	r25, 0x00	; 0
    3afc:	23 eb       	ldi	r18, 0xB3	; 179
    3afe:	36 ee       	ldi	r19, 0xE6	; 230
    3b00:	4e e0       	ldi	r20, 0x0E	; 14
    3b02:	50 e0       	ldi	r21, 0x00	; 0
    3b04:	0e 94 da 3d 	call	0x7bb4	; 0x7bb4 <__mulsi3>
    3b08:	6e 0d       	add	r22, r14
    3b0a:	7f 1d       	adc	r23, r15
    3b0c:	80 1f       	adc	r24, r16
    3b0e:	91 1f       	adc	r25, r17
    3b10:	6c 83       	std	Y+4, r22	; 0x04
    3b12:	7d 83       	std	Y+5, r23	; 0x05
    3b14:	8e 83       	std	Y+6, r24	; 0x06
    3b16:	9f 83       	std	Y+7, r25	; 0x07
  

    while(t->nano_secs>=(uint32_t)NANOS_PER_SEC)
    3b18:	13 c0       	rjmp	.+38     	; 0x3b40 <nrk_time_get+0x96>
    {
    t->nano_secs-=(uint32_t)NANOS_PER_SEC;
    3b1a:	80 50       	subi	r24, 0x00	; 0
    3b1c:	9a 4c       	sbci	r25, 0xCA	; 202
    3b1e:	aa 49       	sbci	r26, 0x9A	; 154
    3b20:	bb 43       	sbci	r27, 0x3B	; 59
    3b22:	8c 83       	std	Y+4, r24	; 0x04
    3b24:	9d 83       	std	Y+5, r25	; 0x05
    3b26:	ae 83       	std	Y+6, r26	; 0x06
    3b28:	bf 83       	std	Y+7, r27	; 0x07
    t->secs++;
    3b2a:	88 81       	ld	r24, Y
    3b2c:	99 81       	ldd	r25, Y+1	; 0x01
    3b2e:	aa 81       	ldd	r26, Y+2	; 0x02
    3b30:	bb 81       	ldd	r27, Y+3	; 0x03
    3b32:	01 96       	adiw	r24, 0x01	; 1
    3b34:	a1 1d       	adc	r26, r1
    3b36:	b1 1d       	adc	r27, r1
    3b38:	88 83       	st	Y, r24
    3b3a:	99 83       	std	Y+1, r25	; 0x01
    3b3c:	aa 83       	std	Y+2, r26	; 0x02
    3b3e:	bb 83       	std	Y+3, r27	; 0x03
 t->nano_secs+=nrk_system_time.nano_secs;
   
   t->nano_secs+=((uint32_t)_nrk_os_timer_get()*(uint32_t)NANOS_PER_TICK);
  

    while(t->nano_secs>=(uint32_t)NANOS_PER_SEC)
    3b40:	8c 81       	ldd	r24, Y+4	; 0x04
    3b42:	9d 81       	ldd	r25, Y+5	; 0x05
    3b44:	ae 81       	ldd	r26, Y+6	; 0x06
    3b46:	bf 81       	ldd	r27, Y+7	; 0x07
    3b48:	80 30       	cpi	r24, 0x00	; 0
    3b4a:	2a ec       	ldi	r18, 0xCA	; 202
    3b4c:	92 07       	cpc	r25, r18
    3b4e:	2a e9       	ldi	r18, 0x9A	; 154
    3b50:	a2 07       	cpc	r26, r18
    3b52:	2b e3       	ldi	r18, 0x3B	; 59
    3b54:	b2 07       	cpc	r27, r18
    3b56:	08 f7       	brcc	.-62     	; 0x3b1a <nrk_time_get+0x70>
    {
    t->nano_secs-=(uint32_t)NANOS_PER_SEC;
    t->secs++;
    }

}
    3b58:	df 91       	pop	r29
    3b5a:	cf 91       	pop	r28
    3b5c:	1f 91       	pop	r17
    3b5e:	0f 91       	pop	r16
    3b60:	ff 90       	pop	r15
    3b62:	ef 90       	pop	r14
    3b64:	08 95       	ret

00003b66 <nrk_time_sub>:
/*
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
    3b66:	8f 92       	push	r8
    3b68:	9f 92       	push	r9
    3b6a:	af 92       	push	r10
    3b6c:	bf 92       	push	r11
    3b6e:	cf 92       	push	r12
    3b70:	df 92       	push	r13
    3b72:	ef 92       	push	r14
    3b74:	ff 92       	push	r15
    3b76:	0f 93       	push	r16
    3b78:	1f 93       	push	r17
    3b7a:	df 93       	push	r29
    3b7c:	cf 93       	push	r28
    3b7e:	cd b7       	in	r28, 0x3d	; 61
    3b80:	de b7       	in	r29, 0x3e	; 62
    3b82:	60 97       	sbiw	r28, 0x10	; 16
    3b84:	0f b6       	in	r0, 0x3f	; 63
    3b86:	f8 94       	cli
    3b88:	de bf       	out	0x3e, r29	; 62
    3b8a:	0f be       	out	0x3f, r0	; 63
    3b8c:	cd bf       	out	0x3d, r28	; 61
    3b8e:	fc 01       	movw	r30, r24
    3b90:	09 83       	std	Y+1, r16	; 0x01
    3b92:	1a 83       	std	Y+2, r17	; 0x02
    3b94:	2b 83       	std	Y+3, r18	; 0x03
    3b96:	3c 83       	std	Y+4, r19	; 0x04
    3b98:	4d 83       	std	Y+5, r20	; 0x05
    3b9a:	5e 83       	std	Y+6, r21	; 0x06
    3b9c:	6f 83       	std	Y+7, r22	; 0x07
    3b9e:	78 87       	std	Y+8, r23	; 0x08
    3ba0:	89 86       	std	Y+9, r8	; 0x09
    3ba2:	9a 86       	std	Y+10, r9	; 0x0a
    3ba4:	ab 86       	std	Y+11, r10	; 0x0b
    3ba6:	bc 86       	std	Y+12, r11	; 0x0c
    3ba8:	cd 86       	std	Y+13, r12	; 0x0d
    3baa:	de 86       	std	Y+14, r13	; 0x0e
    3bac:	ef 86       	std	Y+15, r14	; 0x0f
    3bae:	f8 8a       	std	Y+16, r15	; 0x10
	return NRK_OK;
}

result->secs=high.secs-low.secs;
result->nano_secs=high.nano_secs-low.nano_secs;
return NRK_OK;
    3bb0:	e9 80       	ldd	r14, Y+1	; 0x01
    3bb2:	fa 80       	ldd	r15, Y+2	; 0x02
    3bb4:	0b 81       	ldd	r16, Y+3	; 0x03
    3bb6:	1c 81       	ldd	r17, Y+4	; 0x04
    3bb8:	2d 81       	ldd	r18, Y+5	; 0x05
    3bba:	3e 81       	ldd	r19, Y+6	; 0x06
    3bbc:	4f 81       	ldd	r20, Y+7	; 0x07
    3bbe:	58 85       	ldd	r21, Y+8	; 0x08
    3bc0:	a9 84       	ldd	r10, Y+9	; 0x09
    3bc2:	ba 84       	ldd	r11, Y+10	; 0x0a
    3bc4:	cb 84       	ldd	r12, Y+11	; 0x0b
    3bc6:	dc 84       	ldd	r13, Y+12	; 0x0c
    3bc8:	8d 85       	ldd	r24, Y+13	; 0x0d
    3bca:	9e 85       	ldd	r25, Y+14	; 0x0e
    3bcc:	af 85       	ldd	r26, Y+15	; 0x0f
    3bce:	b8 89       	ldd	r27, Y+16	; 0x10
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
if(high.secs<low.secs) return NRK_ERROR; 
    3bd0:	ea 14       	cp	r14, r10
    3bd2:	fb 04       	cpc	r15, r11
    3bd4:	0c 05       	cpc	r16, r12
    3bd6:	1d 05       	cpc	r17, r13
    3bd8:	08 f4       	brcc	.+2      	; 0x3bdc <nrk_time_sub+0x76>
    3bda:	40 c0       	rjmp	.+128    	; 0x3c5c <nrk_time_sub+0xf6>
if(low.secs==high.secs)
    3bdc:	ae 14       	cp	r10, r14
    3bde:	bf 04       	cpc	r11, r15
    3be0:	c0 06       	cpc	r12, r16
    3be2:	d1 06       	cpc	r13, r17
    3be4:	91 f4       	brne	.+36     	; 0x3c0a <nrk_time_sub+0xa4>
	{
	if((uint32_t)low.nano_secs>(uint32_t)high.nano_secs)  return NRK_ERROR;  
    3be6:	28 17       	cp	r18, r24
    3be8:	39 07       	cpc	r19, r25
    3bea:	4a 07       	cpc	r20, r26
    3bec:	5b 07       	cpc	r21, r27
    3bee:	b0 f1       	brcs	.+108    	; 0x3c5c <nrk_time_sub+0xf6>
	result->nano_secs=(uint32_t)high.nano_secs-(uint32_t)low.nano_secs;
    3bf0:	28 1b       	sub	r18, r24
    3bf2:	39 0b       	sbc	r19, r25
    3bf4:	4a 0b       	sbc	r20, r26
    3bf6:	5b 0b       	sbc	r21, r27
    3bf8:	24 83       	std	Z+4, r18	; 0x04
    3bfa:	35 83       	std	Z+5, r19	; 0x05
    3bfc:	46 83       	std	Z+6, r20	; 0x06
    3bfe:	57 83       	std	Z+7, r21	; 0x07
	result->secs=0;
    3c00:	10 82       	st	Z, r1
    3c02:	11 82       	std	Z+1, r1	; 0x01
    3c04:	12 82       	std	Z+2, r1	; 0x02
    3c06:	13 82       	std	Z+3, r1	; 0x03
    3c08:	27 c0       	rjmp	.+78     	; 0x3c58 <nrk_time_sub+0xf2>
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
    3c0a:	28 17       	cp	r18, r24
    3c0c:	39 07       	cpc	r19, r25
    3c0e:	4a 07       	cpc	r20, r26
    3c10:	5b 07       	cpc	r21, r27
    3c12:	90 f4       	brcc	.+36     	; 0x3c38 <nrk_time_sub+0xd2>
{
	high.secs--;
    3c14:	08 94       	sec
    3c16:	e1 08       	sbc	r14, r1
    3c18:	f1 08       	sbc	r15, r1
    3c1a:	01 09       	sbc	r16, r1
    3c1c:	11 09       	sbc	r17, r1
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
	result->secs=high.secs-low.secs;
    3c1e:	ea 18       	sub	r14, r10
    3c20:	fb 08       	sbc	r15, r11
    3c22:	0c 09       	sbc	r16, r12
    3c24:	1d 09       	sbc	r17, r13
    3c26:	e0 82       	st	Z, r14
    3c28:	f1 82       	std	Z+1, r15	; 0x01
    3c2a:	02 83       	std	Z+2, r16	; 0x02
    3c2c:	13 83       	std	Z+3, r17	; 0x03
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
{
	high.secs--;
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
    3c2e:	20 50       	subi	r18, 0x00	; 0
    3c30:	36 43       	sbci	r19, 0x36	; 54
    3c32:	45 46       	sbci	r20, 0x65	; 101
    3c34:	54 4c       	sbci	r21, 0xC4	; 196
    3c36:	08 c0       	rjmp	.+16     	; 0x3c48 <nrk_time_sub+0xe2>
	result->secs=high.secs-low.secs;
	result->nano_secs=high.nano_secs-low.nano_secs;
	return NRK_OK;
}

result->secs=high.secs-low.secs;
    3c38:	ea 18       	sub	r14, r10
    3c3a:	fb 08       	sbc	r15, r11
    3c3c:	0c 09       	sbc	r16, r12
    3c3e:	1d 09       	sbc	r17, r13
    3c40:	e0 82       	st	Z, r14
    3c42:	f1 82       	std	Z+1, r15	; 0x01
    3c44:	02 83       	std	Z+2, r16	; 0x02
    3c46:	13 83       	std	Z+3, r17	; 0x03
result->nano_secs=high.nano_secs-low.nano_secs;
    3c48:	28 1b       	sub	r18, r24
    3c4a:	39 0b       	sbc	r19, r25
    3c4c:	4a 0b       	sbc	r20, r26
    3c4e:	5b 0b       	sbc	r21, r27
    3c50:	24 83       	std	Z+4, r18	; 0x04
    3c52:	35 83       	std	Z+5, r19	; 0x05
    3c54:	46 83       	std	Z+6, r20	; 0x06
    3c56:	57 83       	std	Z+7, r21	; 0x07
return NRK_OK;
    3c58:	81 e0       	ldi	r24, 0x01	; 1
    3c5a:	01 c0       	rjmp	.+2      	; 0x3c5e <nrk_time_sub+0xf8>
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
if(high.secs<low.secs) return NRK_ERROR; 
if(low.secs==high.secs)
	{
	if((uint32_t)low.nano_secs>(uint32_t)high.nano_secs)  return NRK_ERROR;  
    3c5c:	8f ef       	ldi	r24, 0xFF	; 255
}

result->secs=high.secs-low.secs;
result->nano_secs=high.nano_secs-low.nano_secs;
return NRK_OK;
}
    3c5e:	60 96       	adiw	r28, 0x10	; 16
    3c60:	0f b6       	in	r0, 0x3f	; 63
    3c62:	f8 94       	cli
    3c64:	de bf       	out	0x3e, r29	; 62
    3c66:	0f be       	out	0x3f, r0	; 63
    3c68:	cd bf       	out	0x3d, r28	; 61
    3c6a:	cf 91       	pop	r28
    3c6c:	df 91       	pop	r29
    3c6e:	1f 91       	pop	r17
    3c70:	0f 91       	pop	r16
    3c72:	ff 90       	pop	r15
    3c74:	ef 90       	pop	r14
    3c76:	df 90       	pop	r13
    3c78:	cf 90       	pop	r12
    3c7a:	bf 90       	pop	r11
    3c7c:	af 90       	pop	r10
    3c7e:	9f 90       	pop	r9
    3c80:	8f 90       	pop	r8
    3c82:	08 95       	ret

00003c84 <nrk_time_compact_nanos>:
 * the nano seconds field, this function will move the nano
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
    3c84:	fc 01       	movw	r30, r24
  while(t->nano_secs>=NANOS_PER_SEC)
    3c86:	14 c0       	rjmp	.+40     	; 0x3cb0 <nrk_time_compact_nanos+0x2c>
    {
    t->nano_secs-=NANOS_PER_SEC;
    3c88:	20 50       	subi	r18, 0x00	; 0
    3c8a:	3a 4c       	sbci	r19, 0xCA	; 202
    3c8c:	4a 49       	sbci	r20, 0x9A	; 154
    3c8e:	5b 43       	sbci	r21, 0x3B	; 59
    3c90:	24 83       	std	Z+4, r18	; 0x04
    3c92:	35 83       	std	Z+5, r19	; 0x05
    3c94:	46 83       	std	Z+6, r20	; 0x06
    3c96:	57 83       	std	Z+7, r21	; 0x07
    t->secs++;
    3c98:	20 81       	ld	r18, Z
    3c9a:	31 81       	ldd	r19, Z+1	; 0x01
    3c9c:	42 81       	ldd	r20, Z+2	; 0x02
    3c9e:	53 81       	ldd	r21, Z+3	; 0x03
    3ca0:	2f 5f       	subi	r18, 0xFF	; 255
    3ca2:	3f 4f       	sbci	r19, 0xFF	; 255
    3ca4:	4f 4f       	sbci	r20, 0xFF	; 255
    3ca6:	5f 4f       	sbci	r21, 0xFF	; 255
    3ca8:	20 83       	st	Z, r18
    3caa:	31 83       	std	Z+1, r19	; 0x01
    3cac:	42 83       	std	Z+2, r20	; 0x02
    3cae:	53 83       	std	Z+3, r21	; 0x03
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
  while(t->nano_secs>=NANOS_PER_SEC)
    3cb0:	24 81       	ldd	r18, Z+4	; 0x04
    3cb2:	35 81       	ldd	r19, Z+5	; 0x05
    3cb4:	46 81       	ldd	r20, Z+6	; 0x06
    3cb6:	57 81       	ldd	r21, Z+7	; 0x07
    3cb8:	20 30       	cpi	r18, 0x00	; 0
    3cba:	8a ec       	ldi	r24, 0xCA	; 202
    3cbc:	38 07       	cpc	r19, r24
    3cbe:	8a e9       	ldi	r24, 0x9A	; 154
    3cc0:	48 07       	cpc	r20, r24
    3cc2:	8b e3       	ldi	r24, 0x3B	; 59
    3cc4:	58 07       	cpc	r21, r24
    3cc6:	00 f7       	brcc	.-64     	; 0x3c88 <nrk_time_compact_nanos+0x4>
    {
    t->nano_secs-=NANOS_PER_SEC;
    t->secs++;
    }
}
    3cc8:	08 95       	ret

00003cca <nrk_time_add>:
/*
 * result = a+b
 *
 */
int8_t nrk_time_add(nrk_time_t *result,nrk_time_t a, nrk_time_t b)
{
    3cca:	8f 92       	push	r8
    3ccc:	9f 92       	push	r9
    3cce:	af 92       	push	r10
    3cd0:	bf 92       	push	r11
    3cd2:	cf 92       	push	r12
    3cd4:	df 92       	push	r13
    3cd6:	ef 92       	push	r14
    3cd8:	ff 92       	push	r15
    3cda:	0f 93       	push	r16
    3cdc:	1f 93       	push	r17
    3cde:	df 93       	push	r29
    3ce0:	cf 93       	push	r28
    3ce2:	cd b7       	in	r28, 0x3d	; 61
    3ce4:	de b7       	in	r29, 0x3e	; 62
    3ce6:	60 97       	sbiw	r28, 0x10	; 16
    3ce8:	0f b6       	in	r0, 0x3f	; 63
    3cea:	f8 94       	cli
    3cec:	de bf       	out	0x3e, r29	; 62
    3cee:	0f be       	out	0x3f, r0	; 63
    3cf0:	cd bf       	out	0x3d, r28	; 61
    3cf2:	09 83       	std	Y+1, r16	; 0x01
    3cf4:	1a 83       	std	Y+2, r17	; 0x02
    3cf6:	2b 83       	std	Y+3, r18	; 0x03
    3cf8:	3c 83       	std	Y+4, r19	; 0x04
    3cfa:	4d 83       	std	Y+5, r20	; 0x05
    3cfc:	5e 83       	std	Y+6, r21	; 0x06
    3cfe:	6f 83       	std	Y+7, r22	; 0x07
    3d00:	78 87       	std	Y+8, r23	; 0x08
    3d02:	89 86       	std	Y+9, r8	; 0x09
    3d04:	9a 86       	std	Y+10, r9	; 0x0a
    3d06:	ab 86       	std	Y+11, r10	; 0x0b
    3d08:	bc 86       	std	Y+12, r11	; 0x0c
    3d0a:	cd 86       	std	Y+13, r12	; 0x0d
    3d0c:	de 86       	std	Y+14, r13	; 0x0e
    3d0e:	ef 86       	std	Y+15, r14	; 0x0f
    3d10:	f8 8a       	std	Y+16, r15	; 0x10
result->secs=a.secs+b.secs;
    3d12:	29 85       	ldd	r18, Y+9	; 0x09
    3d14:	3a 85       	ldd	r19, Y+10	; 0x0a
    3d16:	4b 85       	ldd	r20, Y+11	; 0x0b
    3d18:	5c 85       	ldd	r21, Y+12	; 0x0c
    3d1a:	e9 80       	ldd	r14, Y+1	; 0x01
    3d1c:	fa 80       	ldd	r15, Y+2	; 0x02
    3d1e:	0b 81       	ldd	r16, Y+3	; 0x03
    3d20:	1c 81       	ldd	r17, Y+4	; 0x04
    3d22:	2e 0d       	add	r18, r14
    3d24:	3f 1d       	adc	r19, r15
    3d26:	40 1f       	adc	r20, r16
    3d28:	51 1f       	adc	r21, r17
    3d2a:	fc 01       	movw	r30, r24
    3d2c:	20 83       	st	Z, r18
    3d2e:	31 83       	std	Z+1, r19	; 0x01
    3d30:	42 83       	std	Z+2, r20	; 0x02
    3d32:	53 83       	std	Z+3, r21	; 0x03
result->nano_secs=a.nano_secs+b.nano_secs;
    3d34:	2d 85       	ldd	r18, Y+13	; 0x0d
    3d36:	3e 85       	ldd	r19, Y+14	; 0x0e
    3d38:	4f 85       	ldd	r20, Y+15	; 0x0f
    3d3a:	58 89       	ldd	r21, Y+16	; 0x10
    3d3c:	ed 80       	ldd	r14, Y+5	; 0x05
    3d3e:	fe 80       	ldd	r15, Y+6	; 0x06
    3d40:	0f 81       	ldd	r16, Y+7	; 0x07
    3d42:	18 85       	ldd	r17, Y+8	; 0x08
    3d44:	2e 0d       	add	r18, r14
    3d46:	3f 1d       	adc	r19, r15
    3d48:	40 1f       	adc	r20, r16
    3d4a:	51 1f       	adc	r21, r17
    3d4c:	24 83       	std	Z+4, r18	; 0x04
    3d4e:	35 83       	std	Z+5, r19	; 0x05
    3d50:	46 83       	std	Z+6, r20	; 0x06
    3d52:	57 83       	std	Z+7, r21	; 0x07
nrk_time_compact_nanos(result);
    3d54:	0e 94 42 1e 	call	0x3c84	; 0x3c84 <nrk_time_compact_nanos>
return NRK_OK;
}
    3d58:	81 e0       	ldi	r24, 0x01	; 1
    3d5a:	60 96       	adiw	r28, 0x10	; 16
    3d5c:	0f b6       	in	r0, 0x3f	; 63
    3d5e:	f8 94       	cli
    3d60:	de bf       	out	0x3e, r29	; 62
    3d62:	0f be       	out	0x3f, r0	; 63
    3d64:	cd bf       	out	0x3d, r28	; 61
    3d66:	cf 91       	pop	r28
    3d68:	df 91       	pop	r29
    3d6a:	1f 91       	pop	r17
    3d6c:	0f 91       	pop	r16
    3d6e:	ff 90       	pop	r15
    3d70:	ef 90       	pop	r14
    3d72:	df 90       	pop	r13
    3d74:	cf 90       	pop	r12
    3d76:	bf 90       	pop	r11
    3d78:	af 90       	pop	r10
    3d7a:	9f 90       	pop	r9
    3d7c:	8f 90       	pop	r8
    3d7e:	08 95       	ret

00003d80 <nrk_time_set>:



void nrk_time_set(uint32_t secs, uint32_t nano_secs)
{
  nrk_system_time.secs=secs;
    3d80:	60 93 59 05 	sts	0x0559, r22
    3d84:	70 93 5a 05 	sts	0x055A, r23
    3d88:	80 93 5b 05 	sts	0x055B, r24
    3d8c:	90 93 5c 05 	sts	0x055C, r25
  nrk_system_time.nano_secs=nano_secs;
    3d90:	20 93 5d 05 	sts	0x055D, r18
    3d94:	30 93 5e 05 	sts	0x055E, r19
    3d98:	40 93 5f 05 	sts	0x055F, r20
    3d9c:	50 93 60 05 	sts	0x0560, r21
}
    3da0:	08 95       	ret

00003da2 <_nrk_time_to_ticks>:

uint16_t _nrk_time_to_ticks(nrk_time_t *t)
{
    3da2:	8f 92       	push	r8
    3da4:	9f 92       	push	r9
    3da6:	af 92       	push	r10
    3da8:	bf 92       	push	r11
    3daa:	cf 92       	push	r12
    3dac:	df 92       	push	r13
    3dae:	ef 92       	push	r14
    3db0:	ff 92       	push	r15
    3db2:	0f 93       	push	r16
    3db4:	1f 93       	push	r17
    3db6:	fc 01       	movw	r30, r24
uint16_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    3db8:	20 81       	ld	r18, Z
    3dba:	31 81       	ldd	r19, Z+1	; 0x01
    3dbc:	42 81       	ldd	r20, Z+2	; 0x02
    3dbe:	53 81       	ldd	r21, Z+3	; 0x03
    3dc0:	64 81       	ldd	r22, Z+4	; 0x04
    3dc2:	75 81       	ldd	r23, Z+5	; 0x05
    3dc4:	86 81       	ldd	r24, Z+6	; 0x06
    3dc6:	97 81       	ldd	r25, Z+7	; 0x07
    3dc8:	21 15       	cp	r18, r1
    3dca:	31 05       	cpc	r19, r1
    3dcc:	41 05       	cpc	r20, r1
    3dce:	51 05       	cpc	r21, r1
    3dd0:	09 f4       	brne	.+2      	; 0x3dd4 <_nrk_time_to_ticks+0x32>
    3dd2:	61 c0       	rjmp	.+194    	; 0x3e96 <_nrk_time_to_ticks+0xf4>
{
   tmp=t->nano_secs;
   if(t->secs>65) return 0;
    3dd4:	22 34       	cpi	r18, 0x42	; 66
    3dd6:	31 05       	cpc	r19, r1
    3dd8:	41 05       	cpc	r20, r1
    3dda:	51 05       	cpc	r21, r1
    3ddc:	08 f0       	brcs	.+2      	; 0x3de0 <_nrk_time_to_ticks+0x3e>
    3dde:	62 c0       	rjmp	.+196    	; 0x3ea4 <_nrk_time_to_ticks+0x102>
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
    3de0:	5b 01       	movw	r10, r22
    3de2:	6c 01       	movw	r12, r24
    3de4:	ee 24       	eor	r14, r14
    3de6:	ff 24       	eor	r15, r15
    3de8:	87 01       	movw	r16, r14
    3dea:	60 e0       	ldi	r22, 0x00	; 0
    3dec:	38 c0       	rjmp	.+112    	; 0x3e5e <_nrk_time_to_ticks+0xbc>
   if(t->secs>65) return 0;
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    3dee:	8a 2c       	mov	r8, r10
    3df0:	ab 2d       	mov	r26, r11
    3df2:	a6 53       	subi	r26, 0x36	; 54
    3df4:	f1 e0       	ldi	r31, 0x01	; 1
    3df6:	ab 15       	cp	r26, r11
    3df8:	08 f0       	brcs	.+2      	; 0x3dfc <_nrk_time_to_ticks+0x5a>
    3dfa:	f0 e0       	ldi	r31, 0x00	; 0
    3dfc:	8c 2d       	mov	r24, r12
    3dfe:	86 56       	subi	r24, 0x66	; 102
    3e00:	91 e0       	ldi	r25, 0x01	; 1
    3e02:	8c 15       	cp	r24, r12
    3e04:	08 f0       	brcs	.+2      	; 0x3e08 <_nrk_time_to_ticks+0x66>
    3e06:	90 e0       	ldi	r25, 0x00	; 0
    3e08:	f8 0f       	add	r31, r24
    3e0a:	71 e0       	ldi	r23, 0x01	; 1
    3e0c:	f8 17       	cp	r31, r24
    3e0e:	08 f0       	brcs	.+2      	; 0x3e12 <_nrk_time_to_ticks+0x70>
    3e10:	70 e0       	ldi	r23, 0x00	; 0
    3e12:	97 2b       	or	r25, r23
    3e14:	7d 2d       	mov	r23, r13
    3e16:	75 5c       	subi	r23, 0xC5	; 197
    3e18:	e1 e0       	ldi	r30, 0x01	; 1
    3e1a:	7d 15       	cp	r23, r13
    3e1c:	08 f0       	brcs	.+2      	; 0x3e20 <_nrk_time_to_ticks+0x7e>
    3e1e:	e0 e0       	ldi	r30, 0x00	; 0
    3e20:	97 0f       	add	r25, r23
    3e22:	81 e0       	ldi	r24, 0x01	; 1
    3e24:	97 17       	cp	r25, r23
    3e26:	08 f0       	brcs	.+2      	; 0x3e2a <_nrk_time_to_ticks+0x88>
    3e28:	80 e0       	ldi	r24, 0x00	; 0
    3e2a:	8e 2b       	or	r24, r30
    3e2c:	8e 0d       	add	r24, r14
    3e2e:	e1 e0       	ldi	r30, 0x01	; 1
    3e30:	8e 15       	cp	r24, r14
    3e32:	08 f0       	brcs	.+2      	; 0x3e36 <_nrk_time_to_ticks+0x94>
    3e34:	e0 e0       	ldi	r30, 0x00	; 0
    3e36:	ef 0d       	add	r30, r15
    3e38:	71 e0       	ldi	r23, 0x01	; 1
    3e3a:	ef 15       	cp	r30, r15
    3e3c:	08 f0       	brcs	.+2      	; 0x3e40 <_nrk_time_to_ticks+0x9e>
    3e3e:	70 e0       	ldi	r23, 0x00	; 0
    3e40:	70 0f       	add	r23, r16
    3e42:	b1 e0       	ldi	r27, 0x01	; 1
    3e44:	70 17       	cp	r23, r16
    3e46:	08 f0       	brcs	.+2      	; 0x3e4a <_nrk_time_to_ticks+0xa8>
    3e48:	b0 e0       	ldi	r27, 0x00	; 0
    3e4a:	b1 0f       	add	r27, r17
    3e4c:	a8 2c       	mov	r10, r8
    3e4e:	ba 2e       	mov	r11, r26
    3e50:	cf 2e       	mov	r12, r31
    3e52:	d9 2e       	mov	r13, r25
    3e54:	e8 2e       	mov	r14, r24
    3e56:	fe 2e       	mov	r15, r30
    3e58:	07 2f       	mov	r16, r23
    3e5a:	1b 2f       	mov	r17, r27
    3e5c:	6f 5f       	subi	r22, 0xFF	; 255
    3e5e:	86 2f       	mov	r24, r22
    3e60:	90 e0       	ldi	r25, 0x00	; 0
    3e62:	a0 e0       	ldi	r26, 0x00	; 0
    3e64:	b0 e0       	ldi	r27, 0x00	; 0
    3e66:	82 17       	cp	r24, r18
    3e68:	93 07       	cpc	r25, r19
    3e6a:	a4 07       	cpc	r26, r20
    3e6c:	b5 07       	cpc	r27, r21
    3e6e:	08 f4       	brcc	.+2      	; 0x3e72 <_nrk_time_to_ticks+0xd0>
    3e70:	be cf       	rjmp	.-132    	; 0x3dee <_nrk_time_to_ticks+0x4c>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    3e72:	95 01       	movw	r18, r10
    3e74:	a6 01       	movw	r20, r12
    3e76:	b7 01       	movw	r22, r14
    3e78:	c8 01       	movw	r24, r16
    3e7a:	a3 eb       	ldi	r26, 0xB3	; 179
    3e7c:	aa 2e       	mov	r10, r26
    3e7e:	f6 ee       	ldi	r31, 0xE6	; 230
    3e80:	bf 2e       	mov	r11, r31
    3e82:	ee e0       	ldi	r30, 0x0E	; 14
    3e84:	ce 2e       	mov	r12, r30
    3e86:	dd 24       	eor	r13, r13
    3e88:	ee 24       	eor	r14, r14
    3e8a:	ff 24       	eor	r15, r15
    3e8c:	00 e0       	ldi	r16, 0x00	; 0
    3e8e:	10 e0       	ldi	r17, 0x00	; 0
    3e90:	0e 94 5e 30 	call	0x60bc	; 0x60bc <__udivdi3>
    3e94:	09 c0       	rjmp	.+18     	; 0x3ea8 <_nrk_time_to_ticks+0x106>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    3e96:	23 eb       	ldi	r18, 0xB3	; 179
    3e98:	36 ee       	ldi	r19, 0xE6	; 230
    3e9a:	4e e0       	ldi	r20, 0x0E	; 14
    3e9c:	50 e0       	ldi	r21, 0x00	; 0
    3e9e:	0e 94 0d 3e 	call	0x7c1a	; 0x7c1a <__udivmodsi4>
    3ea2:	02 c0       	rjmp	.+4      	; 0x3ea8 <_nrk_time_to_ticks+0x106>
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
   if(t->secs>65) return 0;
    3ea4:	20 e0       	ldi	r18, 0x00	; 0
    3ea6:	30 e0       	ldi	r19, 0x00	; 0
}
*/
//ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}
    3ea8:	c9 01       	movw	r24, r18
    3eaa:	1f 91       	pop	r17
    3eac:	0f 91       	pop	r16
    3eae:	ff 90       	pop	r15
    3eb0:	ef 90       	pop	r14
    3eb2:	df 90       	pop	r13
    3eb4:	cf 90       	pop	r12
    3eb6:	bf 90       	pop	r11
    3eb8:	af 90       	pop	r10
    3eba:	9f 90       	pop	r9
    3ebc:	8f 90       	pop	r8
    3ebe:	08 95       	ret

00003ec0 <_nrk_ticks_to_time>:

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    3ec0:	ef 92       	push	r14
    3ec2:	ff 92       	push	r15
    3ec4:	0f 93       	push	r16
    3ec6:	1f 93       	push	r17
    3ec8:	df 93       	push	r29
    3eca:	cf 93       	push	r28
    3ecc:	cd b7       	in	r28, 0x3d	; 61
    3ece:	de b7       	in	r29, 0x3e	; 62
    3ed0:	28 97       	sbiw	r28, 0x08	; 8
    3ed2:	0f b6       	in	r0, 0x3f	; 63
    3ed4:	f8 94       	cli
    3ed6:	de bf       	out	0x3e, r29	; 62
    3ed8:	0f be       	out	0x3f, r0	; 63
    3eda:	cd bf       	out	0x3d, r28	; 61
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
    3edc:	7b 01       	movw	r14, r22
    3ede:	8c 01       	movw	r16, r24
    3ee0:	ba e0       	ldi	r27, 0x0A	; 10
    3ee2:	16 95       	lsr	r17
    3ee4:	07 95       	ror	r16
    3ee6:	f7 94       	ror	r15
    3ee8:	e7 94       	ror	r14
    3eea:	ba 95       	dec	r27
    3eec:	d1 f7       	brne	.-12     	; 0x3ee2 <_nrk_ticks_to_time+0x22>
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    3eee:	e9 82       	std	Y+1, r14	; 0x01
    3ef0:	fa 82       	std	Y+2, r15	; 0x02
    3ef2:	0b 83       	std	Y+3, r16	; 0x03
    3ef4:	1c 83       	std	Y+4, r17	; 0x04
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;
    3ef6:	73 70       	andi	r23, 0x03	; 3
    3ef8:	80 70       	andi	r24, 0x00	; 0
    3efa:	90 70       	andi	r25, 0x00	; 0
    3efc:	23 eb       	ldi	r18, 0xB3	; 179
    3efe:	36 ee       	ldi	r19, 0xE6	; 230
    3f00:	4e e0       	ldi	r20, 0x0E	; 14
    3f02:	50 e0       	ldi	r21, 0x00	; 0
    3f04:	0e 94 da 3d 	call	0x7bb4	; 0x7bb4 <__mulsi3>
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    3f08:	6d 83       	std	Y+5, r22	; 0x05
    3f0a:	7e 83       	std	Y+6, r23	; 0x06
    3f0c:	8f 83       	std	Y+7, r24	; 0x07
    3f0e:	98 87       	std	Y+8, r25	; 0x08
    3f10:	2e 2d       	mov	r18, r14
    3f12:	3a 81       	ldd	r19, Y+2	; 0x02
    3f14:	4b 81       	ldd	r20, Y+3	; 0x03
    3f16:	5c 81       	ldd	r21, Y+4	; 0x04

t.secs=ticks/TICKS_PER_SEC;
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;

return t;
}
    3f18:	28 96       	adiw	r28, 0x08	; 8
    3f1a:	0f b6       	in	r0, 0x3f	; 63
    3f1c:	f8 94       	cli
    3f1e:	de bf       	out	0x3e, r29	; 62
    3f20:	0f be       	out	0x3f, r0	; 63
    3f22:	cd bf       	out	0x3d, r28	; 61
    3f24:	cf 91       	pop	r28
    3f26:	df 91       	pop	r29
    3f28:	1f 91       	pop	r17
    3f2a:	0f 91       	pop	r16
    3f2c:	ff 90       	pop	r15
    3f2e:	ef 90       	pop	r14
    3f30:	08 95       	ret

00003f32 <_nrk_time_to_ticks_long>:

uint32_t _nrk_time_to_ticks_long(nrk_time_t *t)
{
    3f32:	8f 92       	push	r8
    3f34:	9f 92       	push	r9
    3f36:	af 92       	push	r10
    3f38:	bf 92       	push	r11
    3f3a:	cf 92       	push	r12
    3f3c:	df 92       	push	r13
    3f3e:	ef 92       	push	r14
    3f40:	ff 92       	push	r15
    3f42:	0f 93       	push	r16
    3f44:	1f 93       	push	r17
    3f46:	fc 01       	movw	r30, r24
uint32_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    3f48:	20 81       	ld	r18, Z
    3f4a:	31 81       	ldd	r19, Z+1	; 0x01
    3f4c:	42 81       	ldd	r20, Z+2	; 0x02
    3f4e:	53 81       	ldd	r21, Z+3	; 0x03
    3f50:	64 81       	ldd	r22, Z+4	; 0x04
    3f52:	75 81       	ldd	r23, Z+5	; 0x05
    3f54:	86 81       	ldd	r24, Z+6	; 0x06
    3f56:	97 81       	ldd	r25, Z+7	; 0x07
    3f58:	21 15       	cp	r18, r1
    3f5a:	31 05       	cpc	r19, r1
    3f5c:	41 05       	cpc	r20, r1
    3f5e:	51 05       	cpc	r21, r1
    3f60:	09 f4       	brne	.+2      	; 0x3f64 <_nrk_time_to_ticks_long+0x32>
    3f62:	5b c0       	rjmp	.+182    	; 0x401a <_nrk_time_to_ticks_long+0xe8>
{
   tmp=t->nano_secs;
    3f64:	5b 01       	movw	r10, r22
    3f66:	6c 01       	movw	r12, r24
    3f68:	ee 24       	eor	r14, r14
    3f6a:	ff 24       	eor	r15, r15
    3f6c:	87 01       	movw	r16, r14
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    3f6e:	60 e0       	ldi	r22, 0x00	; 0
    3f70:	38 c0       	rjmp	.+112    	; 0x3fe2 <_nrk_time_to_ticks_long+0xb0>
    3f72:	8a 2c       	mov	r8, r10
    3f74:	ab 2d       	mov	r26, r11
    3f76:	a6 53       	subi	r26, 0x36	; 54
    3f78:	f1 e0       	ldi	r31, 0x01	; 1
    3f7a:	ab 15       	cp	r26, r11
    3f7c:	08 f0       	brcs	.+2      	; 0x3f80 <_nrk_time_to_ticks_long+0x4e>
    3f7e:	f0 e0       	ldi	r31, 0x00	; 0
    3f80:	8c 2d       	mov	r24, r12
    3f82:	86 56       	subi	r24, 0x66	; 102
    3f84:	91 e0       	ldi	r25, 0x01	; 1
    3f86:	8c 15       	cp	r24, r12
    3f88:	08 f0       	brcs	.+2      	; 0x3f8c <_nrk_time_to_ticks_long+0x5a>
    3f8a:	90 e0       	ldi	r25, 0x00	; 0
    3f8c:	f8 0f       	add	r31, r24
    3f8e:	71 e0       	ldi	r23, 0x01	; 1
    3f90:	f8 17       	cp	r31, r24
    3f92:	08 f0       	brcs	.+2      	; 0x3f96 <_nrk_time_to_ticks_long+0x64>
    3f94:	70 e0       	ldi	r23, 0x00	; 0
    3f96:	97 2b       	or	r25, r23
    3f98:	7d 2d       	mov	r23, r13
    3f9a:	75 5c       	subi	r23, 0xC5	; 197
    3f9c:	e1 e0       	ldi	r30, 0x01	; 1
    3f9e:	7d 15       	cp	r23, r13
    3fa0:	08 f0       	brcs	.+2      	; 0x3fa4 <_nrk_time_to_ticks_long+0x72>
    3fa2:	e0 e0       	ldi	r30, 0x00	; 0
    3fa4:	97 0f       	add	r25, r23
    3fa6:	81 e0       	ldi	r24, 0x01	; 1
    3fa8:	97 17       	cp	r25, r23
    3faa:	08 f0       	brcs	.+2      	; 0x3fae <_nrk_time_to_ticks_long+0x7c>
    3fac:	80 e0       	ldi	r24, 0x00	; 0
    3fae:	8e 2b       	or	r24, r30
    3fb0:	8e 0d       	add	r24, r14
    3fb2:	e1 e0       	ldi	r30, 0x01	; 1
    3fb4:	8e 15       	cp	r24, r14
    3fb6:	08 f0       	brcs	.+2      	; 0x3fba <_nrk_time_to_ticks_long+0x88>
    3fb8:	e0 e0       	ldi	r30, 0x00	; 0
    3fba:	ef 0d       	add	r30, r15
    3fbc:	71 e0       	ldi	r23, 0x01	; 1
    3fbe:	ef 15       	cp	r30, r15
    3fc0:	08 f0       	brcs	.+2      	; 0x3fc4 <_nrk_time_to_ticks_long+0x92>
    3fc2:	70 e0       	ldi	r23, 0x00	; 0
    3fc4:	70 0f       	add	r23, r16
    3fc6:	b1 e0       	ldi	r27, 0x01	; 1
    3fc8:	70 17       	cp	r23, r16
    3fca:	08 f0       	brcs	.+2      	; 0x3fce <_nrk_time_to_ticks_long+0x9c>
    3fcc:	b0 e0       	ldi	r27, 0x00	; 0
    3fce:	b1 0f       	add	r27, r17
    3fd0:	a8 2c       	mov	r10, r8
    3fd2:	ba 2e       	mov	r11, r26
    3fd4:	cf 2e       	mov	r12, r31
    3fd6:	d9 2e       	mov	r13, r25
    3fd8:	e8 2e       	mov	r14, r24
    3fda:	fe 2e       	mov	r15, r30
    3fdc:	07 2f       	mov	r16, r23
    3fde:	1b 2f       	mov	r17, r27
    3fe0:	6f 5f       	subi	r22, 0xFF	; 255
    3fe2:	86 2f       	mov	r24, r22
    3fe4:	90 e0       	ldi	r25, 0x00	; 0
    3fe6:	a0 e0       	ldi	r26, 0x00	; 0
    3fe8:	b0 e0       	ldi	r27, 0x00	; 0
    3fea:	82 17       	cp	r24, r18
    3fec:	93 07       	cpc	r25, r19
    3fee:	a4 07       	cpc	r26, r20
    3ff0:	b5 07       	cpc	r27, r21
    3ff2:	08 f4       	brcc	.+2      	; 0x3ff6 <_nrk_time_to_ticks_long+0xc4>
    3ff4:	be cf       	rjmp	.-132    	; 0x3f72 <_nrk_time_to_ticks_long+0x40>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    3ff6:	95 01       	movw	r18, r10
    3ff8:	a6 01       	movw	r20, r12
    3ffa:	b7 01       	movw	r22, r14
    3ffc:	c8 01       	movw	r24, r16
    3ffe:	e3 eb       	ldi	r30, 0xB3	; 179
    4000:	ae 2e       	mov	r10, r30
    4002:	06 ee       	ldi	r16, 0xE6	; 230
    4004:	b0 2e       	mov	r11, r16
    4006:	1e e0       	ldi	r17, 0x0E	; 14
    4008:	c1 2e       	mov	r12, r17
    400a:	dd 24       	eor	r13, r13
    400c:	ee 24       	eor	r14, r14
    400e:	ff 24       	eor	r15, r15
    4010:	00 e0       	ldi	r16, 0x00	; 0
    4012:	10 e0       	ldi	r17, 0x00	; 0
    4014:	0e 94 5e 30 	call	0x60bc	; 0x60bc <__udivdi3>
    4018:	06 c0       	rjmp	.+12     	; 0x4026 <_nrk_time_to_ticks_long+0xf4>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    401a:	23 eb       	ldi	r18, 0xB3	; 179
    401c:	36 ee       	ldi	r19, 0xE6	; 230
    401e:	4e e0       	ldi	r20, 0x0E	; 14
    4020:	50 e0       	ldi	r21, 0x00	; 0
    4022:	0e 94 0d 3e 	call	0x7c1a	; 0x7c1a <__udivmodsi4>
    4026:	b9 01       	movw	r22, r18
    4028:	ca 01       	movw	r24, r20
}
return ticks;
}
    402a:	1f 91       	pop	r17
    402c:	0f 91       	pop	r16
    402e:	ff 90       	pop	r15
    4030:	ef 90       	pop	r14
    4032:	df 90       	pop	r13
    4034:	cf 90       	pop	r12
    4036:	bf 90       	pop	r11
    4038:	af 90       	pop	r10
    403a:	9f 90       	pop	r9
    403c:	8f 90       	pop	r8
    403e:	08 95       	ret

00004040 <nrk_idle_task>:
#include <nrk_platform_time.h>
#include <nrk_scheduler.h>
#include <stdio.h>

void nrk_idle_task()
{
    4040:	1f 93       	push	r17

  nrk_stack_check(); 
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    {
	    _nrk_cpu_state=CPU_IDLE;
    4042:	11 e0       	ldi	r17, 0x01	; 1
volatile unsigned char *stkc;
// unsigned int *stk ;  // 2 bytes
while(1)
{

  nrk_stack_check(); 
    4044:	0e 94 c8 16 	call	0x2d90	; 0x2d90 <nrk_stack_check>
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    4048:	0e 94 09 23 	call	0x4612	; 0x4612 <_nrk_get_next_wakeup>
    404c:	85 31       	cpi	r24, 0x15	; 21
    404e:	10 f4       	brcc	.+4      	; 0x4054 <nrk_idle_task+0x14>
    {
	    _nrk_cpu_state=CPU_IDLE;
    4050:	10 93 56 05 	sts	0x0556, r17
	    // Allow last UART byte to get out
    	    nrk_spin_wait_us(10);  
	    _nrk_cpu_state=CPU_SLEEP;
	    nrk_sleep();
	#else
	    nrk_idle();
    4054:	0e 94 7b 24 	call	0x48f6	; 0x48f6 <nrk_idle>
	#endif
    }
 
#ifdef NRK_STACK_CHECK
   if(nrk_idle_task_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    4058:	80 91 e7 03 	lds	r24, 0x03E7
    405c:	85 35       	cpi	r24, 0x55	; 85
    405e:	19 f0       	breq	.+6      	; 0x4066 <nrk_idle_task+0x26>
    4060:	88 e0       	ldi	r24, 0x08	; 8
    4062:	0e 94 d7 15 	call	0x2bae	; 0x2bae <nrk_error_add>
   #ifdef KERNEL_STK_ARRAY
   	if(nrk_kernel_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
   #else
   	stkc=(unsigned char*)(NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE);
   	if(*stkc!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    4066:	80 91 7e 10 	lds	r24, 0x107E
    406a:	85 35       	cpi	r24, 0x55	; 85
    406c:	59 f3       	breq	.-42     	; 0x4044 <nrk_idle_task+0x4>
    406e:	88 e0       	ldi	r24, 0x08	; 8
    4070:	0e 94 d7 15 	call	0x2bae	; 0x2bae <nrk_error_add>
    4074:	e7 cf       	rjmp	.-50     	; 0x4044 <nrk_idle_task+0x4>

00004076 <_nrk_scheduler>:
// For rfa1:
//#define CONTEXT_SWAP_TIME_BOUND    1500 

uint8_t t;
void inline _nrk_scheduler()
{
    4076:	2f 92       	push	r2
    4078:	3f 92       	push	r3
    407a:	4f 92       	push	r4
    407c:	5f 92       	push	r5
    407e:	6f 92       	push	r6
    4080:	7f 92       	push	r7
    4082:	8f 92       	push	r8
    4084:	9f 92       	push	r9
    4086:	af 92       	push	r10
    4088:	bf 92       	push	r11
    408a:	cf 92       	push	r12
    408c:	df 92       	push	r13
    408e:	ef 92       	push	r14
    4090:	ff 92       	push	r15
    4092:	0f 93       	push	r16
    4094:	1f 93       	push	r17
    4096:	df 93       	push	r29
    4098:	cf 93       	push	r28
    409a:	0f 92       	push	r0
    409c:	cd b7       	in	r28, 0x3d	; 61
    409e:	de b7       	in	r29, 0x3e	; 62
    int8_t task_ID;
    uint16_t next_wake;
    uint16_t start_time_stamp;

    _nrk_precision_os_timer_reset();
    40a0:	0e 94 08 23 	call	0x4610	; 0x4610 <_nrk_precision_os_timer_reset>
    nrk_int_disable();   // this should be removed...  Not needed
    40a4:	0e 94 c2 11 	call	0x2384	; 0x2384 <nrk_int_disable>


#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    _nrk_high_speed_timer_reset();
    40a8:	0e 94 84 22 	call	0x4508	; 0x4508 <_nrk_high_speed_timer_reset>
    start_time_stamp=_nrk_high_speed_timer_get();
    40ac:	0e 94 8a 22 	call	0x4514	; 0x4514 <_nrk_high_speed_timer_get>
    40b0:	2c 01       	movw	r4, r24
#endif
    _nrk_set_next_wakeup(MAX_SCHED_WAKEUP_TIME);
    40b2:	8a ef       	ldi	r24, 0xFA	; 250
    40b4:	0e 94 0c 23 	call	0x4618	; 0x4618 <_nrk_set_next_wakeup>
    next_wake=60000;
    // Safety zone starts here....


#ifdef NRK_WATCHDOG
    nrk_watchdog_reset();
    40b8:	0e 94 68 24 	call	0x48d0	; 0x48d0 <nrk_watchdog_reset>
    if((_nrk_cpu_state!=CPU_ACTIVE) && (_nrk_os_timer_get()>nrk_max_sleep_wakeup_time))
        nrk_max_sleep_wakeup_time=_nrk_os_timer_get();
#endif
    //while(_nrk_time_trigger>0)
    //{
    nrk_system_time.nano_secs+=((uint32_t)_nrk_prev_timer_val*NANOS_PER_TICK);
    40bc:	60 91 e5 03 	lds	r22, 0x03E5
    40c0:	70 e0       	ldi	r23, 0x00	; 0
    40c2:	80 e0       	ldi	r24, 0x00	; 0
    40c4:	90 e0       	ldi	r25, 0x00	; 0
    40c6:	23 eb       	ldi	r18, 0xB3	; 179
    40c8:	36 ee       	ldi	r19, 0xE6	; 230
    40ca:	4e e0       	ldi	r20, 0x0E	; 14
    40cc:	50 e0       	ldi	r21, 0x00	; 0
    40ce:	0e 94 da 3d 	call	0x7bb4	; 0x7bb4 <__mulsi3>
    40d2:	7b 01       	movw	r14, r22
    40d4:	8c 01       	movw	r16, r24
    40d6:	80 91 5d 05 	lds	r24, 0x055D
    40da:	90 91 5e 05 	lds	r25, 0x055E
    40de:	a0 91 5f 05 	lds	r26, 0x055F
    40e2:	b0 91 60 05 	lds	r27, 0x0560
    40e6:	e8 0e       	add	r14, r24
    40e8:	f9 1e       	adc	r15, r25
    40ea:	0a 1f       	adc	r16, r26
    40ec:	1b 1f       	adc	r17, r27
    nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    40ee:	c8 01       	movw	r24, r16
    40f0:	b7 01       	movw	r22, r14
    40f2:	0e 94 0d 3e 	call	0x7c1a	; 0x7c1a <__udivmodsi4>
    40f6:	e6 1a       	sub	r14, r22
    40f8:	f7 0a       	sbc	r15, r23
    40fa:	08 0b       	sbc	r16, r24
    40fc:	19 0b       	sbc	r17, r25
    40fe:	80 91 59 05 	lds	r24, 0x0559
    4102:	90 91 5a 05 	lds	r25, 0x055A
    4106:	a0 91 5b 05 	lds	r26, 0x055B
    410a:	b0 91 5c 05 	lds	r27, 0x055C

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    410e:	73 eb       	ldi	r23, 0xB3	; 179
    4110:	a7 2e       	mov	r10, r23
    4112:	76 ee       	ldi	r23, 0xE6	; 230
    4114:	b7 2e       	mov	r11, r23
    4116:	7e e0       	ldi	r23, 0x0E	; 14
    4118:	c7 2e       	mov	r12, r23
    411a:	d1 2c       	mov	r13, r1
        else
            _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    }
#endif

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    411c:	14 c0       	rjmp	.+40     	; 0x4146 <_nrk_scheduler+0xd0>
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
    411e:	80 e0       	ldi	r24, 0x00	; 0
    4120:	96 e3       	ldi	r25, 0x36	; 54
    4122:	a5 e6       	ldi	r26, 0x65	; 101
    4124:	b4 ec       	ldi	r27, 0xC4	; 196
    4126:	e8 0e       	add	r14, r24
    4128:	f9 1e       	adc	r15, r25
    412a:	0a 1f       	adc	r16, r26
    412c:	1b 1f       	adc	r17, r27
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    412e:	c8 01       	movw	r24, r16
    4130:	b7 01       	movw	r22, r14
    4132:	a6 01       	movw	r20, r12
    4134:	95 01       	movw	r18, r10
    4136:	0e 94 0d 3e 	call	0x7c1a	; 0x7c1a <__udivmodsi4>
    413a:	e6 1a       	sub	r14, r22
    413c:	f7 0a       	sbc	r15, r23
    413e:	08 0b       	sbc	r16, r24
    4140:	19 0b       	sbc	r17, r25
    4142:	d4 01       	movw	r26, r8
    4144:	c3 01       	movw	r24, r6
    4146:	3c 01       	movw	r6, r24
    4148:	4d 01       	movw	r8, r26
    414a:	08 94       	sec
    414c:	61 1c       	adc	r6, r1
    414e:	71 1c       	adc	r7, r1
    4150:	81 1c       	adc	r8, r1
    4152:	91 1c       	adc	r9, r1
        else
            _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    }
#endif

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    4154:	e0 e0       	ldi	r30, 0x00	; 0
    4156:	ee 16       	cp	r14, r30
    4158:	ea ec       	ldi	r30, 0xCA	; 202
    415a:	fe 06       	cpc	r15, r30
    415c:	ea e9       	ldi	r30, 0x9A	; 154
    415e:	0e 07       	cpc	r16, r30
    4160:	eb e3       	ldi	r30, 0x3B	; 59
    4162:	1e 07       	cpc	r17, r30
    4164:	e0 f6       	brcc	.-72     	; 0x411e <_nrk_scheduler+0xa8>
    4166:	80 93 59 05 	sts	0x0559, r24
    416a:	90 93 5a 05 	sts	0x055A, r25
    416e:	a0 93 5b 05 	sts	0x055B, r26
    4172:	b0 93 5c 05 	sts	0x055C, r27
    4176:	e0 92 5d 05 	sts	0x055D, r14
    417a:	f0 92 5e 05 	sts	0x055E, r15
    417e:	00 93 5f 05 	sts	0x055F, r16
    4182:	10 93 60 05 	sts	0x0560, r17
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    }
    //  _nrk_time_trigger--;
    //}
    if(nrk_cur_task_TCB->suspend_flag==1 && nrk_cur_task_TCB->task_state!=FINISHED)
    4186:	e0 91 62 05 	lds	r30, 0x0562
    418a:	f0 91 63 05 	lds	r31, 0x0563
    418e:	85 81       	ldd	r24, Z+5	; 0x05
    4190:	88 23       	and	r24, r24
    4192:	b9 f0       	breq	.+46     	; 0x41c2 <_nrk_scheduler+0x14c>
    4194:	81 85       	ldd	r24, Z+9	; 0x09
    4196:	84 30       	cpi	r24, 0x04	; 4
    4198:	a1 f0       	breq	.+40     	; 0x41c2 <_nrk_scheduler+0x14c>
    {
        //	nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;

        if(nrk_cur_task_TCB->event_suspend==RSRC_EVENT_SUSPENDED)
    419a:	87 81       	ldd	r24, Z+7	; 0x07
    419c:	82 30       	cpi	r24, 0x02	; 2
    419e:	29 f0       	breq	.+10     	; 0x41aa <_nrk_scheduler+0x134>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==0)
    41a0:	88 23       	and	r24, r24
    41a2:	41 f0       	breq	.+16     	; 0x41b4 <_nrk_scheduler+0x13e>
    41a4:	86 81       	ldd	r24, Z+6	; 0x06
    41a6:	88 23       	and	r24, r24
    41a8:	11 f4       	brne	.+4      	; 0x41ae <_nrk_scheduler+0x138>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
    41aa:	85 e0       	ldi	r24, 0x05	; 5
    41ac:	01 c0       	rjmp	.+2      	; 0x41b0 <_nrk_scheduler+0x13a>
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==1)
            nrk_cur_task_TCB->task_state = SUSPENDED;
    41ae:	83 e0       	ldi	r24, 0x03	; 3
    41b0:	81 87       	std	Z+9, r24	; 0x09
    41b2:	04 c0       	rjmp	.+8      	; 0x41bc <_nrk_scheduler+0x146>
        else
        {
            nrk_cur_task_TCB->task_state = SUSPENDED;
    41b4:	83 e0       	ldi	r24, 0x03	; 3
    41b6:	81 87       	std	Z+9, r24	; 0x09
            nrk_cur_task_TCB->event_suspend=0;
    41b8:	17 82       	std	Z+7, r1	; 0x07
            nrk_cur_task_TCB->nw_flag=0;
    41ba:	16 82       	std	Z+6, r1	; 0x06
        }
        nrk_rem_from_readyQ(nrk_cur_task_TCB->task_ID);
    41bc:	80 85       	ldd	r24, Z+8	; 0x08
    41be:	0e 94 b8 1a 	call	0x3570	; 0x3570 <nrk_rem_from_readyQ>

    // Update cpu used value for ended task
    // If the task has used its reserve, suspend task
    // Don't disable IdleTask which is 0
    // Don't decrease cpu_remaining if reserve is 0 and hence disabled
    if(nrk_cur_task_TCB->cpu_reserve!=0 && nrk_cur_task_TCB->task_ID!=NRK_IDLE_TASK_ID && nrk_cur_task_TCB->task_state!=FINISHED )
    41c2:	e0 91 62 05 	lds	r30, 0x0562
    41c6:	f0 91 63 05 	lds	r31, 0x0563
    41ca:	85 8d       	ldd	r24, Z+29	; 0x1d
    41cc:	96 8d       	ldd	r25, Z+30	; 0x1e
    41ce:	00 97       	sbiw	r24, 0x00	; 0
    41d0:	99 f1       	breq	.+102    	; 0x4238 <_nrk_scheduler+0x1c2>
    41d2:	60 85       	ldd	r22, Z+8	; 0x08
    41d4:	66 23       	and	r22, r22
    41d6:	81 f1       	breq	.+96     	; 0x4238 <_nrk_scheduler+0x1c2>
    41d8:	81 85       	ldd	r24, Z+9	; 0x09
    41da:	84 30       	cpi	r24, 0x04	; 4
    41dc:	69 f1       	breq	.+90     	; 0x4238 <_nrk_scheduler+0x1c2>
    {
        if(nrk_cur_task_TCB->cpu_remaining<_nrk_prev_timer_val)
    41de:	21 8d       	ldd	r18, Z+25	; 0x19
    41e0:	32 8d       	ldd	r19, Z+26	; 0x1a
    41e2:	80 91 e5 03 	lds	r24, 0x03E5
    41e6:	90 e0       	ldi	r25, 0x00	; 0
    41e8:	28 17       	cp	r18, r24
    41ea:	39 07       	cpc	r19, r25
    41ec:	50 f4       	brcc	.+20     	; 0x4202 <_nrk_scheduler+0x18c>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
#endif
            nrk_kernel_error_add(NRK_RESERVE_ERROR,nrk_cur_task_TCB->task_ID);
    41ee:	82 e0       	ldi	r24, 0x02	; 2
    41f0:	0e 94 96 15 	call	0x2b2c	; 0x2b2c <nrk_kernel_error_add>
            nrk_cur_task_TCB->cpu_remaining=0;
    41f4:	e0 91 62 05 	lds	r30, 0x0562
    41f8:	f0 91 63 05 	lds	r31, 0x0563
    41fc:	12 8e       	std	Z+26, r1	; 0x1a
    41fe:	11 8e       	std	Z+25, r1	; 0x19
    4200:	04 c0       	rjmp	.+8      	; 0x420a <_nrk_scheduler+0x194>
        }
        else
            nrk_cur_task_TCB->cpu_remaining-=_nrk_prev_timer_val;
    4202:	28 1b       	sub	r18, r24
    4204:	39 0b       	sbc	r19, r25
    4206:	32 8f       	std	Z+26, r19	; 0x1a
    4208:	21 8f       	std	Z+25, r18	; 0x19

        task_ID= nrk_cur_task_TCB->task_ID;
    420a:	e0 91 62 05 	lds	r30, 0x0562
    420e:	f0 91 63 05 	lds	r31, 0x0563
    4212:	00 85       	ldd	r16, Z+8	; 0x08

        if (nrk_cur_task_TCB->cpu_remaining ==0 )
    4214:	21 8d       	ldd	r18, Z+25	; 0x19
    4216:	32 8d       	ldd	r19, Z+26	; 0x1a
    4218:	21 15       	cp	r18, r1
    421a:	31 05       	cpc	r19, r1
    421c:	69 f4       	brne	.+26     	; 0x4238 <_nrk_scheduler+0x1c2>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
#endif
            nrk_kernel_error_add(NRK_RESERVE_VIOLATED,task_ID);
    421e:	83 e0       	ldi	r24, 0x03	; 3
    4220:	60 2f       	mov	r22, r16
    4222:	0e 94 96 15 	call	0x2b2c	; 0x2b2c <nrk_kernel_error_add>
            nrk_cur_task_TCB->task_state = SUSPENDED;
    4226:	e0 91 62 05 	lds	r30, 0x0562
    422a:	f0 91 63 05 	lds	r31, 0x0563
    422e:	83 e0       	ldi	r24, 0x03	; 3
    4230:	81 87       	std	Z+9, r24	; 0x09
            nrk_rem_from_readyQ(task_ID);
    4232:	80 2f       	mov	r24, r16
    4234:	0e 94 b8 1a 	call	0x3570	; 0x3570 <nrk_rem_from_readyQ>
    4238:	6c ea       	ldi	r22, 0xAC	; 172
    423a:	26 2e       	mov	r2, r22
    423c:	64 e0       	ldi	r22, 0x04	; 4
    423e:	36 2e       	mov	r3, r22

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    4240:	00 e6       	ldi	r16, 0x60	; 96
    4242:	1a ee       	ldi	r17, 0xEA	; 234
    4244:	20 e0       	ldi	r18, 0x00	; 0
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
                    nrk_task_TCB[task_ID].num_periods=1;
    4246:	51 e0       	ldi	r21, 0x01	; 1
    4248:	65 2e       	mov	r6, r21
    424a:	71 2c       	mov	r7, r1
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    424c:	4a ef       	ldi	r20, 0xFA	; 250
    424e:	e4 2e       	mov	r14, r20
    4250:	f1 2c       	mov	r15, r1
                nrk_task_TCB[task_ID].nw_flag=0;
                nrk_task_TCB[task_ID].suspend_flag=0;
                if(nrk_task_TCB[task_ID].num_periods==1)
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    nrk_task_TCB[task_ID].task_state = READY;
    4252:	32 e0       	ldi	r19, 0x02	; 2
    4254:	93 2e       	mov	r9, r19
            // printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    4256:	91 e0       	ldi	r25, 0x01	; 1
    4258:	a9 2e       	mov	r10, r25
    425a:	b1 2c       	mov	r11, r1
    425c:	c1 2c       	mov	r12, r1
    425e:	d1 2c       	mov	r13, r1

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    {
        if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    4260:	d1 01       	movw	r26, r2
    4262:	13 96       	adiw	r26, 0x03	; 3
    4264:	8c 91       	ld	r24, X
    4266:	13 97       	sbiw	r26, 0x03	; 3
    4268:	8f 3f       	cpi	r24, 0xFF	; 255
    426a:	09 f4       	brne	.+2      	; 0x426e <_nrk_scheduler+0x1f8>
    426c:	c4 c0       	rjmp	.+392    	; 0x43f6 <_nrk_scheduler+0x380>
        nrk_task_TCB[task_ID].suspend_flag=0;
    426e:	1c 92       	st	X, r1
        if( nrk_task_TCB[task_ID].task_ID!=NRK_IDLE_TASK_ID && nrk_task_TCB[task_ID].task_state!=FINISHED )
    4270:	88 23       	and	r24, r24
    4272:	09 f4       	brne	.+2      	; 0x4276 <_nrk_scheduler+0x200>
    4274:	43 c0       	rjmp	.+134    	; 0x42fc <_nrk_scheduler+0x286>
    4276:	14 96       	adiw	r26, 0x04	; 4
    4278:	8c 91       	ld	r24, X
    427a:	14 97       	sbiw	r26, 0x04	; 4
    427c:	84 30       	cpi	r24, 0x04	; 4
    427e:	f1 f1       	breq	.+124    	; 0x42fc <_nrk_scheduler+0x286>
        {
            if(  nrk_task_TCB[task_ID].next_wakeup >= _nrk_prev_timer_val )
    4280:	50 96       	adiw	r26, 0x10	; 16
    4282:	4d 91       	ld	r20, X+
    4284:	5c 91       	ld	r21, X
    4286:	51 97       	sbiw	r26, 0x11	; 17
    4288:	80 91 e5 03 	lds	r24, 0x03E5
    428c:	90 e0       	ldi	r25, 0x00	; 0
    428e:	48 17       	cp	r20, r24
    4290:	59 07       	cpc	r21, r25
    4292:	38 f0       	brcs	.+14     	; 0x42a2 <_nrk_scheduler+0x22c>
                nrk_task_TCB[task_ID].next_wakeup-=_nrk_prev_timer_val;
    4294:	48 1b       	sub	r20, r24
    4296:	59 0b       	sbc	r21, r25
    4298:	51 96       	adiw	r26, 0x11	; 17
    429a:	5c 93       	st	X, r21
    429c:	4e 93       	st	-X, r20
    429e:	50 97       	sbiw	r26, 0x10	; 16
    42a0:	03 c0       	rjmp	.+6      	; 0x42a8 <_nrk_scheduler+0x232>
            else
            {
                nrk_task_TCB[task_ID].next_wakeup=0;
    42a2:	f1 01       	movw	r30, r2
    42a4:	11 8a       	std	Z+17, r1	; 0x11
    42a6:	10 8a       	std	Z+16, r1	; 0x10
            }
            // Do next period book keeping.
            // next_period needs to be set such that the period is kept consistent even if other
            // wait until functions are called.
            if( nrk_task_TCB[task_ID].next_period >= _nrk_prev_timer_val )
    42a8:	d1 01       	movw	r26, r2
    42aa:	52 96       	adiw	r26, 0x12	; 18
    42ac:	4d 91       	ld	r20, X+
    42ae:	5c 91       	ld	r21, X
    42b0:	53 97       	sbiw	r26, 0x13	; 19
    42b2:	48 17       	cp	r20, r24
    42b4:	59 07       	cpc	r21, r25
    42b6:	38 f0       	brcs	.+14     	; 0x42c6 <_nrk_scheduler+0x250>
                nrk_task_TCB[task_ID].next_period-=_nrk_prev_timer_val;
    42b8:	48 1b       	sub	r20, r24
    42ba:	59 0b       	sbc	r21, r25
    42bc:	53 96       	adiw	r26, 0x13	; 19
    42be:	5c 93       	st	X, r21
    42c0:	4e 93       	st	-X, r20
    42c2:	52 97       	sbiw	r26, 0x12	; 18
    42c4:	12 c0       	rjmp	.+36     	; 0x42ea <_nrk_scheduler+0x274>
            else
            {
                if(nrk_task_TCB[task_ID].period>_nrk_prev_timer_val)
    42c6:	f1 01       	movw	r30, r2
    42c8:	66 89       	ldd	r22, Z+22	; 0x16
    42ca:	77 89       	ldd	r23, Z+23	; 0x17
    42cc:	86 17       	cp	r24, r22
    42ce:	97 07       	cpc	r25, r23
    42d0:	28 f4       	brcc	.+10     	; 0x42dc <_nrk_scheduler+0x266>
                    nrk_task_TCB[task_ID].next_period= nrk_task_TCB[task_ID].period-_nrk_prev_timer_val;
    42d2:	68 1b       	sub	r22, r24
    42d4:	79 0b       	sbc	r23, r25
    42d6:	73 8b       	std	Z+19, r23	; 0x13
    42d8:	62 8b       	std	Z+18, r22	; 0x12
    42da:	07 c0       	rjmp	.+14     	; 0x42ea <_nrk_scheduler+0x274>
                else
                    nrk_task_TCB[task_ID].next_period= _nrk_prev_timer_val % nrk_task_TCB[task_ID].period;
    42dc:	0e 94 f9 3d 	call	0x7bf2	; 0x7bf2 <__udivmodhi4>
    42e0:	d1 01       	movw	r26, r2
    42e2:	53 96       	adiw	r26, 0x13	; 19
    42e4:	9c 93       	st	X, r25
    42e6:	8e 93       	st	-X, r24
    42e8:	52 97       	sbiw	r26, 0x12	; 18
            }
            if(nrk_task_TCB[task_ID].next_period==0) nrk_task_TCB[task_ID].next_period=nrk_task_TCB[task_ID].period;
    42ea:	f1 01       	movw	r30, r2
    42ec:	82 89       	ldd	r24, Z+18	; 0x12
    42ee:	93 89       	ldd	r25, Z+19	; 0x13
    42f0:	00 97       	sbiw	r24, 0x00	; 0
    42f2:	21 f4       	brne	.+8      	; 0x42fc <_nrk_scheduler+0x286>
    42f4:	86 89       	ldd	r24, Z+22	; 0x16
    42f6:	97 89       	ldd	r25, Z+23	; 0x17
    42f8:	93 8b       	std	Z+19, r25	; 0x13
    42fa:	82 8b       	std	Z+18, r24	; 0x12

        }


        // Look for Next Task that Might Wakeup to interrupt current task
        if (nrk_task_TCB[task_ID].task_state == SUSPENDED )
    42fc:	d1 01       	movw	r26, r2
    42fe:	14 96       	adiw	r26, 0x04	; 4
    4300:	8c 91       	ld	r24, X
    4302:	14 97       	sbiw	r26, 0x04	; 4
    4304:	83 30       	cpi	r24, 0x03	; 3
    4306:	09 f0       	breq	.+2      	; 0x430a <_nrk_scheduler+0x294>
    4308:	76 c0       	rjmp	.+236    	; 0x43f6 <_nrk_scheduler+0x380>
        {
            // printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
    430a:	50 96       	adiw	r26, 0x10	; 16
    430c:	8d 91       	ld	r24, X+
    430e:	9c 91       	ld	r25, X
    4310:	51 97       	sbiw	r26, 0x11	; 17
    4312:	00 97       	sbiw	r24, 0x00	; 0
    4314:	09 f0       	breq	.+2      	; 0x4318 <_nrk_scheduler+0x2a2>
    4316:	66 c0       	rjmp	.+204    	; 0x43e4 <_nrk_scheduler+0x36e>
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    4318:	12 96       	adiw	r26, 0x02	; 2
    431a:	8c 91       	ld	r24, X
    431c:	12 97       	sbiw	r26, 0x02	; 2
    431e:	88 23       	and	r24, r24
    4320:	a9 f0       	breq	.+42     	; 0x434c <_nrk_scheduler+0x2d6>
    4322:	11 96       	adiw	r26, 0x01	; 1
    4324:	8c 91       	ld	r24, X
    4326:	11 97       	sbiw	r26, 0x01	; 1
    4328:	88 23       	and	r24, r24
    432a:	81 f0       	breq	.+32     	; 0x434c <_nrk_scheduler+0x2d6>
    432c:	d6 01       	movw	r26, r12
    432e:	c5 01       	movw	r24, r10
    4330:	00 90 52 05 	lds	r0, 0x0552
    4334:	04 c0       	rjmp	.+8      	; 0x433e <_nrk_scheduler+0x2c8>
    4336:	88 0f       	add	r24, r24
    4338:	99 1f       	adc	r25, r25
    433a:	aa 1f       	adc	r26, r26
    433c:	bb 1f       	adc	r27, r27
    433e:	0a 94       	dec	r0
    4340:	d2 f7       	brpl	.-12     	; 0x4336 <_nrk_scheduler+0x2c0>
    4342:	f1 01       	movw	r30, r2
    4344:	84 87       	std	Z+12, r24	; 0x0c
    4346:	95 87       	std	Z+13, r25	; 0x0d
    4348:	a6 87       	std	Z+14, r26	; 0x0e
    434a:	b7 87       	std	Z+15, r27	; 0x0f
                //if(nrk_task_TCB[task_ID].event_suspend==0) nrk_task_TCB[task_ID].active_signal_mask=0;
                nrk_task_TCB[task_ID].event_suspend=0;
    434c:	d1 01       	movw	r26, r2
    434e:	12 96       	adiw	r26, 0x02	; 2
    4350:	1c 92       	st	X, r1
    4352:	12 97       	sbiw	r26, 0x02	; 2
                nrk_task_TCB[task_ID].nw_flag=0;
    4354:	11 96       	adiw	r26, 0x01	; 1
    4356:	1c 92       	st	X, r1
    4358:	11 97       	sbiw	r26, 0x01	; 1
                nrk_task_TCB[task_ID].suspend_flag=0;
    435a:	1c 92       	st	X, r1
                if(nrk_task_TCB[task_ID].num_periods==1)
    435c:	5a 96       	adiw	r26, 0x1a	; 26
    435e:	4d 91       	ld	r20, X+
    4360:	5c 91       	ld	r21, X
    4362:	5b 97       	sbiw	r26, 0x1b	; 27
    4364:	56 96       	adiw	r26, 0x16	; 22
    4366:	8d 91       	ld	r24, X+
    4368:	9c 91       	ld	r25, X
    436a:	57 97       	sbiw	r26, 0x17	; 23
    436c:	58 96       	adiw	r26, 0x18	; 24
    436e:	6d 91       	ld	r22, X+
    4370:	7c 91       	ld	r23, X
    4372:	59 97       	sbiw	r26, 0x19	; 25
    4374:	41 30       	cpi	r20, 0x01	; 1
    4376:	51 05       	cpc	r21, r1
    4378:	d9 f4       	brne	.+54     	; 0x43b0 <_nrk_scheduler+0x33a>
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    437a:	55 96       	adiw	r26, 0x15	; 21
    437c:	7c 93       	st	X, r23
    437e:	6e 93       	st	-X, r22
    4380:	54 97       	sbiw	r26, 0x14	; 20
                    nrk_task_TCB[task_ID].task_state = READY;
    4382:	14 96       	adiw	r26, 0x04	; 4
    4384:	9c 92       	st	X, r9
    4386:	14 97       	sbiw	r26, 0x04	; 4
                    nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
    4388:	52 96       	adiw	r26, 0x12	; 18
    438a:	4d 91       	ld	r20, X+
    438c:	5c 91       	ld	r21, X
    438e:	53 97       	sbiw	r26, 0x13	; 19
    4390:	51 96       	adiw	r26, 0x11	; 17
    4392:	5c 93       	st	X, r21
    4394:	4e 93       	st	-X, r20
    4396:	50 97       	sbiw	r26, 0x10	; 16
                    // If there is no period set, don't wakeup periodically
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    4398:	00 97       	sbiw	r24, 0x00	; 0
    439a:	21 f4       	brne	.+8      	; 0x43a4 <_nrk_scheduler+0x32e>
    439c:	51 96       	adiw	r26, 0x11	; 17
    439e:	fc 92       	st	X, r15
    43a0:	ee 92       	st	-X, r14
    43a2:	50 97       	sbiw	r26, 0x10	; 16
                    nrk_add_to_readyQ(task_ID);
    43a4:	82 2f       	mov	r24, r18
    43a6:	29 83       	std	Y+1, r18	; 0x01
    43a8:	0e 94 07 1a 	call	0x340e	; 0x340e <nrk_add_to_readyQ>
    43ac:	29 81       	ldd	r18, Y+1	; 0x01
    43ae:	1a c0       	rjmp	.+52     	; 0x43e4 <_nrk_scheduler+0x36e>
                }
                else
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    43b0:	f1 01       	movw	r30, r2
    43b2:	75 8b       	std	Z+21, r23	; 0x15
    43b4:	64 8b       	std	Z+20, r22	; 0x14
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    43b6:	ba 01       	movw	r22, r20
    43b8:	61 50       	subi	r22, 0x01	; 1
    43ba:	70 40       	sbci	r23, 0x00	; 0
    43bc:	68 9f       	mul	r22, r24
    43be:	a0 01       	movw	r20, r0
    43c0:	69 9f       	mul	r22, r25
    43c2:	50 0d       	add	r21, r0
    43c4:	78 9f       	mul	r23, r24
    43c6:	50 0d       	add	r21, r0
    43c8:	11 24       	eor	r1, r1
    43ca:	51 8b       	std	Z+17, r21	; 0x11
    43cc:	40 8b       	std	Z+16, r20	; 0x10
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    43ce:	53 8b       	std	Z+19, r21	; 0x13
    43d0:	42 8b       	std	Z+18, r20	; 0x12
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    43d2:	00 97       	sbiw	r24, 0x00	; 0
    43d4:	11 f4       	brne	.+4      	; 0x43da <_nrk_scheduler+0x364>
    43d6:	f1 8a       	std	Z+17, r15	; 0x11
    43d8:	e0 8a       	std	Z+16, r14	; 0x10
                    nrk_task_TCB[task_ID].num_periods=1;
    43da:	d1 01       	movw	r26, r2
    43dc:	5b 96       	adiw	r26, 0x1b	; 27
    43de:	7c 92       	st	X, r7
    43e0:	6e 92       	st	-X, r6
    43e2:	5a 97       	sbiw	r26, 0x1a	; 26
                    //			printf( "np = %d\r\n",nrk_task_TCB[task_ID].next_wakeup);
                    //			nrk_task_TCB[task_ID].num_periods=1;
                }
            }

            if(nrk_task_TCB[task_ID].next_wakeup!=0 &&
    43e4:	f1 01       	movw	r30, r2
    43e6:	80 89       	ldd	r24, Z+16	; 0x10
    43e8:	91 89       	ldd	r25, Z+17	; 0x11
    43ea:	00 97       	sbiw	r24, 0x00	; 0
    43ec:	21 f0       	breq	.+8      	; 0x43f6 <_nrk_scheduler+0x380>
    43ee:	80 17       	cp	r24, r16
    43f0:	91 07       	cpc	r25, r17
    43f2:	08 f4       	brcc	.+2      	; 0x43f6 <_nrk_scheduler+0x380>
    43f4:	8c 01       	movw	r16, r24

    // Check I/O nrk_queues to add tasks with remaining cpu back...

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    43f6:	2f 5f       	subi	r18, 0xFF	; 255
    43f8:	81 e2       	ldi	r24, 0x21	; 33
    43fa:	90 e0       	ldi	r25, 0x00	; 0
    43fc:	28 0e       	add	r2, r24
    43fe:	39 1e       	adc	r3, r25
    4400:	25 30       	cpi	r18, 0x05	; 5
    4402:	09 f0       	breq	.+2      	; 0x4406 <_nrk_scheduler+0x390>
    4404:	2d cf       	rjmp	.-422    	; 0x4260 <_nrk_scheduler+0x1ea>


#ifdef NRK_STATS_TRACKER
    _nrk_stats_task_start(nrk_cur_task_TCB->task_ID);
#endif
    task_ID = nrk_get_high_ready_task_ID();
    4406:	0e 94 f6 19 	call	0x33ec	; 0x33ec <nrk_get_high_ready_task_ID>
    440a:	e8 2e       	mov	r14, r24
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    440c:	28 2f       	mov	r18, r24
    440e:	33 27       	eor	r19, r19
    4410:	27 fd       	sbrc	r18, 7
    4412:	30 95       	com	r19
    4414:	f9 01       	movw	r30, r18
    4416:	85 e0       	ldi	r24, 0x05	; 5
    4418:	ee 0f       	add	r30, r30
    441a:	ff 1f       	adc	r31, r31
    441c:	8a 95       	dec	r24
    441e:	e1 f7       	brne	.-8      	; 0x4418 <_nrk_scheduler+0x3a2>
    4420:	e2 0f       	add	r30, r18
    4422:	f3 1f       	adc	r31, r19
    4424:	e9 55       	subi	r30, 0x59	; 89
    4426:	fb 4f       	sbci	r31, 0xFB	; 251
    4428:	82 85       	ldd	r24, Z+10	; 0x0a
    442a:	80 93 64 05 	sts	0x0564, r24
    nrk_high_ready_TCB = &nrk_task_TCB[task_ID];
    442e:	f0 93 54 05 	sts	0x0554, r31
    4432:	e0 93 53 05 	sts	0x0553, r30
    // task_ID holds the highest priority READY task ID
    // So nrk_task_TCB[task_ID].cpu_remaining holds the READY task's end time

    // Now we pick the next wakeup (either the end of the current task, or the possible resume
    // of a suspended task)
    if(task_ID!=NRK_IDLE_TASK_ID)
    4436:	ee 20       	and	r14, r14
    4438:	b9 f0       	breq	.+46     	; 0x4468 <_nrk_scheduler+0x3f2>
    {
        // You are a non-Idle Task
        if(nrk_task_TCB[task_ID].cpu_reserve!=0 && nrk_task_TCB[task_ID].cpu_remaining<MAX_SCHED_WAKEUP_TIME)
    443a:	25 8d       	ldd	r18, Z+29	; 0x1d
    443c:	36 8d       	ldd	r19, Z+30	; 0x1e
    443e:	21 15       	cp	r18, r1
    4440:	31 05       	cpc	r19, r1
    4442:	51 f0       	breq	.+20     	; 0x4458 <_nrk_scheduler+0x3e2>
    4444:	21 8d       	ldd	r18, Z+25	; 0x19
    4446:	32 8d       	ldd	r19, Z+26	; 0x1a
    4448:	2a 3f       	cpi	r18, 0xFA	; 250
    444a:	31 05       	cpc	r19, r1
    444c:	28 f4       	brcc	.+10     	; 0x4458 <_nrk_scheduler+0x3e2>
        {
            if(next_wake>nrk_task_TCB[task_ID].cpu_remaining)
    444e:	20 17       	cp	r18, r16
    4450:	31 07       	cpc	r19, r17
    4452:	08 f4       	brcc	.+2      	; 0x4456 <_nrk_scheduler+0x3e0>
    4454:	4b c0       	rjmp	.+150    	; 0x44ec <_nrk_scheduler+0x476>
    4456:	0d c0       	rjmp	.+26     	; 0x4472 <_nrk_scheduler+0x3fc>
    4458:	98 01       	movw	r18, r16
    445a:	0b 3f       	cpi	r16, 0xFB	; 251
    445c:	11 05       	cpc	r17, r1
    445e:	08 f4       	brcc	.+2      	; 0x4462 <_nrk_scheduler+0x3ec>
    4460:	45 c0       	rjmp	.+138    	; 0x44ec <_nrk_scheduler+0x476>
    4462:	2a ef       	ldi	r18, 0xFA	; 250
    4464:	30 e0       	ldi	r19, 0x00	; 0
    4466:	42 c0       	rjmp	.+132    	; 0x44ec <_nrk_scheduler+0x476>
    }*/


    //  If we disable power down, we still need to wakeup before the overflow
#ifdef NRK_NO_POWER_DOWN
    if(next_wake>MAX_SCHED_WAKEUP_TIME)  next_wake=MAX_SCHED_WAKEUP_TIME;
    4468:	0b 3f       	cpi	r16, 0xFB	; 251
    446a:	11 05       	cpc	r17, r1
    446c:	10 f0       	brcs	.+4      	; 0x4472 <_nrk_scheduler+0x3fc>
    446e:	0a ef       	ldi	r16, 0xFA	; 250
    4470:	10 e0       	ldi	r17, 0x00	; 0
#endif
    //printf( "nw = %d %d %d\r\n",task_ID,_nrk_cpu_state,next_wake);
    nrk_cur_task_prio = nrk_high_ready_prio;
    4472:	80 93 55 05 	sts	0x0555, r24
    nrk_cur_task_TCB  = nrk_high_ready_TCB;
    4476:	f0 93 63 05 	sts	0x0563, r31
    447a:	e0 93 62 05 	sts	0x0562, r30
        nrk_kprintf( PSTR( "KERNEL TEST: BAD TCB!\r\n" ));
    }
#endif
    //printf( "n %u %u %u %u\r\n",task_ID, _nrk_prev_timer_val, next_wake,_nrk_os_timer_get());

    _nrk_prev_timer_val=next_wake;
    447e:	00 93 e5 03 	sts	0x03E5, r16


    if((_nrk_os_timer_get()+1)>=next_wake)  // just bigger then, or equal?
    4482:	0e 94 0f 23 	call	0x461e	; 0x461e <_nrk_os_timer_get>
    4486:	28 2f       	mov	r18, r24
    4488:	30 e0       	ldi	r19, 0x00	; 0
    448a:	2f 5f       	subi	r18, 0xFF	; 255
    448c:	3f 4f       	sbci	r19, 0xFF	; 255
    448e:	20 17       	cp	r18, r16
    4490:	31 07       	cpc	r19, r17
    4492:	40 f0       	brcs	.+16     	; 0x44a4 <_nrk_scheduler+0x42e>
        if(!(task_ID==NRK_IDLE_TASK_ID && _nrk_cpu_state==CPU_SLEEP))
            nrk_kernel_error_add(NRK_WAKEUP_MISSED,task_ID);
#endif
        // This is bad news, but keeps things running
        // +2 just in case we are on the edge of the last tick
        next_wake=_nrk_os_timer_get()+2;
    4494:	0e 94 0f 23 	call	0x461e	; 0x461e <_nrk_os_timer_get>
    4498:	08 2f       	mov	r16, r24
    449a:	10 e0       	ldi	r17, 0x00	; 0
    449c:	0e 5f       	subi	r16, 0xFE	; 254
    449e:	1f 4f       	sbci	r17, 0xFF	; 255
        _nrk_prev_timer_val=next_wake;
    44a0:	00 93 e5 03 	sts	0x03E5, r16
    }

    if(task_ID!=NRK_IDLE_TASK_ID) _nrk_cpu_state=CPU_ACTIVE;
    44a4:	ee 20       	and	r14, r14
    44a6:	11 f0       	breq	.+4      	; 0x44ac <_nrk_scheduler+0x436>
    44a8:	10 92 56 05 	sts	0x0556, r1

    _nrk_set_next_wakeup(next_wake);
    44ac:	80 2f       	mov	r24, r16
    44ae:	0e 94 0c 23 	call	0x4618	; 0x4618 <_nrk_set_next_wakeup>

#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    // Bound Context Swap to 100us
    nrk_high_speed_timer_wait(start_time_stamp,CONTEXT_SWAP_TIME_BOUND);
    44b2:	c2 01       	movw	r24, r4
    44b4:	6e ee       	ldi	r22, 0xEE	; 238
    44b6:	72 e0       	ldi	r23, 0x02	; 2
    44b8:	0e 94 9b 22 	call	0x4536	; 0x4536 <nrk_high_speed_timer_wait>
#endif
    nrk_stack_pointer_restore();
    44bc:	0e 94 d0 24 	call	0x49a0	; 0x49a0 <nrk_stack_pointer_restore>
    //nrk_int_enable();
    nrk_start_high_ready_task();
    44c0:	0e 94 33 30 	call	0x6066	; 0x6066 <nrk_start_high_ready_task>

}
    44c4:	0f 90       	pop	r0
    44c6:	cf 91       	pop	r28
    44c8:	df 91       	pop	r29
    44ca:	1f 91       	pop	r17
    44cc:	0f 91       	pop	r16
    44ce:	ff 90       	pop	r15
    44d0:	ef 90       	pop	r14
    44d2:	df 90       	pop	r13
    44d4:	cf 90       	pop	r12
    44d6:	bf 90       	pop	r11
    44d8:	af 90       	pop	r10
    44da:	9f 90       	pop	r9
    44dc:	8f 90       	pop	r8
    44de:	7f 90       	pop	r7
    44e0:	6f 90       	pop	r6
    44e2:	5f 90       	pop	r5
    44e4:	4f 90       	pop	r4
    44e6:	3f 90       	pop	r3
    44e8:	2f 90       	pop	r2
    44ea:	08 95       	ret

    // Check I/O nrk_queues to add tasks with remaining cpu back...

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    44ec:	89 01       	movw	r16, r18
    44ee:	c1 cf       	rjmp	.-126    	; 0x4472 <_nrk_scheduler+0x3fc>

000044f0 <nrk_spin_wait_us>:
	...
        NOP();
        NOP();
        NOP();
        NOP();
    }
    while (--timeout);
    44f8:	01 97       	sbiw	r24, 0x01	; 1
    44fa:	d1 f7       	brne	.-12     	; 0x44f0 <nrk_spin_wait_us>

}
    44fc:	08 95       	ret

000044fe <_nrk_high_speed_timer_stop>:
    _nrk_time_trigger=0;
}

void _nrk_high_speed_timer_stop()
{
    TCCR1B=0;  // no clock
    44fe:	1e bc       	out	0x2e, r1	; 46
}
    4500:	08 95       	ret

00004502 <_nrk_high_speed_timer_start>:

void _nrk_high_speed_timer_start()
{
    TCCR1B=BM(CS10);  // clk I/O no prescaler
    4502:	81 e0       	ldi	r24, 0x01	; 1
    4504:	8e bd       	out	0x2e, r24	; 46
}
    4506:	08 95       	ret

00004508 <_nrk_high_speed_timer_reset>:


void _nrk_high_speed_timer_reset()
{
    //nrk_int_disable();
    SFIOR |= BM(PSR321);              // reset prescaler
    4508:	80 b5       	in	r24, 0x20	; 32
    450a:	81 60       	ori	r24, 0x01	; 1
    450c:	80 bd       	out	0x20, r24	; 32
    TCNT1=0;
    450e:	1d bc       	out	0x2d, r1	; 45
    4510:	1c bc       	out	0x2c, r1	; 44
    //nrk_int_enable();
}
    4512:	08 95       	ret

00004514 <_nrk_high_speed_timer_get>:
    do {}
    while(_nrk_high_speed_timer_get()<ticks);
}

inline uint16_t _nrk_high_speed_timer_get()
{
    4514:	df 93       	push	r29
    4516:	cf 93       	push	r28
    4518:	00 d0       	rcall	.+0      	; 0x451a <_nrk_high_speed_timer_get+0x6>
    451a:	cd b7       	in	r28, 0x3d	; 61
    451c:	de b7       	in	r29, 0x3e	; 62
    volatile uint16_t tmp;
    //nrk_int_disable();
    tmp=TCNT1;
    451e:	8c b5       	in	r24, 0x2c	; 44
    4520:	9d b5       	in	r25, 0x2d	; 45
    4522:	9a 83       	std	Y+2, r25	; 0x02
    4524:	89 83       	std	Y+1, r24	; 0x01
    //nrk_int_enable();
    return tmp;
    4526:	29 81       	ldd	r18, Y+1	; 0x01
    4528:	3a 81       	ldd	r19, Y+2	; 0x02
}
    452a:	c9 01       	movw	r24, r18
    452c:	0f 90       	pop	r0
    452e:	0f 90       	pop	r0
    4530:	cf 91       	pop	r28
    4532:	df 91       	pop	r29
    4534:	08 95       	ret

00004536 <nrk_high_speed_timer_wait>:
  This function blocks for n ticks of the high speed timer after the
  start number of ticks.  It will handle the overflow that can occur.
  Do not use this for delays longer than 8ms!
*/
void nrk_high_speed_timer_wait( uint16_t start, uint16_t ticks )
{
    4536:	ef 92       	push	r14
    4538:	ff 92       	push	r15
    453a:	0f 93       	push	r16
    453c:	1f 93       	push	r17
    453e:	cf 93       	push	r28
    4540:	df 93       	push	r29
    4542:	ec 01       	movw	r28, r24
    uint32_t tmp;
    if(start>65400) start=0;
    4544:	8f ef       	ldi	r24, 0xFF	; 255
    4546:	c9 37       	cpi	r28, 0x79	; 121
    4548:	d8 07       	cpc	r29, r24
    454a:	10 f0       	brcs	.+4      	; 0x4550 <nrk_high_speed_timer_wait+0x1a>
    454c:	c0 e0       	ldi	r28, 0x00	; 0
    454e:	d0 e0       	ldi	r29, 0x00	; 0
    tmp=(uint32_t)start+(uint32_t)ticks;
    4550:	7e 01       	movw	r14, r28
    4552:	00 e0       	ldi	r16, 0x00	; 0
    4554:	10 e0       	ldi	r17, 0x00	; 0
    4556:	80 e0       	ldi	r24, 0x00	; 0
    4558:	90 e0       	ldi	r25, 0x00	; 0
    455a:	e6 0e       	add	r14, r22
    455c:	f7 1e       	adc	r15, r23
    455e:	08 1f       	adc	r16, r24
    4560:	19 1f       	adc	r17, r25
    if(tmp>65536)
    4562:	91 e0       	ldi	r25, 0x01	; 1
    4564:	e9 16       	cp	r14, r25
    4566:	90 e0       	ldi	r25, 0x00	; 0
    4568:	f9 06       	cpc	r15, r25
    456a:	91 e0       	ldi	r25, 0x01	; 1
    456c:	09 07       	cpc	r16, r25
    456e:	90 e0       	ldi	r25, 0x00	; 0
    4570:	19 07       	cpc	r17, r25
    4572:	68 f0       	brcs	.+26     	; 0x458e <nrk_high_speed_timer_wait+0x58>
    {
        tmp-=65536;
    4574:	80 e0       	ldi	r24, 0x00	; 0
    4576:	90 e0       	ldi	r25, 0x00	; 0
    4578:	af ef       	ldi	r26, 0xFF	; 255
    457a:	bf ef       	ldi	r27, 0xFF	; 255
    457c:	e8 0e       	add	r14, r24
    457e:	f9 1e       	adc	r15, r25
    4580:	0a 1f       	adc	r16, r26
    4582:	1b 1f       	adc	r17, r27
        do {}
        while(_nrk_high_speed_timer_get()>start);
    4584:	0e 94 8a 22 	call	0x4514	; 0x4514 <_nrk_high_speed_timer_get>
    4588:	c8 17       	cp	r28, r24
    458a:	d9 07       	cpc	r29, r25
    458c:	d8 f3       	brcs	.-10     	; 0x4584 <nrk_high_speed_timer_wait+0x4e>
    }

    ticks=tmp;
    do {}
    while(_nrk_high_speed_timer_get()<ticks);
    458e:	0e 94 8a 22 	call	0x4514	; 0x4514 <_nrk_high_speed_timer_get>
    4592:	8e 15       	cp	r24, r14
    4594:	9f 05       	cpc	r25, r15
    4596:	d8 f3       	brcs	.-10     	; 0x458e <nrk_high_speed_timer_wait+0x58>
}
    4598:	df 91       	pop	r29
    459a:	cf 91       	pop	r28
    459c:	1f 91       	pop	r17
    459e:	0f 91       	pop	r16
    45a0:	ff 90       	pop	r15
    45a2:	ef 90       	pop	r14
    45a4:	08 95       	ret

000045a6 <_nrk_os_timer_set>:
    return tmp;
}

void _nrk_os_timer_set(uint8_t v)
{
    TCNT0=v;
    45a6:	82 bf       	out	0x32, r24	; 50
}
    45a8:	08 95       	ret

000045aa <_nrk_os_timer_stop>:


void _nrk_os_timer_stop()
{
    TCCR0 = 0;  // stop clock
    45aa:	13 be       	out	0x33, r1	; 51
    TIMSK &=  ~BM(OCIE0) ;
    45ac:	87 b7       	in	r24, 0x37	; 55
    45ae:	8d 7f       	andi	r24, 0xFD	; 253
    45b0:	87 bf       	out	0x37, r24	; 55
    TIMSK &=  ~BM(TOIE0) ;
    45b2:	87 b7       	in	r24, 0x37	; 55
    45b4:	8e 7f       	andi	r24, 0xFE	; 254
    45b6:	87 bf       	out	0x37, r24	; 55
    //ASSR = 0;
}
    45b8:	08 95       	ret

000045ba <_nrk_os_timer_start>:
//must also include timer3
void _nrk_os_timer_start()
{
    TCCR0 = BM(WGM01) | BM(CS01) | BM(CS00); // set divider to 32
    45ba:	8b e0       	ldi	r24, 0x0B	; 11
    45bc:	83 bf       	out	0x33, r24	; 51
    TIMSK =  TIMSK| BM(OCIE0) | BM(TOIE0) ;//| BM(TICIE1);    // Enable interrupt
    45be:	87 b7       	in	r24, 0x37	; 55
    45c0:	83 60       	ori	r24, 0x03	; 3
    45c2:	87 bf       	out	0x37, r24	; 55
}
    45c4:	08 95       	ret

000045c6 <_nrk_os_timer_reset>:

inline void _nrk_os_timer_reset()
{

    SFIOR |= BM(PSR0);              // reset prescaler
    45c6:	80 b5       	in	r24, 0x20	; 32
    45c8:	82 60       	ori	r24, 0x02	; 2
    45ca:	80 bd       	out	0x20, r24	; 32
    TCNT0 = 0;                  // reset counter
    45cc:	12 be       	out	0x32, r1	; 50
    _nrk_time_trigger=0;
    45ce:	10 92 ba 02 	sts	0x02BA, r1
    _nrk_prev_timer_val=0;
    45d2:	10 92 e5 03 	sts	0x03E5, r1
}
    45d6:	08 95       	ret

000045d8 <_nrk_setup_timer>:
}


void _nrk_setup_timer()
{
    _nrk_prev_timer_val=254;
    45d8:	8e ef       	ldi	r24, 0xFE	; 254
    45da:	80 93 e5 03 	sts	0x03E5, r24

// Timer 0 Setup as Asynchronous timer running from 32Khz Clock
    ASSR = BM(AS0);
    45de:	98 e0       	ldi	r25, 0x08	; 8
    45e0:	90 bf       	out	0x30, r25	; 48
    OCR0 = _nrk_prev_timer_val;
    45e2:	81 bf       	out	0x31, r24	; 49
    TIFR =   BM(OCF0) | BM(TOV0);       // Clear interrupt flag
    45e4:	83 e0       	ldi	r24, 0x03	; 3
    45e6:	86 bf       	out	0x36, r24	; 54
    // TOP = OCR0, OCR0 update immediate, Overflow is set on MAX (255), Prescaler 32, Clear timer on compare match
    TCCR0 = BM(WGM01) | BM(CS01) | BM(CS00);
    45e8:	8b e0       	ldi	r24, 0x0B	; 11
    45ea:	83 bf       	out	0x33, r24	; 51
    SFIOR |= TSM;              // reset prescaler
    45ec:	80 b5       	in	r24, 0x20	; 32
    45ee:	87 60       	ori	r24, 0x07	; 7
    45f0:	80 bd       	out	0x20, r24	; 32
    // reset prescaler
//    SFIOR |= TSM;

// Timer 1 High Precision Timer
// No interrupt, prescaler 1, Normal Operation
    TCCR1A=0;
    45f2:	1f bc       	out	0x2f, r1	; 47
    TCCR1B=BM(CS10);  // clk I/O no prescale
    45f4:	81 e0       	ldi	r24, 0x01	; 1
    45f6:	8e bd       	out	0x2e, r24	; 46
    TCNT1=0;  // 16 bit
    45f8:	1d bc       	out	0x2d, r1	; 45
    45fa:	1c bc       	out	0x2c, r1	; 44
    SFIOR |= BM(PSR321);              // reset prescaler
    45fc:	80 b5       	in	r24, 0x20	; 32
    45fe:	81 60       	ori	r24, 0x01	; 1
    4600:	80 bd       	out	0x20, r24	; 32

    _nrk_os_timer_reset();
    4602:	0e 94 e3 22 	call	0x45c6	; 0x45c6 <_nrk_os_timer_reset>
    _nrk_os_timer_start();
    4606:	0e 94 dd 22 	call	0x45ba	; 0x45ba <_nrk_os_timer_start>
    _nrk_time_trigger=0;
    460a:	10 92 ba 02 	sts	0x02BA, r1
}
    460e:	08 95       	ret

00004610 <_nrk_precision_os_timer_reset>:
}

void _nrk_precision_os_timer_reset()
{
//   _nrk_os_timer_reset();
}
    4610:	08 95       	ret

00004612 <_nrk_get_next_wakeup>:


uint8_t _nrk_get_next_wakeup()
{
    return OCR0+1;      // pdiener: what's this +1 ?
    4612:	81 b7       	in	r24, 0x31	; 49
}
    4614:	8f 5f       	subi	r24, 0xFF	; 255
    4616:	08 95       	ret

00004618 <_nrk_set_next_wakeup>:

void _nrk_set_next_wakeup(uint8_t nw)
{
    OCR0 = nw-1;        // pdiener: what's this -1 ?
    4618:	81 50       	subi	r24, 0x01	; 1
    461a:	81 bf       	out	0x31, r24	; 49
}
    461c:	08 95       	ret

0000461e <_nrk_os_timer_get>:



inline uint8_t _nrk_os_timer_get()
{
    return TCNT0;
    461e:	82 b7       	in	r24, 0x32	; 50
}
    4620:	08 95       	ret

00004622 <__vector_default>:

//-------------------------------------------------------------------------------------------------------
//  Default ISR
//-------------------------------------------------------------------------------------------------------
SIGNAL(__vector_default)
{
    4622:	1f 92       	push	r1
    4624:	0f 92       	push	r0
    4626:	0f b6       	in	r0, 0x3f	; 63
    4628:	0f 92       	push	r0
    462a:	0b b6       	in	r0, 0x3b	; 59
    462c:	0f 92       	push	r0
    462e:	11 24       	eor	r1, r1
    4630:	2f 93       	push	r18
    4632:	3f 93       	push	r19
    4634:	4f 93       	push	r20
    4636:	5f 93       	push	r21
    4638:	6f 93       	push	r22
    463a:	7f 93       	push	r23
    463c:	8f 93       	push	r24
    463e:	9f 93       	push	r25
    4640:	af 93       	push	r26
    4642:	bf 93       	push	r27
    4644:	ef 93       	push	r30
    4646:	ff 93       	push	r31
    nrk_kernel_error_add(NRK_SEG_FAULT,0);
    4648:	8a e0       	ldi	r24, 0x0A	; 10
    464a:	60 e0       	ldi	r22, 0x00	; 0
    464c:	0e 94 96 15 	call	0x2b2c	; 0x2b2c <nrk_kernel_error_add>
}
    4650:	ff 91       	pop	r31
    4652:	ef 91       	pop	r30
    4654:	bf 91       	pop	r27
    4656:	af 91       	pop	r26
    4658:	9f 91       	pop	r25
    465a:	8f 91       	pop	r24
    465c:	7f 91       	pop	r23
    465e:	6f 91       	pop	r22
    4660:	5f 91       	pop	r21
    4662:	4f 91       	pop	r20
    4664:	3f 91       	pop	r19
    4666:	2f 91       	pop	r18
    4668:	0f 90       	pop	r0
    466a:	0b be       	out	0x3b, r0	; 59
    466c:	0f 90       	pop	r0
    466e:	0f be       	out	0x3f, r0	; 63
    4670:	0f 90       	pop	r0
    4672:	1f 90       	pop	r1
    4674:	18 95       	reti

00004676 <__vector_15>:
// This is the SUSPEND for the OS timer Tick
// pdiener: All registers are saved and control is transfered from a task to the kernel
void SIG_OUTPUT_COMPARE0( void ) __attribute__ ( ( signal,naked ));
void SIG_OUTPUT_COMPARE0(void)
{
    asm volatile (
    4676:	0f 92       	push	r0
    4678:	0f b6       	in	r0, 0x3f	; 63
    467a:	0f 92       	push	r0
    467c:	1f 92       	push	r1
    467e:	2f 92       	push	r2
    4680:	3f 92       	push	r3
    4682:	4f 92       	push	r4
    4684:	5f 92       	push	r5
    4686:	6f 92       	push	r6
    4688:	7f 92       	push	r7
    468a:	8f 92       	push	r8
    468c:	9f 92       	push	r9
    468e:	af 92       	push	r10
    4690:	bf 92       	push	r11
    4692:	cf 92       	push	r12
    4694:	df 92       	push	r13
    4696:	ef 92       	push	r14
    4698:	ff 92       	push	r15
    469a:	0f 93       	push	r16
    469c:	1f 93       	push	r17
    469e:	2f 93       	push	r18
    46a0:	3f 93       	push	r19
    46a2:	4f 93       	push	r20
    46a4:	5f 93       	push	r21
    46a6:	6f 93       	push	r22
    46a8:	7f 93       	push	r23
    46aa:	8f 93       	push	r24
    46ac:	9f 93       	push	r25
    46ae:	af 93       	push	r26
    46b0:	bf 93       	push	r27
    46b2:	cf 93       	push	r28
    46b4:	df 93       	push	r29
    46b6:	ef 93       	push	r30
    46b8:	ff 93       	push	r31
    46ba:	a0 91 62 05 	lds	r26, 0x0562
    46be:	b0 91 63 05 	lds	r27, 0x0563
    46c2:	0d b6       	in	r0, 0x3d	; 61
    46c4:	0d 92       	st	X+, r0
    46c6:	0e b6       	in	r0, 0x3e	; 62
    46c8:	0d 92       	st	X+, r0
    46ca:	1f 92       	push	r1
    46cc:	a0 91 e2 03 	lds	r26, 0x03E2
    46d0:	b0 91 e3 03 	lds	r27, 0x03E3
    46d4:	1e 90       	ld	r1, -X
    46d6:	be bf       	out	0x3e, r27	; 62
    46d8:	ad bf       	out	0x3d, r26	; 61
    46da:	08 95       	ret

000046dc <nrk_timer_int_stop>:
*/


int8_t nrk_timer_int_stop(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    46dc:	88 23       	and	r24, r24
    46de:	19 f4       	brne	.+6      	; 0x46e6 <nrk_timer_int_stop+0xa>
    {
        TIMSK &= ~(BM(OCIE2));
    46e0:	87 b7       	in	r24, 0x37	; 55
    46e2:	8f 77       	andi	r24, 0x7F	; 127
    46e4:	87 bf       	out	0x37, r24	; 55
    }
    return NRK_ERROR;
}
    46e6:	8f ef       	ldi	r24, 0xFF	; 255
    46e8:	08 95       	ret

000046ea <nrk_timer_int_reset>:

int8_t nrk_timer_int_reset(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    46ea:	88 23       	and	r24, r24
    46ec:	19 f4       	brne	.+6      	; 0x46f4 <nrk_timer_int_reset+0xa>
    {
        TCNT2=0;
    46ee:	14 bc       	out	0x24, r1	; 36
        return NRK_OK;
    46f0:	81 e0       	ldi	r24, 0x01	; 1
    46f2:	08 95       	ret
    }
    return NRK_ERROR;
    46f4:	8f ef       	ldi	r24, 0xFF	; 255
}
    46f6:	08 95       	ret

000046f8 <nrk_timer_int_read>:

uint16_t nrk_timer_int_read(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    46f8:	88 23       	and	r24, r24
    46fa:	19 f4       	brne	.+6      	; 0x4702 <nrk_timer_int_read+0xa>
    {
        return TCNT2;
    46fc:	24 b5       	in	r18, 0x24	; 36
    46fe:	30 e0       	ldi	r19, 0x00	; 0
    4700:	02 c0       	rjmp	.+4      	; 0x4706 <nrk_timer_int_read+0xe>
    }
    return 0;
    4702:	20 e0       	ldi	r18, 0x00	; 0
    4704:	30 e0       	ldi	r19, 0x00	; 0

}
    4706:	c9 01       	movw	r24, r18
    4708:	08 95       	ret

0000470a <nrk_timer_int_start>:

int8_t  nrk_timer_int_start(uint8_t timer)
{
    if(timer==NRK_APP_TIMER_0)
    470a:	88 23       	and	r24, r24
    470c:	29 f4       	brne	.+10     	; 0x4718 <nrk_timer_int_start+0xe>
    {
        TIMSK |= BM(OCIE2);
    470e:	87 b7       	in	r24, 0x37	; 55
    4710:	80 68       	ori	r24, 0x80	; 128
    4712:	87 bf       	out	0x37, r24	; 55
        return NRK_OK;
    4714:	81 e0       	ldi	r24, 0x01	; 1
    4716:	08 95       	ret
    }
    return NRK_ERROR;
    4718:	8f ef       	ldi	r24, 0xFF	; 255
}
    471a:	08 95       	ret

0000471c <nrk_timer_int_configure>:

int8_t  nrk_timer_int_configure(uint8_t timer, uint16_t prescaler, uint16_t compare_value, void *callback_func)
{
    if(timer==NRK_APP_TIMER_0)
    471c:	88 23       	and	r24, r24
    471e:	59 f5       	brne	.+86     	; 0x4776 <nrk_timer_int_configure+0x5a>
    {
        if(prescaler>0 && prescaler<6 ) app_timer0_prescale=prescaler;
    4720:	cb 01       	movw	r24, r22
    4722:	01 97       	sbiw	r24, 0x01	; 1
    4724:	85 30       	cpi	r24, 0x05	; 5
    4726:	91 05       	cpc	r25, r1
    4728:	10 f4       	brcc	.+4      	; 0x472e <nrk_timer_int_configure+0x12>
    472a:	60 93 e4 03 	sts	0x03E4, r22
        TCCR2 = BM(WGM32);  // Automatic restart on compare, count up
    472e:	88 e0       	ldi	r24, 0x08	; 8
    4730:	85 bd       	out	0x25, r24	; 37
        OCR2 = (compare_value & 0xFF );
    4732:	43 bd       	out	0x23, r20	; 35
        app_timer0_callback=callback_func;
    4734:	30 93 b8 02 	sts	0x02B8, r19
    4738:	20 93 b7 02 	sts	0x02B7, r18
        if(app_timer0_prescale==1) TCCR2 |= BM(CS30);
    473c:	80 91 e4 03 	lds	r24, 0x03E4
    4740:	81 30       	cpi	r24, 0x01	; 1
    4742:	19 f4       	brne	.+6      	; 0x474a <nrk_timer_int_configure+0x2e>
    4744:	85 b5       	in	r24, 0x25	; 37
    4746:	81 60       	ori	r24, 0x01	; 1
    4748:	09 c0       	rjmp	.+18     	; 0x475c <nrk_timer_int_configure+0x40>
        // Divide by 1
        else if(app_timer0_prescale==2) TCCR2 |= BM(CS31);
    474a:	82 30       	cpi	r24, 0x02	; 2
    474c:	19 f4       	brne	.+6      	; 0x4754 <nrk_timer_int_configure+0x38>
    474e:	85 b5       	in	r24, 0x25	; 37
    4750:	82 60       	ori	r24, 0x02	; 2
    4752:	04 c0       	rjmp	.+8      	; 0x475c <nrk_timer_int_configure+0x40>
        // Divide by 8
        else if(app_timer0_prescale==3) TCCR2 |= BM(CS31) | BM(CS30);
    4754:	83 30       	cpi	r24, 0x03	; 3
    4756:	29 f4       	brne	.+10     	; 0x4762 <nrk_timer_int_configure+0x46>
    4758:	85 b5       	in	r24, 0x25	; 37
    475a:	83 60       	ori	r24, 0x03	; 3
    475c:	85 bd       	out	0x25, r24	; 37
        // Divide by 64
        else if(app_timer0_prescale==4) TCCR2 |= BM(CS32) ;
        // Divide by 256
        else if(app_timer0_prescale==5) TCCR2 |= BM(CS32) | BM(CS30);
        // Divide by 1024
        return NRK_OK;
    475e:	81 e0       	ldi	r24, 0x01	; 1
    4760:	08 95       	ret
        // Divide by 1
        else if(app_timer0_prescale==2) TCCR2 |= BM(CS31);
        // Divide by 8
        else if(app_timer0_prescale==3) TCCR2 |= BM(CS31) | BM(CS30);
        // Divide by 64
        else if(app_timer0_prescale==4) TCCR2 |= BM(CS32) ;
    4762:	84 30       	cpi	r24, 0x04	; 4
    4764:	19 f4       	brne	.+6      	; 0x476c <nrk_timer_int_configure+0x50>
    4766:	85 b5       	in	r24, 0x25	; 37
    4768:	84 60       	ori	r24, 0x04	; 4
    476a:	f8 cf       	rjmp	.-16     	; 0x475c <nrk_timer_int_configure+0x40>
        // Divide by 256
        else if(app_timer0_prescale==5) TCCR2 |= BM(CS32) | BM(CS30);
    476c:	85 30       	cpi	r24, 0x05	; 5
    476e:	29 f4       	brne	.+10     	; 0x477a <nrk_timer_int_configure+0x5e>
    4770:	85 b5       	in	r24, 0x25	; 37
    4772:	85 60       	ori	r24, 0x05	; 5
    4774:	f3 cf       	rjmp	.-26     	; 0x475c <nrk_timer_int_configure+0x40>
        // Divide by 1024
        return NRK_OK;
    }

    return NRK_ERROR;
    4776:	8f ef       	ldi	r24, 0xFF	; 255
    4778:	08 95       	ret
        // Divide by 64
        else if(app_timer0_prescale==4) TCCR2 |= BM(CS32) ;
        // Divide by 256
        else if(app_timer0_prescale==5) TCCR2 |= BM(CS32) | BM(CS30);
        // Divide by 1024
        return NRK_OK;
    477a:	81 e0       	ldi	r24, 0x01	; 1
    }

    return NRK_ERROR;
}
    477c:	08 95       	ret

0000477e <__vector_9>:


SIGNAL(TIMER2_COMP_vect)
{
    477e:	1f 92       	push	r1
    4780:	0f 92       	push	r0
    4782:	0f b6       	in	r0, 0x3f	; 63
    4784:	0f 92       	push	r0
    4786:	0b b6       	in	r0, 0x3b	; 59
    4788:	0f 92       	push	r0
    478a:	11 24       	eor	r1, r1
    478c:	2f 93       	push	r18
    478e:	3f 93       	push	r19
    4790:	4f 93       	push	r20
    4792:	5f 93       	push	r21
    4794:	6f 93       	push	r22
    4796:	7f 93       	push	r23
    4798:	8f 93       	push	r24
    479a:	9f 93       	push	r25
    479c:	af 93       	push	r26
    479e:	bf 93       	push	r27
    47a0:	ef 93       	push	r30
    47a2:	ff 93       	push	r31
    if(app_timer0_callback!=NULL) app_timer0_callback();
    47a4:	e0 91 b7 02 	lds	r30, 0x02B7
    47a8:	f0 91 b8 02 	lds	r31, 0x02B8
    47ac:	30 97       	sbiw	r30, 0x00	; 0
    47ae:	11 f0       	breq	.+4      	; 0x47b4 <__vector_9+0x36>
    47b0:	09 95       	icall
    47b2:	04 c0       	rjmp	.+8      	; 0x47bc <__vector_9+0x3e>
    else
        nrk_kernel_error_add(NRK_SEG_FAULT,0);
    47b4:	8a e0       	ldi	r24, 0x0A	; 10
    47b6:	60 e0       	ldi	r22, 0x00	; 0
    47b8:	0e 94 96 15 	call	0x2b2c	; 0x2b2c <nrk_kernel_error_add>
    return;
}
    47bc:	ff 91       	pop	r31
    47be:	ef 91       	pop	r30
    47c0:	bf 91       	pop	r27
    47c2:	af 91       	pop	r26
    47c4:	9f 91       	pop	r25
    47c6:	8f 91       	pop	r24
    47c8:	7f 91       	pop	r23
    47ca:	6f 91       	pop	r22
    47cc:	5f 91       	pop	r21
    47ce:	4f 91       	pop	r20
    47d0:	3f 91       	pop	r19
    47d2:	2f 91       	pop	r18
    47d4:	0f 90       	pop	r0
    47d6:	0b be       	out	0x3b, r0	; 59
    47d8:	0f 90       	pop	r0
    47da:	0f be       	out	0x3f, r0	; 63
    47dc:	0f 90       	pop	r0
    47de:	1f 90       	pop	r1
    47e0:	18 95       	reti

000047e2 <_nrk_startup_error>:
// Use the timer settings that are normally 0 on reset to detect
// if the OS has reboot by accident


// Check Watchdog timer
if( (MCUSR & (1<<WDRF)) != 0 )
    47e2:	04 b6       	in	r0, 0x34	; 52
    47e4:	03 fc       	sbrc	r0, 3
    47e6:	02 c0       	rjmp	.+4      	; 0x47ec <_nrk_startup_error+0xa>
#include <nrk_status.h>

uint8_t _nrk_startup_error()
{
uint8_t error;
error=0;
    47e8:	80 e0       	ldi	r24, 0x00	; 0
    47ea:	01 c0       	rjmp	.+2      	; 0x47ee <_nrk_startup_error+0xc>

// Check Watchdog timer
if( (MCUSR & (1<<WDRF)) != 0 )
	{
	// don't clear wdt
	error|=0x10;
    47ec:	80 e1       	ldi	r24, 0x10	; 16
	}


// Check Brown Out 
if( (MCUSR & (1<<BORF)) != 0 )
    47ee:	04 b6       	in	r0, 0x34	; 52
    47f0:	02 fe       	sbrs	r0, 2
    47f2:	06 c0       	rjmp	.+12     	; 0x4800 <_nrk_startup_error+0x1e>
	{
	MCUSR &= ~(1<<BORF);	
    47f4:	94 b7       	in	r25, 0x34	; 52
    47f6:	9b 7f       	andi	r25, 0xFB	; 251
    47f8:	94 bf       	out	0x34, r25	; 52
	// Only add brownout if it isn't the first bootup
	if( (MCUSR & (1<<PORF)) == 0 )
    47fa:	04 b6       	in	r0, 0x34	; 52
    47fc:	00 fe       	sbrs	r0, 0
		error|=0x04;
    47fe:	84 60       	ori	r24, 0x04	; 4
	}

// Check External Reset 
if( (MCUSR & (1<<EXTRF)) != 0 )
    4800:	04 b6       	in	r0, 0x34	; 52
    4802:	01 fe       	sbrs	r0, 1
    4804:	05 c0       	rjmp	.+10     	; 0x4810 <_nrk_startup_error+0x2e>
	{
	MCUSR &= ~(1<<EXTRF);	
    4806:	94 b7       	in	r25, 0x34	; 52
    4808:	9d 7f       	andi	r25, 0xFD	; 253
    480a:	94 bf       	out	0x34, r25	; 52
	error|=0x02;
    480c:	82 60       	ori	r24, 0x02	; 2
    480e:	08 95       	ret
	}

// If any of the above errors went off, then the next errors will
// incorrectly be set!  So make sure to bail early!
if(error!=0) return error;
    4810:	88 23       	and	r24, r24
    4812:	59 f4       	brne	.+22     	; 0x482a <_nrk_startup_error+0x48>

// Check if normal power up state is set and then clear it
if( (MCUSR & (1<<PORF)) != 0 )
    4814:	04 b6       	in	r0, 0x34	; 52
    4816:	00 fe       	sbrs	r0, 0
    4818:	04 c0       	rjmp	.+8      	; 0x4822 <_nrk_startup_error+0x40>
	{
	MCUSR &= ~(1<<PORF);
    481a:	94 b7       	in	r25, 0x34	; 52
    481c:	9e 7f       	andi	r25, 0xFE	; 254
    481e:	94 bf       	out	0x34, r25	; 52
    4820:	01 c0       	rjmp	.+2      	; 0x4824 <_nrk_startup_error+0x42>
	}
	else {
	error|=0x01;
    4822:	81 e0       	ldi	r24, 0x01	; 1
	}

// check uart state 
if((volatile uint8_t)TCCR0!=0) error|=0x01;
    4824:	93 b7       	in	r25, 0x33	; 51
    4826:	91 11       	cpse	r25, r1
    4828:	81 60       	ori	r24, 0x01	; 1

return error;
}
    482a:	08 95       	ret

0000482c <nrk_ext_int_enable>:

int8_t  nrk_ext_int_enable(uint8_t pin )
{
//if(pin==NRK_EXT_INT_0) { EIMSK |= 1; return NRK_OK; }
return NRK_ERROR;
}
    482c:	8f ef       	ldi	r24, 0xFF	; 255
    482e:	08 95       	ret

00004830 <nrk_ext_int_disable>:

int8_t  nrk_ext_int_disable(uint8_t pin )
{
//if(pin==NRK_EXT_INT_0) { EIMSK &= ~1; return NRK_OK; }
return NRK_ERROR;
}
    4830:	8f ef       	ldi	r24, 0xFF	; 255
    4832:	08 95       	ret

00004834 <nrk_ext_int_configure>:
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC01) | BM(ISC00);
	return NRK_OK;
	}
*/
return NRK_ERROR;
}
    4834:	8f ef       	ldi	r24, 0xFF	; 255
    4836:	08 95       	ret

00004838 <__vector_1>:



SIGNAL(INT0_vect) {
    4838:	1f 92       	push	r1
    483a:	0f 92       	push	r0
    483c:	0f b6       	in	r0, 0x3f	; 63
    483e:	0f 92       	push	r0
    4840:	0b b6       	in	r0, 0x3b	; 59
    4842:	0f 92       	push	r0
    4844:	11 24       	eor	r1, r1
    4846:	2f 93       	push	r18
    4848:	3f 93       	push	r19
    484a:	4f 93       	push	r20
    484c:	5f 93       	push	r21
    484e:	6f 93       	push	r22
    4850:	7f 93       	push	r23
    4852:	8f 93       	push	r24
    4854:	9f 93       	push	r25
    4856:	af 93       	push	r26
    4858:	bf 93       	push	r27
    485a:	ef 93       	push	r30
    485c:	ff 93       	push	r31
//	if(ext_int0_callback!=NULL) ext_int0_callback();
//	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    485e:	8a e0       	ldi	r24, 0x0A	; 10
    4860:	60 e0       	ldi	r22, 0x00	; 0
    4862:	0e 94 96 15 	call	0x2b2c	; 0x2b2c <nrk_kernel_error_add>
	return;  	
}
    4866:	ff 91       	pop	r31
    4868:	ef 91       	pop	r30
    486a:	bf 91       	pop	r27
    486c:	af 91       	pop	r26
    486e:	9f 91       	pop	r25
    4870:	8f 91       	pop	r24
    4872:	7f 91       	pop	r23
    4874:	6f 91       	pop	r22
    4876:	5f 91       	pop	r21
    4878:	4f 91       	pop	r20
    487a:	3f 91       	pop	r19
    487c:	2f 91       	pop	r18
    487e:	0f 90       	pop	r0
    4880:	0b be       	out	0x3b, r0	; 59
    4882:	0f 90       	pop	r0
    4884:	0f be       	out	0x3f, r0	; 63
    4886:	0f 90       	pop	r0
    4888:	1f 90       	pop	r1
    488a:	18 95       	reti

0000488c <nrk_watchdog_disable>:
#include <avr/wdt.h>
#include <nrk.h>

void nrk_watchdog_disable()
{
    nrk_int_disable();
    488c:	0e 94 c2 11 	call	0x2384	; 0x2384 <nrk_int_disable>
    return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
    wdt_reset();
    4890:	a8 95       	wdr

void nrk_watchdog_disable()
{
    nrk_int_disable();
    nrk_watchdog_reset();
    MCUSR &= ~(1<<WDRF);
    4892:	84 b7       	in	r24, 0x34	; 52
    4894:	87 7f       	andi	r24, 0xF7	; 247
    4896:	84 bf       	out	0x34, r24	; 52
    WDTCR |= (1<<WDCE) | (1<<WDE);
    4898:	81 b5       	in	r24, 0x21	; 33
    489a:	88 61       	ori	r24, 0x18	; 24
    489c:	81 bd       	out	0x21, r24	; 33
    WDTCR = 0;
    489e:	11 bc       	out	0x21, r1	; 33
    nrk_int_enable();
    48a0:	0e 94 c4 11 	call	0x2388	; 0x2388 <nrk_int_enable>
}
    48a4:	08 95       	ret

000048a6 <nrk_watchdog_enable>:

void nrk_watchdog_enable()
{
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
    nrk_int_disable();
    48a6:	0e 94 c2 11 	call	0x2384	; 0x2384 <nrk_int_disable>
    MCUSR &= ~(1<<WDRF);
    48aa:	84 b7       	in	r24, 0x34	; 52
    48ac:	87 7f       	andi	r24, 0xF7	; 247
    48ae:	84 bf       	out	0x34, r24	; 52
    return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
    wdt_reset();
    48b0:	a8 95       	wdr
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
    nrk_int_disable();
    MCUSR &= ~(1<<WDRF);
    nrk_watchdog_reset();
    WDTCR |= (1<<WDCE) | (1<<WDE);
    48b2:	81 b5       	in	r24, 0x21	; 33
    48b4:	88 61       	ori	r24, 0x18	; 24
    48b6:	81 bd       	out	0x21, r24	; 33
    WDTCR = (1<<WDE) | (1<<WDP2) | (1<<WDP1) | (1<<WDP0);
    48b8:	8f e0       	ldi	r24, 0x0F	; 15
    48ba:	81 bd       	out	0x21, r24	; 33
    nrk_int_enable();
    48bc:	0e 94 c4 11 	call	0x2388	; 0x2388 <nrk_int_enable>

}
    48c0:	08 95       	ret

000048c2 <nrk_watchdog_check>:

int8_t nrk_watchdog_check()
{

    if((MCUSR & (1<<WDRF))==0) return NRK_OK;
    48c2:	04 b6       	in	r0, 0x34	; 52
    48c4:	03 fc       	sbrc	r0, 3
    48c6:	02 c0       	rjmp	.+4      	; 0x48cc <nrk_watchdog_check+0xa>
    48c8:	81 e0       	ldi	r24, 0x01	; 1
    48ca:	08 95       	ret
    return NRK_ERROR;
    48cc:	8f ef       	ldi	r24, 0xFF	; 255
}
    48ce:	08 95       	ret

000048d0 <nrk_watchdog_reset>:

inline void nrk_watchdog_reset()
{
    wdt_reset();
    48d0:	a8 95       	wdr

}
    48d2:	08 95       	ret

000048d4 <nrk_battery_save>:
    nrk_led_clr(2);
    nrk_led_clr(3);
    SET_VREG_INACTIVE();
    nrk_sleep();
#endif
}
    48d4:	08 95       	ret

000048d6 <nrk_task_set_entry_function>:

void nrk_task_set_entry_function( nrk_task_type *task, void *func )
{
    task->task=func;
    48d6:	fc 01       	movw	r30, r24
    48d8:	76 83       	std	Z+6, r23	; 0x06
    48da:	65 83       	std	Z+5, r22	; 0x05
}
    48dc:	08 95       	ret

000048de <nrk_sleep>:

void nrk_sleep()
{
// pdiener: Powersave stops main oscillator!
// This is in general no good idea if a fast wake up response time is needed
    set_sleep_mode (SLEEP_MODE_PWR_SAVE);
    48de:	85 b7       	in	r24, 0x35	; 53
    48e0:	83 7e       	andi	r24, 0xE3	; 227
    48e2:	88 61       	ori	r24, 0x18	; 24
    48e4:	85 bf       	out	0x35, r24	; 53
    sleep_mode ();
    48e6:	85 b7       	in	r24, 0x35	; 53
    48e8:	80 62       	ori	r24, 0x20	; 32
    48ea:	85 bf       	out	0x35, r24	; 53
    48ec:	88 95       	sleep
    48ee:	85 b7       	in	r24, 0x35	; 53
    48f0:	8f 7d       	andi	r24, 0xDF	; 223
    48f2:	85 bf       	out	0x35, r24	; 53

}
    48f4:	08 95       	ret

000048f6 <nrk_idle>:

void nrk_idle()
{
// pdiener: This stops the CPU core clock and flash clock while peripheral clock is kept running
// Main and aux oscillator keep running
    set_sleep_mode( SLEEP_MODE_IDLE);
    48f6:	85 b7       	in	r24, 0x35	; 53
    48f8:	83 7e       	andi	r24, 0xE3	; 227
    48fa:	85 bf       	out	0x35, r24	; 53
    sleep_mode ();
    48fc:	85 b7       	in	r24, 0x35	; 53
    48fe:	80 62       	ori	r24, 0x20	; 32
    4900:	85 bf       	out	0x35, r24	; 53
    4902:	88 95       	sleep
    4904:	85 b7       	in	r24, 0x35	; 53
    4906:	8f 7d       	andi	r24, 0xDF	; 223
    4908:	85 bf       	out	0x35, r24	; 53

}
    490a:	08 95       	ret

0000490c <nrk_task_stk_init>:
    uint16_t *stk ;  // 2 bytes
    uint8_t *stkc; // 1 byte

    stk    = (unsigned int *)pbos;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    *stkc = STK_CANARY_VAL;  // Flag for Stack Overflow
    490c:	25 e5       	ldi	r18, 0x55	; 85
    490e:	fa 01       	movw	r30, r20
    4910:	20 83       	st	Z, r18
    stk    = (unsigned int *)ptos;          /* Load stack pointer */
    4912:	fb 01       	movw	r30, r22
     *(--stk) = 0x4748;   // G H
     *(--stk) = 0x4546;   // E F
     *(--stk) = 0x4344;   // C D
     *(--stk) = 0x4142;   // A B
    */
    --stk;
    4914:	32 97       	sbiw	r30, 0x02	; 2
    stkc = (unsigned char*)stk;
    *stkc++ = (unsigned char)((unsigned int)(task)/ 256);
    4916:	90 83       	st	Z, r25
    *stkc = (unsigned char)((unsigned int)(task)%256);
    4918:	81 83       	std	Z+1, r24	; 0x01

    *(--stk) = 0;
    491a:	12 92       	st	-Z, r1
    491c:	12 92       	st	-Z, r1
    *(--stk) = 0;
    491e:	12 92       	st	-Z, r1
    4920:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4922:	12 92       	st	-Z, r1
    4924:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4926:	12 92       	st	-Z, r1
    4928:	12 92       	st	-Z, r1
    *(--stk) = 0;
    492a:	12 92       	st	-Z, r1
    492c:	12 92       	st	-Z, r1
    *(--stk) = 0;
    492e:	12 92       	st	-Z, r1
    4930:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4932:	12 92       	st	-Z, r1
    4934:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4936:	12 92       	st	-Z, r1
    4938:	12 92       	st	-Z, r1

    *(--stk) = 0;
    493a:	12 92       	st	-Z, r1
    493c:	12 92       	st	-Z, r1
    *(--stk) = 0;
    493e:	12 92       	st	-Z, r1
    4940:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4942:	12 92       	st	-Z, r1
    4944:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4946:	12 92       	st	-Z, r1
    4948:	12 92       	st	-Z, r1
    *(--stk) = 0;
    494a:	12 92       	st	-Z, r1
    494c:	12 92       	st	-Z, r1
    *(--stk) = 0;
    494e:	12 92       	st	-Z, r1
    4950:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4952:	12 92       	st	-Z, r1
    4954:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4956:	12 92       	st	-Z, r1
    4958:	12 92       	st	-Z, r1
    *(--stk) = 0;
    495a:	12 92       	st	-Z, r1
    495c:	12 92       	st	-Z, r1


    return ((void *)stk);
}
    495e:	cf 01       	movw	r24, r30
    4960:	08 95       	ret

00004962 <nrk_task_set_stk>:

void nrk_task_set_stk( nrk_task_type *task, NRK_STK stk_base[], uint16_t stk_size )
{
    4962:	ef 92       	push	r14
    4964:	ff 92       	push	r15
    4966:	0f 93       	push	r16
    4968:	1f 93       	push	r17
    496a:	cf 93       	push	r28
    496c:	df 93       	push	r29
    496e:	ec 01       	movw	r28, r24
    4970:	8b 01       	movw	r16, r22
    4972:	7a 01       	movw	r14, r20

    if(stk_size<32) nrk_error_add(NRK_STACK_TOO_SMALL);
    4974:	40 32       	cpi	r20, 0x20	; 32
    4976:	51 05       	cpc	r21, r1
    4978:	18 f4       	brcc	.+6      	; 0x4980 <nrk_task_set_stk+0x1e>
    497a:	81 e1       	ldi	r24, 0x11	; 17
    497c:	0e 94 d7 15 	call	0x2bae	; 0x2bae <nrk_error_add>
    task->Ptos = (void *) &stk_base[stk_size-1];
    4980:	08 94       	sec
    4982:	e1 08       	sbc	r14, r1
    4984:	f1 08       	sbc	r15, r1
    4986:	e0 0e       	add	r14, r16
    4988:	f1 1e       	adc	r15, r17
    498a:	fa 82       	std	Y+2, r15	; 0x02
    498c:	e9 82       	std	Y+1, r14	; 0x01
    task->Pbos = (void *) &stk_base[0];
    498e:	1c 83       	std	Y+4, r17	; 0x04
    4990:	0b 83       	std	Y+3, r16	; 0x03

}
    4992:	df 91       	pop	r29
    4994:	cf 91       	pop	r28
    4996:	1f 91       	pop	r17
    4998:	0f 91       	pop	r16
    499a:	ff 90       	pop	r15
    499c:	ef 90       	pop	r14
    499e:	08 95       	ret

000049a0 <nrk_stack_pointer_restore>:
#ifdef KERNEL_STK_ARRAY
    stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
#else
    stkc = (unsigned char*) NRK_KERNEL_STK_TOP;
#endif
    *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    49a0:	83 eb       	ldi	r24, 0xB3	; 179
    49a2:	93 e1       	ldi	r25, 0x13	; 19
    49a4:	90 93 fe 10 	sts	0x10FE, r25
    *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    49a8:	80 93 ff 10 	sts	0x10FF, r24
}
    49ac:	08 95       	ret

000049ae <nrk_stack_pointer_init>:
    stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
    nrk_kernel_stk[0]=STK_CANARY_VAL;
    nrk_kernel_stk_ptr = &nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
#else
    stkc = (unsigned char *)NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE;
    *stkc = STK_CANARY_VAL;
    49ae:	85 e5       	ldi	r24, 0x55	; 85
    49b0:	80 93 7e 10 	sts	0x107E, r24
    stkc = (unsigned char *)NRK_KERNEL_STK_TOP;
    nrk_kernel_stk_ptr = (unsigned char *)NRK_KERNEL_STK_TOP;
    49b4:	ee ef       	ldi	r30, 0xFE	; 254
    49b6:	f0 e1       	ldi	r31, 0x10	; 16
    49b8:	f0 93 e3 03 	sts	0x03E3, r31
    49bc:	e0 93 e2 03 	sts	0x03E2, r30
#endif
    *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    49c0:	83 eb       	ldi	r24, 0xB3	; 179
    49c2:	93 e1       	ldi	r25, 0x13	; 19
    49c4:	90 83       	st	Z, r25
    *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    49c6:	80 93 ff 10 	sts	0x10FF, r24

}
    49ca:	08 95       	ret

000049cc <nrk_target_start>:

/* start the target running */
void nrk_target_start(void)
{

    _nrk_setup_timer();
    49cc:	0e 94 ec 22 	call	0x45d8	; 0x45d8 <_nrk_setup_timer>
    nrk_int_enable();
    49d0:	0e 94 c4 11 	call	0x2388	; 0x2388 <nrk_int_enable>

}
    49d4:	08 95       	ret

000049d6 <ad5242_init>:


// Initialize the interface
void ad5242_init()
{
	i2c_init();
    49d6:	0e 94 41 25 	call	0x4a82	; 0x4a82 <i2c_init>
}
    49da:	08 95       	ret

000049dc <ad5242_set>:

// hwAddress is defined by the Pin settings [AD1 AD0]
// channel is 1 or 2
// value is the resistor divider value
void ad5242_set(unsigned char hwAddress, unsigned char channel, unsigned char value)
{
    49dc:	1f 93       	push	r17
    49de:	df 93       	push	r29
    49e0:	cf 93       	push	r28
    49e2:	0f 92       	push	r0
    49e4:	cd b7       	in	r28, 0x3d	; 61
    49e6:	de b7       	in	r29, 0x3e	; 62
    49e8:	14 2f       	mov	r17, r20
	unsigned char address = 0b0101100 | (hwAddress & 0b11);
    49ea:	83 70       	andi	r24, 0x03	; 3
	
	i2c_controlByte_TX(address);
    49ec:	8c 62       	ori	r24, 0x2C	; 44
    49ee:	69 83       	std	Y+1, r22	; 0x01
    49f0:	0e 94 ac 25 	call	0x4b58	; 0x4b58 <i2c_controlByte_TX>
	
	// Instruction byte
	if (channel == 1)
    49f4:	69 81       	ldd	r22, Y+1	; 0x01
    49f6:	61 30       	cpi	r22, 0x01	; 1
    49f8:	11 f4       	brne	.+4      	; 0x49fe <ad5242_set+0x22>
		i2c_send(0x00);		// Channel A (1)
    49fa:	80 e0       	ldi	r24, 0x00	; 0
    49fc:	01 c0       	rjmp	.+2      	; 0x4a00 <ad5242_set+0x24>
	else
		i2c_send(0x80);		// Channel B (2)
    49fe:	80 e8       	ldi	r24, 0x80	; 128
    4a00:	0e 94 74 25 	call	0x4ae8	; 0x4ae8 <i2c_send>
		
	// Resistor divider value
	i2c_send(value);
    4a04:	81 2f       	mov	r24, r17
    4a06:	0e 94 74 25 	call	0x4ae8	; 0x4ae8 <i2c_send>
		
	i2c_stop();
    4a0a:	0e 94 68 25 	call	0x4ad0	; 0x4ad0 <i2c_stop>
}
    4a0e:	0f 90       	pop	r0
    4a10:	cf 91       	pop	r28
    4a12:	df 91       	pop	r29
    4a14:	1f 91       	pop	r17
    4a16:	08 95       	ret

00004a18 <adc_init>:
#include <util/delay.h>



void adc_init()
{
    4a18:	df 93       	push	r29
    4a1a:	cf 93       	push	r28
    4a1c:	00 d0       	rcall	.+0      	; 0x4a1e <adc_init+0x6>
    4a1e:	cd b7       	in	r28, 0x3d	; 61
    4a20:	de b7       	in	r29, 0x3e	; 62
  volatile unsigned int dummy;

  ADMUX = (0 << REFS1) | (1 << REFS0);      						// Vcc is reference
    4a22:	80 e4       	ldi	r24, 0x40	; 64
    4a24:	87 b9       	out	0x07, r24	; 7
  ADCSRA = (1 << ADPS2) | (1 << ADPS1) | (0 << ADPS0);       // Prescaler = 64
    4a26:	86 e0       	ldi	r24, 0x06	; 6
    4a28:	86 b9       	out	0x06, r24	; 6
  ADCSRA |= (1 << ADEN);                								// ADC on
    4a2a:	37 9a       	sbi	0x06, 7	; 6

	// One dummy read after init
  ADCSRA |= (1<<ADSC);
    4a2c:	36 9a       	sbi	0x06, 6	; 6
  while (ADCSRA & (1<<ADSC));
    4a2e:	36 99       	sbic	0x06, 6	; 6
    4a30:	fe cf       	rjmp	.-4      	; 0x4a2e <adc_init+0x16>
  dummy = ADCW;
    4a32:	84 b1       	in	r24, 0x04	; 4
    4a34:	95 b1       	in	r25, 0x05	; 5
    4a36:	9a 83       	std	Y+2, r25	; 0x02
    4a38:	89 83       	std	Y+1, r24	; 0x01
}
    4a3a:	0f 90       	pop	r0
    4a3c:	0f 90       	pop	r0
    4a3e:	cf 91       	pop	r28
    4a40:	df 91       	pop	r29
    4a42:	08 95       	ret

00004a44 <adc_Powersave>:


// If ADC should be used after a powersave period, call init again before starting a conversion
void adc_Powersave()
{
	ADCSRA &= ~(1 << ADEN);
    4a44:	37 98       	cbi	0x06, 7	; 6
}
    4a46:	08 95       	ret

00004a48 <adc_GetChannel>:



unsigned int adc_GetChannel(unsigned char ch)
{
  ADMUX = (ADMUX & 0b11100000) | (ch & 0b00011111);	// Select channel
    4a48:	97 b1       	in	r25, 0x07	; 7
    4a4a:	8f 71       	andi	r24, 0x1F	; 31
    4a4c:	90 7e       	andi	r25, 0xE0	; 224
    4a4e:	89 2b       	or	r24, r25
    4a50:	87 b9       	out	0x07, r24	; 7
  ADCSRA |= (1 << ADSC);										// Start a single conversion
    4a52:	36 9a       	sbi	0x06, 6	; 6
  while (ADCSRA & (1 << ADSC));  							// wait until conversion result is available
    4a54:	36 99       	sbic	0x06, 6	; 6
    4a56:	fe cf       	rjmp	.-4      	; 0x4a54 <adc_GetChannel+0xc>
  return ADCW;
    4a58:	24 b1       	in	r18, 0x04	; 4
    4a5a:	35 b1       	in	r19, 0x05	; 5
}
    4a5c:	c9 01       	movw	r24, r18
    4a5e:	08 95       	ret

00004a60 <adc_GetBatteryVoltage>:
float adc_GetBatteryVoltage()
{
// adc channel 30 is connected to the internal 1.23 V reference
	unsigned int adValue;

	adValue = adc_GetChannel(30);
    4a60:	8e e1       	ldi	r24, 0x1E	; 30
    4a62:	0e 94 24 25 	call	0x4a48	; 0x4a48 <adc_GetChannel>

	return (1.23 * 1024.0 / (float)adValue);
    4a66:	bc 01       	movw	r22, r24
    4a68:	80 e0       	ldi	r24, 0x00	; 0
    4a6a:	90 e0       	ldi	r25, 0x00	; 0
    4a6c:	0e 94 5c 3b 	call	0x76b8	; 0x76b8 <__floatunsisf>
    4a70:	9b 01       	movw	r18, r22
    4a72:	ac 01       	movw	r20, r24
    4a74:	64 ea       	ldi	r22, 0xA4	; 164
    4a76:	70 e7       	ldi	r23, 0x70	; 112
    4a78:	8d e9       	ldi	r24, 0x9D	; 157
    4a7a:	94 e4       	ldi	r25, 0x44	; 68
    4a7c:	0e 94 c8 3a 	call	0x7590	; 0x7590 <__divsf3>
}
    4a80:	08 95       	ret

00004a82 <i2c_init>:

// inits to ~300 kHz bus frequency
void i2c_init()
{
	// Set up clock prescaler
	TWSR |= (0 << TWPS1) | (0 << TWPS0);	// Prescaler = 1
    4a82:	e1 e7       	ldi	r30, 0x71	; 113
    4a84:	f0 e0       	ldi	r31, 0x00	; 0
    4a86:	80 81       	ld	r24, Z
    4a88:	80 83       	st	Z, r24
	// Set up clock divider
	TWBR = 1;
    4a8a:	81 e0       	ldi	r24, 0x01	; 1
    4a8c:	80 93 70 00 	sts	0x0070, r24
	// Set up module
	TWCR = (1 << TWEN);	// I2C on, no interrupts
    4a90:	84 e0       	ldi	r24, 0x04	; 4
    4a92:	80 93 74 00 	sts	0x0074, r24
}
    4a96:	08 95       	ret

00004a98 <i2c_waitForInterruptFlag>:



void i2c_waitForInterruptFlag()
{
	while (! (TWCR & (1 << TWINT)));
    4a98:	80 91 74 00 	lds	r24, 0x0074
    4a9c:	87 ff       	sbrs	r24, 7
    4a9e:	fc cf       	rjmp	.-8      	; 0x4a98 <i2c_waitForInterruptFlag>
}
    4aa0:	08 95       	ret

00004aa2 <i2c_actionStart>:



void i2c_actionStart()
{
	TWCR |= (1 << TWINT);		// clearing the interrupt flag will start the next action
    4aa2:	e4 e7       	ldi	r30, 0x74	; 116
    4aa4:	f0 e0       	ldi	r31, 0x00	; 0
    4aa6:	80 81       	ld	r24, Z
    4aa8:	80 68       	ori	r24, 0x80	; 128
    4aaa:	80 83       	st	Z, r24
}
    4aac:	08 95       	ret

00004aae <i2c_start>:



void i2c_start()
{
    4aae:	cf 93       	push	r28
    4ab0:	df 93       	push	r29
	TWCR |= (1 << TWSTA);			// Set start condition flag
    4ab2:	c4 e7       	ldi	r28, 0x74	; 116
    4ab4:	d0 e0       	ldi	r29, 0x00	; 0
    4ab6:	88 81       	ld	r24, Y
    4ab8:	80 62       	ori	r24, 0x20	; 32
    4aba:	88 83       	st	Y, r24
	i2c_actionStart();				// Send START
    4abc:	0e 94 51 25 	call	0x4aa2	; 0x4aa2 <i2c_actionStart>
	i2c_waitForInterruptFlag();	// Wait until START is sent
    4ac0:	0e 94 4c 25 	call	0x4a98	; 0x4a98 <i2c_waitForInterruptFlag>
	TWCR &= ~(1 << TWSTA);			// Clear start condition flag
    4ac4:	88 81       	ld	r24, Y
    4ac6:	8f 7d       	andi	r24, 0xDF	; 223
    4ac8:	88 83       	st	Y, r24
}
    4aca:	df 91       	pop	r29
    4acc:	cf 91       	pop	r28
    4ace:	08 95       	ret

00004ad0 <i2c_stop>:



void i2c_stop()
{
	TWCR |= (1 << TWSTO);			// Set stop condition flag - this will be cleared automatically
    4ad0:	80 91 74 00 	lds	r24, 0x0074
    4ad4:	80 61       	ori	r24, 0x10	; 16
    4ad6:	80 93 74 00 	sts	0x0074, r24
	i2c_actionStart();				// Send STOP
    4ada:	0e 94 51 25 	call	0x4aa2	; 0x4aa2 <i2c_actionStart>
	while (TWCR & (1 << TWSTO));	// Wait until STOP is sent
    4ade:	80 91 74 00 	lds	r24, 0x0074
    4ae2:	84 fd       	sbrc	r24, 4
    4ae4:	fc cf       	rjmp	.-8      	; 0x4ade <i2c_stop+0xe>
}
    4ae6:	08 95       	ret

00004ae8 <i2c_send>:


// Returns 0 if ACK has been received, else 1
unsigned char i2c_send(unsigned char data)
{
	TWDR = data;
    4ae8:	80 93 73 00 	sts	0x0073, r24
	i2c_actionStart();
    4aec:	0e 94 51 25 	call	0x4aa2	; 0x4aa2 <i2c_actionStart>
	i2c_waitForInterruptFlag();
    4af0:	0e 94 4c 25 	call	0x4a98	; 0x4a98 <i2c_waitForInterruptFlag>
	if ((TWSR & 0xF8) == TW_MT_DATA_ACK) return 0;			// Data byte ACK
    4af4:	80 91 71 00 	lds	r24, 0x0071
    4af8:	88 7f       	andi	r24, 0xF8	; 248
    4afa:	88 32       	cpi	r24, 0x28	; 40
    4afc:	41 f0       	breq	.+16     	; 0x4b0e <i2c_send+0x26>
	else if ((TWSR & 0xF8) == TW_MT_SLA_ACK) return 0;	// Address byte ACK
    4afe:	90 91 71 00 	lds	r25, 0x0071
    4b02:	98 7f       	andi	r25, 0xF8	; 248
unsigned char i2c_send(unsigned char data)
{
	TWDR = data;
	i2c_actionStart();
	i2c_waitForInterruptFlag();
	if ((TWSR & 0xF8) == TW_MT_DATA_ACK) return 0;			// Data byte ACK
    4b04:	81 e0       	ldi	r24, 0x01	; 1
    4b06:	98 31       	cpi	r25, 0x18	; 24
    4b08:	19 f4       	brne	.+6      	; 0x4b10 <i2c_send+0x28>
    4b0a:	80 e0       	ldi	r24, 0x00	; 0
    4b0c:	08 95       	ret
    4b0e:	80 e0       	ldi	r24, 0x00	; 0
	else if ((TWSR & 0xF8) == TW_MT_SLA_ACK) return 0;	// Address byte ACK
	else return 1;
}
    4b10:	08 95       	ret

00004b12 <i2c_receive>:


// if ack == 0, no-ACK will be sent
unsigned char i2c_receive(unsigned int ack)
{
	if (ack) TWCR |= (1 << TWEA);	// ACK
    4b12:	00 97       	sbiw	r24, 0x00	; 0
    4b14:	21 f0       	breq	.+8      	; 0x4b1e <i2c_receive+0xc>
    4b16:	80 91 74 00 	lds	r24, 0x0074
    4b1a:	80 64       	ori	r24, 0x40	; 64
    4b1c:	03 c0       	rjmp	.+6      	; 0x4b24 <i2c_receive+0x12>
	else 		TWCR &= ~(1 << TWEA);	// no ACK
    4b1e:	80 91 74 00 	lds	r24, 0x0074
    4b22:	8f 7b       	andi	r24, 0xBF	; 191
    4b24:	80 93 74 00 	sts	0x0074, r24
	i2c_actionStart();					// Start receiving
    4b28:	0e 94 51 25 	call	0x4aa2	; 0x4aa2 <i2c_actionStart>
	i2c_waitForInterruptFlag();		// Wait until byte is received
    4b2c:	0e 94 4c 25 	call	0x4a98	; 0x4a98 <i2c_waitForInterruptFlag>
	return TWDR;
    4b30:	80 91 73 00 	lds	r24, 0x0073
}
    4b34:	08 95       	ret

00004b36 <i2c_controlByte_RX>:



// This initiates an rx transfer with START + SLA + R
void i2c_controlByte_RX(unsigned char address)
{
    4b36:	df 93       	push	r29
    4b38:	cf 93       	push	r28
    4b3a:	0f 92       	push	r0
    4b3c:	cd b7       	in	r28, 0x3d	; 61
    4b3e:	de b7       	in	r29, 0x3e	; 62
	i2c_start();
    4b40:	89 83       	std	Y+1, r24	; 0x01
    4b42:	0e 94 57 25 	call	0x4aae	; 0x4aae <i2c_start>
	i2c_send((address << 1) | 0x01);
    4b46:	89 81       	ldd	r24, Y+1	; 0x01
    4b48:	88 0f       	add	r24, r24
    4b4a:	81 60       	ori	r24, 0x01	; 1
    4b4c:	0e 94 74 25 	call	0x4ae8	; 0x4ae8 <i2c_send>
}
    4b50:	0f 90       	pop	r0
    4b52:	cf 91       	pop	r28
    4b54:	df 91       	pop	r29
    4b56:	08 95       	ret

00004b58 <i2c_controlByte_TX>:



// This initiates an tx transfer with START + SLA
void i2c_controlByte_TX(unsigned char address)
{
    4b58:	df 93       	push	r29
    4b5a:	cf 93       	push	r28
    4b5c:	0f 92       	push	r0
    4b5e:	cd b7       	in	r28, 0x3d	; 61
    4b60:	de b7       	in	r29, 0x3e	; 62
	i2c_start();
    4b62:	89 83       	std	Y+1, r24	; 0x01
    4b64:	0e 94 57 25 	call	0x4aae	; 0x4aae <i2c_start>
	i2c_send(address << 1);
    4b68:	89 81       	ldd	r24, Y+1	; 0x01
    4b6a:	88 0f       	add	r24, r24
    4b6c:	0e 94 74 25 	call	0x4ae8	; 0x4ae8 <i2c_send>
}
    4b70:	0f 90       	pop	r0
    4b72:	cf 91       	pop	r28
    4b74:	df 91       	pop	r29
    4b76:	08 95       	ret

00004b78 <mda100_init>:


// Do not forget to init everything before using it
void mda100_init()
{
	adc_init();
    4b78:	0e 94 0c 25 	call	0x4a18	; 0x4a18 <adc_init>
	mda100_initDone = 1;
    4b7c:	81 e0       	ldi	r24, 0x01	; 1
    4b7e:	80 93 a8 02 	sts	0x02A8, r24
}
    4b82:	08 95       	ret

00004b84 <mda100_Powersave>:



void mda100_Powersave()
{
	CheckIfInitDone();
    4b84:	80 91 a8 02 	lds	r24, 0x02A8
    4b88:	88 23       	and	r24, r24
    4b8a:	11 f4       	brne	.+4      	; 0x4b90 <mda100_Powersave+0xc>
    4b8c:	0e 94 bc 25 	call	0x4b78	; 0x4b78 <mda100_init>
	adc_Powersave();
    4b90:	0e 94 22 25 	call	0x4a44	; 0x4a44 <adc_Powersave>
}
    4b94:	08 95       	ret

00004b96 <mda100_LightSensor_Power>:


// Power control via int1 (PE5)
// This must be tristate if not in use, otherwise temperature sensor will be incorrect
void mda100_LightSensor_Power(T_Power powerstatus)
{
    4b96:	df 93       	push	r29
    4b98:	cf 93       	push	r28
    4b9a:	0f 92       	push	r0
    4b9c:	cd b7       	in	r28, 0x3d	; 61
    4b9e:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    4ba0:	90 91 a8 02 	lds	r25, 0x02A8
    4ba4:	99 23       	and	r25, r25
    4ba6:	21 f4       	brne	.+8      	; 0x4bb0 <mda100_LightSensor_Power+0x1a>
    4ba8:	89 83       	std	Y+1, r24	; 0x01
    4baa:	0e 94 bc 25 	call	0x4b78	; 0x4b78 <mda100_init>
    4bae:	89 81       	ldd	r24, Y+1	; 0x01
	// Switch off temperature sensor power first; Only one of these may be active at a time
	PORTC &= ~(1 << 0);
    4bb0:	a8 98       	cbi	0x15, 0	; 21
    DDRC  &= ~(1 << 0);
    4bb2:	a0 98       	cbi	0x14, 0	; 20

	if (powerstatus == POWER_ON)
    4bb4:	81 30       	cpi	r24, 0x01	; 1
    4bb6:	19 f4       	brne	.+6      	; 0x4bbe <mda100_LightSensor_Power+0x28>
	{
		PORTE |= (1 << 5);
    4bb8:	1d 9a       	sbi	0x03, 5	; 3
		DDRE  |= (1 << 5);
    4bba:	15 9a       	sbi	0x02, 5	; 2
    4bbc:	02 c0       	rjmp	.+4      	; 0x4bc2 <mda100_LightSensor_Power+0x2c>
	}
	else
	{
		PORTE &= ~(1 << 5);
    4bbe:	1d 98       	cbi	0x03, 5	; 3
		DDRE  &= ~(1 << 5);
    4bc0:	15 98       	cbi	0x02, 5	; 2
	}
}
    4bc2:	0f 90       	pop	r0
    4bc4:	cf 91       	pop	r28
    4bc6:	df 91       	pop	r29
    4bc8:	08 95       	ret

00004bca <mda100_TemperatureSensor_Power>:


// Power control via PW0
// This must be tristate if not in use, otherwise light sensor will be incorrect
void mda100_TemperatureSensor_Power(T_Power powerstatus)
{
    4bca:	df 93       	push	r29
    4bcc:	cf 93       	push	r28
    4bce:	0f 92       	push	r0
    4bd0:	cd b7       	in	r28, 0x3d	; 61
    4bd2:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    4bd4:	90 91 a8 02 	lds	r25, 0x02A8
    4bd8:	99 23       	and	r25, r25
    4bda:	21 f4       	brne	.+8      	; 0x4be4 <mda100_TemperatureSensor_Power+0x1a>
    4bdc:	89 83       	std	Y+1, r24	; 0x01
    4bde:	0e 94 bc 25 	call	0x4b78	; 0x4b78 <mda100_init>
    4be2:	89 81       	ldd	r24, Y+1	; 0x01
	// Switch off light sensor power first; Only one of these may be active at a time
    PORTE &= ~(1 << 5);
    4be4:	1d 98       	cbi	0x03, 5	; 3
    DDRE  &= ~(1 << 5);
    4be6:	15 98       	cbi	0x02, 5	; 2

	if (powerstatus == POWER_ON)
    4be8:	81 30       	cpi	r24, 0x01	; 1
    4bea:	19 f4       	brne	.+6      	; 0x4bf2 <mda100_TemperatureSensor_Power+0x28>
	{
		PORTC |= (1 << 0);
    4bec:	a8 9a       	sbi	0x15, 0	; 21
		DDRC  |= (1 << 0);
    4bee:	a0 9a       	sbi	0x14, 0	; 20
    4bf0:	02 c0       	rjmp	.+4      	; 0x4bf6 <mda100_TemperatureSensor_Power+0x2c>
	}
	else
	{
		PORTC &= ~(1 << 0);
    4bf2:	a8 98       	cbi	0x15, 0	; 21
		DDRC  &= ~(1 << 0);
    4bf4:	a0 98       	cbi	0x14, 0	; 20
	}
}
    4bf6:	0f 90       	pop	r0
    4bf8:	cf 91       	pop	r28
    4bfa:	df 91       	pop	r29
    4bfc:	08 95       	ret

00004bfe <mda100_LightSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mda100_LightSensor_GetCounts()
{
	CheckIfInitDone();
    4bfe:	80 91 a8 02 	lds	r24, 0x02A8
    4c02:	88 23       	and	r24, r24
    4c04:	11 f4       	brne	.+4      	; 0x4c0a <mda100_LightSensor_GetCounts+0xc>
    4c06:	0e 94 bc 25 	call	0x4b78	; 0x4b78 <mda100_init>
	mda100_LightSensor_Power(POWER_ON);
    4c0a:	81 e0       	ldi	r24, 0x01	; 1
    4c0c:	0e 94 cb 25 	call	0x4b96	; 0x4b96 <mda100_LightSensor_Power>
	return adc_GetChannel(1);
    4c10:	81 e0       	ldi	r24, 0x01	; 1
    4c12:	0e 94 24 25 	call	0x4a48	; 0x4a48 <adc_GetChannel>
}
    4c16:	08 95       	ret

00004c18 <mda100_TemperatureSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mda100_TemperatureSensor_GetCounts()
{
	CheckIfInitDone();
    4c18:	80 91 a8 02 	lds	r24, 0x02A8
    4c1c:	88 23       	and	r24, r24
    4c1e:	11 f4       	brne	.+4      	; 0x4c24 <mda100_TemperatureSensor_GetCounts+0xc>
    4c20:	0e 94 bc 25 	call	0x4b78	; 0x4b78 <mda100_init>
	mda100_TemperatureSensor_Power(POWER_ON);
    4c24:	81 e0       	ldi	r24, 0x01	; 1
    4c26:	0e 94 e5 25 	call	0x4bca	; 0x4bca <mda100_TemperatureSensor_Power>
	return adc_GetChannel(1);
    4c2a:	81 e0       	ldi	r24, 0x01	; 1
    4c2c:	0e 94 24 25 	call	0x4a48	; 0x4a48 <adc_GetChannel>
}
    4c30:	08 95       	ret

00004c32 <mda100_TemperatureSensor_GetKelvin>:



float mda100_TemperatureSensor_GetKelvin()
{
    4c32:	af 92       	push	r10
    4c34:	bf 92       	push	r11
    4c36:	cf 92       	push	r12
    4c38:	df 92       	push	r13
    4c3a:	ef 92       	push	r14
    4c3c:	ff 92       	push	r15
    4c3e:	0f 93       	push	r16
    4c40:	1f 93       	push	r17
	float counts = mda100_TemperatureSensor_GetCounts();
    4c42:	0e 94 0c 26 	call	0x4c18	; 0x4c18 <mda100_TemperatureSensor_GetCounts>
    4c46:	bc 01       	movw	r22, r24
    4c48:	80 e0       	ldi	r24, 0x00	; 0
    4c4a:	90 e0       	ldi	r25, 0x00	; 0
    4c4c:	0e 94 5c 3b 	call	0x76b8	; 0x76b8 <__floatunsisf>
    4c50:	8b 01       	movw	r16, r22
    4c52:	7c 01       	movw	r14, r24
	float lnRthr = log( 10e3 * (1023.0 - counts) / counts);
    4c54:	60 e0       	ldi	r22, 0x00	; 0
    4c56:	70 ec       	ldi	r23, 0xC0	; 192
    4c58:	8f e7       	ldi	r24, 0x7F	; 127
    4c5a:	94 e4       	ldi	r25, 0x44	; 68
    4c5c:	20 2f       	mov	r18, r16
    4c5e:	31 2f       	mov	r19, r17
    4c60:	4e 2d       	mov	r20, r14
    4c62:	5f 2d       	mov	r21, r15
    4c64:	0e 94 63 3a 	call	0x74c6	; 0x74c6 <__subsf3>
    4c68:	20 e0       	ldi	r18, 0x00	; 0
    4c6a:	30 e4       	ldi	r19, 0x40	; 64
    4c6c:	4c e1       	ldi	r20, 0x1C	; 28
    4c6e:	56 e4       	ldi	r21, 0x46	; 70
    4c70:	0e 94 33 3c 	call	0x7866	; 0x7866 <__mulsf3>
    4c74:	20 2f       	mov	r18, r16
    4c76:	31 2f       	mov	r19, r17
    4c78:	4e 2d       	mov	r20, r14
    4c7a:	5f 2d       	mov	r21, r15
    4c7c:	0e 94 c8 3a 	call	0x7590	; 0x7590 <__divsf3>
    4c80:	0e 94 f3 3b 	call	0x77e6	; 0x77e6 <log>
    4c84:	7b 01       	movw	r14, r22
    4c86:	8c 01       	movw	r16, r24
	float lnRthr3 = pow(lnRthr, 3);	// lnRthr
    4c88:	20 e0       	ldi	r18, 0x00	; 0
    4c8a:	30 e0       	ldi	r19, 0x00	; 0
    4c8c:	40 e4       	ldi	r20, 0x40	; 64
    4c8e:	50 e4       	ldi	r21, 0x40	; 64
    4c90:	0e 94 96 3c 	call	0x792c	; 0x792c <pow>
    4c94:	d6 2e       	mov	r13, r22
    4c96:	c7 2e       	mov	r12, r23
    4c98:	b8 2e       	mov	r11, r24
    4c9a:	a9 2e       	mov	r10, r25
	
	float a = 0.001010024;
	float b = 0.000242127;
	float c = 0.000000146;
	
	return ( 1 / ( a + b * lnRthr + c * lnRthr3) );
    4c9c:	c8 01       	movw	r24, r16
    4c9e:	b7 01       	movw	r22, r14
    4ca0:	29 e7       	ldi	r18, 0x79	; 121
    4ca2:	33 ee       	ldi	r19, 0xE3	; 227
    4ca4:	4d e7       	ldi	r20, 0x7D	; 125
    4ca6:	59 e3       	ldi	r21, 0x39	; 57
    4ca8:	0e 94 33 3c 	call	0x7866	; 0x7866 <__mulsf3>
    4cac:	28 ec       	ldi	r18, 0xC8	; 200
    4cae:	32 e6       	ldi	r19, 0x62	; 98
    4cb0:	44 e8       	ldi	r20, 0x84	; 132
    4cb2:	5a e3       	ldi	r21, 0x3A	; 58
    4cb4:	0e 94 64 3a 	call	0x74c8	; 0x74c8 <__addsf3>
    4cb8:	7b 01       	movw	r14, r22
    4cba:	8c 01       	movw	r16, r24
    4cbc:	a6 01       	movw	r20, r12
    4cbe:	95 01       	movw	r18, r10
    4cc0:	65 2f       	mov	r22, r21
    4cc2:	74 2f       	mov	r23, r20
    4cc4:	83 2f       	mov	r24, r19
    4cc6:	92 2f       	mov	r25, r18
    4cc8:	2d e2       	ldi	r18, 0x2D	; 45
    4cca:	34 ec       	ldi	r19, 0xC4	; 196
    4ccc:	4c e1       	ldi	r20, 0x1C	; 28
    4cce:	54 e3       	ldi	r21, 0x34	; 52
    4cd0:	0e 94 33 3c 	call	0x7866	; 0x7866 <__mulsf3>
    4cd4:	9b 01       	movw	r18, r22
    4cd6:	ac 01       	movw	r20, r24
    4cd8:	c8 01       	movw	r24, r16
    4cda:	b7 01       	movw	r22, r14
    4cdc:	0e 94 64 3a 	call	0x74c8	; 0x74c8 <__addsf3>
    4ce0:	9b 01       	movw	r18, r22
    4ce2:	ac 01       	movw	r20, r24
    4ce4:	60 e0       	ldi	r22, 0x00	; 0
    4ce6:	70 e0       	ldi	r23, 0x00	; 0
    4ce8:	80 e8       	ldi	r24, 0x80	; 128
    4cea:	9f e3       	ldi	r25, 0x3F	; 63
    4cec:	0e 94 c8 3a 	call	0x7590	; 0x7590 <__divsf3>
}
    4cf0:	1f 91       	pop	r17
    4cf2:	0f 91       	pop	r16
    4cf4:	ff 90       	pop	r15
    4cf6:	ef 90       	pop	r14
    4cf8:	df 90       	pop	r13
    4cfa:	cf 90       	pop	r12
    4cfc:	bf 90       	pop	r11
    4cfe:	af 90       	pop	r10
    4d00:	08 95       	ret

00004d02 <mda100_TemperatureSensor_GetDegreeCelsius>:



float mda100_TemperatureSensor_GetDegreeCelsius()
{
	return (mda100_TemperatureSensor_GetKelvin() - 273.15);
    4d02:	0e 94 19 26 	call	0x4c32	; 0x4c32 <mda100_TemperatureSensor_GetKelvin>
    4d06:	23 e3       	ldi	r18, 0x33	; 51
    4d08:	33 e9       	ldi	r19, 0x93	; 147
    4d0a:	48 e8       	ldi	r20, 0x88	; 136
    4d0c:	53 e4       	ldi	r21, 0x43	; 67
    4d0e:	0e 94 63 3a 	call	0x74c6	; 0x74c6 <__subsf3>
}
    4d12:	08 95       	ret

00004d14 <mts310cb_init>:


// Do not forget to init everything before using it
void mts310cb_init()
{
	adc_init();
    4d14:	0e 94 0c 25 	call	0x4a18	; 0x4a18 <adc_init>
	ad5242_init();
    4d18:	0e 94 eb 24 	call	0x49d6	; 0x49d6 <ad5242_init>
	mts310cb_initDone = 1;
    4d1c:	81 e0       	ldi	r24, 0x01	; 1
    4d1e:	80 93 a9 02 	sts	0x02A9, r24
}
    4d22:	08 95       	ret

00004d24 <mts310cb_Powersave>:



void mts310cb_Powersave()
{
	CheckIfInitDone();
    4d24:	80 91 a9 02 	lds	r24, 0x02A9
    4d28:	88 23       	and	r24, r24
    4d2a:	11 f4       	brne	.+4      	; 0x4d30 <mts310cb_Powersave+0xc>
    4d2c:	0e 94 8a 26 	call	0x4d14	; 0x4d14 <mts310cb_init>
	adc_Powersave();
    4d30:	0e 94 22 25 	call	0x4a44	; 0x4a44 <adc_Powersave>
}
    4d34:	08 95       	ret

00004d36 <mts310cb_Accelerometer_Power>:



// Power control line PW4
void mts310cb_Accelerometer_Power(T_Power powerstatus)
{
    4d36:	df 93       	push	r29
    4d38:	cf 93       	push	r28
    4d3a:	0f 92       	push	r0
    4d3c:	cd b7       	in	r28, 0x3d	; 61
    4d3e:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    4d40:	90 91 a9 02 	lds	r25, 0x02A9
    4d44:	99 23       	and	r25, r25
    4d46:	21 f4       	brne	.+8      	; 0x4d50 <mts310cb_Accelerometer_Power+0x1a>
    4d48:	89 83       	std	Y+1, r24	; 0x01
    4d4a:	0e 94 8a 26 	call	0x4d14	; 0x4d14 <mts310cb_init>
    4d4e:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 4);
    4d50:	81 30       	cpi	r24, 0x01	; 1
    4d52:	11 f4       	brne	.+4      	; 0x4d58 <mts310cb_Accelerometer_Power+0x22>
    4d54:	ac 9a       	sbi	0x15, 4	; 21
    4d56:	01 c0       	rjmp	.+2      	; 0x4d5a <mts310cb_Accelerometer_Power+0x24>
	else									PORTC &= ~(1 << 4);
    4d58:	ac 98       	cbi	0x15, 4	; 21
}
    4d5a:	0f 90       	pop	r0
    4d5c:	cf 91       	pop	r28
    4d5e:	df 91       	pop	r29
    4d60:	08 95       	ret

00004d62 <mts310cb_Magnetometer_Power>:



// Power control line PW5
void mts310cb_Magnetometer_Power(T_Power powerstatus)
{
    4d62:	df 93       	push	r29
    4d64:	cf 93       	push	r28
    4d66:	0f 92       	push	r0
    4d68:	cd b7       	in	r28, 0x3d	; 61
    4d6a:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    4d6c:	90 91 a9 02 	lds	r25, 0x02A9
    4d70:	99 23       	and	r25, r25
    4d72:	21 f4       	brne	.+8      	; 0x4d7c <mts310cb_Magnetometer_Power+0x1a>
    4d74:	89 83       	std	Y+1, r24	; 0x01
    4d76:	0e 94 8a 26 	call	0x4d14	; 0x4d14 <mts310cb_init>
    4d7a:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 5);
    4d7c:	81 30       	cpi	r24, 0x01	; 1
    4d7e:	11 f4       	brne	.+4      	; 0x4d84 <mts310cb_Magnetometer_Power+0x22>
    4d80:	ad 9a       	sbi	0x15, 5	; 21
    4d82:	01 c0       	rjmp	.+2      	; 0x4d86 <mts310cb_Magnetometer_Power+0x24>
	else									PORTC &= ~(1 << 5);
    4d84:	ad 98       	cbi	0x15, 5	; 21
}
    4d86:	0f 90       	pop	r0
    4d88:	cf 91       	pop	r28
    4d8a:	df 91       	pop	r29
    4d8c:	08 95       	ret

00004d8e <mts310cb_TemperatureSensor_Power>:


// Power control via PW0
// This must be tristate if not in use, otherwise light sensor will be incorrect
void mts310cb_TemperatureSensor_Power(T_Power powerstatus)
{
    4d8e:	1f 93       	push	r17
    4d90:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    4d92:	80 91 a9 02 	lds	r24, 0x02A9
    4d96:	88 23       	and	r24, r24
    4d98:	11 f4       	brne	.+4      	; 0x4d9e <mts310cb_TemperatureSensor_Power+0x10>
    4d9a:	0e 94 8a 26 	call	0x4d14	; 0x4d14 <mts310cb_init>
	mts310cb_LightSensor_Power(POWER_OFF);				// Only one of these may be active at a time
    4d9e:	80 e0       	ldi	r24, 0x00	; 0
    4da0:	0e 94 db 26 	call	0x4db6	; 0x4db6 <mts310cb_LightSensor_Power>
	if (powerstatus == POWER_ON)
    4da4:	11 30       	cpi	r17, 0x01	; 1
    4da6:	19 f4       	brne	.+6      	; 0x4dae <mts310cb_TemperatureSensor_Power+0x20>
	{
		PORTC |= (1 << 0);
    4da8:	a8 9a       	sbi	0x15, 0	; 21
		DDRC  |= (1 << 0);
    4daa:	a0 9a       	sbi	0x14, 0	; 20
    4dac:	02 c0       	rjmp	.+4      	; 0x4db2 <mts310cb_TemperatureSensor_Power+0x24>
	}
	else
	{
		PORTC &= ~(1 << 0);
    4dae:	a8 98       	cbi	0x15, 0	; 21
		DDRC  &= ~(1 << 0);
    4db0:	a0 98       	cbi	0x14, 0	; 20
	}
}
    4db2:	1f 91       	pop	r17
    4db4:	08 95       	ret

00004db6 <mts310cb_LightSensor_Power>:


// Power control via int1 (PE5)
// This must be tristate if not in use, otherwise temperature sensor will be incorrect
void mts310cb_LightSensor_Power(T_Power powerstatus)
{
    4db6:	1f 93       	push	r17
    4db8:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    4dba:	80 91 a9 02 	lds	r24, 0x02A9
    4dbe:	88 23       	and	r24, r24
    4dc0:	11 f4       	brne	.+4      	; 0x4dc6 <mts310cb_LightSensor_Power+0x10>
    4dc2:	0e 94 8a 26 	call	0x4d14	; 0x4d14 <mts310cb_init>
	mts310cb_TemperatureSensor_Power(POWER_OFF);		// Only one of these may be active at a time
    4dc6:	80 e0       	ldi	r24, 0x00	; 0
    4dc8:	0e 94 c7 26 	call	0x4d8e	; 0x4d8e <mts310cb_TemperatureSensor_Power>
	if (powerstatus == POWER_ON)
    4dcc:	11 30       	cpi	r17, 0x01	; 1
    4dce:	19 f4       	brne	.+6      	; 0x4dd6 <mts310cb_LightSensor_Power+0x20>
	{
		PORTE |= (1 << 5);
    4dd0:	1d 9a       	sbi	0x03, 5	; 3
		DDRE  |= (1 << 5);
    4dd2:	15 9a       	sbi	0x02, 5	; 2
    4dd4:	02 c0       	rjmp	.+4      	; 0x4dda <mts310cb_LightSensor_Power+0x24>
	}
	else
	{
		PORTE &= ~(1 << 5);
    4dd6:	1d 98       	cbi	0x03, 5	; 3
		DDRE  &= ~(1 << 5);
    4dd8:	15 98       	cbi	0x02, 5	; 2
	}
}
    4dda:	1f 91       	pop	r17
    4ddc:	08 95       	ret

00004dde <mts310cb_Sounder_Power>:



// Power control line PW2
void mts310cb_Sounder_Power(T_Power powerstatus)
{
    4dde:	df 93       	push	r29
    4de0:	cf 93       	push	r28
    4de2:	0f 92       	push	r0
    4de4:	cd b7       	in	r28, 0x3d	; 61
    4de6:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    4de8:	90 91 a9 02 	lds	r25, 0x02A9
    4dec:	99 23       	and	r25, r25
    4dee:	21 f4       	brne	.+8      	; 0x4df8 <mts310cb_Sounder_Power+0x1a>
    4df0:	89 83       	std	Y+1, r24	; 0x01
    4df2:	0e 94 8a 26 	call	0x4d14	; 0x4d14 <mts310cb_init>
    4df6:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 2);
    4df8:	81 30       	cpi	r24, 0x01	; 1
    4dfa:	11 f4       	brne	.+4      	; 0x4e00 <mts310cb_Sounder_Power+0x22>
    4dfc:	aa 9a       	sbi	0x15, 2	; 21
    4dfe:	01 c0       	rjmp	.+2      	; 0x4e02 <mts310cb_Sounder_Power+0x24>
	else									PORTC &= ~(1 << 2);
    4e00:	aa 98       	cbi	0x15, 2	; 21
}
    4e02:	0f 90       	pop	r0
    4e04:	cf 91       	pop	r28
    4e06:	df 91       	pop	r29
    4e08:	08 95       	ret

00004e0a <mts310cb_Microphone_Power>:



// Power control line PW3
void mts310cb_Microphone_Power(T_Power powerstatus)
{
    4e0a:	df 93       	push	r29
    4e0c:	cf 93       	push	r28
    4e0e:	0f 92       	push	r0
    4e10:	cd b7       	in	r28, 0x3d	; 61
    4e12:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    4e14:	90 91 a9 02 	lds	r25, 0x02A9
    4e18:	99 23       	and	r25, r25
    4e1a:	21 f4       	brne	.+8      	; 0x4e24 <mts310cb_Microphone_Power+0x1a>
    4e1c:	89 83       	std	Y+1, r24	; 0x01
    4e1e:	0e 94 8a 26 	call	0x4d14	; 0x4d14 <mts310cb_init>
    4e22:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 3);
    4e24:	81 30       	cpi	r24, 0x01	; 1
    4e26:	11 f4       	brne	.+4      	; 0x4e2c <mts310cb_Microphone_Power+0x22>
    4e28:	ab 9a       	sbi	0x15, 3	; 21
    4e2a:	01 c0       	rjmp	.+2      	; 0x4e2e <mts310cb_Microphone_Power+0x24>
	else									PORTC &= ~(1 << 3);
    4e2c:	ab 98       	cbi	0x15, 3	; 21
}
    4e2e:	0f 90       	pop	r0
    4e30:	cf 91       	pop	r28
    4e32:	df 91       	pop	r29
    4e34:	08 95       	ret

00004e36 <mts310cb_Magnetometer_x_SetOffset>:



// Adjust offset voltage at Opamp U6 in 256 steps
void mts310cb_Magnetometer_x_SetOffset(unsigned char value)
{
    4e36:	df 93       	push	r29
    4e38:	cf 93       	push	r28
    4e3a:	0f 92       	push	r0
    4e3c:	cd b7       	in	r28, 0x3d	; 61
    4e3e:	de b7       	in	r29, 0x3e	; 62
    4e40:	48 2f       	mov	r20, r24
	CheckIfInitDone();
    4e42:	80 91 a9 02 	lds	r24, 0x02A9
    4e46:	88 23       	and	r24, r24
    4e48:	21 f4       	brne	.+8      	; 0x4e52 <mts310cb_Magnetometer_x_SetOffset+0x1c>
    4e4a:	49 83       	std	Y+1, r20	; 0x01
    4e4c:	0e 94 8a 26 	call	0x4d14	; 0x4d14 <mts310cb_init>
    4e50:	49 81       	ldd	r20, Y+1	; 0x01
	#define ad5242_MagnetometerAddress 0
	ad5242_set(ad5242_MagnetometerAddress, 1, value);	// Channel 1
    4e52:	80 e0       	ldi	r24, 0x00	; 0
    4e54:	61 e0       	ldi	r22, 0x01	; 1
    4e56:	0e 94 ee 24 	call	0x49dc	; 0x49dc <ad5242_set>
}
    4e5a:	0f 90       	pop	r0
    4e5c:	cf 91       	pop	r28
    4e5e:	df 91       	pop	r29
    4e60:	08 95       	ret

00004e62 <mts310cb_Magnetometer_y_SetOffset>:



// Adjust offset voltage at Opamp U7 in 256 steps
void mts310cb_Magnetometer_y_SetOffset(unsigned char value)
{
    4e62:	df 93       	push	r29
    4e64:	cf 93       	push	r28
    4e66:	0f 92       	push	r0
    4e68:	cd b7       	in	r28, 0x3d	; 61
    4e6a:	de b7       	in	r29, 0x3e	; 62
    4e6c:	48 2f       	mov	r20, r24
	CheckIfInitDone();
    4e6e:	80 91 a9 02 	lds	r24, 0x02A9
    4e72:	88 23       	and	r24, r24
    4e74:	21 f4       	brne	.+8      	; 0x4e7e <mts310cb_Magnetometer_y_SetOffset+0x1c>
    4e76:	49 83       	std	Y+1, r20	; 0x01
    4e78:	0e 94 8a 26 	call	0x4d14	; 0x4d14 <mts310cb_init>
    4e7c:	49 81       	ldd	r20, Y+1	; 0x01
	ad5242_set(ad5242_MagnetometerAddress, 2, value);	// Channel 2
    4e7e:	80 e0       	ldi	r24, 0x00	; 0
    4e80:	62 e0       	ldi	r22, 0x02	; 2
    4e82:	0e 94 ee 24 	call	0x49dc	; 0x49dc <ad5242_set>
}
    4e86:	0f 90       	pop	r0
    4e88:	cf 91       	pop	r28
    4e8a:	df 91       	pop	r29
    4e8c:	08 95       	ret

00004e8e <mts310cb_Microphone_SetGain>:



// Adjust gain of Mic preamp in 256 steps
void mts310cb_Microphone_SetGain(unsigned char value)
{
    4e8e:	df 93       	push	r29
    4e90:	cf 93       	push	r28
    4e92:	0f 92       	push	r0
    4e94:	cd b7       	in	r28, 0x3d	; 61
    4e96:	de b7       	in	r29, 0x3e	; 62
    4e98:	48 2f       	mov	r20, r24
	CheckIfInitDone();
    4e9a:	80 91 a9 02 	lds	r24, 0x02A9
    4e9e:	88 23       	and	r24, r24
    4ea0:	21 f4       	brne	.+8      	; 0x4eaa <mts310cb_Microphone_SetGain+0x1c>
    4ea2:	49 83       	std	Y+1, r20	; 0x01
    4ea4:	0e 94 8a 26 	call	0x4d14	; 0x4d14 <mts310cb_init>
    4ea8:	49 81       	ldd	r20, Y+1	; 0x01
	#define ad5242_MicrophoneAddress 1
	ad5242_set(ad5242_MicrophoneAddress, 1, value);		// Channel 1
    4eaa:	81 e0       	ldi	r24, 0x01	; 1
    4eac:	61 e0       	ldi	r22, 0x01	; 1
    4eae:	0e 94 ee 24 	call	0x49dc	; 0x49dc <ad5242_set>
}
    4eb2:	0f 90       	pop	r0
    4eb4:	cf 91       	pop	r28
    4eb6:	df 91       	pop	r29
    4eb8:	08 95       	ret

00004eba <mts310cb_Microphone_SetMode>:



// This is set with PW6
void mts310cb_Microphone_SetMode(T_MicMode mode)
{
    4eba:	df 93       	push	r29
    4ebc:	cf 93       	push	r28
    4ebe:	0f 92       	push	r0
    4ec0:	cd b7       	in	r28, 0x3d	; 61
    4ec2:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    4ec4:	90 91 a9 02 	lds	r25, 0x02A9
    4ec8:	99 23       	and	r25, r25
    4eca:	21 f4       	brne	.+8      	; 0x4ed4 <mts310cb_Microphone_SetMode+0x1a>
    4ecc:	89 83       	std	Y+1, r24	; 0x01
    4ece:	0e 94 8a 26 	call	0x4d14	; 0x4d14 <mts310cb_init>
    4ed2:	89 81       	ldd	r24, Y+1	; 0x01
	if (mode == MIC_RAW)                PORTC |=  (1 << 6); // tbd: is this the right logic or is it inverted?
    4ed4:	88 23       	and	r24, r24
    4ed6:	11 f4       	brne	.+4      	; 0x4edc <mts310cb_Microphone_SetMode+0x22>
    4ed8:	ae 9a       	sbi	0x15, 6	; 21
    4eda:	03 c0       	rjmp	.+6      	; 0x4ee2 <mts310cb_Microphone_SetMode+0x28>
	else if (mode == MIC_TONEDETECT)    PORTC &= ~(1 << 6);
    4edc:	81 30       	cpi	r24, 0x01	; 1
    4ede:	09 f4       	brne	.+2      	; 0x4ee2 <mts310cb_Microphone_SetMode+0x28>
    4ee0:	ae 98       	cbi	0x15, 6	; 21
}
    4ee2:	0f 90       	pop	r0
    4ee4:	cf 91       	pop	r28
    4ee6:	df 91       	pop	r29
    4ee8:	08 95       	ret

00004eea <mts310cb_LightSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mts310cb_LightSensor_GetCounts()
{
	CheckIfInitDone();
    4eea:	80 91 a9 02 	lds	r24, 0x02A9
    4eee:	88 23       	and	r24, r24
    4ef0:	11 f4       	brne	.+4      	; 0x4ef6 <mts310cb_LightSensor_GetCounts+0xc>
    4ef2:	0e 94 8a 26 	call	0x4d14	; 0x4d14 <mts310cb_init>
	mts310cb_LightSensor_Power(POWER_ON);
    4ef6:	81 e0       	ldi	r24, 0x01	; 1
    4ef8:	0e 94 db 26 	call	0x4db6	; 0x4db6 <mts310cb_LightSensor_Power>
	return adc_GetChannel(1);
    4efc:	81 e0       	ldi	r24, 0x01	; 1
    4efe:	0e 94 24 25 	call	0x4a48	; 0x4a48 <adc_GetChannel>
}
    4f02:	08 95       	ret

00004f04 <mts310cb_TemperatureSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mts310cb_TemperatureSensor_GetCounts()
{
	CheckIfInitDone();
    4f04:	80 91 a9 02 	lds	r24, 0x02A9
    4f08:	88 23       	and	r24, r24
    4f0a:	11 f4       	brne	.+4      	; 0x4f10 <mts310cb_TemperatureSensor_GetCounts+0xc>
    4f0c:	0e 94 8a 26 	call	0x4d14	; 0x4d14 <mts310cb_init>
	mts310cb_TemperatureSensor_Power(POWER_ON);
    4f10:	81 e0       	ldi	r24, 0x01	; 1
    4f12:	0e 94 c7 26 	call	0x4d8e	; 0x4d8e <mts310cb_TemperatureSensor_Power>
	return adc_GetChannel(1);
    4f16:	81 e0       	ldi	r24, 0x01	; 1
    4f18:	0e 94 24 25 	call	0x4a48	; 0x4a48 <adc_GetChannel>
}
    4f1c:	08 95       	ret

00004f1e <mts310cb_Microphone_GetCounts>:



unsigned int mts310cb_Microphone_GetCounts()
{
	CheckIfInitDone();
    4f1e:	80 91 a9 02 	lds	r24, 0x02A9
    4f22:	88 23       	and	r24, r24
    4f24:	11 f4       	brne	.+4      	; 0x4f2a <mts310cb_Microphone_GetCounts+0xc>
    4f26:	0e 94 8a 26 	call	0x4d14	; 0x4d14 <mts310cb_init>
	return adc_GetChannel(2);
    4f2a:	82 e0       	ldi	r24, 0x02	; 2
    4f2c:	0e 94 24 25 	call	0x4a48	; 0x4a48 <adc_GetChannel>
}
    4f30:	08 95       	ret

00004f32 <mts310cb_Accelerometer_x_GetCounts>:



unsigned int mts310cb_Accelerometer_x_GetCounts()
{
	CheckIfInitDone();
    4f32:	80 91 a9 02 	lds	r24, 0x02A9
    4f36:	88 23       	and	r24, r24
    4f38:	11 f4       	brne	.+4      	; 0x4f3e <mts310cb_Accelerometer_x_GetCounts+0xc>
    4f3a:	0e 94 8a 26 	call	0x4d14	; 0x4d14 <mts310cb_init>
	return adc_GetChannel(3);
    4f3e:	83 e0       	ldi	r24, 0x03	; 3
    4f40:	0e 94 24 25 	call	0x4a48	; 0x4a48 <adc_GetChannel>
}
    4f44:	08 95       	ret

00004f46 <mts310cb_Accelerometer_y_GetCounts>:



unsigned int mts310cb_Accelerometer_y_GetCounts()
{
	CheckIfInitDone();
    4f46:	80 91 a9 02 	lds	r24, 0x02A9
    4f4a:	88 23       	and	r24, r24
    4f4c:	11 f4       	brne	.+4      	; 0x4f52 <mts310cb_Accelerometer_y_GetCounts+0xc>
    4f4e:	0e 94 8a 26 	call	0x4d14	; 0x4d14 <mts310cb_init>
	return adc_GetChannel(4);
    4f52:	84 e0       	ldi	r24, 0x04	; 4
    4f54:	0e 94 24 25 	call	0x4a48	; 0x4a48 <adc_GetChannel>
}
    4f58:	08 95       	ret

00004f5a <mts310cb_Magnetometer_x_GetCounts>:



unsigned int mts310cb_Magnetometer_x_GetCounts()
{
	CheckIfInitDone();
    4f5a:	80 91 a9 02 	lds	r24, 0x02A9
    4f5e:	88 23       	and	r24, r24
    4f60:	11 f4       	brne	.+4      	; 0x4f66 <mts310cb_Magnetometer_x_GetCounts+0xc>
    4f62:	0e 94 8a 26 	call	0x4d14	; 0x4d14 <mts310cb_init>
	return adc_GetChannel(5);
    4f66:	85 e0       	ldi	r24, 0x05	; 5
    4f68:	0e 94 24 25 	call	0x4a48	; 0x4a48 <adc_GetChannel>
}
    4f6c:	08 95       	ret

00004f6e <mts310cb_Magnetometer_y_GetCounts>:



unsigned int mts310cb_Magnetometer_y_GetCounts()
{
	CheckIfInitDone();
    4f6e:	80 91 a9 02 	lds	r24, 0x02A9
    4f72:	88 23       	and	r24, r24
    4f74:	11 f4       	brne	.+4      	; 0x4f7a <mts310cb_Magnetometer_y_GetCounts+0xc>
    4f76:	0e 94 8a 26 	call	0x4d14	; 0x4d14 <mts310cb_init>
	return adc_GetChannel(6);
    4f7a:	86 e0       	ldi	r24, 0x06	; 6
    4f7c:	0e 94 24 25 	call	0x4a48	; 0x4a48 <adc_GetChannel>
}
    4f80:	08 95       	ret

00004f82 <Maxim_1Wire_ResetPulse>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    4f82:	89 e9       	ldi	r24, 0x99	; 153
    4f84:	93 e0       	ldi	r25, 0x03	; 3
    4f86:	01 97       	sbiw	r24, 0x01	; 1
    4f88:	f1 f7       	brne	.-4      	; 0x4f86 <Maxim_1Wire_ResetPulse+0x4>
    4f8a:	00 c0       	rjmp	.+0      	; 0x4f8c <Maxim_1Wire_ResetPulse+0xa>
// Returns 0 if slave is present, else -1
inline signed char Maxim_1Wire_ResetPulse(void)
{
    unsigned char delaytime = 0;
    _delay_us(500);
    DataPin_DriveLow;
    4f8c:	dc 98       	cbi	0x1b, 4	; 27
    4f8e:	d4 9a       	sbi	0x1a, 4	; 26
    4f90:	89 e9       	ldi	r24, 0x99	; 153
    4f92:	93 e0       	ldi	r25, 0x03	; 3
    4f94:	01 97       	sbiw	r24, 0x01	; 1
    4f96:	f1 f7       	brne	.-4      	; 0x4f94 <Maxim_1Wire_ResetPulse+0x12>
    4f98:	00 c0       	rjmp	.+0      	; 0x4f9a <Maxim_1Wire_ResetPulse+0x18>
    _delay_us(500);   // datasheet value: 480 s
    DataPin_PullUp;
    4f9a:	d4 98       	cbi	0x1a, 4	; 26
    4f9c:	dc 9a       	sbi	0x1b, 4	; 27

    // Wait for data line to go high
    while (DataPin_State == 0);
    4f9e:	cc 9b       	sbis	0x19, 4	; 25
    4fa0:	fe cf       	rjmp	.-4      	; 0x4f9e <Maxim_1Wire_ResetPulse+0x1c>
    4fa2:	80 e0       	ldi	r24, 0x00	; 0
    4fa4:	07 c0       	rjmp	.+14     	; 0x4fb4 <Maxim_1Wire_ResetPulse+0x32>
    4fa6:	91 e3       	ldi	r25, 0x31	; 49
    4fa8:	9a 95       	dec	r25
    4faa:	f1 f7       	brne	.-4      	; 0x4fa8 <Maxim_1Wire_ResetPulse+0x26>
    4fac:	00 00       	nop

    // Wait for presence pulse
    while (DataPin_State == 1)
    {
        _delay_us(20);
        delaytime ++;
    4fae:	8f 5f       	subi	r24, 0xFF	; 255
        if (delaytime > 30) return -1;  // Timeout 600 s: no presence pulse detected
    4fb0:	8f 31       	cpi	r24, 0x1F	; 31
    4fb2:	49 f0       	breq	.+18     	; 0x4fc6 <Maxim_1Wire_ResetPulse+0x44>

    // Wait for data line to go high
    while (DataPin_State == 0);

    // Wait for presence pulse
    while (DataPin_State == 1)
    4fb4:	cc 99       	sbic	0x19, 4	; 25
    4fb6:	f7 cf       	rjmp	.-18     	; 0x4fa6 <Maxim_1Wire_ResetPulse+0x24>
    4fb8:	89 e9       	ldi	r24, 0x99	; 153
    4fba:	93 e0       	ldi	r25, 0x03	; 3
    4fbc:	01 97       	sbiw	r24, 0x01	; 1
    4fbe:	f1 f7       	brne	.-4      	; 0x4fbc <Maxim_1Wire_ResetPulse+0x3a>
    4fc0:	00 c0       	rjmp	.+0      	; 0x4fc2 <Maxim_1Wire_ResetPulse+0x40>
    }

    // Presence pulse detected, wait until bus is free
    _delay_us(500);   // Datasheet: Trsth

    return 0;
    4fc2:	80 e0       	ldi	r24, 0x00	; 0
    4fc4:	08 95       	ret
    // Wait for presence pulse
    while (DataPin_State == 1)
    {
        _delay_us(20);
        delaytime ++;
        if (delaytime > 30) return -1;  // Timeout 600 s: no presence pulse detected
    4fc6:	8f ef       	ldi	r24, 0xFF	; 255

    // Presence pulse detected, wait until bus is free
    _delay_us(500);   // Datasheet: Trsth

    return 0;
}
    4fc8:	08 95       	ret

00004fca <Maxim_1Wire_WriteBit>:
// Write will take a 100 s time slot and write one or zero
// Wrtie One will pull low for 10 s
// Write Zero will pull down for 80 s
inline void Maxim_1Wire_WriteBit(unsigned char databit)
{
   if (databit == 0) // Write Zero
    4fca:	88 23       	and	r24, r24
    4fcc:	61 f4       	brne	.+24     	; 0x4fe6 <Maxim_1Wire_WriteBit+0x1c>
   {
      DataPin_DriveLow;
    4fce:	dc 98       	cbi	0x1b, 4	; 27
    4fd0:	d4 9a       	sbi	0x1a, 4	; 26
    4fd2:	84 ec       	ldi	r24, 0xC4	; 196
    4fd4:	8a 95       	dec	r24
    4fd6:	f1 f7       	brne	.-4      	; 0x4fd4 <Maxim_1Wire_WriteBit+0xa>
    4fd8:	00 c0       	rjmp	.+0      	; 0x4fda <Maxim_1Wire_WriteBit+0x10>
      _delay_us(80);    //80
      DataPin_PullUp;
    4fda:	d4 98       	cbi	0x1a, 4	; 26
    4fdc:	dc 9a       	sbi	0x1b, 4	; 27
    4fde:	81 e3       	ldi	r24, 0x31	; 49
    4fe0:	8a 95       	dec	r24
    4fe2:	f1 f7       	brne	.-4      	; 0x4fe0 <Maxim_1Wire_WriteBit+0x16>
    4fe4:	0b c0       	rjmp	.+22     	; 0x4ffc <Maxim_1Wire_WriteBit+0x32>
      _delay_us(20);    //20
   }
   else              // Write One
   {
      DataPin_DriveLow;
    4fe6:	dc 98       	cbi	0x1b, 4	; 27
    4fe8:	d4 9a       	sbi	0x1a, 4	; 26
    4fea:	88 e1       	ldi	r24, 0x18	; 24
    4fec:	8a 95       	dec	r24
    4fee:	f1 f7       	brne	.-4      	; 0x4fec <Maxim_1Wire_WriteBit+0x22>
    4ff0:	00 c0       	rjmp	.+0      	; 0x4ff2 <Maxim_1Wire_WriteBit+0x28>
      _delay_us(10);    //10
      DataPin_PullUp;
    4ff2:	d4 98       	cbi	0x1a, 4	; 26
    4ff4:	dc 9a       	sbi	0x1b, 4	; 27
    4ff6:	8d ed       	ldi	r24, 0xDD	; 221
    4ff8:	8a 95       	dec	r24
    4ffa:	f1 f7       	brne	.-4      	; 0x4ff8 <Maxim_1Wire_WriteBit+0x2e>
    4ffc:	00 00       	nop
    4ffe:	08 95       	ret

00005000 <Maxim_1Wire_ReadBit>:
// Reads a bit
inline unsigned char Maxim_1Wire_ReadBit(void)
{
   unsigned char bit;

   DataPin_DriveLow;
    5000:	dc 98       	cbi	0x1b, 4	; 27
    5002:	d4 9a       	sbi	0x1a, 4	; 26
    5004:	82 e0       	ldi	r24, 0x02	; 2
    5006:	8a 95       	dec	r24
    5008:	f1 f7       	brne	.-4      	; 0x5006 <Maxim_1Wire_ReadBit+0x6>
    500a:	00 c0       	rjmp	.+0      	; 0x500c <Maxim_1Wire_ReadBit+0xc>
   _delay_us(1);    //1
   DataPin_PullUp;
    500c:	d4 98       	cbi	0x1a, 4	; 26
    500e:	dc 9a       	sbi	0x1b, 4	; 27
    5010:	96 e1       	ldi	r25, 0x16	; 22
    5012:	9a 95       	dec	r25
    5014:	f1 f7       	brne	.-4      	; 0x5012 <Maxim_1Wire_ReadBit+0x12>
    5016:	00 00       	nop
   _delay_us(9);   //9
   bit = DataPin_State;
    5018:	89 b3       	in	r24, 0x19	; 25
    501a:	94 ec       	ldi	r25, 0xC4	; 196
    501c:	9a 95       	dec	r25
    501e:	f1 f7       	brne	.-4      	; 0x501c <Maxim_1Wire_ReadBit+0x1c>
    5020:	00 c0       	rjmp	.+0      	; 0x5022 <Maxim_1Wire_ReadBit+0x22>
    5022:	90 e0       	ldi	r25, 0x00	; 0
    5024:	80 71       	andi	r24, 0x10	; 16
    5026:	90 70       	andi	r25, 0x00	; 0
    5028:	24 e0       	ldi	r18, 0x04	; 4
    502a:	95 95       	asr	r25
    502c:	87 95       	ror	r24
    502e:	2a 95       	dec	r18
    5030:	e1 f7       	brne	.-8      	; 0x502a <Maxim_1Wire_ReadBit+0x2a>
   _delay_us(80);   //80

   return bit;
}
    5032:	08 95       	ret

00005034 <Maxim_1Wire_WriteByte>:


inline void Maxim_1Wire_WriteByte(unsigned char data)
{
    5034:	ff 92       	push	r15
    5036:	0f 93       	push	r16
    5038:	1f 93       	push	r17
    503a:	cf 93       	push	r28
    503c:	df 93       	push	r29
    503e:	f8 2e       	mov	r15, r24
    5040:	c0 e0       	ldi	r28, 0x00	; 0
    5042:	d0 e0       	ldi	r29, 0x00	; 0
   // Data order is lsb first
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
   {
      Maxim_1Wire_WriteBit(data & (1 << currentBit));
    5044:	01 e0       	ldi	r16, 0x01	; 1
    5046:	10 e0       	ldi	r17, 0x00	; 0
    5048:	98 01       	movw	r18, r16
    504a:	0c 2e       	mov	r0, r28
    504c:	02 c0       	rjmp	.+4      	; 0x5052 <Maxim_1Wire_WriteByte+0x1e>
    504e:	22 0f       	add	r18, r18
    5050:	33 1f       	adc	r19, r19
    5052:	0a 94       	dec	r0
    5054:	e2 f7       	brpl	.-8      	; 0x504e <Maxim_1Wire_WriteByte+0x1a>
    5056:	8f 2d       	mov	r24, r15
    5058:	82 23       	and	r24, r18
    505a:	0e 94 e5 27 	call	0x4fca	; 0x4fca <Maxim_1Wire_WriteBit>
    505e:	21 96       	adiw	r28, 0x01	; 1
inline void Maxim_1Wire_WriteByte(unsigned char data)
{
   // Data order is lsb first
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
    5060:	c8 30       	cpi	r28, 0x08	; 8
    5062:	d1 05       	cpc	r29, r1
    5064:	89 f7       	brne	.-30     	; 0x5048 <Maxim_1Wire_WriteByte+0x14>
   {
      Maxim_1Wire_WriteBit(data & (1 << currentBit));
   }
}
    5066:	df 91       	pop	r29
    5068:	cf 91       	pop	r28
    506a:	1f 91       	pop	r17
    506c:	0f 91       	pop	r16
    506e:	ff 90       	pop	r15
    5070:	08 95       	ret

00005072 <Maxim_1Wire_ReadByte>:


inline unsigned char Maxim_1Wire_ReadByte(void)
{
    5072:	1f 93       	push	r17
    5074:	cf 93       	push	r28
    5076:	df 93       	push	r29
    5078:	c0 e0       	ldi	r28, 0x00	; 0
    507a:	d0 e0       	ldi	r29, 0x00	; 0
   // Data order is lsb first
   unsigned char data = 0;
    507c:	10 e0       	ldi	r17, 0x00	; 0
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
   {
      data |= (Maxim_1Wire_ReadBit() << currentBit);
    507e:	0e 94 00 28 	call	0x5000	; 0x5000 <Maxim_1Wire_ReadBit>
    5082:	28 2f       	mov	r18, r24
    5084:	30 e0       	ldi	r19, 0x00	; 0
    5086:	0c 2e       	mov	r0, r28
    5088:	02 c0       	rjmp	.+4      	; 0x508e <Maxim_1Wire_ReadByte+0x1c>
    508a:	22 0f       	add	r18, r18
    508c:	33 1f       	adc	r19, r19
    508e:	0a 94       	dec	r0
    5090:	e2 f7       	brpl	.-8      	; 0x508a <Maxim_1Wire_ReadByte+0x18>
    5092:	12 2b       	or	r17, r18
    5094:	21 96       	adiw	r28, 0x01	; 1
{
   // Data order is lsb first
   unsigned char data = 0;
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
    5096:	c8 30       	cpi	r28, 0x08	; 8
    5098:	d1 05       	cpc	r29, r1
    509a:	89 f7       	brne	.-30     	; 0x507e <Maxim_1Wire_ReadByte+0xc>
   {
      data |= (Maxim_1Wire_ReadBit() << currentBit);
   }

   return data;
}
    509c:	81 2f       	mov	r24, r17
    509e:	df 91       	pop	r29
    50a0:	cf 91       	pop	r28
    50a2:	1f 91       	pop	r17
    50a4:	08 95       	ret

000050a6 <Maxim_1Wire_CommandReadRom>:



inline void Maxim_1Wire_CommandReadRom(void)
{
   Maxim_1Wire_WriteByte(0x0f);
    50a6:	8f e0       	ldi	r24, 0x0F	; 15
    50a8:	0e 94 1a 28 	call	0x5034	; 0x5034 <Maxim_1Wire_WriteByte>
}
    50ac:	08 95       	ret

000050ae <DS2401_init>:



inline void DS2401_init(void)
{
    SFIOR &= ~(1 << PUD);
    50ae:	80 b5       	in	r24, 0x20	; 32
    50b0:	8b 7f       	andi	r24, 0xFB	; 251
    50b2:	80 bd       	out	0x20, r24	; 32
    DataPin_PullUp;
    50b4:	d4 98       	cbi	0x1a, 4	; 26
    50b6:	dc 9a       	sbi	0x1b, 4	; 27
    50b8:	86 ef       	ldi	r24, 0xF6	; 246
    50ba:	8a 95       	dec	r24
    50bc:	f1 f7       	brne	.-4      	; 0x50ba <DS2401_init+0xc>
    _delay_us(100);   // One time slot for powerup
}
    50be:	08 95       	ret

000050c0 <DS2401_getSerialNumber>:


// Reads the 32 bit world wide unique serial number
// valid is set to 0 in case of success, -2 in case of family code mismatch, -1 in case of CRC error (tdb)
inline uint32_t DS2401_getSerialNumber(int8_t *valid) {
    50c0:	ef 92       	push	r14
    50c2:	ff 92       	push	r15
    50c4:	0f 93       	push	r16
    50c6:	1f 93       	push	r17
    50c8:	df 93       	push	r29
    50ca:	cf 93       	push	r28
    50cc:	00 d0       	rcall	.+0      	; 0x50ce <DS2401_getSerialNumber+0xe>
    50ce:	00 d0       	rcall	.+0      	; 0x50d0 <DS2401_getSerialNumber+0x10>
    50d0:	cd b7       	in	r28, 0x3d	; 61
    50d2:	de b7       	in	r29, 0x3e	; 62
    50d4:	7c 01       	movw	r14, r24
    uint32_t serialNumber = 0;
    50d6:	19 82       	std	Y+1, r1	; 0x01
    50d8:	1a 82       	std	Y+2, r1	; 0x02
    50da:	1b 82       	std	Y+3, r1	; 0x03
    50dc:	1c 82       	std	Y+4, r1	; 0x04
    uint8_t byte;
    signed char returnVal;
    returnVal = Maxim_1Wire_ResetPulse();
    50de:	0e 94 c1 27 	call	0x4f82	; 0x4f82 <Maxim_1Wire_ResetPulse>
    if (returnVal != 0) return returnVal;
    50e2:	88 23       	and	r24, r24
    50e4:	39 f0       	breq	.+14     	; 0x50f4 <DS2401_getSerialNumber+0x34>
    50e6:	28 2f       	mov	r18, r24
    50e8:	33 27       	eor	r19, r19
    50ea:	27 fd       	sbrc	r18, 7
    50ec:	30 95       	com	r19
    50ee:	43 2f       	mov	r20, r19
    50f0:	53 2f       	mov	r21, r19
    50f2:	27 c0       	rjmp	.+78     	; 0x5142 <DS2401_getSerialNumber+0x82>
    Maxim_1Wire_CommandReadRom();
    50f4:	0e 94 53 28 	call	0x50a6	; 0x50a6 <Maxim_1Wire_CommandReadRom>
    if (Maxim_1Wire_ReadByte() != 0x01) *valid = -2;      //  Read device code
    50f8:	0e 94 39 28 	call	0x5072	; 0x5072 <Maxim_1Wire_ReadByte>
    50fc:	81 30       	cpi	r24, 0x01	; 1
    50fe:	19 f0       	breq	.+6      	; 0x5106 <DS2401_getSerialNumber+0x46>
    5100:	8e ef       	ldi	r24, 0xFE	; 254
    5102:	f7 01       	movw	r30, r14
    5104:	80 83       	st	Z, r24

    *(uint8_t*)&serialNumber = Maxim_1Wire_ReadByte();          //  Read ID Byte 0 - last significant
    5106:	8e 01       	movw	r16, r28
    5108:	0f 5f       	subi	r16, 0xFF	; 255
    510a:	1f 4f       	sbci	r17, 0xFF	; 255
    510c:	0e 94 39 28 	call	0x5072	; 0x5072 <Maxim_1Wire_ReadByte>
    5110:	89 83       	std	Y+1, r24	; 0x01

    *((uint8_t*)&serialNumber + 1) = Maxim_1Wire_ReadByte();    //  Read ID Byte 1
    5112:	0e 94 39 28 	call	0x5072	; 0x5072 <Maxim_1Wire_ReadByte>
    5116:	f8 01       	movw	r30, r16
    5118:	81 83       	std	Z+1, r24	; 0x01

    *((uint8_t*)&serialNumber + 2) = Maxim_1Wire_ReadByte();    //  Read ID Byte 2
    511a:	0e 94 39 28 	call	0x5072	; 0x5072 <Maxim_1Wire_ReadByte>
    511e:	f8 01       	movw	r30, r16
    5120:	82 83       	std	Z+2, r24	; 0x02

    *((uint8_t*)&serialNumber + 3) = Maxim_1Wire_ReadByte();    //  Read ID Byte 3
    5122:	0e 94 39 28 	call	0x5072	; 0x5072 <Maxim_1Wire_ReadByte>
    5126:	f8 01       	movw	r30, r16
    5128:	83 83       	std	Z+3, r24	; 0x03

    Maxim_1Wire_ReadByte();                                     //  Read ID Byte 4 = 0
    512a:	0e 94 39 28 	call	0x5072	; 0x5072 <Maxim_1Wire_ReadByte>
    Maxim_1Wire_ReadByte();                                     //  Read ID Byte 5 = 0 - most significant
    512e:	0e 94 39 28 	call	0x5072	; 0x5072 <Maxim_1Wire_ReadByte>
    Maxim_1Wire_ReadByte();                                     //  Read CRC, tbd.
    5132:	0e 94 39 28 	call	0x5072	; 0x5072 <Maxim_1Wire_ReadByte>
    *valid = 0;
    5136:	f7 01       	movw	r30, r14
    5138:	10 82       	st	Z, r1
    return serialNumber;
    513a:	29 81       	ldd	r18, Y+1	; 0x01
    513c:	3a 81       	ldd	r19, Y+2	; 0x02
    513e:	4b 81       	ldd	r20, Y+3	; 0x03
    5140:	5c 81       	ldd	r21, Y+4	; 0x04
}
    5142:	b9 01       	movw	r22, r18
    5144:	ca 01       	movw	r24, r20
    5146:	0f 90       	pop	r0
    5148:	0f 90       	pop	r0
    514a:	0f 90       	pop	r0
    514c:	0f 90       	pop	r0
    514e:	cf 91       	pop	r28
    5150:	df 91       	pop	r29
    5152:	1f 91       	pop	r17
    5154:	0f 91       	pop	r16
    5156:	ff 90       	pop	r15
    5158:	ef 90       	pop	r14
    515a:	08 95       	ret

0000515c <DOGM128_6_usart1_sendByte>:
	garb = UDR1;
	DisCShigh;
*/


	DisCSlow;
    515c:	aa 98       	cbi	0x15, 2	; 21
	DisSCLlow;
    515e:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x80) DisSOhigh; else DisSOlow;
    5160:	87 ff       	sbrs	r24, 7
    5162:	02 c0       	rjmp	.+4      	; 0x5168 <DOGM128_6_usart1_sendByte+0xc>
    5164:	93 9a       	sbi	0x12, 3	; 18
    5166:	01 c0       	rjmp	.+2      	; 0x516a <DOGM128_6_usart1_sendByte+0xe>
    5168:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    516a:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    516c:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x40) DisSOhigh; else DisSOlow;
    516e:	86 ff       	sbrs	r24, 6
    5170:	02 c0       	rjmp	.+4      	; 0x5176 <DOGM128_6_usart1_sendByte+0x1a>
    5172:	93 9a       	sbi	0x12, 3	; 18
    5174:	01 c0       	rjmp	.+2      	; 0x5178 <DOGM128_6_usart1_sendByte+0x1c>
    5176:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    5178:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    517a:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x20) DisSOhigh; else DisSOlow;
    517c:	85 ff       	sbrs	r24, 5
    517e:	02 c0       	rjmp	.+4      	; 0x5184 <DOGM128_6_usart1_sendByte+0x28>
    5180:	93 9a       	sbi	0x12, 3	; 18
    5182:	01 c0       	rjmp	.+2      	; 0x5186 <DOGM128_6_usart1_sendByte+0x2a>
    5184:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    5186:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    5188:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x10) DisSOhigh; else DisSOlow;
    518a:	84 ff       	sbrs	r24, 4
    518c:	02 c0       	rjmp	.+4      	; 0x5192 <DOGM128_6_usart1_sendByte+0x36>
    518e:	93 9a       	sbi	0x12, 3	; 18
    5190:	01 c0       	rjmp	.+2      	; 0x5194 <DOGM128_6_usart1_sendByte+0x38>
    5192:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    5194:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    5196:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x08) DisSOhigh; else DisSOlow;
    5198:	83 ff       	sbrs	r24, 3
    519a:	02 c0       	rjmp	.+4      	; 0x51a0 <DOGM128_6_usart1_sendByte+0x44>
    519c:	93 9a       	sbi	0x12, 3	; 18
    519e:	01 c0       	rjmp	.+2      	; 0x51a2 <DOGM128_6_usart1_sendByte+0x46>
    51a0:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    51a2:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    51a4:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x04) DisSOhigh; else DisSOlow;
    51a6:	82 ff       	sbrs	r24, 2
    51a8:	02 c0       	rjmp	.+4      	; 0x51ae <DOGM128_6_usart1_sendByte+0x52>
    51aa:	93 9a       	sbi	0x12, 3	; 18
    51ac:	01 c0       	rjmp	.+2      	; 0x51b0 <DOGM128_6_usart1_sendByte+0x54>
    51ae:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    51b0:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    51b2:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x02) DisSOhigh; else DisSOlow;
    51b4:	81 ff       	sbrs	r24, 1
    51b6:	02 c0       	rjmp	.+4      	; 0x51bc <DOGM128_6_usart1_sendByte+0x60>
    51b8:	93 9a       	sbi	0x12, 3	; 18
    51ba:	01 c0       	rjmp	.+2      	; 0x51be <DOGM128_6_usart1_sendByte+0x62>
    51bc:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    51be:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    51c0:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x01) DisSOhigh; else DisSOlow;
    51c2:	80 ff       	sbrs	r24, 0
    51c4:	02 c0       	rjmp	.+4      	; 0x51ca <DOGM128_6_usart1_sendByte+0x6e>
    51c6:	93 9a       	sbi	0x12, 3	; 18
    51c8:	01 c0       	rjmp	.+2      	; 0x51cc <DOGM128_6_usart1_sendByte+0x70>
    51ca:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    51cc:	95 9a       	sbi	0x12, 5	; 18
	DisSCLhigh;	//short delay (repeating the last command)
    51ce:	95 9a       	sbi	0x12, 5	; 18

	DisCShigh;
    51d0:	aa 9a       	sbi	0x15, 2	; 21
}
    51d2:	08 95       	ret

000051d4 <DOGM128_6_clear_display>:



void DOGM128_6_clear_display(void)
{
    51d4:	df 93       	push	r29
    51d6:	cf 93       	push	r28
    51d8:	00 d0       	rcall	.+0      	; 0x51da <DOGM128_6_clear_display+0x6>
    51da:	0f 92       	push	r0
    51dc:	cd b7       	in	r28, 0x3d	; 61
    51de:	de b7       	in	r29, 0x3e	; 62
  volatile int i;
  volatile char j;

  DisA0high;
    51e0:	a8 9a       	sbi	0x15, 0	; 21

  for(j=0; j<8; j++)
    51e2:	19 82       	std	Y+1, r1	; 0x01
    51e4:	1f c0       	rjmp	.+62     	; 0x5224 <DOGM128_6_clear_display+0x50>
  {
	DisA0low;
    51e6:	a8 98       	cbi	0x15, 0	; 21
    DOGM128_6_usart1_sendByte(0xB0 + j);						//Set Page Address
    51e8:	89 81       	ldd	r24, Y+1	; 0x01
    51ea:	80 55       	subi	r24, 0x50	; 80
    51ec:	0e 94 ae 28 	call	0x515c	; 0x515c <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0x10);							//Set Column Address upper nibble to 0
    51f0:	80 e1       	ldi	r24, 0x10	; 16
    51f2:	0e 94 ae 28 	call	0x515c	; 0x515c <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0x00);							//Set Column Address lower nibble to 0
    51f6:	80 e0       	ldi	r24, 0x00	; 0
    51f8:	0e 94 ae 28 	call	0x515c	; 0x515c <DOGM128_6_usart1_sendByte>
    DisA0high;
    51fc:	a8 9a       	sbi	0x15, 0	; 21

    for(i=0; i<128; i++)
    51fe:	1b 82       	std	Y+3, r1	; 0x03
    5200:	1a 82       	std	Y+2, r1	; 0x02
    5202:	08 c0       	rjmp	.+16     	; 0x5214 <DOGM128_6_clear_display+0x40>
    {
      DOGM128_6_usart1_sendByte(0x00);							//Write white bytes to the display
    5204:	80 e0       	ldi	r24, 0x00	; 0
    5206:	0e 94 ae 28 	call	0x515c	; 0x515c <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0xB0 + j);						//Set Page Address
    DOGM128_6_usart1_sendByte(0x10);							//Set Column Address upper nibble to 0
    DOGM128_6_usart1_sendByte(0x00);							//Set Column Address lower nibble to 0
    DisA0high;

    for(i=0; i<128; i++)
    520a:	8a 81       	ldd	r24, Y+2	; 0x02
    520c:	9b 81       	ldd	r25, Y+3	; 0x03
    520e:	01 96       	adiw	r24, 0x01	; 1
    5210:	9b 83       	std	Y+3, r25	; 0x03
    5212:	8a 83       	std	Y+2, r24	; 0x02
    5214:	8a 81       	ldd	r24, Y+2	; 0x02
    5216:	9b 81       	ldd	r25, Y+3	; 0x03
    5218:	80 38       	cpi	r24, 0x80	; 128
    521a:	91 05       	cpc	r25, r1
    521c:	9c f3       	brlt	.-26     	; 0x5204 <DOGM128_6_clear_display+0x30>
  volatile int i;
  volatile char j;

  DisA0high;

  for(j=0; j<8; j++)
    521e:	89 81       	ldd	r24, Y+1	; 0x01
    5220:	8f 5f       	subi	r24, 0xFF	; 255
    5222:	89 83       	std	Y+1, r24	; 0x01
    5224:	89 81       	ldd	r24, Y+1	; 0x01
    5226:	88 30       	cpi	r24, 0x08	; 8
    5228:	f0 f2       	brcs	.-68     	; 0x51e6 <DOGM128_6_clear_display+0x12>
    for(i=0; i<128; i++)
    {
      DOGM128_6_usart1_sendByte(0x00);							//Write white bytes to the display
    }
  }
}
    522a:	0f 90       	pop	r0
    522c:	0f 90       	pop	r0
    522e:	0f 90       	pop	r0
    5230:	cf 91       	pop	r28
    5232:	df 91       	pop	r29
    5234:	08 95       	ret

00005236 <DOGM128_6_display_init>:


void DOGM128_6_display_init(void)
{

  	PORTB &= b11101111;		//LED backlight at Port B4
    5236:	c4 98       	cbi	0x18, 4	; 24
  	DDRB  |= b00010000;
    5238:	bc 9a       	sbi	0x17, 4	; 23

  	PORTC |= b00000111;		//A0, Chip select and Reset at Port C0..C2
    523a:	85 b3       	in	r24, 0x15	; 21
    523c:	87 60       	ori	r24, 0x07	; 7
    523e:	85 bb       	out	0x15, r24	; 21
  	DDRC  |= b00000111;
    5240:	84 b3       	in	r24, 0x14	; 20
    5242:	87 60       	ori	r24, 0x07	; 7
    5244:	84 bb       	out	0x14, r24	; 20

  	DDRD  |= b00101000;		//PD5 is XCK output, PD3 is serial data output
    5246:	81 b3       	in	r24, 0x11	; 17
    5248:	88 62       	ori	r24, 0x28	; 40
    524a:	81 bb       	out	0x11, r24	; 17
  	PORTD |= b00001000;
    524c:	93 9a       	sbi	0x12, 3	; 18

	PORTC = b01111000;		//enable pullups for push-buttons
    524e:	88 e7       	ldi	r24, 0x78	; 120
    5250:	85 bb       	out	0x15, r24	; 21
	DDRC &= b10000111;		//pins to push-buttons are inputs
    5252:	84 b3       	in	r24, 0x14	; 20
    5254:	87 78       	andi	r24, 0x87	; 135
    5256:	84 bb       	out	0x14, r24	; 20

//usart doesn't work, so we use an SPI in software
//	usart1_init();

  	DisA0low;
    5258:	a8 98       	cbi	0x15, 0	; 21

  	DisRESETlow;
    525a:	a9 98       	cbi	0x15, 1	; 21
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    525c:	8f ef       	ldi	r24, 0xFF	; 255
    525e:	9f e3       	ldi	r25, 0x3F	; 63
    5260:	a2 e0       	ldi	r26, 0x02	; 2
    5262:	81 50       	subi	r24, 0x01	; 1
    5264:	90 40       	sbci	r25, 0x00	; 0
    5266:	a0 40       	sbci	r26, 0x00	; 0
    5268:	e1 f7       	brne	.-8      	; 0x5262 <DOGM128_6_display_init+0x2c>
    526a:	00 c0       	rjmp	.+0      	; 0x526c <DOGM128_6_display_init+0x36>
    526c:	00 00       	nop
  	_delay_ms(100);
  	DisRESEThigh;
    526e:	a9 9a       	sbi	0x15, 1	; 21
    5270:	8f ef       	ldi	r24, 0xFF	; 255
    5272:	9f e3       	ldi	r25, 0x3F	; 63
    5274:	a2 e0       	ldi	r26, 0x02	; 2
    5276:	81 50       	subi	r24, 0x01	; 1
    5278:	90 40       	sbci	r25, 0x00	; 0
    527a:	a0 40       	sbci	r26, 0x00	; 0
    527c:	e1 f7       	brne	.-8      	; 0x5276 <DOGM128_6_display_init+0x40>
    527e:	00 c0       	rjmp	.+0      	; 0x5280 <DOGM128_6_display_init+0x4a>
    5280:	00 00       	nop
  	_delay_ms(100);

  	DOGM128_6_usart1_sendByte (0x40);
    5282:	80 e4       	ldi	r24, 0x40	; 64
    5284:	0e 94 ae 28 	call	0x515c	; 0x515c <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA1);
    5288:	81 ea       	ldi	r24, 0xA1	; 161
    528a:	0e 94 ae 28 	call	0x515c	; 0x515c <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xC0);
    528e:	80 ec       	ldi	r24, 0xC0	; 192
    5290:	0e 94 ae 28 	call	0x515c	; 0x515c <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA6);
    5294:	86 ea       	ldi	r24, 0xA6	; 166
    5296:	0e 94 ae 28 	call	0x515c	; 0x515c <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA2);
    529a:	82 ea       	ldi	r24, 0xA2	; 162
    529c:	0e 94 ae 28 	call	0x515c	; 0x515c <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0x2F);
    52a0:	8f e2       	ldi	r24, 0x2F	; 47
    52a2:	0e 94 ae 28 	call	0x515c	; 0x515c <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xF8);
    52a6:	88 ef       	ldi	r24, 0xF8	; 248
    52a8:	0e 94 ae 28 	call	0x515c	; 0x515c <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x00);
    52ac:	80 e0       	ldi	r24, 0x00	; 0
    52ae:	0e 94 ae 28 	call	0x515c	; 0x515c <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x27);
    52b2:	87 e2       	ldi	r24, 0x27	; 39
    52b4:	0e 94 ae 28 	call	0x515c	; 0x515c <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x81);							//Display contrast
    52b8:	81 e8       	ldi	r24, 0x81	; 129
    52ba:	0e 94 ae 28 	call	0x515c	; 0x515c <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x10);//was 16
    52be:	80 e1       	ldi	r24, 0x10	; 16
    52c0:	0e 94 ae 28 	call	0x515c	; 0x515c <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xAC);
    52c4:	8c ea       	ldi	r24, 0xAC	; 172
    52c6:	0e 94 ae 28 	call	0x515c	; 0x515c <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x00);
    52ca:	80 e0       	ldi	r24, 0x00	; 0
    52cc:	0e 94 ae 28 	call	0x515c	; 0x515c <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xAF);
    52d0:	8f ea       	ldi	r24, 0xAF	; 175
    52d2:	0e 94 ae 28 	call	0x515c	; 0x515c <DOGM128_6_usart1_sendByte>

	DOGM128_6_clear_display();
    52d6:	0e 94 ea 28 	call	0x51d4	; 0x51d4 <DOGM128_6_clear_display>
}
    52da:	08 95       	ret

000052dc <DOGM128_6_display_backlight>:



void DOGM128_6_display_backlight(type_ON_OFF backlight)
{
	if (backlight == ON) DisBLIGHTon;
    52dc:	81 30       	cpi	r24, 0x01	; 1
    52de:	11 f4       	brne	.+4      	; 0x52e4 <DOGM128_6_display_backlight+0x8>
    52e0:	c4 9a       	sbi	0x18, 4	; 24
    52e2:	08 95       	ret
	else DisBLIGHToff;
    52e4:	c4 98       	cbi	0x18, 4	; 24
    52e6:	08 95       	ret

000052e8 <DOGM128_6_LCD_print>:
}



void DOGM128_6_LCD_print(char text[], unsigned char x, unsigned char y)
{
    52e8:	ef 92       	push	r14
    52ea:	ff 92       	push	r15
    52ec:	0f 93       	push	r16
    52ee:	1f 93       	push	r17
    52f0:	df 93       	push	r29
    52f2:	cf 93       	push	r28
    52f4:	0f 92       	push	r0
    52f6:	cd b7       	in	r28, 0x3d	; 61
    52f8:	de b7       	in	r29, 0x3e	; 62
    52fa:	08 2f       	mov	r16, r24
    52fc:	16 2f       	mov	r17, r22
	int charnumber = 0, pixelcolumn;

	DisA0low;
    52fe:	a8 98       	cbi	0x15, 0	; 21

	DOGM128_6_usart1_sendByte (0xB0 + y);					//Set Page Address
    5300:	84 2f       	mov	r24, r20
    5302:	80 55       	subi	r24, 0x50	; 80
    5304:	99 83       	std	Y+1, r25	; 0x01
    5306:	0e 94 ae 28 	call	0x515c	; 0x515c <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x10 | (x >> 4));		//Set Column Address upper nibble to 0
    530a:	81 2f       	mov	r24, r17
    530c:	82 95       	swap	r24
    530e:	8f 70       	andi	r24, 0x0F	; 15
    5310:	80 61       	ori	r24, 0x10	; 16
    5312:	0e 94 ae 28 	call	0x515c	; 0x515c <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (x & 0x0F);					//Set Column Address lower nibble to 0
    5316:	81 2f       	mov	r24, r17
    5318:	8f 70       	andi	r24, 0x0F	; 15
    531a:	0e 94 ae 28 	call	0x515c	; 0x515c <DOGM128_6_usart1_sendByte>

	DisA0high;
    531e:	a8 9a       	sbi	0x15, 0	; 21
    5320:	99 81       	ldd	r25, Y+1	; 0x01
    5322:	60 2f       	mov	r22, r16
    5324:	79 2f       	mov	r23, r25
    5326:	7b 01       	movw	r14, r22

  	while (text[charnumber])
    5328:	1a c0       	rjmp	.+52     	; 0x535e <DOGM128_6_LCD_print+0x76>
    532a:	00 e0       	ldi	r16, 0x00	; 0
    532c:	10 e0       	ldi	r17, 0x00	; 0
  	{
    	for (pixelcolumn = 0; pixelcolumn < 5 ; pixelcolumn++)
	  	{
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
    532e:	d7 01       	movw	r26, r14
    5330:	ec 91       	ld	r30, X
    5332:	b5 e0       	ldi	r27, 0x05	; 5
    5334:	eb 9f       	mul	r30, r27
    5336:	f0 01       	movw	r30, r0
    5338:	11 24       	eor	r1, r1
    533a:	e0 0f       	add	r30, r16
    533c:	f1 1f       	adc	r31, r17
    533e:	ef 57       	subi	r30, 0x7F	; 127
    5340:	fc 4f       	sbci	r31, 0xFC	; 252
    5342:	84 91       	lpm	r24, Z+
    5344:	0e 94 ae 28 	call	0x515c	; 0x515c <DOGM128_6_usart1_sendByte>

	DisA0high;

  	while (text[charnumber])
  	{
    	for (pixelcolumn = 0; pixelcolumn < 5 ; pixelcolumn++)
    5348:	0f 5f       	subi	r16, 0xFF	; 255
    534a:	1f 4f       	sbci	r17, 0xFF	; 255
    534c:	05 30       	cpi	r16, 0x05	; 5
    534e:	11 05       	cpc	r17, r1
    5350:	71 f7       	brne	.-36     	; 0x532e <DOGM128_6_LCD_print+0x46>
	  	{
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
	  	}
    	DOGM128_6_usart1_sendByte (0x00);														//Write white space pixels between chars to the display
    5352:	80 e0       	ldi	r24, 0x00	; 0
    5354:	0e 94 ae 28 	call	0x515c	; 0x515c <DOGM128_6_usart1_sendByte>
    5358:	08 94       	sec
    535a:	e1 1c       	adc	r14, r1
    535c:	f1 1c       	adc	r15, r1
	DOGM128_6_usart1_sendByte (0x10 | (x >> 4));		//Set Column Address upper nibble to 0
	DOGM128_6_usart1_sendByte (x & 0x0F);					//Set Column Address lower nibble to 0

	DisA0high;

  	while (text[charnumber])
    535e:	f7 01       	movw	r30, r14
    5360:	80 81       	ld	r24, Z
    5362:	88 23       	and	r24, r24
    5364:	11 f7       	brne	.-60     	; 0x532a <DOGM128_6_LCD_print+0x42>
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
	  	}
    	DOGM128_6_usart1_sendByte (0x00);														//Write white space pixels between chars to the display
		charnumber++;
  	}
}
    5366:	0f 90       	pop	r0
    5368:	cf 91       	pop	r28
    536a:	df 91       	pop	r29
    536c:	1f 91       	pop	r17
    536e:	0f 91       	pop	r16
    5370:	ff 90       	pop	r15
    5372:	ef 90       	pop	r14
    5374:	08 95       	ret

00005376 <USART0_putchar>:
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    5376:	60 91 93 05 	lds	r22, 0x0593
    537a:	70 91 94 05 	lds	r23, 0x0594
    537e:	90 e0       	ldi	r25, 0x00	; 0
    5380:	0e 94 e1 3f 	call	0x7fc2	; 0x7fc2 <fputc>
}
    5384:	08 95       	ret

00005386 <USART0_getchar>:



signed int USART0_getchar()
{
	if (nrk_uart_data_ready(NRK_DEFAULT_UART)!=0)
    5386:	80 e0       	ldi	r24, 0x00	; 0
    5388:	0e 94 9c 0e 	call	0x1d38	; 0x1d38 <nrk_uart_data_ready>
    538c:	88 23       	and	r24, r24
    538e:	49 f0       	breq	.+18     	; 0x53a2 <USART0_getchar+0x1c>
		return (signed int)(unsigned char)getchar();
    5390:	80 91 91 05 	lds	r24, 0x0591
    5394:	90 91 92 05 	lds	r25, 0x0592
    5398:	0e 94 9f 3f 	call	0x7f3e	; 0x7f3e <fgetc>
    539c:	28 2f       	mov	r18, r24
    539e:	30 e0       	ldi	r19, 0x00	; 0
    53a0:	02 c0       	rjmp	.+4      	; 0x53a6 <USART0_getchar+0x20>
	else return -1;
    53a2:	2f ef       	ldi	r18, 0xFF	; 255
    53a4:	3f ef       	ldi	r19, 0xFF	; 255
}
    53a6:	c9 01       	movw	r24, r18
    53a8:	08 95       	ret

000053aa <eDIP240_7_Display_send_packet>:
// Befehle/Daten zum Display senden
// Display_send_packet sends a packet to the display.
// The user has to provide a block of memory with the payload and the length of the payload
// In case of success 0 is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_send_packet(char * data, unsigned char length)
{
    53aa:	bf 92       	push	r11
    53ac:	cf 92       	push	r12
    53ae:	df 92       	push	r13
    53b0:	ef 92       	push	r14
    53b2:	ff 92       	push	r15
    53b4:	0f 93       	push	r16
    53b6:	1f 93       	push	r17
    53b8:	df 93       	push	r29
    53ba:	cf 93       	push	r28
    53bc:	00 d0       	rcall	.+0      	; 0x53be <eDIP240_7_Display_send_packet+0x14>
    53be:	00 d0       	rcall	.+0      	; 0x53c0 <eDIP240_7_Display_send_packet+0x16>
    53c0:	0f 92       	push	r0
    53c2:	cd b7       	in	r28, 0x3d	; 61
    53c4:	de b7       	in	r29, 0x3e	; 62
    53c6:	d8 2e       	mov	r13, r24
    53c8:	b6 2e       	mov	r11, r22
 unsigned char i=0, checksum=0, ack=0;
 volatile unsigned long ack_timeout=100000;
    53ca:	20 ea       	ldi	r18, 0xA0	; 160
    53cc:	36 e8       	ldi	r19, 0x86	; 134
    53ce:	41 e0       	ldi	r20, 0x01	; 1
    53d0:	50 e0       	ldi	r21, 0x00	; 0
    53d2:	29 83       	std	Y+1, r18	; 0x01
    53d4:	3a 83       	std	Y+2, r19	; 0x02
    53d6:	4b 83       	std	Y+3, r20	; 0x03
    53d8:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x11);       // Send command (sending packet) to the display
    53da:	81 e1       	ldi	r24, 0x11	; 17
    53dc:	9d 83       	std	Y+5, r25	; 0x05
    53de:	0e 94 bb 29 	call	0x5376	; 0x5376 <USART0_putchar>
 USART0_putchar(length);     // Send payload size to the display
    53e2:	8b 2d       	mov	r24, r11
    53e4:	0e 94 bb 29 	call	0x5376	; 0x5376 <USART0_putchar>
 checksum = 0x11 + length;
    53e8:	81 e1       	ldi	r24, 0x11	; 17
    53ea:	c8 2e       	mov	r12, r24
    53ec:	cb 0c       	add	r12, r11
 while(i < length)
    53ee:	9d 81       	ldd	r25, Y+5	; 0x05
    53f0:	0d 2d       	mov	r16, r13
    53f2:	19 2f       	mov	r17, r25
    53f4:	09 c0       	rjmp	.+18     	; 0x5408 <eDIP240_7_Display_send_packet+0x5e>
// Electronic Assembly SMALLPROTOKOLL driver by P. Diener
// Befehle/Daten zum Display senden
// Display_send_packet sends a packet to the display.
// The user has to provide a block of memory with the payload and the length of the payload
// In case of success 0 is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_send_packet(char * data, unsigned char length)
    53f6:	78 01       	movw	r14, r16
 USART0_putchar(0x11);       // Send command (sending packet) to the display
 USART0_putchar(length);     // Send payload size to the display
 checksum = 0x11 + length;
 while(i < length)
 {
	USART0_putchar(data[i]);  // Send payload to the display
    53f8:	f8 01       	movw	r30, r16
    53fa:	81 91       	ld	r24, Z+
    53fc:	8f 01       	movw	r16, r30
    53fe:	0e 94 bb 29 	call	0x5376	; 0x5376 <USART0_putchar>
	checksum += data[i];
    5402:	f7 01       	movw	r30, r14
    5404:	80 81       	ld	r24, Z
    5406:	c8 0e       	add	r12, r24
 volatile unsigned long ack_timeout=100000;

 USART0_putchar(0x11);       // Send command (sending packet) to the display
 USART0_putchar(length);     // Send payload size to the display
 checksum = 0x11 + length;
 while(i < length)
    5408:	80 2f       	mov	r24, r16
    540a:	8d 19       	sub	r24, r13
    540c:	8b 15       	cp	r24, r11
    540e:	98 f3       	brcs	.-26     	; 0x53f6 <eDIP240_7_Display_send_packet+0x4c>
 {
	USART0_putchar(data[i]);  // Send payload to the display
	checksum += data[i];
	i++;
 }
 USART0_putchar(checksum);   // Send checksum to the display
    5410:	8c 2d       	mov	r24, r12
    5412:	0e 94 bb 29 	call	0x5376	; 0x5376 <USART0_putchar>
// while (Tx0Empty == 0) {}    // Wait for complete transmission of the packet
 do                          // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5416:	0e 94 c3 29 	call	0x5386	; 0x5386 <USART0_getchar>
	ack_timeout--;
    541a:	29 81       	ldd	r18, Y+1	; 0x01
    541c:	3a 81       	ldd	r19, Y+2	; 0x02
    541e:	4b 81       	ldd	r20, Y+3	; 0x03
    5420:	5c 81       	ldd	r21, Y+4	; 0x04
    5422:	21 50       	subi	r18, 0x01	; 1
    5424:	30 40       	sbci	r19, 0x00	; 0
    5426:	40 40       	sbci	r20, 0x00	; 0
    5428:	50 40       	sbci	r21, 0x00	; 0
    542a:	29 83       	std	Y+1, r18	; 0x01
    542c:	3a 83       	std	Y+2, r19	; 0x02
    542e:	4b 83       	std	Y+3, r20	; 0x03
    5430:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5432:	86 30       	cpi	r24, 0x06	; 6
    5434:	51 f0       	breq	.+20     	; 0x544a <eDIP240_7_Display_send_packet+0xa0>
    5436:	89 81       	ldd	r24, Y+1	; 0x01
    5438:	9a 81       	ldd	r25, Y+2	; 0x02
    543a:	ab 81       	ldd	r26, Y+3	; 0x03
    543c:	bc 81       	ldd	r27, Y+4	; 0x04
    543e:	00 97       	sbiw	r24, 0x00	; 0
    5440:	a1 05       	cpc	r26, r1
    5442:	b1 05       	cpc	r27, r1
    5444:	41 f7       	brne	.-48     	; 0x5416 <eDIP240_7_Display_send_packet+0x6c>

 if (ack == 0x06) return 0;  // Success!
 else return -1;             // No success! User has to repeat the packet
    5446:	8f ef       	ldi	r24, 0xFF	; 255
    5448:	01 c0       	rjmp	.+2      	; 0x544c <eDIP240_7_Display_send_packet+0xa2>
 {
	ack = USART0_getchar();
	ack_timeout--;
 }while((ack != 0x06) && (ack_timeout > 0));

 if (ack == 0x06) return 0;  // Success!
    544a:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet
}
    544c:	0f 90       	pop	r0
    544e:	0f 90       	pop	r0
    5450:	0f 90       	pop	r0
    5452:	0f 90       	pop	r0
    5454:	0f 90       	pop	r0
    5456:	cf 91       	pop	r28
    5458:	df 91       	pop	r29
    545a:	1f 91       	pop	r17
    545c:	0f 91       	pop	r16
    545e:	ff 90       	pop	r15
    5460:	ef 90       	pop	r14
    5462:	df 90       	pop	r13
    5464:	cf 90       	pop	r12
    5466:	bf 90       	pop	r11
    5468:	08 95       	ret

0000546a <eDIP240_7_Display_get_buffer>:

// Inhalt des Sendepuffers anfordern
// Display_get_buffer reads a payload packet from the display to a memory block provided by the user
// In case of success the length of data is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_get_buffer(unsigned char * data)
{
    546a:	cf 92       	push	r12
    546c:	df 92       	push	r13
    546e:	ef 92       	push	r14
    5470:	ff 92       	push	r15
    5472:	0f 93       	push	r16
    5474:	1f 93       	push	r17
    5476:	df 93       	push	r29
    5478:	cf 93       	push	r28
    547a:	00 d0       	rcall	.+0      	; 0x547c <eDIP240_7_Display_get_buffer+0x12>
    547c:	00 d0       	rcall	.+0      	; 0x547e <eDIP240_7_Display_get_buffer+0x14>
    547e:	cd b7       	in	r28, 0x3d	; 61
    5480:	de b7       	in	r29, 0x3e	; 62
    5482:	f8 2e       	mov	r15, r24
    5484:	09 2f       	mov	r16, r25
 unsigned char i=0, checksum=0, ack=0, error=0, length = 0;
 signed int ch;
 volatile unsigned long ack_timeout=100000;
    5486:	20 ea       	ldi	r18, 0xA0	; 160
    5488:	36 e8       	ldi	r19, 0x86	; 134
    548a:	41 e0       	ldi	r20, 0x01	; 1
    548c:	50 e0       	ldi	r21, 0x00	; 0
    548e:	29 83       	std	Y+1, r18	; 0x01
    5490:	3a 83       	std	Y+2, r19	; 0x02
    5492:	4b 83       	std	Y+3, r20	; 0x03
    5494:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command (sending packet) to the display
    5496:	82 e1       	ldi	r24, 0x12	; 18
    5498:	0e 94 bb 29 	call	0x5376	; 0x5376 <USART0_putchar>
 USART0_putchar(0x01);                 // Send payload size to the display
    549c:	81 e0       	ldi	r24, 0x01	; 1
    549e:	0e 94 bb 29 	call	0x5376	; 0x5376 <USART0_putchar>
 USART0_putchar(0x53);                 // Payload
    54a2:	83 e5       	ldi	r24, 0x53	; 83
    54a4:	0e 94 bb 29 	call	0x5376	; 0x5376 <USART0_putchar>
 USART0_putchar(0x12 + 0x01 + 0x53);   // Send checksum to the display
    54a8:	86 e6       	ldi	r24, 0x66	; 102
    54aa:	0e 94 bb 29 	call	0x5376	; 0x5376 <USART0_putchar>
// while (Tx0Empty == 0) {}              // Wait for complete transmission of the packet
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    54ae:	0e 94 c3 29 	call	0x5386	; 0x5386 <USART0_getchar>
	ack_timeout--;
    54b2:	29 81       	ldd	r18, Y+1	; 0x01
    54b4:	3a 81       	ldd	r19, Y+2	; 0x02
    54b6:	4b 81       	ldd	r20, Y+3	; 0x03
    54b8:	5c 81       	ldd	r21, Y+4	; 0x04
    54ba:	21 50       	subi	r18, 0x01	; 1
    54bc:	30 40       	sbci	r19, 0x00	; 0
    54be:	40 40       	sbci	r20, 0x00	; 0
    54c0:	50 40       	sbci	r21, 0x00	; 0
    54c2:	29 83       	std	Y+1, r18	; 0x01
    54c4:	3a 83       	std	Y+2, r19	; 0x02
    54c6:	4b 83       	std	Y+3, r20	; 0x03
    54c8:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    54ca:	86 30       	cpi	r24, 0x06	; 6
    54cc:	61 f0       	breq	.+24     	; 0x54e6 <eDIP240_7_Display_get_buffer+0x7c>
    54ce:	29 81       	ldd	r18, Y+1	; 0x01
    54d0:	3a 81       	ldd	r19, Y+2	; 0x02
    54d2:	4b 81       	ldd	r20, Y+3	; 0x03
    54d4:	5c 81       	ldd	r21, Y+4	; 0x04
    54d6:	21 15       	cp	r18, r1
    54d8:	31 05       	cpc	r19, r1
    54da:	41 05       	cpc	r20, r1
    54dc:	51 05       	cpc	r21, r1
    54de:	39 f7       	brne	.-50     	; 0x54ae <eDIP240_7_Display_get_buffer+0x44>
 if (ack != 0x06) error = 1;
    54e0:	ee 24       	eor	r14, r14
    54e2:	e3 94       	inc	r14
    54e4:	01 c0       	rjmp	.+2      	; 0x54e8 <eDIP240_7_Display_get_buffer+0x7e>
// Inhalt des Sendepuffers anfordern
// Display_get_buffer reads a payload packet from the display to a memory block provided by the user
// In case of success the length of data is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_get_buffer(unsigned char * data)
{
 unsigned char i=0, checksum=0, ack=0, error=0, length = 0;
    54e6:	ee 24       	eor	r14, r14
	ack_timeout--;
 }while((ack != 0x06) && (ack_timeout > 0));
 if (ack != 0x06) error = 1;

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    54e8:	0e 94 c3 29 	call	0x5386	; 0x5386 <USART0_getchar>
    54ec:	2f ef       	ldi	r18, 0xFF	; 255
    54ee:	8f 3f       	cpi	r24, 0xFF	; 255
    54f0:	92 07       	cpc	r25, r18
    54f2:	d1 f3       	breq	.-12     	; 0x54e8 <eDIP240_7_Display_get_buffer+0x7e>
 if (ch == 0x11)                                     // Abort if command byte is incorrect
    54f4:	81 31       	cpi	r24, 0x11	; 17
    54f6:	91 05       	cpc	r25, r1
    54f8:	59 f5       	brne	.+86     	; 0x5550 <eDIP240_7_Display_get_buffer+0xe6>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    54fa:	0e 94 c3 29 	call	0x5386	; 0x5386 <USART0_getchar>
    54fe:	ef ef       	ldi	r30, 0xFF	; 255
    5500:	8f 3f       	cpi	r24, 0xFF	; 255
    5502:	9e 07       	cpc	r25, r30
    5504:	d1 f3       	breq	.-12     	; 0x54fa <eDIP240_7_Display_get_buffer+0x90>
	length = ch;
    5506:	d8 2e       	mov	r13, r24
	checksum = 0x11 + length;                         // Start checksum calculation
    5508:	91 e1       	ldi	r25, 0x11	; 17
    550a:	c9 2e       	mov	r12, r25
    550c:	cd 0c       	add	r12, r13
	while (i < length)
    550e:	80 2f       	mov	r24, r16
    5510:	0f 2d       	mov	r16, r15
    5512:	18 2f       	mov	r17, r24
    5514:	0a c0       	rjmp	.+20     	; 0x552a <eDIP240_7_Display_get_buffer+0xc0>
	{
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5516:	0e 94 c3 29 	call	0x5386	; 0x5386 <USART0_getchar>
    551a:	ff ef       	ldi	r31, 0xFF	; 255
    551c:	8f 3f       	cpi	r24, 0xFF	; 255
    551e:	9f 07       	cpc	r25, r31
    5520:	d1 f3       	breq	.-12     	; 0x5516 <eDIP240_7_Display_get_buffer+0xac>
	  data[i] = ch;
    5522:	f8 01       	movw	r30, r16
    5524:	81 93       	st	Z+, r24
    5526:	8f 01       	movw	r16, r30
	  checksum += ch;                                 // Calculate checksum
    5528:	c8 0e       	add	r12, r24
 if (ch == 0x11)                                     // Abort if command byte is incorrect
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
	length = ch;
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    552a:	80 2f       	mov	r24, r16
    552c:	8f 19       	sub	r24, r15
    552e:	8d 15       	cp	r24, r13
    5530:	90 f3       	brcs	.-28     	; 0x5516 <eDIP240_7_Display_get_buffer+0xac>
	  data[i] = ch;
	  checksum += ch;                                 // Calculate checksum
	  i++;
	}
	// Now we have received all the payload bytes.
	do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    5532:	0e 94 c3 29 	call	0x5386	; 0x5386 <USART0_getchar>
    5536:	ff ef       	ldi	r31, 0xFF	; 255
    5538:	8f 3f       	cpi	r24, 0xFF	; 255
    553a:	9f 07       	cpc	r25, r31
    553c:	d1 f3       	breq	.-12     	; 0x5532 <eDIP240_7_Display_get_buffer+0xc8>
	// If received checksum and calculated checksum do not match, we have an error!
	if (ch != checksum) error = 1;
    553e:	2c 2d       	mov	r18, r12
    5540:	30 e0       	ldi	r19, 0x00	; 0
    5542:	82 17       	cp	r24, r18
    5544:	93 07       	cpc	r25, r19
    5546:	21 f4       	brne	.+8      	; 0x5550 <eDIP240_7_Display_get_buffer+0xe6>
 }
 else error = 1;

 if (error == 0) return length;   // Success!
    5548:	ee 20       	and	r14, r14
    554a:	11 f4       	brne	.+4      	; 0x5550 <eDIP240_7_Display_get_buffer+0xe6>
    554c:	8d 2d       	mov	r24, r13
    554e:	01 c0       	rjmp	.+2      	; 0x5552 <eDIP240_7_Display_get_buffer+0xe8>
 else return -1;                   // No success! User has to repeat the packet
    5550:	8f ef       	ldi	r24, 0xFF	; 255
}
    5552:	0f 90       	pop	r0
    5554:	0f 90       	pop	r0
    5556:	0f 90       	pop	r0
    5558:	0f 90       	pop	r0
    555a:	cf 91       	pop	r28
    555c:	df 91       	pop	r29
    555e:	1f 91       	pop	r17
    5560:	0f 91       	pop	r16
    5562:	ff 90       	pop	r15
    5564:	ef 90       	pop	r14
    5566:	df 90       	pop	r13
    5568:	cf 90       	pop	r12
    556a:	08 95       	ret

0000556c <eDIP240_7_Display_request_buffer_info>:
// Pufferinformationen anfordern
// Display_request_buffer_info checks if there is any payload stored in the display that can be transmitted.
// The data is provided by a call by reference method.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_request_buffer_info(char * bytes_ready, char * bytes_free)   //TBD
{
    556c:	cf 92       	push	r12
    556e:	df 92       	push	r13
    5570:	ef 92       	push	r14
    5572:	ff 92       	push	r15
    5574:	0f 93       	push	r16
    5576:	1f 93       	push	r17
    5578:	df 93       	push	r29
    557a:	cf 93       	push	r28
    557c:	00 d0       	rcall	.+0      	; 0x557e <eDIP240_7_Display_request_buffer_info+0x12>
    557e:	00 d0       	rcall	.+0      	; 0x5580 <eDIP240_7_Display_request_buffer_info+0x14>
    5580:	cd b7       	in	r28, 0x3d	; 61
    5582:	de b7       	in	r29, 0x3e	; 62
    5584:	8c 01       	movw	r16, r24
    5586:	7b 01       	movw	r14, r22
 unsigned char checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    5588:	80 e4       	ldi	r24, 0x40	; 64
    558a:	92 e4       	ldi	r25, 0x42	; 66
    558c:	af e0       	ldi	r26, 0x0F	; 15
    558e:	b0 e0       	ldi	r27, 0x00	; 0
    5590:	89 83       	std	Y+1, r24	; 0x01
    5592:	9a 83       	std	Y+2, r25	; 0x02
    5594:	ab 83       	std	Y+3, r26	; 0x03
    5596:	bc 83       	std	Y+4, r27	; 0x04

 USART0_putchar(0x12);                 // Send command (sending packet) to the display
    5598:	82 e1       	ldi	r24, 0x12	; 18
    559a:	0e 94 bb 29 	call	0x5376	; 0x5376 <USART0_putchar>
 USART0_putchar(0x01);                 // Send payload size to the display
    559e:	81 e0       	ldi	r24, 0x01	; 1
    55a0:	0e 94 bb 29 	call	0x5376	; 0x5376 <USART0_putchar>
 USART0_putchar(0x49);                 // Payload
    55a4:	89 e4       	ldi	r24, 0x49	; 73
    55a6:	0e 94 bb 29 	call	0x5376	; 0x5376 <USART0_putchar>
 USART0_putchar(0x12 + 0x01 + 0x49);   // Send checksum to the display
    55aa:	8c e5       	ldi	r24, 0x5C	; 92
    55ac:	0e 94 bb 29 	call	0x5376	; 0x5376 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    55b0:	0e 94 c3 29 	call	0x5386	; 0x5386 <USART0_getchar>
	ack_timeout--;
    55b4:	29 81       	ldd	r18, Y+1	; 0x01
    55b6:	3a 81       	ldd	r19, Y+2	; 0x02
    55b8:	4b 81       	ldd	r20, Y+3	; 0x03
    55ba:	5c 81       	ldd	r21, Y+4	; 0x04
    55bc:	21 50       	subi	r18, 0x01	; 1
    55be:	30 40       	sbci	r19, 0x00	; 0
    55c0:	40 40       	sbci	r20, 0x00	; 0
    55c2:	50 40       	sbci	r21, 0x00	; 0
    55c4:	29 83       	std	Y+1, r18	; 0x01
    55c6:	3a 83       	std	Y+2, r19	; 0x02
    55c8:	4b 83       	std	Y+3, r20	; 0x03
    55ca:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    55cc:	86 30       	cpi	r24, 0x06	; 6
    55ce:	59 f0       	breq	.+22     	; 0x55e6 <eDIP240_7_Display_request_buffer_info+0x7a>
    55d0:	89 81       	ldd	r24, Y+1	; 0x01
    55d2:	9a 81       	ldd	r25, Y+2	; 0x02
    55d4:	ab 81       	ldd	r26, Y+3	; 0x03
    55d6:	bc 81       	ldd	r27, Y+4	; 0x04
    55d8:	00 97       	sbiw	r24, 0x00	; 0
    55da:	a1 05       	cpc	r26, r1
    55dc:	b1 05       	cpc	r27, r1
    55de:	41 f7       	brne	.-48     	; 0x55b0 <eDIP240_7_Display_request_buffer_info+0x44>
 if (ack != 0x06) error = 1;
    55e0:	dd 24       	eor	r13, r13
    55e2:	d3 94       	inc	r13
    55e4:	01 c0       	rjmp	.+2      	; 0x55e8 <eDIP240_7_Display_request_buffer_info+0x7c>
// Display_request_buffer_info checks if there is any payload stored in the display that can be transmitted.
// The data is provided by a call by reference method.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_request_buffer_info(char * bytes_ready, char * bytes_free)   //TBD
{
 unsigned char checksum=0, ack=0, error=0, length;
    55e6:	dd 24       	eor	r13, r13
	ack_timeout--;
 }while((ack != 0x06) && (ack_timeout > 0));
 if (ack != 0x06) error = 1;

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    55e8:	0e 94 c3 29 	call	0x5386	; 0x5386 <USART0_getchar>
    55ec:	2f ef       	ldi	r18, 0xFF	; 255
    55ee:	8f 3f       	cpi	r24, 0xFF	; 255
    55f0:	92 07       	cpc	r25, r18
    55f2:	d1 f3       	breq	.-12     	; 0x55e8 <eDIP240_7_Display_request_buffer_info+0x7c>
 if (ch == 0x12)                                     // Abort if command byte is incorrect
    55f4:	82 31       	cpi	r24, 0x12	; 18
    55f6:	91 05       	cpc	r25, r1
    55f8:	51 f5       	brne	.+84     	; 0x564e <eDIP240_7_Display_request_buffer_info+0xe2>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    55fa:	0e 94 c3 29 	call	0x5386	; 0x5386 <USART0_getchar>
    55fe:	ef ef       	ldi	r30, 0xFF	; 255
    5600:	8f 3f       	cpi	r24, 0xFF	; 255
    5602:	9e 07       	cpc	r25, r30
    5604:	d1 f3       	breq	.-12     	; 0x55fa <eDIP240_7_Display_request_buffer_info+0x8e>
	length = ch;
	if (length == 2)                                  // Abort if length is incorrect
    5606:	82 30       	cpi	r24, 0x02	; 2
    5608:	11 f5       	brne	.+68     	; 0x564e <eDIP240_7_Display_request_buffer_info+0xe2>
	{
	  checksum = 0x12 + length;                         // Start checksum calculation

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    560a:	0e 94 c3 29 	call	0x5386	; 0x5386 <USART0_getchar>
    560e:	ff ef       	ldi	r31, 0xFF	; 255
    5610:	8f 3f       	cpi	r24, 0xFF	; 255
    5612:	9f 07       	cpc	r25, r31
    5614:	d1 f3       	breq	.-12     	; 0x560a <eDIP240_7_Display_request_buffer_info+0x9e>
	  checksum += ch;                                 // Calculate checksum
    5616:	24 e1       	ldi	r18, 0x14	; 20
    5618:	c2 2e       	mov	r12, r18
    561a:	c8 0e       	add	r12, r24
	  *bytes_ready = ch;
    561c:	f8 01       	movw	r30, r16
    561e:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5620:	0e 94 c3 29 	call	0x5386	; 0x5386 <USART0_getchar>
    5624:	ff ef       	ldi	r31, 0xFF	; 255
    5626:	8f 3f       	cpi	r24, 0xFF	; 255
    5628:	9f 07       	cpc	r25, r31
    562a:	d1 f3       	breq	.-12     	; 0x5620 <eDIP240_7_Display_request_buffer_info+0xb4>
	  checksum += ch;                                 // Calculate checksum
    562c:	0c 2d       	mov	r16, r12
    562e:	08 0f       	add	r16, r24
	  *bytes_free = ch;
    5630:	f7 01       	movw	r30, r14
    5632:	80 83       	st	Z, r24

	  // Now we have received all the payload bytes.
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    5634:	0e 94 c3 29 	call	0x5386	; 0x5386 <USART0_getchar>
    5638:	ff ef       	ldi	r31, 0xFF	; 255
    563a:	8f 3f       	cpi	r24, 0xFF	; 255
    563c:	9f 07       	cpc	r25, r31
    563e:	d1 f3       	breq	.-12     	; 0x5634 <eDIP240_7_Display_request_buffer_info+0xc8>
	  // If received checksum and calculated checksum do not match, we have an error!
	  if (ch != checksum) error = 1;
    5640:	20 2f       	mov	r18, r16
    5642:	30 e0       	ldi	r19, 0x00	; 0
    5644:	82 17       	cp	r24, r18
    5646:	93 07       	cpc	r25, r19
    5648:	11 f4       	brne	.+4      	; 0x564e <eDIP240_7_Display_request_buffer_info+0xe2>
	}
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
    564a:	dd 20       	and	r13, r13
    564c:	11 f0       	breq	.+4      	; 0x5652 <eDIP240_7_Display_request_buffer_info+0xe6>
 else return -1;             // No success! User has to repeat the packet
    564e:	8f ef       	ldi	r24, 0xFF	; 255
    5650:	01 c0       	rjmp	.+2      	; 0x5654 <eDIP240_7_Display_request_buffer_info+0xe8>
	}
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
    5652:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet
}
    5654:	0f 90       	pop	r0
    5656:	0f 90       	pop	r0
    5658:	0f 90       	pop	r0
    565a:	0f 90       	pop	r0
    565c:	cf 91       	pop	r28
    565e:	df 91       	pop	r29
    5660:	1f 91       	pop	r17
    5662:	0f 91       	pop	r16
    5664:	ff 90       	pop	r15
    5666:	ef 90       	pop	r14
    5668:	df 90       	pop	r13
    566a:	cf 90       	pop	r12
    566c:	08 95       	ret

0000566e <eDIP240_7_Display_set_protocol>:
// Display_set_protocol can set the maximum transmission block size and the serial interface data block timeout.
// sendbuffer_size is set in bytes (1 .. 64)
// timeout is set in 1/100 seconds (0 .. 255)
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_set_protocol(unsigned char sendbuffer_size, unsigned char timeout)
{
    566e:	0f 93       	push	r16
    5670:	1f 93       	push	r17
    5672:	df 93       	push	r29
    5674:	cf 93       	push	r28
    5676:	00 d0       	rcall	.+0      	; 0x5678 <eDIP240_7_Display_set_protocol+0xa>
    5678:	00 d0       	rcall	.+0      	; 0x567a <eDIP240_7_Display_set_protocol+0xc>
    567a:	cd b7       	in	r28, 0x3d	; 61
    567c:	de b7       	in	r29, 0x3e	; 62
    567e:	18 2f       	mov	r17, r24
    5680:	06 2f       	mov	r16, r22
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    5682:	20 e4       	ldi	r18, 0x40	; 64
    5684:	32 e4       	ldi	r19, 0x42	; 66
    5686:	4f e0       	ldi	r20, 0x0F	; 15
    5688:	50 e0       	ldi	r21, 0x00	; 0
    568a:	29 83       	std	Y+1, r18	; 0x01
    568c:	3a 83       	std	Y+2, r19	; 0x02
    568e:	4b 83       	std	Y+3, r20	; 0x03
    5690:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    5692:	82 e1       	ldi	r24, 0x12	; 18
    5694:	0e 94 bb 29 	call	0x5376	; 0x5376 <USART0_putchar>
 USART0_putchar(3);
    5698:	83 e0       	ldi	r24, 0x03	; 3
    569a:	0e 94 bb 29 	call	0x5376	; 0x5376 <USART0_putchar>
 USART0_putchar('D');
    569e:	84 e4       	ldi	r24, 0x44	; 68
    56a0:	0e 94 bb 29 	call	0x5376	; 0x5376 <USART0_putchar>
 USART0_putchar(sendbuffer_size);
    56a4:	81 2f       	mov	r24, r17
    56a6:	0e 94 bb 29 	call	0x5376	; 0x5376 <USART0_putchar>
 USART0_putchar(timeout);
    56aa:	80 2f       	mov	r24, r16
    56ac:	0e 94 bb 29 	call	0x5376	; 0x5376 <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 3 + 'D' + sendbuffer_size + timeout) );                     // Checksum
    56b0:	81 2f       	mov	r24, r17
    56b2:	87 5a       	subi	r24, 0xA7	; 167
    56b4:	80 0f       	add	r24, r16
    56b6:	0e 94 bb 29 	call	0x5376	; 0x5376 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    56ba:	0e 94 c3 29 	call	0x5386	; 0x5386 <USART0_getchar>
	ack_timeout--;
    56be:	29 81       	ldd	r18, Y+1	; 0x01
    56c0:	3a 81       	ldd	r19, Y+2	; 0x02
    56c2:	4b 81       	ldd	r20, Y+3	; 0x03
    56c4:	5c 81       	ldd	r21, Y+4	; 0x04
    56c6:	21 50       	subi	r18, 0x01	; 1
    56c8:	30 40       	sbci	r19, 0x00	; 0
    56ca:	40 40       	sbci	r20, 0x00	; 0
    56cc:	50 40       	sbci	r21, 0x00	; 0
    56ce:	29 83       	std	Y+1, r18	; 0x01
    56d0:	3a 83       	std	Y+2, r19	; 0x02
    56d2:	4b 83       	std	Y+3, r20	; 0x03
    56d4:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    56d6:	86 30       	cpi	r24, 0x06	; 6
    56d8:	51 f0       	breq	.+20     	; 0x56ee <eDIP240_7_Display_set_protocol+0x80>
    56da:	89 81       	ldd	r24, Y+1	; 0x01
    56dc:	9a 81       	ldd	r25, Y+2	; 0x02
    56de:	ab 81       	ldd	r26, Y+3	; 0x03
    56e0:	bc 81       	ldd	r27, Y+4	; 0x04
    56e2:	00 97       	sbiw	r24, 0x00	; 0
    56e4:	a1 05       	cpc	r26, r1
    56e6:	b1 05       	cpc	r27, r1
    56e8:	41 f7       	brne	.-48     	; 0x56ba <eDIP240_7_Display_set_protocol+0x4c>
 if (ack != 0x06) return (-1);
    56ea:	8f ef       	ldi	r24, 0xFF	; 255
    56ec:	01 c0       	rjmp	.+2      	; 0x56f0 <eDIP240_7_Display_set_protocol+0x82>
 return 0;
    56ee:	80 e0       	ldi	r24, 0x00	; 0
}
    56f0:	0f 90       	pop	r0
    56f2:	0f 90       	pop	r0
    56f4:	0f 90       	pop	r0
    56f6:	0f 90       	pop	r0
    56f8:	cf 91       	pop	r28
    56fa:	df 91       	pop	r29
    56fc:	1f 91       	pop	r17
    56fe:	0f 91       	pop	r16
    5700:	08 95       	ret

00005702 <eDIP240_7_Display_get_protocoll_info>:
// Display_get_protocoll_info requests the current sendbuffer_size and timeout settings and the sendbuffer_level.
// sendbuffer_size: current setting of the maimum number of bytes that can be stored in the display-sendbuffer.
// sendbuffer_level: current number of bytes that are stored in the display-sendbuffer.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_get_protocoll_info(unsigned char * sendbuffer_size, unsigned char * sendbuffer_level, unsigned char * timeout)
{
    5702:	bf 92       	push	r11
    5704:	cf 92       	push	r12
    5706:	df 92       	push	r13
    5708:	ef 92       	push	r14
    570a:	ff 92       	push	r15
    570c:	0f 93       	push	r16
    570e:	1f 93       	push	r17
    5710:	df 93       	push	r29
    5712:	cf 93       	push	r28
    5714:	00 d0       	rcall	.+0      	; 0x5716 <eDIP240_7_Display_get_protocoll_info+0x14>
    5716:	00 d0       	rcall	.+0      	; 0x5718 <eDIP240_7_Display_get_protocoll_info+0x16>
    5718:	cd b7       	in	r28, 0x3d	; 61
    571a:	de b7       	in	r29, 0x3e	; 62
    571c:	6c 01       	movw	r12, r24
    571e:	8b 01       	movw	r16, r22
    5720:	7a 01       	movw	r14, r20
 unsigned char checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    5722:	80 e4       	ldi	r24, 0x40	; 64
    5724:	92 e4       	ldi	r25, 0x42	; 66
    5726:	af e0       	ldi	r26, 0x0F	; 15
    5728:	b0 e0       	ldi	r27, 0x00	; 0
    572a:	89 83       	std	Y+1, r24	; 0x01
    572c:	9a 83       	std	Y+2, r25	; 0x02
    572e:	ab 83       	std	Y+3, r26	; 0x03
    5730:	bc 83       	std	Y+4, r27	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    5732:	82 e1       	ldi	r24, 0x12	; 18
    5734:	0e 94 bb 29 	call	0x5376	; 0x5376 <USART0_putchar>
 USART0_putchar(1);
    5738:	81 e0       	ldi	r24, 0x01	; 1
    573a:	0e 94 bb 29 	call	0x5376	; 0x5376 <USART0_putchar>
 USART0_putchar('P');
    573e:	80 e5       	ldi	r24, 0x50	; 80
    5740:	0e 94 bb 29 	call	0x5376	; 0x5376 <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 1 + 'P') );
    5744:	83 e6       	ldi	r24, 0x63	; 99
    5746:	0e 94 bb 29 	call	0x5376	; 0x5376 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    574a:	0e 94 c3 29 	call	0x5386	; 0x5386 <USART0_getchar>
	ack_timeout--;
    574e:	29 81       	ldd	r18, Y+1	; 0x01
    5750:	3a 81       	ldd	r19, Y+2	; 0x02
    5752:	4b 81       	ldd	r20, Y+3	; 0x03
    5754:	5c 81       	ldd	r21, Y+4	; 0x04
    5756:	21 50       	subi	r18, 0x01	; 1
    5758:	30 40       	sbci	r19, 0x00	; 0
    575a:	40 40       	sbci	r20, 0x00	; 0
    575c:	50 40       	sbci	r21, 0x00	; 0
    575e:	29 83       	std	Y+1, r18	; 0x01
    5760:	3a 83       	std	Y+2, r19	; 0x02
    5762:	4b 83       	std	Y+3, r20	; 0x03
    5764:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5766:	86 30       	cpi	r24, 0x06	; 6
    5768:	49 f0       	breq	.+18     	; 0x577c <eDIP240_7_Display_get_protocoll_info+0x7a>
    576a:	89 81       	ldd	r24, Y+1	; 0x01
    576c:	9a 81       	ldd	r25, Y+2	; 0x02
    576e:	ab 81       	ldd	r26, Y+3	; 0x03
    5770:	bc 81       	ldd	r27, Y+4	; 0x04
    5772:	00 97       	sbiw	r24, 0x00	; 0
    5774:	a1 05       	cpc	r26, r1
    5776:	b1 05       	cpc	r27, r1
    5778:	41 f7       	brne	.-48     	; 0x574a <eDIP240_7_Display_get_protocoll_info+0x48>
    577a:	3b c0       	rjmp	.+118    	; 0x57f2 <eDIP240_7_Display_get_protocoll_info+0xf0>
 if (ack != 0x06) return (-1);

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    577c:	0e 94 c3 29 	call	0x5386	; 0x5386 <USART0_getchar>
    5780:	2f ef       	ldi	r18, 0xFF	; 255
    5782:	8f 3f       	cpi	r24, 0xFF	; 255
    5784:	92 07       	cpc	r25, r18
    5786:	d1 f3       	breq	.-12     	; 0x577c <eDIP240_7_Display_get_protocoll_info+0x7a>
 if (ch == 0x12)                                     // Abort if command byte is incorrect
    5788:	82 31       	cpi	r24, 0x12	; 18
    578a:	91 05       	cpc	r25, r1
    578c:	91 f5       	brne	.+100    	; 0x57f2 <eDIP240_7_Display_get_protocoll_info+0xf0>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    578e:	0e 94 c3 29 	call	0x5386	; 0x5386 <USART0_getchar>
    5792:	ef ef       	ldi	r30, 0xFF	; 255
    5794:	8f 3f       	cpi	r24, 0xFF	; 255
    5796:	9e 07       	cpc	r25, r30
    5798:	d1 f3       	breq	.-12     	; 0x578e <eDIP240_7_Display_get_protocoll_info+0x8c>
	length = ch;
	if (length == 3)                                  // Abort if length is incorrect
    579a:	83 30       	cpi	r24, 0x03	; 3
    579c:	51 f5       	brne	.+84     	; 0x57f2 <eDIP240_7_Display_get_protocoll_info+0xf0>
	{
	  checksum = 0x12 + length;                         // Start checksum calculation

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    579e:	0e 94 c3 29 	call	0x5386	; 0x5386 <USART0_getchar>
    57a2:	ff ef       	ldi	r31, 0xFF	; 255
    57a4:	8f 3f       	cpi	r24, 0xFF	; 255
    57a6:	9f 07       	cpc	r25, r31
    57a8:	d1 f3       	breq	.-12     	; 0x579e <eDIP240_7_Display_get_protocoll_info+0x9c>
	  checksum += ch;                                 // Calculate checksum
    57aa:	35 e1       	ldi	r19, 0x15	; 21
    57ac:	b3 2e       	mov	r11, r19
    57ae:	b8 0e       	add	r11, r24
	  *sendbuffer_size = ch;
    57b0:	f6 01       	movw	r30, r12
    57b2:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    57b4:	0e 94 c3 29 	call	0x5386	; 0x5386 <USART0_getchar>
    57b8:	ff ef       	ldi	r31, 0xFF	; 255
    57ba:	8f 3f       	cpi	r24, 0xFF	; 255
    57bc:	9f 07       	cpc	r25, r31
    57be:	d1 f3       	breq	.-12     	; 0x57b4 <eDIP240_7_Display_get_protocoll_info+0xb2>
	  checksum += ch;                                 // Calculate checksum
    57c0:	cb 2c       	mov	r12, r11
    57c2:	c8 0e       	add	r12, r24
	  *sendbuffer_level = ch;
    57c4:	f8 01       	movw	r30, r16
    57c6:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    57c8:	0e 94 c3 29 	call	0x5386	; 0x5386 <USART0_getchar>
    57cc:	ff ef       	ldi	r31, 0xFF	; 255
    57ce:	8f 3f       	cpi	r24, 0xFF	; 255
    57d0:	9f 07       	cpc	r25, r31
    57d2:	d1 f3       	breq	.-12     	; 0x57c8 <eDIP240_7_Display_get_protocoll_info+0xc6>
	  checksum += ch;                                 // Calculate checksum
    57d4:	0c 2d       	mov	r16, r12
    57d6:	08 0f       	add	r16, r24
	  *timeout = ch;
    57d8:	f7 01       	movw	r30, r14
    57da:	80 83       	st	Z, r24

	  // Now we have received all the payload bytes.
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    57dc:	0e 94 c3 29 	call	0x5386	; 0x5386 <USART0_getchar>
    57e0:	ff ef       	ldi	r31, 0xFF	; 255
    57e2:	8f 3f       	cpi	r24, 0xFF	; 255
    57e4:	9f 07       	cpc	r25, r31
    57e6:	d1 f3       	breq	.-12     	; 0x57dc <eDIP240_7_Display_get_protocoll_info+0xda>
	  // If received checksum and calculated checksum do not match, we have an error!
	  if (ch != checksum) error = 1;
    57e8:	20 2f       	mov	r18, r16
    57ea:	30 e0       	ldi	r19, 0x00	; 0
    57ec:	82 17       	cp	r24, r18
    57ee:	93 07       	cpc	r25, r19
    57f0:	11 f0       	breq	.+4      	; 0x57f6 <eDIP240_7_Display_get_protocoll_info+0xf4>
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
 else return -1;             // No success! User has to repeat the packet
    57f2:	8f ef       	ldi	r24, 0xFF	; 255
    57f4:	01 c0       	rjmp	.+2      	; 0x57f8 <eDIP240_7_Display_get_protocoll_info+0xf6>
	}
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
    57f6:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet

 return 0;

}
    57f8:	0f 90       	pop	r0
    57fa:	0f 90       	pop	r0
    57fc:	0f 90       	pop	r0
    57fe:	0f 90       	pop	r0
    5800:	cf 91       	pop	r28
    5802:	df 91       	pop	r29
    5804:	1f 91       	pop	r17
    5806:	0f 91       	pop	r16
    5808:	ff 90       	pop	r15
    580a:	ef 90       	pop	r14
    580c:	df 90       	pop	r13
    580e:	cf 90       	pop	r12
    5810:	bf 90       	pop	r11
    5812:	08 95       	ret

00005814 <eDIP240_7_Display_repeat_last_packet>:
// Letztes Datenpaket wiederholen
// Display_repeat_last_packet will cause the display to repeat the last packet.
// The user has to provide a block of memory (data) where the received packet payload will be stored.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_repeat_last_packet(unsigned char * data)
{
    5814:	ef 92       	push	r14
    5816:	ff 92       	push	r15
    5818:	0f 93       	push	r16
    581a:	1f 93       	push	r17
    581c:	df 93       	push	r29
    581e:	cf 93       	push	r28
    5820:	00 d0       	rcall	.+0      	; 0x5822 <eDIP240_7_Display_repeat_last_packet+0xe>
    5822:	00 d0       	rcall	.+0      	; 0x5824 <eDIP240_7_Display_repeat_last_packet+0x10>
    5824:	cd b7       	in	r28, 0x3d	; 61
    5826:	de b7       	in	r29, 0x3e	; 62
    5828:	f8 2e       	mov	r15, r24
    582a:	09 2f       	mov	r16, r25
 unsigned char i=0, checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    582c:	20 e4       	ldi	r18, 0x40	; 64
    582e:	32 e4       	ldi	r19, 0x42	; 66
    5830:	4f e0       	ldi	r20, 0x0F	; 15
    5832:	50 e0       	ldi	r21, 0x00	; 0
    5834:	29 83       	std	Y+1, r18	; 0x01
    5836:	3a 83       	std	Y+2, r19	; 0x02
    5838:	4b 83       	std	Y+3, r20	; 0x03
    583a:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    583c:	82 e1       	ldi	r24, 0x12	; 18
    583e:	0e 94 bb 29 	call	0x5376	; 0x5376 <USART0_putchar>
 USART0_putchar(1);
    5842:	81 e0       	ldi	r24, 0x01	; 1
    5844:	0e 94 bb 29 	call	0x5376	; 0x5376 <USART0_putchar>
 USART0_putchar('R');
    5848:	82 e5       	ldi	r24, 0x52	; 82
    584a:	0e 94 bb 29 	call	0x5376	; 0x5376 <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 1 + 'R') );                     // Checksum
    584e:	85 e6       	ldi	r24, 0x65	; 101
    5850:	0e 94 bb 29 	call	0x5376	; 0x5376 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5854:	0e 94 c3 29 	call	0x5386	; 0x5386 <USART0_getchar>
	ack_timeout--;
    5858:	29 81       	ldd	r18, Y+1	; 0x01
    585a:	3a 81       	ldd	r19, Y+2	; 0x02
    585c:	4b 81       	ldd	r20, Y+3	; 0x03
    585e:	5c 81       	ldd	r21, Y+4	; 0x04
    5860:	21 50       	subi	r18, 0x01	; 1
    5862:	30 40       	sbci	r19, 0x00	; 0
    5864:	40 40       	sbci	r20, 0x00	; 0
    5866:	50 40       	sbci	r21, 0x00	; 0
    5868:	29 83       	std	Y+1, r18	; 0x01
    586a:	3a 83       	std	Y+2, r19	; 0x02
    586c:	4b 83       	std	Y+3, r20	; 0x03
    586e:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5870:	86 30       	cpi	r24, 0x06	; 6
    5872:	59 f0       	breq	.+22     	; 0x588a <eDIP240_7_Display_repeat_last_packet+0x76>
    5874:	29 81       	ldd	r18, Y+1	; 0x01
    5876:	3a 81       	ldd	r19, Y+2	; 0x02
    5878:	4b 81       	ldd	r20, Y+3	; 0x03
    587a:	5c 81       	ldd	r21, Y+4	; 0x04
    587c:	21 15       	cp	r18, r1
    587e:	31 05       	cpc	r19, r1
    5880:	41 05       	cpc	r20, r1
    5882:	51 05       	cpc	r21, r1
    5884:	39 f7       	brne	.-50     	; 0x5854 <eDIP240_7_Display_repeat_last_packet+0x40>
 if (ack != 0x06) return (-1);
    5886:	8f ef       	ldi	r24, 0xFF	; 255
    5888:	28 c0       	rjmp	.+80     	; 0x58da <eDIP240_7_Display_repeat_last_packet+0xc6>

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    588a:	0e 94 c3 29 	call	0x5386	; 0x5386 <USART0_getchar>
    588e:	2f ef       	ldi	r18, 0xFF	; 255
    5890:	8f 3f       	cpi	r24, 0xFF	; 255
    5892:	92 07       	cpc	r25, r18
    5894:	d1 f3       	breq	.-12     	; 0x588a <eDIP240_7_Display_repeat_last_packet+0x76>
 if (ch == 0x11)                                     // Abort if command byte is incorrect
    5896:	81 31       	cpi	r24, 0x11	; 17
    5898:	91 05       	cpc	r25, r1
    589a:	f1 f4       	brne	.+60     	; 0x58d8 <eDIP240_7_Display_repeat_last_packet+0xc4>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    589c:	0e 94 c3 29 	call	0x5386	; 0x5386 <USART0_getchar>
    58a0:	ef ef       	ldi	r30, 0xFF	; 255
    58a2:	8f 3f       	cpi	r24, 0xFF	; 255
    58a4:	9e 07       	cpc	r25, r30
    58a6:	d1 f3       	breq	.-12     	; 0x589c <eDIP240_7_Display_repeat_last_packet+0x88>
	length = ch;
    58a8:	e8 2e       	mov	r14, r24
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    58aa:	80 2f       	mov	r24, r16
    58ac:	0f 2d       	mov	r16, r15
    58ae:	18 2f       	mov	r17, r24
    58b0:	09 c0       	rjmp	.+18     	; 0x58c4 <eDIP240_7_Display_repeat_last_packet+0xb0>
	{
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    58b2:	0e 94 c3 29 	call	0x5386	; 0x5386 <USART0_getchar>
    58b6:	ff ef       	ldi	r31, 0xFF	; 255
    58b8:	8f 3f       	cpi	r24, 0xFF	; 255
    58ba:	9f 07       	cpc	r25, r31
    58bc:	d1 f3       	breq	.-12     	; 0x58b2 <eDIP240_7_Display_repeat_last_packet+0x9e>
	  data[i] = ch;
    58be:	f8 01       	movw	r30, r16
    58c0:	81 93       	st	Z+, r24
    58c2:	8f 01       	movw	r16, r30
 if (ch == 0x11)                                     // Abort if command byte is incorrect
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
	length = ch;
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    58c4:	80 2f       	mov	r24, r16
    58c6:	8f 19       	sub	r24, r15
    58c8:	8e 15       	cp	r24, r14
    58ca:	98 f3       	brcs	.-26     	; 0x58b2 <eDIP240_7_Display_repeat_last_packet+0x9e>
	  data[i] = ch;
	  checksum += ch;                                 // Calculate checksum
	  i++;
	}
	// Now we have received all the payload bytes.
	do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    58cc:	0e 94 c3 29 	call	0x5386	; 0x5386 <USART0_getchar>
    58d0:	ff ef       	ldi	r31, 0xFF	; 255
    58d2:	8f 3f       	cpi	r24, 0xFF	; 255
    58d4:	9f 07       	cpc	r25, r31
    58d6:	d1 f3       	breq	.-12     	; 0x58cc <eDIP240_7_Display_repeat_last_packet+0xb8>
	// If received checksum and calculated checksum do not match, we have an error!
	if (ch != checksum) error = 1;
 }
 else error = 1;

 if (ack == 0x06) return 0;  // Success!
    58d8:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet
}
    58da:	0f 90       	pop	r0
    58dc:	0f 90       	pop	r0
    58de:	0f 90       	pop	r0
    58e0:	0f 90       	pop	r0
    58e2:	cf 91       	pop	r28
    58e4:	df 91       	pop	r29
    58e6:	1f 91       	pop	r17
    58e8:	0f 91       	pop	r16
    58ea:	ff 90       	pop	r15
    58ec:	ef 90       	pop	r14
    58ee:	08 95       	ret

000058f0 <eDIP240_7_Display_select>:

// Adressierung nur bei RS232/RS485 Betrieb
// Display_select will select the display with the provided address as bus receiver.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_select(unsigned char address)
{
    58f0:	1f 93       	push	r17
    58f2:	df 93       	push	r29
    58f4:	cf 93       	push	r28
    58f6:	00 d0       	rcall	.+0      	; 0x58f8 <eDIP240_7_Display_select+0x8>
    58f8:	00 d0       	rcall	.+0      	; 0x58fa <eDIP240_7_Display_select+0xa>
    58fa:	cd b7       	in	r28, 0x3d	; 61
    58fc:	de b7       	in	r29, 0x3e	; 62
    58fe:	18 2f       	mov	r17, r24
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    5900:	20 e4       	ldi	r18, 0x40	; 64
    5902:	32 e4       	ldi	r19, 0x42	; 66
    5904:	4f e0       	ldi	r20, 0x0F	; 15
    5906:	50 e0       	ldi	r21, 0x00	; 0
    5908:	29 83       	std	Y+1, r18	; 0x01
    590a:	3a 83       	std	Y+2, r19	; 0x02
    590c:	4b 83       	std	Y+3, r20	; 0x03
    590e:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    5910:	82 e1       	ldi	r24, 0x12	; 18
    5912:	0e 94 bb 29 	call	0x5376	; 0x5376 <USART0_putchar>
 USART0_putchar(3);
    5916:	83 e0       	ldi	r24, 0x03	; 3
    5918:	0e 94 bb 29 	call	0x5376	; 0x5376 <USART0_putchar>
 USART0_putchar('A');
    591c:	81 e4       	ldi	r24, 0x41	; 65
    591e:	0e 94 bb 29 	call	0x5376	; 0x5376 <USART0_putchar>
 USART0_putchar('S');
    5922:	83 e5       	ldi	r24, 0x53	; 83
    5924:	0e 94 bb 29 	call	0x5376	; 0x5376 <USART0_putchar>
 USART0_putchar(address);
    5928:	81 2f       	mov	r24, r17
    592a:	0e 94 bb 29 	call	0x5376	; 0x5376 <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 3 + 'A' + 'S' + address) );                     // Checksum
    592e:	81 2f       	mov	r24, r17
    5930:	87 55       	subi	r24, 0x57	; 87
    5932:	0e 94 bb 29 	call	0x5376	; 0x5376 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5936:	0e 94 c3 29 	call	0x5386	; 0x5386 <USART0_getchar>
	ack_timeout--;
    593a:	29 81       	ldd	r18, Y+1	; 0x01
    593c:	3a 81       	ldd	r19, Y+2	; 0x02
    593e:	4b 81       	ldd	r20, Y+3	; 0x03
    5940:	5c 81       	ldd	r21, Y+4	; 0x04
    5942:	21 50       	subi	r18, 0x01	; 1
    5944:	30 40       	sbci	r19, 0x00	; 0
    5946:	40 40       	sbci	r20, 0x00	; 0
    5948:	50 40       	sbci	r21, 0x00	; 0
    594a:	29 83       	std	Y+1, r18	; 0x01
    594c:	3a 83       	std	Y+2, r19	; 0x02
    594e:	4b 83       	std	Y+3, r20	; 0x03
    5950:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5952:	86 30       	cpi	r24, 0x06	; 6
    5954:	51 f0       	breq	.+20     	; 0x596a <eDIP240_7_Display_select+0x7a>
    5956:	89 81       	ldd	r24, Y+1	; 0x01
    5958:	9a 81       	ldd	r25, Y+2	; 0x02
    595a:	ab 81       	ldd	r26, Y+3	; 0x03
    595c:	bc 81       	ldd	r27, Y+4	; 0x04
    595e:	00 97       	sbiw	r24, 0x00	; 0
    5960:	a1 05       	cpc	r26, r1
    5962:	b1 05       	cpc	r27, r1
    5964:	41 f7       	brne	.-48     	; 0x5936 <eDIP240_7_Display_select+0x46>
 if (ack != 0x06) return (-1);
    5966:	8f ef       	ldi	r24, 0xFF	; 255
    5968:	01 c0       	rjmp	.+2      	; 0x596c <eDIP240_7_Display_select+0x7c>
 return 0;
    596a:	80 e0       	ldi	r24, 0x00	; 0
}
    596c:	0f 90       	pop	r0
    596e:	0f 90       	pop	r0
    5970:	0f 90       	pop	r0
    5972:	0f 90       	pop	r0
    5974:	cf 91       	pop	r28
    5976:	df 91       	pop	r29
    5978:	1f 91       	pop	r17
    597a:	08 95       	ret

0000597c <eDIP240_7_Display_deselect>:
// Adressierung nur bei RS232/RS485 Betrieb
// Display_deselect will deselect the display with the provided address.
// A deselected display will not listen to data sent over the serial line and will not transmit to the line.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_deselect(unsigned char address)
{
    597c:	1f 93       	push	r17
    597e:	df 93       	push	r29
    5980:	cf 93       	push	r28
    5982:	00 d0       	rcall	.+0      	; 0x5984 <eDIP240_7_Display_deselect+0x8>
    5984:	00 d0       	rcall	.+0      	; 0x5986 <eDIP240_7_Display_deselect+0xa>
    5986:	cd b7       	in	r28, 0x3d	; 61
    5988:	de b7       	in	r29, 0x3e	; 62
    598a:	18 2f       	mov	r17, r24
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    598c:	20 e4       	ldi	r18, 0x40	; 64
    598e:	32 e4       	ldi	r19, 0x42	; 66
    5990:	4f e0       	ldi	r20, 0x0F	; 15
    5992:	50 e0       	ldi	r21, 0x00	; 0
    5994:	29 83       	std	Y+1, r18	; 0x01
    5996:	3a 83       	std	Y+2, r19	; 0x02
    5998:	4b 83       	std	Y+3, r20	; 0x03
    599a:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    599c:	82 e1       	ldi	r24, 0x12	; 18
    599e:	0e 94 bb 29 	call	0x5376	; 0x5376 <USART0_putchar>
 USART0_putchar(3);
    59a2:	83 e0       	ldi	r24, 0x03	; 3
    59a4:	0e 94 bb 29 	call	0x5376	; 0x5376 <USART0_putchar>
 USART0_putchar('A');
    59a8:	81 e4       	ldi	r24, 0x41	; 65
    59aa:	0e 94 bb 29 	call	0x5376	; 0x5376 <USART0_putchar>
 USART0_putchar('D');
    59ae:	84 e4       	ldi	r24, 0x44	; 68
    59b0:	0e 94 bb 29 	call	0x5376	; 0x5376 <USART0_putchar>
 USART0_putchar(address);
    59b4:	81 2f       	mov	r24, r17
    59b6:	0e 94 bb 29 	call	0x5376	; 0x5376 <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 3 + 'A' + 'D' + address) );                     // Checksum
    59ba:	81 2f       	mov	r24, r17
    59bc:	86 56       	subi	r24, 0x66	; 102
    59be:	0e 94 bb 29 	call	0x5376	; 0x5376 <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    59c2:	0e 94 c3 29 	call	0x5386	; 0x5386 <USART0_getchar>
	ack_timeout--;
    59c6:	29 81       	ldd	r18, Y+1	; 0x01
    59c8:	3a 81       	ldd	r19, Y+2	; 0x02
    59ca:	4b 81       	ldd	r20, Y+3	; 0x03
    59cc:	5c 81       	ldd	r21, Y+4	; 0x04
    59ce:	21 50       	subi	r18, 0x01	; 1
    59d0:	30 40       	sbci	r19, 0x00	; 0
    59d2:	40 40       	sbci	r20, 0x00	; 0
    59d4:	50 40       	sbci	r21, 0x00	; 0
    59d6:	29 83       	std	Y+1, r18	; 0x01
    59d8:	3a 83       	std	Y+2, r19	; 0x02
    59da:	4b 83       	std	Y+3, r20	; 0x03
    59dc:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    59de:	86 30       	cpi	r24, 0x06	; 6
    59e0:	51 f0       	breq	.+20     	; 0x59f6 <eDIP240_7_Display_deselect+0x7a>
    59e2:	89 81       	ldd	r24, Y+1	; 0x01
    59e4:	9a 81       	ldd	r25, Y+2	; 0x02
    59e6:	ab 81       	ldd	r26, Y+3	; 0x03
    59e8:	bc 81       	ldd	r27, Y+4	; 0x04
    59ea:	00 97       	sbiw	r24, 0x00	; 0
    59ec:	a1 05       	cpc	r26, r1
    59ee:	b1 05       	cpc	r27, r1
    59f0:	41 f7       	brne	.-48     	; 0x59c2 <eDIP240_7_Display_deselect+0x46>
 if (ack != 0x06) return (-1);
    59f2:	8f ef       	ldi	r24, 0xFF	; 255
    59f4:	01 c0       	rjmp	.+2      	; 0x59f8 <eDIP240_7_Display_deselect+0x7c>
 return 0;
    59f6:	80 e0       	ldi	r24, 0x00	; 0
}
    59f8:	0f 90       	pop	r0
    59fa:	0f 90       	pop	r0
    59fc:	0f 90       	pop	r0
    59fe:	0f 90       	pop	r0
    5a00:	cf 91       	pop	r28
    5a02:	df 91       	pop	r29
    5a04:	1f 91       	pop	r17
    5a06:	08 95       	ret

00005a08 <eDIP240_7_Display_send_string>:


// Use this for sending ascii commands to the Display
void eDIP240_7_Display_send_string(char * str)
{
 eDIP240_7_Display_send_packet(str, strlen(str));
    5a08:	dc 01       	movw	r26, r24
    5a0a:	0d 90       	ld	r0, X+
    5a0c:	00 20       	and	r0, r0
    5a0e:	e9 f7       	brne	.-6      	; 0x5a0a <eDIP240_7_Display_send_string+0x2>
    5a10:	bd 01       	movw	r22, r26
    5a12:	61 50       	subi	r22, 0x01	; 1
    5a14:	70 40       	sbci	r23, 0x00	; 0
    5a16:	68 1b       	sub	r22, r24
    5a18:	79 0b       	sbc	r23, r25
    5a1a:	0e 94 d5 29 	call	0x53aa	; 0x53aa <eDIP240_7_Display_send_packet>
}
    5a1e:	08 95       	ret

00005a20 <eDIP240_7_Display_send_string_with_NULL>:



void eDIP240_7_Display_send_string_with_NULL(char * str)
{
 eDIP240_7_Display_send_packet(str, strlen(str) + 1);
    5a20:	dc 01       	movw	r26, r24
    5a22:	0d 90       	ld	r0, X+
    5a24:	00 20       	and	r0, r0
    5a26:	e9 f7       	brne	.-6      	; 0x5a22 <eDIP240_7_Display_send_string_with_NULL+0x2>
    5a28:	6a 2f       	mov	r22, r26
    5a2a:	68 1b       	sub	r22, r24
    5a2c:	0e 94 d5 29 	call	0x53aa	; 0x53aa <eDIP240_7_Display_send_packet>
}
    5a30:	08 95       	ret

00005a32 <setLedMode>:



void setLedMode( uint8_t led, uint8_t mode )
{
	led = (led & 0x03) << 1;						// every LED has two bits and there are 4 LEDs
    5a32:	83 70       	andi	r24, 0x03	; 3
    5a34:	88 0f       	add	r24, r24
	m_ledstate &= ~(0x03 << led);					// reset affected bits
    5a36:	23 e0       	ldi	r18, 0x03	; 3
    5a38:	30 e0       	ldi	r19, 0x00	; 0
    5a3a:	08 2e       	mov	r0, r24
    5a3c:	02 c0       	rjmp	.+4      	; 0x5a42 <setLedMode+0x10>
    5a3e:	22 0f       	add	r18, r18
    5a40:	33 1f       	adc	r19, r19
    5a42:	0a 94       	dec	r0
    5a44:	e2 f7       	brpl	.-8      	; 0x5a3e <setLedMode+0xc>
    5a46:	92 2f       	mov	r25, r18
    5a48:	90 95       	com	r25
    5a4a:	40 91 b4 02 	lds	r20, 0x02B4
    5a4e:	94 23       	and	r25, r20
	m_ledstate |= (mode << led) & (0x03 << led);		// and write the new value
    5a50:	01 c0       	rjmp	.+2      	; 0x5a54 <setLedMode+0x22>
    5a52:	66 0f       	add	r22, r22
    5a54:	8a 95       	dec	r24
    5a56:	ea f7       	brpl	.-6      	; 0x5a52 <setLedMode+0x20>
    5a58:	62 23       	and	r22, r18
    5a5a:	96 2b       	or	r25, r22
    5a5c:	90 93 b4 02 	sts	0x02B4, r25
}
    5a60:	08 95       	ret

00005a62 <getLedMode>:



uint8_t getLedMode( uint8_t led )
{
	led = (led & 0x03) << 1;						// ...
    5a62:	48 2f       	mov	r20, r24
    5a64:	43 70       	andi	r20, 0x03	; 3
    5a66:	44 0f       	add	r20, r20
	return( (m_ledstate & (0x03 << led)) >> led );	// return the bits corresponding to the LED
    5a68:	83 e0       	ldi	r24, 0x03	; 3
    5a6a:	90 e0       	ldi	r25, 0x00	; 0
    5a6c:	04 2e       	mov	r0, r20
    5a6e:	02 c0       	rjmp	.+4      	; 0x5a74 <getLedMode+0x12>
    5a70:	88 0f       	add	r24, r24
    5a72:	99 1f       	adc	r25, r25
    5a74:	0a 94       	dec	r0
    5a76:	e2 f7       	brpl	.-8      	; 0x5a70 <getLedMode+0xe>
    5a78:	20 91 b4 02 	lds	r18, 0x02B4
    5a7c:	30 e0       	ldi	r19, 0x00	; 0
    5a7e:	82 23       	and	r24, r18
    5a80:	93 23       	and	r25, r19
    5a82:	02 c0       	rjmp	.+4      	; 0x5a88 <getLedMode+0x26>
    5a84:	95 95       	asr	r25
    5a86:	87 95       	ror	r24
    5a88:	4a 95       	dec	r20
    5a8a:	e2 f7       	brpl	.-8      	; 0x5a84 <getLedMode+0x22>
}
    5a8c:	08 95       	ret

00005a8e <S2V>:


// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
    5a8e:	68 2f       	mov	r22, r24
    5a90:	70 e0       	ldi	r23, 0x00	; 0
    5a92:	80 e0       	ldi	r24, 0x00	; 0
    5a94:	90 e0       	ldi	r25, 0x00	; 0
    5a96:	0e 94 5c 3b 	call	0x76b8	; 0x76b8 <__floatunsisf>
    5a9a:	20 91 9b 01 	lds	r18, 0x019B
    5a9e:	30 91 9c 01 	lds	r19, 0x019C
    5aa2:	40 91 9d 01 	lds	r20, 0x019D
    5aa6:	50 91 9e 01 	lds	r21, 0x019E
    5aaa:	0e 94 33 3c 	call	0x7866	; 0x7866 <__mulsf3>
    5aae:	20 e0       	ldi	r18, 0x00	; 0
    5ab0:	30 e0       	ldi	r19, 0x00	; 0
    5ab2:	40 e8       	ldi	r20, 0x80	; 128
    5ab4:	5b e3       	ldi	r21, 0x3B	; 59
    5ab6:	0e 94 33 3c 	call	0x7866	; 0x7866 <__mulsf3>
    5aba:	08 95       	ret

00005abc <V2S>:
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }
    5abc:	20 e0       	ldi	r18, 0x00	; 0
    5abe:	30 e0       	ldi	r19, 0x00	; 0
    5ac0:	40 e8       	ldi	r20, 0x80	; 128
    5ac2:	53 e4       	ldi	r21, 0x43	; 67
    5ac4:	0e 94 33 3c 	call	0x7866	; 0x7866 <__mulsf3>
    5ac8:	20 91 9b 01 	lds	r18, 0x019B
    5acc:	30 91 9c 01 	lds	r19, 0x019C
    5ad0:	40 91 9d 01 	lds	r20, 0x019D
    5ad4:	50 91 9e 01 	lds	r21, 0x019E
    5ad8:	0e 94 c8 3a 	call	0x7590	; 0x7590 <__divsf3>
    5adc:	0e 94 30 3b 	call	0x7660	; 0x7660 <__fixunssfsi>
    5ae0:	86 2f       	mov	r24, r22
    5ae2:	08 95       	ret

00005ae4 <setBits>:

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    5ae4:	68 23       	and	r22, r24
    5ae6:	84 2f       	mov	r24, r20
    5ae8:	86 2b       	or	r24, r22
    5aea:	08 95       	ret

00005aec <prescalerSec2Hex>:



// For a given time period (s), compute the value for the prescaler register
uint8_t prescalerSec2Hex(double t)
{
    5aec:	ef 92       	push	r14
    5aee:	ff 92       	push	r15
    5af0:	0f 93       	push	r16
    5af2:	1f 93       	push	r17
    5af4:	7b 01       	movw	r14, r22
    5af6:	8c 01       	movw	r16, r24
	if (t > 255.0 * 152.0)   // 38760 sec = 10h46'00''
    5af8:	20 e0       	ldi	r18, 0x00	; 0
    5afa:	38 e6       	ldi	r19, 0x68	; 104
    5afc:	47 e1       	ldi	r20, 0x17	; 23
    5afe:	57 e4       	ldi	r21, 0x47	; 71
    5b00:	0e 94 ea 3b 	call	0x77d4	; 0x77d4 <__gesf2>
    5b04:	18 16       	cp	r1, r24
    5b06:	e4 f0       	brlt	.+56     	; 0x5b40 <prescalerSec2Hex+0x54>
		return( 0xFF );
	else if (t >= 1./152.0)
    5b08:	c8 01       	movw	r24, r16
    5b0a:	b7 01       	movw	r22, r14
    5b0c:	26 e3       	ldi	r18, 0x36	; 54
    5b0e:	34 e9       	ldi	r19, 0x94	; 148
    5b10:	47 ed       	ldi	r20, 0xD7	; 215
    5b12:	5b e3       	ldi	r21, 0x3B	; 59
    5b14:	0e 94 ea 3b 	call	0x77d4	; 0x77d4 <__gesf2>
    5b18:	87 fd       	sbrc	r24, 7
    5b1a:	14 c0       	rjmp	.+40     	; 0x5b44 <prescalerSec2Hex+0x58>
		return( (uint8_t) (t * 152 - 1) );
    5b1c:	c8 01       	movw	r24, r16
    5b1e:	b7 01       	movw	r22, r14
    5b20:	20 e0       	ldi	r18, 0x00	; 0
    5b22:	30 e0       	ldi	r19, 0x00	; 0
    5b24:	48 e1       	ldi	r20, 0x18	; 24
    5b26:	53 e4       	ldi	r21, 0x43	; 67
    5b28:	0e 94 33 3c 	call	0x7866	; 0x7866 <__mulsf3>
    5b2c:	20 e0       	ldi	r18, 0x00	; 0
    5b2e:	30 e0       	ldi	r19, 0x00	; 0
    5b30:	40 e8       	ldi	r20, 0x80	; 128
    5b32:	5f e3       	ldi	r21, 0x3F	; 63
    5b34:	0e 94 63 3a 	call	0x74c6	; 0x74c6 <__subsf3>
    5b38:	0e 94 30 3b 	call	0x7660	; 0x7660 <__fixunssfsi>
    5b3c:	86 2f       	mov	r24, r22
    5b3e:	03 c0       	rjmp	.+6      	; 0x5b46 <prescalerSec2Hex+0x5a>

// For a given time period (s), compute the value for the prescaler register
uint8_t prescalerSec2Hex(double t)
{
	if (t > 255.0 * 152.0)   // 38760 sec = 10h46'00''
		return( 0xFF );
    5b40:	8f ef       	ldi	r24, 0xFF	; 255
    5b42:	01 c0       	rjmp	.+2      	; 0x5b46 <prescalerSec2Hex+0x5a>
	else if (t >= 1./152.0)
		return( (uint8_t) (t * 152 - 1) );
	else
		return( 0x00 );
    5b44:	80 e0       	ldi	r24, 0x00	; 0
}
    5b46:	1f 91       	pop	r17
    5b48:	0f 91       	pop	r16
    5b4a:	ff 90       	pop	r15
    5b4c:	ef 90       	pop	r14
    5b4e:	08 95       	ret

00005b50 <pwmFrac2Hex>:



// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
    5b50:	ef 92       	push	r14
    5b52:	ff 92       	push	r15
    5b54:	0f 93       	push	r16
    5b56:	1f 93       	push	r17
    5b58:	7b 01       	movw	r14, r22
    5b5a:	8c 01       	movw	r16, r24
	if (fraction >= 1.0)
    5b5c:	20 e0       	ldi	r18, 0x00	; 0
    5b5e:	30 e0       	ldi	r19, 0x00	; 0
    5b60:	40 e8       	ldi	r20, 0x80	; 128
    5b62:	5f e3       	ldi	r21, 0x3F	; 63
    5b64:	0e 94 ea 3b 	call	0x77d4	; 0x77d4 <__gesf2>
    5b68:	87 ff       	sbrs	r24, 7
    5b6a:	16 c0       	rjmp	.+44     	; 0x5b98 <pwmFrac2Hex+0x48>
		return( 0xFF );
	else if (fraction >= 1.0/256.0)
    5b6c:	c8 01       	movw	r24, r16
    5b6e:	b7 01       	movw	r22, r14
    5b70:	20 e0       	ldi	r18, 0x00	; 0
    5b72:	30 e0       	ldi	r19, 0x00	; 0
    5b74:	40 e8       	ldi	r20, 0x80	; 128
    5b76:	5b e3       	ldi	r21, 0x3B	; 59
    5b78:	0e 94 ea 3b 	call	0x77d4	; 0x77d4 <__gesf2>
    5b7c:	87 fd       	sbrc	r24, 7
    5b7e:	0e c0       	rjmp	.+28     	; 0x5b9c <pwmFrac2Hex+0x4c>
		return( (uint8_t) (fraction * 256) );
    5b80:	c8 01       	movw	r24, r16
    5b82:	b7 01       	movw	r22, r14
    5b84:	20 e0       	ldi	r18, 0x00	; 0
    5b86:	30 e0       	ldi	r19, 0x00	; 0
    5b88:	40 e8       	ldi	r20, 0x80	; 128
    5b8a:	53 e4       	ldi	r21, 0x43	; 67
    5b8c:	0e 94 33 3c 	call	0x7866	; 0x7866 <__mulsf3>
    5b90:	0e 94 30 3b 	call	0x7660	; 0x7660 <__fixunssfsi>
    5b94:	86 2f       	mov	r24, r22
    5b96:	03 c0       	rjmp	.+6      	; 0x5b9e <pwmFrac2Hex+0x4e>

// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
	if (fraction >= 1.0)
		return( 0xFF );
    5b98:	8f ef       	ldi	r24, 0xFF	; 255
    5b9a:	01 c0       	rjmp	.+2      	; 0x5b9e <pwmFrac2Hex+0x4e>
	else if (fraction >= 1.0/256.0)
		return( (uint8_t) (fraction * 256) );
	else
		return( 0x00 );
    5b9c:	80 e0       	ldi	r24, 0x00	; 0
}
    5b9e:	1f 91       	pop	r17
    5ba0:	0f 91       	pop	r16
    5ba2:	ff 90       	pop	r15
    5ba4:	ef 90       	pop	r14
    5ba6:	08 95       	ret

00005ba8 <TUM_LKN_Sensorboard_getCurrentStep>:
	m_currentstep = (m_currentstep + 7) & 0x07;
}



unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }
    5ba8:	80 91 aa 02 	lds	r24, 0x02AA
    5bac:	08 95       	ret

00005bae <TUM_LKN_Sensorboard_setControl0>:


// We can define two pairs of prescaler/PWM.
// blinkPeriod is in seconds, dutyCycle is in [0; 1]
void TUM_LKN_Sensorboard_setControl0( double blinkPeriod, double dutyCycle )
{
    5bae:	ef 92       	push	r14
    5bb0:	ff 92       	push	r15
    5bb2:	0f 93       	push	r16
    5bb4:	1f 93       	push	r17
    5bb6:	79 01       	movw	r14, r18
    5bb8:	8a 01       	movw	r16, r20
	m_prescaler[ 0 ] = prescalerSec2Hex( blinkPeriod );
    5bba:	0e 94 76 2d 	call	0x5aec	; 0x5aec <prescalerSec2Hex>
    5bbe:	80 93 b5 02 	sts	0x02B5, r24
	m_pwm[ 0 ] = pwmFrac2Hex( dutyCycle );
    5bc2:	c8 01       	movw	r24, r16
    5bc4:	b7 01       	movw	r22, r14
    5bc6:	0e 94 a8 2d 	call	0x5b50	; 0x5b50 <pwmFrac2Hex>
    5bca:	80 93 9f 01 	sts	0x019F, r24
}
    5bce:	1f 91       	pop	r17
    5bd0:	0f 91       	pop	r16
    5bd2:	ff 90       	pop	r15
    5bd4:	ef 90       	pop	r14
    5bd6:	08 95       	ret

00005bd8 <TUM_LKN_Sensorboard_setControl1>:



void TUM_LKN_Sensorboard_setControl1( double blinkPeriod, double dutyCycle )
{
    5bd8:	ef 92       	push	r14
    5bda:	ff 92       	push	r15
    5bdc:	0f 93       	push	r16
    5bde:	1f 93       	push	r17
    5be0:	79 01       	movw	r14, r18
    5be2:	8a 01       	movw	r16, r20
	m_prescaler[ 1 ] = prescalerSec2Hex( blinkPeriod );
    5be4:	0e 94 76 2d 	call	0x5aec	; 0x5aec <prescalerSec2Hex>
    5be8:	80 93 b6 02 	sts	0x02B6, r24
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
    5bec:	c8 01       	movw	r24, r16
    5bee:	b7 01       	movw	r22, r14
    5bf0:	0e 94 a8 2d 	call	0x5b50	; 0x5b50 <pwmFrac2Hex>
    5bf4:	80 93 a0 01 	sts	0x01A0, r24
}
    5bf8:	1f 91       	pop	r17
    5bfa:	0f 91       	pop	r16
    5bfc:	ff 90       	pop	r15
    5bfe:	ef 90       	pop	r14
    5c00:	08 95       	ret

00005c02 <TUM_LKN_Sensorboard_setBrightness0>:



void TUM_LKN_Sensorboard_setBrightness0( double dutyCycle )
{
	m_prescaler[ 0 ] = 0x00;   // Highest frequency possible
    5c02:	10 92 b5 02 	sts	0x02B5, r1
	m_pwm[ 0 ] = pwmFrac2Hex( dutyCycle );
    5c06:	0e 94 a8 2d 	call	0x5b50	; 0x5b50 <pwmFrac2Hex>
    5c0a:	80 93 9f 01 	sts	0x019F, r24
}
    5c0e:	08 95       	ret

00005c10 <TUM_LKN_Sensorboard_setBrightness1>:



void TUM_LKN_Sensorboard_setBrightness1( double dutyCycle )
{
	m_prescaler[ 1 ] = 0x00;   // Highest frequency possible
    5c10:	10 92 b6 02 	sts	0x02B6, r1
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
    5c14:	0e 94 a8 2d 	call	0x5b50	; 0x5b50 <pwmFrac2Hex>
    5c18:	80 93 a0 01 	sts	0x01A0, r24
}
    5c1c:	08 95       	ret

00005c1e <TWI_write>:

void TWI_write(unsigned char address, unsigned char length, unsigned char* payload)
{
	unsigned char datapointer;

	PORTD |= 0x03;		//enable Portpin pullups
    5c1e:	92 b3       	in	r25, 0x12	; 18
    5c20:	93 60       	ori	r25, 0x03	; 3
    5c22:	92 bb       	out	0x12, r25	; 18

	TWSR = 0;                             // set prescaler == 0
    5c24:	10 92 71 00 	sts	0x0071, r1
	//TWBR = (F_CPU / 50000UL - 16) / 2;   // set I2C baud rate
	TWBR = 62;
    5c28:	9e e3       	ldi	r25, 0x3E	; 62
    5c2a:	90 93 70 00 	sts	0x0070, r25
	TWAR = 0;
    5c2e:	10 92 72 00 	sts	0x0072, r1
	TWCR = 0;
    5c32:	10 92 74 00 	sts	0x0074, r1

	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
    5c36:	94 ea       	ldi	r25, 0xA4	; 164
    5c38:	90 93 74 00 	sts	0x0074, r25
	while (!(TWCR & (1<<TWINT)));
    5c3c:	90 91 74 00 	lds	r25, 0x0074
    5c40:	97 ff       	sbrs	r25, 7
    5c42:	fc cf       	rjmp	.-8      	; 0x5c3c <TWI_write+0x1e>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
    5c44:	80 93 73 00 	sts	0x0073, r24
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
    5c48:	84 e8       	ldi	r24, 0x84	; 132
    5c4a:	80 93 74 00 	sts	0x0074, r24
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
    5c4e:	80 91 74 00 	lds	r24, 0x0074
    5c52:	87 ff       	sbrs	r24, 7
    5c54:	fc cf       	rjmp	.-8      	; 0x5c4e <TWI_write+0x30>
    5c56:	84 2f       	mov	r24, r20
    5c58:	95 2f       	mov	r25, r21
    5c5a:	fc 01       	movw	r30, r24
    5c5c:	80 e0       	ldi	r24, 0x00	; 0
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		TWDR = payload[datapointer];
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
    5c5e:	94 e8       	ldi	r25, 0x84	; 132
    5c60:	0a c0       	rjmp	.+20     	; 0x5c76 <TWI_write+0x58>
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		TWDR = payload[datapointer];
    5c62:	21 91       	ld	r18, Z+
    5c64:	20 93 73 00 	sts	0x0073, r18
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
    5c68:	90 93 74 00 	sts	0x0074, r25
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
    5c6c:	20 91 74 00 	lds	r18, 0x0074
    5c70:	27 ff       	sbrs	r18, 7
    5c72:	fc cf       	rjmp	.-8      	; 0x5c6c <TWI_write+0x4e>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
    5c74:	8f 5f       	subi	r24, 0xFF	; 255
    5c76:	86 17       	cp	r24, r22
    5c78:	a0 f3       	brcs	.-24     	; 0x5c62 <TWI_write+0x44>
		TWDR = payload[datapointer];
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_DATA_ACK) {} //ERROR
	}
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);				//Stop condition
    5c7a:	84 e9       	ldi	r24, 0x94	; 148
    5c7c:	80 93 74 00 	sts	0x0074, r24
}
    5c80:	08 95       	ret

00005c82 <TWI_read>:

void TWI_read(unsigned char address, unsigned char length, unsigned char* payload)
{
	unsigned char datapointer;

	address |= 0x01;	//Set read mode on i2c
    5c82:	81 60       	ori	r24, 0x01	; 1

	PORTD |= 0x03;		//enable Portpin pullups
    5c84:	92 b3       	in	r25, 0x12	; 18
    5c86:	93 60       	ori	r25, 0x03	; 3
    5c88:	92 bb       	out	0x12, r25	; 18

	TWSR = 0;                             				// set prescaler == 0
    5c8a:	10 92 71 00 	sts	0x0071, r1
	//TWBR = (F_CPU / 50000UL - 16) / 2;   				// set I2C baud rate
	TWBR = 62;
    5c8e:	9e e3       	ldi	r25, 0x3E	; 62
    5c90:	90 93 70 00 	sts	0x0070, r25
	TWAR = 0;
    5c94:	10 92 72 00 	sts	0x0072, r1
	TWCR = 0;
    5c98:	10 92 74 00 	sts	0x0074, r1

	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
    5c9c:	94 ea       	ldi	r25, 0xA4	; 164
    5c9e:	90 93 74 00 	sts	0x0074, r25
	while (!(TWCR & (1<<TWINT)));
    5ca2:	90 91 74 00 	lds	r25, 0x0074
    5ca6:	97 ff       	sbrs	r25, 7
    5ca8:	fc cf       	rjmp	.-8      	; 0x5ca2 <TWI_read+0x20>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
    5caa:	80 93 73 00 	sts	0x0073, r24
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
    5cae:	84 e8       	ldi	r24, 0x84	; 132
    5cb0:	80 93 74 00 	sts	0x0074, r24
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
    5cb4:	80 91 74 00 	lds	r24, 0x0074
    5cb8:	87 ff       	sbrs	r24, 7
    5cba:	fc cf       	rjmp	.-8      	; 0x5cb4 <TWI_read+0x32>
    5cbc:	84 2f       	mov	r24, r20
    5cbe:	95 2f       	mov	r25, r21
    5cc0:	fc 01       	movw	r30, r24
    5cc2:	80 e0       	ldi	r24, 0x00	; 0
    5cc4:	90 e0       	ldi	r25, 0x00	; 0
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		//is this the correct place for reading???
		if (datapointer < (length - 1))	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWEA);			//clear TWINT to start transmission of data, send acknowledge
    5cc6:	26 2f       	mov	r18, r22
    5cc8:	30 e0       	ldi	r19, 0x00	; 0
    5cca:	21 50       	subi	r18, 0x01	; 1
    5ccc:	30 40       	sbci	r19, 0x00	; 0
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
    5cce:	54 e8       	ldi	r21, 0x84	; 132
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		//is this the correct place for reading???
		if (datapointer < (length - 1))	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWEA);			//clear TWINT to start transmission of data, send acknowledge
    5cd0:	44 ec       	ldi	r20, 0xC4	; 196
    5cd2:	10 c0       	rjmp	.+32     	; 0x5cf4 <TWI_read+0x72>
    5cd4:	82 17       	cp	r24, r18
    5cd6:	93 07       	cpc	r25, r19
    5cd8:	1c f4       	brge	.+6      	; 0x5ce0 <TWI_read+0x5e>
    5cda:	40 93 74 00 	sts	0x0074, r20
    5cde:	02 c0       	rjmp	.+4      	; 0x5ce4 <TWI_read+0x62>
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
    5ce0:	50 93 74 00 	sts	0x0074, r21
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
    5ce4:	70 91 74 00 	lds	r23, 0x0074
    5ce8:	77 ff       	sbrs	r23, 7
    5cea:	fc cf       	rjmp	.-8      	; 0x5ce4 <TWI_read+0x62>
		payload[datapointer] = TWDR;
    5cec:	70 91 73 00 	lds	r23, 0x0073
    5cf0:	71 93       	st	Z+, r23
    5cf2:	01 96       	adiw	r24, 0x01	; 1
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
    5cf4:	86 17       	cp	r24, r22
    5cf6:	70 f3       	brcs	.-36     	; 0x5cd4 <TWI_read+0x52>
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
		payload[datapointer] = TWDR;
		//or should be read here???
	}
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);				//Stop condition
    5cf8:	84 e9       	ldi	r24, 0x94	; 148
    5cfa:	80 93 74 00 	sts	0x0074, r24
}
    5cfe:	08 95       	ret

00005d00 <i2cAction>:



void i2cAction()
{
	if( i2cDataDirection == i2cWrite )
    5d00:	80 91 8d 05 	lds	r24, 0x058D
    5d04:	88 23       	and	r24, r24
    5d06:	49 f4       	brne	.+18     	; 0x5d1a <i2cAction+0x1a>
	{
		TWI_write(i2cDestination, i2cDataLen, i2cData);
    5d08:	80 91 8f 05 	lds	r24, 0x058F
    5d0c:	60 91 8c 05 	lds	r22, 0x058C
    5d10:	4b ea       	ldi	r20, 0xAB	; 171
    5d12:	52 e0       	ldi	r21, 0x02	; 2
    5d14:	0e 94 0f 2e 	call	0x5c1e	; 0x5c1e <TWI_write>
    5d18:	08 95       	ret
	}
	else
	{
		TWI_read(i2cDestination, i2cDataLen, i2cData);
    5d1a:	80 91 8f 05 	lds	r24, 0x058F
    5d1e:	60 91 8c 05 	lds	r22, 0x058C
    5d22:	4b ea       	ldi	r20, 0xAB	; 171
    5d24:	52 e0       	ldi	r21, 0x02	; 2
    5d26:	0e 94 41 2e 	call	0x5c82	; 0x5c82 <TWI_read>
    5d2a:	08 95       	ret

00005d2c <setLeds>:

// Apply current values of m_led0... m_led3
void setLeds()
{
	// This is setting both prescalers and both PWMs
	i2cDataLen = 6;
    5d2c:	86 e0       	ldi	r24, 0x06	; 6
    5d2e:	80 93 8c 05 	sts	0x058C, r24
	i2cData[0] = REG_LED_PSC0 | REG_LED_AUTOINCREMENT;
    5d32:	81 e1       	ldi	r24, 0x11	; 17
    5d34:	80 93 ab 02 	sts	0x02AB, r24
	i2cData[1] = m_prescaler[ 0 ];
    5d38:	80 91 b5 02 	lds	r24, 0x02B5
    5d3c:	80 93 ac 02 	sts	0x02AC, r24
	i2cData[2] = m_pwm[ 0 ];
    5d40:	80 91 9f 01 	lds	r24, 0x019F
    5d44:	80 93 ad 02 	sts	0x02AD, r24
	i2cData[3] = m_prescaler[ 1 ];
    5d48:	80 91 b6 02 	lds	r24, 0x02B6
    5d4c:	80 93 ae 02 	sts	0x02AE, r24
	i2cData[4] = m_pwm[ 1 ];
    5d50:	80 91 a0 01 	lds	r24, 0x01A0
    5d54:	80 93 af 02 	sts	0x02AF, r24
	i2cData[5] = m_ledstate;
    5d58:	80 91 b4 02 	lds	r24, 0x02B4
    5d5c:	80 93 b0 02 	sts	0x02B0, r24
	i2cDataDirection = i2cWrite;
    5d60:	10 92 8d 05 	sts	0x058D, r1
	i2cDestination = PCA9533;
    5d64:	86 ec       	ldi	r24, 0xC6	; 198
    5d66:	90 e0       	ldi	r25, 0x00	; 0
    5d68:	90 93 90 05 	sts	0x0590, r25
    5d6c:	80 93 8f 05 	sts	0x058F, r24

	i2cAction();
    5d70:	0e 94 80 2e 	call	0x5d00	; 0x5d00 <i2cAction>
}
    5d74:	08 95       	ret

00005d76 <TUM_LKN_Sensorboard_greenBlink>:
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_greenToggle() 					{ setLedMode( 2, getLedMode( 2 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_greenBlink( uint8_t ctl ) 	{ setLedMode( 2, 0x02 | (ctl & 0x01) ); setLeds(); }
    5d76:	68 2f       	mov	r22, r24
    5d78:	61 70       	andi	r22, 0x01	; 1
    5d7a:	62 60       	ori	r22, 0x02	; 2
    5d7c:	82 e0       	ldi	r24, 0x02	; 2
    5d7e:	0e 94 19 2d 	call	0x5a32	; 0x5a32 <setLedMode>
    5d82:	0e 94 96 2e 	call	0x5d2c	; 0x5d2c <setLeds>
    5d86:	08 95       	ret

00005d88 <TUM_LKN_Sensorboard_greenToggle>:
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_greenToggle() 					{ setLedMode( 2, getLedMode( 2 ) ^ 0x01 ); setLeds(); }
    5d88:	82 e0       	ldi	r24, 0x02	; 2
    5d8a:	0e 94 31 2d 	call	0x5a62	; 0x5a62 <getLedMode>
    5d8e:	61 e0       	ldi	r22, 0x01	; 1
    5d90:	68 27       	eor	r22, r24
    5d92:	82 e0       	ldi	r24, 0x02	; 2
    5d94:	0e 94 19 2d 	call	0x5a32	; 0x5a32 <setLedMode>
    5d98:	0e 94 96 2e 	call	0x5d2c	; 0x5d2c <setLeds>
    5d9c:	08 95       	ret

00005d9e <TUM_LKN_Sensorboard_greenOff>:
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
    5d9e:	82 e0       	ldi	r24, 0x02	; 2
    5da0:	60 e0       	ldi	r22, 0x00	; 0
    5da2:	0e 94 19 2d 	call	0x5a32	; 0x5a32 <setLedMode>
    5da6:	0e 94 96 2e 	call	0x5d2c	; 0x5d2c <setLeds>
    5daa:	08 95       	ret

00005dac <TUM_LKN_Sensorboard_greenOn>:
void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
    5dac:	82 e0       	ldi	r24, 0x02	; 2
    5dae:	61 e0       	ldi	r22, 0x01	; 1
    5db0:	0e 94 19 2d 	call	0x5a32	; 0x5a32 <setLedMode>
    5db4:	0e 94 96 2e 	call	0x5d2c	; 0x5d2c <setLeds>
    5db8:	08 95       	ret

00005dba <TUM_LKN_Sensorboard_yellowBlink>:
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }
    5dba:	68 2f       	mov	r22, r24
    5dbc:	61 70       	andi	r22, 0x01	; 1
    5dbe:	62 60       	ori	r22, 0x02	; 2
    5dc0:	81 e0       	ldi	r24, 0x01	; 1
    5dc2:	0e 94 19 2d 	call	0x5a32	; 0x5a32 <setLedMode>
    5dc6:	0e 94 96 2e 	call	0x5d2c	; 0x5d2c <setLeds>
    5dca:	08 95       	ret

00005dcc <TUM_LKN_Sensorboard_yellowToggle>:
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
    5dcc:	81 e0       	ldi	r24, 0x01	; 1
    5dce:	0e 94 31 2d 	call	0x5a62	; 0x5a62 <getLedMode>
    5dd2:	61 e0       	ldi	r22, 0x01	; 1
    5dd4:	68 27       	eor	r22, r24
    5dd6:	81 e0       	ldi	r24, 0x01	; 1
    5dd8:	0e 94 19 2d 	call	0x5a32	; 0x5a32 <setLedMode>
    5ddc:	0e 94 96 2e 	call	0x5d2c	; 0x5d2c <setLeds>
    5de0:	08 95       	ret

00005de2 <TUM_LKN_Sensorboard_yellowOff>:
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
    5de2:	81 e0       	ldi	r24, 0x01	; 1
    5de4:	60 e0       	ldi	r22, 0x00	; 0
    5de6:	0e 94 19 2d 	call	0x5a32	; 0x5a32 <setLedMode>
    5dea:	0e 94 96 2e 	call	0x5d2c	; 0x5d2c <setLeds>
    5dee:	08 95       	ret

00005df0 <TUM_LKN_Sensorboard_yellowOn>:
void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
    5df0:	81 e0       	ldi	r24, 0x01	; 1
    5df2:	61 e0       	ldi	r22, 0x01	; 1
    5df4:	0e 94 19 2d 	call	0x5a32	; 0x5a32 <setLedMode>
    5df8:	0e 94 96 2e 	call	0x5d2c	; 0x5d2c <setLeds>
    5dfc:	08 95       	ret

00005dfe <TUM_LKN_Sensorboard_redBlink>:
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }
    5dfe:	68 2f       	mov	r22, r24
    5e00:	61 70       	andi	r22, 0x01	; 1
    5e02:	62 60       	ori	r22, 0x02	; 2
    5e04:	80 e0       	ldi	r24, 0x00	; 0
    5e06:	0e 94 19 2d 	call	0x5a32	; 0x5a32 <setLedMode>
    5e0a:	0e 94 96 2e 	call	0x5d2c	; 0x5d2c <setLeds>
    5e0e:	08 95       	ret

00005e10 <TUM_LKN_Sensorboard_redToggle>:
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
    5e10:	80 e0       	ldi	r24, 0x00	; 0
    5e12:	0e 94 31 2d 	call	0x5a62	; 0x5a62 <getLedMode>
    5e16:	61 e0       	ldi	r22, 0x01	; 1
    5e18:	68 27       	eor	r22, r24
    5e1a:	80 e0       	ldi	r24, 0x00	; 0
    5e1c:	0e 94 19 2d 	call	0x5a32	; 0x5a32 <setLedMode>
    5e20:	0e 94 96 2e 	call	0x5d2c	; 0x5d2c <setLeds>
    5e24:	08 95       	ret

00005e26 <TUM_LKN_Sensorboard_redOff>:
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
    5e26:	80 e0       	ldi	r24, 0x00	; 0
    5e28:	60 e0       	ldi	r22, 0x00	; 0
    5e2a:	0e 94 19 2d 	call	0x5a32	; 0x5a32 <setLedMode>
    5e2e:	0e 94 96 2e 	call	0x5d2c	; 0x5d2c <setLeds>
    5e32:	08 95       	ret

00005e34 <TUM_LKN_Sensorboard_redOn>:
void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
    5e34:	80 e0       	ldi	r24, 0x00	; 0
    5e36:	61 e0       	ldi	r22, 0x01	; 1
    5e38:	0e 94 19 2d 	call	0x5a32	; 0x5a32 <setLedMode>
    5e3c:	0e 94 96 2e 	call	0x5d2c	; 0x5d2c <setLeds>
    5e40:	08 95       	ret

00005e42 <TUM_LKN_Sensorboard_laserBlink>:


void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }
    5e42:	68 2f       	mov	r22, r24
    5e44:	61 70       	andi	r22, 0x01	; 1
    5e46:	62 60       	ori	r22, 0x02	; 2
    5e48:	83 e0       	ldi	r24, 0x03	; 3
    5e4a:	0e 94 19 2d 	call	0x5a32	; 0x5a32 <setLedMode>
    5e4e:	0e 94 96 2e 	call	0x5d2c	; 0x5d2c <setLeds>
    5e52:	08 95       	ret

00005e54 <TUM_LKN_Sensorboard_laserToggle>:



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
    5e54:	83 e0       	ldi	r24, 0x03	; 3
    5e56:	0e 94 31 2d 	call	0x5a62	; 0x5a62 <getLedMode>
    5e5a:	61 e0       	ldi	r22, 0x01	; 1
    5e5c:	68 27       	eor	r22, r24
    5e5e:	83 e0       	ldi	r24, 0x03	; 3
    5e60:	0e 94 19 2d 	call	0x5a32	; 0x5a32 <setLedMode>
    5e64:	0e 94 96 2e 	call	0x5d2c	; 0x5d2c <setLeds>
    5e68:	08 95       	ret

00005e6a <TUM_LKN_Sensorboard_laserOff>:
}



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
    5e6a:	83 e0       	ldi	r24, 0x03	; 3
    5e6c:	60 e0       	ldi	r22, 0x00	; 0
    5e6e:	0e 94 19 2d 	call	0x5a32	; 0x5a32 <setLedMode>
    5e72:	0e 94 96 2e 	call	0x5d2c	; 0x5d2c <setLeds>
    5e76:	08 95       	ret

00005e78 <TUM_LKN_Sensorboard_laserOn>:
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
}



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
    5e78:	83 e0       	ldi	r24, 0x03	; 3
    5e7a:	61 e0       	ldi	r22, 0x01	; 1
    5e7c:	0e 94 19 2d 	call	0x5a32	; 0x5a32 <setLedMode>
    5e80:	0e 94 96 2e 	call	0x5d2c	; 0x5d2c <setLeds>
    5e84:	08 95       	ret

00005e86 <readADC>:
}



void readADC( uint8_t channel )
{
    5e86:	1f 93       	push	r17
    5e88:	cf 93       	push	r28
    5e8a:	df 93       	push	r29
	//set the correct channel first
	channel &= 0x03;
    5e8c:	83 70       	andi	r24, 0x03	; 3
	m_channel = channel;
    5e8e:	80 93 8e 05 	sts	0x058E, r24
	i2cDataDirection = i2cWrite;		// write to the i2c bus
    5e92:	10 92 8d 05 	sts	0x058D, r1
	i2cDataLen = 1;
    5e96:	11 e0       	ldi	r17, 0x01	; 1
    5e98:	10 93 8c 05 	sts	0x058C, r17
	i2cData[ 0 ] = REG_ADC_FOURSE | REG_ADC_AOUTENABLE | channel;
    5e9c:	80 64       	ori	r24, 0x40	; 64
    5e9e:	80 93 ab 02 	sts	0x02AB, r24
	i2cDestination = PCF8591;
    5ea2:	c0 e9       	ldi	r28, 0x90	; 144
    5ea4:	d0 e0       	ldi	r29, 0x00	; 0
    5ea6:	d0 93 90 05 	sts	0x0590, r29
    5eaa:	c0 93 8f 05 	sts	0x058F, r28

	i2cAction();
    5eae:	0e 94 80 2e 	call	0x5d00	; 0x5d00 <i2cAction>

	//and now read the analog input
	i2cDataDirection = i2cRead;	// read from the i2c bus
    5eb2:	10 93 8d 05 	sts	0x058D, r17
	i2cDataLen = 2;
    5eb6:	82 e0       	ldi	r24, 0x02	; 2
    5eb8:	80 93 8c 05 	sts	0x058C, r24
	i2cDestination = PCF8591;
    5ebc:	d0 93 90 05 	sts	0x0590, r29
    5ec0:	c0 93 8f 05 	sts	0x058F, r28

	i2cAction();
    5ec4:	0e 94 80 2e 	call	0x5d00	; 0x5d00 <i2cAction>
}
    5ec8:	df 91       	pop	r29
    5eca:	cf 91       	pop	r28
    5ecc:	1f 91       	pop	r17
    5ece:	08 95       	ret

00005ed0 <TUM_LKN_Sensorboard_readChannel>:

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
void TUM_LKN_Sensorboard_readChannel( uint8_t ch ) { readADC( ch ); }
    5ed0:	0e 94 43 2f 	call	0x5e86	; 0x5e86 <readADC>
    5ed4:	08 95       	ret

00005ed6 <TUM_LKN_Sensorboard_readChannel3>:
unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
    5ed6:	83 e0       	ldi	r24, 0x03	; 3
    5ed8:	0e 94 43 2f 	call	0x5e86	; 0x5e86 <readADC>
    5edc:	08 95       	ret

00005ede <TUM_LKN_Sensorboard_readChannel2>:

unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
    5ede:	82 e0       	ldi	r24, 0x02	; 2
    5ee0:	0e 94 43 2f 	call	0x5e86	; 0x5e86 <readADC>
    5ee4:	08 95       	ret

00005ee6 <TUM_LKN_Sensorboard_readChannel1>:


unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
    5ee6:	81 e0       	ldi	r24, 0x01	; 1
    5ee8:	0e 94 43 2f 	call	0x5e86	; 0x5e86 <readADC>
    5eec:	08 95       	ret

00005eee <TUM_LKN_Sensorboard_readPhotoVoltage>:



unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
    5eee:	80 e0       	ldi	r24, 0x00	; 0
    5ef0:	0e 94 43 2f 	call	0x5e86	; 0x5e86 <readADC>
    5ef4:	08 95       	ret

00005ef6 <writeDAC>:



void writeDAC( uint8_t value )
{
	i2cDataDirection = i2cWrite;		// write to the i2c bus
    5ef6:	10 92 8d 05 	sts	0x058D, r1
	i2cDataLen = 2;
    5efa:	92 e0       	ldi	r25, 0x02	; 2
    5efc:	90 93 8c 05 	sts	0x058C, r25
	i2cData[ 0 ] = REG_ADC_FOURSE | REG_ADC_AOUTENABLE;
    5f00:	90 e4       	ldi	r25, 0x40	; 64
    5f02:	90 93 ab 02 	sts	0x02AB, r25
	i2cData[ 1 ] = value;
    5f06:	80 93 ac 02 	sts	0x02AC, r24
	i2cDestination = PCF8591;
    5f0a:	80 e9       	ldi	r24, 0x90	; 144
    5f0c:	90 e0       	ldi	r25, 0x00	; 0
    5f0e:	90 93 90 05 	sts	0x0590, r25
    5f12:	80 93 8f 05 	sts	0x058F, r24

	i2cAction();
    5f16:	0e 94 80 2e 	call	0x5d00	; 0x5d00 <i2cAction>
}
    5f1a:	08 95       	ret

00005f1c <TUM_LKN_Sensorboard_writeValue>:
void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
void TUM_LKN_Sensorboard_readChannel( uint8_t ch ) { readADC( ch ); }
void TUM_LKN_Sensorboard_writeValue( double voltage ) { writeDAC( V2S( voltage ) ); }
    5f1c:	0e 94 5e 2d 	call	0x5abc	; 0x5abc <V2S>
    5f20:	0e 94 7b 2f 	call	0x5ef6	; 0x5ef6 <writeDAC>
    5f24:	08 95       	ret

00005f26 <readIOs>:



void readIOs()
{
	i2cDataDirection = i2cRead;
    5f26:	81 e0       	ldi	r24, 0x01	; 1
    5f28:	80 93 8d 05 	sts	0x058D, r24
	i2cDataLen = 1;
    5f2c:	80 93 8c 05 	sts	0x058C, r24
	i2cDestination = PCF8574;
    5f30:	80 e4       	ldi	r24, 0x40	; 64
    5f32:	90 e0       	ldi	r25, 0x00	; 0
    5f34:	90 93 90 05 	sts	0x0590, r25
    5f38:	80 93 8f 05 	sts	0x058F, r24

	i2cAction();
    5f3c:	0e 94 80 2e 	call	0x5d00	; 0x5d00 <i2cAction>
}
    5f40:	08 95       	ret

00005f42 <writeIOs>:


//this is ok
void writeIOs( uint8_t data )
{
	i2cData[ 0 ] = m_lastxs = data;
    5f42:	80 93 b3 02 	sts	0x02B3, r24
    5f46:	80 93 ab 02 	sts	0x02AB, r24
	i2cDataLen = 1;
    5f4a:	81 e0       	ldi	r24, 0x01	; 1
    5f4c:	80 93 8c 05 	sts	0x058C, r24
	i2cDataDirection = i2cWrite;
    5f50:	10 92 8d 05 	sts	0x058D, r1
	i2cDestination = PCF8574;
    5f54:	80 e4       	ldi	r24, 0x40	; 64
    5f56:	90 e0       	ldi	r25, 0x00	; 0
    5f58:	90 93 90 05 	sts	0x0590, r25
    5f5c:	80 93 8f 05 	sts	0x058F, r24

	i2cAction();
    5f60:	0e 94 80 2e 	call	0x5d00	; 0x5d00 <i2cAction>
}
    5f64:	08 95       	ret

00005f66 <TUM_LKN_Sensorboard_halfStepCW>:



void TUM_LKN_Sensorboard_halfStepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    5f66:	80 91 aa 02 	lds	r24, 0x02AA
    5f6a:	e3 e9       	ldi	r30, 0x93	; 147
    5f6c:	f1 e0       	ldi	r31, 0x01	; 1
    5f6e:	e8 0f       	add	r30, r24
    5f70:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    5f72:	80 91 b3 02 	lds	r24, 0x02B3
    5f76:	8f 70       	andi	r24, 0x0F	; 15
    5f78:	90 81       	ld	r25, Z



void TUM_LKN_Sensorboard_halfStepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    5f7a:	89 2b       	or	r24, r25
    5f7c:	0e 94 a1 2f 	call	0x5f42	; 0x5f42 <writeIOs>
	m_currentstep = (m_currentstep + 7) & 0x07;
    5f80:	80 91 aa 02 	lds	r24, 0x02AA
    5f84:	89 5f       	subi	r24, 0xF9	; 249
    5f86:	87 70       	andi	r24, 0x07	; 7
    5f88:	80 93 aa 02 	sts	0x02AA, r24
}
    5f8c:	08 95       	ret

00005f8e <TUM_LKN_Sensorboard_halfStepCCW>:



void TUM_LKN_Sensorboard_halfStepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    5f8e:	80 91 aa 02 	lds	r24, 0x02AA
    5f92:	e3 e9       	ldi	r30, 0x93	; 147
    5f94:	f1 e0       	ldi	r31, 0x01	; 1
    5f96:	e8 0f       	add	r30, r24
    5f98:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    5f9a:	80 91 b3 02 	lds	r24, 0x02B3
    5f9e:	8f 70       	andi	r24, 0x0F	; 15
    5fa0:	90 81       	ld	r25, Z



void TUM_LKN_Sensorboard_halfStepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    5fa2:	89 2b       	or	r24, r25
    5fa4:	0e 94 a1 2f 	call	0x5f42	; 0x5f42 <writeIOs>
	m_currentstep = (m_currentstep + 1) & 0x07;
    5fa8:	80 91 aa 02 	lds	r24, 0x02AA
    5fac:	8f 5f       	subi	r24, 0xFF	; 255
    5fae:	87 70       	andi	r24, 0x07	; 7
    5fb0:	80 93 aa 02 	sts	0x02AA, r24
}
    5fb4:	08 95       	ret

00005fb6 <TUM_LKN_Sensorboard_stepCW>:



void TUM_LKN_Sensorboard_stepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    5fb6:	80 91 aa 02 	lds	r24, 0x02AA
    5fba:	e3 e9       	ldi	r30, 0x93	; 147
    5fbc:	f1 e0       	ldi	r31, 0x01	; 1
    5fbe:	e8 0f       	add	r30, r24
    5fc0:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    5fc2:	80 91 b3 02 	lds	r24, 0x02B3
    5fc6:	8f 70       	andi	r24, 0x0F	; 15
    5fc8:	90 81       	ld	r25, Z



void TUM_LKN_Sensorboard_stepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    5fca:	89 2b       	or	r24, r25
    5fcc:	0e 94 a1 2f 	call	0x5f42	; 0x5f42 <writeIOs>
	m_currentstep = (m_currentstep + 6) & 0x06;
    5fd0:	80 91 aa 02 	lds	r24, 0x02AA
    5fd4:	8a 5f       	subi	r24, 0xFA	; 250
    5fd6:	86 70       	andi	r24, 0x06	; 6
    5fd8:	80 93 aa 02 	sts	0x02AA, r24
}
    5fdc:	08 95       	ret

00005fde <TUM_LKN_Sensorboard_stepCCW>:
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
}

void TUM_LKN_Sensorboard_stepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    5fde:	80 91 aa 02 	lds	r24, 0x02AA
    5fe2:	e3 e9       	ldi	r30, 0x93	; 147
    5fe4:	f1 e0       	ldi	r31, 0x01	; 1
    5fe6:	e8 0f       	add	r30, r24
    5fe8:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    5fea:	80 91 b3 02 	lds	r24, 0x02B3
    5fee:	8f 70       	andi	r24, 0x0F	; 15
    5ff0:	90 81       	ld	r25, Z
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
}

void TUM_LKN_Sensorboard_stepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    5ff2:	89 2b       	or	r24, r25
    5ff4:	0e 94 a1 2f 	call	0x5f42	; 0x5f42 <writeIOs>
	m_currentstep = (m_currentstep + 2) & 0x06;
    5ff8:	80 91 aa 02 	lds	r24, 0x02AA
    5ffc:	8e 5f       	subi	r24, 0xFE	; 254
    5ffe:	86 70       	andi	r24, 0x06	; 6
    6000:	80 93 aa 02 	sts	0x02AA, r24
}
    6004:	08 95       	ret

00006006 <TUM_LKN_Sensorboard_StepperIdle>:
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    6006:	80 91 b3 02 	lds	r24, 0x02B3
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }


void TUM_LKN_Sensorboard_StepperIdle()
{
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
    600a:	80 6f       	ori	r24, 0xF0	; 240
    600c:	0e 94 a1 2f 	call	0x5f42	; 0x5f42 <writeIOs>
}
    6010:	08 95       	ret

00006012 <TUM_LKN_Sensorboard_setBeeper>:
// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }
    6012:	90 91 b3 02 	lds	r25, 0x02B3
    6016:	88 23       	and	r24, r24
    6018:	11 f4       	brne	.+4      	; 0x601e <TUM_LKN_Sensorboard_setBeeper+0xc>
    601a:	88 e0       	ldi	r24, 0x08	; 8
    601c:	01 c0       	rjmp	.+2      	; 0x6020 <TUM_LKN_Sensorboard_setBeeper+0xe>
    601e:	80 e0       	ldi	r24, 0x00	; 0
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    6020:	97 7f       	andi	r25, 0xF7	; 247
// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }
    6022:	89 2b       	or	r24, r25
    6024:	0e 94 a1 2f 	call	0x5f42	; 0x5f42 <writeIOs>
    6028:	08 95       	ret

0000602a <TUM_LKN_Sensorboard_writeIO>:

// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
    602a:	90 91 b3 02 	lds	r25, 0x02B3
    602e:	21 e0       	ldi	r18, 0x01	; 1
    6030:	30 e0       	ldi	r19, 0x00	; 0
    6032:	02 c0       	rjmp	.+4      	; 0x6038 <TUM_LKN_Sensorboard_writeIO+0xe>
    6034:	22 0f       	add	r18, r18
    6036:	33 1f       	adc	r19, r19
    6038:	8a 95       	dec	r24
    603a:	e2 f7       	brpl	.-8      	; 0x6034 <TUM_LKN_Sensorboard_writeIO+0xa>
    603c:	82 2f       	mov	r24, r18
    603e:	80 95       	com	r24
    6040:	66 23       	and	r22, r22
    6042:	09 f4       	brne	.+2      	; 0x6046 <TUM_LKN_Sensorboard_writeIO+0x1c>
    6044:	20 e0       	ldi	r18, 0x00	; 0
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    6046:	98 23       	and	r25, r24

// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
    6048:	82 2f       	mov	r24, r18
    604a:	89 2b       	or	r24, r25
    604c:	0e 94 a1 2f 	call	0x5f42	; 0x5f42 <writeIOs>
    6050:	08 95       	ret

00006052 <TUM_LKN_Sensorboard_writeIOs>:


// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
    6052:	0e 94 a1 2f 	call	0x5f42	; 0x5f42 <writeIOs>
    6056:	08 95       	ret

00006058 <TUM_LKN_Sensorboard_init>:
}



// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
    6058:	8f ef       	ldi	r24, 0xFF	; 255
    605a:	0e 94 a1 2f 	call	0x5f42	; 0x5f42 <writeIOs>
    605e:	80 e0       	ldi	r24, 0x00	; 0
    6060:	0e 94 7b 2f 	call	0x5ef6	; 0x5ef6 <writeDAC>
    6064:	08 95       	ret

00006066 <nrk_start_high_ready_task>:

.global nrk_start_high_ready_task 

nrk_start_high_ready_task:

	lds r26,nrk_high_ready_TCB		
    6066:	a0 91 53 05 	lds	r26, 0x0553
	lds r27,nrk_high_ready_TCB+1
    606a:	b0 91 54 05 	lds	r27, 0x0554

    	;x points to &OSTCB[x]
    
	ld r28,x+
    606e:	cd 91       	ld	r28, X+
	out __SP_L__, r28
    6070:	cd bf       	out	0x3d, r28	; 61
	ld r29,x+
    6072:	dd 91       	ld	r29, X+
	out __SP_H__, r29
    6074:	de bf       	out	0x3e, r29	; 62
  
	pop r31	
    6076:	ff 91       	pop	r31
	pop r30
    6078:	ef 91       	pop	r30
	pop r29
    607a:	df 91       	pop	r29
	pop r28
    607c:	cf 91       	pop	r28
	pop r27
    607e:	bf 91       	pop	r27
	pop r26
    6080:	af 91       	pop	r26
	pop r25
    6082:	9f 91       	pop	r25
	pop r24			
    6084:	8f 91       	pop	r24
	pop r23
    6086:	7f 91       	pop	r23
	pop r22
    6088:	6f 91       	pop	r22
	pop r21
    608a:	5f 91       	pop	r21
	pop r20	
    608c:	4f 91       	pop	r20
	pop r19
    608e:	3f 91       	pop	r19
	pop r18	
    6090:	2f 91       	pop	r18
	pop r17
    6092:	1f 91       	pop	r17
	pop r16
    6094:	0f 91       	pop	r16
	pop r15
    6096:	ff 90       	pop	r15
	pop r14
    6098:	ef 90       	pop	r14
	pop r13
    609a:	df 90       	pop	r13
	pop r12
    609c:	cf 90       	pop	r12
	pop r11
    609e:	bf 90       	pop	r11
	pop r10
    60a0:	af 90       	pop	r10
	pop r9
    60a2:	9f 90       	pop	r9
	pop r8
    60a4:	8f 90       	pop	r8
	pop r7
    60a6:	7f 90       	pop	r7
	pop r6
    60a8:	6f 90       	pop	r6
	pop r5
    60aa:	5f 90       	pop	r5
	pop r4
    60ac:	4f 90       	pop	r4
	pop r3
    60ae:	3f 90       	pop	r3
	pop r2
    60b0:	2f 90       	pop	r2
	pop r1
    60b2:	1f 90       	pop	r1
	pop r0
    60b4:	0f 90       	pop	r0
	out __SREG__, r0
    60b6:	0f be       	out	0x3f, r0	; 63
	pop r0	
    60b8:	0f 90       	pop	r0
	   
    	reti 
    60ba:	18 95       	reti

000060bc <__udivdi3>:
    60bc:	a8 e3       	ldi	r26, 0x38	; 56
    60be:	b0 e0       	ldi	r27, 0x00	; 0
    60c0:	e4 e6       	ldi	r30, 0x64	; 100
    60c2:	f0 e3       	ldi	r31, 0x30	; 48
    60c4:	0c 94 2f 3e 	jmp	0x7c5e	; 0x7c5e <__prologue_saves__>
    60c8:	29 83       	std	Y+1, r18	; 0x01
    60ca:	3a 83       	std	Y+2, r19	; 0x02
    60cc:	4b 83       	std	Y+3, r20	; 0x03
    60ce:	5c 83       	std	Y+4, r21	; 0x04
    60d0:	6d 83       	std	Y+5, r22	; 0x05
    60d2:	7e 83       	std	Y+6, r23	; 0x06
    60d4:	8f 83       	std	Y+7, r24	; 0x07
    60d6:	98 87       	std	Y+8, r25	; 0x08
    60d8:	a9 86       	std	Y+9, r10	; 0x09
    60da:	ba 86       	std	Y+10, r11	; 0x0a
    60dc:	cb 86       	std	Y+11, r12	; 0x0b
    60de:	dc 86       	std	Y+12, r13	; 0x0c
    60e0:	ed 86       	std	Y+13, r14	; 0x0d
    60e2:	fe 86       	std	Y+14, r15	; 0x0e
    60e4:	0f 87       	std	Y+15, r16	; 0x0f
    60e6:	18 8b       	std	Y+16, r17	; 0x10
    60e8:	e9 84       	ldd	r14, Y+9	; 0x09
    60ea:	fa 84       	ldd	r15, Y+10	; 0x0a
    60ec:	0b 85       	ldd	r16, Y+11	; 0x0b
    60ee:	1c 85       	ldd	r17, Y+12	; 0x0c
    60f0:	2d 85       	ldd	r18, Y+13	; 0x0d
    60f2:	3e 85       	ldd	r19, Y+14	; 0x0e
    60f4:	4f 85       	ldd	r20, Y+15	; 0x0f
    60f6:	58 89       	ldd	r21, Y+16	; 0x10
    60f8:	29 80       	ldd	r2, Y+1	; 0x01
    60fa:	3a 80       	ldd	r3, Y+2	; 0x02
    60fc:	4b 80       	ldd	r4, Y+3	; 0x03
    60fe:	5c 80       	ldd	r5, Y+4	; 0x04
    6100:	2d a2       	std	Y+37, r2	; 0x25
    6102:	3e a2       	std	Y+38, r3	; 0x26
    6104:	4f a2       	std	Y+39, r4	; 0x27
    6106:	58 a6       	std	Y+40, r5	; 0x28
    6108:	ad 80       	ldd	r10, Y+5	; 0x05
    610a:	be 80       	ldd	r11, Y+6	; 0x06
    610c:	cf 80       	ldd	r12, Y+7	; 0x07
    610e:	d8 84       	ldd	r13, Y+8	; 0x08
    6110:	21 15       	cp	r18, r1
    6112:	31 05       	cpc	r19, r1
    6114:	41 05       	cpc	r20, r1
    6116:	51 05       	cpc	r21, r1
    6118:	09 f0       	breq	.+2      	; 0x611c <__udivdi3+0x60>
    611a:	be c3       	rjmp	.+1916   	; 0x6898 <__udivdi3+0x7dc>
    611c:	ae 14       	cp	r10, r14
    611e:	bf 04       	cpc	r11, r15
    6120:	c0 06       	cpc	r12, r16
    6122:	d1 06       	cpc	r13, r17
    6124:	08 f0       	brcs	.+2      	; 0x6128 <__udivdi3+0x6c>
    6126:	4f c1       	rjmp	.+670    	; 0x63c6 <__udivdi3+0x30a>
    6128:	20 e0       	ldi	r18, 0x00	; 0
    612a:	e2 16       	cp	r14, r18
    612c:	20 e0       	ldi	r18, 0x00	; 0
    612e:	f2 06       	cpc	r15, r18
    6130:	21 e0       	ldi	r18, 0x01	; 1
    6132:	02 07       	cpc	r16, r18
    6134:	20 e0       	ldi	r18, 0x00	; 0
    6136:	12 07       	cpc	r17, r18
    6138:	58 f4       	brcc	.+22     	; 0x6150 <__udivdi3+0x94>
    613a:	3f ef       	ldi	r19, 0xFF	; 255
    613c:	e3 16       	cp	r14, r19
    613e:	f1 04       	cpc	r15, r1
    6140:	01 05       	cpc	r16, r1
    6142:	11 05       	cpc	r17, r1
    6144:	09 f0       	breq	.+2      	; 0x6148 <__udivdi3+0x8c>
    6146:	90 f4       	brcc	.+36     	; 0x616c <__udivdi3+0xb0>
    6148:	20 e0       	ldi	r18, 0x00	; 0
    614a:	30 e0       	ldi	r19, 0x00	; 0
    614c:	a9 01       	movw	r20, r18
    614e:	17 c0       	rjmp	.+46     	; 0x617e <__udivdi3+0xc2>
    6150:	40 e0       	ldi	r20, 0x00	; 0
    6152:	e4 16       	cp	r14, r20
    6154:	40 e0       	ldi	r20, 0x00	; 0
    6156:	f4 06       	cpc	r15, r20
    6158:	40 e0       	ldi	r20, 0x00	; 0
    615a:	04 07       	cpc	r16, r20
    615c:	41 e0       	ldi	r20, 0x01	; 1
    615e:	14 07       	cpc	r17, r20
    6160:	50 f4       	brcc	.+20     	; 0x6176 <__udivdi3+0xba>
    6162:	20 e1       	ldi	r18, 0x10	; 16
    6164:	30 e0       	ldi	r19, 0x00	; 0
    6166:	40 e0       	ldi	r20, 0x00	; 0
    6168:	50 e0       	ldi	r21, 0x00	; 0
    616a:	09 c0       	rjmp	.+18     	; 0x617e <__udivdi3+0xc2>
    616c:	28 e0       	ldi	r18, 0x08	; 8
    616e:	30 e0       	ldi	r19, 0x00	; 0
    6170:	40 e0       	ldi	r20, 0x00	; 0
    6172:	50 e0       	ldi	r21, 0x00	; 0
    6174:	04 c0       	rjmp	.+8      	; 0x617e <__udivdi3+0xc2>
    6176:	28 e1       	ldi	r18, 0x18	; 24
    6178:	30 e0       	ldi	r19, 0x00	; 0
    617a:	40 e0       	ldi	r20, 0x00	; 0
    617c:	50 e0       	ldi	r21, 0x00	; 0
    617e:	d8 01       	movw	r26, r16
    6180:	c7 01       	movw	r24, r14
    6182:	02 2e       	mov	r0, r18
    6184:	04 c0       	rjmp	.+8      	; 0x618e <__udivdi3+0xd2>
    6186:	b6 95       	lsr	r27
    6188:	a7 95       	ror	r26
    618a:	97 95       	ror	r25
    618c:	87 95       	ror	r24
    618e:	0a 94       	dec	r0
    6190:	d2 f7       	brpl	.-12     	; 0x6186 <__udivdi3+0xca>
    6192:	8f 55       	subi	r24, 0x5F	; 95
    6194:	9e 4f       	sbci	r25, 0xFE	; 254
    6196:	dc 01       	movw	r26, r24
    6198:	6c 91       	ld	r22, X
    619a:	80 e2       	ldi	r24, 0x20	; 32
    619c:	90 e0       	ldi	r25, 0x00	; 0
    619e:	a0 e0       	ldi	r26, 0x00	; 0
    61a0:	b0 e0       	ldi	r27, 0x00	; 0
    61a2:	82 1b       	sub	r24, r18
    61a4:	93 0b       	sbc	r25, r19
    61a6:	a4 0b       	sbc	r26, r20
    61a8:	b5 0b       	sbc	r27, r21
    61aa:	86 1b       	sub	r24, r22
    61ac:	91 09       	sbc	r25, r1
    61ae:	a1 09       	sbc	r26, r1
    61b0:	b1 09       	sbc	r27, r1
    61b2:	00 97       	sbiw	r24, 0x00	; 0
    61b4:	a1 05       	cpc	r26, r1
    61b6:	b1 05       	cpc	r27, r1
    61b8:	a1 f1       	breq	.+104    	; 0x6222 <__udivdi3+0x166>
    61ba:	08 2e       	mov	r0, r24
    61bc:	04 c0       	rjmp	.+8      	; 0x61c6 <__udivdi3+0x10a>
    61be:	ee 0c       	add	r14, r14
    61c0:	ff 1c       	adc	r15, r15
    61c2:	00 1f       	adc	r16, r16
    61c4:	11 1f       	adc	r17, r17
    61c6:	0a 94       	dec	r0
    61c8:	d2 f7       	brpl	.-12     	; 0x61be <__udivdi3+0x102>
    61ca:	a6 01       	movw	r20, r12
    61cc:	95 01       	movw	r18, r10
    61ce:	08 2e       	mov	r0, r24
    61d0:	04 c0       	rjmp	.+8      	; 0x61da <__udivdi3+0x11e>
    61d2:	22 0f       	add	r18, r18
    61d4:	33 1f       	adc	r19, r19
    61d6:	44 1f       	adc	r20, r20
    61d8:	55 1f       	adc	r21, r21
    61da:	0a 94       	dec	r0
    61dc:	d2 f7       	brpl	.-12     	; 0x61d2 <__udivdi3+0x116>
    61de:	60 e2       	ldi	r22, 0x20	; 32
    61e0:	70 e0       	ldi	r23, 0x00	; 0
    61e2:	68 1b       	sub	r22, r24
    61e4:	79 0b       	sbc	r23, r25
    61e6:	ad a0       	ldd	r10, Y+37	; 0x25
    61e8:	be a0       	ldd	r11, Y+38	; 0x26
    61ea:	cf a0       	ldd	r12, Y+39	; 0x27
    61ec:	d8 a4       	ldd	r13, Y+40	; 0x28
    61ee:	04 c0       	rjmp	.+8      	; 0x61f8 <__udivdi3+0x13c>
    61f0:	d6 94       	lsr	r13
    61f2:	c7 94       	ror	r12
    61f4:	b7 94       	ror	r11
    61f6:	a7 94       	ror	r10
    61f8:	6a 95       	dec	r22
    61fa:	d2 f7       	brpl	.-12     	; 0x61f0 <__udivdi3+0x134>
    61fc:	a2 2a       	or	r10, r18
    61fe:	b3 2a       	or	r11, r19
    6200:	c4 2a       	or	r12, r20
    6202:	d5 2a       	or	r13, r21
    6204:	2d a0       	ldd	r2, Y+37	; 0x25
    6206:	3e a0       	ldd	r3, Y+38	; 0x26
    6208:	4f a0       	ldd	r4, Y+39	; 0x27
    620a:	58 a4       	ldd	r5, Y+40	; 0x28
    620c:	04 c0       	rjmp	.+8      	; 0x6216 <__udivdi3+0x15a>
    620e:	22 0c       	add	r2, r2
    6210:	33 1c       	adc	r3, r3
    6212:	44 1c       	adc	r4, r4
    6214:	55 1c       	adc	r5, r5
    6216:	8a 95       	dec	r24
    6218:	d2 f7       	brpl	.-12     	; 0x620e <__udivdi3+0x152>
    621a:	2d a2       	std	Y+37, r2	; 0x25
    621c:	3e a2       	std	Y+38, r3	; 0x26
    621e:	4f a2       	std	Y+39, r4	; 0x27
    6220:	58 a6       	std	Y+40, r5	; 0x28
    6222:	38 01       	movw	r6, r16
    6224:	88 24       	eor	r8, r8
    6226:	99 24       	eor	r9, r9
    6228:	a8 01       	movw	r20, r16
    622a:	97 01       	movw	r18, r14
    622c:	40 70       	andi	r20, 0x00	; 0
    622e:	50 70       	andi	r21, 0x00	; 0
    6230:	2d 8f       	std	Y+29, r18	; 0x1d
    6232:	3e 8f       	std	Y+30, r19	; 0x1e
    6234:	4f 8f       	std	Y+31, r20	; 0x1f
    6236:	58 a3       	std	Y+32, r21	; 0x20
    6238:	c6 01       	movw	r24, r12
    623a:	b5 01       	movw	r22, r10
    623c:	a4 01       	movw	r20, r8
    623e:	93 01       	movw	r18, r6
    6240:	0e 94 0d 3e 	call	0x7c1a	; 0x7c1a <__udivmodsi4>
    6244:	22 2e       	mov	r2, r18
    6246:	53 2e       	mov	r5, r19
    6248:	44 2e       	mov	r4, r20
    624a:	35 2e       	mov	r3, r21
    624c:	69 a3       	std	Y+33, r22	; 0x21
    624e:	7a a3       	std	Y+34, r23	; 0x22
    6250:	8b a3       	std	Y+35, r24	; 0x23
    6252:	9c a3       	std	Y+36, r25	; 0x24
    6254:	c6 01       	movw	r24, r12
    6256:	b5 01       	movw	r22, r10
    6258:	a4 01       	movw	r20, r8
    625a:	93 01       	movw	r18, r6
    625c:	0e 94 0d 3e 	call	0x7c1a	; 0x7c1a <__udivmodsi4>
    6260:	82 2d       	mov	r24, r2
    6262:	95 2d       	mov	r25, r5
    6264:	a4 2d       	mov	r26, r4
    6266:	b3 2d       	mov	r27, r3
    6268:	89 8f       	std	Y+25, r24	; 0x19
    626a:	9a 8f       	std	Y+26, r25	; 0x1a
    626c:	ab 8f       	std	Y+27, r26	; 0x1b
    626e:	bc 8f       	std	Y+28, r27	; 0x1c
    6270:	bc 01       	movw	r22, r24
    6272:	cd 01       	movw	r24, r26
    6274:	2d 8d       	ldd	r18, Y+29	; 0x1d
    6276:	3e 8d       	ldd	r19, Y+30	; 0x1e
    6278:	4f 8d       	ldd	r20, Y+31	; 0x1f
    627a:	58 a1       	ldd	r21, Y+32	; 0x20
    627c:	0e 94 da 3d 	call	0x7bb4	; 0x7bb4 <__mulsi3>
    6280:	5b 01       	movw	r10, r22
    6282:	6c 01       	movw	r12, r24
    6284:	49 a1       	ldd	r20, Y+33	; 0x21
    6286:	5a a1       	ldd	r21, Y+34	; 0x22
    6288:	6b a1       	ldd	r22, Y+35	; 0x23
    628a:	7c a1       	ldd	r23, Y+36	; 0x24
    628c:	da 01       	movw	r26, r20
    628e:	99 27       	eor	r25, r25
    6290:	88 27       	eor	r24, r24
    6292:	2d a0       	ldd	r2, Y+37	; 0x25
    6294:	3e a0       	ldd	r3, Y+38	; 0x26
    6296:	4f a0       	ldd	r4, Y+39	; 0x27
    6298:	58 a4       	ldd	r5, Y+40	; 0x28
    629a:	92 01       	movw	r18, r4
    629c:	44 27       	eor	r20, r20
    629e:	55 27       	eor	r21, r21
    62a0:	82 2b       	or	r24, r18
    62a2:	93 2b       	or	r25, r19
    62a4:	a4 2b       	or	r26, r20
    62a6:	b5 2b       	or	r27, r21
    62a8:	8a 15       	cp	r24, r10
    62aa:	9b 05       	cpc	r25, r11
    62ac:	ac 05       	cpc	r26, r12
    62ae:	bd 05       	cpc	r27, r13
    62b0:	30 f5       	brcc	.+76     	; 0x62fe <__udivdi3+0x242>
    62b2:	29 8d       	ldd	r18, Y+25	; 0x19
    62b4:	3a 8d       	ldd	r19, Y+26	; 0x1a
    62b6:	4b 8d       	ldd	r20, Y+27	; 0x1b
    62b8:	5c 8d       	ldd	r21, Y+28	; 0x1c
    62ba:	21 50       	subi	r18, 0x01	; 1
    62bc:	30 40       	sbci	r19, 0x00	; 0
    62be:	40 40       	sbci	r20, 0x00	; 0
    62c0:	50 40       	sbci	r21, 0x00	; 0
    62c2:	29 8f       	std	Y+25, r18	; 0x19
    62c4:	3a 8f       	std	Y+26, r19	; 0x1a
    62c6:	4b 8f       	std	Y+27, r20	; 0x1b
    62c8:	5c 8f       	std	Y+28, r21	; 0x1c
    62ca:	8e 0d       	add	r24, r14
    62cc:	9f 1d       	adc	r25, r15
    62ce:	a0 1f       	adc	r26, r16
    62d0:	b1 1f       	adc	r27, r17
    62d2:	8e 15       	cp	r24, r14
    62d4:	9f 05       	cpc	r25, r15
    62d6:	a0 07       	cpc	r26, r16
    62d8:	b1 07       	cpc	r27, r17
    62da:	88 f0       	brcs	.+34     	; 0x62fe <__udivdi3+0x242>
    62dc:	8a 15       	cp	r24, r10
    62de:	9b 05       	cpc	r25, r11
    62e0:	ac 05       	cpc	r26, r12
    62e2:	bd 05       	cpc	r27, r13
    62e4:	60 f4       	brcc	.+24     	; 0x62fe <__udivdi3+0x242>
    62e6:	21 50       	subi	r18, 0x01	; 1
    62e8:	30 40       	sbci	r19, 0x00	; 0
    62ea:	40 40       	sbci	r20, 0x00	; 0
    62ec:	50 40       	sbci	r21, 0x00	; 0
    62ee:	29 8f       	std	Y+25, r18	; 0x19
    62f0:	3a 8f       	std	Y+26, r19	; 0x1a
    62f2:	4b 8f       	std	Y+27, r20	; 0x1b
    62f4:	5c 8f       	std	Y+28, r21	; 0x1c
    62f6:	8e 0d       	add	r24, r14
    62f8:	9f 1d       	adc	r25, r15
    62fa:	a0 1f       	adc	r26, r16
    62fc:	b1 1f       	adc	r27, r17
    62fe:	ac 01       	movw	r20, r24
    6300:	bd 01       	movw	r22, r26
    6302:	4a 19       	sub	r20, r10
    6304:	5b 09       	sbc	r21, r11
    6306:	6c 09       	sbc	r22, r12
    6308:	7d 09       	sbc	r23, r13
    630a:	5a 01       	movw	r10, r20
    630c:	6b 01       	movw	r12, r22
    630e:	cb 01       	movw	r24, r22
    6310:	ba 01       	movw	r22, r20
    6312:	a4 01       	movw	r20, r8
    6314:	93 01       	movw	r18, r6
    6316:	0e 94 0d 3e 	call	0x7c1a	; 0x7c1a <__udivmodsi4>
    631a:	22 2e       	mov	r2, r18
    631c:	53 2e       	mov	r5, r19
    631e:	44 2e       	mov	r4, r20
    6320:	35 2e       	mov	r3, r21
    6322:	69 a3       	std	Y+33, r22	; 0x21
    6324:	7a a3       	std	Y+34, r23	; 0x22
    6326:	8b a3       	std	Y+35, r24	; 0x23
    6328:	9c a3       	std	Y+36, r25	; 0x24
    632a:	c6 01       	movw	r24, r12
    632c:	b5 01       	movw	r22, r10
    632e:	a4 01       	movw	r20, r8
    6330:	93 01       	movw	r18, r6
    6332:	0e 94 0d 3e 	call	0x7c1a	; 0x7c1a <__udivmodsi4>
    6336:	a2 2c       	mov	r10, r2
    6338:	b5 2c       	mov	r11, r5
    633a:	c4 2c       	mov	r12, r4
    633c:	d3 2c       	mov	r13, r3
    633e:	c6 01       	movw	r24, r12
    6340:	b5 01       	movw	r22, r10
    6342:	2d 8d       	ldd	r18, Y+29	; 0x1d
    6344:	3e 8d       	ldd	r19, Y+30	; 0x1e
    6346:	4f 8d       	ldd	r20, Y+31	; 0x1f
    6348:	58 a1       	ldd	r21, Y+32	; 0x20
    634a:	0e 94 da 3d 	call	0x7bb4	; 0x7bb4 <__mulsi3>
    634e:	3b 01       	movw	r6, r22
    6350:	4c 01       	movw	r8, r24
    6352:	69 a1       	ldd	r22, Y+33	; 0x21
    6354:	7a a1       	ldd	r23, Y+34	; 0x22
    6356:	8b a1       	ldd	r24, Y+35	; 0x23
    6358:	9c a1       	ldd	r25, Y+36	; 0x24
    635a:	ab 01       	movw	r20, r22
    635c:	33 27       	eor	r19, r19
    635e:	22 27       	eor	r18, r18
    6360:	8d a1       	ldd	r24, Y+37	; 0x25
    6362:	9e a1       	ldd	r25, Y+38	; 0x26
    6364:	af a1       	ldd	r26, Y+39	; 0x27
    6366:	b8 a5       	ldd	r27, Y+40	; 0x28
    6368:	a0 70       	andi	r26, 0x00	; 0
    636a:	b0 70       	andi	r27, 0x00	; 0
    636c:	28 2b       	or	r18, r24
    636e:	39 2b       	or	r19, r25
    6370:	4a 2b       	or	r20, r26
    6372:	5b 2b       	or	r21, r27
    6374:	26 15       	cp	r18, r6
    6376:	37 05       	cpc	r19, r7
    6378:	48 05       	cpc	r20, r8
    637a:	59 05       	cpc	r21, r9
    637c:	c0 f4       	brcc	.+48     	; 0x63ae <__udivdi3+0x2f2>
    637e:	08 94       	sec
    6380:	a1 08       	sbc	r10, r1
    6382:	b1 08       	sbc	r11, r1
    6384:	c1 08       	sbc	r12, r1
    6386:	d1 08       	sbc	r13, r1
    6388:	2e 0d       	add	r18, r14
    638a:	3f 1d       	adc	r19, r15
    638c:	40 1f       	adc	r20, r16
    638e:	51 1f       	adc	r21, r17
    6390:	2e 15       	cp	r18, r14
    6392:	3f 05       	cpc	r19, r15
    6394:	40 07       	cpc	r20, r16
    6396:	51 07       	cpc	r21, r17
    6398:	50 f0       	brcs	.+20     	; 0x63ae <__udivdi3+0x2f2>
    639a:	26 15       	cp	r18, r6
    639c:	37 05       	cpc	r19, r7
    639e:	48 05       	cpc	r20, r8
    63a0:	59 05       	cpc	r21, r9
    63a2:	28 f4       	brcc	.+10     	; 0x63ae <__udivdi3+0x2f2>
    63a4:	08 94       	sec
    63a6:	a1 08       	sbc	r10, r1
    63a8:	b1 08       	sbc	r11, r1
    63aa:	c1 08       	sbc	r12, r1
    63ac:	d1 08       	sbc	r13, r1
    63ae:	89 8d       	ldd	r24, Y+25	; 0x19
    63b0:	9a 8d       	ldd	r25, Y+26	; 0x1a
    63b2:	ab 8d       	ldd	r26, Y+27	; 0x1b
    63b4:	bc 8d       	ldd	r27, Y+28	; 0x1c
    63b6:	8c 01       	movw	r16, r24
    63b8:	ff 24       	eor	r15, r15
    63ba:	ee 24       	eor	r14, r14
    63bc:	ea 28       	or	r14, r10
    63be:	fb 28       	or	r15, r11
    63c0:	0c 29       	or	r16, r12
    63c2:	1d 29       	or	r17, r13
    63c4:	b3 c4       	rjmp	.+2406   	; 0x6d2c <__udivdi3+0xc70>
    63c6:	e1 14       	cp	r14, r1
    63c8:	f1 04       	cpc	r15, r1
    63ca:	01 05       	cpc	r16, r1
    63cc:	11 05       	cpc	r17, r1
    63ce:	59 f4       	brne	.+22     	; 0x63e6 <__udivdi3+0x32a>
    63d0:	61 e0       	ldi	r22, 0x01	; 1
    63d2:	70 e0       	ldi	r23, 0x00	; 0
    63d4:	80 e0       	ldi	r24, 0x00	; 0
    63d6:	90 e0       	ldi	r25, 0x00	; 0
    63d8:	a8 01       	movw	r20, r16
    63da:	97 01       	movw	r18, r14
    63dc:	0e 94 0d 3e 	call	0x7c1a	; 0x7c1a <__udivmodsi4>
    63e0:	79 01       	movw	r14, r18
    63e2:	8a 01       	movw	r16, r20
    63e4:	10 c0       	rjmp	.+32     	; 0x6406 <__udivdi3+0x34a>
    63e6:	90 e0       	ldi	r25, 0x00	; 0
    63e8:	e9 16       	cp	r14, r25
    63ea:	90 e0       	ldi	r25, 0x00	; 0
    63ec:	f9 06       	cpc	r15, r25
    63ee:	91 e0       	ldi	r25, 0x01	; 1
    63f0:	09 07       	cpc	r16, r25
    63f2:	90 e0       	ldi	r25, 0x00	; 0
    63f4:	19 07       	cpc	r17, r25
    63f6:	58 f4       	brcc	.+22     	; 0x640e <__udivdi3+0x352>
    63f8:	af ef       	ldi	r26, 0xFF	; 255
    63fa:	ea 16       	cp	r14, r26
    63fc:	f1 04       	cpc	r15, r1
    63fe:	01 05       	cpc	r16, r1
    6400:	11 05       	cpc	r17, r1
    6402:	09 f0       	breq	.+2      	; 0x6406 <__udivdi3+0x34a>
    6404:	90 f4       	brcc	.+36     	; 0x642a <__udivdi3+0x36e>
    6406:	20 e0       	ldi	r18, 0x00	; 0
    6408:	30 e0       	ldi	r19, 0x00	; 0
    640a:	a9 01       	movw	r20, r18
    640c:	17 c0       	rjmp	.+46     	; 0x643c <__udivdi3+0x380>
    640e:	b0 e0       	ldi	r27, 0x00	; 0
    6410:	eb 16       	cp	r14, r27
    6412:	b0 e0       	ldi	r27, 0x00	; 0
    6414:	fb 06       	cpc	r15, r27
    6416:	b0 e0       	ldi	r27, 0x00	; 0
    6418:	0b 07       	cpc	r16, r27
    641a:	b1 e0       	ldi	r27, 0x01	; 1
    641c:	1b 07       	cpc	r17, r27
    641e:	50 f4       	brcc	.+20     	; 0x6434 <__udivdi3+0x378>
    6420:	20 e1       	ldi	r18, 0x10	; 16
    6422:	30 e0       	ldi	r19, 0x00	; 0
    6424:	40 e0       	ldi	r20, 0x00	; 0
    6426:	50 e0       	ldi	r21, 0x00	; 0
    6428:	09 c0       	rjmp	.+18     	; 0x643c <__udivdi3+0x380>
    642a:	28 e0       	ldi	r18, 0x08	; 8
    642c:	30 e0       	ldi	r19, 0x00	; 0
    642e:	40 e0       	ldi	r20, 0x00	; 0
    6430:	50 e0       	ldi	r21, 0x00	; 0
    6432:	04 c0       	rjmp	.+8      	; 0x643c <__udivdi3+0x380>
    6434:	28 e1       	ldi	r18, 0x18	; 24
    6436:	30 e0       	ldi	r19, 0x00	; 0
    6438:	40 e0       	ldi	r20, 0x00	; 0
    643a:	50 e0       	ldi	r21, 0x00	; 0
    643c:	d8 01       	movw	r26, r16
    643e:	c7 01       	movw	r24, r14
    6440:	02 2e       	mov	r0, r18
    6442:	04 c0       	rjmp	.+8      	; 0x644c <__udivdi3+0x390>
    6444:	b6 95       	lsr	r27
    6446:	a7 95       	ror	r26
    6448:	97 95       	ror	r25
    644a:	87 95       	ror	r24
    644c:	0a 94       	dec	r0
    644e:	d2 f7       	brpl	.-12     	; 0x6444 <__udivdi3+0x388>
    6450:	8f 55       	subi	r24, 0x5F	; 95
    6452:	9e 4f       	sbci	r25, 0xFE	; 254
    6454:	fc 01       	movw	r30, r24
    6456:	80 81       	ld	r24, Z
    6458:	28 0f       	add	r18, r24
    645a:	31 1d       	adc	r19, r1
    645c:	41 1d       	adc	r20, r1
    645e:	51 1d       	adc	r21, r1
    6460:	80 e2       	ldi	r24, 0x20	; 32
    6462:	90 e0       	ldi	r25, 0x00	; 0
    6464:	a0 e0       	ldi	r26, 0x00	; 0
    6466:	b0 e0       	ldi	r27, 0x00	; 0
    6468:	82 1b       	sub	r24, r18
    646a:	93 0b       	sbc	r25, r19
    646c:	a4 0b       	sbc	r26, r20
    646e:	b5 0b       	sbc	r27, r21
    6470:	61 f4       	brne	.+24     	; 0x648a <__udivdi3+0x3ce>
    6472:	15 01       	movw	r2, r10
    6474:	26 01       	movw	r4, r12
    6476:	2e 18       	sub	r2, r14
    6478:	3f 08       	sbc	r3, r15
    647a:	40 0a       	sbc	r4, r16
    647c:	51 0a       	sbc	r5, r17
    647e:	81 e0       	ldi	r24, 0x01	; 1
    6480:	a8 2e       	mov	r10, r24
    6482:	b1 2c       	mov	r11, r1
    6484:	c1 2c       	mov	r12, r1
    6486:	d1 2c       	mov	r13, r1
    6488:	29 c1       	rjmp	.+594    	; 0x66dc <__udivdi3+0x620>
    648a:	08 2e       	mov	r0, r24
    648c:	04 c0       	rjmp	.+8      	; 0x6496 <__udivdi3+0x3da>
    648e:	ee 0c       	add	r14, r14
    6490:	ff 1c       	adc	r15, r15
    6492:	00 1f       	adc	r16, r16
    6494:	11 1f       	adc	r17, r17
    6496:	0a 94       	dec	r0
    6498:	d2 f7       	brpl	.-12     	; 0x648e <__udivdi3+0x3d2>
    649a:	15 01       	movw	r2, r10
    649c:	26 01       	movw	r4, r12
    649e:	02 2e       	mov	r0, r18
    64a0:	04 c0       	rjmp	.+8      	; 0x64aa <__udivdi3+0x3ee>
    64a2:	56 94       	lsr	r5
    64a4:	47 94       	ror	r4
    64a6:	37 94       	ror	r3
    64a8:	27 94       	ror	r2
    64aa:	0a 94       	dec	r0
    64ac:	d2 f7       	brpl	.-12     	; 0x64a2 <__udivdi3+0x3e6>
    64ae:	29 8e       	std	Y+25, r2	; 0x19
    64b0:	3a 8e       	std	Y+26, r3	; 0x1a
    64b2:	4b 8e       	std	Y+27, r4	; 0x1b
    64b4:	5c 8e       	std	Y+28, r5	; 0x1c
    64b6:	b6 01       	movw	r22, r12
    64b8:	a5 01       	movw	r20, r10
    64ba:	08 2e       	mov	r0, r24
    64bc:	04 c0       	rjmp	.+8      	; 0x64c6 <__udivdi3+0x40a>
    64be:	44 0f       	add	r20, r20
    64c0:	55 1f       	adc	r21, r21
    64c2:	66 1f       	adc	r22, r22
    64c4:	77 1f       	adc	r23, r23
    64c6:	0a 94       	dec	r0
    64c8:	d2 f7       	brpl	.-12     	; 0x64be <__udivdi3+0x402>
    64ca:	4d 8f       	std	Y+29, r20	; 0x1d
    64cc:	5e 8f       	std	Y+30, r21	; 0x1e
    64ce:	6f 8f       	std	Y+31, r22	; 0x1f
    64d0:	78 a3       	std	Y+32, r23	; 0x20
    64d2:	2d a0       	ldd	r2, Y+37	; 0x25
    64d4:	3e a0       	ldd	r3, Y+38	; 0x26
    64d6:	4f a0       	ldd	r4, Y+39	; 0x27
    64d8:	58 a4       	ldd	r5, Y+40	; 0x28
    64da:	04 c0       	rjmp	.+8      	; 0x64e4 <__udivdi3+0x428>
    64dc:	56 94       	lsr	r5
    64de:	47 94       	ror	r4
    64e0:	37 94       	ror	r3
    64e2:	27 94       	ror	r2
    64e4:	2a 95       	dec	r18
    64e6:	d2 f7       	brpl	.-12     	; 0x64dc <__udivdi3+0x420>
    64e8:	ad 8c       	ldd	r10, Y+29	; 0x1d
    64ea:	be 8c       	ldd	r11, Y+30	; 0x1e
    64ec:	cf 8c       	ldd	r12, Y+31	; 0x1f
    64ee:	d8 a0       	ldd	r13, Y+32	; 0x20
    64f0:	a2 28       	or	r10, r2
    64f2:	b3 28       	or	r11, r3
    64f4:	c4 28       	or	r12, r4
    64f6:	d5 28       	or	r13, r5
    64f8:	ad 8e       	std	Y+29, r10	; 0x1d
    64fa:	be 8e       	std	Y+30, r11	; 0x1e
    64fc:	cf 8e       	std	Y+31, r12	; 0x1f
    64fe:	d8 a2       	std	Y+32, r13	; 0x20
    6500:	2d a1       	ldd	r18, Y+37	; 0x25
    6502:	3e a1       	ldd	r19, Y+38	; 0x26
    6504:	4f a1       	ldd	r20, Y+39	; 0x27
    6506:	58 a5       	ldd	r21, Y+40	; 0x28
    6508:	04 c0       	rjmp	.+8      	; 0x6512 <__udivdi3+0x456>
    650a:	22 0f       	add	r18, r18
    650c:	33 1f       	adc	r19, r19
    650e:	44 1f       	adc	r20, r20
    6510:	55 1f       	adc	r21, r21
    6512:	8a 95       	dec	r24
    6514:	d2 f7       	brpl	.-12     	; 0x650a <__udivdi3+0x44e>
    6516:	2d a3       	std	Y+37, r18	; 0x25
    6518:	3e a3       	std	Y+38, r19	; 0x26
    651a:	4f a3       	std	Y+39, r20	; 0x27
    651c:	58 a7       	std	Y+40, r21	; 0x28
    651e:	38 01       	movw	r6, r16
    6520:	88 24       	eor	r8, r8
    6522:	99 24       	eor	r9, r9
    6524:	b8 01       	movw	r22, r16
    6526:	a7 01       	movw	r20, r14
    6528:	60 70       	andi	r22, 0x00	; 0
    652a:	70 70       	andi	r23, 0x00	; 0
    652c:	49 a3       	std	Y+33, r20	; 0x21
    652e:	5a a3       	std	Y+34, r21	; 0x22
    6530:	6b a3       	std	Y+35, r22	; 0x23
    6532:	7c a3       	std	Y+36, r23	; 0x24
    6534:	69 8d       	ldd	r22, Y+25	; 0x19
    6536:	7a 8d       	ldd	r23, Y+26	; 0x1a
    6538:	8b 8d       	ldd	r24, Y+27	; 0x1b
    653a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    653c:	a4 01       	movw	r20, r8
    653e:	93 01       	movw	r18, r6
    6540:	0e 94 0d 3e 	call	0x7c1a	; 0x7c1a <__udivmodsi4>
    6544:	22 2e       	mov	r2, r18
    6546:	53 2e       	mov	r5, r19
    6548:	44 2e       	mov	r4, r20
    654a:	35 2e       	mov	r3, r21
    654c:	69 a7       	std	Y+41, r22	; 0x29
    654e:	7a a7       	std	Y+42, r23	; 0x2a
    6550:	8b a7       	std	Y+43, r24	; 0x2b
    6552:	9c a7       	std	Y+44, r25	; 0x2c
    6554:	69 8d       	ldd	r22, Y+25	; 0x19
    6556:	7a 8d       	ldd	r23, Y+26	; 0x1a
    6558:	8b 8d       	ldd	r24, Y+27	; 0x1b
    655a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    655c:	a4 01       	movw	r20, r8
    655e:	93 01       	movw	r18, r6
    6560:	0e 94 0d 3e 	call	0x7c1a	; 0x7c1a <__udivmodsi4>
    6564:	a2 2c       	mov	r10, r2
    6566:	b5 2c       	mov	r11, r5
    6568:	c4 2c       	mov	r12, r4
    656a:	d3 2c       	mov	r13, r3
    656c:	a9 8e       	std	Y+25, r10	; 0x19
    656e:	ba 8e       	std	Y+26, r11	; 0x1a
    6570:	cb 8e       	std	Y+27, r12	; 0x1b
    6572:	dc 8e       	std	Y+28, r13	; 0x1c
    6574:	c6 01       	movw	r24, r12
    6576:	b5 01       	movw	r22, r10
    6578:	29 a1       	ldd	r18, Y+33	; 0x21
    657a:	3a a1       	ldd	r19, Y+34	; 0x22
    657c:	4b a1       	ldd	r20, Y+35	; 0x23
    657e:	5c a1       	ldd	r21, Y+36	; 0x24
    6580:	0e 94 da 3d 	call	0x7bb4	; 0x7bb4 <__mulsi3>
    6584:	5b 01       	movw	r10, r22
    6586:	6c 01       	movw	r12, r24
    6588:	29 a4       	ldd	r2, Y+41	; 0x29
    658a:	3a a4       	ldd	r3, Y+42	; 0x2a
    658c:	4b a4       	ldd	r4, Y+43	; 0x2b
    658e:	5c a4       	ldd	r5, Y+44	; 0x2c
    6590:	d1 01       	movw	r26, r2
    6592:	99 27       	eor	r25, r25
    6594:	88 27       	eor	r24, r24
    6596:	2d 8c       	ldd	r2, Y+29	; 0x1d
    6598:	3e 8c       	ldd	r3, Y+30	; 0x1e
    659a:	4f 8c       	ldd	r4, Y+31	; 0x1f
    659c:	58 a0       	ldd	r5, Y+32	; 0x20
    659e:	92 01       	movw	r18, r4
    65a0:	44 27       	eor	r20, r20
    65a2:	55 27       	eor	r21, r21
    65a4:	82 2b       	or	r24, r18
    65a6:	93 2b       	or	r25, r19
    65a8:	a4 2b       	or	r26, r20
    65aa:	b5 2b       	or	r27, r21
    65ac:	8a 15       	cp	r24, r10
    65ae:	9b 05       	cpc	r25, r11
    65b0:	ac 05       	cpc	r26, r12
    65b2:	bd 05       	cpc	r27, r13
    65b4:	30 f5       	brcc	.+76     	; 0x6602 <__udivdi3+0x546>
    65b6:	29 8d       	ldd	r18, Y+25	; 0x19
    65b8:	3a 8d       	ldd	r19, Y+26	; 0x1a
    65ba:	4b 8d       	ldd	r20, Y+27	; 0x1b
    65bc:	5c 8d       	ldd	r21, Y+28	; 0x1c
    65be:	21 50       	subi	r18, 0x01	; 1
    65c0:	30 40       	sbci	r19, 0x00	; 0
    65c2:	40 40       	sbci	r20, 0x00	; 0
    65c4:	50 40       	sbci	r21, 0x00	; 0
    65c6:	29 8f       	std	Y+25, r18	; 0x19
    65c8:	3a 8f       	std	Y+26, r19	; 0x1a
    65ca:	4b 8f       	std	Y+27, r20	; 0x1b
    65cc:	5c 8f       	std	Y+28, r21	; 0x1c
    65ce:	8e 0d       	add	r24, r14
    65d0:	9f 1d       	adc	r25, r15
    65d2:	a0 1f       	adc	r26, r16
    65d4:	b1 1f       	adc	r27, r17
    65d6:	8e 15       	cp	r24, r14
    65d8:	9f 05       	cpc	r25, r15
    65da:	a0 07       	cpc	r26, r16
    65dc:	b1 07       	cpc	r27, r17
    65de:	88 f0       	brcs	.+34     	; 0x6602 <__udivdi3+0x546>
    65e0:	8a 15       	cp	r24, r10
    65e2:	9b 05       	cpc	r25, r11
    65e4:	ac 05       	cpc	r26, r12
    65e6:	bd 05       	cpc	r27, r13
    65e8:	60 f4       	brcc	.+24     	; 0x6602 <__udivdi3+0x546>
    65ea:	21 50       	subi	r18, 0x01	; 1
    65ec:	30 40       	sbci	r19, 0x00	; 0
    65ee:	40 40       	sbci	r20, 0x00	; 0
    65f0:	50 40       	sbci	r21, 0x00	; 0
    65f2:	29 8f       	std	Y+25, r18	; 0x19
    65f4:	3a 8f       	std	Y+26, r19	; 0x1a
    65f6:	4b 8f       	std	Y+27, r20	; 0x1b
    65f8:	5c 8f       	std	Y+28, r21	; 0x1c
    65fa:	8e 0d       	add	r24, r14
    65fc:	9f 1d       	adc	r25, r15
    65fe:	a0 1f       	adc	r26, r16
    6600:	b1 1f       	adc	r27, r17
    6602:	ac 01       	movw	r20, r24
    6604:	bd 01       	movw	r22, r26
    6606:	4a 19       	sub	r20, r10
    6608:	5b 09       	sbc	r21, r11
    660a:	6c 09       	sbc	r22, r12
    660c:	7d 09       	sbc	r23, r13
    660e:	5a 01       	movw	r10, r20
    6610:	6b 01       	movw	r12, r22
    6612:	cb 01       	movw	r24, r22
    6614:	ba 01       	movw	r22, r20
    6616:	a4 01       	movw	r20, r8
    6618:	93 01       	movw	r18, r6
    661a:	0e 94 0d 3e 	call	0x7c1a	; 0x7c1a <__udivmodsi4>
    661e:	22 2e       	mov	r2, r18
    6620:	53 2e       	mov	r5, r19
    6622:	44 2e       	mov	r4, r20
    6624:	35 2e       	mov	r3, r21
    6626:	69 a7       	std	Y+41, r22	; 0x29
    6628:	7a a7       	std	Y+42, r23	; 0x2a
    662a:	8b a7       	std	Y+43, r24	; 0x2b
    662c:	9c a7       	std	Y+44, r25	; 0x2c
    662e:	c6 01       	movw	r24, r12
    6630:	b5 01       	movw	r22, r10
    6632:	a4 01       	movw	r20, r8
    6634:	93 01       	movw	r18, r6
    6636:	0e 94 0d 3e 	call	0x7c1a	; 0x7c1a <__udivmodsi4>
    663a:	62 2c       	mov	r6, r2
    663c:	75 2c       	mov	r7, r5
    663e:	84 2c       	mov	r8, r4
    6640:	93 2c       	mov	r9, r3
    6642:	c4 01       	movw	r24, r8
    6644:	b3 01       	movw	r22, r6
    6646:	29 a1       	ldd	r18, Y+33	; 0x21
    6648:	3a a1       	ldd	r19, Y+34	; 0x22
    664a:	4b a1       	ldd	r20, Y+35	; 0x23
    664c:	5c a1       	ldd	r21, Y+36	; 0x24
    664e:	0e 94 da 3d 	call	0x7bb4	; 0x7bb4 <__mulsi3>
    6652:	9b 01       	movw	r18, r22
    6654:	ac 01       	movw	r20, r24
    6656:	69 a5       	ldd	r22, Y+41	; 0x29
    6658:	7a a5       	ldd	r23, Y+42	; 0x2a
    665a:	8b a5       	ldd	r24, Y+43	; 0x2b
    665c:	9c a5       	ldd	r25, Y+44	; 0x2c
    665e:	6b 01       	movw	r12, r22
    6660:	bb 24       	eor	r11, r11
    6662:	aa 24       	eor	r10, r10
    6664:	8d 8d       	ldd	r24, Y+29	; 0x1d
    6666:	9e 8d       	ldd	r25, Y+30	; 0x1e
    6668:	af 8d       	ldd	r26, Y+31	; 0x1f
    666a:	b8 a1       	ldd	r27, Y+32	; 0x20
    666c:	a0 70       	andi	r26, 0x00	; 0
    666e:	b0 70       	andi	r27, 0x00	; 0
    6670:	a8 2a       	or	r10, r24
    6672:	b9 2a       	or	r11, r25
    6674:	ca 2a       	or	r12, r26
    6676:	db 2a       	or	r13, r27
    6678:	a2 16       	cp	r10, r18
    667a:	b3 06       	cpc	r11, r19
    667c:	c4 06       	cpc	r12, r20
    667e:	d5 06       	cpc	r13, r21
    6680:	e0 f4       	brcc	.+56     	; 0x66ba <__udivdi3+0x5fe>
    6682:	08 94       	sec
    6684:	61 08       	sbc	r6, r1
    6686:	71 08       	sbc	r7, r1
    6688:	81 08       	sbc	r8, r1
    668a:	91 08       	sbc	r9, r1
    668c:	ae 0c       	add	r10, r14
    668e:	bf 1c       	adc	r11, r15
    6690:	c0 1e       	adc	r12, r16
    6692:	d1 1e       	adc	r13, r17
    6694:	ae 14       	cp	r10, r14
    6696:	bf 04       	cpc	r11, r15
    6698:	c0 06       	cpc	r12, r16
    669a:	d1 06       	cpc	r13, r17
    669c:	70 f0       	brcs	.+28     	; 0x66ba <__udivdi3+0x5fe>
    669e:	a2 16       	cp	r10, r18
    66a0:	b3 06       	cpc	r11, r19
    66a2:	c4 06       	cpc	r12, r20
    66a4:	d5 06       	cpc	r13, r21
    66a6:	48 f4       	brcc	.+18     	; 0x66ba <__udivdi3+0x5fe>
    66a8:	08 94       	sec
    66aa:	61 08       	sbc	r6, r1
    66ac:	71 08       	sbc	r7, r1
    66ae:	81 08       	sbc	r8, r1
    66b0:	91 08       	sbc	r9, r1
    66b2:	ae 0c       	add	r10, r14
    66b4:	bf 1c       	adc	r11, r15
    66b6:	c0 1e       	adc	r12, r16
    66b8:	d1 1e       	adc	r13, r17
    66ba:	15 01       	movw	r2, r10
    66bc:	26 01       	movw	r4, r12
    66be:	22 1a       	sub	r2, r18
    66c0:	33 0a       	sbc	r3, r19
    66c2:	44 0a       	sbc	r4, r20
    66c4:	55 0a       	sbc	r5, r21
    66c6:	89 8d       	ldd	r24, Y+25	; 0x19
    66c8:	9a 8d       	ldd	r25, Y+26	; 0x1a
    66ca:	ab 8d       	ldd	r26, Y+27	; 0x1b
    66cc:	bc 8d       	ldd	r27, Y+28	; 0x1c
    66ce:	6c 01       	movw	r12, r24
    66d0:	bb 24       	eor	r11, r11
    66d2:	aa 24       	eor	r10, r10
    66d4:	a6 28       	or	r10, r6
    66d6:	b7 28       	or	r11, r7
    66d8:	c8 28       	or	r12, r8
    66da:	d9 28       	or	r13, r9
    66dc:	98 01       	movw	r18, r16
    66de:	44 27       	eor	r20, r20
    66e0:	55 27       	eor	r21, r21
    66e2:	2d 8f       	std	Y+29, r18	; 0x1d
    66e4:	3e 8f       	std	Y+30, r19	; 0x1e
    66e6:	4f 8f       	std	Y+31, r20	; 0x1f
    66e8:	58 a3       	std	Y+32, r21	; 0x20
    66ea:	b8 01       	movw	r22, r16
    66ec:	a7 01       	movw	r20, r14
    66ee:	60 70       	andi	r22, 0x00	; 0
    66f0:	70 70       	andi	r23, 0x00	; 0
    66f2:	49 a3       	std	Y+33, r20	; 0x21
    66f4:	5a a3       	std	Y+34, r21	; 0x22
    66f6:	6b a3       	std	Y+35, r22	; 0x23
    66f8:	7c a3       	std	Y+36, r23	; 0x24
    66fa:	c2 01       	movw	r24, r4
    66fc:	b1 01       	movw	r22, r2
    66fe:	2d 8d       	ldd	r18, Y+29	; 0x1d
    6700:	3e 8d       	ldd	r19, Y+30	; 0x1e
    6702:	4f 8d       	ldd	r20, Y+31	; 0x1f
    6704:	58 a1       	ldd	r21, Y+32	; 0x20
    6706:	0e 94 0d 3e 	call	0x7c1a	; 0x7c1a <__udivmodsi4>
    670a:	62 2e       	mov	r6, r18
    670c:	93 2e       	mov	r9, r19
    670e:	84 2e       	mov	r8, r20
    6710:	75 2e       	mov	r7, r21
    6712:	69 a7       	std	Y+41, r22	; 0x29
    6714:	7a a7       	std	Y+42, r23	; 0x2a
    6716:	8b a7       	std	Y+43, r24	; 0x2b
    6718:	9c a7       	std	Y+44, r25	; 0x2c
    671a:	c2 01       	movw	r24, r4
    671c:	b1 01       	movw	r22, r2
    671e:	2d 8d       	ldd	r18, Y+29	; 0x1d
    6720:	3e 8d       	ldd	r19, Y+30	; 0x1e
    6722:	4f 8d       	ldd	r20, Y+31	; 0x1f
    6724:	58 a1       	ldd	r21, Y+32	; 0x20
    6726:	0e 94 0d 3e 	call	0x7c1a	; 0x7c1a <__udivmodsi4>
    672a:	86 2d       	mov	r24, r6
    672c:	99 2d       	mov	r25, r9
    672e:	a8 2d       	mov	r26, r8
    6730:	b7 2d       	mov	r27, r7
    6732:	89 8f       	std	Y+25, r24	; 0x19
    6734:	9a 8f       	std	Y+26, r25	; 0x1a
    6736:	ab 8f       	std	Y+27, r26	; 0x1b
    6738:	bc 8f       	std	Y+28, r27	; 0x1c
    673a:	bc 01       	movw	r22, r24
    673c:	cd 01       	movw	r24, r26
    673e:	29 a1       	ldd	r18, Y+33	; 0x21
    6740:	3a a1       	ldd	r19, Y+34	; 0x22
    6742:	4b a1       	ldd	r20, Y+35	; 0x23
    6744:	5c a1       	ldd	r21, Y+36	; 0x24
    6746:	0e 94 da 3d 	call	0x7bb4	; 0x7bb4 <__mulsi3>
    674a:	3b 01       	movw	r6, r22
    674c:	4c 01       	movw	r8, r24
    674e:	29 a4       	ldd	r2, Y+41	; 0x29
    6750:	3a a4       	ldd	r3, Y+42	; 0x2a
    6752:	4b a4       	ldd	r4, Y+43	; 0x2b
    6754:	5c a4       	ldd	r5, Y+44	; 0x2c
    6756:	d1 01       	movw	r26, r2
    6758:	99 27       	eor	r25, r25
    675a:	88 27       	eor	r24, r24
    675c:	2d a0       	ldd	r2, Y+37	; 0x25
    675e:	3e a0       	ldd	r3, Y+38	; 0x26
    6760:	4f a0       	ldd	r4, Y+39	; 0x27
    6762:	58 a4       	ldd	r5, Y+40	; 0x28
    6764:	92 01       	movw	r18, r4
    6766:	44 27       	eor	r20, r20
    6768:	55 27       	eor	r21, r21
    676a:	82 2b       	or	r24, r18
    676c:	93 2b       	or	r25, r19
    676e:	a4 2b       	or	r26, r20
    6770:	b5 2b       	or	r27, r21
    6772:	86 15       	cp	r24, r6
    6774:	97 05       	cpc	r25, r7
    6776:	a8 05       	cpc	r26, r8
    6778:	b9 05       	cpc	r27, r9
    677a:	30 f5       	brcc	.+76     	; 0x67c8 <__udivdi3+0x70c>
    677c:	29 8d       	ldd	r18, Y+25	; 0x19
    677e:	3a 8d       	ldd	r19, Y+26	; 0x1a
    6780:	4b 8d       	ldd	r20, Y+27	; 0x1b
    6782:	5c 8d       	ldd	r21, Y+28	; 0x1c
    6784:	21 50       	subi	r18, 0x01	; 1
    6786:	30 40       	sbci	r19, 0x00	; 0
    6788:	40 40       	sbci	r20, 0x00	; 0
    678a:	50 40       	sbci	r21, 0x00	; 0
    678c:	29 8f       	std	Y+25, r18	; 0x19
    678e:	3a 8f       	std	Y+26, r19	; 0x1a
    6790:	4b 8f       	std	Y+27, r20	; 0x1b
    6792:	5c 8f       	std	Y+28, r21	; 0x1c
    6794:	8e 0d       	add	r24, r14
    6796:	9f 1d       	adc	r25, r15
    6798:	a0 1f       	adc	r26, r16
    679a:	b1 1f       	adc	r27, r17
    679c:	8e 15       	cp	r24, r14
    679e:	9f 05       	cpc	r25, r15
    67a0:	a0 07       	cpc	r26, r16
    67a2:	b1 07       	cpc	r27, r17
    67a4:	88 f0       	brcs	.+34     	; 0x67c8 <__udivdi3+0x70c>
    67a6:	86 15       	cp	r24, r6
    67a8:	97 05       	cpc	r25, r7
    67aa:	a8 05       	cpc	r26, r8
    67ac:	b9 05       	cpc	r27, r9
    67ae:	60 f4       	brcc	.+24     	; 0x67c8 <__udivdi3+0x70c>
    67b0:	21 50       	subi	r18, 0x01	; 1
    67b2:	30 40       	sbci	r19, 0x00	; 0
    67b4:	40 40       	sbci	r20, 0x00	; 0
    67b6:	50 40       	sbci	r21, 0x00	; 0
    67b8:	29 8f       	std	Y+25, r18	; 0x19
    67ba:	3a 8f       	std	Y+26, r19	; 0x1a
    67bc:	4b 8f       	std	Y+27, r20	; 0x1b
    67be:	5c 8f       	std	Y+28, r21	; 0x1c
    67c0:	8e 0d       	add	r24, r14
    67c2:	9f 1d       	adc	r25, r15
    67c4:	a0 1f       	adc	r26, r16
    67c6:	b1 1f       	adc	r27, r17
    67c8:	ac 01       	movw	r20, r24
    67ca:	bd 01       	movw	r22, r26
    67cc:	46 19       	sub	r20, r6
    67ce:	57 09       	sbc	r21, r7
    67d0:	68 09       	sbc	r22, r8
    67d2:	79 09       	sbc	r23, r9
    67d4:	3a 01       	movw	r6, r20
    67d6:	4b 01       	movw	r8, r22
    67d8:	cb 01       	movw	r24, r22
    67da:	ba 01       	movw	r22, r20
    67dc:	2d 8d       	ldd	r18, Y+29	; 0x1d
    67de:	3e 8d       	ldd	r19, Y+30	; 0x1e
    67e0:	4f 8d       	ldd	r20, Y+31	; 0x1f
    67e2:	58 a1       	ldd	r21, Y+32	; 0x20
    67e4:	0e 94 0d 3e 	call	0x7c1a	; 0x7c1a <__udivmodsi4>
    67e8:	52 2e       	mov	r5, r18
    67ea:	43 2e       	mov	r4, r19
    67ec:	34 2e       	mov	r3, r20
    67ee:	25 2e       	mov	r2, r21
    67f0:	69 a7       	std	Y+41, r22	; 0x29
    67f2:	7a a7       	std	Y+42, r23	; 0x2a
    67f4:	8b a7       	std	Y+43, r24	; 0x2b
    67f6:	9c a7       	std	Y+44, r25	; 0x2c
    67f8:	c4 01       	movw	r24, r8
    67fa:	b3 01       	movw	r22, r6
    67fc:	2d 8d       	ldd	r18, Y+29	; 0x1d
    67fe:	3e 8d       	ldd	r19, Y+30	; 0x1e
    6800:	4f 8d       	ldd	r20, Y+31	; 0x1f
    6802:	58 a1       	ldd	r21, Y+32	; 0x20
    6804:	0e 94 0d 3e 	call	0x7c1a	; 0x7c1a <__udivmodsi4>
    6808:	65 2c       	mov	r6, r5
    680a:	74 2c       	mov	r7, r4
    680c:	83 2c       	mov	r8, r3
    680e:	92 2c       	mov	r9, r2
    6810:	c4 01       	movw	r24, r8
    6812:	b3 01       	movw	r22, r6
    6814:	29 a1       	ldd	r18, Y+33	; 0x21
    6816:	3a a1       	ldd	r19, Y+34	; 0x22
    6818:	4b a1       	ldd	r20, Y+35	; 0x23
    681a:	5c a1       	ldd	r21, Y+36	; 0x24
    681c:	0e 94 da 3d 	call	0x7bb4	; 0x7bb4 <__mulsi3>
    6820:	1b 01       	movw	r2, r22
    6822:	2c 01       	movw	r4, r24
    6824:	69 a5       	ldd	r22, Y+41	; 0x29
    6826:	7a a5       	ldd	r23, Y+42	; 0x2a
    6828:	8b a5       	ldd	r24, Y+43	; 0x2b
    682a:	9c a5       	ldd	r25, Y+44	; 0x2c
    682c:	ab 01       	movw	r20, r22
    682e:	33 27       	eor	r19, r19
    6830:	22 27       	eor	r18, r18
    6832:	8d a1       	ldd	r24, Y+37	; 0x25
    6834:	9e a1       	ldd	r25, Y+38	; 0x26
    6836:	af a1       	ldd	r26, Y+39	; 0x27
    6838:	b8 a5       	ldd	r27, Y+40	; 0x28
    683a:	a0 70       	andi	r26, 0x00	; 0
    683c:	b0 70       	andi	r27, 0x00	; 0
    683e:	28 2b       	or	r18, r24
    6840:	39 2b       	or	r19, r25
    6842:	4a 2b       	or	r20, r26
    6844:	5b 2b       	or	r21, r27
    6846:	22 15       	cp	r18, r2
    6848:	33 05       	cpc	r19, r3
    684a:	44 05       	cpc	r20, r4
    684c:	55 05       	cpc	r21, r5
    684e:	c0 f4       	brcc	.+48     	; 0x6880 <__udivdi3+0x7c4>
    6850:	08 94       	sec
    6852:	61 08       	sbc	r6, r1
    6854:	71 08       	sbc	r7, r1
    6856:	81 08       	sbc	r8, r1
    6858:	91 08       	sbc	r9, r1
    685a:	2e 0d       	add	r18, r14
    685c:	3f 1d       	adc	r19, r15
    685e:	40 1f       	adc	r20, r16
    6860:	51 1f       	adc	r21, r17
    6862:	2e 15       	cp	r18, r14
    6864:	3f 05       	cpc	r19, r15
    6866:	40 07       	cpc	r20, r16
    6868:	51 07       	cpc	r21, r17
    686a:	50 f0       	brcs	.+20     	; 0x6880 <__udivdi3+0x7c4>
    686c:	22 15       	cp	r18, r2
    686e:	33 05       	cpc	r19, r3
    6870:	44 05       	cpc	r20, r4
    6872:	55 05       	cpc	r21, r5
    6874:	28 f4       	brcc	.+10     	; 0x6880 <__udivdi3+0x7c4>
    6876:	08 94       	sec
    6878:	61 08       	sbc	r6, r1
    687a:	71 08       	sbc	r7, r1
    687c:	81 08       	sbc	r8, r1
    687e:	91 08       	sbc	r9, r1
    6880:	89 8d       	ldd	r24, Y+25	; 0x19
    6882:	9a 8d       	ldd	r25, Y+26	; 0x1a
    6884:	ab 8d       	ldd	r26, Y+27	; 0x1b
    6886:	bc 8d       	ldd	r27, Y+28	; 0x1c
    6888:	8c 01       	movw	r16, r24
    688a:	ff 24       	eor	r15, r15
    688c:	ee 24       	eor	r14, r14
    688e:	e6 28       	or	r14, r6
    6890:	f7 28       	or	r15, r7
    6892:	08 29       	or	r16, r8
    6894:	19 29       	or	r17, r9
    6896:	4d c2       	rjmp	.+1178   	; 0x6d32 <__udivdi3+0xc76>
    6898:	a2 16       	cp	r10, r18
    689a:	b3 06       	cpc	r11, r19
    689c:	c4 06       	cpc	r12, r20
    689e:	d5 06       	cpc	r13, r21
    68a0:	08 f4       	brcc	.+2      	; 0x68a4 <__udivdi3+0x7e8>
    68a2:	34 c2       	rjmp	.+1128   	; 0x6d0c <__udivdi3+0xc50>
    68a4:	20 30       	cpi	r18, 0x00	; 0
    68a6:	90 e0       	ldi	r25, 0x00	; 0
    68a8:	39 07       	cpc	r19, r25
    68aa:	91 e0       	ldi	r25, 0x01	; 1
    68ac:	49 07       	cpc	r20, r25
    68ae:	90 e0       	ldi	r25, 0x00	; 0
    68b0:	59 07       	cpc	r21, r25
    68b2:	50 f4       	brcc	.+20     	; 0x68c8 <__udivdi3+0x80c>
    68b4:	2f 3f       	cpi	r18, 0xFF	; 255
    68b6:	31 05       	cpc	r19, r1
    68b8:	41 05       	cpc	r20, r1
    68ba:	51 05       	cpc	r21, r1
    68bc:	09 f0       	breq	.+2      	; 0x68c0 <__udivdi3+0x804>
    68be:	90 f4       	brcc	.+36     	; 0x68e4 <__udivdi3+0x828>
    68c0:	66 24       	eor	r6, r6
    68c2:	77 24       	eor	r7, r7
    68c4:	43 01       	movw	r8, r6
    68c6:	19 c0       	rjmp	.+50     	; 0x68fa <__udivdi3+0x83e>
    68c8:	20 30       	cpi	r18, 0x00	; 0
    68ca:	a0 e0       	ldi	r26, 0x00	; 0
    68cc:	3a 07       	cpc	r19, r26
    68ce:	a0 e0       	ldi	r26, 0x00	; 0
    68d0:	4a 07       	cpc	r20, r26
    68d2:	a1 e0       	ldi	r26, 0x01	; 1
    68d4:	5a 07       	cpc	r21, r26
    68d6:	60 f4       	brcc	.+24     	; 0x68f0 <__udivdi3+0x834>
    68d8:	90 e1       	ldi	r25, 0x10	; 16
    68da:	69 2e       	mov	r6, r25
    68dc:	71 2c       	mov	r7, r1
    68de:	81 2c       	mov	r8, r1
    68e0:	91 2c       	mov	r9, r1
    68e2:	0b c0       	rjmp	.+22     	; 0x68fa <__udivdi3+0x83e>
    68e4:	88 e0       	ldi	r24, 0x08	; 8
    68e6:	68 2e       	mov	r6, r24
    68e8:	71 2c       	mov	r7, r1
    68ea:	81 2c       	mov	r8, r1
    68ec:	91 2c       	mov	r9, r1
    68ee:	05 c0       	rjmp	.+10     	; 0x68fa <__udivdi3+0x83e>
    68f0:	b8 e1       	ldi	r27, 0x18	; 24
    68f2:	6b 2e       	mov	r6, r27
    68f4:	71 2c       	mov	r7, r1
    68f6:	81 2c       	mov	r8, r1
    68f8:	91 2c       	mov	r9, r1
    68fa:	da 01       	movw	r26, r20
    68fc:	c9 01       	movw	r24, r18
    68fe:	06 2c       	mov	r0, r6
    6900:	04 c0       	rjmp	.+8      	; 0x690a <__udivdi3+0x84e>
    6902:	b6 95       	lsr	r27
    6904:	a7 95       	ror	r26
    6906:	97 95       	ror	r25
    6908:	87 95       	ror	r24
    690a:	0a 94       	dec	r0
    690c:	d2 f7       	brpl	.-12     	; 0x6902 <__udivdi3+0x846>
    690e:	8f 55       	subi	r24, 0x5F	; 95
    6910:	9e 4f       	sbci	r25, 0xFE	; 254
    6912:	fc 01       	movw	r30, r24
    6914:	80 81       	ld	r24, Z
    6916:	68 0e       	add	r6, r24
    6918:	71 1c       	adc	r7, r1
    691a:	81 1c       	adc	r8, r1
    691c:	91 1c       	adc	r9, r1
    691e:	80 e2       	ldi	r24, 0x20	; 32
    6920:	90 e0       	ldi	r25, 0x00	; 0
    6922:	a0 e0       	ldi	r26, 0x00	; 0
    6924:	b0 e0       	ldi	r27, 0x00	; 0
    6926:	86 19       	sub	r24, r6
    6928:	97 09       	sbc	r25, r7
    692a:	a8 09       	sbc	r26, r8
    692c:	b9 09       	sbc	r27, r9
    692e:	89 f4       	brne	.+34     	; 0x6952 <__udivdi3+0x896>
    6930:	2a 15       	cp	r18, r10
    6932:	3b 05       	cpc	r19, r11
    6934:	4c 05       	cpc	r20, r12
    6936:	5d 05       	cpc	r21, r13
    6938:	08 f4       	brcc	.+2      	; 0x693c <__udivdi3+0x880>
    693a:	ef c1       	rjmp	.+990    	; 0x6d1a <__udivdi3+0xc5e>
    693c:	2d a0       	ldd	r2, Y+37	; 0x25
    693e:	3e a0       	ldd	r3, Y+38	; 0x26
    6940:	4f a0       	ldd	r4, Y+39	; 0x27
    6942:	58 a4       	ldd	r5, Y+40	; 0x28
    6944:	2e 14       	cp	r2, r14
    6946:	3f 04       	cpc	r3, r15
    6948:	40 06       	cpc	r4, r16
    694a:	51 06       	cpc	r5, r17
    694c:	08 f0       	brcs	.+2      	; 0x6950 <__udivdi3+0x894>
    694e:	e5 c1       	rjmp	.+970    	; 0x6d1a <__udivdi3+0xc5e>
    6950:	dd c1       	rjmp	.+954    	; 0x6d0c <__udivdi3+0xc50>
    6952:	89 a7       	std	Y+41, r24	; 0x29
    6954:	19 01       	movw	r2, r18
    6956:	2a 01       	movw	r4, r20
    6958:	04 c0       	rjmp	.+8      	; 0x6962 <__udivdi3+0x8a6>
    695a:	22 0c       	add	r2, r2
    695c:	33 1c       	adc	r3, r3
    695e:	44 1c       	adc	r4, r4
    6960:	55 1c       	adc	r5, r5
    6962:	8a 95       	dec	r24
    6964:	d2 f7       	brpl	.-12     	; 0x695a <__udivdi3+0x89e>
    6966:	d8 01       	movw	r26, r16
    6968:	c7 01       	movw	r24, r14
    696a:	06 2c       	mov	r0, r6
    696c:	04 c0       	rjmp	.+8      	; 0x6976 <__udivdi3+0x8ba>
    696e:	b6 95       	lsr	r27
    6970:	a7 95       	ror	r26
    6972:	97 95       	ror	r25
    6974:	87 95       	ror	r24
    6976:	0a 94       	dec	r0
    6978:	d2 f7       	brpl	.-12     	; 0x696e <__udivdi3+0x8b2>
    697a:	28 2a       	or	r2, r24
    697c:	39 2a       	or	r3, r25
    697e:	4a 2a       	or	r4, r26
    6980:	5b 2a       	or	r5, r27
    6982:	a8 01       	movw	r20, r16
    6984:	97 01       	movw	r18, r14
    6986:	09 a4       	ldd	r0, Y+41	; 0x29
    6988:	04 c0       	rjmp	.+8      	; 0x6992 <__udivdi3+0x8d6>
    698a:	22 0f       	add	r18, r18
    698c:	33 1f       	adc	r19, r19
    698e:	44 1f       	adc	r20, r20
    6990:	55 1f       	adc	r21, r21
    6992:	0a 94       	dec	r0
    6994:	d2 f7       	brpl	.-12     	; 0x698a <__udivdi3+0x8ce>
    6996:	29 ab       	std	Y+49, r18	; 0x31
    6998:	3a ab       	std	Y+50, r19	; 0x32
    699a:	4b ab       	std	Y+51, r20	; 0x33
    699c:	5c ab       	std	Y+52, r21	; 0x34
    699e:	86 01       	movw	r16, r12
    69a0:	75 01       	movw	r14, r10
    69a2:	06 2c       	mov	r0, r6
    69a4:	04 c0       	rjmp	.+8      	; 0x69ae <__udivdi3+0x8f2>
    69a6:	16 95       	lsr	r17
    69a8:	07 95       	ror	r16
    69aa:	f7 94       	ror	r15
    69ac:	e7 94       	ror	r14
    69ae:	0a 94       	dec	r0
    69b0:	d2 f7       	brpl	.-12     	; 0x69a6 <__udivdi3+0x8ea>
    69b2:	b6 01       	movw	r22, r12
    69b4:	a5 01       	movw	r20, r10
    69b6:	09 a4       	ldd	r0, Y+41	; 0x29
    69b8:	04 c0       	rjmp	.+8      	; 0x69c2 <__udivdi3+0x906>
    69ba:	44 0f       	add	r20, r20
    69bc:	55 1f       	adc	r21, r21
    69be:	66 1f       	adc	r22, r22
    69c0:	77 1f       	adc	r23, r23
    69c2:	0a 94       	dec	r0
    69c4:	d2 f7       	brpl	.-12     	; 0x69ba <__udivdi3+0x8fe>
    69c6:	4d 8f       	std	Y+29, r20	; 0x1d
    69c8:	5e 8f       	std	Y+30, r21	; 0x1e
    69ca:	6f 8f       	std	Y+31, r22	; 0x1f
    69cc:	78 a3       	std	Y+32, r23	; 0x20
    69ce:	6d a1       	ldd	r22, Y+37	; 0x25
    69d0:	7e a1       	ldd	r23, Y+38	; 0x26
    69d2:	8f a1       	ldd	r24, Y+39	; 0x27
    69d4:	98 a5       	ldd	r25, Y+40	; 0x28
    69d6:	04 c0       	rjmp	.+8      	; 0x69e0 <__udivdi3+0x924>
    69d8:	96 95       	lsr	r25
    69da:	87 95       	ror	r24
    69dc:	77 95       	ror	r23
    69de:	67 95       	ror	r22
    69e0:	6a 94       	dec	r6
    69e2:	d2 f7       	brpl	.-12     	; 0x69d8 <__udivdi3+0x91c>
    69e4:	3b 01       	movw	r6, r22
    69e6:	4c 01       	movw	r8, r24
    69e8:	8d 8d       	ldd	r24, Y+29	; 0x1d
    69ea:	9e 8d       	ldd	r25, Y+30	; 0x1e
    69ec:	af 8d       	ldd	r26, Y+31	; 0x1f
    69ee:	b8 a1       	ldd	r27, Y+32	; 0x20
    69f0:	86 29       	or	r24, r6
    69f2:	97 29       	or	r25, r7
    69f4:	a8 29       	or	r26, r8
    69f6:	b9 29       	or	r27, r9
    69f8:	8d 8f       	std	Y+29, r24	; 0x1d
    69fa:	9e 8f       	std	Y+30, r25	; 0x1e
    69fc:	af 8f       	std	Y+31, r26	; 0x1f
    69fe:	b8 a3       	std	Y+32, r27	; 0x20
    6a00:	52 01       	movw	r10, r4
    6a02:	cc 24       	eor	r12, r12
    6a04:	dd 24       	eor	r13, r13
    6a06:	a9 a2       	std	Y+33, r10	; 0x21
    6a08:	ba a2       	std	Y+34, r11	; 0x22
    6a0a:	cb a2       	std	Y+35, r12	; 0x23
    6a0c:	dc a2       	std	Y+36, r13	; 0x24
    6a0e:	a2 01       	movw	r20, r4
    6a10:	91 01       	movw	r18, r2
    6a12:	40 70       	andi	r20, 0x00	; 0
    6a14:	50 70       	andi	r21, 0x00	; 0
    6a16:	2d ab       	std	Y+53, r18	; 0x35
    6a18:	3e ab       	std	Y+54, r19	; 0x36
    6a1a:	4f ab       	std	Y+55, r20	; 0x37
    6a1c:	58 af       	std	Y+56, r21	; 0x38
    6a1e:	c8 01       	movw	r24, r16
    6a20:	b7 01       	movw	r22, r14
    6a22:	a6 01       	movw	r20, r12
    6a24:	95 01       	movw	r18, r10
    6a26:	0e 94 0d 3e 	call	0x7c1a	; 0x7c1a <__udivmodsi4>
    6a2a:	62 2e       	mov	r6, r18
    6a2c:	a3 2e       	mov	r10, r19
    6a2e:	d4 2e       	mov	r13, r20
    6a30:	c5 2e       	mov	r12, r21
    6a32:	6d a7       	std	Y+45, r22	; 0x2d
    6a34:	7e a7       	std	Y+46, r23	; 0x2e
    6a36:	8f a7       	std	Y+47, r24	; 0x2f
    6a38:	98 ab       	std	Y+48, r25	; 0x30
    6a3a:	c8 01       	movw	r24, r16
    6a3c:	b7 01       	movw	r22, r14
    6a3e:	29 a1       	ldd	r18, Y+33	; 0x21
    6a40:	3a a1       	ldd	r19, Y+34	; 0x22
    6a42:	4b a1       	ldd	r20, Y+35	; 0x23
    6a44:	5c a1       	ldd	r21, Y+36	; 0x24
    6a46:	0e 94 0d 3e 	call	0x7c1a	; 0x7c1a <__udivmodsi4>
    6a4a:	e6 2c       	mov	r14, r6
    6a4c:	fa 2c       	mov	r15, r10
    6a4e:	0d 2d       	mov	r16, r13
    6a50:	1c 2d       	mov	r17, r12
    6a52:	e9 8e       	std	Y+25, r14	; 0x19
    6a54:	fa 8e       	std	Y+26, r15	; 0x1a
    6a56:	0b 8f       	std	Y+27, r16	; 0x1b
    6a58:	1c 8f       	std	Y+28, r17	; 0x1c
    6a5a:	c8 01       	movw	r24, r16
    6a5c:	b7 01       	movw	r22, r14
    6a5e:	2d a9       	ldd	r18, Y+53	; 0x35
    6a60:	3e a9       	ldd	r19, Y+54	; 0x36
    6a62:	4f a9       	ldd	r20, Y+55	; 0x37
    6a64:	58 ad       	ldd	r21, Y+56	; 0x38
    6a66:	0e 94 da 3d 	call	0x7bb4	; 0x7bb4 <__mulsi3>
    6a6a:	ad a4       	ldd	r10, Y+45	; 0x2d
    6a6c:	be a4       	ldd	r11, Y+46	; 0x2e
    6a6e:	cf a4       	ldd	r12, Y+47	; 0x2f
    6a70:	d8 a8       	ldd	r13, Y+48	; 0x30
    6a72:	85 01       	movw	r16, r10
    6a74:	ff 24       	eor	r15, r15
    6a76:	ee 24       	eor	r14, r14
    6a78:	ad 8c       	ldd	r10, Y+29	; 0x1d
    6a7a:	be 8c       	ldd	r11, Y+30	; 0x1e
    6a7c:	cf 8c       	ldd	r12, Y+31	; 0x1f
    6a7e:	d8 a0       	ldd	r13, Y+32	; 0x20
    6a80:	96 01       	movw	r18, r12
    6a82:	44 27       	eor	r20, r20
    6a84:	55 27       	eor	r21, r21
    6a86:	e2 2a       	or	r14, r18
    6a88:	f3 2a       	or	r15, r19
    6a8a:	04 2b       	or	r16, r20
    6a8c:	15 2b       	or	r17, r21
    6a8e:	e6 16       	cp	r14, r22
    6a90:	f7 06       	cpc	r15, r23
    6a92:	08 07       	cpc	r16, r24
    6a94:	19 07       	cpc	r17, r25
    6a96:	30 f5       	brcc	.+76     	; 0x6ae4 <__udivdi3+0xa28>
    6a98:	29 8d       	ldd	r18, Y+25	; 0x19
    6a9a:	3a 8d       	ldd	r19, Y+26	; 0x1a
    6a9c:	4b 8d       	ldd	r20, Y+27	; 0x1b
    6a9e:	5c 8d       	ldd	r21, Y+28	; 0x1c
    6aa0:	21 50       	subi	r18, 0x01	; 1
    6aa2:	30 40       	sbci	r19, 0x00	; 0
    6aa4:	40 40       	sbci	r20, 0x00	; 0
    6aa6:	50 40       	sbci	r21, 0x00	; 0
    6aa8:	29 8f       	std	Y+25, r18	; 0x19
    6aaa:	3a 8f       	std	Y+26, r19	; 0x1a
    6aac:	4b 8f       	std	Y+27, r20	; 0x1b
    6aae:	5c 8f       	std	Y+28, r21	; 0x1c
    6ab0:	e2 0c       	add	r14, r2
    6ab2:	f3 1c       	adc	r15, r3
    6ab4:	04 1d       	adc	r16, r4
    6ab6:	15 1d       	adc	r17, r5
    6ab8:	e2 14       	cp	r14, r2
    6aba:	f3 04       	cpc	r15, r3
    6abc:	04 05       	cpc	r16, r4
    6abe:	15 05       	cpc	r17, r5
    6ac0:	88 f0       	brcs	.+34     	; 0x6ae4 <__udivdi3+0xa28>
    6ac2:	e6 16       	cp	r14, r22
    6ac4:	f7 06       	cpc	r15, r23
    6ac6:	08 07       	cpc	r16, r24
    6ac8:	19 07       	cpc	r17, r25
    6aca:	60 f4       	brcc	.+24     	; 0x6ae4 <__udivdi3+0xa28>
    6acc:	21 50       	subi	r18, 0x01	; 1
    6ace:	30 40       	sbci	r19, 0x00	; 0
    6ad0:	40 40       	sbci	r20, 0x00	; 0
    6ad2:	50 40       	sbci	r21, 0x00	; 0
    6ad4:	29 8f       	std	Y+25, r18	; 0x19
    6ad6:	3a 8f       	std	Y+26, r19	; 0x1a
    6ad8:	4b 8f       	std	Y+27, r20	; 0x1b
    6ada:	5c 8f       	std	Y+28, r21	; 0x1c
    6adc:	e2 0c       	add	r14, r2
    6ade:	f3 1c       	adc	r15, r3
    6ae0:	04 1d       	adc	r16, r4
    6ae2:	15 1d       	adc	r17, r5
    6ae4:	e6 1a       	sub	r14, r22
    6ae6:	f7 0a       	sbc	r15, r23
    6ae8:	08 0b       	sbc	r16, r24
    6aea:	19 0b       	sbc	r17, r25
    6aec:	c8 01       	movw	r24, r16
    6aee:	b7 01       	movw	r22, r14
    6af0:	29 a1       	ldd	r18, Y+33	; 0x21
    6af2:	3a a1       	ldd	r19, Y+34	; 0x22
    6af4:	4b a1       	ldd	r20, Y+35	; 0x23
    6af6:	5c a1       	ldd	r21, Y+36	; 0x24
    6af8:	0e 94 0d 3e 	call	0x7c1a	; 0x7c1a <__udivmodsi4>
    6afc:	a2 2e       	mov	r10, r18
    6afe:	d3 2e       	mov	r13, r19
    6b00:	c4 2e       	mov	r12, r20
    6b02:	b5 2e       	mov	r11, r21
    6b04:	6d a7       	std	Y+45, r22	; 0x2d
    6b06:	7e a7       	std	Y+46, r23	; 0x2e
    6b08:	8f a7       	std	Y+47, r24	; 0x2f
    6b0a:	98 ab       	std	Y+48, r25	; 0x30
    6b0c:	c8 01       	movw	r24, r16
    6b0e:	b7 01       	movw	r22, r14
    6b10:	29 a1       	ldd	r18, Y+33	; 0x21
    6b12:	3a a1       	ldd	r19, Y+34	; 0x22
    6b14:	4b a1       	ldd	r20, Y+35	; 0x23
    6b16:	5c a1       	ldd	r21, Y+36	; 0x24
    6b18:	0e 94 0d 3e 	call	0x7c1a	; 0x7c1a <__udivmodsi4>
    6b1c:	6a 2c       	mov	r6, r10
    6b1e:	7d 2c       	mov	r7, r13
    6b20:	8c 2c       	mov	r8, r12
    6b22:	9b 2c       	mov	r9, r11
    6b24:	c4 01       	movw	r24, r8
    6b26:	b3 01       	movw	r22, r6
    6b28:	2d a9       	ldd	r18, Y+53	; 0x35
    6b2a:	3e a9       	ldd	r19, Y+54	; 0x36
    6b2c:	4f a9       	ldd	r20, Y+55	; 0x37
    6b2e:	58 ad       	ldd	r21, Y+56	; 0x38
    6b30:	0e 94 da 3d 	call	0x7bb4	; 0x7bb4 <__mulsi3>
    6b34:	9b 01       	movw	r18, r22
    6b36:	ac 01       	movw	r20, r24
    6b38:	ad a4       	ldd	r10, Y+45	; 0x2d
    6b3a:	be a4       	ldd	r11, Y+46	; 0x2e
    6b3c:	cf a4       	ldd	r12, Y+47	; 0x2f
    6b3e:	d8 a8       	ldd	r13, Y+48	; 0x30
    6b40:	d5 01       	movw	r26, r10
    6b42:	99 27       	eor	r25, r25
    6b44:	88 27       	eor	r24, r24
    6b46:	ad 8c       	ldd	r10, Y+29	; 0x1d
    6b48:	be 8c       	ldd	r11, Y+30	; 0x1e
    6b4a:	cf 8c       	ldd	r12, Y+31	; 0x1f
    6b4c:	d8 a0       	ldd	r13, Y+32	; 0x20
    6b4e:	6f ef       	ldi	r22, 0xFF	; 255
    6b50:	e6 2e       	mov	r14, r22
    6b52:	6f ef       	ldi	r22, 0xFF	; 255
    6b54:	f6 2e       	mov	r15, r22
    6b56:	01 2d       	mov	r16, r1
    6b58:	11 2d       	mov	r17, r1
    6b5a:	ae 20       	and	r10, r14
    6b5c:	bf 20       	and	r11, r15
    6b5e:	c0 22       	and	r12, r16
    6b60:	d1 22       	and	r13, r17
    6b62:	8a 29       	or	r24, r10
    6b64:	9b 29       	or	r25, r11
    6b66:	ac 29       	or	r26, r12
    6b68:	bd 29       	or	r27, r13
    6b6a:	82 17       	cp	r24, r18
    6b6c:	93 07       	cpc	r25, r19
    6b6e:	a4 07       	cpc	r26, r20
    6b70:	b5 07       	cpc	r27, r21
    6b72:	e0 f4       	brcc	.+56     	; 0x6bac <__udivdi3+0xaf0>
    6b74:	08 94       	sec
    6b76:	61 08       	sbc	r6, r1
    6b78:	71 08       	sbc	r7, r1
    6b7a:	81 08       	sbc	r8, r1
    6b7c:	91 08       	sbc	r9, r1
    6b7e:	82 0d       	add	r24, r2
    6b80:	93 1d       	adc	r25, r3
    6b82:	a4 1d       	adc	r26, r4
    6b84:	b5 1d       	adc	r27, r5
    6b86:	82 15       	cp	r24, r2
    6b88:	93 05       	cpc	r25, r3
    6b8a:	a4 05       	cpc	r26, r4
    6b8c:	b5 05       	cpc	r27, r5
    6b8e:	70 f0       	brcs	.+28     	; 0x6bac <__udivdi3+0xaf0>
    6b90:	82 17       	cp	r24, r18
    6b92:	93 07       	cpc	r25, r19
    6b94:	a4 07       	cpc	r26, r20
    6b96:	b5 07       	cpc	r27, r21
    6b98:	48 f4       	brcc	.+18     	; 0x6bac <__udivdi3+0xaf0>
    6b9a:	08 94       	sec
    6b9c:	61 08       	sbc	r6, r1
    6b9e:	71 08       	sbc	r7, r1
    6ba0:	81 08       	sbc	r8, r1
    6ba2:	91 08       	sbc	r9, r1
    6ba4:	82 0d       	add	r24, r2
    6ba6:	93 1d       	adc	r25, r3
    6ba8:	a4 1d       	adc	r26, r4
    6baa:	b5 1d       	adc	r27, r5
    6bac:	1c 01       	movw	r2, r24
    6bae:	2d 01       	movw	r4, r26
    6bb0:	22 1a       	sub	r2, r18
    6bb2:	33 0a       	sbc	r3, r19
    6bb4:	44 0a       	sbc	r4, r20
    6bb6:	55 0a       	sbc	r5, r21
    6bb8:	2d 8e       	std	Y+29, r2	; 0x1d
    6bba:	3e 8e       	std	Y+30, r3	; 0x1e
    6bbc:	4f 8e       	std	Y+31, r4	; 0x1f
    6bbe:	58 a2       	std	Y+32, r5	; 0x20
    6bc0:	a9 8c       	ldd	r10, Y+25	; 0x19
    6bc2:	ba 8c       	ldd	r11, Y+26	; 0x1a
    6bc4:	cb 8c       	ldd	r12, Y+27	; 0x1b
    6bc6:	dc 8c       	ldd	r13, Y+28	; 0x1c
    6bc8:	85 01       	movw	r16, r10
    6bca:	ff 24       	eor	r15, r15
    6bcc:	ee 24       	eor	r14, r14
    6bce:	e6 28       	or	r14, r6
    6bd0:	f7 28       	or	r15, r7
    6bd2:	08 29       	or	r16, r8
    6bd4:	19 29       	or	r17, r9
    6bd6:	af ef       	ldi	r26, 0xFF	; 255
    6bd8:	aa 2e       	mov	r10, r26
    6bda:	af ef       	ldi	r26, 0xFF	; 255
    6bdc:	ba 2e       	mov	r11, r26
    6bde:	c1 2c       	mov	r12, r1
    6be0:	d1 2c       	mov	r13, r1
    6be2:	ae 20       	and	r10, r14
    6be4:	bf 20       	and	r11, r15
    6be6:	c0 22       	and	r12, r16
    6be8:	d1 22       	and	r13, r17
    6bea:	18 01       	movw	r2, r16
    6bec:	44 24       	eor	r4, r4
    6bee:	55 24       	eor	r5, r5
    6bf0:	69 a8       	ldd	r6, Y+49	; 0x31
    6bf2:	7a a8       	ldd	r7, Y+50	; 0x32
    6bf4:	8b a8       	ldd	r8, Y+51	; 0x33
    6bf6:	9c a8       	ldd	r9, Y+52	; 0x34
    6bf8:	2f ef       	ldi	r18, 0xFF	; 255
    6bfa:	3f ef       	ldi	r19, 0xFF	; 255
    6bfc:	40 e0       	ldi	r20, 0x00	; 0
    6bfe:	50 e0       	ldi	r21, 0x00	; 0
    6c00:	62 22       	and	r6, r18
    6c02:	73 22       	and	r7, r19
    6c04:	84 22       	and	r8, r20
    6c06:	95 22       	and	r9, r21
    6c08:	69 a9       	ldd	r22, Y+49	; 0x31
    6c0a:	7a a9       	ldd	r23, Y+50	; 0x32
    6c0c:	8b a9       	ldd	r24, Y+51	; 0x33
    6c0e:	9c a9       	ldd	r25, Y+52	; 0x34
    6c10:	ac 01       	movw	r20, r24
    6c12:	66 27       	eor	r22, r22
    6c14:	77 27       	eor	r23, r23
    6c16:	49 8f       	std	Y+25, r20	; 0x19
    6c18:	5a 8f       	std	Y+26, r21	; 0x1a
    6c1a:	6b 8f       	std	Y+27, r22	; 0x1b
    6c1c:	7c 8f       	std	Y+28, r23	; 0x1c
    6c1e:	c6 01       	movw	r24, r12
    6c20:	b5 01       	movw	r22, r10
    6c22:	a4 01       	movw	r20, r8
    6c24:	93 01       	movw	r18, r6
    6c26:	0e 94 da 3d 	call	0x7bb4	; 0x7bb4 <__mulsi3>
    6c2a:	69 a3       	std	Y+33, r22	; 0x21
    6c2c:	7a a3       	std	Y+34, r23	; 0x22
    6c2e:	8b a3       	std	Y+35, r24	; 0x23
    6c30:	9c a3       	std	Y+36, r25	; 0x24
    6c32:	c6 01       	movw	r24, r12
    6c34:	b5 01       	movw	r22, r10
    6c36:	29 8d       	ldd	r18, Y+25	; 0x19
    6c38:	3a 8d       	ldd	r19, Y+26	; 0x1a
    6c3a:	4b 8d       	ldd	r20, Y+27	; 0x1b
    6c3c:	5c 8d       	ldd	r21, Y+28	; 0x1c
    6c3e:	0e 94 da 3d 	call	0x7bb4	; 0x7bb4 <__mulsi3>
    6c42:	5b 01       	movw	r10, r22
    6c44:	6c 01       	movw	r12, r24
    6c46:	c2 01       	movw	r24, r4
    6c48:	b1 01       	movw	r22, r2
    6c4a:	a4 01       	movw	r20, r8
    6c4c:	93 01       	movw	r18, r6
    6c4e:	0e 94 da 3d 	call	0x7bb4	; 0x7bb4 <__mulsi3>
    6c52:	3b 01       	movw	r6, r22
    6c54:	4c 01       	movw	r8, r24
    6c56:	c2 01       	movw	r24, r4
    6c58:	b1 01       	movw	r22, r2
    6c5a:	29 8d       	ldd	r18, Y+25	; 0x19
    6c5c:	3a 8d       	ldd	r19, Y+26	; 0x1a
    6c5e:	4b 8d       	ldd	r20, Y+27	; 0x1b
    6c60:	5c 8d       	ldd	r21, Y+28	; 0x1c
    6c62:	0e 94 da 3d 	call	0x7bb4	; 0x7bb4 <__mulsi3>
    6c66:	9b 01       	movw	r18, r22
    6c68:	ac 01       	movw	r20, r24
    6c6a:	a6 0c       	add	r10, r6
    6c6c:	b7 1c       	adc	r11, r7
    6c6e:	c8 1c       	adc	r12, r8
    6c70:	d9 1c       	adc	r13, r9
    6c72:	29 a0       	ldd	r2, Y+33	; 0x21
    6c74:	3a a0       	ldd	r3, Y+34	; 0x22
    6c76:	4b a0       	ldd	r4, Y+35	; 0x23
    6c78:	5c a0       	ldd	r5, Y+36	; 0x24
    6c7a:	c2 01       	movw	r24, r4
    6c7c:	aa 27       	eor	r26, r26
    6c7e:	bb 27       	eor	r27, r27
    6c80:	a8 0e       	add	r10, r24
    6c82:	b9 1e       	adc	r11, r25
    6c84:	ca 1e       	adc	r12, r26
    6c86:	db 1e       	adc	r13, r27
    6c88:	a6 14       	cp	r10, r6
    6c8a:	b7 04       	cpc	r11, r7
    6c8c:	c8 04       	cpc	r12, r8
    6c8e:	d9 04       	cpc	r13, r9
    6c90:	20 f4       	brcc	.+8      	; 0x6c9a <__udivdi3+0xbde>
    6c92:	20 50       	subi	r18, 0x00	; 0
    6c94:	30 40       	sbci	r19, 0x00	; 0
    6c96:	4f 4f       	sbci	r20, 0xFF	; 255
    6c98:	5f 4f       	sbci	r21, 0xFF	; 255
    6c9a:	c6 01       	movw	r24, r12
    6c9c:	aa 27       	eor	r26, r26
    6c9e:	bb 27       	eor	r27, r27
    6ca0:	82 0f       	add	r24, r18
    6ca2:	93 1f       	adc	r25, r19
    6ca4:	a4 1f       	adc	r26, r20
    6ca6:	b5 1f       	adc	r27, r21
    6ca8:	2d 8d       	ldd	r18, Y+29	; 0x1d
    6caa:	3e 8d       	ldd	r19, Y+30	; 0x1e
    6cac:	4f 8d       	ldd	r20, Y+31	; 0x1f
    6cae:	58 a1       	ldd	r21, Y+32	; 0x20
    6cb0:	28 17       	cp	r18, r24
    6cb2:	39 07       	cpc	r19, r25
    6cb4:	4a 07       	cpc	r20, r26
    6cb6:	5b 07       	cpc	r21, r27
    6cb8:	18 f1       	brcs	.+70     	; 0x6d00 <__udivdi3+0xc44>
    6cba:	82 17       	cp	r24, r18
    6cbc:	93 07       	cpc	r25, r19
    6cbe:	a4 07       	cpc	r26, r20
    6cc0:	b5 07       	cpc	r27, r21
    6cc2:	a1 f5       	brne	.+104    	; 0x6d2c <__udivdi3+0xc70>
    6cc4:	65 01       	movw	r12, r10
    6cc6:	bb 24       	eor	r11, r11
    6cc8:	aa 24       	eor	r10, r10
    6cca:	89 a1       	ldd	r24, Y+33	; 0x21
    6ccc:	9a a1       	ldd	r25, Y+34	; 0x22
    6cce:	ab a1       	ldd	r26, Y+35	; 0x23
    6cd0:	bc a1       	ldd	r27, Y+36	; 0x24
    6cd2:	a0 70       	andi	r26, 0x00	; 0
    6cd4:	b0 70       	andi	r27, 0x00	; 0
    6cd6:	a8 0e       	add	r10, r24
    6cd8:	b9 1e       	adc	r11, r25
    6cda:	ca 1e       	adc	r12, r26
    6cdc:	db 1e       	adc	r13, r27
    6cde:	8d a1       	ldd	r24, Y+37	; 0x25
    6ce0:	9e a1       	ldd	r25, Y+38	; 0x26
    6ce2:	af a1       	ldd	r26, Y+39	; 0x27
    6ce4:	b8 a5       	ldd	r27, Y+40	; 0x28
    6ce6:	09 a4       	ldd	r0, Y+41	; 0x29
    6ce8:	04 c0       	rjmp	.+8      	; 0x6cf2 <__udivdi3+0xc36>
    6cea:	88 0f       	add	r24, r24
    6cec:	99 1f       	adc	r25, r25
    6cee:	aa 1f       	adc	r26, r26
    6cf0:	bb 1f       	adc	r27, r27
    6cf2:	0a 94       	dec	r0
    6cf4:	d2 f7       	brpl	.-12     	; 0x6cea <__udivdi3+0xc2e>
    6cf6:	8a 15       	cp	r24, r10
    6cf8:	9b 05       	cpc	r25, r11
    6cfa:	ac 05       	cpc	r26, r12
    6cfc:	bd 05       	cpc	r27, r13
    6cfe:	b0 f4       	brcc	.+44     	; 0x6d2c <__udivdi3+0xc70>
    6d00:	08 94       	sec
    6d02:	e1 08       	sbc	r14, r1
    6d04:	f1 08       	sbc	r15, r1
    6d06:	01 09       	sbc	r16, r1
    6d08:	11 09       	sbc	r17, r1
    6d0a:	10 c0       	rjmp	.+32     	; 0x6d2c <__udivdi3+0xc70>
    6d0c:	aa 24       	eor	r10, r10
    6d0e:	bb 24       	eor	r11, r11
    6d10:	65 01       	movw	r12, r10
    6d12:	ee 24       	eor	r14, r14
    6d14:	ff 24       	eor	r15, r15
    6d16:	87 01       	movw	r16, r14
    6d18:	0c c0       	rjmp	.+24     	; 0x6d32 <__udivdi3+0xc76>
    6d1a:	aa 24       	eor	r10, r10
    6d1c:	bb 24       	eor	r11, r11
    6d1e:	65 01       	movw	r12, r10
    6d20:	81 e0       	ldi	r24, 0x01	; 1
    6d22:	e8 2e       	mov	r14, r24
    6d24:	f1 2c       	mov	r15, r1
    6d26:	01 2d       	mov	r16, r1
    6d28:	11 2d       	mov	r17, r1
    6d2a:	03 c0       	rjmp	.+6      	; 0x6d32 <__udivdi3+0xc76>
    6d2c:	aa 24       	eor	r10, r10
    6d2e:	bb 24       	eor	r11, r11
    6d30:	65 01       	movw	r12, r10
    6d32:	fe 01       	movw	r30, r28
    6d34:	71 96       	adiw	r30, 0x11	; 17
    6d36:	88 e0       	ldi	r24, 0x08	; 8
    6d38:	df 01       	movw	r26, r30
    6d3a:	1d 92       	st	X+, r1
    6d3c:	8a 95       	dec	r24
    6d3e:	e9 f7       	brne	.-6      	; 0x6d3a <__udivdi3+0xc7e>
    6d40:	e9 8a       	std	Y+17, r14	; 0x11
    6d42:	fa 8a       	std	Y+18, r15	; 0x12
    6d44:	0b 8b       	std	Y+19, r16	; 0x13
    6d46:	1c 8b       	std	Y+20, r17	; 0x14
    6d48:	ad 8a       	std	Y+21, r10	; 0x15
    6d4a:	be 8a       	std	Y+22, r11	; 0x16
    6d4c:	cf 8a       	std	Y+23, r12	; 0x17
    6d4e:	d8 8e       	std	Y+24, r13	; 0x18
    6d50:	2e 2d       	mov	r18, r14
    6d52:	3a 89       	ldd	r19, Y+18	; 0x12
    6d54:	4b 89       	ldd	r20, Y+19	; 0x13
    6d56:	5c 89       	ldd	r21, Y+20	; 0x14
    6d58:	6a 2d       	mov	r22, r10
    6d5a:	7e 89       	ldd	r23, Y+22	; 0x16
    6d5c:	8f 89       	ldd	r24, Y+23	; 0x17
    6d5e:	98 8d       	ldd	r25, Y+24	; 0x18
    6d60:	e8 96       	adiw	r28, 0x38	; 56
    6d62:	e2 e1       	ldi	r30, 0x12	; 18
    6d64:	0c 94 4b 3e 	jmp	0x7c96	; 0x7c96 <__epilogue_restores__>

00006d68 <vfprintf>:
    6d68:	2f 92       	push	r2
    6d6a:	3f 92       	push	r3
    6d6c:	4f 92       	push	r4
    6d6e:	5f 92       	push	r5
    6d70:	6f 92       	push	r6
    6d72:	7f 92       	push	r7
    6d74:	8f 92       	push	r8
    6d76:	9f 92       	push	r9
    6d78:	af 92       	push	r10
    6d7a:	bf 92       	push	r11
    6d7c:	cf 92       	push	r12
    6d7e:	df 92       	push	r13
    6d80:	ef 92       	push	r14
    6d82:	ff 92       	push	r15
    6d84:	0f 93       	push	r16
    6d86:	1f 93       	push	r17
    6d88:	df 93       	push	r29
    6d8a:	cf 93       	push	r28
    6d8c:	cd b7       	in	r28, 0x3d	; 61
    6d8e:	de b7       	in	r29, 0x3e	; 62
    6d90:	63 97       	sbiw	r28, 0x13	; 19
    6d92:	0f b6       	in	r0, 0x3f	; 63
    6d94:	f8 94       	cli
    6d96:	de bf       	out	0x3e, r29	; 62
    6d98:	0f be       	out	0x3f, r0	; 63
    6d9a:	cd bf       	out	0x3d, r28	; 61
    6d9c:	6c 01       	movw	r12, r24
    6d9e:	7f 87       	std	Y+15, r23	; 0x0f
    6da0:	6e 87       	std	Y+14, r22	; 0x0e
    6da2:	fc 01       	movw	r30, r24
    6da4:	17 82       	std	Z+7, r1	; 0x07
    6da6:	16 82       	std	Z+6, r1	; 0x06
    6da8:	83 81       	ldd	r24, Z+3	; 0x03
    6daa:	81 fd       	sbrc	r24, 1
    6dac:	04 c0       	rjmp	.+8      	; 0x6db6 <vfprintf+0x4e>
    6dae:	6f c3       	rjmp	.+1758   	; 0x748e <vfprintf+0x726>
    6db0:	4c 85       	ldd	r20, Y+12	; 0x0c
    6db2:	5d 85       	ldd	r21, Y+13	; 0x0d
    6db4:	04 c0       	rjmp	.+8      	; 0x6dbe <vfprintf+0x56>
    6db6:	1e 01       	movw	r2, r28
    6db8:	08 94       	sec
    6dba:	21 1c       	adc	r2, r1
    6dbc:	31 1c       	adc	r3, r1
    6dbe:	f6 01       	movw	r30, r12
    6dc0:	93 81       	ldd	r25, Z+3	; 0x03
    6dc2:	ee 85       	ldd	r30, Y+14	; 0x0e
    6dc4:	ff 85       	ldd	r31, Y+15	; 0x0f
    6dc6:	93 fd       	sbrc	r25, 3
    6dc8:	85 91       	lpm	r24, Z+
    6dca:	93 ff       	sbrs	r25, 3
    6dcc:	81 91       	ld	r24, Z+
    6dce:	ff 87       	std	Y+15, r31	; 0x0f
    6dd0:	ee 87       	std	Y+14, r30	; 0x0e
    6dd2:	88 23       	and	r24, r24
    6dd4:	09 f4       	brne	.+2      	; 0x6dd8 <vfprintf+0x70>
    6dd6:	57 c3       	rjmp	.+1710   	; 0x7486 <vfprintf+0x71e>
    6dd8:	85 32       	cpi	r24, 0x25	; 37
    6dda:	41 f4       	brne	.+16     	; 0x6dec <vfprintf+0x84>
    6ddc:	93 fd       	sbrc	r25, 3
    6dde:	85 91       	lpm	r24, Z+
    6de0:	93 ff       	sbrs	r25, 3
    6de2:	81 91       	ld	r24, Z+
    6de4:	ff 87       	std	Y+15, r31	; 0x0f
    6de6:	ee 87       	std	Y+14, r30	; 0x0e
    6de8:	85 32       	cpi	r24, 0x25	; 37
    6dea:	59 f4       	brne	.+22     	; 0x6e02 <vfprintf+0x9a>
    6dec:	90 e0       	ldi	r25, 0x00	; 0
    6dee:	b6 01       	movw	r22, r12
    6df0:	4a 8b       	std	Y+18, r20	; 0x12
    6df2:	5b 8b       	std	Y+19, r21	; 0x13
    6df4:	0e 94 e1 3f 	call	0x7fc2	; 0x7fc2 <fputc>
    6df8:	4a 89       	ldd	r20, Y+18	; 0x12
    6dfa:	5b 89       	ldd	r21, Y+19	; 0x13
    6dfc:	5d 87       	std	Y+13, r21	; 0x0d
    6dfe:	4c 87       	std	Y+12, r20	; 0x0c
    6e00:	d7 cf       	rjmp	.-82     	; 0x6db0 <vfprintf+0x48>
    6e02:	10 e0       	ldi	r17, 0x00	; 0
    6e04:	ff 24       	eor	r15, r15
    6e06:	00 e0       	ldi	r16, 0x00	; 0
    6e08:	00 32       	cpi	r16, 0x20	; 32
    6e0a:	b0 f4       	brcc	.+44     	; 0x6e38 <vfprintf+0xd0>
    6e0c:	8b 32       	cpi	r24, 0x2B	; 43
    6e0e:	69 f0       	breq	.+26     	; 0x6e2a <vfprintf+0xc2>
    6e10:	8c 32       	cpi	r24, 0x2C	; 44
    6e12:	28 f4       	brcc	.+10     	; 0x6e1e <vfprintf+0xb6>
    6e14:	80 32       	cpi	r24, 0x20	; 32
    6e16:	51 f0       	breq	.+20     	; 0x6e2c <vfprintf+0xc4>
    6e18:	83 32       	cpi	r24, 0x23	; 35
    6e1a:	71 f4       	brne	.+28     	; 0x6e38 <vfprintf+0xd0>
    6e1c:	0b c0       	rjmp	.+22     	; 0x6e34 <vfprintf+0xcc>
    6e1e:	8d 32       	cpi	r24, 0x2D	; 45
    6e20:	39 f0       	breq	.+14     	; 0x6e30 <vfprintf+0xc8>
    6e22:	80 33       	cpi	r24, 0x30	; 48
    6e24:	49 f4       	brne	.+18     	; 0x6e38 <vfprintf+0xd0>
    6e26:	01 60       	ori	r16, 0x01	; 1
    6e28:	2c c0       	rjmp	.+88     	; 0x6e82 <vfprintf+0x11a>
    6e2a:	02 60       	ori	r16, 0x02	; 2
    6e2c:	04 60       	ori	r16, 0x04	; 4
    6e2e:	29 c0       	rjmp	.+82     	; 0x6e82 <vfprintf+0x11a>
    6e30:	08 60       	ori	r16, 0x08	; 8
    6e32:	27 c0       	rjmp	.+78     	; 0x6e82 <vfprintf+0x11a>
    6e34:	00 61       	ori	r16, 0x10	; 16
    6e36:	25 c0       	rjmp	.+74     	; 0x6e82 <vfprintf+0x11a>
    6e38:	07 fd       	sbrc	r16, 7
    6e3a:	2e c0       	rjmp	.+92     	; 0x6e98 <vfprintf+0x130>
    6e3c:	28 2f       	mov	r18, r24
    6e3e:	20 53       	subi	r18, 0x30	; 48
    6e40:	2a 30       	cpi	r18, 0x0A	; 10
    6e42:	98 f4       	brcc	.+38     	; 0x6e6a <vfprintf+0x102>
    6e44:	06 ff       	sbrs	r16, 6
    6e46:	08 c0       	rjmp	.+16     	; 0x6e58 <vfprintf+0xf0>
    6e48:	81 2f       	mov	r24, r17
    6e4a:	88 0f       	add	r24, r24
    6e4c:	18 2f       	mov	r17, r24
    6e4e:	11 0f       	add	r17, r17
    6e50:	11 0f       	add	r17, r17
    6e52:	18 0f       	add	r17, r24
    6e54:	12 0f       	add	r17, r18
    6e56:	15 c0       	rjmp	.+42     	; 0x6e82 <vfprintf+0x11a>
    6e58:	8f 2d       	mov	r24, r15
    6e5a:	88 0f       	add	r24, r24
    6e5c:	f8 2e       	mov	r15, r24
    6e5e:	ff 0c       	add	r15, r15
    6e60:	ff 0c       	add	r15, r15
    6e62:	f8 0e       	add	r15, r24
    6e64:	f2 0e       	add	r15, r18
    6e66:	00 62       	ori	r16, 0x20	; 32
    6e68:	0c c0       	rjmp	.+24     	; 0x6e82 <vfprintf+0x11a>
    6e6a:	8e 32       	cpi	r24, 0x2E	; 46
    6e6c:	21 f4       	brne	.+8      	; 0x6e76 <vfprintf+0x10e>
    6e6e:	06 fd       	sbrc	r16, 6
    6e70:	0a c3       	rjmp	.+1556   	; 0x7486 <vfprintf+0x71e>
    6e72:	00 64       	ori	r16, 0x40	; 64
    6e74:	06 c0       	rjmp	.+12     	; 0x6e82 <vfprintf+0x11a>
    6e76:	8c 36       	cpi	r24, 0x6C	; 108
    6e78:	11 f4       	brne	.+4      	; 0x6e7e <vfprintf+0x116>
    6e7a:	00 68       	ori	r16, 0x80	; 128
    6e7c:	02 c0       	rjmp	.+4      	; 0x6e82 <vfprintf+0x11a>
    6e7e:	88 36       	cpi	r24, 0x68	; 104
    6e80:	59 f4       	brne	.+22     	; 0x6e98 <vfprintf+0x130>
    6e82:	ee 85       	ldd	r30, Y+14	; 0x0e
    6e84:	ff 85       	ldd	r31, Y+15	; 0x0f
    6e86:	93 fd       	sbrc	r25, 3
    6e88:	85 91       	lpm	r24, Z+
    6e8a:	93 ff       	sbrs	r25, 3
    6e8c:	81 91       	ld	r24, Z+
    6e8e:	ff 87       	std	Y+15, r31	; 0x0f
    6e90:	ee 87       	std	Y+14, r30	; 0x0e
    6e92:	88 23       	and	r24, r24
    6e94:	09 f0       	breq	.+2      	; 0x6e98 <vfprintf+0x130>
    6e96:	b8 cf       	rjmp	.-144    	; 0x6e08 <vfprintf+0xa0>
    6e98:	98 2f       	mov	r25, r24
    6e9a:	95 54       	subi	r25, 0x45	; 69
    6e9c:	93 30       	cpi	r25, 0x03	; 3
    6e9e:	18 f4       	brcc	.+6      	; 0x6ea6 <vfprintf+0x13e>
    6ea0:	00 61       	ori	r16, 0x10	; 16
    6ea2:	80 5e       	subi	r24, 0xE0	; 224
    6ea4:	06 c0       	rjmp	.+12     	; 0x6eb2 <vfprintf+0x14a>
    6ea6:	98 2f       	mov	r25, r24
    6ea8:	95 56       	subi	r25, 0x65	; 101
    6eaa:	93 30       	cpi	r25, 0x03	; 3
    6eac:	08 f0       	brcs	.+2      	; 0x6eb0 <vfprintf+0x148>
    6eae:	9b c1       	rjmp	.+822    	; 0x71e6 <vfprintf+0x47e>
    6eb0:	0f 7e       	andi	r16, 0xEF	; 239
    6eb2:	06 ff       	sbrs	r16, 6
    6eb4:	16 e0       	ldi	r17, 0x06	; 6
    6eb6:	6f e3       	ldi	r22, 0x3F	; 63
    6eb8:	e6 2e       	mov	r14, r22
    6eba:	e0 22       	and	r14, r16
    6ebc:	85 36       	cpi	r24, 0x65	; 101
    6ebe:	19 f4       	brne	.+6      	; 0x6ec6 <vfprintf+0x15e>
    6ec0:	f0 e4       	ldi	r31, 0x40	; 64
    6ec2:	ef 2a       	or	r14, r31
    6ec4:	07 c0       	rjmp	.+14     	; 0x6ed4 <vfprintf+0x16c>
    6ec6:	86 36       	cpi	r24, 0x66	; 102
    6ec8:	19 f4       	brne	.+6      	; 0x6ed0 <vfprintf+0x168>
    6eca:	20 e8       	ldi	r18, 0x80	; 128
    6ecc:	e2 2a       	or	r14, r18
    6ece:	02 c0       	rjmp	.+4      	; 0x6ed4 <vfprintf+0x16c>
    6ed0:	11 11       	cpse	r17, r1
    6ed2:	11 50       	subi	r17, 0x01	; 1
    6ed4:	e7 fe       	sbrs	r14, 7
    6ed6:	06 c0       	rjmp	.+12     	; 0x6ee4 <vfprintf+0x17c>
    6ed8:	1c 33       	cpi	r17, 0x3C	; 60
    6eda:	40 f4       	brcc	.+16     	; 0x6eec <vfprintf+0x184>
    6edc:	91 2e       	mov	r9, r17
    6ede:	93 94       	inc	r9
    6ee0:	27 e0       	ldi	r18, 0x07	; 7
    6ee2:	0b c0       	rjmp	.+22     	; 0x6efa <vfprintf+0x192>
    6ee4:	18 30       	cpi	r17, 0x08	; 8
    6ee6:	30 f4       	brcc	.+12     	; 0x6ef4 <vfprintf+0x18c>
    6ee8:	21 2f       	mov	r18, r17
    6eea:	06 c0       	rjmp	.+12     	; 0x6ef8 <vfprintf+0x190>
    6eec:	27 e0       	ldi	r18, 0x07	; 7
    6eee:	3c e3       	ldi	r19, 0x3C	; 60
    6ef0:	93 2e       	mov	r9, r19
    6ef2:	03 c0       	rjmp	.+6      	; 0x6efa <vfprintf+0x192>
    6ef4:	27 e0       	ldi	r18, 0x07	; 7
    6ef6:	17 e0       	ldi	r17, 0x07	; 7
    6ef8:	99 24       	eor	r9, r9
    6efa:	ca 01       	movw	r24, r20
    6efc:	04 96       	adiw	r24, 0x04	; 4
    6efe:	9d 87       	std	Y+13, r25	; 0x0d
    6f00:	8c 87       	std	Y+12, r24	; 0x0c
    6f02:	fa 01       	movw	r30, r20
    6f04:	60 81       	ld	r22, Z
    6f06:	71 81       	ldd	r23, Z+1	; 0x01
    6f08:	82 81       	ldd	r24, Z+2	; 0x02
    6f0a:	93 81       	ldd	r25, Z+3	; 0x03
    6f0c:	a1 01       	movw	r20, r2
    6f0e:	09 2d       	mov	r16, r9
    6f10:	0e 94 66 3e 	call	0x7ccc	; 0x7ccc <__ftoa_engine>
    6f14:	5c 01       	movw	r10, r24
    6f16:	69 80       	ldd	r6, Y+1	; 0x01
    6f18:	26 2d       	mov	r18, r6
    6f1a:	30 e0       	ldi	r19, 0x00	; 0
    6f1c:	39 8b       	std	Y+17, r19	; 0x11
    6f1e:	28 8b       	std	Y+16, r18	; 0x10
    6f20:	60 fe       	sbrs	r6, 0
    6f22:	03 c0       	rjmp	.+6      	; 0x6f2a <vfprintf+0x1c2>
    6f24:	38 89       	ldd	r19, Y+16	; 0x10
    6f26:	33 ff       	sbrs	r19, 3
    6f28:	06 c0       	rjmp	.+12     	; 0x6f36 <vfprintf+0x1ce>
    6f2a:	e1 fc       	sbrc	r14, 1
    6f2c:	06 c0       	rjmp	.+12     	; 0x6f3a <vfprintf+0x1d2>
    6f2e:	e2 fe       	sbrs	r14, 2
    6f30:	06 c0       	rjmp	.+12     	; 0x6f3e <vfprintf+0x1d6>
    6f32:	00 e2       	ldi	r16, 0x20	; 32
    6f34:	05 c0       	rjmp	.+10     	; 0x6f40 <vfprintf+0x1d8>
    6f36:	0d e2       	ldi	r16, 0x2D	; 45
    6f38:	03 c0       	rjmp	.+6      	; 0x6f40 <vfprintf+0x1d8>
    6f3a:	0b e2       	ldi	r16, 0x2B	; 43
    6f3c:	01 c0       	rjmp	.+2      	; 0x6f40 <vfprintf+0x1d8>
    6f3e:	00 e0       	ldi	r16, 0x00	; 0
    6f40:	88 89       	ldd	r24, Y+16	; 0x10
    6f42:	99 89       	ldd	r25, Y+17	; 0x11
    6f44:	8c 70       	andi	r24, 0x0C	; 12
    6f46:	90 70       	andi	r25, 0x00	; 0
    6f48:	00 97       	sbiw	r24, 0x00	; 0
    6f4a:	c1 f1       	breq	.+112    	; 0x6fbc <vfprintf+0x254>
    6f4c:	00 23       	and	r16, r16
    6f4e:	11 f0       	breq	.+4      	; 0x6f54 <vfprintf+0x1ec>
    6f50:	84 e0       	ldi	r24, 0x04	; 4
    6f52:	01 c0       	rjmp	.+2      	; 0x6f56 <vfprintf+0x1ee>
    6f54:	83 e0       	ldi	r24, 0x03	; 3
    6f56:	8f 15       	cp	r24, r15
    6f58:	58 f4       	brcc	.+22     	; 0x6f70 <vfprintf+0x208>
    6f5a:	f8 1a       	sub	r15, r24
    6f5c:	e3 fc       	sbrc	r14, 3
    6f5e:	09 c0       	rjmp	.+18     	; 0x6f72 <vfprintf+0x20a>
    6f60:	80 e2       	ldi	r24, 0x20	; 32
    6f62:	90 e0       	ldi	r25, 0x00	; 0
    6f64:	b6 01       	movw	r22, r12
    6f66:	0e 94 e1 3f 	call	0x7fc2	; 0x7fc2 <fputc>
    6f6a:	fa 94       	dec	r15
    6f6c:	c9 f7       	brne	.-14     	; 0x6f60 <vfprintf+0x1f8>
    6f6e:	01 c0       	rjmp	.+2      	; 0x6f72 <vfprintf+0x20a>
    6f70:	ff 24       	eor	r15, r15
    6f72:	00 23       	and	r16, r16
    6f74:	29 f0       	breq	.+10     	; 0x6f80 <vfprintf+0x218>
    6f76:	80 2f       	mov	r24, r16
    6f78:	90 e0       	ldi	r25, 0x00	; 0
    6f7a:	b6 01       	movw	r22, r12
    6f7c:	0e 94 e1 3f 	call	0x7fc2	; 0x7fc2 <fputc>
    6f80:	88 89       	ldd	r24, Y+16	; 0x10
    6f82:	83 fd       	sbrc	r24, 3
    6f84:	03 c0       	rjmp	.+6      	; 0x6f8c <vfprintf+0x224>
    6f86:	05 e8       	ldi	r16, 0x85	; 133
    6f88:	18 e0       	ldi	r17, 0x08	; 8
    6f8a:	0e c0       	rjmp	.+28     	; 0x6fa8 <vfprintf+0x240>
    6f8c:	01 e8       	ldi	r16, 0x81	; 129
    6f8e:	18 e0       	ldi	r17, 0x08	; 8
    6f90:	0b c0       	rjmp	.+22     	; 0x6fa8 <vfprintf+0x240>
    6f92:	a1 14       	cp	r10, r1
    6f94:	b1 04       	cpc	r11, r1
    6f96:	09 f0       	breq	.+2      	; 0x6f9a <vfprintf+0x232>
    6f98:	80 52       	subi	r24, 0x20	; 32
    6f9a:	90 e0       	ldi	r25, 0x00	; 0
    6f9c:	b6 01       	movw	r22, r12
    6f9e:	0e 94 e1 3f 	call	0x7fc2	; 0x7fc2 <fputc>
    6fa2:	0f 5f       	subi	r16, 0xFF	; 255
    6fa4:	1f 4f       	sbci	r17, 0xFF	; 255
    6fa6:	05 c0       	rjmp	.+10     	; 0x6fb2 <vfprintf+0x24a>
    6fa8:	ae 2c       	mov	r10, r14
    6faa:	bb 24       	eor	r11, r11
    6fac:	90 e1       	ldi	r25, 0x10	; 16
    6fae:	a9 22       	and	r10, r25
    6fb0:	bb 24       	eor	r11, r11
    6fb2:	f8 01       	movw	r30, r16
    6fb4:	84 91       	lpm	r24, Z+
    6fb6:	88 23       	and	r24, r24
    6fb8:	61 f7       	brne	.-40     	; 0x6f92 <vfprintf+0x22a>
    6fba:	62 c2       	rjmp	.+1220   	; 0x7480 <vfprintf+0x718>
    6fbc:	e7 fe       	sbrs	r14, 7
    6fbe:	0e c0       	rjmp	.+28     	; 0x6fdc <vfprintf+0x274>
    6fc0:	9a 0c       	add	r9, r10
    6fc2:	f8 89       	ldd	r31, Y+16	; 0x10
    6fc4:	f4 ff       	sbrs	r31, 4
    6fc6:	04 c0       	rjmp	.+8      	; 0x6fd0 <vfprintf+0x268>
    6fc8:	8a 81       	ldd	r24, Y+2	; 0x02
    6fca:	81 33       	cpi	r24, 0x31	; 49
    6fcc:	09 f4       	brne	.+2      	; 0x6fd0 <vfprintf+0x268>
    6fce:	9a 94       	dec	r9
    6fd0:	19 14       	cp	r1, r9
    6fd2:	54 f5       	brge	.+84     	; 0x7028 <vfprintf+0x2c0>
    6fd4:	29 2d       	mov	r18, r9
    6fd6:	29 30       	cpi	r18, 0x09	; 9
    6fd8:	50 f5       	brcc	.+84     	; 0x702e <vfprintf+0x2c6>
    6fda:	2d c0       	rjmp	.+90     	; 0x7036 <vfprintf+0x2ce>
    6fdc:	e6 fc       	sbrc	r14, 6
    6fde:	2b c0       	rjmp	.+86     	; 0x7036 <vfprintf+0x2ce>
    6fe0:	81 2f       	mov	r24, r17
    6fe2:	90 e0       	ldi	r25, 0x00	; 0
    6fe4:	8a 15       	cp	r24, r10
    6fe6:	9b 05       	cpc	r25, r11
    6fe8:	4c f0       	brlt	.+18     	; 0x6ffc <vfprintf+0x294>
    6fea:	3c ef       	ldi	r19, 0xFC	; 252
    6fec:	a3 16       	cp	r10, r19
    6fee:	3f ef       	ldi	r19, 0xFF	; 255
    6ff0:	b3 06       	cpc	r11, r19
    6ff2:	24 f0       	brlt	.+8      	; 0x6ffc <vfprintf+0x294>
    6ff4:	80 e8       	ldi	r24, 0x80	; 128
    6ff6:	e8 2a       	or	r14, r24
    6ff8:	01 c0       	rjmp	.+2      	; 0x6ffc <vfprintf+0x294>
    6ffa:	11 50       	subi	r17, 0x01	; 1
    6ffc:	11 23       	and	r17, r17
    6ffe:	49 f0       	breq	.+18     	; 0x7012 <vfprintf+0x2aa>
    7000:	e2 e0       	ldi	r30, 0x02	; 2
    7002:	f0 e0       	ldi	r31, 0x00	; 0
    7004:	ec 0f       	add	r30, r28
    7006:	fd 1f       	adc	r31, r29
    7008:	e1 0f       	add	r30, r17
    700a:	f1 1d       	adc	r31, r1
    700c:	80 81       	ld	r24, Z
    700e:	80 33       	cpi	r24, 0x30	; 48
    7010:	a1 f3       	breq	.-24     	; 0x6ffa <vfprintf+0x292>
    7012:	e7 fe       	sbrs	r14, 7
    7014:	10 c0       	rjmp	.+32     	; 0x7036 <vfprintf+0x2ce>
    7016:	91 2e       	mov	r9, r17
    7018:	93 94       	inc	r9
    701a:	81 2f       	mov	r24, r17
    701c:	90 e0       	ldi	r25, 0x00	; 0
    701e:	a8 16       	cp	r10, r24
    7020:	b9 06       	cpc	r11, r25
    7022:	44 f4       	brge	.+16     	; 0x7034 <vfprintf+0x2cc>
    7024:	1a 19       	sub	r17, r10
    7026:	07 c0       	rjmp	.+14     	; 0x7036 <vfprintf+0x2ce>
    7028:	99 24       	eor	r9, r9
    702a:	93 94       	inc	r9
    702c:	04 c0       	rjmp	.+8      	; 0x7036 <vfprintf+0x2ce>
    702e:	98 e0       	ldi	r25, 0x08	; 8
    7030:	99 2e       	mov	r9, r25
    7032:	01 c0       	rjmp	.+2      	; 0x7036 <vfprintf+0x2ce>
    7034:	10 e0       	ldi	r17, 0x00	; 0
    7036:	e7 fe       	sbrs	r14, 7
    7038:	07 c0       	rjmp	.+14     	; 0x7048 <vfprintf+0x2e0>
    703a:	1a 14       	cp	r1, r10
    703c:	1b 04       	cpc	r1, r11
    703e:	3c f4       	brge	.+14     	; 0x704e <vfprintf+0x2e6>
    7040:	95 01       	movw	r18, r10
    7042:	2f 5f       	subi	r18, 0xFF	; 255
    7044:	3f 4f       	sbci	r19, 0xFF	; 255
    7046:	05 c0       	rjmp	.+10     	; 0x7052 <vfprintf+0x2ea>
    7048:	25 e0       	ldi	r18, 0x05	; 5
    704a:	30 e0       	ldi	r19, 0x00	; 0
    704c:	02 c0       	rjmp	.+4      	; 0x7052 <vfprintf+0x2ea>
    704e:	21 e0       	ldi	r18, 0x01	; 1
    7050:	30 e0       	ldi	r19, 0x00	; 0
    7052:	00 23       	and	r16, r16
    7054:	11 f0       	breq	.+4      	; 0x705a <vfprintf+0x2f2>
    7056:	2f 5f       	subi	r18, 0xFF	; 255
    7058:	3f 4f       	sbci	r19, 0xFF	; 255
    705a:	11 23       	and	r17, r17
    705c:	29 f0       	breq	.+10     	; 0x7068 <vfprintf+0x300>
    705e:	81 2f       	mov	r24, r17
    7060:	90 e0       	ldi	r25, 0x00	; 0
    7062:	01 96       	adiw	r24, 0x01	; 1
    7064:	28 0f       	add	r18, r24
    7066:	39 1f       	adc	r19, r25
    7068:	8f 2d       	mov	r24, r15
    706a:	90 e0       	ldi	r25, 0x00	; 0
    706c:	28 17       	cp	r18, r24
    706e:	39 07       	cpc	r19, r25
    7070:	14 f4       	brge	.+4      	; 0x7076 <vfprintf+0x30e>
    7072:	f2 1a       	sub	r15, r18
    7074:	01 c0       	rjmp	.+2      	; 0x7078 <vfprintf+0x310>
    7076:	ff 24       	eor	r15, r15
    7078:	4e 2c       	mov	r4, r14
    707a:	55 24       	eor	r5, r5
    707c:	c2 01       	movw	r24, r4
    707e:	89 70       	andi	r24, 0x09	; 9
    7080:	90 70       	andi	r25, 0x00	; 0
    7082:	00 97       	sbiw	r24, 0x00	; 0
    7084:	49 f4       	brne	.+18     	; 0x7098 <vfprintf+0x330>
    7086:	06 c0       	rjmp	.+12     	; 0x7094 <vfprintf+0x32c>
    7088:	80 e2       	ldi	r24, 0x20	; 32
    708a:	90 e0       	ldi	r25, 0x00	; 0
    708c:	b6 01       	movw	r22, r12
    708e:	0e 94 e1 3f 	call	0x7fc2	; 0x7fc2 <fputc>
    7092:	fa 94       	dec	r15
    7094:	ff 20       	and	r15, r15
    7096:	c1 f7       	brne	.-16     	; 0x7088 <vfprintf+0x320>
    7098:	00 23       	and	r16, r16
    709a:	29 f0       	breq	.+10     	; 0x70a6 <vfprintf+0x33e>
    709c:	80 2f       	mov	r24, r16
    709e:	90 e0       	ldi	r25, 0x00	; 0
    70a0:	b6 01       	movw	r22, r12
    70a2:	0e 94 e1 3f 	call	0x7fc2	; 0x7fc2 <fputc>
    70a6:	43 fc       	sbrc	r4, 3
    70a8:	09 c0       	rjmp	.+18     	; 0x70bc <vfprintf+0x354>
    70aa:	06 c0       	rjmp	.+12     	; 0x70b8 <vfprintf+0x350>
    70ac:	80 e3       	ldi	r24, 0x30	; 48
    70ae:	90 e0       	ldi	r25, 0x00	; 0
    70b0:	b6 01       	movw	r22, r12
    70b2:	0e 94 e1 3f 	call	0x7fc2	; 0x7fc2 <fputc>
    70b6:	fa 94       	dec	r15
    70b8:	ff 20       	and	r15, r15
    70ba:	c1 f7       	brne	.-16     	; 0x70ac <vfprintf+0x344>
    70bc:	e7 fe       	sbrs	r14, 7
    70be:	46 c0       	rjmp	.+140    	; 0x714c <vfprintf+0x3e4>
    70c0:	35 01       	movw	r6, r10
    70c2:	b7 fe       	sbrs	r11, 7
    70c4:	02 c0       	rjmp	.+4      	; 0x70ca <vfprintf+0x362>
    70c6:	66 24       	eor	r6, r6
    70c8:	77 24       	eor	r7, r7
    70ca:	25 01       	movw	r4, r10
    70cc:	08 94       	sec
    70ce:	41 1c       	adc	r4, r1
    70d0:	51 1c       	adc	r5, r1
    70d2:	46 18       	sub	r4, r6
    70d4:	57 08       	sbc	r5, r7
    70d6:	42 0c       	add	r4, r2
    70d8:	53 1c       	adc	r5, r3
    70da:	f5 01       	movw	r30, r10
    70dc:	e9 19       	sub	r30, r9
    70de:	f1 09       	sbc	r31, r1
    70e0:	4f 01       	movw	r8, r30
    70e2:	81 2f       	mov	r24, r17
    70e4:	90 e0       	ldi	r25, 0x00	; 0
    70e6:	00 27       	eor	r16, r16
    70e8:	11 27       	eor	r17, r17
    70ea:	08 1b       	sub	r16, r24
    70ec:	19 0b       	sbc	r17, r25
    70ee:	ff ef       	ldi	r31, 0xFF	; 255
    70f0:	6f 16       	cp	r6, r31
    70f2:	ff ef       	ldi	r31, 0xFF	; 255
    70f4:	7f 06       	cpc	r7, r31
    70f6:	29 f4       	brne	.+10     	; 0x7102 <vfprintf+0x39a>
    70f8:	8e e2       	ldi	r24, 0x2E	; 46
    70fa:	90 e0       	ldi	r25, 0x00	; 0
    70fc:	b6 01       	movw	r22, r12
    70fe:	0e 94 e1 3f 	call	0x7fc2	; 0x7fc2 <fputc>
    7102:	a6 14       	cp	r10, r6
    7104:	b7 04       	cpc	r11, r7
    7106:	34 f0       	brlt	.+12     	; 0x7114 <vfprintf+0x3ac>
    7108:	86 14       	cp	r8, r6
    710a:	97 04       	cpc	r9, r7
    710c:	1c f4       	brge	.+6      	; 0x7114 <vfprintf+0x3ac>
    710e:	f2 01       	movw	r30, r4
    7110:	80 81       	ld	r24, Z
    7112:	01 c0       	rjmp	.+2      	; 0x7116 <vfprintf+0x3ae>
    7114:	80 e3       	ldi	r24, 0x30	; 48
    7116:	08 94       	sec
    7118:	61 08       	sbc	r6, r1
    711a:	71 08       	sbc	r7, r1
    711c:	08 94       	sec
    711e:	41 1c       	adc	r4, r1
    7120:	51 1c       	adc	r5, r1
    7122:	60 16       	cp	r6, r16
    7124:	71 06       	cpc	r7, r17
    7126:	2c f0       	brlt	.+10     	; 0x7132 <vfprintf+0x3ca>
    7128:	90 e0       	ldi	r25, 0x00	; 0
    712a:	b6 01       	movw	r22, r12
    712c:	0e 94 e1 3f 	call	0x7fc2	; 0x7fc2 <fputc>
    7130:	de cf       	rjmp	.-68     	; 0x70ee <vfprintf+0x386>
    7132:	6a 14       	cp	r6, r10
    7134:	7b 04       	cpc	r7, r11
    7136:	41 f4       	brne	.+16     	; 0x7148 <vfprintf+0x3e0>
    7138:	9a 81       	ldd	r25, Y+2	; 0x02
    713a:	96 33       	cpi	r25, 0x36	; 54
    713c:	20 f4       	brcc	.+8      	; 0x7146 <vfprintf+0x3de>
    713e:	95 33       	cpi	r25, 0x35	; 53
    7140:	19 f4       	brne	.+6      	; 0x7148 <vfprintf+0x3e0>
    7142:	f8 89       	ldd	r31, Y+16	; 0x10
    7144:	f4 ff       	sbrs	r31, 4
    7146:	81 e3       	ldi	r24, 0x31	; 49
    7148:	90 e0       	ldi	r25, 0x00	; 0
    714a:	49 c0       	rjmp	.+146    	; 0x71de <vfprintf+0x476>
    714c:	8a 81       	ldd	r24, Y+2	; 0x02
    714e:	81 33       	cpi	r24, 0x31	; 49
    7150:	11 f0       	breq	.+4      	; 0x7156 <vfprintf+0x3ee>
    7152:	2f ee       	ldi	r18, 0xEF	; 239
    7154:	62 22       	and	r6, r18
    7156:	90 e0       	ldi	r25, 0x00	; 0
    7158:	b6 01       	movw	r22, r12
    715a:	0e 94 e1 3f 	call	0x7fc2	; 0x7fc2 <fputc>
    715e:	11 23       	and	r17, r17
    7160:	89 f0       	breq	.+34     	; 0x7184 <vfprintf+0x41c>
    7162:	8e e2       	ldi	r24, 0x2E	; 46
    7164:	90 e0       	ldi	r25, 0x00	; 0
    7166:	b6 01       	movw	r22, r12
    7168:	0e 94 e1 3f 	call	0x7fc2	; 0x7fc2 <fputc>
    716c:	02 e0       	ldi	r16, 0x02	; 2
    716e:	f1 01       	movw	r30, r2
    7170:	e0 0f       	add	r30, r16
    7172:	f1 1d       	adc	r31, r1
    7174:	0f 5f       	subi	r16, 0xFF	; 255
    7176:	80 81       	ld	r24, Z
    7178:	90 e0       	ldi	r25, 0x00	; 0
    717a:	b6 01       	movw	r22, r12
    717c:	0e 94 e1 3f 	call	0x7fc2	; 0x7fc2 <fputc>
    7180:	11 50       	subi	r17, 0x01	; 1
    7182:	a9 f7       	brne	.-22     	; 0x716e <vfprintf+0x406>
    7184:	44 fe       	sbrs	r4, 4
    7186:	03 c0       	rjmp	.+6      	; 0x718e <vfprintf+0x426>
    7188:	85 e4       	ldi	r24, 0x45	; 69
    718a:	90 e0       	ldi	r25, 0x00	; 0
    718c:	02 c0       	rjmp	.+4      	; 0x7192 <vfprintf+0x42a>
    718e:	85 e6       	ldi	r24, 0x65	; 101
    7190:	90 e0       	ldi	r25, 0x00	; 0
    7192:	b6 01       	movw	r22, r12
    7194:	0e 94 e1 3f 	call	0x7fc2	; 0x7fc2 <fputc>
    7198:	b7 fc       	sbrc	r11, 7
    719a:	05 c0       	rjmp	.+10     	; 0x71a6 <vfprintf+0x43e>
    719c:	a1 14       	cp	r10, r1
    719e:	b1 04       	cpc	r11, r1
    71a0:	41 f4       	brne	.+16     	; 0x71b2 <vfprintf+0x44a>
    71a2:	64 fe       	sbrs	r6, 4
    71a4:	06 c0       	rjmp	.+12     	; 0x71b2 <vfprintf+0x44a>
    71a6:	b0 94       	com	r11
    71a8:	a1 94       	neg	r10
    71aa:	b1 08       	sbc	r11, r1
    71ac:	b3 94       	inc	r11
    71ae:	8d e2       	ldi	r24, 0x2D	; 45
    71b0:	01 c0       	rjmp	.+2      	; 0x71b4 <vfprintf+0x44c>
    71b2:	8b e2       	ldi	r24, 0x2B	; 43
    71b4:	90 e0       	ldi	r25, 0x00	; 0
    71b6:	b6 01       	movw	r22, r12
    71b8:	0e 94 e1 3f 	call	0x7fc2	; 0x7fc2 <fputc>
    71bc:	80 e3       	ldi	r24, 0x30	; 48
    71be:	05 c0       	rjmp	.+10     	; 0x71ca <vfprintf+0x462>
    71c0:	8f 5f       	subi	r24, 0xFF	; 255
    71c2:	e6 ef       	ldi	r30, 0xF6	; 246
    71c4:	ff ef       	ldi	r31, 0xFF	; 255
    71c6:	ae 0e       	add	r10, r30
    71c8:	bf 1e       	adc	r11, r31
    71ca:	fa e0       	ldi	r31, 0x0A	; 10
    71cc:	af 16       	cp	r10, r31
    71ce:	b1 04       	cpc	r11, r1
    71d0:	bc f7       	brge	.-18     	; 0x71c0 <vfprintf+0x458>
    71d2:	90 e0       	ldi	r25, 0x00	; 0
    71d4:	b6 01       	movw	r22, r12
    71d6:	0e 94 e1 3f 	call	0x7fc2	; 0x7fc2 <fputc>
    71da:	c5 01       	movw	r24, r10
    71dc:	c0 96       	adiw	r24, 0x30	; 48
    71de:	b6 01       	movw	r22, r12
    71e0:	0e 94 e1 3f 	call	0x7fc2	; 0x7fc2 <fputc>
    71e4:	4d c1       	rjmp	.+666    	; 0x7480 <vfprintf+0x718>
    71e6:	83 36       	cpi	r24, 0x63	; 99
    71e8:	31 f0       	breq	.+12     	; 0x71f6 <vfprintf+0x48e>
    71ea:	83 37       	cpi	r24, 0x73	; 115
    71ec:	89 f0       	breq	.+34     	; 0x7210 <vfprintf+0x4a8>
    71ee:	83 35       	cpi	r24, 0x53	; 83
    71f0:	09 f0       	breq	.+2      	; 0x71f4 <vfprintf+0x48c>
    71f2:	59 c0       	rjmp	.+178    	; 0x72a6 <vfprintf+0x53e>
    71f4:	22 c0       	rjmp	.+68     	; 0x723a <vfprintf+0x4d2>
    71f6:	9a 01       	movw	r18, r20
    71f8:	2e 5f       	subi	r18, 0xFE	; 254
    71fa:	3f 4f       	sbci	r19, 0xFF	; 255
    71fc:	3d 87       	std	Y+13, r19	; 0x0d
    71fe:	2c 87       	std	Y+12, r18	; 0x0c
    7200:	fa 01       	movw	r30, r20
    7202:	80 81       	ld	r24, Z
    7204:	89 83       	std	Y+1, r24	; 0x01
    7206:	31 01       	movw	r6, r2
    7208:	81 e0       	ldi	r24, 0x01	; 1
    720a:	a8 2e       	mov	r10, r24
    720c:	b1 2c       	mov	r11, r1
    720e:	13 c0       	rjmp	.+38     	; 0x7236 <vfprintf+0x4ce>
    7210:	9a 01       	movw	r18, r20
    7212:	2e 5f       	subi	r18, 0xFE	; 254
    7214:	3f 4f       	sbci	r19, 0xFF	; 255
    7216:	3d 87       	std	Y+13, r19	; 0x0d
    7218:	2c 87       	std	Y+12, r18	; 0x0c
    721a:	fa 01       	movw	r30, r20
    721c:	60 80       	ld	r6, Z
    721e:	71 80       	ldd	r7, Z+1	; 0x01
    7220:	06 ff       	sbrs	r16, 6
    7222:	03 c0       	rjmp	.+6      	; 0x722a <vfprintf+0x4c2>
    7224:	61 2f       	mov	r22, r17
    7226:	70 e0       	ldi	r23, 0x00	; 0
    7228:	02 c0       	rjmp	.+4      	; 0x722e <vfprintf+0x4c6>
    722a:	6f ef       	ldi	r22, 0xFF	; 255
    722c:	7f ef       	ldi	r23, 0xFF	; 255
    722e:	c3 01       	movw	r24, r6
    7230:	0e 94 49 3f 	call	0x7e92	; 0x7e92 <strnlen>
    7234:	5c 01       	movw	r10, r24
    7236:	0f 77       	andi	r16, 0x7F	; 127
    7238:	14 c0       	rjmp	.+40     	; 0x7262 <vfprintf+0x4fa>
    723a:	9a 01       	movw	r18, r20
    723c:	2e 5f       	subi	r18, 0xFE	; 254
    723e:	3f 4f       	sbci	r19, 0xFF	; 255
    7240:	3d 87       	std	Y+13, r19	; 0x0d
    7242:	2c 87       	std	Y+12, r18	; 0x0c
    7244:	fa 01       	movw	r30, r20
    7246:	60 80       	ld	r6, Z
    7248:	71 80       	ldd	r7, Z+1	; 0x01
    724a:	06 ff       	sbrs	r16, 6
    724c:	03 c0       	rjmp	.+6      	; 0x7254 <vfprintf+0x4ec>
    724e:	61 2f       	mov	r22, r17
    7250:	70 e0       	ldi	r23, 0x00	; 0
    7252:	02 c0       	rjmp	.+4      	; 0x7258 <vfprintf+0x4f0>
    7254:	6f ef       	ldi	r22, 0xFF	; 255
    7256:	7f ef       	ldi	r23, 0xFF	; 255
    7258:	c3 01       	movw	r24, r6
    725a:	0e 94 3e 3f 	call	0x7e7c	; 0x7e7c <strnlen_P>
    725e:	5c 01       	movw	r10, r24
    7260:	00 68       	ori	r16, 0x80	; 128
    7262:	03 fd       	sbrc	r16, 3
    7264:	1c c0       	rjmp	.+56     	; 0x729e <vfprintf+0x536>
    7266:	06 c0       	rjmp	.+12     	; 0x7274 <vfprintf+0x50c>
    7268:	80 e2       	ldi	r24, 0x20	; 32
    726a:	90 e0       	ldi	r25, 0x00	; 0
    726c:	b6 01       	movw	r22, r12
    726e:	0e 94 e1 3f 	call	0x7fc2	; 0x7fc2 <fputc>
    7272:	fa 94       	dec	r15
    7274:	8f 2d       	mov	r24, r15
    7276:	90 e0       	ldi	r25, 0x00	; 0
    7278:	a8 16       	cp	r10, r24
    727a:	b9 06       	cpc	r11, r25
    727c:	a8 f3       	brcs	.-22     	; 0x7268 <vfprintf+0x500>
    727e:	0f c0       	rjmp	.+30     	; 0x729e <vfprintf+0x536>
    7280:	f3 01       	movw	r30, r6
    7282:	07 fd       	sbrc	r16, 7
    7284:	85 91       	lpm	r24, Z+
    7286:	07 ff       	sbrs	r16, 7
    7288:	81 91       	ld	r24, Z+
    728a:	3f 01       	movw	r6, r30
    728c:	90 e0       	ldi	r25, 0x00	; 0
    728e:	b6 01       	movw	r22, r12
    7290:	0e 94 e1 3f 	call	0x7fc2	; 0x7fc2 <fputc>
    7294:	f1 10       	cpse	r15, r1
    7296:	fa 94       	dec	r15
    7298:	08 94       	sec
    729a:	a1 08       	sbc	r10, r1
    729c:	b1 08       	sbc	r11, r1
    729e:	a1 14       	cp	r10, r1
    72a0:	b1 04       	cpc	r11, r1
    72a2:	71 f7       	brne	.-36     	; 0x7280 <vfprintf+0x518>
    72a4:	ed c0       	rjmp	.+474    	; 0x7480 <vfprintf+0x718>
    72a6:	84 36       	cpi	r24, 0x64	; 100
    72a8:	11 f0       	breq	.+4      	; 0x72ae <vfprintf+0x546>
    72aa:	89 36       	cpi	r24, 0x69	; 105
    72ac:	61 f5       	brne	.+88     	; 0x7306 <vfprintf+0x59e>
    72ae:	07 ff       	sbrs	r16, 7
    72b0:	0b c0       	rjmp	.+22     	; 0x72c8 <vfprintf+0x560>
    72b2:	9a 01       	movw	r18, r20
    72b4:	2c 5f       	subi	r18, 0xFC	; 252
    72b6:	3f 4f       	sbci	r19, 0xFF	; 255
    72b8:	3d 87       	std	Y+13, r19	; 0x0d
    72ba:	2c 87       	std	Y+12, r18	; 0x0c
    72bc:	fa 01       	movw	r30, r20
    72be:	60 81       	ld	r22, Z
    72c0:	71 81       	ldd	r23, Z+1	; 0x01
    72c2:	82 81       	ldd	r24, Z+2	; 0x02
    72c4:	93 81       	ldd	r25, Z+3	; 0x03
    72c6:	0c c0       	rjmp	.+24     	; 0x72e0 <vfprintf+0x578>
    72c8:	9a 01       	movw	r18, r20
    72ca:	2e 5f       	subi	r18, 0xFE	; 254
    72cc:	3f 4f       	sbci	r19, 0xFF	; 255
    72ce:	3d 87       	std	Y+13, r19	; 0x0d
    72d0:	2c 87       	std	Y+12, r18	; 0x0c
    72d2:	fa 01       	movw	r30, r20
    72d4:	60 81       	ld	r22, Z
    72d6:	71 81       	ldd	r23, Z+1	; 0x01
    72d8:	88 27       	eor	r24, r24
    72da:	77 fd       	sbrc	r23, 7
    72dc:	80 95       	com	r24
    72de:	98 2f       	mov	r25, r24
    72e0:	0f 76       	andi	r16, 0x6F	; 111
    72e2:	97 ff       	sbrs	r25, 7
    72e4:	08 c0       	rjmp	.+16     	; 0x72f6 <vfprintf+0x58e>
    72e6:	90 95       	com	r25
    72e8:	80 95       	com	r24
    72ea:	70 95       	com	r23
    72ec:	61 95       	neg	r22
    72ee:	7f 4f       	sbci	r23, 0xFF	; 255
    72f0:	8f 4f       	sbci	r24, 0xFF	; 255
    72f2:	9f 4f       	sbci	r25, 0xFF	; 255
    72f4:	00 68       	ori	r16, 0x80	; 128
    72f6:	a1 01       	movw	r20, r2
    72f8:	2a e0       	ldi	r18, 0x0A	; 10
    72fa:	30 e0       	ldi	r19, 0x00	; 0
    72fc:	0e 94 86 40 	call	0x810c	; 0x810c <__ultoa_invert>
    7300:	98 2e       	mov	r9, r24
    7302:	92 18       	sub	r9, r2
    7304:	41 c0       	rjmp	.+130    	; 0x7388 <vfprintf+0x620>
    7306:	85 37       	cpi	r24, 0x75	; 117
    7308:	21 f4       	brne	.+8      	; 0x7312 <vfprintf+0x5aa>
    730a:	0f 7e       	andi	r16, 0xEF	; 239
    730c:	2a e0       	ldi	r18, 0x0A	; 10
    730e:	30 e0       	ldi	r19, 0x00	; 0
    7310:	20 c0       	rjmp	.+64     	; 0x7352 <vfprintf+0x5ea>
    7312:	09 7f       	andi	r16, 0xF9	; 249
    7314:	8f 36       	cpi	r24, 0x6F	; 111
    7316:	a9 f0       	breq	.+42     	; 0x7342 <vfprintf+0x5da>
    7318:	80 37       	cpi	r24, 0x70	; 112
    731a:	20 f4       	brcc	.+8      	; 0x7324 <vfprintf+0x5bc>
    731c:	88 35       	cpi	r24, 0x58	; 88
    731e:	09 f0       	breq	.+2      	; 0x7322 <vfprintf+0x5ba>
    7320:	b2 c0       	rjmp	.+356    	; 0x7486 <vfprintf+0x71e>
    7322:	0b c0       	rjmp	.+22     	; 0x733a <vfprintf+0x5d2>
    7324:	80 37       	cpi	r24, 0x70	; 112
    7326:	21 f0       	breq	.+8      	; 0x7330 <vfprintf+0x5c8>
    7328:	88 37       	cpi	r24, 0x78	; 120
    732a:	09 f0       	breq	.+2      	; 0x732e <vfprintf+0x5c6>
    732c:	ac c0       	rjmp	.+344    	; 0x7486 <vfprintf+0x71e>
    732e:	01 c0       	rjmp	.+2      	; 0x7332 <vfprintf+0x5ca>
    7330:	00 61       	ori	r16, 0x10	; 16
    7332:	04 ff       	sbrs	r16, 4
    7334:	09 c0       	rjmp	.+18     	; 0x7348 <vfprintf+0x5e0>
    7336:	04 60       	ori	r16, 0x04	; 4
    7338:	07 c0       	rjmp	.+14     	; 0x7348 <vfprintf+0x5e0>
    733a:	04 ff       	sbrs	r16, 4
    733c:	08 c0       	rjmp	.+16     	; 0x734e <vfprintf+0x5e6>
    733e:	06 60       	ori	r16, 0x06	; 6
    7340:	06 c0       	rjmp	.+12     	; 0x734e <vfprintf+0x5e6>
    7342:	28 e0       	ldi	r18, 0x08	; 8
    7344:	30 e0       	ldi	r19, 0x00	; 0
    7346:	05 c0       	rjmp	.+10     	; 0x7352 <vfprintf+0x5ea>
    7348:	20 e1       	ldi	r18, 0x10	; 16
    734a:	30 e0       	ldi	r19, 0x00	; 0
    734c:	02 c0       	rjmp	.+4      	; 0x7352 <vfprintf+0x5ea>
    734e:	20 e1       	ldi	r18, 0x10	; 16
    7350:	32 e0       	ldi	r19, 0x02	; 2
    7352:	07 ff       	sbrs	r16, 7
    7354:	0a c0       	rjmp	.+20     	; 0x736a <vfprintf+0x602>
    7356:	ca 01       	movw	r24, r20
    7358:	04 96       	adiw	r24, 0x04	; 4
    735a:	9d 87       	std	Y+13, r25	; 0x0d
    735c:	8c 87       	std	Y+12, r24	; 0x0c
    735e:	fa 01       	movw	r30, r20
    7360:	60 81       	ld	r22, Z
    7362:	71 81       	ldd	r23, Z+1	; 0x01
    7364:	82 81       	ldd	r24, Z+2	; 0x02
    7366:	93 81       	ldd	r25, Z+3	; 0x03
    7368:	09 c0       	rjmp	.+18     	; 0x737c <vfprintf+0x614>
    736a:	ca 01       	movw	r24, r20
    736c:	02 96       	adiw	r24, 0x02	; 2
    736e:	9d 87       	std	Y+13, r25	; 0x0d
    7370:	8c 87       	std	Y+12, r24	; 0x0c
    7372:	fa 01       	movw	r30, r20
    7374:	60 81       	ld	r22, Z
    7376:	71 81       	ldd	r23, Z+1	; 0x01
    7378:	80 e0       	ldi	r24, 0x00	; 0
    737a:	90 e0       	ldi	r25, 0x00	; 0
    737c:	a1 01       	movw	r20, r2
    737e:	0e 94 86 40 	call	0x810c	; 0x810c <__ultoa_invert>
    7382:	98 2e       	mov	r9, r24
    7384:	92 18       	sub	r9, r2
    7386:	0f 77       	andi	r16, 0x7F	; 127
    7388:	06 ff       	sbrs	r16, 6
    738a:	09 c0       	rjmp	.+18     	; 0x739e <vfprintf+0x636>
    738c:	0e 7f       	andi	r16, 0xFE	; 254
    738e:	91 16       	cp	r9, r17
    7390:	30 f4       	brcc	.+12     	; 0x739e <vfprintf+0x636>
    7392:	04 ff       	sbrs	r16, 4
    7394:	06 c0       	rjmp	.+12     	; 0x73a2 <vfprintf+0x63a>
    7396:	02 fd       	sbrc	r16, 2
    7398:	04 c0       	rjmp	.+8      	; 0x73a2 <vfprintf+0x63a>
    739a:	0f 7e       	andi	r16, 0xEF	; 239
    739c:	02 c0       	rjmp	.+4      	; 0x73a2 <vfprintf+0x63a>
    739e:	e9 2c       	mov	r14, r9
    73a0:	01 c0       	rjmp	.+2      	; 0x73a4 <vfprintf+0x63c>
    73a2:	e1 2e       	mov	r14, r17
    73a4:	80 2f       	mov	r24, r16
    73a6:	90 e0       	ldi	r25, 0x00	; 0
    73a8:	04 ff       	sbrs	r16, 4
    73aa:	0c c0       	rjmp	.+24     	; 0x73c4 <vfprintf+0x65c>
    73ac:	fe 01       	movw	r30, r28
    73ae:	e9 0d       	add	r30, r9
    73b0:	f1 1d       	adc	r31, r1
    73b2:	20 81       	ld	r18, Z
    73b4:	20 33       	cpi	r18, 0x30	; 48
    73b6:	11 f4       	brne	.+4      	; 0x73bc <vfprintf+0x654>
    73b8:	09 7e       	andi	r16, 0xE9	; 233
    73ba:	09 c0       	rjmp	.+18     	; 0x73ce <vfprintf+0x666>
    73bc:	e3 94       	inc	r14
    73be:	02 ff       	sbrs	r16, 2
    73c0:	06 c0       	rjmp	.+12     	; 0x73ce <vfprintf+0x666>
    73c2:	04 c0       	rjmp	.+8      	; 0x73cc <vfprintf+0x664>
    73c4:	86 78       	andi	r24, 0x86	; 134
    73c6:	90 70       	andi	r25, 0x00	; 0
    73c8:	00 97       	sbiw	r24, 0x00	; 0
    73ca:	09 f0       	breq	.+2      	; 0x73ce <vfprintf+0x666>
    73cc:	e3 94       	inc	r14
    73ce:	a0 2e       	mov	r10, r16
    73d0:	bb 24       	eor	r11, r11
    73d2:	03 fd       	sbrc	r16, 3
    73d4:	14 c0       	rjmp	.+40     	; 0x73fe <vfprintf+0x696>
    73d6:	00 ff       	sbrs	r16, 0
    73d8:	0f c0       	rjmp	.+30     	; 0x73f8 <vfprintf+0x690>
    73da:	ef 14       	cp	r14, r15
    73dc:	28 f4       	brcc	.+10     	; 0x73e8 <vfprintf+0x680>
    73de:	19 2d       	mov	r17, r9
    73e0:	1f 0d       	add	r17, r15
    73e2:	1e 19       	sub	r17, r14
    73e4:	ef 2c       	mov	r14, r15
    73e6:	08 c0       	rjmp	.+16     	; 0x73f8 <vfprintf+0x690>
    73e8:	19 2d       	mov	r17, r9
    73ea:	06 c0       	rjmp	.+12     	; 0x73f8 <vfprintf+0x690>
    73ec:	80 e2       	ldi	r24, 0x20	; 32
    73ee:	90 e0       	ldi	r25, 0x00	; 0
    73f0:	b6 01       	movw	r22, r12
    73f2:	0e 94 e1 3f 	call	0x7fc2	; 0x7fc2 <fputc>
    73f6:	e3 94       	inc	r14
    73f8:	ef 14       	cp	r14, r15
    73fa:	c0 f3       	brcs	.-16     	; 0x73ec <vfprintf+0x684>
    73fc:	04 c0       	rjmp	.+8      	; 0x7406 <vfprintf+0x69e>
    73fe:	ef 14       	cp	r14, r15
    7400:	10 f4       	brcc	.+4      	; 0x7406 <vfprintf+0x69e>
    7402:	fe 18       	sub	r15, r14
    7404:	01 c0       	rjmp	.+2      	; 0x7408 <vfprintf+0x6a0>
    7406:	ff 24       	eor	r15, r15
    7408:	a4 fe       	sbrs	r10, 4
    740a:	0f c0       	rjmp	.+30     	; 0x742a <vfprintf+0x6c2>
    740c:	80 e3       	ldi	r24, 0x30	; 48
    740e:	90 e0       	ldi	r25, 0x00	; 0
    7410:	b6 01       	movw	r22, r12
    7412:	0e 94 e1 3f 	call	0x7fc2	; 0x7fc2 <fputc>
    7416:	a2 fe       	sbrs	r10, 2
    7418:	1f c0       	rjmp	.+62     	; 0x7458 <vfprintf+0x6f0>
    741a:	a1 fe       	sbrs	r10, 1
    741c:	03 c0       	rjmp	.+6      	; 0x7424 <vfprintf+0x6bc>
    741e:	88 e5       	ldi	r24, 0x58	; 88
    7420:	90 e0       	ldi	r25, 0x00	; 0
    7422:	10 c0       	rjmp	.+32     	; 0x7444 <vfprintf+0x6dc>
    7424:	88 e7       	ldi	r24, 0x78	; 120
    7426:	90 e0       	ldi	r25, 0x00	; 0
    7428:	0d c0       	rjmp	.+26     	; 0x7444 <vfprintf+0x6dc>
    742a:	c5 01       	movw	r24, r10
    742c:	86 78       	andi	r24, 0x86	; 134
    742e:	90 70       	andi	r25, 0x00	; 0
    7430:	00 97       	sbiw	r24, 0x00	; 0
    7432:	91 f0       	breq	.+36     	; 0x7458 <vfprintf+0x6f0>
    7434:	a1 fc       	sbrc	r10, 1
    7436:	02 c0       	rjmp	.+4      	; 0x743c <vfprintf+0x6d4>
    7438:	80 e2       	ldi	r24, 0x20	; 32
    743a:	01 c0       	rjmp	.+2      	; 0x743e <vfprintf+0x6d6>
    743c:	8b e2       	ldi	r24, 0x2B	; 43
    743e:	07 fd       	sbrc	r16, 7
    7440:	8d e2       	ldi	r24, 0x2D	; 45
    7442:	90 e0       	ldi	r25, 0x00	; 0
    7444:	b6 01       	movw	r22, r12
    7446:	0e 94 e1 3f 	call	0x7fc2	; 0x7fc2 <fputc>
    744a:	06 c0       	rjmp	.+12     	; 0x7458 <vfprintf+0x6f0>
    744c:	80 e3       	ldi	r24, 0x30	; 48
    744e:	90 e0       	ldi	r25, 0x00	; 0
    7450:	b6 01       	movw	r22, r12
    7452:	0e 94 e1 3f 	call	0x7fc2	; 0x7fc2 <fputc>
    7456:	11 50       	subi	r17, 0x01	; 1
    7458:	91 16       	cp	r9, r17
    745a:	c0 f3       	brcs	.-16     	; 0x744c <vfprintf+0x6e4>
    745c:	9a 94       	dec	r9
    745e:	f1 01       	movw	r30, r2
    7460:	e9 0d       	add	r30, r9
    7462:	f1 1d       	adc	r31, r1
    7464:	80 81       	ld	r24, Z
    7466:	90 e0       	ldi	r25, 0x00	; 0
    7468:	b6 01       	movw	r22, r12
    746a:	0e 94 e1 3f 	call	0x7fc2	; 0x7fc2 <fputc>
    746e:	99 20       	and	r9, r9
    7470:	a9 f7       	brne	.-22     	; 0x745c <vfprintf+0x6f4>
    7472:	06 c0       	rjmp	.+12     	; 0x7480 <vfprintf+0x718>
    7474:	80 e2       	ldi	r24, 0x20	; 32
    7476:	90 e0       	ldi	r25, 0x00	; 0
    7478:	b6 01       	movw	r22, r12
    747a:	0e 94 e1 3f 	call	0x7fc2	; 0x7fc2 <fputc>
    747e:	fa 94       	dec	r15
    7480:	ff 20       	and	r15, r15
    7482:	c1 f7       	brne	.-16     	; 0x7474 <vfprintf+0x70c>
    7484:	95 cc       	rjmp	.-1750   	; 0x6db0 <vfprintf+0x48>
    7486:	f6 01       	movw	r30, r12
    7488:	26 81       	ldd	r18, Z+6	; 0x06
    748a:	37 81       	ldd	r19, Z+7	; 0x07
    748c:	02 c0       	rjmp	.+4      	; 0x7492 <vfprintf+0x72a>
    748e:	2f ef       	ldi	r18, 0xFF	; 255
    7490:	3f ef       	ldi	r19, 0xFF	; 255
    7492:	c9 01       	movw	r24, r18
    7494:	63 96       	adiw	r28, 0x13	; 19
    7496:	0f b6       	in	r0, 0x3f	; 63
    7498:	f8 94       	cli
    749a:	de bf       	out	0x3e, r29	; 62
    749c:	0f be       	out	0x3f, r0	; 63
    749e:	cd bf       	out	0x3d, r28	; 61
    74a0:	cf 91       	pop	r28
    74a2:	df 91       	pop	r29
    74a4:	1f 91       	pop	r17
    74a6:	0f 91       	pop	r16
    74a8:	ff 90       	pop	r15
    74aa:	ef 90       	pop	r14
    74ac:	df 90       	pop	r13
    74ae:	cf 90       	pop	r12
    74b0:	bf 90       	pop	r11
    74b2:	af 90       	pop	r10
    74b4:	9f 90       	pop	r9
    74b6:	8f 90       	pop	r8
    74b8:	7f 90       	pop	r7
    74ba:	6f 90       	pop	r6
    74bc:	5f 90       	pop	r5
    74be:	4f 90       	pop	r4
    74c0:	3f 90       	pop	r3
    74c2:	2f 90       	pop	r2
    74c4:	08 95       	ret

000074c6 <__subsf3>:
    74c6:	50 58       	subi	r21, 0x80	; 128

000074c8 <__addsf3>:
    74c8:	bb 27       	eor	r27, r27
    74ca:	aa 27       	eor	r26, r26
    74cc:	0e d0       	rcall	.+28     	; 0x74ea <__addsf3x>
    74ce:	48 c1       	rjmp	.+656    	; 0x7760 <__fp_round>
    74d0:	39 d1       	rcall	.+626    	; 0x7744 <__fp_pscA>
    74d2:	30 f0       	brcs	.+12     	; 0x74e0 <__addsf3+0x18>
    74d4:	3e d1       	rcall	.+636    	; 0x7752 <__fp_pscB>
    74d6:	20 f0       	brcs	.+8      	; 0x74e0 <__addsf3+0x18>
    74d8:	31 f4       	brne	.+12     	; 0x74e6 <__addsf3+0x1e>
    74da:	9f 3f       	cpi	r25, 0xFF	; 255
    74dc:	11 f4       	brne	.+4      	; 0x74e2 <__addsf3+0x1a>
    74de:	1e f4       	brtc	.+6      	; 0x74e6 <__addsf3+0x1e>
    74e0:	2e c1       	rjmp	.+604    	; 0x773e <__fp_nan>
    74e2:	0e f4       	brtc	.+2      	; 0x74e6 <__addsf3+0x1e>
    74e4:	e0 95       	com	r30
    74e6:	e7 fb       	bst	r30, 7
    74e8:	24 c1       	rjmp	.+584    	; 0x7732 <__fp_inf>

000074ea <__addsf3x>:
    74ea:	e9 2f       	mov	r30, r25
    74ec:	4a d1       	rcall	.+660    	; 0x7782 <__fp_split3>
    74ee:	80 f3       	brcs	.-32     	; 0x74d0 <__addsf3+0x8>
    74f0:	ba 17       	cp	r27, r26
    74f2:	62 07       	cpc	r22, r18
    74f4:	73 07       	cpc	r23, r19
    74f6:	84 07       	cpc	r24, r20
    74f8:	95 07       	cpc	r25, r21
    74fa:	18 f0       	brcs	.+6      	; 0x7502 <__addsf3x+0x18>
    74fc:	71 f4       	brne	.+28     	; 0x751a <__addsf3x+0x30>
    74fe:	9e f5       	brtc	.+102    	; 0x7566 <__addsf3x+0x7c>
    7500:	62 c1       	rjmp	.+708    	; 0x77c6 <__fp_zero>
    7502:	0e f4       	brtc	.+2      	; 0x7506 <__addsf3x+0x1c>
    7504:	e0 95       	com	r30
    7506:	0b 2e       	mov	r0, r27
    7508:	ba 2f       	mov	r27, r26
    750a:	a0 2d       	mov	r26, r0
    750c:	0b 01       	movw	r0, r22
    750e:	b9 01       	movw	r22, r18
    7510:	90 01       	movw	r18, r0
    7512:	0c 01       	movw	r0, r24
    7514:	ca 01       	movw	r24, r20
    7516:	a0 01       	movw	r20, r0
    7518:	11 24       	eor	r1, r1
    751a:	ff 27       	eor	r31, r31
    751c:	59 1b       	sub	r21, r25
    751e:	99 f0       	breq	.+38     	; 0x7546 <__addsf3x+0x5c>
    7520:	59 3f       	cpi	r21, 0xF9	; 249
    7522:	50 f4       	brcc	.+20     	; 0x7538 <__addsf3x+0x4e>
    7524:	50 3e       	cpi	r21, 0xE0	; 224
    7526:	68 f1       	brcs	.+90     	; 0x7582 <__addsf3x+0x98>
    7528:	1a 16       	cp	r1, r26
    752a:	f0 40       	sbci	r31, 0x00	; 0
    752c:	a2 2f       	mov	r26, r18
    752e:	23 2f       	mov	r18, r19
    7530:	34 2f       	mov	r19, r20
    7532:	44 27       	eor	r20, r20
    7534:	58 5f       	subi	r21, 0xF8	; 248
    7536:	f3 cf       	rjmp	.-26     	; 0x751e <__addsf3x+0x34>
    7538:	46 95       	lsr	r20
    753a:	37 95       	ror	r19
    753c:	27 95       	ror	r18
    753e:	a7 95       	ror	r26
    7540:	f0 40       	sbci	r31, 0x00	; 0
    7542:	53 95       	inc	r21
    7544:	c9 f7       	brne	.-14     	; 0x7538 <__addsf3x+0x4e>
    7546:	7e f4       	brtc	.+30     	; 0x7566 <__addsf3x+0x7c>
    7548:	1f 16       	cp	r1, r31
    754a:	ba 0b       	sbc	r27, r26
    754c:	62 0b       	sbc	r22, r18
    754e:	73 0b       	sbc	r23, r19
    7550:	84 0b       	sbc	r24, r20
    7552:	ba f0       	brmi	.+46     	; 0x7582 <__addsf3x+0x98>
    7554:	91 50       	subi	r25, 0x01	; 1
    7556:	a1 f0       	breq	.+40     	; 0x7580 <__addsf3x+0x96>
    7558:	ff 0f       	add	r31, r31
    755a:	bb 1f       	adc	r27, r27
    755c:	66 1f       	adc	r22, r22
    755e:	77 1f       	adc	r23, r23
    7560:	88 1f       	adc	r24, r24
    7562:	c2 f7       	brpl	.-16     	; 0x7554 <__addsf3x+0x6a>
    7564:	0e c0       	rjmp	.+28     	; 0x7582 <__addsf3x+0x98>
    7566:	ba 0f       	add	r27, r26
    7568:	62 1f       	adc	r22, r18
    756a:	73 1f       	adc	r23, r19
    756c:	84 1f       	adc	r24, r20
    756e:	48 f4       	brcc	.+18     	; 0x7582 <__addsf3x+0x98>
    7570:	87 95       	ror	r24
    7572:	77 95       	ror	r23
    7574:	67 95       	ror	r22
    7576:	b7 95       	ror	r27
    7578:	f7 95       	ror	r31
    757a:	9e 3f       	cpi	r25, 0xFE	; 254
    757c:	08 f0       	brcs	.+2      	; 0x7580 <__addsf3x+0x96>
    757e:	b3 cf       	rjmp	.-154    	; 0x74e6 <__addsf3+0x1e>
    7580:	93 95       	inc	r25
    7582:	88 0f       	add	r24, r24
    7584:	08 f0       	brcs	.+2      	; 0x7588 <__addsf3x+0x9e>
    7586:	99 27       	eor	r25, r25
    7588:	ee 0f       	add	r30, r30
    758a:	97 95       	ror	r25
    758c:	87 95       	ror	r24
    758e:	08 95       	ret

00007590 <__divsf3>:
    7590:	0c d0       	rcall	.+24     	; 0x75aa <__divsf3x>
    7592:	e6 c0       	rjmp	.+460    	; 0x7760 <__fp_round>
    7594:	de d0       	rcall	.+444    	; 0x7752 <__fp_pscB>
    7596:	40 f0       	brcs	.+16     	; 0x75a8 <__divsf3+0x18>
    7598:	d5 d0       	rcall	.+426    	; 0x7744 <__fp_pscA>
    759a:	30 f0       	brcs	.+12     	; 0x75a8 <__divsf3+0x18>
    759c:	21 f4       	brne	.+8      	; 0x75a6 <__divsf3+0x16>
    759e:	5f 3f       	cpi	r21, 0xFF	; 255
    75a0:	19 f0       	breq	.+6      	; 0x75a8 <__divsf3+0x18>
    75a2:	c7 c0       	rjmp	.+398    	; 0x7732 <__fp_inf>
    75a4:	51 11       	cpse	r21, r1
    75a6:	10 c1       	rjmp	.+544    	; 0x77c8 <__fp_szero>
    75a8:	ca c0       	rjmp	.+404    	; 0x773e <__fp_nan>

000075aa <__divsf3x>:
    75aa:	eb d0       	rcall	.+470    	; 0x7782 <__fp_split3>
    75ac:	98 f3       	brcs	.-26     	; 0x7594 <__divsf3+0x4>

000075ae <__divsf3_pse>:
    75ae:	99 23       	and	r25, r25
    75b0:	c9 f3       	breq	.-14     	; 0x75a4 <__divsf3+0x14>
    75b2:	55 23       	and	r21, r21
    75b4:	b1 f3       	breq	.-20     	; 0x75a2 <__divsf3+0x12>
    75b6:	95 1b       	sub	r25, r21
    75b8:	55 0b       	sbc	r21, r21
    75ba:	bb 27       	eor	r27, r27
    75bc:	aa 27       	eor	r26, r26
    75be:	62 17       	cp	r22, r18
    75c0:	73 07       	cpc	r23, r19
    75c2:	84 07       	cpc	r24, r20
    75c4:	38 f0       	brcs	.+14     	; 0x75d4 <__divsf3_pse+0x26>
    75c6:	9f 5f       	subi	r25, 0xFF	; 255
    75c8:	5f 4f       	sbci	r21, 0xFF	; 255
    75ca:	22 0f       	add	r18, r18
    75cc:	33 1f       	adc	r19, r19
    75ce:	44 1f       	adc	r20, r20
    75d0:	aa 1f       	adc	r26, r26
    75d2:	a9 f3       	breq	.-22     	; 0x75be <__divsf3_pse+0x10>
    75d4:	33 d0       	rcall	.+102    	; 0x763c <__divsf3_pse+0x8e>
    75d6:	0e 2e       	mov	r0, r30
    75d8:	3a f0       	brmi	.+14     	; 0x75e8 <__divsf3_pse+0x3a>
    75da:	e0 e8       	ldi	r30, 0x80	; 128
    75dc:	30 d0       	rcall	.+96     	; 0x763e <__divsf3_pse+0x90>
    75de:	91 50       	subi	r25, 0x01	; 1
    75e0:	50 40       	sbci	r21, 0x00	; 0
    75e2:	e6 95       	lsr	r30
    75e4:	00 1c       	adc	r0, r0
    75e6:	ca f7       	brpl	.-14     	; 0x75da <__divsf3_pse+0x2c>
    75e8:	29 d0       	rcall	.+82     	; 0x763c <__divsf3_pse+0x8e>
    75ea:	fe 2f       	mov	r31, r30
    75ec:	27 d0       	rcall	.+78     	; 0x763c <__divsf3_pse+0x8e>
    75ee:	66 0f       	add	r22, r22
    75f0:	77 1f       	adc	r23, r23
    75f2:	88 1f       	adc	r24, r24
    75f4:	bb 1f       	adc	r27, r27
    75f6:	26 17       	cp	r18, r22
    75f8:	37 07       	cpc	r19, r23
    75fa:	48 07       	cpc	r20, r24
    75fc:	ab 07       	cpc	r26, r27
    75fe:	b0 e8       	ldi	r27, 0x80	; 128
    7600:	09 f0       	breq	.+2      	; 0x7604 <__divsf3_pse+0x56>
    7602:	bb 0b       	sbc	r27, r27
    7604:	80 2d       	mov	r24, r0
    7606:	bf 01       	movw	r22, r30
    7608:	ff 27       	eor	r31, r31
    760a:	93 58       	subi	r25, 0x83	; 131
    760c:	5f 4f       	sbci	r21, 0xFF	; 255
    760e:	2a f0       	brmi	.+10     	; 0x761a <__divsf3_pse+0x6c>
    7610:	9e 3f       	cpi	r25, 0xFE	; 254
    7612:	51 05       	cpc	r21, r1
    7614:	68 f0       	brcs	.+26     	; 0x7630 <__divsf3_pse+0x82>
    7616:	8d c0       	rjmp	.+282    	; 0x7732 <__fp_inf>
    7618:	d7 c0       	rjmp	.+430    	; 0x77c8 <__fp_szero>
    761a:	5f 3f       	cpi	r21, 0xFF	; 255
    761c:	ec f3       	brlt	.-6      	; 0x7618 <__divsf3_pse+0x6a>
    761e:	98 3e       	cpi	r25, 0xE8	; 232
    7620:	dc f3       	brlt	.-10     	; 0x7618 <__divsf3_pse+0x6a>
    7622:	86 95       	lsr	r24
    7624:	77 95       	ror	r23
    7626:	67 95       	ror	r22
    7628:	b7 95       	ror	r27
    762a:	f7 95       	ror	r31
    762c:	9f 5f       	subi	r25, 0xFF	; 255
    762e:	c9 f7       	brne	.-14     	; 0x7622 <__divsf3_pse+0x74>
    7630:	88 0f       	add	r24, r24
    7632:	91 1d       	adc	r25, r1
    7634:	96 95       	lsr	r25
    7636:	87 95       	ror	r24
    7638:	97 f9       	bld	r25, 7
    763a:	08 95       	ret
    763c:	e1 e0       	ldi	r30, 0x01	; 1
    763e:	66 0f       	add	r22, r22
    7640:	77 1f       	adc	r23, r23
    7642:	88 1f       	adc	r24, r24
    7644:	bb 1f       	adc	r27, r27
    7646:	62 17       	cp	r22, r18
    7648:	73 07       	cpc	r23, r19
    764a:	84 07       	cpc	r24, r20
    764c:	ba 07       	cpc	r27, r26
    764e:	20 f0       	brcs	.+8      	; 0x7658 <__divsf3_pse+0xaa>
    7650:	62 1b       	sub	r22, r18
    7652:	73 0b       	sbc	r23, r19
    7654:	84 0b       	sbc	r24, r20
    7656:	ba 0b       	sbc	r27, r26
    7658:	ee 1f       	adc	r30, r30
    765a:	88 f7       	brcc	.-30     	; 0x763e <__divsf3_pse+0x90>
    765c:	e0 95       	com	r30
    765e:	08 95       	ret

00007660 <__fixunssfsi>:
    7660:	98 d0       	rcall	.+304    	; 0x7792 <__fp_splitA>
    7662:	88 f0       	brcs	.+34     	; 0x7686 <__fixunssfsi+0x26>
    7664:	9f 57       	subi	r25, 0x7F	; 127
    7666:	90 f0       	brcs	.+36     	; 0x768c <__fixunssfsi+0x2c>
    7668:	b9 2f       	mov	r27, r25
    766a:	99 27       	eor	r25, r25
    766c:	b7 51       	subi	r27, 0x17	; 23
    766e:	a0 f0       	brcs	.+40     	; 0x7698 <__fixunssfsi+0x38>
    7670:	d1 f0       	breq	.+52     	; 0x76a6 <__fixunssfsi+0x46>
    7672:	66 0f       	add	r22, r22
    7674:	77 1f       	adc	r23, r23
    7676:	88 1f       	adc	r24, r24
    7678:	99 1f       	adc	r25, r25
    767a:	1a f0       	brmi	.+6      	; 0x7682 <__fixunssfsi+0x22>
    767c:	ba 95       	dec	r27
    767e:	c9 f7       	brne	.-14     	; 0x7672 <__fixunssfsi+0x12>
    7680:	12 c0       	rjmp	.+36     	; 0x76a6 <__fixunssfsi+0x46>
    7682:	b1 30       	cpi	r27, 0x01	; 1
    7684:	81 f0       	breq	.+32     	; 0x76a6 <__fixunssfsi+0x46>
    7686:	9f d0       	rcall	.+318    	; 0x77c6 <__fp_zero>
    7688:	b1 e0       	ldi	r27, 0x01	; 1
    768a:	08 95       	ret
    768c:	9c c0       	rjmp	.+312    	; 0x77c6 <__fp_zero>
    768e:	67 2f       	mov	r22, r23
    7690:	78 2f       	mov	r23, r24
    7692:	88 27       	eor	r24, r24
    7694:	b8 5f       	subi	r27, 0xF8	; 248
    7696:	39 f0       	breq	.+14     	; 0x76a6 <__fixunssfsi+0x46>
    7698:	b9 3f       	cpi	r27, 0xF9	; 249
    769a:	cc f3       	brlt	.-14     	; 0x768e <__fixunssfsi+0x2e>
    769c:	86 95       	lsr	r24
    769e:	77 95       	ror	r23
    76a0:	67 95       	ror	r22
    76a2:	b3 95       	inc	r27
    76a4:	d9 f7       	brne	.-10     	; 0x769c <__fixunssfsi+0x3c>
    76a6:	3e f4       	brtc	.+14     	; 0x76b6 <__fixunssfsi+0x56>
    76a8:	90 95       	com	r25
    76aa:	80 95       	com	r24
    76ac:	70 95       	com	r23
    76ae:	61 95       	neg	r22
    76b0:	7f 4f       	sbci	r23, 0xFF	; 255
    76b2:	8f 4f       	sbci	r24, 0xFF	; 255
    76b4:	9f 4f       	sbci	r25, 0xFF	; 255
    76b6:	08 95       	ret

000076b8 <__floatunsisf>:
    76b8:	e8 94       	clt
    76ba:	09 c0       	rjmp	.+18     	; 0x76ce <__floatsisf+0x12>

000076bc <__floatsisf>:
    76bc:	97 fb       	bst	r25, 7
    76be:	3e f4       	brtc	.+14     	; 0x76ce <__floatsisf+0x12>
    76c0:	90 95       	com	r25
    76c2:	80 95       	com	r24
    76c4:	70 95       	com	r23
    76c6:	61 95       	neg	r22
    76c8:	7f 4f       	sbci	r23, 0xFF	; 255
    76ca:	8f 4f       	sbci	r24, 0xFF	; 255
    76cc:	9f 4f       	sbci	r25, 0xFF	; 255
    76ce:	99 23       	and	r25, r25
    76d0:	a9 f0       	breq	.+42     	; 0x76fc <__floatsisf+0x40>
    76d2:	f9 2f       	mov	r31, r25
    76d4:	96 e9       	ldi	r25, 0x96	; 150
    76d6:	bb 27       	eor	r27, r27
    76d8:	93 95       	inc	r25
    76da:	f6 95       	lsr	r31
    76dc:	87 95       	ror	r24
    76de:	77 95       	ror	r23
    76e0:	67 95       	ror	r22
    76e2:	b7 95       	ror	r27
    76e4:	f1 11       	cpse	r31, r1
    76e6:	f8 cf       	rjmp	.-16     	; 0x76d8 <__floatsisf+0x1c>
    76e8:	fa f4       	brpl	.+62     	; 0x7728 <__floatsisf+0x6c>
    76ea:	bb 0f       	add	r27, r27
    76ec:	11 f4       	brne	.+4      	; 0x76f2 <__floatsisf+0x36>
    76ee:	60 ff       	sbrs	r22, 0
    76f0:	1b c0       	rjmp	.+54     	; 0x7728 <__floatsisf+0x6c>
    76f2:	6f 5f       	subi	r22, 0xFF	; 255
    76f4:	7f 4f       	sbci	r23, 0xFF	; 255
    76f6:	8f 4f       	sbci	r24, 0xFF	; 255
    76f8:	9f 4f       	sbci	r25, 0xFF	; 255
    76fa:	16 c0       	rjmp	.+44     	; 0x7728 <__floatsisf+0x6c>
    76fc:	88 23       	and	r24, r24
    76fe:	11 f0       	breq	.+4      	; 0x7704 <__floatsisf+0x48>
    7700:	96 e9       	ldi	r25, 0x96	; 150
    7702:	11 c0       	rjmp	.+34     	; 0x7726 <__floatsisf+0x6a>
    7704:	77 23       	and	r23, r23
    7706:	21 f0       	breq	.+8      	; 0x7710 <__floatsisf+0x54>
    7708:	9e e8       	ldi	r25, 0x8E	; 142
    770a:	87 2f       	mov	r24, r23
    770c:	76 2f       	mov	r23, r22
    770e:	05 c0       	rjmp	.+10     	; 0x771a <__floatsisf+0x5e>
    7710:	66 23       	and	r22, r22
    7712:	71 f0       	breq	.+28     	; 0x7730 <__floatsisf+0x74>
    7714:	96 e8       	ldi	r25, 0x86	; 134
    7716:	86 2f       	mov	r24, r22
    7718:	70 e0       	ldi	r23, 0x00	; 0
    771a:	60 e0       	ldi	r22, 0x00	; 0
    771c:	2a f0       	brmi	.+10     	; 0x7728 <__floatsisf+0x6c>
    771e:	9a 95       	dec	r25
    7720:	66 0f       	add	r22, r22
    7722:	77 1f       	adc	r23, r23
    7724:	88 1f       	adc	r24, r24
    7726:	da f7       	brpl	.-10     	; 0x771e <__floatsisf+0x62>
    7728:	88 0f       	add	r24, r24
    772a:	96 95       	lsr	r25
    772c:	87 95       	ror	r24
    772e:	97 f9       	bld	r25, 7
    7730:	08 95       	ret

00007732 <__fp_inf>:
    7732:	97 f9       	bld	r25, 7
    7734:	9f 67       	ori	r25, 0x7F	; 127
    7736:	80 e8       	ldi	r24, 0x80	; 128
    7738:	70 e0       	ldi	r23, 0x00	; 0
    773a:	60 e0       	ldi	r22, 0x00	; 0
    773c:	08 95       	ret

0000773e <__fp_nan>:
    773e:	9f ef       	ldi	r25, 0xFF	; 255
    7740:	80 ec       	ldi	r24, 0xC0	; 192
    7742:	08 95       	ret

00007744 <__fp_pscA>:
    7744:	00 24       	eor	r0, r0
    7746:	0a 94       	dec	r0
    7748:	16 16       	cp	r1, r22
    774a:	17 06       	cpc	r1, r23
    774c:	18 06       	cpc	r1, r24
    774e:	09 06       	cpc	r0, r25
    7750:	08 95       	ret

00007752 <__fp_pscB>:
    7752:	00 24       	eor	r0, r0
    7754:	0a 94       	dec	r0
    7756:	12 16       	cp	r1, r18
    7758:	13 06       	cpc	r1, r19
    775a:	14 06       	cpc	r1, r20
    775c:	05 06       	cpc	r0, r21
    775e:	08 95       	ret

00007760 <__fp_round>:
    7760:	09 2e       	mov	r0, r25
    7762:	03 94       	inc	r0
    7764:	00 0c       	add	r0, r0
    7766:	11 f4       	brne	.+4      	; 0x776c <__fp_round+0xc>
    7768:	88 23       	and	r24, r24
    776a:	52 f0       	brmi	.+20     	; 0x7780 <__fp_round+0x20>
    776c:	bb 0f       	add	r27, r27
    776e:	40 f4       	brcc	.+16     	; 0x7780 <__fp_round+0x20>
    7770:	bf 2b       	or	r27, r31
    7772:	11 f4       	brne	.+4      	; 0x7778 <__fp_round+0x18>
    7774:	60 ff       	sbrs	r22, 0
    7776:	04 c0       	rjmp	.+8      	; 0x7780 <__fp_round+0x20>
    7778:	6f 5f       	subi	r22, 0xFF	; 255
    777a:	7f 4f       	sbci	r23, 0xFF	; 255
    777c:	8f 4f       	sbci	r24, 0xFF	; 255
    777e:	9f 4f       	sbci	r25, 0xFF	; 255
    7780:	08 95       	ret

00007782 <__fp_split3>:
    7782:	57 fd       	sbrc	r21, 7
    7784:	90 58       	subi	r25, 0x80	; 128
    7786:	44 0f       	add	r20, r20
    7788:	55 1f       	adc	r21, r21
    778a:	59 f0       	breq	.+22     	; 0x77a2 <__fp_splitA+0x10>
    778c:	5f 3f       	cpi	r21, 0xFF	; 255
    778e:	71 f0       	breq	.+28     	; 0x77ac <__fp_splitA+0x1a>
    7790:	47 95       	ror	r20

00007792 <__fp_splitA>:
    7792:	88 0f       	add	r24, r24
    7794:	97 fb       	bst	r25, 7
    7796:	99 1f       	adc	r25, r25
    7798:	61 f0       	breq	.+24     	; 0x77b2 <__fp_splitA+0x20>
    779a:	9f 3f       	cpi	r25, 0xFF	; 255
    779c:	79 f0       	breq	.+30     	; 0x77bc <__fp_splitA+0x2a>
    779e:	87 95       	ror	r24
    77a0:	08 95       	ret
    77a2:	12 16       	cp	r1, r18
    77a4:	13 06       	cpc	r1, r19
    77a6:	14 06       	cpc	r1, r20
    77a8:	55 1f       	adc	r21, r21
    77aa:	f2 cf       	rjmp	.-28     	; 0x7790 <__fp_split3+0xe>
    77ac:	46 95       	lsr	r20
    77ae:	f1 df       	rcall	.-30     	; 0x7792 <__fp_splitA>
    77b0:	08 c0       	rjmp	.+16     	; 0x77c2 <__fp_splitA+0x30>
    77b2:	16 16       	cp	r1, r22
    77b4:	17 06       	cpc	r1, r23
    77b6:	18 06       	cpc	r1, r24
    77b8:	99 1f       	adc	r25, r25
    77ba:	f1 cf       	rjmp	.-30     	; 0x779e <__fp_splitA+0xc>
    77bc:	86 95       	lsr	r24
    77be:	71 05       	cpc	r23, r1
    77c0:	61 05       	cpc	r22, r1
    77c2:	08 94       	sec
    77c4:	08 95       	ret

000077c6 <__fp_zero>:
    77c6:	e8 94       	clt

000077c8 <__fp_szero>:
    77c8:	bb 27       	eor	r27, r27
    77ca:	66 27       	eor	r22, r22
    77cc:	77 27       	eor	r23, r23
    77ce:	cb 01       	movw	r24, r22
    77d0:	97 f9       	bld	r25, 7
    77d2:	08 95       	ret

000077d4 <__gesf2>:
    77d4:	28 d1       	rcall	.+592    	; 0x7a26 <__fp_cmp>
    77d6:	08 f4       	brcc	.+2      	; 0x77da <__gesf2+0x6>
    77d8:	8f ef       	ldi	r24, 0xFF	; 255
    77da:	08 95       	ret
    77dc:	0e f0       	brts	.+2      	; 0x77e0 <__gesf2+0xc>
    77de:	47 c1       	rjmp	.+654    	; 0x7a6e <__fp_mpack>
    77e0:	ae cf       	rjmp	.-164    	; 0x773e <__fp_nan>
    77e2:	68 94       	set
    77e4:	a6 cf       	rjmp	.-180    	; 0x7732 <__fp_inf>

000077e6 <log>:
    77e6:	d5 df       	rcall	.-86     	; 0x7792 <__fp_splitA>
    77e8:	c8 f3       	brcs	.-14     	; 0x77dc <__gesf2+0x8>
    77ea:	99 23       	and	r25, r25
    77ec:	d1 f3       	breq	.-12     	; 0x77e2 <__gesf2+0xe>
    77ee:	c6 f3       	brts	.-16     	; 0x77e0 <__gesf2+0xc>
    77f0:	df 93       	push	r29
    77f2:	cf 93       	push	r28
    77f4:	1f 93       	push	r17
    77f6:	0f 93       	push	r16
    77f8:	ff 92       	push	r15
    77fa:	c9 2f       	mov	r28, r25
    77fc:	dd 27       	eor	r29, r29
    77fe:	88 23       	and	r24, r24
    7800:	2a f0       	brmi	.+10     	; 0x780c <log+0x26>
    7802:	21 97       	sbiw	r28, 0x01	; 1
    7804:	66 0f       	add	r22, r22
    7806:	77 1f       	adc	r23, r23
    7808:	88 1f       	adc	r24, r24
    780a:	da f7       	brpl	.-10     	; 0x7802 <log+0x1c>
    780c:	20 e0       	ldi	r18, 0x00	; 0
    780e:	30 e0       	ldi	r19, 0x00	; 0
    7810:	40 e8       	ldi	r20, 0x80	; 128
    7812:	5f eb       	ldi	r21, 0xBF	; 191
    7814:	9f e3       	ldi	r25, 0x3F	; 63
    7816:	88 39       	cpi	r24, 0x98	; 152
    7818:	20 f0       	brcs	.+8      	; 0x7822 <log+0x3c>
    781a:	80 3e       	cpi	r24, 0xE0	; 224
    781c:	30 f0       	brcs	.+12     	; 0x782a <log+0x44>
    781e:	21 96       	adiw	r28, 0x01	; 1
    7820:	8f 77       	andi	r24, 0x7F	; 127
    7822:	52 de       	rcall	.-860    	; 0x74c8 <__addsf3>
    7824:	e8 eb       	ldi	r30, 0xB8	; 184
    7826:	f0 e0       	ldi	r31, 0x00	; 0
    7828:	03 c0       	rjmp	.+6      	; 0x7830 <log+0x4a>
    782a:	4e de       	rcall	.-868    	; 0x74c8 <__addsf3>
    782c:	e5 ee       	ldi	r30, 0xE5	; 229
    782e:	f0 e0       	ldi	r31, 0x00	; 0
    7830:	2c d1       	rcall	.+600    	; 0x7a8a <__fp_powser>
    7832:	8b 01       	movw	r16, r22
    7834:	be 01       	movw	r22, r28
    7836:	ec 01       	movw	r28, r24
    7838:	fb 2e       	mov	r15, r27
    783a:	6f 57       	subi	r22, 0x7F	; 127
    783c:	71 09       	sbc	r23, r1
    783e:	75 95       	asr	r23
    7840:	77 1f       	adc	r23, r23
    7842:	88 0b       	sbc	r24, r24
    7844:	99 0b       	sbc	r25, r25
    7846:	3a df       	rcall	.-396    	; 0x76bc <__floatsisf>
    7848:	28 e1       	ldi	r18, 0x18	; 24
    784a:	32 e7       	ldi	r19, 0x72	; 114
    784c:	41 e3       	ldi	r20, 0x31	; 49
    784e:	5f e3       	ldi	r21, 0x3F	; 63
    7850:	16 d0       	rcall	.+44     	; 0x787e <__mulsf3x>
    7852:	af 2d       	mov	r26, r15
    7854:	98 01       	movw	r18, r16
    7856:	ae 01       	movw	r20, r28
    7858:	ff 90       	pop	r15
    785a:	0f 91       	pop	r16
    785c:	1f 91       	pop	r17
    785e:	cf 91       	pop	r28
    7860:	df 91       	pop	r29
    7862:	43 de       	rcall	.-890    	; 0x74ea <__addsf3x>
    7864:	7d cf       	rjmp	.-262    	; 0x7760 <__fp_round>

00007866 <__mulsf3>:
    7866:	0b d0       	rcall	.+22     	; 0x787e <__mulsf3x>
    7868:	7b cf       	rjmp	.-266    	; 0x7760 <__fp_round>
    786a:	6c df       	rcall	.-296    	; 0x7744 <__fp_pscA>
    786c:	28 f0       	brcs	.+10     	; 0x7878 <__mulsf3+0x12>
    786e:	71 df       	rcall	.-286    	; 0x7752 <__fp_pscB>
    7870:	18 f0       	brcs	.+6      	; 0x7878 <__mulsf3+0x12>
    7872:	95 23       	and	r25, r21
    7874:	09 f0       	breq	.+2      	; 0x7878 <__mulsf3+0x12>
    7876:	5d cf       	rjmp	.-326    	; 0x7732 <__fp_inf>
    7878:	62 cf       	rjmp	.-316    	; 0x773e <__fp_nan>
    787a:	11 24       	eor	r1, r1
    787c:	a5 cf       	rjmp	.-182    	; 0x77c8 <__fp_szero>

0000787e <__mulsf3x>:
    787e:	81 df       	rcall	.-254    	; 0x7782 <__fp_split3>
    7880:	a0 f3       	brcs	.-24     	; 0x786a <__mulsf3+0x4>

00007882 <__mulsf3_pse>:
    7882:	95 9f       	mul	r25, r21
    7884:	d1 f3       	breq	.-12     	; 0x787a <__mulsf3+0x14>
    7886:	95 0f       	add	r25, r21
    7888:	50 e0       	ldi	r21, 0x00	; 0
    788a:	55 1f       	adc	r21, r21
    788c:	62 9f       	mul	r22, r18
    788e:	f0 01       	movw	r30, r0
    7890:	72 9f       	mul	r23, r18
    7892:	bb 27       	eor	r27, r27
    7894:	f0 0d       	add	r31, r0
    7896:	b1 1d       	adc	r27, r1
    7898:	63 9f       	mul	r22, r19
    789a:	aa 27       	eor	r26, r26
    789c:	f0 0d       	add	r31, r0
    789e:	b1 1d       	adc	r27, r1
    78a0:	aa 1f       	adc	r26, r26
    78a2:	64 9f       	mul	r22, r20
    78a4:	66 27       	eor	r22, r22
    78a6:	b0 0d       	add	r27, r0
    78a8:	a1 1d       	adc	r26, r1
    78aa:	66 1f       	adc	r22, r22
    78ac:	82 9f       	mul	r24, r18
    78ae:	22 27       	eor	r18, r18
    78b0:	b0 0d       	add	r27, r0
    78b2:	a1 1d       	adc	r26, r1
    78b4:	62 1f       	adc	r22, r18
    78b6:	73 9f       	mul	r23, r19
    78b8:	b0 0d       	add	r27, r0
    78ba:	a1 1d       	adc	r26, r1
    78bc:	62 1f       	adc	r22, r18
    78be:	83 9f       	mul	r24, r19
    78c0:	a0 0d       	add	r26, r0
    78c2:	61 1d       	adc	r22, r1
    78c4:	22 1f       	adc	r18, r18
    78c6:	74 9f       	mul	r23, r20
    78c8:	33 27       	eor	r19, r19
    78ca:	a0 0d       	add	r26, r0
    78cc:	61 1d       	adc	r22, r1
    78ce:	23 1f       	adc	r18, r19
    78d0:	84 9f       	mul	r24, r20
    78d2:	60 0d       	add	r22, r0
    78d4:	21 1d       	adc	r18, r1
    78d6:	82 2f       	mov	r24, r18
    78d8:	76 2f       	mov	r23, r22
    78da:	6a 2f       	mov	r22, r26
    78dc:	11 24       	eor	r1, r1
    78de:	9f 57       	subi	r25, 0x7F	; 127
    78e0:	50 40       	sbci	r21, 0x00	; 0
    78e2:	8a f0       	brmi	.+34     	; 0x7906 <__mulsf3_pse+0x84>
    78e4:	e1 f0       	breq	.+56     	; 0x791e <__mulsf3_pse+0x9c>
    78e6:	88 23       	and	r24, r24
    78e8:	4a f0       	brmi	.+18     	; 0x78fc <__mulsf3_pse+0x7a>
    78ea:	ee 0f       	add	r30, r30
    78ec:	ff 1f       	adc	r31, r31
    78ee:	bb 1f       	adc	r27, r27
    78f0:	66 1f       	adc	r22, r22
    78f2:	77 1f       	adc	r23, r23
    78f4:	88 1f       	adc	r24, r24
    78f6:	91 50       	subi	r25, 0x01	; 1
    78f8:	50 40       	sbci	r21, 0x00	; 0
    78fa:	a9 f7       	brne	.-22     	; 0x78e6 <__mulsf3_pse+0x64>
    78fc:	9e 3f       	cpi	r25, 0xFE	; 254
    78fe:	51 05       	cpc	r21, r1
    7900:	70 f0       	brcs	.+28     	; 0x791e <__mulsf3_pse+0x9c>
    7902:	17 cf       	rjmp	.-466    	; 0x7732 <__fp_inf>
    7904:	61 cf       	rjmp	.-318    	; 0x77c8 <__fp_szero>
    7906:	5f 3f       	cpi	r21, 0xFF	; 255
    7908:	ec f3       	brlt	.-6      	; 0x7904 <__mulsf3_pse+0x82>
    790a:	98 3e       	cpi	r25, 0xE8	; 232
    790c:	dc f3       	brlt	.-10     	; 0x7904 <__mulsf3_pse+0x82>
    790e:	86 95       	lsr	r24
    7910:	77 95       	ror	r23
    7912:	67 95       	ror	r22
    7914:	b7 95       	ror	r27
    7916:	f7 95       	ror	r31
    7918:	e7 95       	ror	r30
    791a:	9f 5f       	subi	r25, 0xFF	; 255
    791c:	c1 f7       	brne	.-16     	; 0x790e <__mulsf3_pse+0x8c>
    791e:	fe 2b       	or	r31, r30
    7920:	88 0f       	add	r24, r24
    7922:	91 1d       	adc	r25, r1
    7924:	96 95       	lsr	r25
    7926:	87 95       	ror	r24
    7928:	97 f9       	bld	r25, 7
    792a:	08 95       	ret

0000792c <pow>:
    792c:	fa 01       	movw	r30, r20
    792e:	ee 0f       	add	r30, r30
    7930:	ff 1f       	adc	r31, r31
    7932:	30 96       	adiw	r30, 0x00	; 0
    7934:	21 05       	cpc	r18, r1
    7936:	31 05       	cpc	r19, r1
    7938:	99 f1       	breq	.+102    	; 0x79a0 <pow+0x74>
    793a:	61 15       	cp	r22, r1
    793c:	71 05       	cpc	r23, r1
    793e:	61 f4       	brne	.+24     	; 0x7958 <pow+0x2c>
    7940:	80 38       	cpi	r24, 0x80	; 128
    7942:	bf e3       	ldi	r27, 0x3F	; 63
    7944:	9b 07       	cpc	r25, r27
    7946:	49 f1       	breq	.+82     	; 0x799a <pow+0x6e>
    7948:	68 94       	set
    794a:	90 38       	cpi	r25, 0x80	; 128
    794c:	81 05       	cpc	r24, r1
    794e:	61 f0       	breq	.+24     	; 0x7968 <pow+0x3c>
    7950:	80 38       	cpi	r24, 0x80	; 128
    7952:	bf ef       	ldi	r27, 0xFF	; 255
    7954:	9b 07       	cpc	r25, r27
    7956:	41 f0       	breq	.+16     	; 0x7968 <pow+0x3c>
    7958:	99 23       	and	r25, r25
    795a:	42 f5       	brpl	.+80     	; 0x79ac <pow+0x80>
    795c:	ff 3f       	cpi	r31, 0xFF	; 255
    795e:	e1 05       	cpc	r30, r1
    7960:	31 05       	cpc	r19, r1
    7962:	21 05       	cpc	r18, r1
    7964:	11 f1       	breq	.+68     	; 0x79aa <pow+0x7e>
    7966:	e8 94       	clt
    7968:	08 94       	sec
    796a:	e7 95       	ror	r30
    796c:	d9 01       	movw	r26, r18
    796e:	aa 23       	and	r26, r26
    7970:	29 f4       	brne	.+10     	; 0x797c <pow+0x50>
    7972:	ab 2f       	mov	r26, r27
    7974:	be 2f       	mov	r27, r30
    7976:	f8 5f       	subi	r31, 0xF8	; 248
    7978:	d0 f3       	brcs	.-12     	; 0x796e <pow+0x42>
    797a:	10 c0       	rjmp	.+32     	; 0x799c <pow+0x70>
    797c:	ff 5f       	subi	r31, 0xFF	; 255
    797e:	70 f4       	brcc	.+28     	; 0x799c <pow+0x70>
    7980:	a6 95       	lsr	r26
    7982:	e0 f7       	brcc	.-8      	; 0x797c <pow+0x50>
    7984:	f7 39       	cpi	r31, 0x97	; 151
    7986:	50 f0       	brcs	.+20     	; 0x799c <pow+0x70>
    7988:	19 f0       	breq	.+6      	; 0x7990 <pow+0x64>
    798a:	ff 3a       	cpi	r31, 0xAF	; 175
    798c:	38 f4       	brcc	.+14     	; 0x799c <pow+0x70>
    798e:	9f 77       	andi	r25, 0x7F	; 127
    7990:	9f 93       	push	r25
    7992:	0c d0       	rcall	.+24     	; 0x79ac <pow+0x80>
    7994:	0f 90       	pop	r0
    7996:	07 fc       	sbrc	r0, 7
    7998:	90 58       	subi	r25, 0x80	; 128
    799a:	08 95       	ret
    799c:	3e f0       	brts	.+14     	; 0x79ac <pow+0x80>
    799e:	cf ce       	rjmp	.-610    	; 0x773e <__fp_nan>
    79a0:	60 e0       	ldi	r22, 0x00	; 0
    79a2:	70 e0       	ldi	r23, 0x00	; 0
    79a4:	80 e8       	ldi	r24, 0x80	; 128
    79a6:	9f e3       	ldi	r25, 0x3F	; 63
    79a8:	08 95       	ret
    79aa:	4f e7       	ldi	r20, 0x7F	; 127
    79ac:	9f 77       	andi	r25, 0x7F	; 127
    79ae:	5f 93       	push	r21
    79b0:	4f 93       	push	r20
    79b2:	3f 93       	push	r19
    79b4:	2f 93       	push	r18
    79b6:	17 df       	rcall	.-466    	; 0x77e6 <log>
    79b8:	2f 91       	pop	r18
    79ba:	3f 91       	pop	r19
    79bc:	4f 91       	pop	r20
    79be:	5f 91       	pop	r21
    79c0:	52 df       	rcall	.-348    	; 0x7866 <__mulsf3>
    79c2:	05 c0       	rjmp	.+10     	; 0x79ce <exp>
    79c4:	19 f4       	brne	.+6      	; 0x79cc <pow+0xa0>
    79c6:	0e f0       	brts	.+2      	; 0x79ca <pow+0x9e>
    79c8:	b4 ce       	rjmp	.-664    	; 0x7732 <__fp_inf>
    79ca:	fd ce       	rjmp	.-518    	; 0x77c6 <__fp_zero>
    79cc:	b8 ce       	rjmp	.-656    	; 0x773e <__fp_nan>

000079ce <exp>:
    79ce:	e1 de       	rcall	.-574    	; 0x7792 <__fp_splitA>
    79d0:	c8 f3       	brcs	.-14     	; 0x79c4 <pow+0x98>
    79d2:	96 38       	cpi	r25, 0x86	; 134
    79d4:	c0 f7       	brcc	.-16     	; 0x79c6 <pow+0x9a>
    79d6:	07 f8       	bld	r0, 7
    79d8:	0f 92       	push	r0
    79da:	e8 94       	clt
    79dc:	2b e3       	ldi	r18, 0x3B	; 59
    79de:	3a ea       	ldi	r19, 0xAA	; 170
    79e0:	48 eb       	ldi	r20, 0xB8	; 184
    79e2:	5f e7       	ldi	r21, 0x7F	; 127
    79e4:	4e df       	rcall	.-356    	; 0x7882 <__mulsf3_pse>
    79e6:	0f 92       	push	r0
    79e8:	0f 92       	push	r0
    79ea:	0f 92       	push	r0
    79ec:	4d b7       	in	r20, 0x3d	; 61
    79ee:	5e b7       	in	r21, 0x3e	; 62
    79f0:	0f 92       	push	r0
    79f2:	ad d0       	rcall	.+346    	; 0x7b4e <modf>
    79f4:	e2 e1       	ldi	r30, 0x12	; 18
    79f6:	f1 e0       	ldi	r31, 0x01	; 1
    79f8:	48 d0       	rcall	.+144    	; 0x7a8a <__fp_powser>
    79fa:	4f 91       	pop	r20
    79fc:	5f 91       	pop	r21
    79fe:	ef 91       	pop	r30
    7a00:	ff 91       	pop	r31
    7a02:	e5 95       	asr	r30
    7a04:	ee 1f       	adc	r30, r30
    7a06:	ff 1f       	adc	r31, r31
    7a08:	49 f0       	breq	.+18     	; 0x7a1c <exp+0x4e>
    7a0a:	fe 57       	subi	r31, 0x7E	; 126
    7a0c:	e0 68       	ori	r30, 0x80	; 128
    7a0e:	44 27       	eor	r20, r20
    7a10:	ee 0f       	add	r30, r30
    7a12:	44 1f       	adc	r20, r20
    7a14:	fa 95       	dec	r31
    7a16:	e1 f7       	brne	.-8      	; 0x7a10 <exp+0x42>
    7a18:	41 95       	neg	r20
    7a1a:	55 0b       	sbc	r21, r21
    7a1c:	64 d0       	rcall	.+200    	; 0x7ae6 <ldexp>
    7a1e:	0f 90       	pop	r0
    7a20:	07 fe       	sbrs	r0, 7
    7a22:	58 c0       	rjmp	.+176    	; 0x7ad4 <inverse>
    7a24:	08 95       	ret

00007a26 <__fp_cmp>:
    7a26:	99 0f       	add	r25, r25
    7a28:	00 08       	sbc	r0, r0
    7a2a:	55 0f       	add	r21, r21
    7a2c:	aa 0b       	sbc	r26, r26
    7a2e:	e0 e8       	ldi	r30, 0x80	; 128
    7a30:	fe ef       	ldi	r31, 0xFE	; 254
    7a32:	16 16       	cp	r1, r22
    7a34:	17 06       	cpc	r1, r23
    7a36:	e8 07       	cpc	r30, r24
    7a38:	f9 07       	cpc	r31, r25
    7a3a:	c0 f0       	brcs	.+48     	; 0x7a6c <__fp_cmp+0x46>
    7a3c:	12 16       	cp	r1, r18
    7a3e:	13 06       	cpc	r1, r19
    7a40:	e4 07       	cpc	r30, r20
    7a42:	f5 07       	cpc	r31, r21
    7a44:	98 f0       	brcs	.+38     	; 0x7a6c <__fp_cmp+0x46>
    7a46:	62 1b       	sub	r22, r18
    7a48:	73 0b       	sbc	r23, r19
    7a4a:	84 0b       	sbc	r24, r20
    7a4c:	95 0b       	sbc	r25, r21
    7a4e:	39 f4       	brne	.+14     	; 0x7a5e <__fp_cmp+0x38>
    7a50:	0a 26       	eor	r0, r26
    7a52:	61 f0       	breq	.+24     	; 0x7a6c <__fp_cmp+0x46>
    7a54:	23 2b       	or	r18, r19
    7a56:	24 2b       	or	r18, r20
    7a58:	25 2b       	or	r18, r21
    7a5a:	21 f4       	brne	.+8      	; 0x7a64 <__fp_cmp+0x3e>
    7a5c:	08 95       	ret
    7a5e:	0a 26       	eor	r0, r26
    7a60:	09 f4       	brne	.+2      	; 0x7a64 <__fp_cmp+0x3e>
    7a62:	a1 40       	sbci	r26, 0x01	; 1
    7a64:	a6 95       	lsr	r26
    7a66:	8f ef       	ldi	r24, 0xFF	; 255
    7a68:	81 1d       	adc	r24, r1
    7a6a:	81 1d       	adc	r24, r1
    7a6c:	08 95       	ret

00007a6e <__fp_mpack>:
    7a6e:	9f 3f       	cpi	r25, 0xFF	; 255
    7a70:	31 f0       	breq	.+12     	; 0x7a7e <__fp_mpack_finite+0xc>

00007a72 <__fp_mpack_finite>:
    7a72:	91 50       	subi	r25, 0x01	; 1
    7a74:	20 f4       	brcc	.+8      	; 0x7a7e <__fp_mpack_finite+0xc>
    7a76:	87 95       	ror	r24
    7a78:	77 95       	ror	r23
    7a7a:	67 95       	ror	r22
    7a7c:	b7 95       	ror	r27
    7a7e:	88 0f       	add	r24, r24
    7a80:	91 1d       	adc	r25, r1
    7a82:	96 95       	lsr	r25
    7a84:	87 95       	ror	r24
    7a86:	97 f9       	bld	r25, 7
    7a88:	08 95       	ret

00007a8a <__fp_powser>:
    7a8a:	df 93       	push	r29
    7a8c:	cf 93       	push	r28
    7a8e:	1f 93       	push	r17
    7a90:	0f 93       	push	r16
    7a92:	ff 92       	push	r15
    7a94:	ef 92       	push	r14
    7a96:	df 92       	push	r13
    7a98:	7b 01       	movw	r14, r22
    7a9a:	8c 01       	movw	r16, r24
    7a9c:	68 94       	set
    7a9e:	05 c0       	rjmp	.+10     	; 0x7aaa <__fp_powser+0x20>
    7aa0:	da 2e       	mov	r13, r26
    7aa2:	ef 01       	movw	r28, r30
    7aa4:	ec de       	rcall	.-552    	; 0x787e <__mulsf3x>
    7aa6:	fe 01       	movw	r30, r28
    7aa8:	e8 94       	clt
    7aaa:	a5 91       	lpm	r26, Z+
    7aac:	25 91       	lpm	r18, Z+
    7aae:	35 91       	lpm	r19, Z+
    7ab0:	45 91       	lpm	r20, Z+
    7ab2:	55 91       	lpm	r21, Z+
    7ab4:	ae f3       	brts	.-22     	; 0x7aa0 <__fp_powser+0x16>
    7ab6:	ef 01       	movw	r28, r30
    7ab8:	18 dd       	rcall	.-1488   	; 0x74ea <__addsf3x>
    7aba:	fe 01       	movw	r30, r28
    7abc:	97 01       	movw	r18, r14
    7abe:	a8 01       	movw	r20, r16
    7ac0:	da 94       	dec	r13
    7ac2:	79 f7       	brne	.-34     	; 0x7aa2 <__fp_powser+0x18>
    7ac4:	df 90       	pop	r13
    7ac6:	ef 90       	pop	r14
    7ac8:	ff 90       	pop	r15
    7aca:	0f 91       	pop	r16
    7acc:	1f 91       	pop	r17
    7ace:	cf 91       	pop	r28
    7ad0:	df 91       	pop	r29
    7ad2:	08 95       	ret

00007ad4 <inverse>:
    7ad4:	9b 01       	movw	r18, r22
    7ad6:	ac 01       	movw	r20, r24
    7ad8:	60 e0       	ldi	r22, 0x00	; 0
    7ada:	70 e0       	ldi	r23, 0x00	; 0
    7adc:	80 e8       	ldi	r24, 0x80	; 128
    7ade:	9f e3       	ldi	r25, 0x3F	; 63
    7ae0:	57 cd       	rjmp	.-1362   	; 0x7590 <__divsf3>
    7ae2:	27 ce       	rjmp	.-946    	; 0x7732 <__fp_inf>
    7ae4:	c4 cf       	rjmp	.-120    	; 0x7a6e <__fp_mpack>

00007ae6 <ldexp>:
    7ae6:	55 de       	rcall	.-854    	; 0x7792 <__fp_splitA>
    7ae8:	e8 f3       	brcs	.-6      	; 0x7ae4 <inverse+0x10>
    7aea:	99 23       	and	r25, r25
    7aec:	d9 f3       	breq	.-10     	; 0x7ae4 <inverse+0x10>
    7aee:	94 0f       	add	r25, r20
    7af0:	51 1d       	adc	r21, r1
    7af2:	bb f3       	brvs	.-18     	; 0x7ae2 <inverse+0xe>
    7af4:	91 50       	subi	r25, 0x01	; 1
    7af6:	50 40       	sbci	r21, 0x00	; 0
    7af8:	94 f0       	brlt	.+36     	; 0x7b1e <ldexp+0x38>
    7afa:	59 f0       	breq	.+22     	; 0x7b12 <ldexp+0x2c>
    7afc:	88 23       	and	r24, r24
    7afe:	32 f0       	brmi	.+12     	; 0x7b0c <ldexp+0x26>
    7b00:	66 0f       	add	r22, r22
    7b02:	77 1f       	adc	r23, r23
    7b04:	88 1f       	adc	r24, r24
    7b06:	91 50       	subi	r25, 0x01	; 1
    7b08:	50 40       	sbci	r21, 0x00	; 0
    7b0a:	c1 f7       	brne	.-16     	; 0x7afc <ldexp+0x16>
    7b0c:	9e 3f       	cpi	r25, 0xFE	; 254
    7b0e:	51 05       	cpc	r21, r1
    7b10:	44 f7       	brge	.-48     	; 0x7ae2 <inverse+0xe>
    7b12:	88 0f       	add	r24, r24
    7b14:	91 1d       	adc	r25, r1
    7b16:	96 95       	lsr	r25
    7b18:	87 95       	ror	r24
    7b1a:	97 f9       	bld	r25, 7
    7b1c:	08 95       	ret
    7b1e:	5f 3f       	cpi	r21, 0xFF	; 255
    7b20:	ac f0       	brlt	.+42     	; 0x7b4c <ldexp+0x66>
    7b22:	98 3e       	cpi	r25, 0xE8	; 232
    7b24:	9c f0       	brlt	.+38     	; 0x7b4c <ldexp+0x66>
    7b26:	bb 27       	eor	r27, r27
    7b28:	86 95       	lsr	r24
    7b2a:	77 95       	ror	r23
    7b2c:	67 95       	ror	r22
    7b2e:	b7 95       	ror	r27
    7b30:	08 f4       	brcc	.+2      	; 0x7b34 <ldexp+0x4e>
    7b32:	b1 60       	ori	r27, 0x01	; 1
    7b34:	93 95       	inc	r25
    7b36:	c1 f7       	brne	.-16     	; 0x7b28 <ldexp+0x42>
    7b38:	bb 0f       	add	r27, r27
    7b3a:	58 f7       	brcc	.-42     	; 0x7b12 <ldexp+0x2c>
    7b3c:	11 f4       	brne	.+4      	; 0x7b42 <ldexp+0x5c>
    7b3e:	60 ff       	sbrs	r22, 0
    7b40:	e8 cf       	rjmp	.-48     	; 0x7b12 <ldexp+0x2c>
    7b42:	6f 5f       	subi	r22, 0xFF	; 255
    7b44:	7f 4f       	sbci	r23, 0xFF	; 255
    7b46:	8f 4f       	sbci	r24, 0xFF	; 255
    7b48:	9f 4f       	sbci	r25, 0xFF	; 255
    7b4a:	e3 cf       	rjmp	.-58     	; 0x7b12 <ldexp+0x2c>
    7b4c:	3d ce       	rjmp	.-902    	; 0x77c8 <__fp_szero>

00007b4e <modf>:
    7b4e:	fa 01       	movw	r30, r20
    7b50:	dc 01       	movw	r26, r24
    7b52:	aa 0f       	add	r26, r26
    7b54:	bb 1f       	adc	r27, r27
    7b56:	9b 01       	movw	r18, r22
    7b58:	ac 01       	movw	r20, r24
    7b5a:	bf 57       	subi	r27, 0x7F	; 127
    7b5c:	28 f4       	brcc	.+10     	; 0x7b68 <modf+0x1a>
    7b5e:	22 27       	eor	r18, r18
    7b60:	33 27       	eor	r19, r19
    7b62:	44 27       	eor	r20, r20
    7b64:	50 78       	andi	r21, 0x80	; 128
    7b66:	1f c0       	rjmp	.+62     	; 0x7ba6 <modf+0x58>
    7b68:	b7 51       	subi	r27, 0x17	; 23
    7b6a:	88 f4       	brcc	.+34     	; 0x7b8e <modf+0x40>
    7b6c:	ab 2f       	mov	r26, r27
    7b6e:	00 24       	eor	r0, r0
    7b70:	46 95       	lsr	r20
    7b72:	37 95       	ror	r19
    7b74:	27 95       	ror	r18
    7b76:	01 1c       	adc	r0, r1
    7b78:	a3 95       	inc	r26
    7b7a:	d2 f3       	brmi	.-12     	; 0x7b70 <modf+0x22>
    7b7c:	00 20       	and	r0, r0
    7b7e:	69 f0       	breq	.+26     	; 0x7b9a <modf+0x4c>
    7b80:	22 0f       	add	r18, r18
    7b82:	33 1f       	adc	r19, r19
    7b84:	44 1f       	adc	r20, r20
    7b86:	b3 95       	inc	r27
    7b88:	da f3       	brmi	.-10     	; 0x7b80 <modf+0x32>
    7b8a:	0d d0       	rcall	.+26     	; 0x7ba6 <modf+0x58>
    7b8c:	9c cc       	rjmp	.-1736   	; 0x74c6 <__subsf3>
    7b8e:	61 30       	cpi	r22, 0x01	; 1
    7b90:	71 05       	cpc	r23, r1
    7b92:	a0 e8       	ldi	r26, 0x80	; 128
    7b94:	8a 07       	cpc	r24, r26
    7b96:	b9 46       	sbci	r27, 0x69	; 105
    7b98:	30 f4       	brcc	.+12     	; 0x7ba6 <modf+0x58>
    7b9a:	9b 01       	movw	r18, r22
    7b9c:	ac 01       	movw	r20, r24
    7b9e:	66 27       	eor	r22, r22
    7ba0:	77 27       	eor	r23, r23
    7ba2:	88 27       	eor	r24, r24
    7ba4:	90 78       	andi	r25, 0x80	; 128
    7ba6:	30 96       	adiw	r30, 0x00	; 0
    7ba8:	21 f0       	breq	.+8      	; 0x7bb2 <modf+0x64>
    7baa:	20 83       	st	Z, r18
    7bac:	31 83       	std	Z+1, r19	; 0x01
    7bae:	42 83       	std	Z+2, r20	; 0x02
    7bb0:	53 83       	std	Z+3, r21	; 0x03
    7bb2:	08 95       	ret

00007bb4 <__mulsi3>:
    7bb4:	62 9f       	mul	r22, r18
    7bb6:	d0 01       	movw	r26, r0
    7bb8:	73 9f       	mul	r23, r19
    7bba:	f0 01       	movw	r30, r0
    7bbc:	82 9f       	mul	r24, r18
    7bbe:	e0 0d       	add	r30, r0
    7bc0:	f1 1d       	adc	r31, r1
    7bc2:	64 9f       	mul	r22, r20
    7bc4:	e0 0d       	add	r30, r0
    7bc6:	f1 1d       	adc	r31, r1
    7bc8:	92 9f       	mul	r25, r18
    7bca:	f0 0d       	add	r31, r0
    7bcc:	83 9f       	mul	r24, r19
    7bce:	f0 0d       	add	r31, r0
    7bd0:	74 9f       	mul	r23, r20
    7bd2:	f0 0d       	add	r31, r0
    7bd4:	65 9f       	mul	r22, r21
    7bd6:	f0 0d       	add	r31, r0
    7bd8:	99 27       	eor	r25, r25
    7bda:	72 9f       	mul	r23, r18
    7bdc:	b0 0d       	add	r27, r0
    7bde:	e1 1d       	adc	r30, r1
    7be0:	f9 1f       	adc	r31, r25
    7be2:	63 9f       	mul	r22, r19
    7be4:	b0 0d       	add	r27, r0
    7be6:	e1 1d       	adc	r30, r1
    7be8:	f9 1f       	adc	r31, r25
    7bea:	bd 01       	movw	r22, r26
    7bec:	cf 01       	movw	r24, r30
    7bee:	11 24       	eor	r1, r1
    7bf0:	08 95       	ret

00007bf2 <__udivmodhi4>:
    7bf2:	aa 1b       	sub	r26, r26
    7bf4:	bb 1b       	sub	r27, r27
    7bf6:	51 e1       	ldi	r21, 0x11	; 17
    7bf8:	07 c0       	rjmp	.+14     	; 0x7c08 <__udivmodhi4_ep>

00007bfa <__udivmodhi4_loop>:
    7bfa:	aa 1f       	adc	r26, r26
    7bfc:	bb 1f       	adc	r27, r27
    7bfe:	a6 17       	cp	r26, r22
    7c00:	b7 07       	cpc	r27, r23
    7c02:	10 f0       	brcs	.+4      	; 0x7c08 <__udivmodhi4_ep>
    7c04:	a6 1b       	sub	r26, r22
    7c06:	b7 0b       	sbc	r27, r23

00007c08 <__udivmodhi4_ep>:
    7c08:	88 1f       	adc	r24, r24
    7c0a:	99 1f       	adc	r25, r25
    7c0c:	5a 95       	dec	r21
    7c0e:	a9 f7       	brne	.-22     	; 0x7bfa <__udivmodhi4_loop>
    7c10:	80 95       	com	r24
    7c12:	90 95       	com	r25
    7c14:	bc 01       	movw	r22, r24
    7c16:	cd 01       	movw	r24, r26
    7c18:	08 95       	ret

00007c1a <__udivmodsi4>:
    7c1a:	a1 e2       	ldi	r26, 0x21	; 33
    7c1c:	1a 2e       	mov	r1, r26
    7c1e:	aa 1b       	sub	r26, r26
    7c20:	bb 1b       	sub	r27, r27
    7c22:	fd 01       	movw	r30, r26
    7c24:	0d c0       	rjmp	.+26     	; 0x7c40 <__udivmodsi4_ep>

00007c26 <__udivmodsi4_loop>:
    7c26:	aa 1f       	adc	r26, r26
    7c28:	bb 1f       	adc	r27, r27
    7c2a:	ee 1f       	adc	r30, r30
    7c2c:	ff 1f       	adc	r31, r31
    7c2e:	a2 17       	cp	r26, r18
    7c30:	b3 07       	cpc	r27, r19
    7c32:	e4 07       	cpc	r30, r20
    7c34:	f5 07       	cpc	r31, r21
    7c36:	20 f0       	brcs	.+8      	; 0x7c40 <__udivmodsi4_ep>
    7c38:	a2 1b       	sub	r26, r18
    7c3a:	b3 0b       	sbc	r27, r19
    7c3c:	e4 0b       	sbc	r30, r20
    7c3e:	f5 0b       	sbc	r31, r21

00007c40 <__udivmodsi4_ep>:
    7c40:	66 1f       	adc	r22, r22
    7c42:	77 1f       	adc	r23, r23
    7c44:	88 1f       	adc	r24, r24
    7c46:	99 1f       	adc	r25, r25
    7c48:	1a 94       	dec	r1
    7c4a:	69 f7       	brne	.-38     	; 0x7c26 <__udivmodsi4_loop>
    7c4c:	60 95       	com	r22
    7c4e:	70 95       	com	r23
    7c50:	80 95       	com	r24
    7c52:	90 95       	com	r25
    7c54:	9b 01       	movw	r18, r22
    7c56:	ac 01       	movw	r20, r24
    7c58:	bd 01       	movw	r22, r26
    7c5a:	cf 01       	movw	r24, r30
    7c5c:	08 95       	ret

00007c5e <__prologue_saves__>:
    7c5e:	2f 92       	push	r2
    7c60:	3f 92       	push	r3
    7c62:	4f 92       	push	r4
    7c64:	5f 92       	push	r5
    7c66:	6f 92       	push	r6
    7c68:	7f 92       	push	r7
    7c6a:	8f 92       	push	r8
    7c6c:	9f 92       	push	r9
    7c6e:	af 92       	push	r10
    7c70:	bf 92       	push	r11
    7c72:	cf 92       	push	r12
    7c74:	df 92       	push	r13
    7c76:	ef 92       	push	r14
    7c78:	ff 92       	push	r15
    7c7a:	0f 93       	push	r16
    7c7c:	1f 93       	push	r17
    7c7e:	cf 93       	push	r28
    7c80:	df 93       	push	r29
    7c82:	cd b7       	in	r28, 0x3d	; 61
    7c84:	de b7       	in	r29, 0x3e	; 62
    7c86:	ca 1b       	sub	r28, r26
    7c88:	db 0b       	sbc	r29, r27
    7c8a:	0f b6       	in	r0, 0x3f	; 63
    7c8c:	f8 94       	cli
    7c8e:	de bf       	out	0x3e, r29	; 62
    7c90:	0f be       	out	0x3f, r0	; 63
    7c92:	cd bf       	out	0x3d, r28	; 61
    7c94:	09 94       	ijmp

00007c96 <__epilogue_restores__>:
    7c96:	2a 88       	ldd	r2, Y+18	; 0x12
    7c98:	39 88       	ldd	r3, Y+17	; 0x11
    7c9a:	48 88       	ldd	r4, Y+16	; 0x10
    7c9c:	5f 84       	ldd	r5, Y+15	; 0x0f
    7c9e:	6e 84       	ldd	r6, Y+14	; 0x0e
    7ca0:	7d 84       	ldd	r7, Y+13	; 0x0d
    7ca2:	8c 84       	ldd	r8, Y+12	; 0x0c
    7ca4:	9b 84       	ldd	r9, Y+11	; 0x0b
    7ca6:	aa 84       	ldd	r10, Y+10	; 0x0a
    7ca8:	b9 84       	ldd	r11, Y+9	; 0x09
    7caa:	c8 84       	ldd	r12, Y+8	; 0x08
    7cac:	df 80       	ldd	r13, Y+7	; 0x07
    7cae:	ee 80       	ldd	r14, Y+6	; 0x06
    7cb0:	fd 80       	ldd	r15, Y+5	; 0x05
    7cb2:	0c 81       	ldd	r16, Y+4	; 0x04
    7cb4:	1b 81       	ldd	r17, Y+3	; 0x03
    7cb6:	aa 81       	ldd	r26, Y+2	; 0x02
    7cb8:	b9 81       	ldd	r27, Y+1	; 0x01
    7cba:	ce 0f       	add	r28, r30
    7cbc:	d1 1d       	adc	r29, r1
    7cbe:	0f b6       	in	r0, 0x3f	; 63
    7cc0:	f8 94       	cli
    7cc2:	de bf       	out	0x3e, r29	; 62
    7cc4:	0f be       	out	0x3f, r0	; 63
    7cc6:	cd bf       	out	0x3d, r28	; 61
    7cc8:	ed 01       	movw	r28, r26
    7cca:	08 95       	ret

00007ccc <__ftoa_engine>:
    7ccc:	28 30       	cpi	r18, 0x08	; 8
    7cce:	08 f0       	brcs	.+2      	; 0x7cd2 <__ftoa_engine+0x6>
    7cd0:	27 e0       	ldi	r18, 0x07	; 7
    7cd2:	33 27       	eor	r19, r19
    7cd4:	da 01       	movw	r26, r20
    7cd6:	99 0f       	add	r25, r25
    7cd8:	31 1d       	adc	r19, r1
    7cda:	87 fd       	sbrc	r24, 7
    7cdc:	91 60       	ori	r25, 0x01	; 1
    7cde:	00 96       	adiw	r24, 0x00	; 0
    7ce0:	61 05       	cpc	r22, r1
    7ce2:	71 05       	cpc	r23, r1
    7ce4:	39 f4       	brne	.+14     	; 0x7cf4 <__ftoa_engine+0x28>
    7ce6:	32 60       	ori	r19, 0x02	; 2
    7ce8:	2e 5f       	subi	r18, 0xFE	; 254
    7cea:	3d 93       	st	X+, r19
    7cec:	30 e3       	ldi	r19, 0x30	; 48
    7cee:	2a 95       	dec	r18
    7cf0:	e1 f7       	brne	.-8      	; 0x7cea <__ftoa_engine+0x1e>
    7cf2:	08 95       	ret
    7cf4:	9f 3f       	cpi	r25, 0xFF	; 255
    7cf6:	30 f0       	brcs	.+12     	; 0x7d04 <__ftoa_engine+0x38>
    7cf8:	80 38       	cpi	r24, 0x80	; 128
    7cfa:	71 05       	cpc	r23, r1
    7cfc:	61 05       	cpc	r22, r1
    7cfe:	09 f0       	breq	.+2      	; 0x7d02 <__ftoa_engine+0x36>
    7d00:	3c 5f       	subi	r19, 0xFC	; 252
    7d02:	3c 5f       	subi	r19, 0xFC	; 252
    7d04:	3d 93       	st	X+, r19
    7d06:	91 30       	cpi	r25, 0x01	; 1
    7d08:	08 f0       	brcs	.+2      	; 0x7d0c <__ftoa_engine+0x40>
    7d0a:	80 68       	ori	r24, 0x80	; 128
    7d0c:	91 1d       	adc	r25, r1
    7d0e:	df 93       	push	r29
    7d10:	cf 93       	push	r28
    7d12:	1f 93       	push	r17
    7d14:	0f 93       	push	r16
    7d16:	ff 92       	push	r15
    7d18:	ef 92       	push	r14
    7d1a:	19 2f       	mov	r17, r25
    7d1c:	98 7f       	andi	r25, 0xF8	; 248
    7d1e:	96 95       	lsr	r25
    7d20:	e9 2f       	mov	r30, r25
    7d22:	96 95       	lsr	r25
    7d24:	96 95       	lsr	r25
    7d26:	e9 0f       	add	r30, r25
    7d28:	ff 27       	eor	r31, r31
    7d2a:	ed 51       	subi	r30, 0x1D	; 29
    7d2c:	f7 4f       	sbci	r31, 0xF7	; 247
    7d2e:	99 27       	eor	r25, r25
    7d30:	33 27       	eor	r19, r19
    7d32:	ee 24       	eor	r14, r14
    7d34:	ff 24       	eor	r15, r15
    7d36:	a7 01       	movw	r20, r14
    7d38:	e7 01       	movw	r28, r14
    7d3a:	05 90       	lpm	r0, Z+
    7d3c:	08 94       	sec
    7d3e:	07 94       	ror	r0
    7d40:	28 f4       	brcc	.+10     	; 0x7d4c <__ftoa_engine+0x80>
    7d42:	36 0f       	add	r19, r22
    7d44:	e7 1e       	adc	r14, r23
    7d46:	f8 1e       	adc	r15, r24
    7d48:	49 1f       	adc	r20, r25
    7d4a:	51 1d       	adc	r21, r1
    7d4c:	66 0f       	add	r22, r22
    7d4e:	77 1f       	adc	r23, r23
    7d50:	88 1f       	adc	r24, r24
    7d52:	99 1f       	adc	r25, r25
    7d54:	06 94       	lsr	r0
    7d56:	a1 f7       	brne	.-24     	; 0x7d40 <__ftoa_engine+0x74>
    7d58:	05 90       	lpm	r0, Z+
    7d5a:	07 94       	ror	r0
    7d5c:	28 f4       	brcc	.+10     	; 0x7d68 <__ftoa_engine+0x9c>
    7d5e:	e7 0e       	add	r14, r23
    7d60:	f8 1e       	adc	r15, r24
    7d62:	49 1f       	adc	r20, r25
    7d64:	56 1f       	adc	r21, r22
    7d66:	c1 1d       	adc	r28, r1
    7d68:	77 0f       	add	r23, r23
    7d6a:	88 1f       	adc	r24, r24
    7d6c:	99 1f       	adc	r25, r25
    7d6e:	66 1f       	adc	r22, r22
    7d70:	06 94       	lsr	r0
    7d72:	a1 f7       	brne	.-24     	; 0x7d5c <__ftoa_engine+0x90>
    7d74:	05 90       	lpm	r0, Z+
    7d76:	07 94       	ror	r0
    7d78:	28 f4       	brcc	.+10     	; 0x7d84 <__ftoa_engine+0xb8>
    7d7a:	f8 0e       	add	r15, r24
    7d7c:	49 1f       	adc	r20, r25
    7d7e:	56 1f       	adc	r21, r22
    7d80:	c7 1f       	adc	r28, r23
    7d82:	d1 1d       	adc	r29, r1
    7d84:	88 0f       	add	r24, r24
    7d86:	99 1f       	adc	r25, r25
    7d88:	66 1f       	adc	r22, r22
    7d8a:	77 1f       	adc	r23, r23
    7d8c:	06 94       	lsr	r0
    7d8e:	a1 f7       	brne	.-24     	; 0x7d78 <__ftoa_engine+0xac>
    7d90:	05 90       	lpm	r0, Z+
    7d92:	07 94       	ror	r0
    7d94:	20 f4       	brcc	.+8      	; 0x7d9e <__ftoa_engine+0xd2>
    7d96:	49 0f       	add	r20, r25
    7d98:	56 1f       	adc	r21, r22
    7d9a:	c7 1f       	adc	r28, r23
    7d9c:	d8 1f       	adc	r29, r24
    7d9e:	99 0f       	add	r25, r25
    7da0:	66 1f       	adc	r22, r22
    7da2:	77 1f       	adc	r23, r23
    7da4:	88 1f       	adc	r24, r24
    7da6:	06 94       	lsr	r0
    7da8:	a9 f7       	brne	.-22     	; 0x7d94 <__ftoa_engine+0xc8>
    7daa:	84 91       	lpm	r24, Z+
    7dac:	10 95       	com	r17
    7dae:	17 70       	andi	r17, 0x07	; 7
    7db0:	41 f0       	breq	.+16     	; 0x7dc2 <__ftoa_engine+0xf6>
    7db2:	d6 95       	lsr	r29
    7db4:	c7 95       	ror	r28
    7db6:	57 95       	ror	r21
    7db8:	47 95       	ror	r20
    7dba:	f7 94       	ror	r15
    7dbc:	e7 94       	ror	r14
    7dbe:	1a 95       	dec	r17
    7dc0:	c1 f7       	brne	.-16     	; 0x7db2 <__ftoa_engine+0xe6>
    7dc2:	e9 e8       	ldi	r30, 0x89	; 137
    7dc4:	f8 e0       	ldi	r31, 0x08	; 8
    7dc6:	68 94       	set
    7dc8:	15 90       	lpm	r1, Z+
    7dca:	15 91       	lpm	r17, Z+
    7dcc:	35 91       	lpm	r19, Z+
    7dce:	65 91       	lpm	r22, Z+
    7dd0:	95 91       	lpm	r25, Z+
    7dd2:	05 90       	lpm	r0, Z+
    7dd4:	7f e2       	ldi	r23, 0x2F	; 47
    7dd6:	73 95       	inc	r23
    7dd8:	e1 18       	sub	r14, r1
    7dda:	f1 0a       	sbc	r15, r17
    7ddc:	43 0b       	sbc	r20, r19
    7dde:	56 0b       	sbc	r21, r22
    7de0:	c9 0b       	sbc	r28, r25
    7de2:	d0 09       	sbc	r29, r0
    7de4:	c0 f7       	brcc	.-16     	; 0x7dd6 <__ftoa_engine+0x10a>
    7de6:	e1 0c       	add	r14, r1
    7de8:	f1 1e       	adc	r15, r17
    7dea:	43 1f       	adc	r20, r19
    7dec:	56 1f       	adc	r21, r22
    7dee:	c9 1f       	adc	r28, r25
    7df0:	d0 1d       	adc	r29, r0
    7df2:	7e f4       	brtc	.+30     	; 0x7e12 <__ftoa_engine+0x146>
    7df4:	70 33       	cpi	r23, 0x30	; 48
    7df6:	11 f4       	brne	.+4      	; 0x7dfc <__ftoa_engine+0x130>
    7df8:	8a 95       	dec	r24
    7dfa:	e6 cf       	rjmp	.-52     	; 0x7dc8 <__ftoa_engine+0xfc>
    7dfc:	e8 94       	clt
    7dfe:	01 50       	subi	r16, 0x01	; 1
    7e00:	30 f0       	brcs	.+12     	; 0x7e0e <__ftoa_engine+0x142>
    7e02:	08 0f       	add	r16, r24
    7e04:	0a f4       	brpl	.+2      	; 0x7e08 <__ftoa_engine+0x13c>
    7e06:	00 27       	eor	r16, r16
    7e08:	02 17       	cp	r16, r18
    7e0a:	08 f4       	brcc	.+2      	; 0x7e0e <__ftoa_engine+0x142>
    7e0c:	20 2f       	mov	r18, r16
    7e0e:	23 95       	inc	r18
    7e10:	02 2f       	mov	r16, r18
    7e12:	7a 33       	cpi	r23, 0x3A	; 58
    7e14:	28 f0       	brcs	.+10     	; 0x7e20 <__ftoa_engine+0x154>
    7e16:	79 e3       	ldi	r23, 0x39	; 57
    7e18:	7d 93       	st	X+, r23
    7e1a:	2a 95       	dec	r18
    7e1c:	e9 f7       	brne	.-6      	; 0x7e18 <__ftoa_engine+0x14c>
    7e1e:	10 c0       	rjmp	.+32     	; 0x7e40 <__ftoa_engine+0x174>
    7e20:	7d 93       	st	X+, r23
    7e22:	2a 95       	dec	r18
    7e24:	89 f6       	brne	.-94     	; 0x7dc8 <__ftoa_engine+0xfc>
    7e26:	06 94       	lsr	r0
    7e28:	97 95       	ror	r25
    7e2a:	67 95       	ror	r22
    7e2c:	37 95       	ror	r19
    7e2e:	17 95       	ror	r17
    7e30:	17 94       	ror	r1
    7e32:	e1 18       	sub	r14, r1
    7e34:	f1 0a       	sbc	r15, r17
    7e36:	43 0b       	sbc	r20, r19
    7e38:	56 0b       	sbc	r21, r22
    7e3a:	c9 0b       	sbc	r28, r25
    7e3c:	d0 09       	sbc	r29, r0
    7e3e:	98 f0       	brcs	.+38     	; 0x7e66 <__ftoa_engine+0x19a>
    7e40:	23 95       	inc	r18
    7e42:	7e 91       	ld	r23, -X
    7e44:	73 95       	inc	r23
    7e46:	7a 33       	cpi	r23, 0x3A	; 58
    7e48:	08 f0       	brcs	.+2      	; 0x7e4c <__ftoa_engine+0x180>
    7e4a:	70 e3       	ldi	r23, 0x30	; 48
    7e4c:	7c 93       	st	X, r23
    7e4e:	20 13       	cpse	r18, r16
    7e50:	b8 f7       	brcc	.-18     	; 0x7e40 <__ftoa_engine+0x174>
    7e52:	7e 91       	ld	r23, -X
    7e54:	70 61       	ori	r23, 0x10	; 16
    7e56:	7d 93       	st	X+, r23
    7e58:	30 f0       	brcs	.+12     	; 0x7e66 <__ftoa_engine+0x19a>
    7e5a:	83 95       	inc	r24
    7e5c:	71 e3       	ldi	r23, 0x31	; 49
    7e5e:	7d 93       	st	X+, r23
    7e60:	70 e3       	ldi	r23, 0x30	; 48
    7e62:	2a 95       	dec	r18
    7e64:	e1 f7       	brne	.-8      	; 0x7e5e <__ftoa_engine+0x192>
    7e66:	11 24       	eor	r1, r1
    7e68:	ef 90       	pop	r14
    7e6a:	ff 90       	pop	r15
    7e6c:	0f 91       	pop	r16
    7e6e:	1f 91       	pop	r17
    7e70:	cf 91       	pop	r28
    7e72:	df 91       	pop	r29
    7e74:	99 27       	eor	r25, r25
    7e76:	87 fd       	sbrc	r24, 7
    7e78:	90 95       	com	r25
    7e7a:	08 95       	ret

00007e7c <strnlen_P>:
    7e7c:	fc 01       	movw	r30, r24
    7e7e:	05 90       	lpm	r0, Z+
    7e80:	61 50       	subi	r22, 0x01	; 1
    7e82:	70 40       	sbci	r23, 0x00	; 0
    7e84:	01 10       	cpse	r0, r1
    7e86:	d8 f7       	brcc	.-10     	; 0x7e7e <strnlen_P+0x2>
    7e88:	80 95       	com	r24
    7e8a:	90 95       	com	r25
    7e8c:	8e 0f       	add	r24, r30
    7e8e:	9f 1f       	adc	r25, r31
    7e90:	08 95       	ret

00007e92 <strnlen>:
    7e92:	fc 01       	movw	r30, r24
    7e94:	61 50       	subi	r22, 0x01	; 1
    7e96:	70 40       	sbci	r23, 0x00	; 0
    7e98:	01 90       	ld	r0, Z+
    7e9a:	01 10       	cpse	r0, r1
    7e9c:	d8 f7       	brcc	.-10     	; 0x7e94 <strnlen+0x2>
    7e9e:	80 95       	com	r24
    7ea0:	90 95       	com	r25
    7ea2:	8e 0f       	add	r24, r30
    7ea4:	9f 1f       	adc	r25, r31
    7ea6:	08 95       	ret

00007ea8 <fdevopen>:
    7ea8:	0f 93       	push	r16
    7eaa:	1f 93       	push	r17
    7eac:	cf 93       	push	r28
    7eae:	df 93       	push	r29
    7eb0:	8c 01       	movw	r16, r24
    7eb2:	eb 01       	movw	r28, r22
    7eb4:	00 97       	sbiw	r24, 0x00	; 0
    7eb6:	11 f4       	brne	.+4      	; 0x7ebc <fdevopen+0x14>
    7eb8:	20 97       	sbiw	r28, 0x00	; 0
    7eba:	c9 f1       	breq	.+114    	; 0x7f2e <fdevopen+0x86>
    7ebc:	81 e0       	ldi	r24, 0x01	; 1
    7ebe:	90 e0       	ldi	r25, 0x00	; 0
    7ec0:	6e e0       	ldi	r22, 0x0E	; 14
    7ec2:	70 e0       	ldi	r23, 0x00	; 0
    7ec4:	0e 94 f9 40 	call	0x81f2	; 0x81f2 <calloc>
    7ec8:	fc 01       	movw	r30, r24
    7eca:	9c 01       	movw	r18, r24
    7ecc:	00 97       	sbiw	r24, 0x00	; 0
    7ece:	89 f1       	breq	.+98     	; 0x7f32 <fdevopen+0x8a>
    7ed0:	80 e8       	ldi	r24, 0x80	; 128
    7ed2:	83 83       	std	Z+3, r24	; 0x03
    7ed4:	20 97       	sbiw	r28, 0x00	; 0
    7ed6:	71 f0       	breq	.+28     	; 0x7ef4 <fdevopen+0x4c>
    7ed8:	d3 87       	std	Z+11, r29	; 0x0b
    7eda:	c2 87       	std	Z+10, r28	; 0x0a
    7edc:	81 e8       	ldi	r24, 0x81	; 129
    7ede:	83 83       	std	Z+3, r24	; 0x03
    7ee0:	80 91 91 05 	lds	r24, 0x0591
    7ee4:	90 91 92 05 	lds	r25, 0x0592
    7ee8:	00 97       	sbiw	r24, 0x00	; 0
    7eea:	21 f4       	brne	.+8      	; 0x7ef4 <fdevopen+0x4c>
    7eec:	f0 93 92 05 	sts	0x0592, r31
    7ef0:	e0 93 91 05 	sts	0x0591, r30
    7ef4:	01 15       	cp	r16, r1
    7ef6:	11 05       	cpc	r17, r1
    7ef8:	e1 f0       	breq	.+56     	; 0x7f32 <fdevopen+0x8a>
    7efa:	11 87       	std	Z+9, r17	; 0x09
    7efc:	00 87       	std	Z+8, r16	; 0x08
    7efe:	83 81       	ldd	r24, Z+3	; 0x03
    7f00:	82 60       	ori	r24, 0x02	; 2
    7f02:	83 83       	std	Z+3, r24	; 0x03
    7f04:	80 91 93 05 	lds	r24, 0x0593
    7f08:	90 91 94 05 	lds	r25, 0x0594
    7f0c:	00 97       	sbiw	r24, 0x00	; 0
    7f0e:	89 f4       	brne	.+34     	; 0x7f32 <fdevopen+0x8a>
    7f10:	f0 93 94 05 	sts	0x0594, r31
    7f14:	e0 93 93 05 	sts	0x0593, r30
    7f18:	80 91 95 05 	lds	r24, 0x0595
    7f1c:	90 91 96 05 	lds	r25, 0x0596
    7f20:	00 97       	sbiw	r24, 0x00	; 0
    7f22:	39 f4       	brne	.+14     	; 0x7f32 <fdevopen+0x8a>
    7f24:	f0 93 96 05 	sts	0x0596, r31
    7f28:	e0 93 95 05 	sts	0x0595, r30
    7f2c:	02 c0       	rjmp	.+4      	; 0x7f32 <fdevopen+0x8a>
    7f2e:	20 e0       	ldi	r18, 0x00	; 0
    7f30:	30 e0       	ldi	r19, 0x00	; 0
    7f32:	c9 01       	movw	r24, r18
    7f34:	df 91       	pop	r29
    7f36:	cf 91       	pop	r28
    7f38:	1f 91       	pop	r17
    7f3a:	0f 91       	pop	r16
    7f3c:	08 95       	ret

00007f3e <fgetc>:
    7f3e:	cf 93       	push	r28
    7f40:	df 93       	push	r29
    7f42:	ec 01       	movw	r28, r24
    7f44:	3b 81       	ldd	r19, Y+3	; 0x03
    7f46:	30 ff       	sbrs	r19, 0
    7f48:	36 c0       	rjmp	.+108    	; 0x7fb6 <fgetc+0x78>
    7f4a:	36 ff       	sbrs	r19, 6
    7f4c:	09 c0       	rjmp	.+18     	; 0x7f60 <fgetc+0x22>
    7f4e:	3f 7b       	andi	r19, 0xBF	; 191
    7f50:	3b 83       	std	Y+3, r19	; 0x03
    7f52:	8e 81       	ldd	r24, Y+6	; 0x06
    7f54:	9f 81       	ldd	r25, Y+7	; 0x07
    7f56:	01 96       	adiw	r24, 0x01	; 1
    7f58:	9f 83       	std	Y+7, r25	; 0x07
    7f5a:	8e 83       	std	Y+6, r24	; 0x06
    7f5c:	2a 81       	ldd	r18, Y+2	; 0x02
    7f5e:	29 c0       	rjmp	.+82     	; 0x7fb2 <fgetc+0x74>
    7f60:	32 ff       	sbrs	r19, 2
    7f62:	0f c0       	rjmp	.+30     	; 0x7f82 <fgetc+0x44>
    7f64:	e8 81       	ld	r30, Y
    7f66:	f9 81       	ldd	r31, Y+1	; 0x01
    7f68:	80 81       	ld	r24, Z
    7f6a:	99 27       	eor	r25, r25
    7f6c:	87 fd       	sbrc	r24, 7
    7f6e:	90 95       	com	r25
    7f70:	00 97       	sbiw	r24, 0x00	; 0
    7f72:	19 f4       	brne	.+6      	; 0x7f7a <fgetc+0x3c>
    7f74:	30 62       	ori	r19, 0x20	; 32
    7f76:	3b 83       	std	Y+3, r19	; 0x03
    7f78:	1e c0       	rjmp	.+60     	; 0x7fb6 <fgetc+0x78>
    7f7a:	31 96       	adiw	r30, 0x01	; 1
    7f7c:	f9 83       	std	Y+1, r31	; 0x01
    7f7e:	e8 83       	st	Y, r30
    7f80:	11 c0       	rjmp	.+34     	; 0x7fa4 <fgetc+0x66>
    7f82:	ea 85       	ldd	r30, Y+10	; 0x0a
    7f84:	fb 85       	ldd	r31, Y+11	; 0x0b
    7f86:	ce 01       	movw	r24, r28
    7f88:	09 95       	icall
    7f8a:	97 ff       	sbrs	r25, 7
    7f8c:	0b c0       	rjmp	.+22     	; 0x7fa4 <fgetc+0x66>
    7f8e:	2b 81       	ldd	r18, Y+3	; 0x03
    7f90:	3f ef       	ldi	r19, 0xFF	; 255
    7f92:	8f 3f       	cpi	r24, 0xFF	; 255
    7f94:	93 07       	cpc	r25, r19
    7f96:	11 f4       	brne	.+4      	; 0x7f9c <fgetc+0x5e>
    7f98:	80 e1       	ldi	r24, 0x10	; 16
    7f9a:	01 c0       	rjmp	.+2      	; 0x7f9e <fgetc+0x60>
    7f9c:	80 e2       	ldi	r24, 0x20	; 32
    7f9e:	82 2b       	or	r24, r18
    7fa0:	8b 83       	std	Y+3, r24	; 0x03
    7fa2:	09 c0       	rjmp	.+18     	; 0x7fb6 <fgetc+0x78>
    7fa4:	2e 81       	ldd	r18, Y+6	; 0x06
    7fa6:	3f 81       	ldd	r19, Y+7	; 0x07
    7fa8:	2f 5f       	subi	r18, 0xFF	; 255
    7faa:	3f 4f       	sbci	r19, 0xFF	; 255
    7fac:	3f 83       	std	Y+7, r19	; 0x07
    7fae:	2e 83       	std	Y+6, r18	; 0x06
    7fb0:	28 2f       	mov	r18, r24
    7fb2:	30 e0       	ldi	r19, 0x00	; 0
    7fb4:	02 c0       	rjmp	.+4      	; 0x7fba <fgetc+0x7c>
    7fb6:	2f ef       	ldi	r18, 0xFF	; 255
    7fb8:	3f ef       	ldi	r19, 0xFF	; 255
    7fba:	c9 01       	movw	r24, r18
    7fbc:	df 91       	pop	r29
    7fbe:	cf 91       	pop	r28
    7fc0:	08 95       	ret

00007fc2 <fputc>:
    7fc2:	0f 93       	push	r16
    7fc4:	1f 93       	push	r17
    7fc6:	cf 93       	push	r28
    7fc8:	df 93       	push	r29
    7fca:	8c 01       	movw	r16, r24
    7fcc:	eb 01       	movw	r28, r22
    7fce:	8b 81       	ldd	r24, Y+3	; 0x03
    7fd0:	81 ff       	sbrs	r24, 1
    7fd2:	1b c0       	rjmp	.+54     	; 0x800a <fputc+0x48>
    7fd4:	82 ff       	sbrs	r24, 2
    7fd6:	0d c0       	rjmp	.+26     	; 0x7ff2 <fputc+0x30>
    7fd8:	2e 81       	ldd	r18, Y+6	; 0x06
    7fda:	3f 81       	ldd	r19, Y+7	; 0x07
    7fdc:	8c 81       	ldd	r24, Y+4	; 0x04
    7fde:	9d 81       	ldd	r25, Y+5	; 0x05
    7fe0:	28 17       	cp	r18, r24
    7fe2:	39 07       	cpc	r19, r25
    7fe4:	64 f4       	brge	.+24     	; 0x7ffe <fputc+0x3c>
    7fe6:	e8 81       	ld	r30, Y
    7fe8:	f9 81       	ldd	r31, Y+1	; 0x01
    7fea:	01 93       	st	Z+, r16
    7fec:	f9 83       	std	Y+1, r31	; 0x01
    7fee:	e8 83       	st	Y, r30
    7ff0:	06 c0       	rjmp	.+12     	; 0x7ffe <fputc+0x3c>
    7ff2:	e8 85       	ldd	r30, Y+8	; 0x08
    7ff4:	f9 85       	ldd	r31, Y+9	; 0x09
    7ff6:	80 2f       	mov	r24, r16
    7ff8:	09 95       	icall
    7ffa:	00 97       	sbiw	r24, 0x00	; 0
    7ffc:	31 f4       	brne	.+12     	; 0x800a <fputc+0x48>
    7ffe:	8e 81       	ldd	r24, Y+6	; 0x06
    8000:	9f 81       	ldd	r25, Y+7	; 0x07
    8002:	01 96       	adiw	r24, 0x01	; 1
    8004:	9f 83       	std	Y+7, r25	; 0x07
    8006:	8e 83       	std	Y+6, r24	; 0x06
    8008:	02 c0       	rjmp	.+4      	; 0x800e <fputc+0x4c>
    800a:	0f ef       	ldi	r16, 0xFF	; 255
    800c:	1f ef       	ldi	r17, 0xFF	; 255
    800e:	c8 01       	movw	r24, r16
    8010:	df 91       	pop	r29
    8012:	cf 91       	pop	r28
    8014:	1f 91       	pop	r17
    8016:	0f 91       	pop	r16
    8018:	08 95       	ret

0000801a <printf>:
    801a:	df 93       	push	r29
    801c:	cf 93       	push	r28
    801e:	cd b7       	in	r28, 0x3d	; 61
    8020:	de b7       	in	r29, 0x3e	; 62
    8022:	fe 01       	movw	r30, r28
    8024:	35 96       	adiw	r30, 0x05	; 5
    8026:	61 91       	ld	r22, Z+
    8028:	71 91       	ld	r23, Z+
    802a:	80 91 93 05 	lds	r24, 0x0593
    802e:	90 91 94 05 	lds	r25, 0x0594
    8032:	af 01       	movw	r20, r30
    8034:	0e 94 b4 36 	call	0x6d68	; 0x6d68 <vfprintf>
    8038:	cf 91       	pop	r28
    803a:	df 91       	pop	r29
    803c:	08 95       	ret

0000803e <puts>:
    803e:	ef 92       	push	r14
    8040:	ff 92       	push	r15
    8042:	0f 93       	push	r16
    8044:	1f 93       	push	r17
    8046:	cf 93       	push	r28
    8048:	df 93       	push	r29
    804a:	8c 01       	movw	r16, r24
    804c:	e0 91 93 05 	lds	r30, 0x0593
    8050:	f0 91 94 05 	lds	r31, 0x0594
    8054:	83 81       	ldd	r24, Z+3	; 0x03
    8056:	81 ff       	sbrs	r24, 1
    8058:	1f c0       	rjmp	.+62     	; 0x8098 <puts+0x5a>
    805a:	c0 e0       	ldi	r28, 0x00	; 0
    805c:	d0 e0       	ldi	r29, 0x00	; 0
    805e:	0a c0       	rjmp	.+20     	; 0x8074 <puts+0x36>
    8060:	db 01       	movw	r26, r22
    8062:	18 96       	adiw	r26, 0x08	; 8
    8064:	ed 91       	ld	r30, X+
    8066:	fc 91       	ld	r31, X
    8068:	19 97       	sbiw	r26, 0x09	; 9
    806a:	09 95       	icall
    806c:	00 97       	sbiw	r24, 0x00	; 0
    806e:	11 f0       	breq	.+4      	; 0x8074 <puts+0x36>
    8070:	cf ef       	ldi	r28, 0xFF	; 255
    8072:	df ef       	ldi	r29, 0xFF	; 255
    8074:	f8 01       	movw	r30, r16
    8076:	81 91       	ld	r24, Z+
    8078:	8f 01       	movw	r16, r30
    807a:	60 91 93 05 	lds	r22, 0x0593
    807e:	70 91 94 05 	lds	r23, 0x0594
    8082:	88 23       	and	r24, r24
    8084:	69 f7       	brne	.-38     	; 0x8060 <puts+0x22>
    8086:	db 01       	movw	r26, r22
    8088:	18 96       	adiw	r26, 0x08	; 8
    808a:	ed 91       	ld	r30, X+
    808c:	fc 91       	ld	r31, X
    808e:	19 97       	sbiw	r26, 0x09	; 9
    8090:	8a e0       	ldi	r24, 0x0A	; 10
    8092:	09 95       	icall
    8094:	00 97       	sbiw	r24, 0x00	; 0
    8096:	11 f0       	breq	.+4      	; 0x809c <puts+0x5e>
    8098:	cf ef       	ldi	r28, 0xFF	; 255
    809a:	df ef       	ldi	r29, 0xFF	; 255
    809c:	ce 01       	movw	r24, r28
    809e:	df 91       	pop	r29
    80a0:	cf 91       	pop	r28
    80a2:	1f 91       	pop	r17
    80a4:	0f 91       	pop	r16
    80a6:	ff 90       	pop	r15
    80a8:	ef 90       	pop	r14
    80aa:	08 95       	ret

000080ac <sprintf>:
    80ac:	0f 93       	push	r16
    80ae:	1f 93       	push	r17
    80b0:	df 93       	push	r29
    80b2:	cf 93       	push	r28
    80b4:	cd b7       	in	r28, 0x3d	; 61
    80b6:	de b7       	in	r29, 0x3e	; 62
    80b8:	2e 97       	sbiw	r28, 0x0e	; 14
    80ba:	0f b6       	in	r0, 0x3f	; 63
    80bc:	f8 94       	cli
    80be:	de bf       	out	0x3e, r29	; 62
    80c0:	0f be       	out	0x3f, r0	; 63
    80c2:	cd bf       	out	0x3d, r28	; 61
    80c4:	0d 89       	ldd	r16, Y+21	; 0x15
    80c6:	1e 89       	ldd	r17, Y+22	; 0x16
    80c8:	86 e0       	ldi	r24, 0x06	; 6
    80ca:	8c 83       	std	Y+4, r24	; 0x04
    80cc:	1a 83       	std	Y+2, r17	; 0x02
    80ce:	09 83       	std	Y+1, r16	; 0x01
    80d0:	8f ef       	ldi	r24, 0xFF	; 255
    80d2:	9f e7       	ldi	r25, 0x7F	; 127
    80d4:	9e 83       	std	Y+6, r25	; 0x06
    80d6:	8d 83       	std	Y+5, r24	; 0x05
    80d8:	9e 01       	movw	r18, r28
    80da:	27 5e       	subi	r18, 0xE7	; 231
    80dc:	3f 4f       	sbci	r19, 0xFF	; 255
    80de:	ce 01       	movw	r24, r28
    80e0:	01 96       	adiw	r24, 0x01	; 1
    80e2:	6f 89       	ldd	r22, Y+23	; 0x17
    80e4:	78 8d       	ldd	r23, Y+24	; 0x18
    80e6:	a9 01       	movw	r20, r18
    80e8:	0e 94 b4 36 	call	0x6d68	; 0x6d68 <vfprintf>
    80ec:	ef 81       	ldd	r30, Y+7	; 0x07
    80ee:	f8 85       	ldd	r31, Y+8	; 0x08
    80f0:	e0 0f       	add	r30, r16
    80f2:	f1 1f       	adc	r31, r17
    80f4:	10 82       	st	Z, r1
    80f6:	2e 96       	adiw	r28, 0x0e	; 14
    80f8:	0f b6       	in	r0, 0x3f	; 63
    80fa:	f8 94       	cli
    80fc:	de bf       	out	0x3e, r29	; 62
    80fe:	0f be       	out	0x3f, r0	; 63
    8100:	cd bf       	out	0x3d, r28	; 61
    8102:	cf 91       	pop	r28
    8104:	df 91       	pop	r29
    8106:	1f 91       	pop	r17
    8108:	0f 91       	pop	r16
    810a:	08 95       	ret

0000810c <__ultoa_invert>:
    810c:	fa 01       	movw	r30, r20
    810e:	aa 27       	eor	r26, r26
    8110:	28 30       	cpi	r18, 0x08	; 8
    8112:	51 f1       	breq	.+84     	; 0x8168 <__ultoa_invert+0x5c>
    8114:	20 31       	cpi	r18, 0x10	; 16
    8116:	81 f1       	breq	.+96     	; 0x8178 <__ultoa_invert+0x6c>
    8118:	e8 94       	clt
    811a:	6f 93       	push	r22
    811c:	6e 7f       	andi	r22, 0xFE	; 254
    811e:	6e 5f       	subi	r22, 0xFE	; 254
    8120:	7f 4f       	sbci	r23, 0xFF	; 255
    8122:	8f 4f       	sbci	r24, 0xFF	; 255
    8124:	9f 4f       	sbci	r25, 0xFF	; 255
    8126:	af 4f       	sbci	r26, 0xFF	; 255
    8128:	b1 e0       	ldi	r27, 0x01	; 1
    812a:	3e d0       	rcall	.+124    	; 0x81a8 <__ultoa_invert+0x9c>
    812c:	b4 e0       	ldi	r27, 0x04	; 4
    812e:	3c d0       	rcall	.+120    	; 0x81a8 <__ultoa_invert+0x9c>
    8130:	67 0f       	add	r22, r23
    8132:	78 1f       	adc	r23, r24
    8134:	89 1f       	adc	r24, r25
    8136:	9a 1f       	adc	r25, r26
    8138:	a1 1d       	adc	r26, r1
    813a:	68 0f       	add	r22, r24
    813c:	79 1f       	adc	r23, r25
    813e:	8a 1f       	adc	r24, r26
    8140:	91 1d       	adc	r25, r1
    8142:	a1 1d       	adc	r26, r1
    8144:	6a 0f       	add	r22, r26
    8146:	71 1d       	adc	r23, r1
    8148:	81 1d       	adc	r24, r1
    814a:	91 1d       	adc	r25, r1
    814c:	a1 1d       	adc	r26, r1
    814e:	20 d0       	rcall	.+64     	; 0x8190 <__ultoa_invert+0x84>
    8150:	09 f4       	brne	.+2      	; 0x8154 <__ultoa_invert+0x48>
    8152:	68 94       	set
    8154:	3f 91       	pop	r19
    8156:	2a e0       	ldi	r18, 0x0A	; 10
    8158:	26 9f       	mul	r18, r22
    815a:	11 24       	eor	r1, r1
    815c:	30 19       	sub	r19, r0
    815e:	30 5d       	subi	r19, 0xD0	; 208
    8160:	31 93       	st	Z+, r19
    8162:	de f6       	brtc	.-74     	; 0x811a <__ultoa_invert+0xe>
    8164:	cf 01       	movw	r24, r30
    8166:	08 95       	ret
    8168:	46 2f       	mov	r20, r22
    816a:	47 70       	andi	r20, 0x07	; 7
    816c:	40 5d       	subi	r20, 0xD0	; 208
    816e:	41 93       	st	Z+, r20
    8170:	b3 e0       	ldi	r27, 0x03	; 3
    8172:	0f d0       	rcall	.+30     	; 0x8192 <__ultoa_invert+0x86>
    8174:	c9 f7       	brne	.-14     	; 0x8168 <__ultoa_invert+0x5c>
    8176:	f6 cf       	rjmp	.-20     	; 0x8164 <__ultoa_invert+0x58>
    8178:	46 2f       	mov	r20, r22
    817a:	4f 70       	andi	r20, 0x0F	; 15
    817c:	40 5d       	subi	r20, 0xD0	; 208
    817e:	4a 33       	cpi	r20, 0x3A	; 58
    8180:	18 f0       	brcs	.+6      	; 0x8188 <__ultoa_invert+0x7c>
    8182:	49 5d       	subi	r20, 0xD9	; 217
    8184:	31 fd       	sbrc	r19, 1
    8186:	40 52       	subi	r20, 0x20	; 32
    8188:	41 93       	st	Z+, r20
    818a:	02 d0       	rcall	.+4      	; 0x8190 <__ultoa_invert+0x84>
    818c:	a9 f7       	brne	.-22     	; 0x8178 <__ultoa_invert+0x6c>
    818e:	ea cf       	rjmp	.-44     	; 0x8164 <__ultoa_invert+0x58>
    8190:	b4 e0       	ldi	r27, 0x04	; 4
    8192:	a6 95       	lsr	r26
    8194:	97 95       	ror	r25
    8196:	87 95       	ror	r24
    8198:	77 95       	ror	r23
    819a:	67 95       	ror	r22
    819c:	ba 95       	dec	r27
    819e:	c9 f7       	brne	.-14     	; 0x8192 <__ultoa_invert+0x86>
    81a0:	00 97       	sbiw	r24, 0x00	; 0
    81a2:	61 05       	cpc	r22, r1
    81a4:	71 05       	cpc	r23, r1
    81a6:	08 95       	ret
    81a8:	9b 01       	movw	r18, r22
    81aa:	ac 01       	movw	r20, r24
    81ac:	0a 2e       	mov	r0, r26
    81ae:	06 94       	lsr	r0
    81b0:	57 95       	ror	r21
    81b2:	47 95       	ror	r20
    81b4:	37 95       	ror	r19
    81b6:	27 95       	ror	r18
    81b8:	ba 95       	dec	r27
    81ba:	c9 f7       	brne	.-14     	; 0x81ae <__ultoa_invert+0xa2>
    81bc:	62 0f       	add	r22, r18
    81be:	73 1f       	adc	r23, r19
    81c0:	84 1f       	adc	r24, r20
    81c2:	95 1f       	adc	r25, r21
    81c4:	a0 1d       	adc	r26, r0
    81c6:	08 95       	ret

000081c8 <__eerd_byte_m128>:
    81c8:	e1 99       	sbic	0x1c, 1	; 28
    81ca:	fe cf       	rjmp	.-4      	; 0x81c8 <__eerd_byte_m128>
    81cc:	9f bb       	out	0x1f, r25	; 31
    81ce:	8e bb       	out	0x1e, r24	; 30
    81d0:	e0 9a       	sbi	0x1c, 0	; 28
    81d2:	99 27       	eor	r25, r25
    81d4:	8d b3       	in	r24, 0x1d	; 29
    81d6:	08 95       	ret

000081d8 <__eewr_byte_m128>:
    81d8:	26 2f       	mov	r18, r22

000081da <__eewr_r18_m128>:
    81da:	e1 99       	sbic	0x1c, 1	; 28
    81dc:	fe cf       	rjmp	.-4      	; 0x81da <__eewr_r18_m128>
    81de:	9f bb       	out	0x1f, r25	; 31
    81e0:	8e bb       	out	0x1e, r24	; 30
    81e2:	2d bb       	out	0x1d, r18	; 29
    81e4:	0f b6       	in	r0, 0x3f	; 63
    81e6:	f8 94       	cli
    81e8:	e2 9a       	sbi	0x1c, 2	; 28
    81ea:	e1 9a       	sbi	0x1c, 1	; 28
    81ec:	0f be       	out	0x3f, r0	; 63
    81ee:	01 96       	adiw	r24, 0x01	; 1
    81f0:	08 95       	ret

000081f2 <calloc>:
    81f2:	ef 92       	push	r14
    81f4:	ff 92       	push	r15
    81f6:	0f 93       	push	r16
    81f8:	1f 93       	push	r17
    81fa:	cf 93       	push	r28
    81fc:	df 93       	push	r29
    81fe:	68 9f       	mul	r22, r24
    8200:	80 01       	movw	r16, r0
    8202:	69 9f       	mul	r22, r25
    8204:	10 0d       	add	r17, r0
    8206:	78 9f       	mul	r23, r24
    8208:	10 0d       	add	r17, r0
    820a:	11 24       	eor	r1, r1
    820c:	c8 01       	movw	r24, r16
    820e:	0e 94 1e 41 	call	0x823c	; 0x823c <malloc>
    8212:	e8 2e       	mov	r14, r24
    8214:	e7 01       	movw	r28, r14
    8216:	7e 01       	movw	r14, r28
    8218:	f9 2e       	mov	r15, r25
    821a:	e7 01       	movw	r28, r14
    821c:	20 97       	sbiw	r28, 0x00	; 0
    821e:	31 f0       	breq	.+12     	; 0x822c <calloc+0x3a>
    8220:	8e 2d       	mov	r24, r14
    8222:	60 e0       	ldi	r22, 0x00	; 0
    8224:	70 e0       	ldi	r23, 0x00	; 0
    8226:	a8 01       	movw	r20, r16
    8228:	0e 94 51 42 	call	0x84a2	; 0x84a2 <memset>
    822c:	ce 01       	movw	r24, r28
    822e:	df 91       	pop	r29
    8230:	cf 91       	pop	r28
    8232:	1f 91       	pop	r17
    8234:	0f 91       	pop	r16
    8236:	ff 90       	pop	r15
    8238:	ef 90       	pop	r14
    823a:	08 95       	ret

0000823c <malloc>:
    823c:	cf 93       	push	r28
    823e:	df 93       	push	r29
    8240:	82 30       	cpi	r24, 0x02	; 2
    8242:	91 05       	cpc	r25, r1
    8244:	10 f4       	brcc	.+4      	; 0x824a <malloc+0xe>
    8246:	82 e0       	ldi	r24, 0x02	; 2
    8248:	90 e0       	ldi	r25, 0x00	; 0
    824a:	e0 91 99 05 	lds	r30, 0x0599
    824e:	f0 91 9a 05 	lds	r31, 0x059A
    8252:	40 e0       	ldi	r20, 0x00	; 0
    8254:	50 e0       	ldi	r21, 0x00	; 0
    8256:	20 e0       	ldi	r18, 0x00	; 0
    8258:	30 e0       	ldi	r19, 0x00	; 0
    825a:	26 c0       	rjmp	.+76     	; 0x82a8 <malloc+0x6c>
    825c:	60 81       	ld	r22, Z
    825e:	71 81       	ldd	r23, Z+1	; 0x01
    8260:	68 17       	cp	r22, r24
    8262:	79 07       	cpc	r23, r25
    8264:	e0 f0       	brcs	.+56     	; 0x829e <malloc+0x62>
    8266:	68 17       	cp	r22, r24
    8268:	79 07       	cpc	r23, r25
    826a:	81 f4       	brne	.+32     	; 0x828c <malloc+0x50>
    826c:	82 81       	ldd	r24, Z+2	; 0x02
    826e:	93 81       	ldd	r25, Z+3	; 0x03
    8270:	21 15       	cp	r18, r1
    8272:	31 05       	cpc	r19, r1
    8274:	31 f0       	breq	.+12     	; 0x8282 <malloc+0x46>
    8276:	d9 01       	movw	r26, r18
    8278:	13 96       	adiw	r26, 0x03	; 3
    827a:	9c 93       	st	X, r25
    827c:	8e 93       	st	-X, r24
    827e:	12 97       	sbiw	r26, 0x02	; 2
    8280:	2b c0       	rjmp	.+86     	; 0x82d8 <malloc+0x9c>
    8282:	90 93 9a 05 	sts	0x059A, r25
    8286:	80 93 99 05 	sts	0x0599, r24
    828a:	26 c0       	rjmp	.+76     	; 0x82d8 <malloc+0x9c>
    828c:	41 15       	cp	r20, r1
    828e:	51 05       	cpc	r21, r1
    8290:	19 f0       	breq	.+6      	; 0x8298 <malloc+0x5c>
    8292:	64 17       	cp	r22, r20
    8294:	75 07       	cpc	r23, r21
    8296:	18 f4       	brcc	.+6      	; 0x829e <malloc+0x62>
    8298:	ab 01       	movw	r20, r22
    829a:	e9 01       	movw	r28, r18
    829c:	df 01       	movw	r26, r30
    829e:	9f 01       	movw	r18, r30
    82a0:	72 81       	ldd	r23, Z+2	; 0x02
    82a2:	63 81       	ldd	r22, Z+3	; 0x03
    82a4:	e7 2f       	mov	r30, r23
    82a6:	f6 2f       	mov	r31, r22
    82a8:	30 97       	sbiw	r30, 0x00	; 0
    82aa:	c1 f6       	brne	.-80     	; 0x825c <malloc+0x20>
    82ac:	41 15       	cp	r20, r1
    82ae:	51 05       	cpc	r21, r1
    82b0:	01 f1       	breq	.+64     	; 0x82f2 <malloc+0xb6>
    82b2:	48 1b       	sub	r20, r24
    82b4:	59 0b       	sbc	r21, r25
    82b6:	44 30       	cpi	r20, 0x04	; 4
    82b8:	51 05       	cpc	r21, r1
    82ba:	80 f4       	brcc	.+32     	; 0x82dc <malloc+0xa0>
    82bc:	12 96       	adiw	r26, 0x02	; 2
    82be:	8d 91       	ld	r24, X+
    82c0:	9c 91       	ld	r25, X
    82c2:	13 97       	sbiw	r26, 0x03	; 3
    82c4:	20 97       	sbiw	r28, 0x00	; 0
    82c6:	19 f0       	breq	.+6      	; 0x82ce <malloc+0x92>
    82c8:	9b 83       	std	Y+3, r25	; 0x03
    82ca:	8a 83       	std	Y+2, r24	; 0x02
    82cc:	04 c0       	rjmp	.+8      	; 0x82d6 <malloc+0x9a>
    82ce:	90 93 9a 05 	sts	0x059A, r25
    82d2:	80 93 99 05 	sts	0x0599, r24
    82d6:	fd 01       	movw	r30, r26
    82d8:	32 96       	adiw	r30, 0x02	; 2
    82da:	46 c0       	rjmp	.+140    	; 0x8368 <malloc+0x12c>
    82dc:	fd 01       	movw	r30, r26
    82de:	e4 0f       	add	r30, r20
    82e0:	f5 1f       	adc	r31, r21
    82e2:	81 93       	st	Z+, r24
    82e4:	91 93       	st	Z+, r25
    82e6:	42 50       	subi	r20, 0x02	; 2
    82e8:	50 40       	sbci	r21, 0x00	; 0
    82ea:	11 96       	adiw	r26, 0x01	; 1
    82ec:	5c 93       	st	X, r21
    82ee:	4e 93       	st	-X, r20
    82f0:	3b c0       	rjmp	.+118    	; 0x8368 <malloc+0x12c>
    82f2:	20 91 97 05 	lds	r18, 0x0597
    82f6:	30 91 98 05 	lds	r19, 0x0598
    82fa:	21 15       	cp	r18, r1
    82fc:	31 05       	cpc	r19, r1
    82fe:	41 f4       	brne	.+16     	; 0x8310 <malloc+0xd4>
    8300:	20 91 a3 02 	lds	r18, 0x02A3
    8304:	30 91 a4 02 	lds	r19, 0x02A4
    8308:	30 93 98 05 	sts	0x0598, r19
    830c:	20 93 97 05 	sts	0x0597, r18
    8310:	20 91 a5 02 	lds	r18, 0x02A5
    8314:	30 91 a6 02 	lds	r19, 0x02A6
    8318:	21 15       	cp	r18, r1
    831a:	31 05       	cpc	r19, r1
    831c:	41 f4       	brne	.+16     	; 0x832e <malloc+0xf2>
    831e:	2d b7       	in	r18, 0x3d	; 61
    8320:	3e b7       	in	r19, 0x3e	; 62
    8322:	40 91 a1 02 	lds	r20, 0x02A1
    8326:	50 91 a2 02 	lds	r21, 0x02A2
    832a:	24 1b       	sub	r18, r20
    832c:	35 0b       	sbc	r19, r21
    832e:	e0 91 97 05 	lds	r30, 0x0597
    8332:	f0 91 98 05 	lds	r31, 0x0598
    8336:	e2 17       	cp	r30, r18
    8338:	f3 07       	cpc	r31, r19
    833a:	a0 f4       	brcc	.+40     	; 0x8364 <malloc+0x128>
    833c:	2e 1b       	sub	r18, r30
    833e:	3f 0b       	sbc	r19, r31
    8340:	28 17       	cp	r18, r24
    8342:	39 07       	cpc	r19, r25
    8344:	78 f0       	brcs	.+30     	; 0x8364 <malloc+0x128>
    8346:	ac 01       	movw	r20, r24
    8348:	4e 5f       	subi	r20, 0xFE	; 254
    834a:	5f 4f       	sbci	r21, 0xFF	; 255
    834c:	24 17       	cp	r18, r20
    834e:	35 07       	cpc	r19, r21
    8350:	48 f0       	brcs	.+18     	; 0x8364 <malloc+0x128>
    8352:	4e 0f       	add	r20, r30
    8354:	5f 1f       	adc	r21, r31
    8356:	50 93 98 05 	sts	0x0598, r21
    835a:	40 93 97 05 	sts	0x0597, r20
    835e:	81 93       	st	Z+, r24
    8360:	91 93       	st	Z+, r25
    8362:	02 c0       	rjmp	.+4      	; 0x8368 <malloc+0x12c>
    8364:	e0 e0       	ldi	r30, 0x00	; 0
    8366:	f0 e0       	ldi	r31, 0x00	; 0
    8368:	cf 01       	movw	r24, r30
    836a:	df 91       	pop	r29
    836c:	cf 91       	pop	r28
    836e:	08 95       	ret

00008370 <free>:
    8370:	cf 93       	push	r28
    8372:	df 93       	push	r29
    8374:	00 97       	sbiw	r24, 0x00	; 0
    8376:	09 f4       	brne	.+2      	; 0x837a <free+0xa>
    8378:	91 c0       	rjmp	.+290    	; 0x849c <free+0x12c>
    837a:	fc 01       	movw	r30, r24
    837c:	32 97       	sbiw	r30, 0x02	; 2
    837e:	13 82       	std	Z+3, r1	; 0x03
    8380:	12 82       	std	Z+2, r1	; 0x02
    8382:	60 91 99 05 	lds	r22, 0x0599
    8386:	70 91 9a 05 	lds	r23, 0x059A
    838a:	61 15       	cp	r22, r1
    838c:	71 05       	cpc	r23, r1
    838e:	81 f4       	brne	.+32     	; 0x83b0 <free+0x40>
    8390:	20 81       	ld	r18, Z
    8392:	31 81       	ldd	r19, Z+1	; 0x01
    8394:	28 0f       	add	r18, r24
    8396:	39 1f       	adc	r19, r25
    8398:	80 91 97 05 	lds	r24, 0x0597
    839c:	90 91 98 05 	lds	r25, 0x0598
    83a0:	82 17       	cp	r24, r18
    83a2:	93 07       	cpc	r25, r19
    83a4:	99 f5       	brne	.+102    	; 0x840c <free+0x9c>
    83a6:	f0 93 98 05 	sts	0x0598, r31
    83aa:	e0 93 97 05 	sts	0x0597, r30
    83ae:	76 c0       	rjmp	.+236    	; 0x849c <free+0x12c>
    83b0:	db 01       	movw	r26, r22
    83b2:	80 e0       	ldi	r24, 0x00	; 0
    83b4:	90 e0       	ldi	r25, 0x00	; 0
    83b6:	02 c0       	rjmp	.+4      	; 0x83bc <free+0x4c>
    83b8:	cd 01       	movw	r24, r26
    83ba:	d9 01       	movw	r26, r18
    83bc:	ae 17       	cp	r26, r30
    83be:	bf 07       	cpc	r27, r31
    83c0:	48 f4       	brcc	.+18     	; 0x83d4 <free+0x64>
    83c2:	12 96       	adiw	r26, 0x02	; 2
    83c4:	2d 91       	ld	r18, X+
    83c6:	3c 91       	ld	r19, X
    83c8:	13 97       	sbiw	r26, 0x03	; 3
    83ca:	21 15       	cp	r18, r1
    83cc:	31 05       	cpc	r19, r1
    83ce:	a1 f7       	brne	.-24     	; 0x83b8 <free+0x48>
    83d0:	cd 01       	movw	r24, r26
    83d2:	21 c0       	rjmp	.+66     	; 0x8416 <free+0xa6>
    83d4:	b3 83       	std	Z+3, r27	; 0x03
    83d6:	a2 83       	std	Z+2, r26	; 0x02
    83d8:	ef 01       	movw	r28, r30
    83da:	49 91       	ld	r20, Y+
    83dc:	59 91       	ld	r21, Y+
    83de:	9e 01       	movw	r18, r28
    83e0:	24 0f       	add	r18, r20
    83e2:	35 1f       	adc	r19, r21
    83e4:	a2 17       	cp	r26, r18
    83e6:	b3 07       	cpc	r27, r19
    83e8:	79 f4       	brne	.+30     	; 0x8408 <free+0x98>
    83ea:	2d 91       	ld	r18, X+
    83ec:	3c 91       	ld	r19, X
    83ee:	11 97       	sbiw	r26, 0x01	; 1
    83f0:	24 0f       	add	r18, r20
    83f2:	35 1f       	adc	r19, r21
    83f4:	2e 5f       	subi	r18, 0xFE	; 254
    83f6:	3f 4f       	sbci	r19, 0xFF	; 255
    83f8:	31 83       	std	Z+1, r19	; 0x01
    83fa:	20 83       	st	Z, r18
    83fc:	12 96       	adiw	r26, 0x02	; 2
    83fe:	2d 91       	ld	r18, X+
    8400:	3c 91       	ld	r19, X
    8402:	13 97       	sbiw	r26, 0x03	; 3
    8404:	33 83       	std	Z+3, r19	; 0x03
    8406:	22 83       	std	Z+2, r18	; 0x02
    8408:	00 97       	sbiw	r24, 0x00	; 0
    840a:	29 f4       	brne	.+10     	; 0x8416 <free+0xa6>
    840c:	f0 93 9a 05 	sts	0x059A, r31
    8410:	e0 93 99 05 	sts	0x0599, r30
    8414:	43 c0       	rjmp	.+134    	; 0x849c <free+0x12c>
    8416:	dc 01       	movw	r26, r24
    8418:	13 96       	adiw	r26, 0x03	; 3
    841a:	fc 93       	st	X, r31
    841c:	ee 93       	st	-X, r30
    841e:	12 97       	sbiw	r26, 0x02	; 2
    8420:	4d 91       	ld	r20, X+
    8422:	5d 91       	ld	r21, X+
    8424:	a4 0f       	add	r26, r20
    8426:	b5 1f       	adc	r27, r21
    8428:	ea 17       	cp	r30, r26
    842a:	fb 07       	cpc	r31, r27
    842c:	69 f4       	brne	.+26     	; 0x8448 <free+0xd8>
    842e:	20 81       	ld	r18, Z
    8430:	31 81       	ldd	r19, Z+1	; 0x01
    8432:	24 0f       	add	r18, r20
    8434:	35 1f       	adc	r19, r21
    8436:	2e 5f       	subi	r18, 0xFE	; 254
    8438:	3f 4f       	sbci	r19, 0xFF	; 255
    843a:	ec 01       	movw	r28, r24
    843c:	39 83       	std	Y+1, r19	; 0x01
    843e:	28 83       	st	Y, r18
    8440:	22 81       	ldd	r18, Z+2	; 0x02
    8442:	33 81       	ldd	r19, Z+3	; 0x03
    8444:	3b 83       	std	Y+3, r19	; 0x03
    8446:	2a 83       	std	Y+2, r18	; 0x02
    8448:	e0 e0       	ldi	r30, 0x00	; 0
    844a:	f0 e0       	ldi	r31, 0x00	; 0
    844c:	02 c0       	rjmp	.+4      	; 0x8452 <free+0xe2>
    844e:	fb 01       	movw	r30, r22
    8450:	bc 01       	movw	r22, r24
    8452:	db 01       	movw	r26, r22
    8454:	12 96       	adiw	r26, 0x02	; 2
    8456:	8d 91       	ld	r24, X+
    8458:	9c 91       	ld	r25, X
    845a:	13 97       	sbiw	r26, 0x03	; 3
    845c:	00 97       	sbiw	r24, 0x00	; 0
    845e:	b9 f7       	brne	.-18     	; 0x844e <free+0xde>
    8460:	9b 01       	movw	r18, r22
    8462:	2e 5f       	subi	r18, 0xFE	; 254
    8464:	3f 4f       	sbci	r19, 0xFF	; 255
    8466:	8d 91       	ld	r24, X+
    8468:	9c 91       	ld	r25, X
    846a:	11 97       	sbiw	r26, 0x01	; 1
    846c:	82 0f       	add	r24, r18
    846e:	93 1f       	adc	r25, r19
    8470:	40 91 97 05 	lds	r20, 0x0597
    8474:	50 91 98 05 	lds	r21, 0x0598
    8478:	48 17       	cp	r20, r24
    847a:	59 07       	cpc	r21, r25
    847c:	79 f4       	brne	.+30     	; 0x849c <free+0x12c>
    847e:	30 97       	sbiw	r30, 0x00	; 0
    8480:	29 f4       	brne	.+10     	; 0x848c <free+0x11c>
    8482:	10 92 9a 05 	sts	0x059A, r1
    8486:	10 92 99 05 	sts	0x0599, r1
    848a:	02 c0       	rjmp	.+4      	; 0x8490 <free+0x120>
    848c:	13 82       	std	Z+3, r1	; 0x03
    848e:	12 82       	std	Z+2, r1	; 0x02
    8490:	22 50       	subi	r18, 0x02	; 2
    8492:	30 40       	sbci	r19, 0x00	; 0
    8494:	30 93 98 05 	sts	0x0598, r19
    8498:	20 93 97 05 	sts	0x0597, r18
    849c:	df 91       	pop	r29
    849e:	cf 91       	pop	r28
    84a0:	08 95       	ret

000084a2 <memset>:
    84a2:	dc 01       	movw	r26, r24
    84a4:	01 c0       	rjmp	.+2      	; 0x84a8 <memset+0x6>
    84a6:	6d 93       	st	X+, r22
    84a8:	41 50       	subi	r20, 0x01	; 1
    84aa:	50 40       	sbci	r21, 0x00	; 0
    84ac:	e0 f7       	brcc	.-8      	; 0x84a6 <memset+0x4>
    84ae:	08 95       	ret

000084b0 <_exit>:
    84b0:	f8 94       	cli

000084b2 <__stop_program>:
    84b2:	ff cf       	rjmp	.-2      	; 0x84b2 <__stop_program>
