
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

08000000 <_vector_table>:
 8000000:	00 07 00 20 65 12 00 08 bd 2c 00 08 39 12 00 08     ... e....,..9...
 8000010:	39 12 00 08 39 12 00 08 39 12 00 08 00 00 00 00     9...9...9.......
	...
 800002c:	65 0f 00 08 39 12 00 08 00 00 00 00 11 0f 00 08     e...9...........
 800003c:	85 1b 00 08                                         ....

08000040 <_irq_vector_table>:
 8000040:	15 10 00 08 15 10 00 08 15 10 00 08 15 10 00 08     ................
 8000050:	15 10 00 08 15 10 00 08 15 10 00 08 15 10 00 08     ................
 8000060:	15 10 00 08 15 10 00 08 15 10 00 08 15 10 00 08     ................
 8000070:	15 10 00 08 15 10 00 08 15 10 00 08 15 10 00 08     ................
 8000080:	15 10 00 08 15 10 00 08 15 10 00 08 15 10 00 08     ................
 8000090:	15 10 00 08 15 10 00 08 15 10 00 08 15 10 00 08     ................
 80000a0:	15 10 00 08 15 10 00 08 15 10 00 08 15 10 00 08     ................
 80000b0:	15 10 00 08 15 10 00 08 15 10 00 08 15 10 00 08     ................
 80000c0:	15 10 00 08 15 10 00 08 15 10 00 08 15 10 00 08     ................
 80000d0:	15 10 00 08 15 10 00 08 15 10 00 08 15 10 00 08     ................
 80000e0:	15 10 00 08 15 10 00 08 15 10 00 08 15 10 00 08     ................
 80000f0:	15 10 00 08 15 10 00 08 15 10 00 08 15 10 00 08     ................
 8000100:	15 10 00 08 15 10 00 08 15 10 00 08 15 10 00 08     ................
 8000110:	15 10 00 08 15 10 00 08 15 10 00 08 15 10 00 08     ................
 8000120:	15 10 00 08 15 10 00 08 15 10 00 08 15 10 00 08     ................
 8000130:	15 10 00 08 15 10 00 08 15 10 00 08 15 10 00 08     ................
 8000140:	15 10 00 08 15 10 00 08 15 10 00 08 15 10 00 08     ................
 8000150:	15 10 00 08 15 10 00 08 15 10 00 08 15 10 00 08     ................
 8000160:	15 10 00 08 15 10 00 08 15 10 00 08 15 10 00 08     ................
 8000170:	15 10 00 08 15 10 00 08 15 10 00 08 15 10 00 08     ................
 8000180:	15 10 00 08 15 10 00 08 15 10 00 08 15 10 00 08     ................
 8000190:	15 10 00 08 15 10 00 08                             ........

Disassembly of section text:

08000198 <__aeabi_uldivmod>:
 8000198:	b953      	cbnz	r3, 80001b0 <__aeabi_uldivmod+0x18>
 800019a:	b94a      	cbnz	r2, 80001b0 <__aeabi_uldivmod+0x18>
 800019c:	2900      	cmp	r1, #0
 800019e:	bf08      	it	eq
 80001a0:	2800      	cmpeq	r0, #0
 80001a2:	bf1c      	itt	ne
 80001a4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001a8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001ac:	f000 b80c 	b.w	80001c8 <__aeabi_idiv0>
 80001b0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001b4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001b8:	f000 f808 	bl	80001cc <__udivmoddi4>
 80001bc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001c4:	b004      	add	sp, #16
 80001c6:	4770      	bx	lr

080001c8 <__aeabi_idiv0>:
 80001c8:	4770      	bx	lr
 80001ca:	bf00      	nop

080001cc <__udivmoddi4>:
 80001cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80001d0:	4607      	mov	r7, r0
 80001d2:	468c      	mov	ip, r1
 80001d4:	4608      	mov	r0, r1
 80001d6:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80001d8:	4615      	mov	r5, r2
 80001da:	463c      	mov	r4, r7
 80001dc:	4619      	mov	r1, r3
 80001de:	2b00      	cmp	r3, #0
 80001e0:	f040 80c6 	bne.w	8000370 <__udivmoddi4+0x1a4>
 80001e4:	4282      	cmp	r2, r0
 80001e6:	fab2 f782 	clz	r7, r2
 80001ea:	d946      	bls.n	800027a <__udivmoddi4+0xae>
 80001ec:	b14f      	cbz	r7, 8000202 <__udivmoddi4+0x36>
 80001ee:	f1c7 0e20 	rsb	lr, r7, #32
 80001f2:	fa24 fe0e 	lsr.w	lr, r4, lr
 80001f6:	fa00 f307 	lsl.w	r3, r0, r7
 80001fa:	40bd      	lsls	r5, r7
 80001fc:	ea4e 0c03 	orr.w	ip, lr, r3
 8000200:	40bc      	lsls	r4, r7
 8000202:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000206:	fa1f fe85 	uxth.w	lr, r5
 800020a:	fbbc f9f8 	udiv	r9, ip, r8
 800020e:	0c22      	lsrs	r2, r4, #16
 8000210:	fb08 c319 	mls	r3, r8, r9, ip
 8000214:	fb09 fa0e 	mul.w	sl, r9, lr
 8000218:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 800021c:	459a      	cmp	sl, r3
 800021e:	d928      	bls.n	8000272 <__udivmoddi4+0xa6>
 8000220:	18eb      	adds	r3, r5, r3
 8000222:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000226:	d204      	bcs.n	8000232 <__udivmoddi4+0x66>
 8000228:	459a      	cmp	sl, r3
 800022a:	d902      	bls.n	8000232 <__udivmoddi4+0x66>
 800022c:	f1a9 0002 	sub.w	r0, r9, #2
 8000230:	442b      	add	r3, r5
 8000232:	eba3 030a 	sub.w	r3, r3, sl
 8000236:	b2a4      	uxth	r4, r4
 8000238:	fbb3 f2f8 	udiv	r2, r3, r8
 800023c:	fb08 3312 	mls	r3, r8, r2, r3
 8000240:	fb02 fe0e 	mul.w	lr, r2, lr
 8000244:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000248:	45a6      	cmp	lr, r4
 800024a:	d914      	bls.n	8000276 <__udivmoddi4+0xaa>
 800024c:	192c      	adds	r4, r5, r4
 800024e:	f102 33ff 	add.w	r3, r2, #4294967295	; 0xffffffff
 8000252:	d203      	bcs.n	800025c <__udivmoddi4+0x90>
 8000254:	45a6      	cmp	lr, r4
 8000256:	d901      	bls.n	800025c <__udivmoddi4+0x90>
 8000258:	1e93      	subs	r3, r2, #2
 800025a:	442c      	add	r4, r5
 800025c:	eba4 040e 	sub.w	r4, r4, lr
 8000260:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000264:	b11e      	cbz	r6, 800026e <__udivmoddi4+0xa2>
 8000266:	40fc      	lsrs	r4, r7
 8000268:	2300      	movs	r3, #0
 800026a:	6034      	str	r4, [r6, #0]
 800026c:	6073      	str	r3, [r6, #4]
 800026e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000272:	4648      	mov	r0, r9
 8000274:	e7dd      	b.n	8000232 <__udivmoddi4+0x66>
 8000276:	4613      	mov	r3, r2
 8000278:	e7f0      	b.n	800025c <__udivmoddi4+0x90>
 800027a:	b902      	cbnz	r2, 800027e <__udivmoddi4+0xb2>
 800027c:	deff      	udf	#255	; 0xff
 800027e:	bb87      	cbnz	r7, 80002e2 <__udivmoddi4+0x116>
 8000280:	1a83      	subs	r3, r0, r2
 8000282:	2101      	movs	r1, #1
 8000284:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000288:	b2aa      	uxth	r2, r5
 800028a:	fbb3 fcfe 	udiv	ip, r3, lr
 800028e:	0c20      	lsrs	r0, r4, #16
 8000290:	fb0e 331c 	mls	r3, lr, ip, r3
 8000294:	fb0c f802 	mul.w	r8, ip, r2
 8000298:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800029c:	4598      	cmp	r8, r3
 800029e:	d963      	bls.n	8000368 <__udivmoddi4+0x19c>
 80002a0:	18eb      	adds	r3, r5, r3
 80002a2:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80002a6:	d204      	bcs.n	80002b2 <__udivmoddi4+0xe6>
 80002a8:	4598      	cmp	r8, r3
 80002aa:	d902      	bls.n	80002b2 <__udivmoddi4+0xe6>
 80002ac:	f1ac 0002 	sub.w	r0, ip, #2
 80002b0:	442b      	add	r3, r5
 80002b2:	eba3 0308 	sub.w	r3, r3, r8
 80002b6:	b2a4      	uxth	r4, r4
 80002b8:	fbb3 fcfe 	udiv	ip, r3, lr
 80002bc:	fb0e 331c 	mls	r3, lr, ip, r3
 80002c0:	fb0c f202 	mul.w	r2, ip, r2
 80002c4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002c8:	42a2      	cmp	r2, r4
 80002ca:	d94f      	bls.n	800036c <__udivmoddi4+0x1a0>
 80002cc:	192c      	adds	r4, r5, r4
 80002ce:	f10c 33ff 	add.w	r3, ip, #4294967295	; 0xffffffff
 80002d2:	d204      	bcs.n	80002de <__udivmoddi4+0x112>
 80002d4:	42a2      	cmp	r2, r4
 80002d6:	d902      	bls.n	80002de <__udivmoddi4+0x112>
 80002d8:	f1ac 0302 	sub.w	r3, ip, #2
 80002dc:	442c      	add	r4, r5
 80002de:	1aa4      	subs	r4, r4, r2
 80002e0:	e7be      	b.n	8000260 <__udivmoddi4+0x94>
 80002e2:	f1c7 0c20 	rsb	ip, r7, #32
 80002e6:	fa20 f80c 	lsr.w	r8, r0, ip
 80002ea:	fa00 f307 	lsl.w	r3, r0, r7
 80002ee:	fa24 fc0c 	lsr.w	ip, r4, ip
 80002f2:	40bd      	lsls	r5, r7
 80002f4:	ea4c 0203 	orr.w	r2, ip, r3
 80002f8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002fc:	b2ab      	uxth	r3, r5
 80002fe:	fbb8 fcfe 	udiv	ip, r8, lr
 8000302:	0c11      	lsrs	r1, r2, #16
 8000304:	fb0e 801c 	mls	r0, lr, ip, r8
 8000308:	fb0c f903 	mul.w	r9, ip, r3
 800030c:	ea41 4000 	orr.w	r0, r1, r0, lsl #16
 8000310:	4581      	cmp	r9, r0
 8000312:	fa04 f407 	lsl.w	r4, r4, r7
 8000316:	d923      	bls.n	8000360 <__udivmoddi4+0x194>
 8000318:	1828      	adds	r0, r5, r0
 800031a:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
 800031e:	d204      	bcs.n	800032a <__udivmoddi4+0x15e>
 8000320:	4581      	cmp	r9, r0
 8000322:	d902      	bls.n	800032a <__udivmoddi4+0x15e>
 8000324:	f1ac 0102 	sub.w	r1, ip, #2
 8000328:	4428      	add	r0, r5
 800032a:	eba0 0009 	sub.w	r0, r0, r9
 800032e:	b292      	uxth	r2, r2
 8000330:	fbb0 fcfe 	udiv	ip, r0, lr
 8000334:	fb0e 001c 	mls	r0, lr, ip, r0
 8000338:	fb0c f803 	mul.w	r8, ip, r3
 800033c:	ea42 4300 	orr.w	r3, r2, r0, lsl #16
 8000340:	4598      	cmp	r8, r3
 8000342:	d90f      	bls.n	8000364 <__udivmoddi4+0x198>
 8000344:	18eb      	adds	r3, r5, r3
 8000346:	f10c 32ff 	add.w	r2, ip, #4294967295	; 0xffffffff
 800034a:	d204      	bcs.n	8000356 <__udivmoddi4+0x18a>
 800034c:	4598      	cmp	r8, r3
 800034e:	d902      	bls.n	8000356 <__udivmoddi4+0x18a>
 8000350:	f1ac 0202 	sub.w	r2, ip, #2
 8000354:	442b      	add	r3, r5
 8000356:	eba3 0308 	sub.w	r3, r3, r8
 800035a:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
 800035e:	e791      	b.n	8000284 <__udivmoddi4+0xb8>
 8000360:	4661      	mov	r1, ip
 8000362:	e7e2      	b.n	800032a <__udivmoddi4+0x15e>
 8000364:	4662      	mov	r2, ip
 8000366:	e7f6      	b.n	8000356 <__udivmoddi4+0x18a>
 8000368:	4660      	mov	r0, ip
 800036a:	e7a2      	b.n	80002b2 <__udivmoddi4+0xe6>
 800036c:	4663      	mov	r3, ip
 800036e:	e7b6      	b.n	80002de <__udivmoddi4+0x112>
 8000370:	4283      	cmp	r3, r0
 8000372:	d905      	bls.n	8000380 <__udivmoddi4+0x1b4>
 8000374:	b10e      	cbz	r6, 800037a <__udivmoddi4+0x1ae>
 8000376:	e9c6 7000 	strd	r7, r0, [r6]
 800037a:	2100      	movs	r1, #0
 800037c:	4608      	mov	r0, r1
 800037e:	e776      	b.n	800026e <__udivmoddi4+0xa2>
 8000380:	fab3 f183 	clz	r1, r3
 8000384:	b981      	cbnz	r1, 80003a8 <__udivmoddi4+0x1dc>
 8000386:	4283      	cmp	r3, r0
 8000388:	d301      	bcc.n	800038e <__udivmoddi4+0x1c2>
 800038a:	42ba      	cmp	r2, r7
 800038c:	d80a      	bhi.n	80003a4 <__udivmoddi4+0x1d8>
 800038e:	1abc      	subs	r4, r7, r2
 8000390:	eb60 0303 	sbc.w	r3, r0, r3
 8000394:	2001      	movs	r0, #1
 8000396:	469c      	mov	ip, r3
 8000398:	2e00      	cmp	r6, #0
 800039a:	d068      	beq.n	800046e <__udivmoddi4+0x2a2>
 800039c:	e9c6 4c00 	strd	r4, ip, [r6]
 80003a0:	2100      	movs	r1, #0
 80003a2:	e764      	b.n	800026e <__udivmoddi4+0xa2>
 80003a4:	4608      	mov	r0, r1
 80003a6:	e7f7      	b.n	8000398 <__udivmoddi4+0x1cc>
 80003a8:	f1c1 0c20 	rsb	ip, r1, #32
 80003ac:	408b      	lsls	r3, r1
 80003ae:	fa22 f40c 	lsr.w	r4, r2, ip
 80003b2:	431c      	orrs	r4, r3
 80003b4:	fa02 f501 	lsl.w	r5, r2, r1
 80003b8:	fa00 f301 	lsl.w	r3, r0, r1
 80003bc:	fa27 f20c 	lsr.w	r2, r7, ip
 80003c0:	fa20 fb0c 	lsr.w	fp, r0, ip
 80003c4:	ea4f 4914 	mov.w	r9, r4, lsr #16
 80003c8:	4313      	orrs	r3, r2
 80003ca:	fbbb f8f9 	udiv	r8, fp, r9
 80003ce:	fa1f fe84 	uxth.w	lr, r4
 80003d2:	fb09 bb18 	mls	fp, r9, r8, fp
 80003d6:	0c1a      	lsrs	r2, r3, #16
 80003d8:	fb08 fa0e 	mul.w	sl, r8, lr
 80003dc:	ea42 420b 	orr.w	r2, r2, fp, lsl #16
 80003e0:	4592      	cmp	sl, r2
 80003e2:	fa07 f701 	lsl.w	r7, r7, r1
 80003e6:	d93e      	bls.n	8000466 <__udivmoddi4+0x29a>
 80003e8:	18a2      	adds	r2, r4, r2
 80003ea:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
 80003ee:	d204      	bcs.n	80003fa <__udivmoddi4+0x22e>
 80003f0:	4592      	cmp	sl, r2
 80003f2:	d902      	bls.n	80003fa <__udivmoddi4+0x22e>
 80003f4:	f1a8 0002 	sub.w	r0, r8, #2
 80003f8:	4422      	add	r2, r4
 80003fa:	eba2 020a 	sub.w	r2, r2, sl
 80003fe:	b29b      	uxth	r3, r3
 8000400:	fbb2 f8f9 	udiv	r8, r2, r9
 8000404:	fb09 2218 	mls	r2, r9, r8, r2
 8000408:	fb08 fe0e 	mul.w	lr, r8, lr
 800040c:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 8000410:	4596      	cmp	lr, r2
 8000412:	d92a      	bls.n	800046a <__udivmoddi4+0x29e>
 8000414:	18a2      	adds	r2, r4, r2
 8000416:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 800041a:	d204      	bcs.n	8000426 <__udivmoddi4+0x25a>
 800041c:	4596      	cmp	lr, r2
 800041e:	d902      	bls.n	8000426 <__udivmoddi4+0x25a>
 8000420:	f1a8 0302 	sub.w	r3, r8, #2
 8000424:	4422      	add	r2, r4
 8000426:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800042a:	fba0 9305 	umull	r9, r3, r0, r5
 800042e:	eba2 020e 	sub.w	r2, r2, lr
 8000432:	429a      	cmp	r2, r3
 8000434:	46ce      	mov	lr, r9
 8000436:	4698      	mov	r8, r3
 8000438:	d302      	bcc.n	8000440 <__udivmoddi4+0x274>
 800043a:	d106      	bne.n	800044a <__udivmoddi4+0x27e>
 800043c:	454f      	cmp	r7, r9
 800043e:	d204      	bcs.n	800044a <__udivmoddi4+0x27e>
 8000440:	ebb9 0e05 	subs.w	lr, r9, r5
 8000444:	eb63 0804 	sbc.w	r8, r3, r4
 8000448:	3801      	subs	r0, #1
 800044a:	b186      	cbz	r6, 800046e <__udivmoddi4+0x2a2>
 800044c:	ebb7 030e 	subs.w	r3, r7, lr
 8000450:	eb62 0708 	sbc.w	r7, r2, r8
 8000454:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000458:	40cb      	lsrs	r3, r1
 800045a:	ea4c 0303 	orr.w	r3, ip, r3
 800045e:	40cf      	lsrs	r7, r1
 8000460:	e9c6 3700 	strd	r3, r7, [r6]
 8000464:	e79c      	b.n	80003a0 <__udivmoddi4+0x1d4>
 8000466:	4640      	mov	r0, r8
 8000468:	e7c7      	b.n	80003fa <__udivmoddi4+0x22e>
 800046a:	4643      	mov	r3, r8
 800046c:	e7db      	b.n	8000426 <__udivmoddi4+0x25a>
 800046e:	4631      	mov	r1, r6
 8000470:	e6fd      	b.n	800026e <__udivmoddi4+0xa2>
	...

08000474 <lcdinit>:
	return;

}
 

void lcdinit(const struct device *inputdevice){
 8000474:	b5f0      	push	{r4, r5, r6, r7, lr}
	PD3 = D4
	PD4 = E
	PD5 = RS
	 */
	k_msleep(15); //15 ms delay at start of operation in order to allow internal function of LCD to initalize properlyS
	int pinarray[] = {0 /*D7*/,1 /*D6*/,2 /*D5*/,3 /*D4*/,4 /*E*/, 5 /*RS*/};
 8000476:	4e24      	ldr	r6, [pc, #144]	; (8000508 <lcdinit+0x94>)
void lcdinit(const struct device *inputdevice){
 8000478:	b087      	sub	sp, #28
 800047a:	4604      	mov	r4, r0
	k_msleep(15); //15 ms delay at start of operation in order to allow internal function of LCD to initalize properlyS
 800047c:	200f      	movs	r0, #15
 800047e:	f002 fb00 	bl	8002a82 <k_msleep.isra.0>
	int pinarray[] = {0 /*D7*/,1 /*D6*/,2 /*D5*/,3 /*D4*/,4 /*E*/, 5 /*RS*/};
 8000482:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000484:	466d      	mov	r5, sp
 8000486:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000488:	e896 0003 	ldmia.w	r6, {r0, r1}
		 "Unsupported pin");

	if ((flags & GPIO_ACTIVE_LOW) != 0) {
		data->invert |= (gpio_port_pins_t)BIT(pin);
	} else {
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
 800048c:	2701      	movs	r7, #1
 800048e:	e885 0003 	stmia.w	r5, {r0, r1}

	for (int i = 0; i <= sizeof(pinarray) ; i++){ //function that configures all the pins to output
 8000492:	466e      	mov	r6, sp
 8000494:	2500      	movs	r5, #0
		int pin = pinarray[i];
 8000496:	f856 1b04 	ldr.w	r1, [r6], #4
	struct gpio_driver_data *data =
 800049a:	6922      	ldr	r2, [r4, #16]
	const struct gpio_driver_api *api =
 800049c:	68a0      	ldr	r0, [r4, #8]
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
 800049e:	6813      	ldr	r3, [r2, #0]
 80004a0:	b2c9      	uxtb	r1, r1
 80004a2:	fa07 fc01 	lsl.w	ip, r7, r1
 80004a6:	ea23 030c 	bic.w	r3, r3, ip
 80004aa:	6013      	str	r3, [r2, #0]
	for (int i = 0; i <= sizeof(pinarray) ; i++){ //function that configures all the pins to output
 80004ac:	3501      	adds	r5, #1
	}

	return api->pin_configure(port, pin, flags);
 80004ae:	6803      	ldr	r3, [r0, #0]
 80004b0:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 80004b4:	4620      	mov	r0, r4
 80004b6:	4798      	blx	r3
 80004b8:	2d19      	cmp	r5, #25
 80004ba:	d1ec      	bne.n	8000496 <lcdinit+0x22>
		gpio_pin_configure(inputdevice, pin, GPIO_OUTPUT_ACTIVE);
	}
	uint8_t initcmd = (LCD_CMD_CONFIG | LCD_CMD_CONFIG_4BITMODE);
	lcdinitwrite(inputdevice, initcmd);
 80004bc:	2120      	movs	r1, #32
 80004be:	4620      	mov	r0, r4
 80004c0:	f002 fafc 	bl	8002abc <lcdinitwrite>
	k_msleep(10);
 80004c4:	200a      	movs	r0, #10
 80004c6:	f002 fadc 	bl	8002a82 <k_msleep.isra.0>
	lcdinitwrite(inputdevice, initcmd);
 80004ca:	2120      	movs	r1, #32
 80004cc:	4620      	mov	r0, r4
 80004ce:	f002 faf5 	bl	8002abc <lcdinitwrite>
	k_msleep(10);
 80004d2:	200a      	movs	r0, #10
 80004d4:	f002 fad5 	bl	8002a82 <k_msleep.isra.0>
	lcdinitwrite(inputdevice, initcmd);
 80004d8:	2120      	movs	r1, #32
 80004da:	4620      	mov	r0, r4
 80004dc:	f002 faee 	bl	8002abc <lcdinitwrite>
	k_msleep(10);
 80004e0:	200a      	movs	r0, #10
 80004e2:	f002 face 	bl	8002a82 <k_msleep.isra.0>
	initcmd = (LCD_CMD_CONFIG | LCD_CMD_CONFIG_2ROWS | LCD_CMD_CONFIG_5X8 | LCD_CMD_CONFIG_4BITMODE); 
	lcdcmdwrite(inputdevice, initcmd);
 80004e6:	2128      	movs	r1, #40	; 0x28
 80004e8:	4620      	mov	r0, r4
 80004ea:	f002 fb42 	bl	8002b72 <lcdcmdwrite>
	k_msleep(10);
 80004ee:	200a      	movs	r0, #10
 80004f0:	f002 fac7 	bl	8002a82 <k_msleep.isra.0>
	initcmd = (LCD_CMD_DISPLAY | LCD_CMD_DISPLAY_ON | LCD_CMD_DISPLAY_CURSOR_OFF | LCD_CMD_DISPLAY_BLINK_OFF);; //config onoff 0b0000 1000 | 0b 0000 0100 = 0b0000 1100 = 0x0C
	lcdcmdwrite(inputdevice, initcmd);
 80004f4:	4620      	mov	r0, r4
 80004f6:	210c      	movs	r1, #12
 80004f8:	f002 fb3b 	bl	8002b72 <lcdcmdwrite>
	k_msleep(10);
 80004fc:	200a      	movs	r0, #10
	return; 
 80004fe:	b007      	add	sp, #28
 8000500:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	k_msleep(10);
 8000504:	f002 babd 	b.w	8002a82 <k_msleep.isra.0>
 8000508:	08003964 	.word	0x08003964

0800050c <main>:
void main(void){
 800050c:	b570      	push	{r4, r5, r6, lr}
		/* coverity[OVERRUN] */
		return (const struct device *) arch_syscall_invoke1(*(uintptr_t *)&name, K_SYSCALL_DEVICE_GET_BINDING);
	}
#endif
	compiler_barrier();
	return z_impl_device_get_binding(name);
 800050e:	4821      	ldr	r0, [pc, #132]	; (8000594 <main+0x88>)
 8000510:	f001 fd22 	bl	8001f58 <z_impl_device_get_binding>
 8000514:	4604      	mov	r4, r0
 8000516:	481f      	ldr	r0, [pc, #124]	; (8000594 <main+0x88>)
 8000518:	f001 fd1e 	bl	8001f58 <z_impl_device_get_binding>
 800051c:	4605      	mov	r5, r0
	struct gpio_driver_data *data =
 800051e:	6902      	ldr	r2, [r0, #16]
	const struct gpio_driver_api *api =
 8000520:	6881      	ldr	r1, [r0, #8]
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
 8000522:	6813      	ldr	r3, [r2, #0]
 8000524:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000528:	6013      	str	r3, [r2, #0]
	return api->pin_configure(port, pin, flags);
 800052a:	680b      	ldr	r3, [r1, #0]
 800052c:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8000530:	210f      	movs	r1, #15
 8000532:	4798      	blx	r3
	lcdinit(lcd);
 8000534:	4620      	mov	r0, r4
 8000536:	f7ff ff9d 	bl	8000474 <lcdinit>
	gpio_pin_set(blue, PIN3, 1);
 800053a:	2201      	movs	r2, #1
 800053c:	210f      	movs	r1, #15
 800053e:	4628      	mov	r0, r5
 8000540:	f002 fa8f 	bl	8002a62 <gpio_pin_set.isra.0>
		lcdcmdwrite(lcd,LCD_CMD_CLEAR);
 8000544:	2101      	movs	r1, #1
 8000546:	4620      	mov	r0, r4
 8000548:	f002 fb13 	bl	8002b72 <lcdcmdwrite>
		lcdcursorposition(lcd, row, column); //input, row, column
 800054c:	2200      	movs	r2, #0
 800054e:	4611      	mov	r1, r2
 8000550:	4620      	mov	r0, r4
 8000552:	f002 fb24 	bl	8002b9e <lcdcursorposition>
		for (int i = 0; i <sizeof(str) -1; i++){
 8000556:	4e10      	ldr	r6, [pc, #64]	; (8000598 <main+0x8c>)
 8000558:	2500      	movs	r5, #0
			lcddatawrite(lcd, str[i]);
 800055a:	f816 1b01 	ldrb.w	r1, [r6], #1
 800055e:	4620      	mov	r0, r4
		for (int i = 0; i <sizeof(str) -1; i++){
 8000560:	3501      	adds	r5, #1
			lcddatawrite(lcd, str[i]);
 8000562:	f002 fb11 	bl	8002b88 <lcddatawrite>
		for (int i = 0; i <sizeof(str) -1; i++){
 8000566:	2d0b      	cmp	r5, #11
 8000568:	d1f7      	bne.n	800055a <main+0x4e>
		lcdcursorposition(lcd, row, column);
 800056a:	2200      	movs	r2, #0
 800056c:	2101      	movs	r1, #1
 800056e:	4620      	mov	r0, r4
 8000570:	f002 fb15 	bl	8002b9e <lcdcursorposition>
		for (int i = 0; i <sizeof(str2) -1; i++){
 8000574:	4e09      	ldr	r6, [pc, #36]	; (800059c <main+0x90>)
 8000576:	2500      	movs	r5, #0
			lcddatawrite(lcd, str2[i]);
 8000578:	f816 1b01 	ldrb.w	r1, [r6], #1
 800057c:	4620      	mov	r0, r4
		for (int i = 0; i <sizeof(str2) -1; i++){
 800057e:	3501      	adds	r5, #1
			lcddatawrite(lcd, str2[i]);
 8000580:	f002 fb02 	bl	8002b88 <lcddatawrite>
		for (int i = 0; i <sizeof(str2) -1; i++){
 8000584:	2d05      	cmp	r5, #5
 8000586:	d1f7      	bne.n	8000578 <main+0x6c>
		k_msleep(1000);
 8000588:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800058c:	f002 fa79 	bl	8002a82 <k_msleep.isra.0>
		lcdcmdwrite(lcd,LCD_CMD_CLEAR);
 8000590:	e7d8      	b.n	8000544 <main+0x38>
 8000592:	bf00      	nop
 8000594:	08003b3e 	.word	0x08003b3e
 8000598:	08003b44 	.word	0x08003b44
 800059c:	08003b50 	.word	0x08003b50

080005a0 <char_out>:

static int char_out(int c, void *ctx_p)
{
	struct out_context *ctx = ctx_p;

	ctx->count++;
 80005a0:	680b      	ldr	r3, [r1, #0]
 80005a2:	3301      	adds	r3, #1
 80005a4:	600b      	str	r3, [r1, #0]
	return _char_out(c);
 80005a6:	4b01      	ldr	r3, [pc, #4]	; (80005ac <char_out+0xc>)
 80005a8:	681b      	ldr	r3, [r3, #0]
 80005aa:	4718      	bx	r3
 80005ac:	20000000 	.word	0x20000000

080005b0 <__printk_hook_install>:
	_char_out = fn;
 80005b0:	4b01      	ldr	r3, [pc, #4]	; (80005b8 <__printk_hook_install+0x8>)
 80005b2:	6018      	str	r0, [r3, #0]
}
 80005b4:	4770      	bx	lr
 80005b6:	bf00      	nop
 80005b8:	20000000 	.word	0x20000000

080005bc <vprintk>:
#endif
	}
}
#else
void vprintk(const char *fmt, va_list ap)
{
 80005bc:	b507      	push	{r0, r1, r2, lr}
 80005be:	460b      	mov	r3, r1
	struct out_context ctx = { 0 };
 80005c0:	2100      	movs	r1, #0
{
 80005c2:	4602      	mov	r2, r0
	struct out_context ctx = { 0 };
 80005c4:	9101      	str	r1, [sp, #4]
#ifdef CONFIG_PRINTK_SYNC
	k_spinlock_key_t key = k_spin_lock(&lock);
#endif

	cbvprintf(char_out, &ctx, fmt, ap);
 80005c6:	4803      	ldr	r0, [pc, #12]	; (80005d4 <vprintk+0x18>)
 80005c8:	a901      	add	r1, sp, #4
 80005ca:	f000 f805 	bl	80005d8 <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
	k_spin_unlock(&lock, key);
#endif
}
 80005ce:	b003      	add	sp, #12
 80005d0:	f85d fb04 	ldr.w	pc, [sp], #4
 80005d4:	080005a1 	.word	0x080005a1

080005d8 <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
 80005d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80005dc:	b091      	sub	sp, #68	; 0x44
 80005de:	468b      	mov	fp, r1
 80005e0:	9002      	str	r0, [sp, #8]
 80005e2:	4692      	mov	sl, r2
 80005e4:	461c      	mov	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
 80005e6:	2500      	movs	r5, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
 80005e8:	f89a 0000 	ldrb.w	r0, [sl]
 80005ec:	b908      	cbnz	r0, 80005f2 <cbvprintf+0x1a>
			OUTC(' ');
			--width;
		}
	}

	return count;
 80005ee:	4628      	mov	r0, r5
 80005f0:	e35f      	b.n	8000cb2 <cbvprintf+0x6da>
		if (*fp != '%') {
 80005f2:	2825      	cmp	r0, #37	; 0x25
			OUTC(*fp++);
 80005f4:	f10a 0701 	add.w	r7, sl, #1
		if (*fp != '%') {
 80005f8:	d007      	beq.n	800060a <cbvprintf+0x32>
			OUTC('%');
 80005fa:	9b02      	ldr	r3, [sp, #8]
 80005fc:	4659      	mov	r1, fp
 80005fe:	4798      	blx	r3
 8000600:	2800      	cmp	r0, #0
 8000602:	f2c0 8356 	blt.w	8000cb2 <cbvprintf+0x6da>
 8000606:	3501      	adds	r5, #1
			break;
 8000608:	e212      	b.n	8000a30 <cbvprintf+0x458>
		} state = {
 800060a:	2218      	movs	r2, #24
 800060c:	2100      	movs	r1, #0
 800060e:	a80a      	add	r0, sp, #40	; 0x28
 8000610:	f002 fb82 	bl	8002d18 <memset>
	if (*sp == '%') {
 8000614:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8000618:	2b25      	cmp	r3, #37	; 0x25
 800061a:	d078      	beq.n	800070e <cbvprintf+0x136>
 800061c:	2200      	movs	r2, #0
 800061e:	4610      	mov	r0, r2
 8000620:	4696      	mov	lr, r2
 8000622:	4694      	mov	ip, r2
 8000624:	4616      	mov	r6, r2
 8000626:	4639      	mov	r1, r7
		switch (*sp) {
 8000628:	f817 3b01 	ldrb.w	r3, [r7], #1
 800062c:	2b2b      	cmp	r3, #43	; 0x2b
 800062e:	f000 809d 	beq.w	800076c <cbvprintf+0x194>
 8000632:	f200 8094 	bhi.w	800075e <cbvprintf+0x186>
 8000636:	2b20      	cmp	r3, #32
 8000638:	f000 809b 	beq.w	8000772 <cbvprintf+0x19a>
 800063c:	2b23      	cmp	r3, #35	; 0x23
 800063e:	f000 809b 	beq.w	8000778 <cbvprintf+0x1a0>
 8000642:	b12e      	cbz	r6, 8000650 <cbvprintf+0x78>
 8000644:	f89d 6030 	ldrb.w	r6, [sp, #48]	; 0x30
 8000648:	f046 0604 	orr.w	r6, r6, #4
 800064c:	f88d 6030 	strb.w	r6, [sp, #48]	; 0x30
 8000650:	f1bc 0f00 	cmp.w	ip, #0
 8000654:	d005      	beq.n	8000662 <cbvprintf+0x8a>
 8000656:	f89d 6030 	ldrb.w	r6, [sp, #48]	; 0x30
 800065a:	f046 0608 	orr.w	r6, r6, #8
 800065e:	f88d 6030 	strb.w	r6, [sp, #48]	; 0x30
 8000662:	f1be 0f00 	cmp.w	lr, #0
 8000666:	d005      	beq.n	8000674 <cbvprintf+0x9c>
 8000668:	f89d 6030 	ldrb.w	r6, [sp, #48]	; 0x30
 800066c:	f046 0610 	orr.w	r6, r6, #16
 8000670:	f88d 6030 	strb.w	r6, [sp, #48]	; 0x30
 8000674:	b128      	cbz	r0, 8000682 <cbvprintf+0xaa>
 8000676:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
 800067a:	f040 0020 	orr.w	r0, r0, #32
 800067e:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
 8000682:	b12a      	cbz	r2, 8000690 <cbvprintf+0xb8>
 8000684:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
 8000688:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800068c:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (conv->flag_zero && conv->flag_dash) {
 8000690:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
 8000694:	f002 0044 	and.w	r0, r2, #68	; 0x44
 8000698:	2844      	cmp	r0, #68	; 0x44
 800069a:	d103      	bne.n	80006a4 <cbvprintf+0xcc>
		conv->flag_zero = false;
 800069c:	f36f 1286 	bfc	r2, #6, #1
 80006a0:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	conv->width_present = true;
 80006a4:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
 80006a8:	2b2a      	cmp	r3, #42	; 0x2a
	conv->width_present = true;
 80006aa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80006ae:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
 80006b2:	d17b      	bne.n	80007ac <cbvprintf+0x1d4>
		conv->width_star = true;
 80006b4:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
 80006b8:	f042 0201 	orr.w	r2, r2, #1
			++sp;
 80006bc:	1c4b      	adds	r3, r1, #1
		conv->width_star = true;
 80006be:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	conv->prec_present = (*sp == '.');
 80006c2:	781a      	ldrb	r2, [r3, #0]
 80006c4:	2a2e      	cmp	r2, #46	; 0x2e
 80006c6:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
 80006ca:	bf0c      	ite	eq
 80006cc:	2101      	moveq	r1, #1
 80006ce:	2100      	movne	r1, #0
 80006d0:	f361 0241 	bfi	r2, r1, #1, #1
 80006d4:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	if (!conv->prec_present) {
 80006d8:	d174      	bne.n	80007c4 <cbvprintf+0x1ec>
	if (*sp == '*') {
 80006da:	785a      	ldrb	r2, [r3, #1]
 80006dc:	2a2a      	cmp	r2, #42	; 0x2a
 80006de:	d06a      	beq.n	80007b6 <cbvprintf+0x1de>
	++sp;
 80006e0:	3301      	adds	r3, #1
	size_t val = 0;
 80006e2:	2100      	movs	r1, #0
		val = 10U * val + *sp++ - '0';
 80006e4:	260a      	movs	r6, #10
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
 80006e6:	4618      	mov	r0, r3
 80006e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80006ec:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
 80006f0:	2f09      	cmp	r7, #9
 80006f2:	f240 808e 	bls.w	8000812 <cbvprintf+0x23a>
	conv->unsupported |= ((conv->prec_value < 0)
 80006f6:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	conv->prec_value = prec;
 80006fa:	910e      	str	r1, [sp, #56]	; 0x38
	conv->unsupported |= ((conv->prec_value < 0)
 80006fc:	f3c2 0040 	ubfx	r0, r2, #1, #1
 8000700:	ea40 71d1 	orr.w	r1, r0, r1, lsr #31
 8000704:	f361 0241 	bfi	r2, r1, #1, #1
 8000708:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
 800070c:	e05a      	b.n	80007c4 <cbvprintf+0x1ec>
		conv->specifier = *sp++;
 800070e:	f10a 0702 	add.w	r7, sl, #2
 8000712:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
		if (conv->width_star) {
 8000716:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
 800071a:	07d9      	lsls	r1, r3, #31
 800071c:	f140 8149 	bpl.w	80009b2 <cbvprintf+0x3da>
			width = va_arg(ap, int);
 8000720:	f854 9b04 	ldr.w	r9, [r4], #4
			if (width < 0) {
 8000724:	f1b9 0f00 	cmp.w	r9, #0
 8000728:	da07      	bge.n	800073a <cbvprintf+0x162>
				conv->flag_dash = true;
 800072a:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
 800072e:	f042 0204 	orr.w	r2, r2, #4
 8000732:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				width = -width;
 8000736:	f1c9 0900 	rsb	r9, r9, #0
		if (conv->prec_star) {
 800073a:	075a      	lsls	r2, r3, #29
 800073c:	f140 8142 	bpl.w	80009c4 <cbvprintf+0x3ec>
			int arg = va_arg(ap, int);
 8000740:	f854 8b04 	ldr.w	r8, [r4], #4
			if (arg < 0) {
 8000744:	f1b8 0f00 	cmp.w	r8, #0
 8000748:	f280 8141 	bge.w	80009ce <cbvprintf+0x3f6>
				conv->prec_present = false;
 800074c:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
 8000750:	f36f 0341 	bfc	r3, #1, #1
 8000754:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		int precision = -1;
 8000758:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 800075c:	e137      	b.n	80009ce <cbvprintf+0x3f6>
		switch (*sp) {
 800075e:	2b2d      	cmp	r3, #45	; 0x2d
 8000760:	d00c      	beq.n	800077c <cbvprintf+0x1a4>
 8000762:	2b30      	cmp	r3, #48	; 0x30
 8000764:	f47f af6d 	bne.w	8000642 <cbvprintf+0x6a>
			conv->flag_zero = true;
 8000768:	2201      	movs	r2, #1
	} while (loop);
 800076a:	e75c      	b.n	8000626 <cbvprintf+0x4e>
			conv->flag_plus = true;
 800076c:	f04f 0c01 	mov.w	ip, #1
 8000770:	e759      	b.n	8000626 <cbvprintf+0x4e>
			conv->flag_space = true;
 8000772:	f04f 0e01 	mov.w	lr, #1
 8000776:	e756      	b.n	8000626 <cbvprintf+0x4e>
			conv->flag_hash = true;
 8000778:	2001      	movs	r0, #1
 800077a:	e754      	b.n	8000626 <cbvprintf+0x4e>
		switch (*sp) {
 800077c:	2601      	movs	r6, #1
 800077e:	e752      	b.n	8000626 <cbvprintf+0x4e>
		val = 10U * val + *sp++ - '0';
 8000780:	fb0c 0202 	mla	r2, ip, r2, r0
 8000784:	3a30      	subs	r2, #48	; 0x30
 8000786:	4633      	mov	r3, r6
 8000788:	461e      	mov	r6, r3
 800078a:	f816 0b01 	ldrb.w	r0, [r6], #1
 800078e:	f1a0 0730 	sub.w	r7, r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
 8000792:	2f09      	cmp	r7, #9
 8000794:	d9f4      	bls.n	8000780 <cbvprintf+0x1a8>
	if (sp != wp) {
 8000796:	4299      	cmp	r1, r3
 8000798:	d093      	beq.n	80006c2 <cbvprintf+0xea>
		conv->unsupported |= ((conv->width_value < 0)
 800079a:	f89d 1030 	ldrb.w	r1, [sp, #48]	; 0x30
		conv->width_value = width;
 800079e:	920d      	str	r2, [sp, #52]	; 0x34
				      || (width != (size_t)conv->width_value));
 80007a0:	0fd2      	lsrs	r2, r2, #31
		conv->unsupported |= ((conv->width_value < 0)
 80007a2:	f362 0141 	bfi	r1, r2, #1, #1
 80007a6:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
 80007aa:	e78a      	b.n	80006c2 <cbvprintf+0xea>
 80007ac:	460b      	mov	r3, r1
	size_t val = 0;
 80007ae:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
 80007b0:	f04f 0c0a 	mov.w	ip, #10
 80007b4:	e7e8      	b.n	8000788 <cbvprintf+0x1b0>
		conv->prec_star = true;
 80007b6:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
 80007ba:	f042 0204 	orr.w	r2, r2, #4
 80007be:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
		return ++sp;
 80007c2:	3302      	adds	r3, #2
	switch (*sp) {
 80007c4:	461f      	mov	r7, r3
 80007c6:	f817 2b01 	ldrb.w	r2, [r7], #1
 80007ca:	2a6c      	cmp	r2, #108	; 0x6c
 80007cc:	d041      	beq.n	8000852 <cbvprintf+0x27a>
 80007ce:	d825      	bhi.n	800081c <cbvprintf+0x244>
 80007d0:	2a68      	cmp	r2, #104	; 0x68
 80007d2:	d02b      	beq.n	800082c <cbvprintf+0x254>
 80007d4:	2a6a      	cmp	r2, #106	; 0x6a
 80007d6:	d046      	beq.n	8000866 <cbvprintf+0x28e>
 80007d8:	2a4c      	cmp	r2, #76	; 0x4c
 80007da:	d04c      	beq.n	8000876 <cbvprintf+0x29e>
 80007dc:	461f      	mov	r7, r3
	conv->specifier = *sp++;
 80007de:	f817 2b01 	ldrb.w	r2, [r7], #1
		if (conv->length_mod == LENGTH_UPPER_L) {
 80007e2:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
	conv->specifier = *sp++;
 80007e6:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
	switch (conv->specifier) {
 80007ea:	2a78      	cmp	r2, #120	; 0x78
 80007ec:	f200 80d9 	bhi.w	80009a2 <cbvprintf+0x3ca>
 80007f0:	2a57      	cmp	r2, #87	; 0x57
 80007f2:	d84d      	bhi.n	8000890 <cbvprintf+0x2b8>
 80007f4:	2a41      	cmp	r2, #65	; 0x41
 80007f6:	d003      	beq.n	8000800 <cbvprintf+0x228>
 80007f8:	3a45      	subs	r2, #69	; 0x45
 80007fa:	2a02      	cmp	r2, #2
 80007fc:	f200 80d1 	bhi.w	80009a2 <cbvprintf+0x3ca>
		conv->specifier_cat = SPECIFIER_FP;
 8000800:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
 8000804:	2204      	movs	r2, #4
 8000806:	f362 0302 	bfi	r3, r2, #0, #3
 800080a:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
			unsupported = true;
 800080e:	2301      	movs	r3, #1
			break;
 8000810:	e09e      	b.n	8000950 <cbvprintf+0x378>
		val = 10U * val + *sp++ - '0';
 8000812:	fb06 2101 	mla	r1, r6, r1, r2
 8000816:	3930      	subs	r1, #48	; 0x30
 8000818:	4603      	mov	r3, r0
 800081a:	e764      	b.n	80006e6 <cbvprintf+0x10e>
	switch (*sp) {
 800081c:	2a74      	cmp	r2, #116	; 0x74
 800081e:	d026      	beq.n	800086e <cbvprintf+0x296>
 8000820:	2a7a      	cmp	r2, #122	; 0x7a
 8000822:	d1db      	bne.n	80007dc <cbvprintf+0x204>
		conv->length_mod = LENGTH_Z;
 8000824:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
 8000828:	2206      	movs	r2, #6
 800082a:	e00d      	b.n	8000848 <cbvprintf+0x270>
		if (*++sp == 'h') {
 800082c:	785a      	ldrb	r2, [r3, #1]
 800082e:	2a68      	cmp	r2, #104	; 0x68
 8000830:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
 8000834:	d106      	bne.n	8000844 <cbvprintf+0x26c>
			conv->length_mod = LENGTH_HH;
 8000836:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
 8000838:	f361 02c6 	bfi	r2, r1, #3, #4
 800083c:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
			++sp;
 8000840:	1c9f      	adds	r7, r3, #2
 8000842:	e7cc      	b.n	80007de <cbvprintf+0x206>
			conv->length_mod = LENGTH_H;
 8000844:	4613      	mov	r3, r2
 8000846:	2202      	movs	r2, #2
		conv->length_mod = LENGTH_T;
 8000848:	f362 03c6 	bfi	r3, r2, #3, #4
 800084c:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		break;
 8000850:	e7c5      	b.n	80007de <cbvprintf+0x206>
		if (*++sp == 'l') {
 8000852:	785a      	ldrb	r2, [r3, #1]
 8000854:	2a6c      	cmp	r2, #108	; 0x6c
 8000856:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
 800085a:	d101      	bne.n	8000860 <cbvprintf+0x288>
			conv->length_mod = LENGTH_LL;
 800085c:	2104      	movs	r1, #4
 800085e:	e7eb      	b.n	8000838 <cbvprintf+0x260>
			conv->length_mod = LENGTH_L;
 8000860:	4613      	mov	r3, r2
 8000862:	2203      	movs	r2, #3
 8000864:	e7f0      	b.n	8000848 <cbvprintf+0x270>
		conv->length_mod = LENGTH_J;
 8000866:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
 800086a:	2205      	movs	r2, #5
 800086c:	e7ec      	b.n	8000848 <cbvprintf+0x270>
		conv->length_mod = LENGTH_T;
 800086e:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
 8000872:	2207      	movs	r2, #7
 8000874:	e7e8      	b.n	8000848 <cbvprintf+0x270>
		conv->unsupported = true;
 8000876:	f8bd 3030 	ldrh.w	r3, [sp, #48]	; 0x30
 800087a:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
 800087e:	f023 0302 	bic.w	r3, r3, #2
 8000882:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000886:	f043 0302 	orr.w	r3, r3, #2
 800088a:	f8ad 3030 	strh.w	r3, [sp, #48]	; 0x30
		break;
 800088e:	e7a6      	b.n	80007de <cbvprintf+0x206>
	switch (conv->specifier) {
 8000890:	f1a2 0158 	sub.w	r1, r2, #88	; 0x58
 8000894:	2920      	cmp	r1, #32
 8000896:	f200 8084 	bhi.w	80009a2 <cbvprintf+0x3ca>
 800089a:	a001      	add	r0, pc, #4	; (adr r0, 80008a0 <cbvprintf+0x2c8>)
 800089c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80008a0:	08000965 	.word	0x08000965
 80008a4:	080009a3 	.word	0x080009a3
 80008a8:	080009a3 	.word	0x080009a3
 80008ac:	080009a3 	.word	0x080009a3
 80008b0:	080009a3 	.word	0x080009a3
 80008b4:	080009a3 	.word	0x080009a3
 80008b8:	080009a3 	.word	0x080009a3
 80008bc:	080009a3 	.word	0x080009a3
 80008c0:	080009a3 	.word	0x080009a3
 80008c4:	08000801 	.word	0x08000801
 80008c8:	080009a3 	.word	0x080009a3
 80008cc:	08000965 	.word	0x08000965
 80008d0:	08000925 	.word	0x08000925
 80008d4:	08000801 	.word	0x08000801
 80008d8:	08000801 	.word	0x08000801
 80008dc:	08000801 	.word	0x08000801
 80008e0:	080009a3 	.word	0x080009a3
 80008e4:	08000925 	.word	0x08000925
 80008e8:	080009a3 	.word	0x080009a3
 80008ec:	080009a3 	.word	0x080009a3
 80008f0:	080009a3 	.word	0x080009a3
 80008f4:	080009a3 	.word	0x080009a3
 80008f8:	0800096d 	.word	0x0800096d
 80008fc:	08000965 	.word	0x08000965
 8000900:	08000989 	.word	0x08000989
 8000904:	080009a3 	.word	0x080009a3
 8000908:	080009a3 	.word	0x080009a3
 800090c:	08000989 	.word	0x08000989
 8000910:	080009a3 	.word	0x080009a3
 8000914:	08000965 	.word	0x08000965
 8000918:	080009a3 	.word	0x080009a3
 800091c:	080009a3 	.word	0x080009a3
 8000920:	08000965 	.word	0x08000965
		conv->specifier_cat = SPECIFIER_SINT;
 8000924:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
 8000928:	2001      	movs	r0, #1
		if (conv->length_mod == LENGTH_UPPER_L) {
 800092a:	f003 0378 	and.w	r3, r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_UINT;
 800092e:	f360 0102 	bfi	r1, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
 8000932:	2b40      	cmp	r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_UINT;
 8000934:	f88d 1032 	strb.w	r1, [sp, #50]	; 0x32
			conv->invalid = true;
 8000938:	bf02      	ittt	eq
 800093a:	f89d 1030 	ldrbeq.w	r1, [sp, #48]	; 0x30
 800093e:	f041 0101 	orreq.w	r1, r1, #1
 8000942:	f88d 1030 	strbeq.w	r1, [sp, #48]	; 0x30
		if (conv->specifier == 'c') {
 8000946:	2a63      	cmp	r2, #99	; 0x63
 8000948:	d131      	bne.n	80009ae <cbvprintf+0x3d6>
			unsupported = (conv->length_mod != LENGTH_NONE);
 800094a:	3b00      	subs	r3, #0
 800094c:	bf18      	it	ne
 800094e:	2301      	movne	r3, #1
	conv->unsupported |= unsupported;
 8000950:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
 8000954:	f3c2 0140 	ubfx	r1, r2, #1, #1
 8000958:	430b      	orrs	r3, r1
 800095a:	f363 0241 	bfi	r2, r3, #1, #1
 800095e:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
 8000962:	e6d8      	b.n	8000716 <cbvprintf+0x13e>
		conv->specifier_cat = SPECIFIER_UINT;
 8000964:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
 8000968:	2002      	movs	r0, #2
 800096a:	e7de      	b.n	800092a <cbvprintf+0x352>
		conv->specifier_cat = SPECIFIER_PTR;
 800096c:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
 8000970:	f003 0378 	and.w	r3, r3, #120	; 0x78
 8000974:	f1a3 0040 	sub.w	r0, r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_PTR;
 8000978:	2103      	movs	r1, #3
 800097a:	f361 0202 	bfi	r2, r1, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
 800097e:	4243      	negs	r3, r0
		conv->specifier_cat = SPECIFIER_PTR;
 8000980:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
 8000984:	4143      	adcs	r3, r0
 8000986:	e7e3      	b.n	8000950 <cbvprintf+0x378>
		conv->specifier_cat = SPECIFIER_PTR;
 8000988:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
 800098c:	2103      	movs	r1, #3
		if (conv->length_mod != LENGTH_NONE) {
 800098e:	f013 0f78 	tst.w	r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_PTR;
 8000992:	f361 0202 	bfi	r2, r1, #0, #3
 8000996:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod != LENGTH_NONE) {
 800099a:	bf14      	ite	ne
 800099c:	2301      	movne	r3, #1
 800099e:	2300      	moveq	r3, #0
 80009a0:	e7d6      	b.n	8000950 <cbvprintf+0x378>
		conv->invalid = true;
 80009a2:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
 80009a6:	f043 0301 	orr.w	r3, r3, #1
 80009aa:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
	bool unsupported = false;
 80009ae:	2300      	movs	r3, #0
 80009b0:	e7ce      	b.n	8000950 <cbvprintf+0x378>
		} else if (conv->width_present) {
 80009b2:	f99d 2030 	ldrsb.w	r2, [sp, #48]	; 0x30
 80009b6:	2a00      	cmp	r2, #0
			width = conv->width_value;
 80009b8:	bfb4      	ite	lt
 80009ba:	f8dd 9034 	ldrlt.w	r9, [sp, #52]	; 0x34
		int width = -1;
 80009be:	f04f 39ff 	movge.w	r9, #4294967295	; 0xffffffff
 80009c2:	e6ba      	b.n	800073a <cbvprintf+0x162>
		} else if (conv->prec_present) {
 80009c4:	079b      	lsls	r3, r3, #30
 80009c6:	f57f aec7 	bpl.w	8000758 <cbvprintf+0x180>
			precision = conv->prec_value;
 80009ca:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
			= (enum length_mod_enum)conv->length_mod;
 80009ce:	f89d 1031 	ldrb.w	r1, [sp, #49]	; 0x31
		conv->pad0_value = 0;
 80009d2:	2300      	movs	r3, #0
		conv->pad0_pre_exp = 0;
 80009d4:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
			= (enum specifier_cat_enum)conv->specifier_cat;
 80009d8:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
		enum specifier_cat_enum specifier_cat
 80009dc:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
 80009e0:	2b01      	cmp	r3, #1
			= (enum length_mod_enum)conv->length_mod;
 80009e2:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		if (specifier_cat == SPECIFIER_SINT) {
 80009e6:	d138      	bne.n	8000a5a <cbvprintf+0x482>
			switch (length_mod) {
 80009e8:	1ecb      	subs	r3, r1, #3
 80009ea:	2b04      	cmp	r3, #4
 80009ec:	d822      	bhi.n	8000a34 <cbvprintf+0x45c>
 80009ee:	e8df f003 	tbb	[pc, r3]
 80009f2:	0903      	.short	0x0903
 80009f4:	2109      	.short	0x2109
 80009f6:	21          	.byte	0x21
 80009f7:	00          	.byte	0x00
					value->sint = va_arg(ap, long);
 80009f8:	f854 3b04 	ldr.w	r3, [r4], #4
				value->sint = (short)value->sint;
 80009fc:	17da      	asrs	r2, r3, #31
 80009fe:	e9cd 320a 	strd	r3, r2, [sp, #40]	; 0x28
 8000a02:	e006      	b.n	8000a12 <cbvprintf+0x43a>
					(sint_value_type)va_arg(ap, intmax_t);
 8000a04:	3407      	adds	r4, #7
 8000a06:	f024 0407 	bic.w	r4, r4, #7
				value->sint =
 8000a0a:	e8f4 2302 	ldrd	r2, r3, [r4], #8
 8000a0e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
		if (conv->invalid || conv->unsupported) {
 8000a12:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
 8000a16:	f013 0603 	ands.w	r6, r3, #3
 8000a1a:	d056      	beq.n	8000aca <cbvprintf+0x4f2>
			OUTS(sp, fp);
 8000a1c:	9802      	ldr	r0, [sp, #8]
 8000a1e:	463b      	mov	r3, r7
 8000a20:	4652      	mov	r2, sl
 8000a22:	4659      	mov	r1, fp
 8000a24:	f002 f927 	bl	8002c76 <outs>
 8000a28:	2800      	cmp	r0, #0
 8000a2a:	f2c0 8142 	blt.w	8000cb2 <cbvprintf+0x6da>
 8000a2e:	4405      	add	r5, r0
			continue;
 8000a30:	46ba      	mov	sl, r7
 8000a32:	e5d9      	b.n	80005e8 <cbvprintf+0x10>
					(sint_value_type)va_arg(ap, ptrdiff_t);
 8000a34:	f854 3b04 	ldr.w	r3, [r4], #4
			if (length_mod == LENGTH_HH) {
 8000a38:	2901      	cmp	r1, #1
					(sint_value_type)va_arg(ap, ptrdiff_t);
 8000a3a:	ea4f 72e3 	mov.w	r2, r3, asr #31
 8000a3e:	e9cd 320a 	strd	r3, r2, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
 8000a42:	d105      	bne.n	8000a50 <cbvprintf+0x478>
				value->uint = (unsigned char)value->uint;
 8000a44:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
				value->uint = (unsigned short)value->uint;
 8000a48:	930a      	str	r3, [sp, #40]	; 0x28
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	930b      	str	r3, [sp, #44]	; 0x2c
 8000a4e:	e7e0      	b.n	8000a12 <cbvprintf+0x43a>
			} else if (length_mod == LENGTH_H) {
 8000a50:	2902      	cmp	r1, #2
 8000a52:	d1de      	bne.n	8000a12 <cbvprintf+0x43a>
				value->sint = (short)value->sint;
 8000a54:	f9bd 3028 	ldrsh.w	r3, [sp, #40]	; 0x28
 8000a58:	e7d0      	b.n	80009fc <cbvprintf+0x424>
		} else if (specifier_cat == SPECIFIER_UINT) {
 8000a5a:	2b02      	cmp	r3, #2
 8000a5c:	d123      	bne.n	8000aa6 <cbvprintf+0x4ce>
			switch (length_mod) {
 8000a5e:	1ecb      	subs	r3, r1, #3
 8000a60:	2b04      	cmp	r3, #4
 8000a62:	d813      	bhi.n	8000a8c <cbvprintf+0x4b4>
 8000a64:	e8df f003 	tbb	[pc, r3]
 8000a68:	120a0a03 	.word	0x120a0a03
 8000a6c:	12          	.byte	0x12
 8000a6d:	00          	.byte	0x00
					value->uint = (wchar_t)va_arg(ap,
 8000a6e:	6822      	ldr	r2, [r4, #0]
 8000a70:	920a      	str	r2, [sp, #40]	; 0x28
 8000a72:	2300      	movs	r3, #0
				value->sint = va_arg(ap, int);
 8000a74:	1d20      	adds	r0, r4, #4
					value->uint = (wchar_t)va_arg(ap,
 8000a76:	930b      	str	r3, [sp, #44]	; 0x2c
					(uint_value_type)va_arg(ap, size_t);
 8000a78:	4604      	mov	r4, r0
 8000a7a:	e7ca      	b.n	8000a12 <cbvprintf+0x43a>
					(uint_value_type)va_arg(ap,
 8000a7c:	1de0      	adds	r0, r4, #7
 8000a7e:	f020 0007 	bic.w	r0, r0, #7
				value->uint =
 8000a82:	e8f0 2302 	ldrd	r2, r3, [r0], #8
 8000a86:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
				break;
 8000a8a:	e7f5      	b.n	8000a78 <cbvprintf+0x4a0>
					(uint_value_type)va_arg(ap, size_t);
 8000a8c:	f854 3b04 	ldr.w	r3, [r4], #4
 8000a90:	930a      	str	r3, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
 8000a92:	2901      	cmp	r1, #1
					(uint_value_type)va_arg(ap, size_t);
 8000a94:	f04f 0300 	mov.w	r3, #0
 8000a98:	930b      	str	r3, [sp, #44]	; 0x2c
			if (length_mod == LENGTH_HH) {
 8000a9a:	d0d3      	beq.n	8000a44 <cbvprintf+0x46c>
			} else if (length_mod == LENGTH_H) {
 8000a9c:	2902      	cmp	r1, #2
 8000a9e:	d1b8      	bne.n	8000a12 <cbvprintf+0x43a>
				value->uint = (unsigned short)value->uint;
 8000aa0:	f8bd 3028 	ldrh.w	r3, [sp, #40]	; 0x28
 8000aa4:	e7d0      	b.n	8000a48 <cbvprintf+0x470>
		} else if (specifier_cat == SPECIFIER_FP) {
 8000aa6:	2b04      	cmp	r3, #4
 8000aa8:	d109      	bne.n	8000abe <cbvprintf+0x4e6>
					(sint_value_type)va_arg(ap, long long);
 8000aaa:	1de3      	adds	r3, r4, #7
 8000aac:	f023 0307 	bic.w	r3, r3, #7
 8000ab0:	f103 0408 	add.w	r4, r3, #8
				value->ldbl = va_arg(ap, long double);
 8000ab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ab8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8000abc:	e7a9      	b.n	8000a12 <cbvprintf+0x43a>
		} else if (specifier_cat == SPECIFIER_PTR) {
 8000abe:	2b03      	cmp	r3, #3
			value->ptr = va_arg(ap, void *);
 8000ac0:	bf04      	itt	eq
 8000ac2:	f854 3b04 	ldreq.w	r3, [r4], #4
 8000ac6:	930a      	streq	r3, [sp, #40]	; 0x28
 8000ac8:	e7a3      	b.n	8000a12 <cbvprintf+0x43a>
		switch (conv->specifier) {
 8000aca:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
 8000ace:	2878      	cmp	r0, #120	; 0x78
 8000ad0:	d8ae      	bhi.n	8000a30 <cbvprintf+0x458>
 8000ad2:	2862      	cmp	r0, #98	; 0x62
 8000ad4:	d822      	bhi.n	8000b1c <cbvprintf+0x544>
 8000ad6:	2825      	cmp	r0, #37	; 0x25
 8000ad8:	f43f ad8f 	beq.w	80005fa <cbvprintf+0x22>
 8000adc:	2858      	cmp	r0, #88	; 0x58
 8000ade:	d1a7      	bne.n	8000a30 <cbvprintf+0x458>
			bps = encode_uint(value->uint, conv, buf, bpe);
 8000ae0:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 8000ae4:	9300      	str	r3, [sp, #0]
 8000ae6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8000aea:	ab04      	add	r3, sp, #16
 8000aec:	aa0c      	add	r2, sp, #48	; 0x30
 8000aee:	f002 f87c 	bl	8002bea <encode_uint>
 8000af2:	4682      	mov	sl, r0
			if (precision >= 0) {
 8000af4:	f1b8 0f00 	cmp.w	r8, #0
 8000af8:	f10d 0026 	add.w	r0, sp, #38	; 0x26
 8000afc:	db0c      	blt.n	8000b18 <cbvprintf+0x540>
				conv->flag_zero = false;
 8000afe:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
				size_t len = bpe - bps;
 8000b02:	eba0 030a 	sub.w	r3, r0, sl
				conv->flag_zero = false;
 8000b06:	f36f 1286 	bfc	r2, #6, #1
				if (len < (size_t)precision) {
 8000b0a:	4598      	cmp	r8, r3
				conv->flag_zero = false;
 8000b0c:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				if (len < (size_t)precision) {
 8000b10:	d902      	bls.n	8000b18 <cbvprintf+0x540>
					conv->pad0_value = precision - (int)len;
 8000b12:	eba8 0303 	sub.w	r3, r8, r3
 8000b16:	930d      	str	r3, [sp, #52]	; 0x34
		const char *bpe = buf + sizeof(buf);
 8000b18:	4680      	mov	r8, r0
 8000b1a:	e03d      	b.n	8000b98 <cbvprintf+0x5c0>
		switch (conv->specifier) {
 8000b1c:	3863      	subs	r0, #99	; 0x63
 8000b1e:	2815      	cmp	r0, #21
 8000b20:	d886      	bhi.n	8000a30 <cbvprintf+0x458>
 8000b22:	a201      	add	r2, pc, #4	; (adr r2, 8000b28 <cbvprintf+0x550>)
 8000b24:	f852 f020 	ldr.w	pc, [r2, r0, lsl #2]
 8000b28:	08000ba9 	.word	0x08000ba9
 8000b2c:	08000c0d 	.word	0x08000c0d
 8000b30:	08000a31 	.word	0x08000a31
 8000b34:	08000a31 	.word	0x08000a31
 8000b38:	08000a31 	.word	0x08000a31
 8000b3c:	08000a31 	.word	0x08000a31
 8000b40:	08000c0d 	.word	0x08000c0d
 8000b44:	08000a31 	.word	0x08000a31
 8000b48:	08000a31 	.word	0x08000a31
 8000b4c:	08000a31 	.word	0x08000a31
 8000b50:	08000a31 	.word	0x08000a31
 8000b54:	08000c67 	.word	0x08000c67
 8000b58:	08000c35 	.word	0x08000c35
 8000b5c:	08000c39 	.word	0x08000c39
 8000b60:	08000a31 	.word	0x08000a31
 8000b64:	08000a31 	.word	0x08000a31
 8000b68:	08000b81 	.word	0x08000b81
 8000b6c:	08000a31 	.word	0x08000a31
 8000b70:	08000c35 	.word	0x08000c35
 8000b74:	08000a31 	.word	0x08000a31
 8000b78:	08000a31 	.word	0x08000a31
 8000b7c:	08000c35 	.word	0x08000c35
			if (precision >= 0) {
 8000b80:	f1b8 0f00 	cmp.w	r8, #0
			bps = (const char *)value->ptr;
 8000b84:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
			if (precision >= 0) {
 8000b88:	db0a      	blt.n	8000ba0 <cbvprintf+0x5c8>
				len = strnlen(bps, precision);
 8000b8a:	4641      	mov	r1, r8
 8000b8c:	4650      	mov	r0, sl
 8000b8e:	f002 f8a3 	bl	8002cd8 <strnlen>
			bpe = bps + len;
 8000b92:	eb0a 0800 	add.w	r8, sl, r0
		char sign = 0;
 8000b96:	2600      	movs	r6, #0
		if (bps == NULL) {
 8000b98:	f1ba 0f00 	cmp.w	sl, #0
 8000b9c:	d10c      	bne.n	8000bb8 <cbvprintf+0x5e0>
 8000b9e:	e747      	b.n	8000a30 <cbvprintf+0x458>
				len = strlen(bps);
 8000ba0:	4650      	mov	r0, sl
 8000ba2:	f002 f892 	bl	8002cca <strlen>
 8000ba6:	e7f4      	b.n	8000b92 <cbvprintf+0x5ba>
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
 8000ba8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8000baa:	f88d 3010 	strb.w	r3, [sp, #16]
			break;
 8000bae:	2600      	movs	r6, #0
			bps = buf;
 8000bb0:	f10d 0a10 	add.w	sl, sp, #16
			bpe = buf + 1;
 8000bb4:	f10d 0811 	add.w	r8, sp, #17
		size_t nj_len = (bpe - bps);
 8000bb8:	eba8 030a 	sub.w	r3, r8, sl
		if (sign != 0) {
 8000bbc:	b106      	cbz	r6, 8000bc0 <cbvprintf+0x5e8>
			nj_len += 1U;
 8000bbe:	3301      	adds	r3, #1
		if (conv->altform_0c) {
 8000bc0:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
 8000bc4:	06d0      	lsls	r0, r2, #27
 8000bc6:	d568      	bpl.n	8000c9a <cbvprintf+0x6c2>
			nj_len += 2U;
 8000bc8:	3302      	adds	r3, #2
		if (conv->pad_fp) {
 8000bca:	0652      	lsls	r2, r2, #25
		nj_len += conv->pad0_value;
 8000bcc:	990d      	ldr	r1, [sp, #52]	; 0x34
			nj_len += conv->pad0_pre_exp;
 8000bce:	bf48      	it	mi
 8000bd0:	9a0e      	ldrmi	r2, [sp, #56]	; 0x38
		nj_len += conv->pad0_value;
 8000bd2:	440b      	add	r3, r1
			nj_len += conv->pad0_pre_exp;
 8000bd4:	bf48      	it	mi
 8000bd6:	189b      	addmi	r3, r3, r2
		if (width > 0) {
 8000bd8:	f1b9 0f00 	cmp.w	r9, #0
 8000bdc:	dd76      	ble.n	8000ccc <cbvprintf+0x6f4>
			if (!conv->flag_dash) {
 8000bde:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
			width -= (int)nj_len;
 8000be2:	eba9 0903 	sub.w	r9, r9, r3
			if (!conv->flag_dash) {
 8000be6:	f3c2 0380 	ubfx	r3, r2, #2, #1
 8000bea:	9303      	str	r3, [sp, #12]
 8000bec:	0753      	lsls	r3, r2, #29
 8000bee:	d46d      	bmi.n	8000ccc <cbvprintf+0x6f4>
				if (conv->flag_zero) {
 8000bf0:	0650      	lsls	r0, r2, #25
 8000bf2:	d561      	bpl.n	8000cb8 <cbvprintf+0x6e0>
					if (sign != 0) {
 8000bf4:	b146      	cbz	r6, 8000c08 <cbvprintf+0x630>
						OUTC(sign);
 8000bf6:	9b02      	ldr	r3, [sp, #8]
 8000bf8:	4659      	mov	r1, fp
 8000bfa:	4630      	mov	r0, r6
 8000bfc:	4798      	blx	r3
 8000bfe:	2800      	cmp	r0, #0
 8000c00:	db57      	blt.n	8000cb2 <cbvprintf+0x6da>
						sign = 0;
 8000c02:	9b03      	ldr	r3, [sp, #12]
						OUTC(sign);
 8000c04:	3501      	adds	r5, #1
						sign = 0;
 8000c06:	461e      	mov	r6, r3
					pad = '0';
 8000c08:	2330      	movs	r3, #48	; 0x30
 8000c0a:	e056      	b.n	8000cba <cbvprintf+0x6e2>
			if (conv->flag_plus) {
 8000c0c:	071e      	lsls	r6, r3, #28
 8000c0e:	d40f      	bmi.n	8000c30 <cbvprintf+0x658>
				sign = ' ';
 8000c10:	f013 0610 	ands.w	r6, r3, #16
 8000c14:	bf18      	it	ne
 8000c16:	2620      	movne	r6, #32
			sint = value->sint;
 8000c18:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
			if (sint < 0) {
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	f6bf af5f 	bge.w	8000ae0 <cbvprintf+0x508>
				value->uint = (uint_value_type)-sint;
 8000c22:	4252      	negs	r2, r2
 8000c24:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c28:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
				sign = '-';
 8000c2c:	262d      	movs	r6, #45	; 0x2d
 8000c2e:	e757      	b.n	8000ae0 <cbvprintf+0x508>
				sign = '+';
 8000c30:	262b      	movs	r6, #43	; 0x2b
 8000c32:	e7f1      	b.n	8000c18 <cbvprintf+0x640>
		switch (conv->specifier) {
 8000c34:	2600      	movs	r6, #0
 8000c36:	e753      	b.n	8000ae0 <cbvprintf+0x508>
			if (value->ptr != NULL) {
 8000c38:	980a      	ldr	r0, [sp, #40]	; 0x28
 8000c3a:	b340      	cbz	r0, 8000c8e <cbvprintf+0x6b6>
				bps = encode_uint((uintptr_t)value->ptr, conv,
 8000c3c:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 8000c40:	9300      	str	r3, [sp, #0]
 8000c42:	aa0c      	add	r2, sp, #48	; 0x30
 8000c44:	ab04      	add	r3, sp, #16
 8000c46:	2100      	movs	r1, #0
 8000c48:	f001 ffcf 	bl	8002bea <encode_uint>
				conv->altform_0c = true;
 8000c4c:	f8bd 3032 	ldrh.w	r3, [sp, #50]	; 0x32
 8000c50:	f003 03ef 	and.w	r3, r3, #239	; 0xef
 8000c54:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
 8000c58:	f043 0310 	orr.w	r3, r3, #16
				bps = encode_uint((uintptr_t)value->ptr, conv,
 8000c5c:	4682      	mov	sl, r0
				conv->altform_0c = true;
 8000c5e:	f8ad 3032 	strh.w	r3, [sp, #50]	; 0x32
		char sign = 0;
 8000c62:	2600      	movs	r6, #0
				goto prec_int_pad0;
 8000c64:	e746      	b.n	8000af4 <cbvprintf+0x51c>
				store_count(conv, value->ptr, count);
 8000c66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
	switch ((enum length_mod_enum)conv->length_mod) {
 8000c68:	2907      	cmp	r1, #7
 8000c6a:	f63f aee1 	bhi.w	8000a30 <cbvprintf+0x458>
 8000c6e:	e8df f001 	tbb	[pc, r1]
 8000c72:	040c      	.short	0x040c
 8000c74:	08080c06 	.word	0x08080c06
 8000c78:	0c0c      	.short	0x0c0c
		*(signed char *)dp = (signed char)count;
 8000c7a:	701d      	strb	r5, [r3, #0]
		break;
 8000c7c:	e6d8      	b.n	8000a30 <cbvprintf+0x458>
		*(short *)dp = (short)count;
 8000c7e:	801d      	strh	r5, [r3, #0]
		break;
 8000c80:	e6d6      	b.n	8000a30 <cbvprintf+0x458>
		*(intmax_t *)dp = (intmax_t)count;
 8000c82:	17ea      	asrs	r2, r5, #31
 8000c84:	e9c3 5200 	strd	r5, r2, [r3]
		break;
 8000c88:	e6d2      	b.n	8000a30 <cbvprintf+0x458>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
 8000c8a:	601d      	str	r5, [r3, #0]
		break;
 8000c8c:	e6d0      	b.n	8000a30 <cbvprintf+0x458>
			bps = "(nil)";
 8000c8e:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8000d58 <cbvprintf+0x780>
 8000c92:	4606      	mov	r6, r0
			bpe = bps + 5;
 8000c94:	f10a 0805 	add.w	r8, sl, #5
 8000c98:	e78e      	b.n	8000bb8 <cbvprintf+0x5e0>
		} else if (conv->altform_0) {
 8000c9a:	0711      	lsls	r1, r2, #28
			nj_len += 1U;
 8000c9c:	bf48      	it	mi
 8000c9e:	3301      	addmi	r3, #1
 8000ca0:	e793      	b.n	8000bca <cbvprintf+0x5f2>
					OUTC(pad);
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	9303      	str	r3, [sp, #12]
 8000ca6:	4659      	mov	r1, fp
 8000ca8:	9b02      	ldr	r3, [sp, #8]
 8000caa:	4798      	blx	r3
 8000cac:	2800      	cmp	r0, #0
 8000cae:	9b03      	ldr	r3, [sp, #12]
 8000cb0:	da04      	bge.n	8000cbc <cbvprintf+0x6e4>
#undef OUTS
#undef OUTC
}
 8000cb2:	b011      	add	sp, #68	; 0x44
 8000cb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				char pad = ' ';
 8000cb8:	2320      	movs	r3, #32
 8000cba:	444d      	add	r5, r9
 8000cbc:	464a      	mov	r2, r9
				while (width-- > 0) {
 8000cbe:	2a00      	cmp	r2, #0
 8000cc0:	eba5 0109 	sub.w	r1, r5, r9
 8000cc4:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 8000cc8:	dceb      	bgt.n	8000ca2 <cbvprintf+0x6ca>
 8000cca:	460d      	mov	r5, r1
		if (sign != 0) {
 8000ccc:	b136      	cbz	r6, 8000cdc <cbvprintf+0x704>
			OUTC(sign);
 8000cce:	9b02      	ldr	r3, [sp, #8]
 8000cd0:	4659      	mov	r1, fp
 8000cd2:	4630      	mov	r0, r6
 8000cd4:	4798      	blx	r3
 8000cd6:	2800      	cmp	r0, #0
 8000cd8:	dbeb      	blt.n	8000cb2 <cbvprintf+0x6da>
 8000cda:	3501      	adds	r5, #1
			if (conv->altform_0c | conv->altform_0) {
 8000cdc:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
 8000ce0:	06d9      	lsls	r1, r3, #27
 8000ce2:	d401      	bmi.n	8000ce8 <cbvprintf+0x710>
 8000ce4:	071a      	lsls	r2, r3, #28
 8000ce6:	d506      	bpl.n	8000cf6 <cbvprintf+0x71e>
				OUTC('0');
 8000ce8:	9b02      	ldr	r3, [sp, #8]
 8000cea:	4659      	mov	r1, fp
 8000cec:	2030      	movs	r0, #48	; 0x30
 8000cee:	4798      	blx	r3
 8000cf0:	2800      	cmp	r0, #0
 8000cf2:	dbde      	blt.n	8000cb2 <cbvprintf+0x6da>
 8000cf4:	3501      	adds	r5, #1
			if (conv->altform_0c) {
 8000cf6:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
 8000cfa:	06db      	lsls	r3, r3, #27
 8000cfc:	d507      	bpl.n	8000d0e <cbvprintf+0x736>
				OUTC(conv->specifier);
 8000cfe:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
 8000d02:	9b02      	ldr	r3, [sp, #8]
 8000d04:	4659      	mov	r1, fp
 8000d06:	4798      	blx	r3
 8000d08:	2800      	cmp	r0, #0
 8000d0a:	dbd2      	blt.n	8000cb2 <cbvprintf+0x6da>
 8000d0c:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
 8000d0e:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 8000d10:	442e      	add	r6, r5
 8000d12:	1b73      	subs	r3, r6, r5
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	dc16      	bgt.n	8000d46 <cbvprintf+0x76e>
			OUTS(bps, bpe);
 8000d18:	9802      	ldr	r0, [sp, #8]
 8000d1a:	4643      	mov	r3, r8
 8000d1c:	4652      	mov	r2, sl
 8000d1e:	4659      	mov	r1, fp
 8000d20:	f001 ffa9 	bl	8002c76 <outs>
 8000d24:	2800      	cmp	r0, #0
 8000d26:	dbc4      	blt.n	8000cb2 <cbvprintf+0x6da>
 8000d28:	4405      	add	r5, r0
		while (width > 0) {
 8000d2a:	44a9      	add	r9, r5
 8000d2c:	eba9 0305 	sub.w	r3, r9, r5
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	f77f ae7d 	ble.w	8000a30 <cbvprintf+0x458>
			OUTC(' ');
 8000d36:	9b02      	ldr	r3, [sp, #8]
 8000d38:	4659      	mov	r1, fp
 8000d3a:	2020      	movs	r0, #32
 8000d3c:	4798      	blx	r3
 8000d3e:	2800      	cmp	r0, #0
 8000d40:	dbb7      	blt.n	8000cb2 <cbvprintf+0x6da>
 8000d42:	3501      	adds	r5, #1
			--width;
 8000d44:	e7f2      	b.n	8000d2c <cbvprintf+0x754>
				OUTC('0');
 8000d46:	9b02      	ldr	r3, [sp, #8]
 8000d48:	4659      	mov	r1, fp
 8000d4a:	2030      	movs	r0, #48	; 0x30
 8000d4c:	4798      	blx	r3
 8000d4e:	2800      	cmp	r0, #0
 8000d50:	dbaf      	blt.n	8000cb2 <cbvprintf+0x6da>
 8000d52:	3501      	adds	r5, #1
 8000d54:	e7dd      	b.n	8000d12 <cbvprintf+0x73a>
 8000d56:	bf00      	nop
 8000d58:	08003b56 	.word	0x08003b56

08000d5c <st_stm32f4_init>:
  * @rmtoll FLASH_ACR    ICEN          LL_FLASH_EnableInstCache
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_EnableInstCache(void)
{
  SET_BIT(FLASH->ACR, FLASH_ACR_ICEN);
 8000d5c:	4b0c      	ldr	r3, [pc, #48]	; (8000d90 <st_stm32f4_init+0x34>)
 8000d5e:	681a      	ldr	r2, [r3, #0]
 8000d60:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000d64:	601a      	str	r2, [r3, #0]
  * @rmtoll FLASH_ACR    DCEN          LL_FLASH_EnableDataCache
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_EnableDataCache(void)
{
  SET_BIT(FLASH->ACR, FLASH_ACR_DCEN);
 8000d66:	681a      	ldr	r2, [r3, #0]
 8000d68:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000d6c:	601a      	str	r2, [r3, #0]
		:
		: "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	unsigned int tmp;

	__asm__ volatile(
 8000d6e:	f04f 0210 	mov.w	r2, #16
 8000d72:	f3ef 8311 	mrs	r3, BASEPRI
 8000d76:	f382 8812 	msr	BASEPRI_MAX, r2
 8000d7a:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
 8000d7e:	f383 8811 	msr	BASEPRI, r3
 8000d82:	f3bf 8f6f 	isb	sy

	irq_unlock(key);

	/* Update CMSIS SystemCoreClock variable (HCLK) */
	/* At reset, system core clock is set to 16 MHz from HSI */
	SystemCoreClock = 16000000;
 8000d86:	4b03      	ldr	r3, [pc, #12]	; (8000d94 <st_stm32f4_init+0x38>)
 8000d88:	4a03      	ldr	r2, [pc, #12]	; (8000d98 <st_stm32f4_init+0x3c>)
 8000d8a:	601a      	str	r2, [r3, #0]

	return 0;
}
 8000d8c:	2000      	movs	r0, #0
 8000d8e:	4770      	bx	lr
 8000d90:	40023c00 	.word	0x40023c00
 8000d94:	2000002c 	.word	0x2000002c
 8000d98:	00f42400 	.word	0x00f42400

08000d9c <stm32_dt_pinctrl_configure>:
 *
 * @return 0 on success, -EINVAL otherwise
 */
int stm32_dt_pinctrl_configure(const struct soc_gpio_pinctrl *pinctrl,
			       size_t list_size, uint32_t base)
{
 8000d9c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint32_t pin, mux;
	uint32_t func = 0;
	int ret = 0;

	if (!list_size) {
 8000da0:	4688      	mov	r8, r1
 8000da2:	b379      	cbz	r1, 8000e04 <stm32_dt_pinctrl_configure+0x68>
	}
#else
	ARG_UNUSED(base);
#endif /* DT_HAS_COMPAT_STATUS_OKAY(st_stm32f1_pinctrl) */

	for (int i = 0; i < list_size; i++) {
 8000da4:	2600      	movs	r6, #0
	port_device = gpio_ports[STM32_PORT(pin)];
 8000da6:	f8df 9068 	ldr.w	r9, [pc, #104]	; 8000e10 <stm32_dt_pinctrl_configure+0x74>
 8000daa:	1d04      	adds	r4, r0, #4
	uint32_t func = 0;
 8000dac:	4635      	mov	r5, r6
		mux = pinctrl[i].pinmux;
 8000dae:	f854 0c04 	ldr.w	r0, [r4, #-4]
		} else {
			/* Not supported */
			__ASSERT_NO_MSG(STM32_DT_PINMUX_FUNC(mux));
		}
#else
		if (STM32_DT_PINMUX_FUNC(mux) < STM32_ANALOG) {
 8000db2:	f010 0ff0 	tst.w	r0, #240	; 0xf0
			func = pinctrl[i].pincfg | STM32_MODER_ALT_MODE;
		} else if (STM32_DT_PINMUX_FUNC(mux) == STM32_ANALOG) {
 8000db6:	fa5f fb80 	uxtb.w	fp, r0
		if (STM32_DT_PINMUX_FUNC(mux) < STM32_ANALOG) {
 8000dba:	d10e      	bne.n	8000dda <stm32_dt_pinctrl_configure+0x3e>
			func = pinctrl[i].pincfg | STM32_MODER_ALT_MODE;
 8000dbc:	6825      	ldr	r5, [r4, #0]
 8000dbe:	f045 0520 	orr.w	r5, r5, #32
			/* Not supported */
			__ASSERT_NO_MSG(STM32_DT_PINMUX_FUNC(mux));
		}
#endif /* DT_HAS_COMPAT_STATUS_OKAY(st_stm32f1_pinctrl) */

		pin = STM32PIN(STM32_DT_PINMUX_PORT(mux),
 8000dc2:	f3c0 2a07 	ubfx	sl, r0, #8, #8
	if (STM32_PORT(pin) >= STM32_PORTS_MAX) {
 8000dc6:	f3c0 3003 	ubfx	r0, r0, #12, #4
 8000dca:	280a      	cmp	r0, #10
 8000dcc:	d81d      	bhi.n	8000e0a <stm32_dt_pinctrl_configure+0x6e>
	port_device = gpio_ports[STM32_PORT(pin)];
 8000dce:	f859 7020 	ldr.w	r7, [r9, r0, lsl #2]
	if ((port_device == NULL) || (!device_is_ready(port_device))) {
 8000dd2:	b93f      	cbnz	r7, 8000de4 <stm32_dt_pinctrl_configure+0x48>
		return -ENODEV;
 8000dd4:	f06f 0012 	mvn.w	r0, #18
 8000dd8:	e015      	b.n	8000e06 <stm32_dt_pinctrl_configure+0x6a>
			func = STM32_MODER_ANALOG_MODE;
 8000dda:	f1bb 0f10 	cmp.w	fp, #16
 8000dde:	bf08      	it	eq
 8000de0:	2530      	moveq	r5, #48	; 0x30
 8000de2:	e7ee      	b.n	8000dc2 <stm32_dt_pinctrl_configure+0x26>
 *
 * @return a non-positive integer as documented in device_usable_check().
 */
static inline int z_device_usable_check(const struct device *dev)
{
	return z_device_ready(dev) ? 0 : -ENODEV;
 8000de4:	4638      	mov	r0, r7
 8000de6:	f002 fa93 	bl	8003310 <z_device_ready>
 8000dea:	3408      	adds	r4, #8
 8000dec:	2800      	cmp	r0, #0
 8000dee:	d0f1      	beq.n	8000dd4 <stm32_dt_pinctrl_configure+0x38>
	gpio_stm32_configure(port_device, STM32_PIN(pin), func, altf);
 8000df0:	465b      	mov	r3, fp
 8000df2:	462a      	mov	r2, r5
 8000df4:	f00a 010f 	and.w	r1, sl, #15
 8000df8:	4638      	mov	r0, r7
	for (int i = 0; i < list_size; i++) {
 8000dfa:	3601      	adds	r6, #1
	gpio_stm32_configure(port_device, STM32_PIN(pin), func, altf);
 8000dfc:	f002 f86f 	bl	8002ede <gpio_stm32_configure>
	for (int i = 0; i < list_size; i++) {
 8000e00:	4546      	cmp	r6, r8
 8000e02:	d1d4      	bne.n	8000dae <stm32_dt_pinctrl_configure+0x12>
		return 0;
 8000e04:	2000      	movs	r0, #0
			return ret;
		}
	}

	return 0;
}
 8000e06:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return -EINVAL;
 8000e0a:	f06f 0015 	mvn.w	r0, #21
 8000e0e:	e7fa      	b.n	8000e06 <stm32_dt_pinctrl_configure+0x6a>
 8000e10:	08003984 	.word	0x08003984

08000e14 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
 8000e14:	4901      	ldr	r1, [pc, #4]	; (8000e1c <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
 8000e16:	2210      	movs	r2, #16
	str	r2, [r1]
 8000e18:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
 8000e1a:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
 8000e1c:	e000ed10 	.word	0xe000ed10

08000e20 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
 8000e20:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
 8000e22:	4040      	eors	r0, r0
	msr	BASEPRI, r0
 8000e24:	f380 8811 	msr	BASEPRI, r0
	isb
 8000e28:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
 8000e2c:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
 8000e30:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
 8000e32:	b662      	cpsie	i
	isb
 8000e34:	f3bf 8f6f 	isb	sy

	bx	lr
 8000e38:	4770      	bx	lr
 8000e3a:	bf00      	nop

08000e3c <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
 8000e3c:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	db08      	blt.n	8000e54 <arch_irq_enable+0x18>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e42:	2201      	movs	r2, #1
 8000e44:	f000 001f 	and.w	r0, r0, #31
 8000e48:	fa02 f000 	lsl.w	r0, r2, r0
 8000e4c:	095b      	lsrs	r3, r3, #5
 8000e4e:	4a02      	ldr	r2, [pc, #8]	; (8000e58 <arch_irq_enable+0x1c>)
 8000e50:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
 8000e54:	4770      	bx	lr
 8000e56:	bf00      	nop
 8000e58:	e000e100 	.word	0xe000e100

08000e5c <z_arm_irq_priority_set>:
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
 8000e5c:	b243      	sxtb	r3, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8000e5e:	2b00      	cmp	r3, #0
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e60:	bfa8      	it	ge
 8000e62:	f103 4360 	addge.w	r3, r3, #3758096384	; 0xe0000000
		prio += _IRQ_PRIO_OFFSET;
 8000e66:	f101 0101 	add.w	r1, r1, #1
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e6a:	bfb8      	it	lt
 8000e6c:	4b06      	ldrlt	r3, [pc, #24]	; (8000e88 <z_arm_irq_priority_set+0x2c>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e6e:	ea4f 1101 	mov.w	r1, r1, lsl #4
 8000e72:	bfac      	ite	ge
 8000e74:	f503 4361 	addge.w	r3, r3, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e78:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e7c:	b2c9      	uxtb	r1, r1
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e7e:	bfb4      	ite	lt
 8000e80:	5419      	strblt	r1, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e82:	f883 1300 	strbge.w	r1, [r3, #768]	; 0x300
}
 8000e86:	4770      	bx	lr
 8000e88:	e000ed14 	.word	0xe000ed14

08000e8c <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
 8000e8c:	bf30      	wfi
    b z_SysNmiOnReset
 8000e8e:	f7ff bffd 	b.w	8000e8c <z_SysNmiOnReset>
 8000e92:	bf00      	nop

08000e94 <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
 8000e94:	4a0f      	ldr	r2, [pc, #60]	; (8000ed4 <z_arm_prep_c+0x40>)
 * This routine prepares for the execution of and runs C code.
 *
 * @return N/A
 */
void z_arm_prep_c(void)
{
 8000e96:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
 8000e98:	4b0f      	ldr	r3, [pc, #60]	; (8000ed8 <z_arm_prep_c+0x44>)
 8000e9a:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 8000e9e:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000ea0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000ea4:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
 8000ea8:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8000eac:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8000eb0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 */
__STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
 8000eb4:	f3ef 8314 	mrs	r3, CONTROL
	__set_CONTROL(__get_CONTROL() & (~(CONTROL_FPCA_Msk)));
 8000eb8:	f023 0304 	bic.w	r3, r3, #4
  \details Writes the given value to the Control Register.
  \param [in]    control  Control Register value to set
 */
__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 8000ebc:	f383 8814 	msr	CONTROL, r3
  __ASM volatile ("isb 0xF":::"memory");
 8000ec0:	f3bf 8f6f 	isb	sy
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
 8000ec4:	f001 f8b8 	bl	8002038 <z_bss_zero>
	z_data_copy();
 8000ec8:	f001 fc6a 	bl	80027a0 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
 8000ecc:	f000 f9be 	bl	800124c <z_arm_interrupt_init>
	z_cstart();
 8000ed0:	f001 f8bc 	bl	800204c <z_cstart>
 8000ed4:	08000000 	.word	0x08000000
 8000ed8:	e000ed00 	.word	0xe000ed00

08000edc <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
 8000edc:	4a09      	ldr	r2, [pc, #36]	; (8000f04 <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
 8000ede:	490a      	ldr	r1, [pc, #40]	; (8000f08 <arch_swap+0x2c>)
	_current->arch.basepri = key;
 8000ee0:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
 8000ee2:	6809      	ldr	r1, [r1, #0]
 8000ee4:	6799      	str	r1, [r3, #120]	; 0x78

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
 8000ee6:	4909      	ldr	r1, [pc, #36]	; (8000f0c <arch_swap+0x30>)
	_current->arch.basepri = key;
 8000ee8:	6758      	str	r0, [r3, #116]	; 0x74
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
 8000eea:	684b      	ldr	r3, [r1, #4]
 8000eec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ef0:	604b      	str	r3, [r1, #4]
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	f383 8811 	msr	BASEPRI, r3
 8000ef8:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
 8000efc:	6893      	ldr	r3, [r2, #8]
}
 8000efe:	6f98      	ldr	r0, [r3, #120]	; 0x78
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop
 8000f04:	200002c8 	.word	0x200002c8
 8000f08:	08003b34 	.word	0x08003b34
 8000f0c:	e000ed00 	.word	0xe000ed00

08000f10 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
 8000f10:	4912      	ldr	r1, [pc, #72]	; (8000f5c <z_arm_pendsv+0x4c>)
    ldr r2, [r1, #_kernel_offset_to_current]
 8000f12:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
 8000f14:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
 8000f18:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
 8000f1a:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
 8000f1e:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
 8000f22:	2010      	movs	r0, #16
    msr BASEPRI_MAX, r0
 8000f24:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
 8000f28:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
 8000f2c:	4f0c      	ldr	r7, [pc, #48]	; (8000f60 <z_arm_pendsv+0x50>)
    ldr v3, =_SCS_ICSR_UNPENDSV
 8000f2e:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
 8000f32:	698a      	ldr	r2, [r1, #24]

    str r2, [r1, #_kernel_offset_to_current]
 8000f34:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
 8000f36:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
 8000f38:	6f50      	ldr	r0, [r2, #116]	; 0x74
    movs r3, #0
 8000f3a:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
 8000f3c:	6753      	str	r3, [r2, #116]	; 0x74
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
 8000f3e:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
 8000f42:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
 8000f44:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
 8000f46:	f000 f9c1 	bl	80012cc <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
 8000f4a:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
 8000f4e:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
 8000f52:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
 8000f56:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
 8000f5a:	4770      	bx	lr
    ldr r1, =_kernel
 8000f5c:	200002c8 	.word	0x200002c8
    ldr v4, =_SCS_ICSR
 8000f60:	e000ed04 	.word	0xe000ed04

08000f64 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
 8000f64:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
 8000f68:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
 8000f6a:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
 8000f6e:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
 8000f72:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
 8000f74:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
 8000f78:	2902      	cmp	r1, #2
    beq _oops
 8000f7a:	d0ff      	beq.n	8000f7c <_oops>

08000f7c <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
 8000f7c:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
 8000f7e:	f001 fe95 	bl	8002cac <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
 8000f82:	bd01      	pop	{r0, pc}

08000f84 <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
 8000f84:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
 8000f88:	9b00      	ldr	r3, [sp, #0]
 8000f8a:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->pc &= 0xfffffffe;
 8000f8e:	490a      	ldr	r1, [pc, #40]	; (8000fb8 <arch_new_thread+0x34>)
	iframe->a3 = (uint32_t)p2;
 8000f90:	9b01      	ldr	r3, [sp, #4]
 8000f92:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
 8000f96:	9b02      	ldr	r3, [sp, #8]
 8000f98:	f842 3c14 	str.w	r3, [r2, #-20]
	iframe->pc &= 0xfffffffe;
 8000f9c:	f021 0101 	bic.w	r1, r1, #1

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
 8000fa0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000fa4:	f842 3c04 	str.w	r3, [r2, #-4]
	iframe->pc &= 0xfffffffe;
 8000fa8:	f842 1c08 	str.w	r1, [r2, #-8]
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
 8000fac:	2300      	movs	r3, #0
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
 8000fae:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
 8000fb0:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
 8000fb2:	6743      	str	r3, [r0, #116]	; 0x74
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop
 8000fb8:	08002bd7 	.word	0x08002bd7

08000fbc <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
 8000fbc:	4a09      	ldr	r2, [pc, #36]	; (8000fe4 <z_check_thread_stack_fail+0x28>)
{
 8000fbe:	4603      	mov	r3, r0
	const struct k_thread *thread = _current;
 8000fc0:	6890      	ldr	r0, [r2, #8]

	if (thread == NULL) {
 8000fc2:	b170      	cbz	r0, 8000fe2 <z_check_thread_stack_fail+0x26>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
 8000fc4:	f113 0f16 	cmn.w	r3, #22
 8000fc8:	6e40      	ldr	r0, [r0, #100]	; 0x64
 8000fca:	d005      	beq.n	8000fd8 <z_check_thread_stack_fail+0x1c>
 8000fcc:	f1a0 0220 	sub.w	r2, r0, #32
 8000fd0:	429a      	cmp	r2, r3
 8000fd2:	d805      	bhi.n	8000fe0 <z_check_thread_stack_fail+0x24>
 8000fd4:	4283      	cmp	r3, r0
 8000fd6:	d203      	bcs.n	8000fe0 <z_check_thread_stack_fail+0x24>
		return (uint32_t)Z_THREAD_STACK_BUFFER(z_main_stack);
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
 8000fd8:	4281      	cmp	r1, r0
 8000fda:	bf28      	it	cs
 8000fdc:	2000      	movcs	r0, #0
 8000fde:	4770      	bx	lr
 8000fe0:	2000      	movs	r0, #0
}
 8000fe2:	4770      	bx	lr
 8000fe4:	200002c8 	.word	0x200002c8

08000fe8 <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
 8000fe8:	b508      	push	{r3, lr}
	z_arm_prepare_switch_to_main();

	_current = main_thread;
 8000fea:	4b09      	ldr	r3, [pc, #36]	; (8001010 <arch_switch_to_main_thread+0x28>)
 8000fec:	6098      	str	r0, [r3, #8]
{
 8000fee:	460d      	mov	r5, r1
 8000ff0:	4614      	mov	r4, r2
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
 8000ff2:	f000 f96b 	bl	80012cc <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
 8000ff6:	4620      	mov	r0, r4
 8000ff8:	f385 8809 	msr	PSP, r5
 8000ffc:	2100      	movs	r1, #0
 8000ffe:	b663      	cpsie	if
 8001000:	f381 8811 	msr	BASEPRI, r1
 8001004:	f3bf 8f6f 	isb	sy
 8001008:	2200      	movs	r2, #0
 800100a:	2300      	movs	r3, #0
 800100c:	f001 fde3 	bl	8002bd6 <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
 8001010:	200002c8 	.word	0x200002c8

08001014 <_isr_wrapper>:
 * @return N/A
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
 8001014:	b501      	push	{r0, lr}
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
 8001016:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
 800101a:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
 800101e:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
 8001022:	4904      	ldr	r1, [pc, #16]	; (8001034 <_isr_wrapper+0x20>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
 8001024:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
 8001026:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
 8001028:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
 800102a:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
 800102e:	4902      	ldr	r1, [pc, #8]	; (8001038 <_isr_wrapper+0x24>)
	bx r1
 8001030:	4708      	bx	r1
 8001032:	0000      	.short	0x0000
	ldr r1, =_sw_isr_table
 8001034:	08003654 	.word	0x08003654
	ldr r1, =z_arm_int_exit
 8001038:	0800103d 	.word	0x0800103d

0800103c <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
 800103c:	4b04      	ldr	r3, [pc, #16]	; (8001050 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
 800103e:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
 8001040:	6998      	ldr	r0, [r3, #24]
	cmp r0, r1
 8001042:	4288      	cmp	r0, r1
	beq _EXIT_EXC
 8001044:	d003      	beq.n	800104e <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
 8001046:	4903      	ldr	r1, [pc, #12]	; (8001054 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
 8001048:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
 800104c:	600a      	str	r2, [r1, #0]

0800104e <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
 800104e:	4770      	bx	lr
	ldr r3, =_kernel
 8001050:	200002c8 	.word	0x200002c8
	ldr r1, =_SCS_ICSR
 8001054:	e000ed04 	.word	0xe000ed04

08001058 <mem_manage_fault>:
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
			      bool *recoverable)
{
 8001058:	b538      	push	{r3, r4, r5, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
 800105a:	4b19      	ldr	r3, [pc, #100]	; (80010c0 <mem_manage_fault+0x68>)
{
 800105c:	4614      	mov	r4, r2
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
 800105e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
 8001060:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
 8001062:	6a9a      	ldr	r2, [r3, #40]	; 0x28
{
 8001064:	4605      	mov	r5, r0
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
 8001066:	0790      	lsls	r0, r2, #30
 8001068:	d519      	bpl.n	800109e <mem_manage_fault+0x46>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		uint32_t temp = SCB->MMFAR;
 800106a:	6b58      	ldr	r0, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
 800106c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800106e:	0612      	lsls	r2, r2, #24
 8001070:	d515      	bpl.n	800109e <mem_manage_fault+0x46>
			mmfar = temp;
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault != 0) {
 8001072:	b119      	cbz	r1, 800107c <mem_manage_fault+0x24>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
 8001074:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001076:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800107a:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
 800107c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Instruction Access Violation");
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
 800107e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	 * crossed into an area beyond the thread stack.]
	 *
	 * Data Access Violation errors may or may not be caused by
	 * thread stack overflows.
	 */
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
 8001080:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001082:	06d1      	lsls	r1, r2, #27
 8001084:	d40e      	bmi.n	80010a4 <mem_manage_fault+0x4c>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
 8001086:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
 8001088:	079a      	lsls	r2, r3, #30
 800108a:	d40b      	bmi.n	80010a4 <mem_manage_fault+0x4c>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
 800108c:	2000      	movs	r0, #0
		"without stack guard, user-mode or null-pointer detection\n");
#endif /* CONFIG_MPU_STACK_GUARD || CONFIG_USERSPACE */
	}

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
 800108e:	4a0c      	ldr	r2, [pc, #48]	; (80010c0 <mem_manage_fault+0x68>)
 8001090:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8001092:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
 8001096:	6293      	str	r3, [r2, #40]	; 0x28

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf, true);
 8001098:	2300      	movs	r3, #0
 800109a:	7023      	strb	r3, [r4, #0]

	return reason;
}
 800109c:	bd38      	pop	{r3, r4, r5, pc}
	uint32_t mmfar = -EINVAL;
 800109e:	f06f 0015 	mvn.w	r0, #21
 80010a2:	e7eb      	b.n	800107c <mem_manage_fault+0x24>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
 80010a4:	4b06      	ldr	r3, [pc, #24]	; (80010c0 <mem_manage_fault+0x68>)
 80010a6:	685b      	ldr	r3, [r3, #4]
 80010a8:	051b      	lsls	r3, r3, #20
 80010aa:	d5ef      	bpl.n	800108c <mem_manage_fault+0x34>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
 80010ac:	4629      	mov	r1, r5
 80010ae:	f7ff ff85 	bl	8000fbc <z_check_thread_stack_fail>
			if (min_stack_ptr) {
 80010b2:	2800      	cmp	r0, #0
 80010b4:	d0ea      	beq.n	800108c <mem_manage_fault+0x34>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 80010b6:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
 80010ba:	2002      	movs	r0, #2
 80010bc:	e7e7      	b.n	800108e <mem_manage_fault+0x36>
 80010be:	bf00      	nop
 80010c0:	e000ed00 	.word	0xe000ed00

080010c4 <bus_fault.constprop.0>:
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
 80010c4:	4b0d      	ldr	r3, [pc, #52]	; (80010fc <bus_fault.constprop.0+0x38>)
 80010c6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
 80010c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
 80010ca:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80010cc:	0592      	lsls	r2, r2, #22
 80010ce:	d508      	bpl.n	80010e2 <bus_fault.constprop.0+0x1e>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
 80010d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
 80010d2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80010d4:	0412      	lsls	r2, r2, #16
 80010d6:	d504      	bpl.n	80010e2 <bus_fault.constprop.0+0x1e>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault != 0) {
 80010d8:	b118      	cbz	r0, 80010e2 <bus_fault.constprop.0+0x1e>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
 80010da:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80010dc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80010e0:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
 80010e2:	4b06      	ldr	r3, [pc, #24]	; (80010fc <bus_fault.constprop.0+0x38>)
 80010e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
 80010e6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80010e8:	05d2      	lsls	r2, r2, #23
		PR_FAULT_INFO("  Instruction bus error");
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
 80010ea:	bf58      	it	pl
 80010ec:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
 80010ee:	6a9a      	ldr	r2, [r3, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
 80010f0:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
 80010f2:	f442 427f 	orr.w	r2, r2, #65280	; 0xff00
 80010f6:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
 80010f8:	7008      	strb	r0, [r1, #0]

	return reason;
}
 80010fa:	4770      	bx	lr
 80010fc:	e000ed00 	.word	0xe000ed00

08001100 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
 8001100:	b570      	push	{r4, r5, r6, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
 8001102:	4b48      	ldr	r3, [pc, #288]	; (8001224 <z_arm_fault+0x124>)
 8001104:	685b      	ldr	r3, [r3, #4]
{
 8001106:	b08a      	sub	sp, #40	; 0x28
 8001108:	460d      	mov	r5, r1
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
 800110a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800110e:	2600      	movs	r6, #0
 8001110:	f386 8811 	msr	BASEPRI, r6
 8001114:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
 8001118:	f002 417f 	and.w	r1, r2, #4278190080	; 0xff000000
 800111c:	f1b1 4f7f 	cmp.w	r1, #4278190080	; 0xff000000
 8001120:	d111      	bne.n	8001146 <z_arm_fault+0x46>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
 8001122:	f002 010c 	and.w	r1, r2, #12
 8001126:	2908      	cmp	r1, #8
 8001128:	d00d      	beq.n	8001146 <z_arm_fault+0x46>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
 800112a:	0711      	lsls	r1, r2, #28
 800112c:	d401      	bmi.n	8001132 <z_arm_fault+0x32>
			ptr_esf = (z_arch_esf_t *)msp;
 800112e:	4605      	mov	r5, r0
			*nested_exc = true;
 8001130:	2601      	movs	r6, #1
	*recoverable = false;
 8001132:	2200      	movs	r2, #0
	switch (fault) {
 8001134:	3b03      	subs	r3, #3
	*recoverable = false;
 8001136:	f88d 2007 	strb.w	r2, [sp, #7]
	switch (fault) {
 800113a:	2b03      	cmp	r3, #3
 800113c:	d86b      	bhi.n	8001216 <z_arm_fault+0x116>
 800113e:	e8df f003 	tbb	[pc, r3]
 8001142:	5504      	.short	0x5504
 8001144:	5d59      	.short	0x5d59
		return NULL;
 8001146:	4635      	mov	r5, r6
 8001148:	e7f3      	b.n	8001132 <z_arm_fault+0x32>
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
 800114a:	4b36      	ldr	r3, [pc, #216]	; (8001224 <z_arm_fault+0x124>)
 800114c:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 800114e:	f014 0402 	ands.w	r4, r4, #2
 8001152:	d160      	bne.n	8001216 <z_arm_fault+0x116>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
 8001154:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001156:	2a00      	cmp	r2, #0
 8001158:	db15      	blt.n	8001186 <z_arm_fault+0x86>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
 800115a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800115c:	0052      	lsls	r2, r2, #1
 800115e:	d512      	bpl.n	8001186 <z_arm_fault+0x86>
	uint16_t fault_insn = *(ret_addr - 1);
 8001160:	69aa      	ldr	r2, [r5, #24]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
 8001162:	f832 1c02 	ldrh.w	r1, [r2, #-2]
 8001166:	f64d 7202 	movw	r2, #57090	; 0xdf02
 800116a:	4291      	cmp	r1, r2
 800116c:	d00a      	beq.n	8001184 <z_arm_fault+0x84>
		} else if (SCB_MMFSR != 0) {
 800116e:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8001172:	b30a      	cbz	r2, 80011b8 <z_arm_fault+0xb8>
			reason = mem_manage_fault(esf, 1, recoverable);
 8001174:	f10d 0207 	add.w	r2, sp, #7
 8001178:	2101      	movs	r1, #1
		reason = mem_manage_fault(esf, 0, recoverable);
 800117a:	4628      	mov	r0, r5
 800117c:	f7ff ff6c 	bl	8001058 <mem_manage_fault>
		reason = bus_fault(esf, 0, recoverable);
 8001180:	4604      	mov	r4, r0
		break;
 8001182:	e000      	b.n	8001186 <z_arm_fault+0x86>
			reason = esf->basic.r0;
 8001184:	682c      	ldr	r4, [r5, #0]
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
 8001186:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800118a:	b99b      	cbnz	r3, 80011b4 <z_arm_fault+0xb4>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
 800118c:	2220      	movs	r2, #32
 800118e:	4629      	mov	r1, r5
 8001190:	a802      	add	r0, sp, #8
 8001192:	f001 fdb6 	bl	8002d02 <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
 8001196:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001198:	2e00      	cmp	r6, #0
 800119a:	d03e      	beq.n	800121a <z_arm_fault+0x11a>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
 800119c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80011a0:	b922      	cbnz	r2, 80011ac <z_arm_fault+0xac>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
 80011a2:	ea6f 2353 	mvn.w	r3, r3, lsr #9
 80011a6:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
 80011aa:	9309      	str	r3, [sp, #36]	; 0x24
	}

	z_arm_fatal_error(reason, &esf_copy);
 80011ac:	a902      	add	r1, sp, #8
 80011ae:	4620      	mov	r0, r4
 80011b0:	f001 fd7a 	bl	8002ca8 <z_arm_fatal_error>
}
 80011b4:	b00a      	add	sp, #40	; 0x28
 80011b6:	bd70      	pop	{r4, r5, r6, pc}
		} else if (SCB_BFSR != 0) {
 80011b8:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
 80011bc:	b12a      	cbz	r2, 80011ca <z_arm_fault+0xca>
			reason = bus_fault(esf, 1, recoverable);
 80011be:	f10d 0107 	add.w	r1, sp, #7
 80011c2:	2001      	movs	r0, #1
		reason = bus_fault(esf, 0, recoverable);
 80011c4:	f7ff ff7e 	bl	80010c4 <bus_fault.constprop.0>
 80011c8:	e7da      	b.n	8001180 <z_arm_fault+0x80>
		} else if (SCB_UFSR != 0) {
 80011ca:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 80011cc:	b292      	uxth	r2, r2
 80011ce:	2a00      	cmp	r2, #0
 80011d0:	d0d9      	beq.n	8001186 <z_arm_fault+0x86>
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
 80011d2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
 80011d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
 80011d6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
 80011d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
 80011da:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
 80011dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
 80011de:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80011e0:	ea6f 4202 	mvn.w	r2, r2, lsl #16
 80011e4:	ea6f 4212 	mvn.w	r2, r2, lsr #16
 80011e8:	629a      	str	r2, [r3, #40]	; 0x28
	return reason;
 80011ea:	e7cc      	b.n	8001186 <z_arm_fault+0x86>
		reason = mem_manage_fault(esf, 0, recoverable);
 80011ec:	f10d 0207 	add.w	r2, sp, #7
 80011f0:	2100      	movs	r1, #0
 80011f2:	e7c2      	b.n	800117a <z_arm_fault+0x7a>
		reason = bus_fault(esf, 0, recoverable);
 80011f4:	f10d 0107 	add.w	r1, sp, #7
 80011f8:	2000      	movs	r0, #0
 80011fa:	e7e3      	b.n	80011c4 <z_arm_fault+0xc4>
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
 80011fc:	4b09      	ldr	r3, [pc, #36]	; (8001224 <z_arm_fault+0x124>)
 80011fe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
 8001200:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
 8001202:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
 8001204:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
 8001206:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
 8001208:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
 800120a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800120c:	ea6f 4202 	mvn.w	r2, r2, lsl #16
 8001210:	ea6f 4212 	mvn.w	r2, r2, lsr #16
 8001214:	629a      	str	r2, [r3, #40]	; 0x28
	uint32_t reason = K_ERR_CPU_EXCEPTION;
 8001216:	2400      	movs	r4, #0
 8001218:	e7b5      	b.n	8001186 <z_arm_fault+0x86>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
 800121a:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 800121e:	f023 0301 	bic.w	r3, r3, #1
 8001222:	e7c2      	b.n	80011aa <z_arm_fault+0xaa>
 8001224:	e000ed00 	.word	0xe000ed00

08001228 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
 8001228:	4a02      	ldr	r2, [pc, #8]	; (8001234 <z_arm_fault_init+0xc>)
 800122a:	6953      	ldr	r3, [r2, #20]
 800122c:	f043 0310 	orr.w	r3, r3, #16
 8001230:	6153      	str	r3, [r2, #20]
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
 8001232:	4770      	bx	lr
 8001234:	e000ed00 	.word	0xe000ed00

08001238 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
 8001238:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
 800123c:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
 8001240:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
 8001242:	4672      	mov	r2, lr
	bl z_arm_fault
 8001244:	f7ff ff5c 	bl	8001100 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
 8001248:	bd01      	pop	{r0, pc}
 800124a:	bf00      	nop

0800124c <z_arm_interrupt_init>:
 800124c:	4804      	ldr	r0, [pc, #16]	; (8001260 <z_arm_interrupt_init+0x14>)
 * @return N/A
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
 800124e:	2300      	movs	r3, #0
 8001250:	2110      	movs	r1, #16
 8001252:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
 8001254:	3301      	adds	r3, #1
 8001256:	2b56      	cmp	r3, #86	; 0x56
 8001258:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
 800125c:	d1f9      	bne.n	8001252 <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
 800125e:	4770      	bx	lr
 8001260:	e000e100 	.word	0xe000e100

08001264 <__start>:

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
 8001264:	2010      	movs	r0, #16
    msr BASEPRI, r0
 8001266:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
 800126a:	4808      	ldr	r0, [pc, #32]	; (800128c <__start+0x28>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
 800126c:	f44f 6102 	mov.w	r1, #2080	; 0x820
    adds r0, r0, r1
 8001270:	1840      	adds	r0, r0, r1
    msr PSP, r0
 8001272:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
 8001276:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
 800127a:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
 800127c:	4308      	orrs	r0, r1
    msr CONTROL, r0
 800127e:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
 8001282:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
 8001286:	f7ff fe05 	bl	8000e94 <z_arm_prep_c>
 800128a:	0000      	.short	0x0000
    ldr r0, =z_interrupt_stacks
 800128c:	20000880 	.word	0x20000880

08001290 <z_impl_k_thread_abort>:
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
 8001290:	4b06      	ldr	r3, [pc, #24]	; (80012ac <z_impl_k_thread_abort+0x1c>)
 8001292:	689b      	ldr	r3, [r3, #8]
 8001294:	4283      	cmp	r3, r0
 8001296:	d107      	bne.n	80012a8 <z_impl_k_thread_abort+0x18>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001298:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
 800129c:	b123      	cbz	r3, 80012a8 <z_impl_k_thread_abort+0x18>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
 800129e:	4a04      	ldr	r2, [pc, #16]	; (80012b0 <z_impl_k_thread_abort+0x20>)
 80012a0:	6853      	ldr	r3, [r2, #4]
 80012a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012a6:	6053      	str	r3, [r2, #4]
		}
	}

	z_thread_abort(thread);
 80012a8:	f001 ba28 	b.w	80026fc <z_thread_abort>
 80012ac:	200002c8 	.word	0x200002c8
 80012b0:	e000ed00 	.word	0xe000ed00

080012b4 <z_arm_configure_static_mpu_regions>:
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
 80012b4:	4b02      	ldr	r3, [pc, #8]	; (80012c0 <z_arm_configure_static_mpu_regions+0xc>)
 80012b6:	4a03      	ldr	r2, [pc, #12]	; (80012c4 <z_arm_configure_static_mpu_regions+0x10>)
 80012b8:	4803      	ldr	r0, [pc, #12]	; (80012c8 <z_arm_configure_static_mpu_regions+0x14>)
 80012ba:	2101      	movs	r1, #1
 80012bc:	f000 b86e 	b.w	800139c <arm_core_mpu_configure_static_mpu_regions>
 80012c0:	20020000 	.word	0x20020000
 80012c4:	20000000 	.word	0x20000000
 80012c8:	080039b0 	.word	0x080039b0

080012cc <z_arm_configure_dynamic_mpu_regions>:
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
 80012cc:	6e42      	ldr	r2, [r0, #100]	; 0x64
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
 80012ce:	4b05      	ldr	r3, [pc, #20]	; (80012e4 <z_arm_configure_dynamic_mpu_regions+0x18>)
		guard_start = thread->stack_info.start - guard_size;
 80012d0:	3a20      	subs	r2, #32
	dynamic_regions[region_num].start = guard_start;
 80012d2:	601a      	str	r2, [r3, #0]
	dynamic_regions[region_num].size = guard_size;
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
 80012d4:	4a04      	ldr	r2, [pc, #16]	; (80012e8 <z_arm_configure_dynamic_mpu_regions+0x1c>)
 80012d6:	2120      	movs	r1, #32
 80012d8:	e9c3 1201 	strd	r1, r2, [r3, #4]

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
 80012dc:	4618      	mov	r0, r3
 80012de:	2101      	movs	r1, #1
 80012e0:	f000 b866 	b.w	80013b0 <arm_core_mpu_configure_dynamic_mpu_regions>
 80012e4:	20000170 	.word	0x20000170
 80012e8:	150b0000 	.word	0x150b0000

080012ec <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
 80012ec:	b5f0      	push	{r4, r5, r6, r7, lr}
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
 80012ee:	4f1f      	ldr	r7, [pc, #124]	; (800136c <mpu_configure_regions+0x80>)
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
 80012f0:	2600      	movs	r6, #0
 80012f2:	428e      	cmp	r6, r1
 80012f4:	db01      	blt.n	80012fa <mpu_configure_regions+0xe>
		/* Increment number of programmed MPU indices. */
		reg_index++;
	}

	return reg_index;
}
 80012f6:	4610      	mov	r0, r2
 80012f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (regions[i].size == 0U) {
 80012fa:	6844      	ldr	r4, [r0, #4]
 80012fc:	b39c      	cbz	r4, 8001366 <mpu_configure_regions+0x7a>
		if (do_sanity_check &&
 80012fe:	b153      	cbz	r3, 8001316 <mpu_configure_regions+0x2a>
	 * and greater or equal to the minimum
	 * MPU region size. Start address of the
	 * partition must align with size.
	 */
	int partition_is_valid =
		((part->size & (part->size - 1U)) == 0U)
 8001300:	f104 3cff 	add.w	ip, r4, #4294967295	; 0xffffffff
		&&
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
		&&
 8001304:	ea14 0f0c 	tst.w	r4, ip
 8001308:	d118      	bne.n	800133c <mpu_configure_regions+0x50>
		&&
 800130a:	2c1f      	cmp	r4, #31
 800130c:	d916      	bls.n	800133c <mpu_configure_regions+0x50>
		((part->start & (part->size - 1U)) == 0U);
 800130e:	6805      	ldr	r5, [r0, #0]
		&&
 8001310:	ea1c 0f05 	tst.w	ip, r5
 8001314:	d112      	bne.n	800133c <mpu_configure_regions+0x50>
 * to that power-of-two value.
 */
static inline uint32_t size_to_mpu_rasr_size(uint32_t size)
{
	/* The minimal supported region size is 32 bytes */
	if (size <= 32U) {
 8001316:	2c20      	cmp	r4, #32
	region_conf.base = new_region->start;
 8001318:	6805      	ldr	r5, [r0, #0]
#if defined(CONFIG_CPU_CORTEX_R)
	(void) size;

	p_attr->rasr = attr->rasr_attr;
#else
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
 800131a:	f8d0 c008 	ldr.w	ip, [r0, #8]
		reg_index = mpu_configure_region(reg_index, &regions[i]);
 800131e:	b2d2      	uxtb	r2, r2
	if (size <= 32U) {
 8001320:	d90f      	bls.n	8001342 <mpu_configure_regions+0x56>
	if (size > (1UL << 31)) {
 8001322:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
 8001326:	d80e      	bhi.n	8001346 <mpu_configure_regions+0x5a>
	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
 8001328:	3c01      	subs	r4, #1
 800132a:	fab4 f484 	clz	r4, r4
 800132e:	f1c4 041f 	rsb	r4, r4, #31
 8001332:	0064      	lsls	r4, r4, #1
	if (index > (get_num_regions() - 1U)) {
 8001334:	2a07      	cmp	r2, #7
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
 8001336:	ea4c 0404 	orr.w	r4, ip, r4
 800133a:	d906      	bls.n	800134a <mpu_configure_regions+0x5e>
			return -EINVAL;
 800133c:	f06f 0215 	mvn.w	r2, #21
 8001340:	e7d9      	b.n	80012f6 <mpu_configure_regions+0xa>
		return REGION_32B;
 8001342:	2408      	movs	r4, #8
 8001344:	e7f6      	b.n	8001334 <mpu_configure_regions+0x48>
		return REGION_4G;
 8001346:	243e      	movs	r4, #62	; 0x3e
 8001348:	e7f4      	b.n	8001334 <mpu_configure_regions+0x48>
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
 800134a:	f025 051f 	bic.w	r5, r5, #31
				| MPU_RBAR_VALID_Msk | index;
 800134e:	4315      	orrs	r5, r2
 8001350:	f045 0510 	orr.w	r5, r5, #16
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
 8001354:	f044 0401 	orr.w	r4, r4, #1
 8001358:	f8c7 2098 	str.w	r2, [r7, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
 800135c:	f8c7 509c 	str.w	r5, [r7, #156]	; 0x9c
		reg_index++;
 8001360:	3201      	adds	r2, #1
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
 8001362:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
	for (i = 0; i < regions_num; i++) {
 8001366:	3601      	adds	r6, #1
 8001368:	300c      	adds	r0, #12
 800136a:	e7c2      	b.n	80012f2 <mpu_configure_regions+0x6>
 800136c:	e000ed00 	.word	0xe000ed00

08001370 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
 8001370:	4b04      	ldr	r3, [pc, #16]	; (8001384 <arm_core_mpu_enable+0x14>)
 8001372:	2205      	movs	r2, #5
 8001374:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  __ASM volatile ("dsb 0xF":::"memory");
 8001378:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800137c:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
 8001380:	4770      	bx	lr
 8001382:	bf00      	nop
 8001384:	e000ed00 	.word	0xe000ed00

08001388 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
 8001388:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
 800138c:	4b02      	ldr	r3, [pc, #8]	; (8001398 <arm_core_mpu_disable+0x10>)
 800138e:	2200      	movs	r2, #0
 8001390:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
 8001394:	4770      	bx	lr
 8001396:	bf00      	nop
 8001398:	e000ed00 	.word	0xe000ed00

0800139c <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
 800139c:	b510      	push	{r4, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
 800139e:	4c03      	ldr	r4, [pc, #12]	; (80013ac <arm_core_mpu_configure_static_mpu_regions+0x10>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
 80013a0:	2301      	movs	r3, #1
 80013a2:	7822      	ldrb	r2, [r4, #0]
 80013a4:	f7ff ffa2 	bl	80012ec <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
 80013a8:	7020      	strb	r0, [r4, #0]
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
			regions_num);
	}
}
 80013aa:	bd10      	pop	{r4, pc}
 80013ac:	200002fc 	.word	0x200002fc

080013b0 <arm_core_mpu_configure_dynamic_mpu_regions>:
/**
 * @brief configure dynamic MPU regions.
 */
void arm_core_mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	dynamic_regions[], uint8_t regions_num)
{
 80013b0:	b508      	push	{r3, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
 80013b2:	4a09      	ldr	r2, [pc, #36]	; (80013d8 <arm_core_mpu_configure_dynamic_mpu_regions+0x28>)
 80013b4:	2300      	movs	r3, #0
 80013b6:	7812      	ldrb	r2, [r2, #0]
 80013b8:	f7ff ff98 	bl	80012ec <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
 80013bc:	f110 0f16 	cmn.w	r0, #22
 80013c0:	d002      	beq.n	80013c8 <arm_core_mpu_configure_dynamic_mpu_regions+0x18>
/** Clear and disable the given MPU region.
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
 80013c2:	4a06      	ldr	r2, [pc, #24]	; (80013dc <arm_core_mpu_configure_dynamic_mpu_regions+0x2c>)

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
 80013c4:	2807      	cmp	r0, #7
 80013c6:	dd00      	ble.n	80013ca <arm_core_mpu_configure_dynamic_mpu_regions+0x1a>
		== -EINVAL) {

		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
			regions_num);
	}
}
 80013c8:	bd08      	pop	{r3, pc}
 80013ca:	f8c2 0098 	str.w	r0, [r2, #152]	; 0x98
  MPU->RASR = 0U;
 80013ce:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
 80013d2:	3001      	adds	r0, #1
 80013d4:	e7f6      	b.n	80013c4 <arm_core_mpu_configure_dynamic_mpu_regions+0x14>
 80013d6:	bf00      	nop
 80013d8:	200002fc 	.word	0x200002fc
 80013dc:	e000ed00 	.word	0xe000ed00

080013e0 <z_arm_mpu_init>:
 */
int z_arm_mpu_init(void)
{
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
 80013e0:	4914      	ldr	r1, [pc, #80]	; (8001434 <z_arm_mpu_init+0x54>)
 80013e2:	6808      	ldr	r0, [r1, #0]
 80013e4:	2808      	cmp	r0, #8
{
 80013e6:	b510      	push	{r4, lr}
	if (mpu_config.num_regions > get_num_regions()) {
 80013e8:	d821      	bhi.n	800142e <z_arm_mpu_init+0x4e>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
 80013ea:	f7ff ffcd 	bl	8001388 <arm_core_mpu_disable>
 80013ee:	4c12      	ldr	r4, [pc, #72]	; (8001438 <z_arm_mpu_init+0x58>)
 80013f0:	6849      	ldr	r1, [r1, #4]

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
 80013f2:	2200      	movs	r2, #0
 80013f4:	4290      	cmp	r0, r2
 80013f6:	f101 010c 	add.w	r1, r1, #12
 80013fa:	d105      	bne.n	8001408 <z_arm_mpu_init+0x28>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
 80013fc:	4b0f      	ldr	r3, [pc, #60]	; (800143c <z_arm_mpu_init+0x5c>)
 80013fe:	7018      	strb	r0, [r3, #0]


	arm_core_mpu_enable();
 8001400:	f7ff ffb6 	bl	8001370 <arm_core_mpu_enable>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
 8001404:	2000      	movs	r0, #0
}
 8001406:	bd10      	pop	{r4, pc}
 8001408:	f8c4 2098 	str.w	r2, [r4, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
 800140c:	f851 3c0c 	ldr.w	r3, [r1, #-12]
 8001410:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
 8001414:	4313      	orrs	r3, r2
 8001416:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
 800141a:	f8c4 309c 	str.w	r3, [r4, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
 800141e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001422:	f043 0301 	orr.w	r3, r3, #1
 8001426:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
 800142a:	3201      	adds	r2, #1
 800142c:	e7e2      	b.n	80013f4 <z_arm_mpu_init+0x14>
		return -1;
 800142e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001432:	e7e8      	b.n	8001406 <z_arm_mpu_init+0x26>
 8001434:	080039bc 	.word	0x080039bc
 8001438:	e000ed00 	.word	0xe000ed00
 800143c:	200002fc 	.word	0x200002fc

08001440 <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
 8001440:	4b01      	ldr	r3, [pc, #4]	; (8001448 <__stdout_hook_install+0x8>)
 8001442:	6018      	str	r0, [r3, #0]
}
 8001444:	4770      	bx	lr
 8001446:	bf00      	nop
 8001448:	20000004 	.word	0x20000004

0800144c <__stm32_exti_isr.isra.0>:
 *
 * @param arg isr argument
 * @param min low end of EXTI# range
 * @param max low end of EXTI# range
 */
static void __stm32_exti_isr(int min, int max, const struct device *dev)
 800144c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
  return (READ_BIT(EXTI->PR, ExtiLine) == (ExtiLine));
 8001450:	4f0d      	ldr	r7, [pc, #52]	; (8001488 <__stm32_exti_isr.isra.0+0x3c>)
 8001452:	4604      	mov	r4, r0
 8001454:	460e      	mov	r6, r1
 8001456:	4615      	mov	r5, r2
		return LL_EXTI_IsActiveFlag_0_31(1 << line);
 8001458:	f04f 0801 	mov.w	r8, #1
			/* run callback only if one is registered */
			if (!data->cb[line].cb) {
				continue;
			}

			data->cb[line].cb(line, data->cb[line].data);
 800145c:	f102 0904 	add.w	r9, r2, #4
	for (line = min; line < max; line++) {
 8001460:	42b4      	cmp	r4, r6
 8001462:	db01      	blt.n	8001468 <__stm32_exti_isr.isra.0+0x1c>
		}
	}
}
 8001464:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001468:	697a      	ldr	r2, [r7, #20]
		return LL_EXTI_IsActiveFlag_0_31(1 << line);
 800146a:	fa08 f304 	lsl.w	r3, r8, r4
		if (stm32_exti_is_pending(line)) {
 800146e:	ea33 0202 	bics.w	r2, r3, r2
 8001472:	d107      	bne.n	8001484 <__stm32_exti_isr.isra.0+0x38>
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
  WRITE_REG(EXTI->PR, ExtiLine);
 8001474:	617b      	str	r3, [r7, #20]
			if (!data->cb[line].cb) {
 8001476:	f855 3034 	ldr.w	r3, [r5, r4, lsl #3]
 800147a:	b11b      	cbz	r3, 8001484 <__stm32_exti_isr.isra.0+0x38>
			data->cb[line].cb(line, data->cb[line].data);
 800147c:	f859 1034 	ldr.w	r1, [r9, r4, lsl #3]
 8001480:	4620      	mov	r0, r4
 8001482:	4798      	blx	r3
	for (line = min; line < max; line++) {
 8001484:	3401      	adds	r4, #1
 8001486:	e7eb      	b.n	8001460 <__stm32_exti_isr.isra.0+0x14>
 8001488:	40013c00 	.word	0x40013c00

0800148c <stm32_exti_enable>:
  SET_BIT(EXTI->IMR, ExtiLine);
 800148c:	4a04      	ldr	r2, [pc, #16]	; (80014a0 <stm32_exti_enable+0x14>)
	LL_EXTI_EnableIT_0_31(1 << line);
 800148e:	2301      	movs	r3, #1
 8001490:	6811      	ldr	r1, [r2, #0]
 8001492:	4083      	lsls	r3, r0
 8001494:	430b      	orrs	r3, r1
 8001496:	6013      	str	r3, [r2, #0]
	irq_enable(irqnum);
 8001498:	4b02      	ldr	r3, [pc, #8]	; (80014a4 <stm32_exti_enable+0x18>)
 800149a:	5618      	ldrsb	r0, [r3, r0]
 800149c:	f7ff bcce 	b.w	8000e3c <arch_irq_enable>
 80014a0:	40013c00 	.word	0x40013c00
 80014a4:	08003b89 	.word	0x08003b89

080014a8 <stm32_exti_disable>:
	if (line < 32) {
 80014a8:	281f      	cmp	r0, #31
 80014aa:	dc07      	bgt.n	80014bc <stm32_exti_disable+0x14>
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 80014ac:	4904      	ldr	r1, [pc, #16]	; (80014c0 <stm32_exti_disable+0x18>)
		LL_EXTI_DisableIT_0_31(1 << line);
 80014ae:	2201      	movs	r2, #1
 80014b0:	680b      	ldr	r3, [r1, #0]
 80014b2:	fa02 f000 	lsl.w	r0, r2, r0
 80014b6:	ea23 0000 	bic.w	r0, r3, r0
 80014ba:	6008      	str	r0, [r1, #0]
}
 80014bc:	4770      	bx	lr
 80014be:	bf00      	nop
 80014c0:	40013c00 	.word	0x40013c00

080014c4 <stm32_exti_trigger>:
	switch (trigger) {
 80014c4:	2903      	cmp	r1, #3
 80014c6:	d80f      	bhi.n	80014e8 <stm32_exti_trigger+0x24>
 80014c8:	e8df f001 	tbb	[pc, r1]
 80014cc:	23170f02 	.word	0x23170f02
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 80014d0:	4b15      	ldr	r3, [pc, #84]	; (8001528 <stm32_exti_trigger+0x64>)
		LL_EXTI_DisableRisingTrig_0_31(1 << line);
 80014d2:	2201      	movs	r2, #1
 80014d4:	6899      	ldr	r1, [r3, #8]
 80014d6:	fa02 f000 	lsl.w	r0, r2, r0
 80014da:	ea21 0100 	bic.w	r1, r1, r0
 80014de:	6099      	str	r1, [r3, #8]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 80014e0:	68da      	ldr	r2, [r3, #12]
 80014e2:	ea22 0000 	bic.w	r0, r2, r0
  SET_BIT(EXTI->FTSR, ExtiLine);
 80014e6:	60d8      	str	r0, [r3, #12]
}
 80014e8:	4770      	bx	lr
		LL_EXTI_EnableRisingTrig_0_31(1 << line);
 80014ea:	2301      	movs	r3, #1
 80014ec:	fa03 f000 	lsl.w	r0, r3, r0
  SET_BIT(EXTI->RTSR, ExtiLine);
 80014f0:	4b0d      	ldr	r3, [pc, #52]	; (8001528 <stm32_exti_trigger+0x64>)
 80014f2:	689a      	ldr	r2, [r3, #8]
 80014f4:	4302      	orrs	r2, r0
 80014f6:	609a      	str	r2, [r3, #8]
 80014f8:	e7f2      	b.n	80014e0 <stm32_exti_trigger+0x1c>
		LL_EXTI_EnableFallingTrig_0_31(1 << line);
 80014fa:	2301      	movs	r3, #1
 80014fc:	fa03 f000 	lsl.w	r0, r3, r0
  SET_BIT(EXTI->FTSR, ExtiLine);
 8001500:	4b09      	ldr	r3, [pc, #36]	; (8001528 <stm32_exti_trigger+0x64>)
 8001502:	68da      	ldr	r2, [r3, #12]
 8001504:	4302      	orrs	r2, r0
 8001506:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8001508:	689a      	ldr	r2, [r3, #8]
 800150a:	ea22 0000 	bic.w	r0, r2, r0
 800150e:	6098      	str	r0, [r3, #8]
}
 8001510:	4770      	bx	lr
		LL_EXTI_EnableRisingTrig_0_31(1 << line);
 8001512:	2301      	movs	r3, #1
 8001514:	fa03 f000 	lsl.w	r0, r3, r0
  SET_BIT(EXTI->RTSR, ExtiLine);
 8001518:	4b03      	ldr	r3, [pc, #12]	; (8001528 <stm32_exti_trigger+0x64>)
 800151a:	689a      	ldr	r2, [r3, #8]
 800151c:	4302      	orrs	r2, r0
 800151e:	609a      	str	r2, [r3, #8]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8001520:	68da      	ldr	r2, [r3, #12]
 8001522:	4310      	orrs	r0, r2
 8001524:	e7df      	b.n	80014e6 <stm32_exti_trigger+0x22>
 8001526:	bf00      	nop
 8001528:	40013c00 	.word	0x40013c00

0800152c <stm32_exti_set_callback>:
int stm32_exti_set_callback(int line, stm32_exti_callback_t cb, void *arg)
{
	const struct device *dev = DEVICE_DT_GET(EXTI_NODE);
	struct stm32_exti_data *data = dev->data;

	if (data->cb[line].cb) {
 800152c:	4b07      	ldr	r3, [pc, #28]	; (800154c <stm32_exti_set_callback+0x20>)
{
 800152e:	b510      	push	{r4, lr}
 8001530:	4604      	mov	r4, r0
	if (data->cb[line].cb) {
 8001532:	f853 0030 	ldr.w	r0, [r3, r0, lsl #3]
 8001536:	b928      	cbnz	r0, 8001544 <stm32_exti_set_callback+0x18>
		return -EBUSY;
	}

	data->cb[line].cb = cb;
 8001538:	f843 1034 	str.w	r1, [r3, r4, lsl #3]
	data->cb[line].data = arg;
 800153c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8001540:	605a      	str	r2, [r3, #4]

	return 0;
}
 8001542:	bd10      	pop	{r4, pc}
		return -EBUSY;
 8001544:	f06f 000f 	mvn.w	r0, #15
 8001548:	e7fb      	b.n	8001542 <stm32_exti_set_callback+0x16>
 800154a:	bf00      	nop
 800154c:	2000017c 	.word	0x2000017c

08001550 <stm32_exti_unset_callback>:
void stm32_exti_unset_callback(int line)
{
	const struct device *dev = DEVICE_DT_GET(EXTI_NODE);
	struct stm32_exti_data *data = dev->data;

	data->cb[line].cb = NULL;
 8001550:	4b03      	ldr	r3, [pc, #12]	; (8001560 <stm32_exti_unset_callback+0x10>)
 8001552:	2200      	movs	r2, #0
 8001554:	f843 2030 	str.w	r2, [r3, r0, lsl #3]
	data->cb[line].data = NULL;
 8001558:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 800155c:	605a      	str	r2, [r3, #4]
}
 800155e:	4770      	bx	lr
 8001560:	2000017c 	.word	0x2000017c

08001564 <stm32_clock_control_on>:
{
	struct stm32_pclken *pclken = (struct stm32_pclken *)(sub_system);

	ARG_UNUSED(dev);

	switch (pclken->bus) {
 8001564:	680b      	ldr	r3, [r1, #0]
{
 8001566:	b084      	sub	sp, #16
	switch (pclken->bus) {
 8001568:	2b03      	cmp	r3, #3
 800156a:	d82d      	bhi.n	80015c8 <stm32_clock_control_on+0x64>
 800156c:	e8df f003 	tbb	[pc, r3]
 8001570:	22180e02 	.word	0x22180e02
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001574:	4a16      	ldr	r2, [pc, #88]	; (80015d0 <stm32_clock_control_on+0x6c>)
	case STM32_CLOCK_BUS_AHB1:
		LL_AHB1_GRP1_EnableClock(pclken->enr);
 8001576:	684b      	ldr	r3, [r1, #4]
 8001578:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800157a:	4319      	orrs	r1, r3
 800157c:	6311      	str	r1, [r2, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800157e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001580:	4013      	ands	r3, r2
 8001582:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8001584:	9b00      	ldr	r3, [sp, #0]
#endif
	default:
		return -ENOTSUP;
	}

	return 0;
 8001586:	2000      	movs	r0, #0
}
 8001588:	b004      	add	sp, #16
 800158a:	4770      	bx	lr
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 800158c:	4a10      	ldr	r2, [pc, #64]	; (80015d0 <stm32_clock_control_on+0x6c>)
		LL_AHB2_GRP1_EnableClock(pclken->enr);
 800158e:	684b      	ldr	r3, [r1, #4]
 8001590:	6b51      	ldr	r1, [r2, #52]	; 0x34
 8001592:	4319      	orrs	r1, r3
 8001594:	6351      	str	r1, [r2, #52]	; 0x34
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001596:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001598:	4013      	ands	r3, r2
 800159a:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 800159c:	9b01      	ldr	r3, [sp, #4]
 800159e:	e7f2      	b.n	8001586 <stm32_clock_control_on+0x22>
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 80015a0:	4a0b      	ldr	r2, [pc, #44]	; (80015d0 <stm32_clock_control_on+0x6c>)
		LL_APB1_GRP1_EnableClock(pclken->enr);
 80015a2:	684b      	ldr	r3, [r1, #4]
 80015a4:	6c11      	ldr	r1, [r2, #64]	; 0x40
 80015a6:	4319      	orrs	r1, r3
 80015a8:	6411      	str	r1, [r2, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80015aa:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80015ac:	4013      	ands	r3, r2
 80015ae:	9302      	str	r3, [sp, #8]
  (void)tmpreg;
 80015b0:	9b02      	ldr	r3, [sp, #8]
 80015b2:	e7e8      	b.n	8001586 <stm32_clock_control_on+0x22>
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80015b4:	4a06      	ldr	r2, [pc, #24]	; (80015d0 <stm32_clock_control_on+0x6c>)
		LL_APB2_GRP1_EnableClock(pclken->enr);
 80015b6:	684b      	ldr	r3, [r1, #4]
 80015b8:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80015ba:	4319      	orrs	r1, r3
 80015bc:	6451      	str	r1, [r2, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80015be:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80015c0:	4013      	ands	r3, r2
 80015c2:	9303      	str	r3, [sp, #12]
  (void)tmpreg;
 80015c4:	9b03      	ldr	r3, [sp, #12]
 80015c6:	e7de      	b.n	8001586 <stm32_clock_control_on+0x22>
	switch (pclken->bus) {
 80015c8:	f06f 0085 	mvn.w	r0, #133	; 0x85
 80015cc:	e7dc      	b.n	8001588 <stm32_clock_control_on+0x24>
 80015ce:	bf00      	nop
 80015d0:	40023800 	.word	0x40023800

080015d4 <stm32_clock_control_off>:
{
	struct stm32_pclken *pclken = (struct stm32_pclken *)(sub_system);

	ARG_UNUSED(dev);

	switch (pclken->bus) {
 80015d4:	680b      	ldr	r3, [r1, #0]
 80015d6:	2b03      	cmp	r3, #3
 80015d8:	d820      	bhi.n	800161c <stm32_clock_control_off+0x48>
 80015da:	e8df f003 	tbb	[pc, r3]
 80015de:	0a02      	.short	0x0a02
 80015e0:	1811      	.short	0x1811
  CLEAR_BIT(RCC->AHB1ENR, Periphs);
 80015e2:	4a10      	ldr	r2, [pc, #64]	; (8001624 <stm32_clock_control_off+0x50>)
 80015e4:	6849      	ldr	r1, [r1, #4]
 80015e6:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80015e8:	ea23 0301 	bic.w	r3, r3, r1
 80015ec:	6313      	str	r3, [r2, #48]	; 0x30
#endif
	default:
		return -ENOTSUP;
	}

	return 0;
 80015ee:	2000      	movs	r0, #0
}
 80015f0:	4770      	bx	lr
  CLEAR_BIT(RCC->AHB2ENR, Periphs);
 80015f2:	4a0c      	ldr	r2, [pc, #48]	; (8001624 <stm32_clock_control_off+0x50>)
 80015f4:	6849      	ldr	r1, [r1, #4]
 80015f6:	6b53      	ldr	r3, [r2, #52]	; 0x34
 80015f8:	ea23 0301 	bic.w	r3, r3, r1
 80015fc:	6353      	str	r3, [r2, #52]	; 0x34
 80015fe:	e7f6      	b.n	80015ee <stm32_clock_control_off+0x1a>
  CLEAR_BIT(RCC->APB1ENR, Periphs);
 8001600:	4a08      	ldr	r2, [pc, #32]	; (8001624 <stm32_clock_control_off+0x50>)
 8001602:	6849      	ldr	r1, [r1, #4]
 8001604:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001606:	ea23 0301 	bic.w	r3, r3, r1
 800160a:	6413      	str	r3, [r2, #64]	; 0x40
 800160c:	e7ef      	b.n	80015ee <stm32_clock_control_off+0x1a>
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 800160e:	4a05      	ldr	r2, [pc, #20]	; (8001624 <stm32_clock_control_off+0x50>)
 8001610:	6849      	ldr	r1, [r1, #4]
 8001612:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8001614:	ea23 0301 	bic.w	r3, r3, r1
 8001618:	6453      	str	r3, [r2, #68]	; 0x44
 800161a:	e7e8      	b.n	80015ee <stm32_clock_control_off+0x1a>
	switch (pclken->bus) {
 800161c:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
 8001620:	4770      	bx	lr
 8001622:	bf00      	nop
 8001624:	40023800 	.word	0x40023800

08001628 <stm32_clock_control_get_subsys_rate>:
	 * Get AHB Clock (= SystemCoreClock = SYSCLK/prescaler)
	 * SystemCoreClock is preferred to CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC
	 * since it will be updated after clock configuration and hence
	 * more likely to contain actual clock speed
	 */
	uint32_t ahb_clock = SystemCoreClock;
 8001628:	4b08      	ldr	r3, [pc, #32]	; (800164c <stm32_clock_control_get_subsys_rate+0x24>)
					    STM32_AHB3_PRESCALER);
#endif

	ARG_UNUSED(clock);

	switch (pclken->bus) {
 800162a:	6809      	ldr	r1, [r1, #0]
	uint32_t ahb_clock = SystemCoreClock;
 800162c:	681b      	ldr	r3, [r3, #0]
	switch (pclken->bus) {
 800162e:	2906      	cmp	r1, #6
 8001630:	d809      	bhi.n	8001646 <stm32_clock_control_get_subsys_rate+0x1e>
 8001632:	e8df f001 	tbb	[pc, r1]
 8001636:	0505      	.short	0x0505
 8001638:	08080504 	.word	0x08080504
 800163c:	05          	.byte	0x05
 800163d:	00          	.byte	0x00
	return clock / prescaler;
 800163e:	085b      	lsrs	r3, r3, #1
		*rate = apb1_clock;
		break;
#if !defined (CONFIG_SOC_SERIES_STM32F0X) && \
	!defined (CONFIG_SOC_SERIES_STM32G0X)
	case STM32_CLOCK_BUS_APB2:
		*rate = apb2_clock;
 8001640:	6013      	str	r3, [r2, #0]
#endif
	default:
		return -ENOTSUP;
	}

	return 0;
 8001642:	2000      	movs	r0, #0
		break;
 8001644:	4770      	bx	lr
	switch (pclken->bus) {
 8001646:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
 800164a:	4770      	bx	lr
 800164c:	2000002c 	.word	0x2000002c

08001650 <stm32_clock_control_init>:
 * @param dev clock device struct
 *
 * @return 0
 */
int stm32_clock_control_init(const struct device *dev)
{
 8001650:	b530      	push	{r4, r5, lr}
 8001652:	b087      	sub	sp, #28
	clk_init->APB1CLKDivider = apb1_prescaler(STM32_APB1_PRESCALER);
 8001654:	2300      	movs	r3, #0
 8001656:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800165a:	e9cd 3200 	strd	r3, r2, [sp]
	clk_init->APB2CLKDivider = apb2_prescaler(STM32_APB2_PRESCALER);
 800165e:	9302      	str	r3, [sp, #8]
	hclk_prescaler = s_ClkInitStruct.AHBCLKDivider;
	flash_prescaler = hclk_prescaler;
#endif

	/* Some clocks would be activated by default */
	config_enable_default_clocks();
 8001660:	f000 f838 	bl	80016d4 <config_enable_default_clocks>

#if STM32_SYSCLK_SRC_PLL
	LL_UTILS_PLLInitTypeDef s_PLLInitStruct;

	/* configure PLL input settings */
	config_pll_init(&s_PLLInitStruct);
 8001664:	a803      	add	r0, sp, #12
 8001666:	f001 fbd4 	bl	8002e12 <config_pll_init>
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 800166a:	4b18      	ldr	r3, [pc, #96]	; (80016cc <stm32_clock_control_init+0x7c>)
 800166c:	681a      	ldr	r2, [r3, #0]
	if (LL_RCC_HSI_IsReady() != 1) {
 800166e:	0791      	lsls	r1, r2, #30
 8001670:	d406      	bmi.n	8001680 <stm32_clock_control_init+0x30>
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001672:	681a      	ldr	r2, [r3, #0]
 8001674:	f042 0201 	orr.w	r2, r2, #1
 8001678:	601a      	str	r2, [r3, #0]
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 800167a:	681a      	ldr	r2, [r3, #0]
		while (LL_RCC_HSI_IsReady() != 1) {
 800167c:	0792      	lsls	r2, r2, #30
 800167e:	d5fc      	bpl.n	800167a <stm32_clock_control_init+0x2a>
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001680:	4c12      	ldr	r4, [pc, #72]	; (80016cc <stm32_clock_control_init+0x7c>)
 8001682:	68a3      	ldr	r3, [r4, #8]
 8001684:	f023 0303 	bic.w	r3, r3, #3
 8001688:	60a3      	str	r3, [r4, #8]
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800168a:	68a3      	ldr	r3, [r4, #8]
 800168c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001690:	60a3      	str	r3, [r4, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001692:	68a5      	ldr	r5, [r4, #8]
	while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI) {
 8001694:	f015 050c 	ands.w	r5, r5, #12
 8001698:	d1fb      	bne.n	8001692 <stm32_clock_control_init+0x42>
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800169a:	6823      	ldr	r3, [r4, #0]
		LL_RCC_HSE_EnableDiv2();
	}
#endif

	/* Switch to PLL with HSE as clock source */
	LL_PLL_ConfigSystemClock_HSE(
 800169c:	480c      	ldr	r0, [pc, #48]	; (80016d0 <stm32_clock_control_init+0x80>)
 800169e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80016a2:	6023      	str	r3, [r4, #0]
	MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ,
 80016a4:	6863      	ldr	r3, [r4, #4]
 80016a6:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 80016aa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80016ae:	6063      	str	r3, [r4, #4]
	LL_PLL_ConfigSystemClock_HSE(
 80016b0:	aa03      	add	r2, sp, #12
 80016b2:	466b      	mov	r3, sp
 80016b4:	4629      	mov	r1, r5
 80016b6:	f000 fbe9 	bl	8001e8c <LL_PLL_ConfigSystemClock_HSE>
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 80016ba:	6823      	ldr	r3, [r4, #0]
 80016bc:	f023 0301 	bic.w	r3, r3, #1
 80016c0:	6023      	str	r3, [r4, #0]
		&s_PLLInitStruct,
		&s_ClkInitStruct);

	/* Disable other clocks */
	LL_RCC_HSI_Disable();
	LL_RCC_MSI_Disable();
 80016c2:	f001 fbad 	bl	8002e20 <LL_RCC_MSI_Disable>

	/* configure MCO1/MCO2 based on Kconfig */
	stm32_clock_control_mco_init();

	return 0;
}
 80016c6:	4628      	mov	r0, r5
 80016c8:	b007      	add	sp, #28
 80016ca:	bd30      	pop	{r4, r5, pc}
 80016cc:	40023800 	.word	0x40023800
 80016d0:	007a1200 	.word	0x007a1200

080016d4 <config_enable_default_clocks>:
  SET_BIT(RCC->APB1ENR, Periphs);
 80016d4:	4b06      	ldr	r3, [pc, #24]	; (80016f0 <config_enable_default_clocks+0x1c>)
 80016d6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80016d8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80016dc:	641a      	str	r2, [r3, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80016de:	6c1b      	ldr	r3, [r3, #64]	; 0x40

/**
 * @brief Activate default clocks
 */
void config_enable_default_clocks(void)
{
 80016e0:	b082      	sub	sp, #8
 80016e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016e6:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 80016e8:	9b01      	ldr	r3, [sp, #4]
	/* Power Interface clock enabled by default */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
}
 80016ea:	b002      	add	sp, #8
 80016ec:	4770      	bx	lr
 80016ee:	bf00      	nop
 80016f0:	40023800 	.word	0x40023800

080016f4 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
 80016f4:	b508      	push	{r3, lr}

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
 80016f6:	4b08      	ldr	r3, [pc, #32]	; (8001718 <uart_console_init+0x24>)
 80016f8:	4808      	ldr	r0, [pc, #32]	; (800171c <uart_console_init+0x28>)
 80016fa:	6018      	str	r0, [r3, #0]
 80016fc:	f001 fe08 	bl	8003310 <z_device_ready>
 8001700:	b138      	cbz	r0, 8001712 <uart_console_init+0x1e>
	__stdout_hook_install(console_out);
 8001702:	4807      	ldr	r0, [pc, #28]	; (8001720 <uart_console_init+0x2c>)
 8001704:	f7ff fe9c 	bl	8001440 <__stdout_hook_install>
	__printk_hook_install(console_out);
 8001708:	4805      	ldr	r0, [pc, #20]	; (8001720 <uart_console_init+0x2c>)
 800170a:	f7fe ff51 	bl	80005b0 <__printk_hook_install>
		return -ENODEV;
	}

	uart_console_hook_install();

	return 0;
 800170e:	2000      	movs	r0, #0
}
 8001710:	bd08      	pop	{r3, pc}
		return -ENODEV;
 8001712:	f06f 0012 	mvn.w	r0, #18
 8001716:	e7fb      	b.n	8001710 <uart_console_init+0x1c>
 8001718:	20000234 	.word	0x20000234
 800171c:	08003624 	.word	0x08003624
 8001720:	08001725 	.word	0x08001725

08001724 <console_out>:
	if ('\n' == c) {
 8001724:	280a      	cmp	r0, #10
{
 8001726:	b538      	push	{r3, r4, r5, lr}
 8001728:	4d07      	ldr	r5, [pc, #28]	; (8001748 <console_out+0x24>)
 800172a:	4604      	mov	r4, r0
	if ('\n' == c) {
 800172c:	d104      	bne.n	8001738 <console_out+0x14>
		uart_poll_out(uart_console_dev, '\r');
 800172e:	6828      	ldr	r0, [r5, #0]
						unsigned char out_char)
{
	const struct uart_driver_api *api =
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
 8001730:	6883      	ldr	r3, [r0, #8]
 8001732:	210d      	movs	r1, #13
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	4798      	blx	r3
	uart_poll_out(uart_console_dev, c);
 8001738:	6828      	ldr	r0, [r5, #0]
 800173a:	6883      	ldr	r3, [r0, #8]
 800173c:	b2e1      	uxtb	r1, r4
 800173e:	685b      	ldr	r3, [r3, #4]
 8001740:	4798      	blx	r3
}
 8001742:	4620      	mov	r0, r4
 8001744:	bd38      	pop	{r3, r4, r5, pc}
 8001746:	bf00      	nop
 8001748:	20000234 	.word	0x20000234

0800174c <clock_control_on.constprop.0>:
 *
 * @param dev Device structure whose driver controls the clock.
 * @param sys Opaque data representing the clock.
 * @return 0 on success, negative errno on failure.
 */
static inline int clock_control_on(const struct device *dev,
 800174c:	b570      	push	{r4, r5, r6, lr}
 800174e:	4605      	mov	r5, r0
 8001750:	4c07      	ldr	r4, [pc, #28]	; (8001770 <clock_control_on.constprop.0+0x24>)
 8001752:	4620      	mov	r0, r4
 8001754:	f001 fddc 	bl	8003310 <z_device_ready>
 8001758:	b130      	cbz	r0, 8001768 <clock_control_on.constprop.0+0x1c>
	}

	const struct clock_control_driver_api *api =
		(const struct clock_control_driver_api *)dev->api;

	return api->on(dev, sys);
 800175a:	68a3      	ldr	r3, [r4, #8]
 800175c:	4629      	mov	r1, r5
 800175e:	4620      	mov	r0, r4
 8001760:	681b      	ldr	r3, [r3, #0]
}
 8001762:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return api->on(dev, sys);
 8001766:	4718      	bx	r3
}
 8001768:	f06f 0012 	mvn.w	r0, #18
 800176c:	bd70      	pop	{r4, r5, r6, pc}
 800176e:	bf00      	nop
 8001770:	08003534 	.word	0x08003534

08001774 <gpio_stm32_pin_interrupt_configure>:

static int gpio_stm32_pin_interrupt_configure(const struct device *dev,
					      gpio_pin_t pin,
					      enum gpio_int_mode mode,
					      enum gpio_int_trig trig)
{
 8001774:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001776:	460c      	mov	r4, r1
 8001778:	4611      	mov	r1, r2
	const struct gpio_stm32_config *cfg = dev->config;
	struct gpio_stm32_data *data = dev->data;
	int edge = 0;
	int err = 0;

	if (mode == GPIO_INT_MODE_DISABLED) {
 800177a:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
	const struct gpio_stm32_config *cfg = dev->config;
 800177e:	6847      	ldr	r7, [r0, #4]
	struct gpio_stm32_data *data = dev->data;
 8001780:	6902      	ldr	r2, [r0, #16]
{
 8001782:	461e      	mov	r6, r3
	if (mode == GPIO_INT_MODE_DISABLED) {
 8001784:	d123      	bne.n	80017ce <gpio_stm32_pin_interrupt_configure+0x5a>
	return (0xF << ((pin % 4 * 4) + 16)) | (pin / 4);
 8001786:	f004 0303 	and.w	r3, r4, #3
 800178a:	3304      	adds	r3, #4
 800178c:	009a      	lsls	r2, r3, #2
 800178e:	230f      	movs	r3, #15
 8001790:	4093      	lsls	r3, r2
 8001792:	ea43 0394 	orr.w	r3, r3, r4, lsr #2
  return (uint32_t)(READ_BIT(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16)) >> POSITION_VAL(Line >> 16));
 8001796:	b2da      	uxtb	r2, r3
 8001798:	4933      	ldr	r1, [pc, #204]	; (8001868 <gpio_stm32_pin_interrupt_configure+0xf4>)
 800179a:	3202      	adds	r2, #2
 800179c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80017a0:	0c19      	lsrs	r1, r3, #16
 80017a2:	ea02 4313 	and.w	r3, r2, r3, lsr #16
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017a6:	fa91 f2a1 	rbit	r2, r1
  return __builtin_clz(value);
 80017aa:	fab2 f282 	clz	r2, r2
 80017ae:	40d3      	lsrs	r3, r2
		if (gpio_stm32_get_exti_source(pin) == cfg->port) {
 80017b0:	68ba      	ldr	r2, [r7, #8]
 80017b2:	429a      	cmp	r2, r3
 80017b4:	d109      	bne.n	80017ca <gpio_stm32_pin_interrupt_configure+0x56>
			stm32_exti_disable(pin);
 80017b6:	4620      	mov	r0, r4
 80017b8:	f7ff fe76 	bl	80014a8 <stm32_exti_disable>
			stm32_exti_unset_callback(pin);
 80017bc:	4620      	mov	r0, r4
 80017be:	f7ff fec7 	bl	8001550 <stm32_exti_unset_callback>
			stm32_exti_trigger(pin, STM32_EXTI_TRIG_NONE);
 80017c2:	2100      	movs	r1, #0
 80017c4:	4620      	mov	r0, r4
 80017c6:	f7ff fe7d 	bl	80014c4 <stm32_exti_trigger>
	int err = 0;
 80017ca:	2500      	movs	r5, #0
 80017cc:	e03e      	b.n	800184c <gpio_stm32_pin_interrupt_configure+0xd8>
		/* else: No irq source configured for pin. Nothing to disable */
		goto exit;
	}

	/* Level trigger interrupts not supported */
	if (mode == GPIO_INT_MODE_LEVEL) {
 80017ce:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 80017d2:	d042      	beq.n	800185a <gpio_stm32_pin_interrupt_configure+0xe6>
		err = -ENOTSUP;
		goto exit;
	}

	if (stm32_exti_set_callback(pin, gpio_stm32_isr, data) != 0) {
 80017d4:	4925      	ldr	r1, [pc, #148]	; (800186c <gpio_stm32_pin_interrupt_configure+0xf8>)
 80017d6:	4620      	mov	r0, r4
 80017d8:	f7ff fea8 	bl	800152c <stm32_exti_set_callback>
 80017dc:	4605      	mov	r5, r0
 80017de:	2800      	cmp	r0, #0
 80017e0:	d13e      	bne.n	8001860 <gpio_stm32_pin_interrupt_configure+0xec>
	struct stm32_pclken pclken = {
 80017e2:	4a23      	ldr	r2, [pc, #140]	; (8001870 <gpio_stm32_pin_interrupt_configure+0xfc>)
		err = -EBUSY;
		goto exit;
	}

	gpio_stm32_enable_int(cfg->port, pin);
 80017e4:	68bf      	ldr	r7, [r7, #8]
	struct stm32_pclken pclken = {
 80017e6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80017ea:	466b      	mov	r3, sp
 80017ec:	e883 0003 	stmia.w	r3, {r0, r1}
	ret = clock_control_on(clk, (clock_control_subsys_t *) &pclken);
 80017f0:	4618      	mov	r0, r3
 80017f2:	f7ff ffab 	bl	800174c <clock_control_on.constprop.0>
	if (ret != 0) {
 80017f6:	b9c0      	cbnz	r0, 800182a <gpio_stm32_pin_interrupt_configure+0xb6>
	return (0xF << ((pin % 4 * 4) + 16)) | (pin / 4);
 80017f8:	f004 0103 	and.w	r1, r4, #3
 80017fc:	3104      	adds	r1, #4
 80017fe:	008b      	lsls	r3, r1, #2
 8001800:	210f      	movs	r1, #15
 8001802:	4099      	lsls	r1, r3
 8001804:	ea41 0194 	orr.w	r1, r1, r4, lsr #2
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 8001808:	b2ca      	uxtb	r2, r1
 800180a:	0092      	lsls	r2, r2, #2
 800180c:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8001810:	f502 329c 	add.w	r2, r2, #79872	; 0x13800
 8001814:	0c0b      	lsrs	r3, r1, #16
 8001816:	6890      	ldr	r0, [r2, #8]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001818:	fa93 f3a3 	rbit	r3, r3
  return __builtin_clz(value);
 800181c:	fab3 f383 	clz	r3, r3
 8001820:	ea20 4111 	bic.w	r1, r0, r1, lsr #16
 8001824:	409f      	lsls	r7, r3
 8001826:	430f      	orrs	r7, r1
 8001828:	6097      	str	r7, [r2, #8]

	switch (trig) {
 800182a:	f5b6 2f80 	cmp.w	r6, #262144	; 0x40000
 800182e:	d010      	beq.n	8001852 <gpio_stm32_pin_interrupt_configure+0xde>
 8001830:	f5b6 2fc0 	cmp.w	r6, #393216	; 0x60000
 8001834:	d00f      	beq.n	8001856 <gpio_stm32_pin_interrupt_configure+0xe2>
 8001836:	f5b6 3f00 	cmp.w	r6, #131072	; 0x20000
 800183a:	bf14      	ite	ne
 800183c:	2100      	movne	r1, #0
 800183e:	2102      	moveq	r1, #2
	case GPIO_INT_TRIG_BOTH:
		edge = STM32_EXTI_TRIG_BOTH;
		break;
	}

	stm32_exti_trigger(pin, edge);
 8001840:	4620      	mov	r0, r4
 8001842:	f7ff fe3f 	bl	80014c4 <stm32_exti_trigger>

	stm32_exti_enable(pin);
 8001846:	4620      	mov	r0, r4
 8001848:	f7ff fe20 	bl	800148c <stm32_exti_enable>

exit:
	return err;
}
 800184c:	4628      	mov	r0, r5
 800184e:	b003      	add	sp, #12
 8001850:	bdf0      	pop	{r4, r5, r6, r7, pc}
		edge = STM32_EXTI_TRIG_RISING;
 8001852:	2101      	movs	r1, #1
 8001854:	e7f4      	b.n	8001840 <gpio_stm32_pin_interrupt_configure+0xcc>
		edge = STM32_EXTI_TRIG_BOTH;
 8001856:	2103      	movs	r1, #3
 8001858:	e7f2      	b.n	8001840 <gpio_stm32_pin_interrupt_configure+0xcc>
		err = -ENOTSUP;
 800185a:	f06f 0585 	mvn.w	r5, #133	; 0x85
 800185e:	e7f5      	b.n	800184c <gpio_stm32_pin_interrupt_configure+0xd8>
		err = -EBUSY;
 8001860:	f06f 050f 	mvn.w	r5, #15
	return err;
 8001864:	e7f2      	b.n	800184c <gpio_stm32_pin_interrupt_configure+0xd8>
 8001866:	bf00      	nop
 8001868:	40013800 	.word	0x40013800
 800186c:	08002eb9 	.word	0x08002eb9
 8001870:	0800397c 	.word	0x0800397c

08001874 <gpio_stm32_clock_request>:
{
 8001874:	b570      	push	{r4, r5, r6, lr}
					(clock_control_subsys_t *)&cfg->pclken);
 8001876:	6844      	ldr	r4, [r0, #4]
 8001878:	340c      	adds	r4, #12
	if (on) {
 800187a:	b121      	cbz	r1, 8001886 <gpio_stm32_clock_request+0x12>
		ret = clock_control_on(clk,
 800187c:	4620      	mov	r0, r4
}
 800187e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		ret = clock_control_on(clk,
 8001882:	f7ff bf63 	b.w	800174c <clock_control_on.constprop.0>
 8001886:	4d07      	ldr	r5, [pc, #28]	; (80018a4 <gpio_stm32_clock_request+0x30>)
 8001888:	4628      	mov	r0, r5
 800188a:	f001 fd41 	bl	8003310 <z_device_ready>
 800188e:	b130      	cbz	r0, 800189e <gpio_stm32_clock_request+0x2a>
	}

	const struct clock_control_driver_api *api =
		(const struct clock_control_driver_api *)dev->api;

	return api->off(dev, sys);
 8001890:	68ab      	ldr	r3, [r5, #8]
 8001892:	4621      	mov	r1, r4
 8001894:	4628      	mov	r0, r5
 8001896:	685b      	ldr	r3, [r3, #4]
}
 8001898:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800189c:	4718      	bx	r3
 800189e:	f06f 0012 	mvn.w	r0, #18
 80018a2:	bd70      	pop	{r4, r5, r6, pc}
 80018a4:	08003534 	.word	0x08003534

080018a8 <uart_stm32_irq_err_enable>:
	return LL_USART_IsActiveFlag_RXNE(UartInstance);
}

static void uart_stm32_irq_err_enable(const struct device *dev)
{
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 80018a8:	6843      	ldr	r3, [r0, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80018ac:	f103 0214 	add.w	r2, r3, #20
 80018b0:	e852 2f00 	ldrex	r2, [r2]
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_ERROR(USART_TypeDef *USARTx)
{
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 80018b4:	f042 0201 	orr.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80018b8:	f103 0014 	add.w	r0, r3, #20
 80018bc:	e840 2100 	strex	r1, r2, [r0]
 80018c0:	2900      	cmp	r1, #0
 80018c2:	d1f3      	bne.n	80018ac <uart_stm32_irq_err_enable+0x4>

	/* Enable FE, ORE interruptions */
	LL_USART_EnableIT_ERROR(UartInstance);
#if !defined(CONFIG_SOC_SERIES_STM32F0X) || defined(USART_LIN_SUPPORT)
	/* Enable Line break detection */
	if (IS_UART_LIN_INSTANCE(UartInstance)) {
 80018c4:	4a0d      	ldr	r2, [pc, #52]	; (80018fc <uart_stm32_irq_err_enable+0x54>)
 80018c6:	4293      	cmp	r3, r2
 80018c8:	d007      	beq.n	80018da <uart_stm32_irq_err_enable+0x32>
 80018ca:	f5a2 424c 	sub.w	r2, r2, #52224	; 0xcc00
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d003      	beq.n	80018da <uart_stm32_irq_err_enable+0x32>
 80018d2:	f502 4250 	add.w	r2, r2, #53248	; 0xd000
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d103      	bne.n	80018e2 <uart_stm32_irq_err_enable+0x3a>
  SET_BIT(USARTx->CR2, USART_CR2_LBDIE);
 80018da:	691a      	ldr	r2, [r3, #16]
 80018dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80018e0:	611a      	str	r2, [r3, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80018e2:	f103 020c 	add.w	r2, r3, #12
 80018e6:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_PEIE);
 80018ea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80018ee:	f103 000c 	add.w	r0, r3, #12
 80018f2:	e840 2100 	strex	r1, r2, [r0]
 80018f6:	2900      	cmp	r1, #0
 80018f8:	d1f3      	bne.n	80018e2 <uart_stm32_irq_err_enable+0x3a>
		LL_USART_EnableIT_LBD(UartInstance);
	}
#endif
	/* Enable parity error interruption */
	LL_USART_EnableIT_PE(UartInstance);
}
 80018fa:	4770      	bx	lr
 80018fc:	40011000 	.word	0x40011000

08001900 <uart_stm32_irq_err_disable>:

static void uart_stm32_irq_err_disable(const struct device *dev)
{
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8001900:	6843      	ldr	r3, [r0, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001904:	f103 0214 	add.w	r2, r3, #20
 8001908:	e852 2f00 	ldrex	r2, [r2]
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_ERROR(USART_TypeDef *USARTx)
{
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_EIE);
 800190c:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001910:	f103 0014 	add.w	r0, r3, #20
 8001914:	e840 2100 	strex	r1, r2, [r0]
 8001918:	2900      	cmp	r1, #0
 800191a:	d1f3      	bne.n	8001904 <uart_stm32_irq_err_disable+0x4>

	/* Disable FE, ORE interruptions */
	LL_USART_DisableIT_ERROR(UartInstance);
#if !defined(CONFIG_SOC_SERIES_STM32F0X) || defined(USART_LIN_SUPPORT)
	/* Disable Line break detection */
	if (IS_UART_LIN_INSTANCE(UartInstance)) {
 800191c:	4a0d      	ldr	r2, [pc, #52]	; (8001954 <uart_stm32_irq_err_disable+0x54>)
 800191e:	4293      	cmp	r3, r2
 8001920:	d007      	beq.n	8001932 <uart_stm32_irq_err_disable+0x32>
 8001922:	f5a2 424c 	sub.w	r2, r2, #52224	; 0xcc00
 8001926:	4293      	cmp	r3, r2
 8001928:	d003      	beq.n	8001932 <uart_stm32_irq_err_disable+0x32>
 800192a:	f502 4250 	add.w	r2, r2, #53248	; 0xd000
 800192e:	4293      	cmp	r3, r2
 8001930:	d103      	bne.n	800193a <uart_stm32_irq_err_disable+0x3a>
  CLEAR_BIT(USARTx->CR2, USART_CR2_LBDIE);
 8001932:	691a      	ldr	r2, [r3, #16]
 8001934:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001938:	611a      	str	r2, [r3, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800193a:	f103 020c 	add.w	r2, r3, #12
 800193e:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_PEIE);
 8001942:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001946:	f103 000c 	add.w	r0, r3, #12
 800194a:	e840 2100 	strex	r1, r2, [r0]
 800194e:	2900      	cmp	r1, #0
 8001950:	d1f3      	bne.n	800193a <uart_stm32_irq_err_disable+0x3a>
		LL_USART_DisableIT_LBD(UartInstance);
	}
#endif
	/* Disable parity error interruption */
	LL_USART_DisableIT_PE(UartInstance);
}
 8001952:	4770      	bx	lr
 8001954:	40011000 	.word	0x40011000

08001958 <uart_stm32_init>:
 * @param dev UART device struct
 *
 * @return 0
 */
static int uart_stm32_init(const struct device *dev)
{
 8001958:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	const struct uart_stm32_config *config = DEV_CFG(dev);
 800195c:	6846      	ldr	r6, [r0, #4]
	struct uart_stm32_data *data = DEV_DATA(dev);
 800195e:	6907      	ldr	r7, [r0, #16]
	data->clock = clk;
 8001960:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 8001a1c <uart_stm32_init+0xc4>
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8001964:	46b1      	mov	r9, r6
{
 8001966:	4605      	mov	r5, r0
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8001968:	f859 4b0c 	ldr.w	r4, [r9], #12
	data->clock = clk;
 800196c:	f8c7 8004 	str.w	r8, [r7, #4]
 8001970:	4640      	mov	r0, r8
 8001972:	f001 fccd 	bl	8003310 <z_device_ready>
 8001976:	b918      	cbnz	r0, 8001980 <uart_stm32_init+0x28>

	__uart_stm32_get_clock(dev);
	/* enable clock */
	if (clock_control_on(data->clock,
			(clock_control_subsys_t *)&config->pclken) != 0) {
		return -EIO;
 8001978:	f06f 0004 	mvn.w	r0, #4
#ifdef CONFIG_UART_ASYNC_API
	return uart_stm32_async_init(dev);
#else
	return 0;
#endif
}
 800197c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	return api->on(dev, sys);
 8001980:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8001984:	4649      	mov	r1, r9
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	4640      	mov	r0, r8
 800198a:	4798      	blx	r3
	if (clock_control_on(data->clock,
 800198c:	2800      	cmp	r0, #0
 800198e:	d1f3      	bne.n	8001978 <uart_stm32_init+0x20>
					 (uint32_t)UART_STRUCT(dev));
 8001990:	686b      	ldr	r3, [r5, #4]
	err = stm32_dt_pinctrl_configure(config->pinctrl_list,
 8001992:	e9d6 0107 	ldrd	r0, r1, [r6, #28]
 8001996:	681a      	ldr	r2, [r3, #0]
 8001998:	f7ff fa00 	bl	8000d9c <stm32_dt_pinctrl_configure>
	if (err < 0) {
 800199c:	2800      	cmp	r0, #0
 800199e:	dbed      	blt.n	800197c <uart_stm32_init+0x24>
  CLEAR_BIT(USARTx->CR1, USART_CR1_UE);
 80019a0:	68e3      	ldr	r3, [r4, #12]
 80019a2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80019a6:	60e3      	str	r3, [r4, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80019a8:	f104 030c 	add.w	r3, r4, #12
 80019ac:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_MODIFY_REG(USARTx->CR1, USART_CR1_RE | USART_CR1_TE, TransferDirection);
 80019b0:	f043 030c 	orr.w	r3, r3, #12
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80019b4:	f104 010c 	add.w	r1, r4, #12
 80019b8:	e841 3200 	strex	r2, r3, [r1]
 80019bc:	2a00      	cmp	r2, #0
 80019be:	d1f3      	bne.n	80019a8 <uart_stm32_init+0x50>
	if (config->parity == 2) {
 80019c0:	69b3      	ldr	r3, [r6, #24]
 80019c2:	2b02      	cmp	r3, #2
 80019c4:	d025      	beq.n	8001a12 <uart_stm32_init+0xba>
		ll_datawidth = LL_USART_DATAWIDTH_8B;
 80019c6:	2b01      	cmp	r3, #1
 80019c8:	bf0a      	itet	eq
 80019ca:	f44f 5180 	moveq.w	r1, #4096	; 0x1000
 80019ce:	2100      	movne	r1, #0
 80019d0:	f44f 62c0 	moveq.w	r2, #1536	; 0x600
  MODIFY_REG(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE | USART_CR1_M, Parity | DataWidth);
 80019d4:	68e3      	ldr	r3, [r4, #12]
 80019d6:	430a      	orrs	r2, r1
 80019d8:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80019dc:	4313      	orrs	r3, r2
 80019de:	60e3      	str	r3, [r4, #12]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80019e0:	6923      	ldr	r3, [r4, #16]
 80019e2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80019e6:	6123      	str	r3, [r4, #16]
	if (config->hw_flow_control) {
 80019e8:	7d33      	ldrb	r3, [r6, #20]
 80019ea:	b12b      	cbz	r3, 80019f8 <uart_stm32_init+0xa0>
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 80019ec:	686b      	ldr	r3, [r5, #4]
 80019ee:	681a      	ldr	r2, [r3, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80019f0:	6953      	ldr	r3, [r2, #20]
 80019f2:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80019f6:	6153      	str	r3, [r2, #20]
	uart_stm32_set_baudrate(dev, data->baud_rate);
 80019f8:	6839      	ldr	r1, [r7, #0]
 80019fa:	4628      	mov	r0, r5
 80019fc:	f001 fc18 	bl	8003230 <uart_stm32_set_baudrate>
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001a00:	68e3      	ldr	r3, [r4, #12]
 8001a02:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001a06:	60e3      	str	r3, [r4, #12]
	config->uconf.irq_config_func(dev);
 8001a08:	4628      	mov	r0, r5
 8001a0a:	68b3      	ldr	r3, [r6, #8]
 8001a0c:	4798      	blx	r3
	return 0;
 8001a0e:	2000      	movs	r0, #0
 8001a10:	e7b4      	b.n	800197c <uart_stm32_init+0x24>
		ll_datawidth = LL_USART_DATAWIDTH_9B;
 8001a12:	f44f 5180 	mov.w	r1, #4096	; 0x1000
		ll_parity = LL_USART_PARITY_EVEN;
 8001a16:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001a1a:	e7db      	b.n	80019d4 <uart_stm32_init+0x7c>
 8001a1c:	08003534 	.word	0x08003534

08001a20 <uart_stm32_configure>:
{
 8001a20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	const uint32_t parity = uart_stm32_cfg2ll_parity(cfg->parity);
 8001a24:	790a      	ldrb	r2, [r1, #4]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8001a26:	6843      	ldr	r3, [r0, #4]
	struct uart_stm32_data *data = DEV_DATA(dev);
 8001a28:	6906      	ldr	r6, [r0, #16]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8001a2a:	681c      	ldr	r4, [r3, #0]
	switch (parity) {
 8001a2c:	2a01      	cmp	r2, #1
{
 8001a2e:	460d      	mov	r5, r1
	switch (parity) {
 8001a30:	d07c      	beq.n	8001b2c <uart_stm32_configure+0x10c>
		return LL_USART_PARITY_NONE;
 8001a32:	2a02      	cmp	r2, #2
 8001a34:	bf0c      	ite	eq
 8001a36:	f44f 6180 	moveq.w	r1, #1024	; 0x400
 8001a3a:	2100      	movne	r1, #0
	const uint32_t stopbits = uart_stm32_cfg2ll_stopbits(cfg->stop_bits);
 8001a3c:	f895 9005 	ldrb.w	r9, [r5, #5]
	const uint32_t databits = uart_stm32_cfg2ll_databits(cfg->data_bits,
 8001a40:	f895 e006 	ldrb.w	lr, [r5, #6]
 8001a44:	f1b9 0f02 	cmp.w	r9, #2
 8001a48:	bf96      	itet	ls
 8001a4a:	4b3d      	ldrls	r3, [pc, #244]	; (8001b40 <uart_stm32_configure+0x120>)
	const uint32_t stopbits = uart_stm32_cfg2ll_stopbits(cfg->stop_bits);
 8001a4c:	f44f 5800 	movhi.w	r8, #8192	; 0x2000
 8001a50:	f833 8019 	ldrhls.w	r8, [r3, r9, lsl #1]
	switch (db) {
 8001a54:	f1be 0f04 	cmp.w	lr, #4
 8001a58:	d06b      	beq.n	8001b32 <uart_stm32_configure+0x112>
		return LL_USART_DATAWIDTH_9B;
 8001a5a:	2a00      	cmp	r2, #0
 8001a5c:	bf0c      	ite	eq
 8001a5e:	2300      	moveq	r3, #0
 8001a60:	f44f 5380 	movne.w	r3, #4096	; 0x1000
	const uint32_t flowctrl = uart_stm32_cfg2ll_hwctrl(cfg->flow_ctrl);
 8001a64:	79ef      	ldrb	r7, [r5, #7]
	if ((cfg->parity == UART_CFG_PARITY_MARK) ||
 8001a66:	f1a2 0a03 	sub.w	sl, r2, #3
		return LL_USART_HWCONTROL_RTS_CTS;
 8001a6a:	2f01      	cmp	r7, #1
 8001a6c:	bf14      	ite	ne
 8001a6e:	f04f 0c00 	movne.w	ip, #0
 8001a72:	f44f 7c40 	moveq.w	ip, #768	; 0x300
	if ((cfg->parity == UART_CFG_PARITY_MARK) ||
 8001a76:	f1ba 0f01 	cmp.w	sl, #1
 8001a7a:	d95d      	bls.n	8001b38 <uart_stm32_configure+0x118>
	if ((cfg->parity != UART_CFG_PARITY_NONE) &&
 8001a7c:	b112      	cbz	r2, 8001a84 <uart_stm32_configure+0x64>
 8001a7e:	f1be 0f04 	cmp.w	lr, #4
 8001a82:	d059      	beq.n	8001b38 <uart_stm32_configure+0x118>
	if (cfg->stop_bits == UART_CFG_STOP_BITS_0_5) {
 8001a84:	f019 0ffd 	tst.w	r9, #253	; 0xfd
 8001a88:	d056      	beq.n	8001b38 <uart_stm32_configure+0x118>
	if ((cfg->data_bits == UART_CFG_DATA_BITS_5) ||
 8001a8a:	f1be 0f02 	cmp.w	lr, #2
 8001a8e:	d953      	bls.n	8001b38 <uart_stm32_configure+0x118>
	    || (cfg->data_bits == UART_CFG_DATA_BITS_9)) {
 8001a90:	f1be 0f04 	cmp.w	lr, #4
 8001a94:	d050      	beq.n	8001b38 <uart_stm32_configure+0x118>
	if (cfg->flow_ctrl != UART_CFG_FLOW_CTRL_NONE) {
 8001a96:	b167      	cbz	r7, 8001ab2 <uart_stm32_configure+0x92>
		if (!IS_UART_HWFLOW_INSTANCE(UartInstance) ||
 8001a98:	4a2a      	ldr	r2, [pc, #168]	; (8001b44 <uart_stm32_configure+0x124>)
 8001a9a:	4294      	cmp	r4, r2
 8001a9c:	d007      	beq.n	8001aae <uart_stm32_configure+0x8e>
 8001a9e:	f5a2 424c 	sub.w	r2, r2, #52224	; 0xcc00
 8001aa2:	4294      	cmp	r4, r2
 8001aa4:	d003      	beq.n	8001aae <uart_stm32_configure+0x8e>
 8001aa6:	f502 4250 	add.w	r2, r2, #53248	; 0xd000
 8001aaa:	4294      	cmp	r4, r2
 8001aac:	d144      	bne.n	8001b38 <uart_stm32_configure+0x118>
 8001aae:	2f01      	cmp	r7, #1
 8001ab0:	d142      	bne.n	8001b38 <uart_stm32_configure+0x118>
  CLEAR_BIT(USARTx->CR1, USART_CR1_UE);
 8001ab2:	68e2      	ldr	r2, [r4, #12]
 8001ab4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001ab8:	60e2      	str	r2, [r4, #12]
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE));
 8001aba:	68e2      	ldr	r2, [r4, #12]
 8001abc:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
	if (parity != uart_stm32_get_parity(dev)) {
 8001ac0:	4291      	cmp	r1, r2
  MODIFY_REG(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE, Parity);
 8001ac2:	bf1f      	itttt	ne
 8001ac4:	68e7      	ldrne	r7, [r4, #12]
 8001ac6:	f427 67c0 	bicne.w	r7, r7, #1536	; 0x600
 8001aca:	430f      	orrne	r7, r1
 8001acc:	60e7      	strne	r7, [r4, #12]
  return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_STOP));
 8001ace:	6922      	ldr	r2, [r4, #16]
 8001ad0:	f402 5240 	and.w	r2, r2, #12288	; 0x3000
	if (stopbits != uart_stm32_get_stopbits(dev)) {
 8001ad4:	4590      	cmp	r8, r2
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8001ad6:	bf1f      	itttt	ne
 8001ad8:	6921      	ldrne	r1, [r4, #16]
 8001ada:	f421 5140 	bicne.w	r1, r1, #12288	; 0x3000
 8001ade:	ea41 0108 	orrne.w	r1, r1, r8
 8001ae2:	6121      	strne	r1, [r4, #16]
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_M));
 8001ae4:	68e2      	ldr	r2, [r4, #12]
	if (cfg->baudrate != data->baud_rate) {
 8001ae6:	6829      	ldr	r1, [r5, #0]
 8001ae8:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
	if (databits != uart_stm32_get_databits(dev)) {
 8001aec:	4293      	cmp	r3, r2
  MODIFY_REG(USARTx->CR1, USART_CR1_M, DataWidth);
 8001aee:	bf1f      	itttt	ne
 8001af0:	68e2      	ldrne	r2, [r4, #12]
 8001af2:	f422 5280 	bicne.w	r2, r2, #4096	; 0x1000
 8001af6:	431a      	orrne	r2, r3
 8001af8:	60e2      	strne	r2, [r4, #12]
  return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE));
 8001afa:	6963      	ldr	r3, [r4, #20]
 8001afc:	f403 7340 	and.w	r3, r3, #768	; 0x300
	if (flowctrl != uart_stm32_get_hwctrl(dev)) {
 8001b00:	459c      	cmp	ip, r3
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8001b02:	bf1f      	itttt	ne
 8001b04:	6963      	ldrne	r3, [r4, #20]
 8001b06:	f423 7340 	bicne.w	r3, r3, #768	; 0x300
 8001b0a:	ea43 030c 	orrne.w	r3, r3, ip
 8001b0e:	6163      	strne	r3, [r4, #20]
	if (cfg->baudrate != data->baud_rate) {
 8001b10:	6833      	ldr	r3, [r6, #0]
 8001b12:	4299      	cmp	r1, r3
 8001b14:	d003      	beq.n	8001b1e <uart_stm32_configure+0xfe>
		uart_stm32_set_baudrate(dev, cfg->baudrate);
 8001b16:	f001 fb8b 	bl	8003230 <uart_stm32_set_baudrate>
		data->baud_rate = cfg->baudrate;
 8001b1a:	682b      	ldr	r3, [r5, #0]
 8001b1c:	6033      	str	r3, [r6, #0]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001b1e:	68e3      	ldr	r3, [r4, #12]
 8001b20:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001b24:	60e3      	str	r3, [r4, #12]
	return 0;
 8001b26:	2000      	movs	r0, #0
};
 8001b28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	switch (parity) {
 8001b2c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8001b30:	e784      	b.n	8001a3c <uart_stm32_configure+0x1c>
		return LL_USART_DATAWIDTH_9B;
 8001b32:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b36:	e795      	b.n	8001a64 <uart_stm32_configure+0x44>
		return -ENOTSUP;
 8001b38:	f06f 0085 	mvn.w	r0, #133	; 0x85
 8001b3c:	e7f4      	b.n	8001b28 <uart_stm32_configure+0x108>
 8001b3e:	bf00      	nop
 8001b40:	08003b38 	.word	0x08003b38
 8001b44:	40011000 	.word	0x40011000

08001b48 <elapsed>:
 *     - and until the current call of the function is completed.
 * - the function is invoked with interrupts disabled.
 */
static uint32_t elapsed(void)
{
	uint32_t val1 = SysTick->VAL;	/* A */
 8001b48:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
{
 8001b4c:	b510      	push	{r4, lr}
	uint32_t val1 = SysTick->VAL;	/* A */
 8001b4e:	699a      	ldr	r2, [r3, #24]
	uint32_t ctrl = SysTick->CTRL;	/* B */
 8001b50:	6919      	ldr	r1, [r3, #16]
	uint32_t val2 = SysTick->VAL;	/* C */
 8001b52:	6998      	ldr	r0, [r3, #24]
	 * 4) After C we'll see it next time
	 *
	 * So the count in val2 is post-wrap and last_load needs to be
	 * added if and only if COUNTFLAG is set or val1 < val2.
	 */
	if ((ctrl & SysTick_CTRL_COUNTFLAG_Msk)
 8001b54:	4b09      	ldr	r3, [pc, #36]	; (8001b7c <elapsed+0x34>)
 8001b56:	f411 3f80 	tst.w	r1, #65536	; 0x10000
 8001b5a:	4909      	ldr	r1, [pc, #36]	; (8001b80 <elapsed+0x38>)
 8001b5c:	d101      	bne.n	8001b62 <elapsed+0x1a>
	    || (val1 < val2)) {
 8001b5e:	4282      	cmp	r2, r0
 8001b60:	d206      	bcs.n	8001b70 <elapsed+0x28>
		overflow_cyc += last_load;
 8001b62:	681a      	ldr	r2, [r3, #0]
 8001b64:	680c      	ldr	r4, [r1, #0]
 8001b66:	4422      	add	r2, r4
 8001b68:	601a      	str	r2, [r3, #0]

		/* We know there was a wrap, but we might not have
		 * seen it in CTRL, so clear it. */
		(void)SysTick->CTRL;
 8001b6a:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 8001b6e:	6912      	ldr	r2, [r2, #16]
	}

	return (last_load - val2) + overflow_cyc;
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	680a      	ldr	r2, [r1, #0]
 8001b74:	4413      	add	r3, r2
}
 8001b76:	1a18      	subs	r0, r3, r0
 8001b78:	bd10      	pop	{r4, pc}
 8001b7a:	bf00      	nop
 8001b7c:	200002c4 	.word	0x200002c4
 8001b80:	200002c0 	.word	0x200002c0

08001b84 <sys_clock_isr>:

/* Callout out of platform assembly, not hooked via IRQ_CONNECT... */
void sys_clock_isr(void *arg)
{
 8001b84:	b508      	push	{r3, lr}
	ARG_UNUSED(arg);
	uint32_t dticks;

	/* Update overflow_cyc and clear COUNTFLAG by invoking elapsed() */
	elapsed();
 8001b86:	f7ff ffdf 	bl	8001b48 <elapsed>

	/* Increment the amount of HW cycles elapsed (complete counter
	 * cycles) and announce the progress to the kernel.
	 */
	cycle_count += overflow_cyc;
 8001b8a:	4b0c      	ldr	r3, [pc, #48]	; (8001bbc <sys_clock_isr+0x38>)
 8001b8c:	4a0c      	ldr	r2, [pc, #48]	; (8001bc0 <sys_clock_isr+0x3c>)
 8001b8e:	6818      	ldr	r0, [r3, #0]
 8001b90:	6811      	ldr	r1, [r2, #0]
 8001b92:	4408      	add	r0, r1
 8001b94:	6010      	str	r0, [r2, #0]
	overflow_cyc = 0;
 8001b96:	2200      	movs	r2, #0
 8001b98:	601a      	str	r2, [r3, #0]
		 * because the value has been updated before LOAD re-program.
		 *
		 * We can assess if this is the case by inspecting COUNTFLAG.
		 */

		dticks = (cycle_count - announced_cycles) / CYC_PER_TICK;
 8001b9a:	4a0a      	ldr	r2, [pc, #40]	; (8001bc4 <sys_clock_isr+0x40>)
 8001b9c:	6813      	ldr	r3, [r2, #0]
 8001b9e:	f44f 5116 	mov.w	r1, #9600	; 0x2580
 8001ba2:	1ac0      	subs	r0, r0, r3
 8001ba4:	fbb0 f0f1 	udiv	r0, r0, r1
		announced_cycles += dticks * CYC_PER_TICK;
 8001ba8:	fb01 3300 	mla	r3, r1, r0, r3
 8001bac:	6013      	str	r3, [r2, #0]
		sys_clock_announce(dticks);
 8001bae:	f000 fed7 	bl	8002960 <sys_clock_announce>
	} else {
		sys_clock_announce(1);
	}
	z_arm_int_exit();
}
 8001bb2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
 8001bb6:	f7ff ba41 	b.w	800103c <z_arm_exc_exit>
 8001bba:	bf00      	nop
 8001bbc:	200002c4 	.word	0x200002c4
 8001bc0:	200002bc 	.word	0x200002bc
 8001bc4:	200002b8 	.word	0x200002b8

08001bc8 <sys_clock_driver_init>:
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bc8:	4b09      	ldr	r3, [pc, #36]	; (8001bf0 <sys_clock_driver_init+0x28>)
 8001bca:	2210      	movs	r2, #16
 8001bcc:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
int sys_clock_driver_init(const struct device *dev)
{
	ARG_UNUSED(dev);

	NVIC_SetPriority(SysTick_IRQn, _IRQ_PRIO_OFFSET);
	last_load = CYC_PER_TICK - 1;
 8001bd0:	4b08      	ldr	r3, [pc, #32]	; (8001bf4 <sys_clock_driver_init+0x2c>)
 8001bd2:	f242 527f 	movw	r2, #9599	; 0x257f
 8001bd6:	601a      	str	r2, [r3, #0]
	overflow_cyc = 0U;
 8001bd8:	4b07      	ldr	r3, [pc, #28]	; (8001bf8 <sys_clock_driver_init+0x30>)
 8001bda:	2000      	movs	r0, #0
 8001bdc:	6018      	str	r0, [r3, #0]
	SysTick->LOAD = last_load;
 8001bde:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8001be2:	615a      	str	r2, [r3, #20]
	SysTick->VAL = 0; /* resets timer to last_load */
 8001be4:	6198      	str	r0, [r3, #24]
	SysTick->CTRL |= (SysTick_CTRL_ENABLE_Msk |
 8001be6:	691a      	ldr	r2, [r3, #16]
 8001be8:	f042 0207 	orr.w	r2, r2, #7
 8001bec:	611a      	str	r2, [r3, #16]
			  SysTick_CTRL_TICKINT_Msk |
			  SysTick_CTRL_CLKSOURCE_Msk);
	return 0;
}
 8001bee:	4770      	bx	lr
 8001bf0:	e000ed00 	.word	0xe000ed00
 8001bf4:	200002c0 	.word	0x200002c0
 8001bf8:	200002c4 	.word	0x200002c4

08001bfc <sys_clock_set_timeout>:

void sys_clock_set_timeout(int32_t ticks, bool idle)
{
 8001bfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001bfe:	4d32      	ldr	r5, [pc, #200]	; (8001cc8 <sys_clock_set_timeout+0xcc>)
	 * need to wake up multiple times per second.  If the kernel
	 * allows us to miss tick announcements in idle, then shut off
	 * the counter. (Note: we can assume if idle==true that
	 * interrupts are already disabled)
	 */
	if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && idle && ticks == K_TICKS_FOREVER) {
 8001c00:	b159      	cbz	r1, 8001c1a <sys_clock_set_timeout+0x1e>
 8001c02:	1c43      	adds	r3, r0, #1
 8001c04:	d109      	bne.n	8001c1a <sys_clock_set_timeout+0x1e>
		SysTick->CTRL &= ~SysTick_CTRL_ENABLE_Msk;
 8001c06:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 8001c0a:	6913      	ldr	r3, [r2, #16]
 8001c0c:	f023 0301 	bic.w	r3, r3, #1
 8001c10:	6113      	str	r3, [r2, #16]
		last_load = TIMER_STOPPED;
 8001c12:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8001c16:	602b      	str	r3, [r5, #0]
	} else {
		cycle_count += (val1 - val2);
	}
	k_spin_unlock(&lock, key);
#endif
}
 8001c18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
 8001c1a:	f240 63d2 	movw	r3, #1746	; 0x6d2
 8001c1e:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8001c22:	bf08      	it	eq
 8001c24:	4618      	moveq	r0, r3
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
 8001c26:	1e44      	subs	r4, r0, #1
 8001c28:	2c00      	cmp	r4, #0
	uint32_t last_load_ = last_load;
 8001c2a:	682f      	ldr	r7, [r5, #0]
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
 8001c2c:	dd32      	ble.n	8001c94 <sys_clock_set_timeout+0x98>
 8001c2e:	429c      	cmp	r4, r3
 8001c30:	bfa8      	it	ge
 8001c32:	461c      	movge	r4, r3
	__asm__ volatile(
 8001c34:	f04f 0310 	mov.w	r3, #16
 8001c38:	f3ef 8611 	mrs	r6, BASEPRI
 8001c3c:	f383 8812 	msr	BASEPRI_MAX, r3
 8001c40:	f3bf 8f6f 	isb	sy
	uint32_t pending = elapsed();
 8001c44:	f7ff ff80 	bl	8001b48 <elapsed>
	cycle_count += pending;
 8001c48:	4920      	ldr	r1, [pc, #128]	; (8001ccc <sys_clock_set_timeout+0xd0>)
	val1 = SysTick->VAL;
 8001c4a:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
	overflow_cyc = 0U;
 8001c4e:	2200      	movs	r2, #0
	val1 = SysTick->VAL;
 8001c50:	f8d3 c018 	ldr.w	ip, [r3, #24]
	cycle_count += pending;
 8001c54:	680b      	ldr	r3, [r1, #0]
 8001c56:	4418      	add	r0, r3
	overflow_cyc = 0U;
 8001c58:	4b1d      	ldr	r3, [pc, #116]	; (8001cd0 <sys_clock_set_timeout+0xd4>)
	cycle_count += pending;
 8001c5a:	6008      	str	r0, [r1, #0]
	overflow_cyc = 0U;
 8001c5c:	601a      	str	r2, [r3, #0]
	uint32_t unannounced = cycle_count - announced_cycles;
 8001c5e:	4b1d      	ldr	r3, [pc, #116]	; (8001cd4 <sys_clock_set_timeout+0xd8>)
 8001c60:	681b      	ldr	r3, [r3, #0]
	if ((int32_t)unannounced < 0) {
 8001c62:	1ac2      	subs	r2, r0, r3
 8001c64:	d518      	bpl.n	8001c98 <sys_clock_set_timeout+0x9c>
		last_load = MIN_DELAY;
 8001c66:	f44f 6380 	mov.w	r3, #1024	; 0x400
			last_load = MAX_CYCLES;
 8001c6a:	602b      	str	r3, [r5, #0]
	val2 = SysTick->VAL;
 8001c6c:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
	SysTick->LOAD = last_load - 1;
 8001c70:	682c      	ldr	r4, [r5, #0]
	val2 = SysTick->VAL;
 8001c72:	6993      	ldr	r3, [r2, #24]
	if (val1 < val2) {
 8001c74:	459c      	cmp	ip, r3
		cycle_count += (val1 + (last_load_ - val2));
 8001c76:	bf38      	it	cc
 8001c78:	44bc      	addcc	ip, r7
	SysTick->LOAD = last_load - 1;
 8001c7a:	3c01      	subs	r4, #1
		cycle_count += (val1 - val2);
 8001c7c:	ebac 0c03 	sub.w	ip, ip, r3
	SysTick->LOAD = last_load - 1;
 8001c80:	6154      	str	r4, [r2, #20]
		cycle_count += (val1 - val2);
 8001c82:	4460      	add	r0, ip
	SysTick->VAL = 0; /* resets timer to last_load */
 8001c84:	2400      	movs	r4, #0
 8001c86:	6194      	str	r4, [r2, #24]
		cycle_count += (val1 - val2);
 8001c88:	6008      	str	r0, [r1, #0]
	__asm__ volatile(
 8001c8a:	f386 8811 	msr	BASEPRI, r6
 8001c8e:	f3bf 8f6f 	isb	sy
 8001c92:	e7c1      	b.n	8001c18 <sys_clock_set_timeout+0x1c>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
 8001c94:	2400      	movs	r4, #0
 8001c96:	e7cd      	b.n	8001c34 <sys_clock_set_timeout+0x38>
		delay = ticks * CYC_PER_TICK;
 8001c98:	f44f 5e16 	mov.w	lr, #9600	; 0x2580
		delay += unannounced;
 8001c9c:	fb0e 2404 	mla	r4, lr, r4, r2
		 ((delay + CYC_PER_TICK - 1) / CYC_PER_TICK) * CYC_PER_TICK;
 8001ca0:	f504 5415 	add.w	r4, r4, #9536	; 0x2540
		delay -= unannounced;
 8001ca4:	1a1b      	subs	r3, r3, r0
		 ((delay + CYC_PER_TICK - 1) / CYC_PER_TICK) * CYC_PER_TICK;
 8001ca6:	343f      	adds	r4, #63	; 0x3f
 8001ca8:	fbb4 f4fe 	udiv	r4, r4, lr
		delay -= unannounced;
 8001cac:	fb0e 3404 	mla	r4, lr, r4, r3
		delay = MAX(delay, MIN_DELAY);
 8001cb0:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8001cb4:	d904      	bls.n	8001cc0 <sys_clock_set_timeout+0xc4>
		if (delay > MAX_CYCLES) {
 8001cb6:	4b08      	ldr	r3, [pc, #32]	; (8001cd8 <sys_clock_set_timeout+0xdc>)
 8001cb8:	429c      	cmp	r4, r3
 8001cba:	d8d6      	bhi.n	8001c6a <sys_clock_set_timeout+0x6e>
			last_load = delay;
 8001cbc:	602c      	str	r4, [r5, #0]
 8001cbe:	e7d5      	b.n	8001c6c <sys_clock_set_timeout+0x70>
		delay = MAX(delay, MIN_DELAY);
 8001cc0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8001cc4:	e7fa      	b.n	8001cbc <sys_clock_set_timeout+0xc0>
 8001cc6:	bf00      	nop
 8001cc8:	200002c0 	.word	0x200002c0
 8001ccc:	200002bc 	.word	0x200002bc
 8001cd0:	200002c4 	.word	0x200002c4
 8001cd4:	200002b8 	.word	0x200002b8
 8001cd8:	00ffc300 	.word	0x00ffc300

08001cdc <sys_clock_elapsed>:

uint32_t sys_clock_elapsed(void)
{
 8001cdc:	b510      	push	{r4, lr}
	__asm__ volatile(
 8001cde:	f04f 0310 	mov.w	r3, #16
 8001ce2:	f3ef 8411 	mrs	r4, BASEPRI
 8001ce6:	f383 8812 	msr	BASEPRI_MAX, r3
 8001cea:	f3bf 8f6f 	isb	sy
	if (!TICKLESS) {
		return 0;
	}

	k_spinlock_key_t key = k_spin_lock(&lock);
	uint32_t cyc = elapsed() + cycle_count - announced_cycles;
 8001cee:	f7ff ff2b 	bl	8001b48 <elapsed>
 8001cf2:	4b07      	ldr	r3, [pc, #28]	; (8001d10 <sys_clock_elapsed+0x34>)
 8001cf4:	4a07      	ldr	r2, [pc, #28]	; (8001d14 <sys_clock_elapsed+0x38>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	6812      	ldr	r2, [r2, #0]
 8001cfa:	1a9b      	subs	r3, r3, r2
 8001cfc:	4403      	add	r3, r0
	__asm__ volatile(
 8001cfe:	f384 8811 	msr	BASEPRI, r4
 8001d02:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&lock, key);
	return cyc / CYC_PER_TICK;
}
 8001d06:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 8001d0a:	fbb3 f0f0 	udiv	r0, r3, r0
 8001d0e:	bd10      	pop	{r4, pc}
 8001d10:	200002bc 	.word	0x200002bc
 8001d14:	200002b8 	.word	0x200002b8

08001d18 <UTILS_PLL_IsBusy>:
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8001d18:	4b05      	ldr	r3, [pc, #20]	; (8001d30 <UTILS_PLL_IsBusy+0x18>)
 8001d1a:	681a      	ldr	r2, [r3, #0]
  * @rmtoll CR           PLLI2SRDY    LL_RCC_PLLI2S_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLLI2S_IsReady(void)
{
  return (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) == (RCC_CR_PLLI2SRDY));
 8001d1c:	681b      	ldr	r3, [r3, #0]
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8001d1e:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
  return (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) == (RCC_CR_PLLI2SRDY));
 8001d22:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
static ErrorStatus UTILS_PLL_IsBusy(void)
{
  ErrorStatus status = SUCCESS;

  /* Check if PLL is busy*/
  if(LL_RCC_PLL_IsReady() != 0U)
 8001d26:	4313      	orrs	r3, r2
    /* PLLI2S configuration cannot be modified */
    status = ERROR;
  }
#endif /*RCC_PLLI2S_SUPPORT*/
  return status;
}
 8001d28:	bf14      	ite	ne
 8001d2a:	2001      	movne	r0, #1
 8001d2c:	2000      	moveq	r0, #0
 8001d2e:	4770      	bx	lr
 8001d30:	40023800 	.word	0x40023800

08001d34 <LL_SetFlashLatency>:
  if(HCLK_Frequency == 0U)
 8001d34:	2800      	cmp	r0, #0
 8001d36:	d049      	beq.n	8001dcc <LL_SetFlashLatency+0x98>
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  */
__STATIC_INLINE uint32_t LL_PWR_GetRegulVoltageScaling(void)
{
  return (uint32_t)(READ_BIT(PWR->CR, PWR_CR_VOS));
 8001d38:	4a2a      	ldr	r2, [pc, #168]	; (8001de4 <LL_SetFlashLatency+0xb0>)
 8001d3a:	6813      	ldr	r3, [r2, #0]
 8001d3c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
    if(LL_PWR_GetRegulVoltageScaling() == LL_PWR_REGU_VOLTAGE_SCALE1)
 8001d40:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8001d44:	d117      	bne.n	8001d76 <LL_SetFlashLatency+0x42>
      if((HCLK_Frequency > UTILS_SCALE1_LATENCY3_FREQ)&&(latency == LL_FLASH_LATENCY_0))
 8001d46:	4b28      	ldr	r3, [pc, #160]	; (8001de8 <LL_SetFlashLatency+0xb4>)
 8001d48:	4298      	cmp	r0, r3
 8001d4a:	d945      	bls.n	8001dd8 <LL_SetFlashLatency+0xa4>
        latency = LL_FLASH_LATENCY_3;
 8001d4c:	2303      	movs	r3, #3
        if((HCLK_Frequency > UTILS_SCALE1_LATENCY1_FREQ)&&(latency == LL_FLASH_LATENCY_0))
 8001d4e:	4927      	ldr	r1, [pc, #156]	; (8001dec <LL_SetFlashLatency+0xb8>)
 8001d50:	4288      	cmp	r0, r1
 8001d52:	d902      	bls.n	8001d5a <LL_SetFlashLatency+0x26>
 8001d54:	2b01      	cmp	r3, #1
 8001d56:	bf38      	it	cc
 8001d58:	2301      	movcc	r3, #1
 8001d5a:	6812      	ldr	r2, [r2, #0]
 8001d5c:	f402 4240 	and.w	r2, r2, #49152	; 0xc000
    if(LL_PWR_GetRegulVoltageScaling() == LL_PWR_REGU_VOLTAGE_SCALE2)
 8001d60:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001d64:	d10e      	bne.n	8001d84 <LL_SetFlashLatency+0x50>
      if((HCLK_Frequency > UTILS_SCALE2_LATENCY2_FREQ)&&(latency == LL_FLASH_LATENCY_0))
 8001d66:	4a22      	ldr	r2, [pc, #136]	; (8001df0 <LL_SetFlashLatency+0xbc>)
 8001d68:	4290      	cmp	r0, r2
 8001d6a:	d908      	bls.n	8001d7e <LL_SetFlashLatency+0x4a>
 8001d6c:	b1cb      	cbz	r3, 8001da2 <LL_SetFlashLatency+0x6e>
 8001d6e:	2b01      	cmp	r3, #1
 8001d70:	bf38      	it	cc
 8001d72:	2301      	movcc	r3, #1
 8001d74:	e006      	b.n	8001d84 <LL_SetFlashLatency+0x50>
  uint32_t latency = LL_FLASH_LATENCY_0;  /* default value 0WS */
 8001d76:	2300      	movs	r3, #0
 8001d78:	e7ef      	b.n	8001d5a <LL_SetFlashLatency+0x26>
        latency = LL_FLASH_LATENCY_2;
 8001d7a:	2302      	movs	r3, #2
 8001d7c:	e7ed      	b.n	8001d5a <LL_SetFlashLatency+0x26>
        if((HCLK_Frequency > UTILS_SCALE2_LATENCY1_FREQ)&&(latency == LL_FLASH_LATENCY_0))
 8001d7e:	4a1b      	ldr	r2, [pc, #108]	; (8001dec <LL_SetFlashLatency+0xb8>)
 8001d80:	4290      	cmp	r0, r2
 8001d82:	d8f4      	bhi.n	8001d6e <LL_SetFlashLatency+0x3a>
 8001d84:	4a17      	ldr	r2, [pc, #92]	; (8001de4 <LL_SetFlashLatency+0xb0>)
 8001d86:	6812      	ldr	r2, [r2, #0]
 8001d88:	f402 4240 	and.w	r2, r2, #49152	; 0xc000
    if(LL_PWR_GetRegulVoltageScaling() == LL_PWR_REGU_VOLTAGE_SCALE3)
 8001d8c:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8001d90:	d10c      	bne.n	8001dac <LL_SetFlashLatency+0x78>
      if((HCLK_Frequency > UTILS_SCALE3_LATENCY2_FREQ)&&(latency == LL_FLASH_LATENCY_0))
 8001d92:	4a17      	ldr	r2, [pc, #92]	; (8001df0 <LL_SetFlashLatency+0xbc>)
 8001d94:	4290      	cmp	r0, r2
 8001d96:	d906      	bls.n	8001da6 <LL_SetFlashLatency+0x72>
 8001d98:	b1d3      	cbz	r3, 8001dd0 <LL_SetFlashLatency+0x9c>
 8001d9a:	2b01      	cmp	r3, #1
 8001d9c:	bf38      	it	cc
 8001d9e:	2301      	movcc	r3, #1
 8001da0:	e004      	b.n	8001dac <LL_SetFlashLatency+0x78>
        latency = LL_FLASH_LATENCY_2;
 8001da2:	2302      	movs	r3, #2
 8001da4:	e7ee      	b.n	8001d84 <LL_SetFlashLatency+0x50>
        if((HCLK_Frequency > UTILS_SCALE3_LATENCY1_FREQ)&&(latency == LL_FLASH_LATENCY_0))
 8001da6:	4a11      	ldr	r2, [pc, #68]	; (8001dec <LL_SetFlashLatency+0xb8>)
 8001da8:	4290      	cmp	r0, r2
 8001daa:	d8f6      	bhi.n	8001d9a <LL_SetFlashLatency+0x66>
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8001dac:	4911      	ldr	r1, [pc, #68]	; (8001df4 <LL_SetFlashLatency+0xc0>)
 8001dae:	680a      	ldr	r2, [r1, #0]
 8001db0:	f022 0207 	bic.w	r2, r2, #7
 8001db4:	431a      	orrs	r2, r3
 8001db6:	600a      	str	r2, [r1, #0]
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8001db8:	680a      	ldr	r2, [r1, #0]
 8001dba:	f002 0207 	and.w	r2, r2, #7
    } while ((getlatency != latency) && (timeout > 0));
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d008      	beq.n	8001dd4 <LL_SetFlashLatency+0xa0>
 8001dc2:	680a      	ldr	r2, [r1, #0]
 8001dc4:	f002 0207 	and.w	r2, r2, #7
 8001dc8:	4293      	cmp	r3, r2
 8001dca:	d003      	beq.n	8001dd4 <LL_SetFlashLatency+0xa0>
    status = ERROR;
 8001dcc:	2001      	movs	r0, #1
 8001dce:	4770      	bx	lr
        latency = LL_FLASH_LATENCY_2;
 8001dd0:	2302      	movs	r3, #2
 8001dd2:	e7eb      	b.n	8001dac <LL_SetFlashLatency+0x78>
      status = SUCCESS;
 8001dd4:	2000      	movs	r0, #0
}
 8001dd6:	4770      	bx	lr
      if((HCLK_Frequency > UTILS_SCALE1_LATENCY2_FREQ)&&(latency == LL_FLASH_LATENCY_0))
 8001dd8:	4b05      	ldr	r3, [pc, #20]	; (8001df0 <LL_SetFlashLatency+0xbc>)
 8001dda:	4298      	cmp	r0, r3
 8001ddc:	d8cd      	bhi.n	8001d7a <LL_SetFlashLatency+0x46>
  uint32_t latency = LL_FLASH_LATENCY_0;  /* default value 0WS */
 8001dde:	2300      	movs	r3, #0
 8001de0:	e7b5      	b.n	8001d4e <LL_SetFlashLatency+0x1a>
 8001de2:	bf00      	nop
 8001de4:	40007000 	.word	0x40007000
 8001de8:	055d4a80 	.word	0x055d4a80
 8001dec:	01c9c380 	.word	0x01c9c380
 8001df0:	03d09000 	.word	0x03d09000
 8001df4:	40023c00 	.word	0x40023c00

08001df8 <UTILS_EnablePLLAndSwitchSystem>:
  assert_param(IS_LL_UTILS_SYSCLK_DIV(UTILS_ClkInitStruct->AHBCLKDivider));
  assert_param(IS_LL_UTILS_APB1_DIV(UTILS_ClkInitStruct->APB1CLKDivider));
  assert_param(IS_LL_UTILS_APB2_DIV(UTILS_ClkInitStruct->APB2CLKDivider));

  /* Calculate HCLK frequency */
  hclk_frequency = __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, UTILS_ClkInitStruct->AHBCLKDivider);
 8001df8:	680b      	ldr	r3, [r1, #0]
 8001dfa:	4a21      	ldr	r2, [pc, #132]	; (8001e80 <UTILS_EnablePLLAndSwitchSystem+0x88>)
 8001dfc:	f3c3 1303 	ubfx	r3, r3, #4, #4
{
 8001e00:	b570      	push	{r4, r5, r6, lr}
  hclk_frequency = __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, UTILS_ClkInitStruct->AHBCLKDivider);
 8001e02:	5cd3      	ldrb	r3, [r2, r3]

  /* Increasing the number of wait states because of higher CPU frequency */
  if(SystemCoreClock < hclk_frequency)
 8001e04:	4e1f      	ldr	r6, [pc, #124]	; (8001e84 <UTILS_EnablePLLAndSwitchSystem+0x8c>)
  hclk_frequency = __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, UTILS_ClkInitStruct->AHBCLKDivider);
 8001e06:	fa20 f403 	lsr.w	r4, r0, r3
  if(SystemCoreClock < hclk_frequency)
 8001e0a:	6833      	ldr	r3, [r6, #0]
 8001e0c:	42a3      	cmp	r3, r4
{
 8001e0e:	460d      	mov	r5, r1
  if(SystemCoreClock < hclk_frequency)
 8001e10:	d327      	bcc.n	8001e62 <UTILS_EnablePLLAndSwitchSystem+0x6a>
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001e12:	4b1d      	ldr	r3, [pc, #116]	; (8001e88 <UTILS_EnablePLLAndSwitchSystem+0x90>)
 8001e14:	681a      	ldr	r2, [r3, #0]
 8001e16:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8001e1a:	601a      	str	r2, [r3, #0]
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8001e1c:	681a      	ldr	r2, [r3, #0]
  /* Update system clock configuration */
  if(status == SUCCESS)
  {
    /* Enable PLL */
    LL_RCC_PLL_Enable();
    while (LL_RCC_PLL_IsReady() != 1U)
 8001e1e:	0192      	lsls	r2, r2, #6
 8001e20:	d5fc      	bpl.n	8001e1c <UTILS_EnablePLLAndSwitchSystem+0x24>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001e22:	689a      	ldr	r2, [r3, #8]
 8001e24:	6829      	ldr	r1, [r5, #0]
 8001e26:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001e2a:	430a      	orrs	r2, r1
 8001e2c:	609a      	str	r2, [r3, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001e2e:	689a      	ldr	r2, [r3, #8]
 8001e30:	f022 0203 	bic.w	r2, r2, #3
 8001e34:	f042 0202 	orr.w	r2, r2, #2
 8001e38:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001e3a:	4b13      	ldr	r3, [pc, #76]	; (8001e88 <UTILS_EnablePLLAndSwitchSystem+0x90>)
 8001e3c:	689a      	ldr	r2, [r3, #8]
 8001e3e:	f002 020c 	and.w	r2, r2, #12
    }

    /* Sysclk activation on the main PLL */
    LL_RCC_SetAHBPrescaler(UTILS_ClkInitStruct->AHBCLKDivider);
    LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
    while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8001e42:	2a08      	cmp	r2, #8
 8001e44:	d1fa      	bne.n	8001e3c <UTILS_EnablePLLAndSwitchSystem+0x44>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001e46:	689a      	ldr	r2, [r3, #8]
 8001e48:	6869      	ldr	r1, [r5, #4]
 8001e4a:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 8001e4e:	430a      	orrs	r2, r1
 8001e50:	609a      	str	r2, [r3, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001e52:	689a      	ldr	r2, [r3, #8]
 8001e54:	68a9      	ldr	r1, [r5, #8]
 8001e56:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001e5a:	430a      	orrs	r2, r1
 8001e5c:	609a      	str	r2, [r3, #8]
}
 8001e5e:	2000      	movs	r0, #0
 8001e60:	e004      	b.n	8001e6c <UTILS_EnablePLLAndSwitchSystem+0x74>
    status = LL_SetFlashLatency(hclk_frequency);
 8001e62:	4620      	mov	r0, r4
 8001e64:	f7ff ff66 	bl	8001d34 <LL_SetFlashLatency>
  if(status == SUCCESS)
 8001e68:	2800      	cmp	r0, #0
 8001e6a:	d0d2      	beq.n	8001e12 <UTILS_EnablePLLAndSwitchSystem+0x1a>
    LL_RCC_SetAPB1Prescaler(UTILS_ClkInitStruct->APB1CLKDivider);
    LL_RCC_SetAPB2Prescaler(UTILS_ClkInitStruct->APB2CLKDivider);
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(SystemCoreClock > hclk_frequency)
 8001e6c:	6833      	ldr	r3, [r6, #0]
 8001e6e:	42a3      	cmp	r3, r4
 8001e70:	d902      	bls.n	8001e78 <UTILS_EnablePLLAndSwitchSystem+0x80>
  {
    /* Set FLASH latency to lowest latency */
    status = LL_SetFlashLatency(hclk_frequency);
 8001e72:	4620      	mov	r0, r4
 8001e74:	f7ff ff5e 	bl	8001d34 <LL_SetFlashLatency>
  }

  /* Update SystemCoreClock variable */
  if(status == SUCCESS)
 8001e78:	b900      	cbnz	r0, 8001e7c <UTILS_EnablePLLAndSwitchSystem+0x84>
  SystemCoreClock = HCLKFrequency;
 8001e7a:	6034      	str	r4, [r6, #0]
  {
    LL_SetSystemCoreClock(hclk_frequency);
  }

  return status;
}
 8001e7c:	bd70      	pop	{r4, r5, r6, pc}
 8001e7e:	bf00      	nop
 8001e80:	08003be8 	.word	0x08003be8
 8001e84:	2000002c 	.word	0x2000002c
 8001e88:	40023800 	.word	0x40023800

08001e8c <LL_PLL_ConfigSystemClock_HSE>:
{
 8001e8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e8e:	460e      	mov	r6, r1
 8001e90:	4605      	mov	r5, r0
 8001e92:	4614      	mov	r4, r2
 8001e94:	4619      	mov	r1, r3
  if(UTILS_PLL_IsBusy() == SUCCESS)
 8001e96:	f7ff ff3f 	bl	8001d18 <UTILS_PLL_IsBusy>
 8001e9a:	2800      	cmp	r0, #0
 8001e9c:	d136      	bne.n	8001f0c <LL_PLL_ConfigSystemClock_HSE+0x80>
  pllfreq = PLL_InputFrequency / (UTILS_PLLInitStruct->PLLM & (RCC_PLLCFGR_PLLM >> RCC_PLLCFGR_PLLM_Pos));
 8001e9e:	6827      	ldr	r7, [r4, #0]
  pllfreq = pllfreq * (UTILS_PLLInitStruct->PLLN & (RCC_PLLCFGR_PLLN >> RCC_PLLCFGR_PLLN_Pos));
 8001ea0:	f8d4 c004 	ldr.w	ip, [r4, #4]
  pllfreq = pllfreq / (((UTILS_PLLInitStruct->PLLP >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8001ea4:	68a3      	ldr	r3, [r4, #8]
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 8001ea6:	4c1a      	ldr	r4, [pc, #104]	; (8001f10 <LL_PLL_ConfigSystemClock_HSE+0x84>)
  pllfreq = PLL_InputFrequency / (UTILS_PLLInitStruct->PLLM & (RCC_PLLCFGR_PLLM >> RCC_PLLCFGR_PLLM_Pos));
 8001ea8:	f007 003f 	and.w	r0, r7, #63	; 0x3f
 8001eac:	fbb5 f5f0 	udiv	r5, r5, r0
  pllfreq = pllfreq * (UTILS_PLLInitStruct->PLLN & (RCC_PLLCFGR_PLLN >> RCC_PLLCFGR_PLLN_Pos));
 8001eb0:	f3cc 0008 	ubfx	r0, ip, #0, #9
 8001eb4:	4345      	muls	r5, r0
 8001eb6:	6822      	ldr	r2, [r4, #0]
  pllfreq = pllfreq / (((UTILS_PLLInitStruct->PLLP >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8001eb8:	0c18      	lsrs	r0, r3, #16
 8001eba:	3001      	adds	r0, #1
 8001ebc:	0040      	lsls	r0, r0, #1
 8001ebe:	fbb5 f0f0 	udiv	r0, r5, r0
    if(LL_RCC_HSE_IsReady() != 1U)
 8001ec2:	0395      	lsls	r5, r2, #14
 8001ec4:	d40f      	bmi.n	8001ee6 <LL_PLL_ConfigSystemClock_HSE+0x5a>
  SET_BIT(RCC->CR, RCC_CR_HSEBYP);
 8001ec6:	6822      	ldr	r2, [r4, #0]
      if(HSEBypass == LL_UTILS_HSEBYPASS_ON)
 8001ec8:	2e01      	cmp	r6, #1
 8001eca:	bf0c      	ite	eq
 8001ecc:	f442 2280 	orreq.w	r2, r2, #262144	; 0x40000
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 8001ed0:	f422 2280 	bicne.w	r2, r2, #262144	; 0x40000
 8001ed4:	6022      	str	r2, [r4, #0]
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8001ed6:	6825      	ldr	r5, [r4, #0]
 8001ed8:	f445 3580 	orr.w	r5, r5, #65536	; 0x10000
 8001edc:	6025      	str	r5, [r4, #0]
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 8001ede:	4c0c      	ldr	r4, [pc, #48]	; (8001f10 <LL_PLL_ConfigSystemClock_HSE+0x84>)
 8001ee0:	6822      	ldr	r2, [r4, #0]
      while (LL_RCC_HSE_IsReady() != 1U)
 8001ee2:	0392      	lsls	r2, r2, #14
 8001ee4:	d5fc      	bpl.n	8001ee0 <LL_PLL_ConfigSystemClock_HSE+0x54>
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 8001ee6:	4c0a      	ldr	r4, [pc, #40]	; (8001f10 <LL_PLL_ConfigSystemClock_HSE+0x84>)
 8001ee8:	4a0a      	ldr	r2, [pc, #40]	; (8001f14 <LL_PLL_ConfigSystemClock_HSE+0x88>)
 8001eea:	6865      	ldr	r5, [r4, #4]
 8001eec:	402a      	ands	r2, r5
 8001eee:	ea42 128c 	orr.w	r2, r2, ip, lsl #6
 8001ef2:	433a      	orrs	r2, r7
 8001ef4:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8001ef8:	6062      	str	r2, [r4, #4]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 8001efa:	6862      	ldr	r2, [r4, #4]
 8001efc:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8001f00:	431a      	orrs	r2, r3
 8001f02:	6062      	str	r2, [r4, #4]
}
 8001f04:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    status = UTILS_EnablePLLAndSwitchSystem(pllfreq, UTILS_ClkInitStruct);
 8001f08:	f7ff bf76 	b.w	8001df8 <UTILS_EnablePLLAndSwitchSystem>
}
 8001f0c:	2001      	movs	r0, #1
 8001f0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001f10:	40023800 	.word	0x40023800
 8001f14:	ffbf8000 	.word	0xffbf8000

08001f18 <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
 8001f18:	4b0e      	ldr	r3, [pc, #56]	; (8001f54 <z_sys_init_run_level+0x3c>)
{
 8001f1a:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
 8001f1c:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
 8001f20:	3001      	adds	r0, #1
 8001f22:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
 8001f26:	42a6      	cmp	r6, r4
 8001f28:	d800      	bhi.n	8001f2c <z_sys_init_run_level+0x14>
				dev->state->init_res = rc;
			}
			dev->state->initialized = true;
		}
	}
}
 8001f2a:	bd70      	pop	{r4, r5, r6, pc}
		int rc = entry->init(dev);
 8001f2c:	e9d4 3500 	ldrd	r3, r5, [r4]
 8001f30:	4628      	mov	r0, r5
 8001f32:	4798      	blx	r3
		if (dev != NULL) {
 8001f34:	b165      	cbz	r5, 8001f50 <z_sys_init_run_level+0x38>
				dev->state->init_res = rc;
 8001f36:	68eb      	ldr	r3, [r5, #12]
			if (rc != 0) {
 8001f38:	b130      	cbz	r0, 8001f48 <z_sys_init_run_level+0x30>
				if (rc < 0) {
 8001f3a:	2800      	cmp	r0, #0
 8001f3c:	bfb8      	it	lt
 8001f3e:	4240      	neglt	r0, r0
				dev->state->init_res = rc;
 8001f40:	28ff      	cmp	r0, #255	; 0xff
 8001f42:	bfa8      	it	ge
 8001f44:	20ff      	movge	r0, #255	; 0xff
 8001f46:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
 8001f48:	785a      	ldrb	r2, [r3, #1]
 8001f4a:	f042 0201 	orr.w	r2, r2, #1
 8001f4e:	705a      	strb	r2, [r3, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
 8001f50:	3408      	adds	r4, #8
 8001f52:	e7e8      	b.n	8001f26 <z_sys_init_run_level+0xe>
 8001f54:	08003b20 	.word	0x08003b20

08001f58 <z_impl_device_get_binding>:

const struct device *z_impl_device_get_binding(const char *name)
{
 8001f58:	b570      	push	{r4, r5, r6, lr}
	const struct device *dev;

	/* A null string identifies no device.  So does an empty
	 * string.
	 */
	if ((name == NULL) || (name[0] == '\0')) {
 8001f5a:	4605      	mov	r5, r0
 8001f5c:	b910      	cbnz	r0, 8001f64 <z_impl_device_get_binding+0xc>
		return NULL;
 8001f5e:	2400      	movs	r4, #0
			return dev;
		}
	}

	return NULL;
}
 8001f60:	4620      	mov	r0, r4
 8001f62:	bd70      	pop	{r4, r5, r6, pc}
	if ((name == NULL) || (name[0] == '\0')) {
 8001f64:	7803      	ldrb	r3, [r0, #0]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d0f9      	beq.n	8001f5e <z_impl_device_get_binding+0x6>
	for (dev = __device_start; dev != __device_end; dev++) {
 8001f6a:	4c0e      	ldr	r4, [pc, #56]	; (8001fa4 <z_impl_device_get_binding+0x4c>)
 8001f6c:	4e0e      	ldr	r6, [pc, #56]	; (8001fa8 <z_impl_device_get_binding+0x50>)
 8001f6e:	42b4      	cmp	r4, r6
 8001f70:	d108      	bne.n	8001f84 <z_impl_device_get_binding+0x2c>
	for (dev = __device_start; dev != __device_end; dev++) {
 8001f72:	4c0c      	ldr	r4, [pc, #48]	; (8001fa4 <z_impl_device_get_binding+0x4c>)
 8001f74:	42b4      	cmp	r4, r6
 8001f76:	d0f2      	beq.n	8001f5e <z_impl_device_get_binding+0x6>
		if (z_device_ready(dev) && (strcmp(name, dev->name) == 0)) {
 8001f78:	4620      	mov	r0, r4
 8001f7a:	f001 f9c9 	bl	8003310 <z_device_ready>
 8001f7e:	b950      	cbnz	r0, 8001f96 <z_impl_device_get_binding+0x3e>
	for (dev = __device_start; dev != __device_end; dev++) {
 8001f80:	3418      	adds	r4, #24
 8001f82:	e7f7      	b.n	8001f74 <z_impl_device_get_binding+0x1c>
		if (z_device_ready(dev) && (dev->name == name)) {
 8001f84:	4620      	mov	r0, r4
 8001f86:	f001 f9c3 	bl	8003310 <z_device_ready>
 8001f8a:	b110      	cbz	r0, 8001f92 <z_impl_device_get_binding+0x3a>
 8001f8c:	6823      	ldr	r3, [r4, #0]
 8001f8e:	42ab      	cmp	r3, r5
 8001f90:	d0e6      	beq.n	8001f60 <z_impl_device_get_binding+0x8>
	for (dev = __device_start; dev != __device_end; dev++) {
 8001f92:	3418      	adds	r4, #24
 8001f94:	e7eb      	b.n	8001f6e <z_impl_device_get_binding+0x16>
		if (z_device_ready(dev) && (strcmp(name, dev->name) == 0)) {
 8001f96:	6821      	ldr	r1, [r4, #0]
 8001f98:	4628      	mov	r0, r5
 8001f9a:	f000 fea6 	bl	8002cea <strcmp>
 8001f9e:	2800      	cmp	r0, #0
 8001fa0:	d1ee      	bne.n	8001f80 <z_impl_device_get_binding+0x28>
 8001fa2:	e7dd      	b.n	8001f60 <z_impl_device_get_binding+0x8>
 8001fa4:	08003534 	.word	0x08003534
 8001fa8:	08003654 	.word	0x08003654

08001fac <init_idle_thread>:
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */

#if defined(CONFIG_MULTITHREADING)
__boot_func
static void init_idle_thread(int i)
{
 8001fac:	b530      	push	{r4, r5, lr}
	snprintk(tname, 8, "idle %02d", i);
#else
	char *tname = NULL;
#endif /* CONFIG_THREAD_NAME */

	z_setup_new_thread(thread, stack,
 8001fae:	2300      	movs	r3, #0
{
 8001fb0:	b087      	sub	sp, #28
	z_setup_new_thread(thread, stack,
 8001fb2:	2201      	movs	r2, #1
 8001fb4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001fb8:	220f      	movs	r2, #15
 8001fba:	e9cd 3202 	strd	r3, r2, [sp, #8]
 8001fbe:	9301      	str	r3, [sp, #4]
	struct k_thread *thread = &z_idle_threads[i];
 8001fc0:	4c0c      	ldr	r4, [pc, #48]	; (8001ff4 <init_idle_thread+0x48>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
 8001fc2:	4b0d      	ldr	r3, [pc, #52]	; (8001ff8 <init_idle_thread+0x4c>)
	z_setup_new_thread(thread, stack,
 8001fc4:	490d      	ldr	r1, [pc, #52]	; (8001ffc <init_idle_thread+0x50>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
 8001fc6:	2218      	movs	r2, #24
	struct k_thread *thread = &z_idle_threads[i];
 8001fc8:	eb04 14c0 	add.w	r4, r4, r0, lsl #7
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
 8001fcc:	fb02 3300 	mla	r3, r2, r0, r3
	z_setup_new_thread(thread, stack,
 8001fd0:	f44f 75b0 	mov.w	r5, #352	; 0x160
 8001fd4:	9300      	str	r3, [sp, #0]
 8001fd6:	fb05 1100 	mla	r1, r5, r0, r1
 8001fda:	4b09      	ldr	r3, [pc, #36]	; (8002000 <init_idle_thread+0x54>)
 8001fdc:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001fe0:	4620      	mov	r0, r4
 8001fe2:	f000 f8a3 	bl	800212c <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
 8001fe6:	7b63      	ldrb	r3, [r4, #13]
 8001fe8:	f023 0304 	bic.w	r3, r3, #4
 8001fec:	7363      	strb	r3, [r4, #13]
	z_mark_thread_as_started(thread);

#ifdef CONFIG_SMP
	thread->base.is_idle = 1U;
#endif
}
 8001fee:	b007      	add	sp, #28
 8001ff0:	bd30      	pop	{r4, r5, pc}
 8001ff2:	bf00      	nop
 8001ff4:	20000068 	.word	0x20000068
 8001ff8:	200002c8 	.word	0x200002c8
 8001ffc:	20000720 	.word	0x20000720
 8002000:	08003373 	.word	0x08003373

08002004 <bg_thread_main>:
{
 8002004:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
 8002006:	4b0a      	ldr	r3, [pc, #40]	; (8002030 <bg_thread_main+0x2c>)
 8002008:	2201      	movs	r2, #1
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
 800200a:	2002      	movs	r0, #2
	z_sys_post_kernel = true;
 800200c:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
 800200e:	f7ff ff83 	bl	8001f18 <z_sys_init_run_level>
	boot_banner();
 8002012:	f000 fd19 	bl	8002a48 <boot_banner>
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
 8002016:	2003      	movs	r0, #3
 8002018:	f7ff ff7e 	bl	8001f18 <z_sys_init_run_level>
	z_init_static_threads();
 800201c:	f000 f8b8 	bl	8002190 <z_init_static_threads>
	main();
 8002020:	f7fe fa74 	bl	800050c <main>
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
 8002024:	4a03      	ldr	r2, [pc, #12]	; (8002034 <bg_thread_main+0x30>)
 8002026:	7b13      	ldrb	r3, [r2, #12]
 8002028:	f023 0301 	bic.w	r3, r3, #1
 800202c:	7313      	strb	r3, [r2, #12]
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
 800202e:	bd08      	pop	{r3, pc}
 8002030:	200002fd 	.word	0x200002fd
 8002034:	200000e8 	.word	0x200000e8

08002038 <z_bss_zero>:
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
 8002038:	4802      	ldr	r0, [pc, #8]	; (8002044 <z_bss_zero+0xc>)
 800203a:	4a03      	ldr	r2, [pc, #12]	; (8002048 <z_bss_zero+0x10>)
 800203c:	2100      	movs	r1, #0
 800203e:	1a12      	subs	r2, r2, r0
 8002040:	f000 be6a 	b.w	8002d18 <memset>
 8002044:	20000068 	.word	0x20000068
 8002048:	20000300 	.word	0x20000300

0800204c <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
 800204c:	b580      	push	{r7, lr}
 *
 * @return N/A
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
 800204e:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 800210c <z_cstart+0xc0>
 8002052:	b0a6      	sub	sp, #152	; 0x98
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8002054:	f388 8808 	msr	MSP, r8
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
 8002058:	4d2d      	ldr	r5, [pc, #180]	; (8002110 <z_cstart+0xc4>)
#endif
#ifdef CONFIG_USERSPACE
	dummy_thread->mem_domain_info.mem_domain = &k_mem_domain_default;
#endif

	_current_cpu->current = dummy_thread;
 800205a:	4e2e      	ldr	r6, [pc, #184]	; (8002114 <z_cstart+0xc8>)
 800205c:	696b      	ldr	r3, [r5, #20]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
 800205e:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 8002118 <z_cstart+0xcc>
 8002062:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002066:	2400      	movs	r4, #0
 8002068:	616b      	str	r3, [r5, #20]
 800206a:	23f0      	movs	r3, #240	; 0xf0
 800206c:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
 8002070:	77ec      	strb	r4, [r5, #31]
 8002072:	762c      	strb	r4, [r5, #24]
 8002074:	766c      	strb	r4, [r5, #25]
 8002076:	76ac      	strb	r4, [r5, #26]
 8002078:	f885 4020 	strb.w	r4, [r5, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
 800207c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800207e:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8002082:	626b      	str	r3, [r5, #36]	; 0x24

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
 8002084:	f7ff f8d0 	bl	8001228 <z_arm_fault_init>
	z_arm_cpu_idle_init();
 8002088:	f7fe fec4 	bl	8000e14 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
 800208c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002090:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
 8002092:	62eb      	str	r3, [r5, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
 8002094:	f7ff f9a4 	bl	80013e0 <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
 8002098:	f7ff f90c 	bl	80012b4 <z_arm_configure_static_mpu_regions>
	dummy_thread->base.user_options = K_ESSENTIAL;
 800209c:	f240 1301 	movw	r3, #257	; 0x101
 80020a0:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	_current_cpu->current = dummy_thread;
 80020a4:	ab06      	add	r3, sp, #24
 80020a6:	60b3      	str	r3, [r6, #8]
	dummy_thread->stack_info.size = 0U;
 80020a8:	e9cd 441f 	strd	r4, r4, [sp, #124]	; 0x7c
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
 80020ac:	f001 f92f 	bl	800330e <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
 80020b0:	4620      	mov	r0, r4
 80020b2:	f7ff ff31 	bl	8001f18 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
 80020b6:	2001      	movs	r0, #1
	_kernel.ready_q.cache = &z_main_thread;
 80020b8:	4d18      	ldr	r5, [pc, #96]	; (800211c <z_cstart+0xd0>)
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
 80020ba:	f7ff ff2d 	bl	8001f18 <z_sys_init_run_level>
	z_sched_init();
 80020be:	f000 fa6b 	bl	8002598 <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
 80020c2:	4b17      	ldr	r3, [pc, #92]	; (8002120 <z_cstart+0xd4>)
 80020c4:	9305      	str	r3, [sp, #20]
 80020c6:	2301      	movs	r3, #1
 80020c8:	4916      	ldr	r1, [pc, #88]	; (8002124 <z_cstart+0xd8>)
 80020ca:	9400      	str	r4, [sp, #0]
 80020cc:	e9cd 4303 	strd	r4, r3, [sp, #12]
 80020d0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80020d4:	464b      	mov	r3, r9
 80020d6:	e9cd 4401 	strd	r4, r4, [sp, #4]
 80020da:	4628      	mov	r0, r5
	_kernel.ready_q.cache = &z_main_thread;
 80020dc:	61b5      	str	r5, [r6, #24]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
 80020de:	f000 f825 	bl	800212c <z_setup_new_thread>
 80020e2:	7b6a      	ldrb	r2, [r5, #13]
 80020e4:	4607      	mov	r7, r0
 80020e6:	f022 0204 	bic.w	r2, r2, #4
	z_ready_thread(&z_main_thread);
 80020ea:	4628      	mov	r0, r5
 80020ec:	736a      	strb	r2, [r5, #13]
 80020ee:	f001 f97a 	bl	80033e6 <z_ready_thread>
		init_idle_thread(i);
 80020f2:	4620      	mov	r0, r4
 80020f4:	f7ff ff5a 	bl	8001fac <init_idle_thread>
		_kernel.cpus[i].idle_thread = &z_idle_threads[i];
 80020f8:	4b0b      	ldr	r3, [pc, #44]	; (8002128 <z_cstart+0xdc>)
 80020fa:	60f3      	str	r3, [r6, #12]
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
 80020fc:	464a      	mov	r2, r9
 80020fe:	4639      	mov	r1, r7
 8002100:	4628      	mov	r0, r5
		_kernel.cpus[i].id = i;
 8002102:	7534      	strb	r4, [r6, #20]
		_kernel.cpus[i].irq_stack =
 8002104:	f8c6 8004 	str.w	r8, [r6, #4]
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
 8002108:	f7fe ff6e 	bl	8000fe8 <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
 800210c:	200010a0 	.word	0x200010a0
 8002110:	e000ed00 	.word	0xe000ed00
 8002114:	200002c8 	.word	0x200002c8
 8002118:	08002005 	.word	0x08002005
 800211c:	200000e8 	.word	0x200000e8
 8002120:	08003bf8 	.word	0x08003bf8
 8002124:	20000300 	.word	0x20000300
 8002128:	20000068 	.word	0x20000068

0800212c <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
 800212c:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
 8002130:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8002132:	7306      	strb	r6, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
 8002134:	2604      	movs	r6, #4
 8002136:	7346      	strb	r6, [r0, #13]

	thread_base->prio = priority;
 8002138:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 800213a:	7386      	strb	r6, [r0, #14]
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
 800213c:	f100 0558 	add.w	r5, r0, #88	; 0x58
{
 8002140:	460f      	mov	r7, r1
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
 8002142:	1dd6      	adds	r6, r2, #7
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
	list->tail = (sys_dnode_t *)list;
 8002144:	e9c0 5516 	strd	r5, r5, [r0, #88]	; 0x58
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
 8002148:	9a0c      	ldr	r2, [sp, #48]	; 0x30
	thread_base->pended_on = NULL;
 800214a:	2500      	movs	r5, #0
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
 800214c:	f026 0607 	bic.w	r6, r6, #7

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
 8002150:	3720      	adds	r7, #32
 */

static inline void sys_dnode_init(sys_dnode_t *node)
{
	node->next = NULL;
	node->prev = NULL;
 8002152:	e9c0 5506 	strd	r5, r5, [r0, #24]
	new_thread->stack_info.size = stack_buf_size;
 8002156:	e9c0 7619 	strd	r7, r6, [r0, #100]	; 0x64
	thread_base->pended_on = NULL;
 800215a:	6085      	str	r5, [r0, #8]

	thread_base->sched_locked = 0U;
 800215c:	73c5      	strb	r5, [r0, #15]
	new_thread->stack_info.delta = delta;
 800215e:	66c5      	str	r5, [r0, #108]	; 0x6c
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
 8002160:	f106 0820 	add.w	r8, r6, #32
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
 8002164:	9202      	str	r2, [sp, #8]
 8002166:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8002168:	9201      	str	r2, [sp, #4]
	stack_ptr = (char *)stack + stack_obj_size;
 800216a:	4488      	add	r8, r1
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
 800216c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800216e:	9200      	str	r2, [sp, #0]
 8002170:	4642      	mov	r2, r8
{
 8002172:	4604      	mov	r4, r0
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
 8002174:	f7fe ff06 	bl	8000f84 <arch_new_thread>
	if (!_current) {
 8002178:	4b04      	ldr	r3, [pc, #16]	; (800218c <z_setup_new_thread+0x60>)
	new_thread->init_data = NULL;
 800217a:	6565      	str	r5, [r4, #84]	; 0x54
	if (!_current) {
 800217c:	689b      	ldr	r3, [r3, #8]
 800217e:	b103      	cbz	r3, 8002182 <z_setup_new_thread+0x56>
	new_thread->resource_pool = _current->resource_pool;
 8002180:	6f1b      	ldr	r3, [r3, #112]	; 0x70
	return stack_ptr;
 8002182:	6723      	str	r3, [r4, #112]	; 0x70
}
 8002184:	4640      	mov	r0, r8
 8002186:	b004      	add	sp, #16
 8002188:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800218c:	200002c8 	.word	0x200002c8

08002190 <z_init_static_threads>:
{
 8002190:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002192:	4c22      	ldr	r4, [pc, #136]	; (800221c <z_init_static_threads+0x8c>)
	_FOREACH_STATIC_THREAD(thread_data) {
 8002194:	4d22      	ldr	r5, [pc, #136]	; (8002220 <z_init_static_threads+0x90>)
{
 8002196:	b087      	sub	sp, #28
 8002198:	4626      	mov	r6, r4
	_FOREACH_STATIC_THREAD(thread_data) {
 800219a:	42ae      	cmp	r6, r5
 800219c:	f104 0430 	add.w	r4, r4, #48	; 0x30
 80021a0:	d30b      	bcc.n	80021ba <z_init_static_threads+0x2a>
	k_sched_lock();
 80021a2:	f000 f891 	bl	80022c8 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
 80021a6:	4c1d      	ldr	r4, [pc, #116]	; (800221c <z_init_static_threads+0x8c>)

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
 80021a8:	4f1e      	ldr	r7, [pc, #120]	; (8002224 <z_init_static_threads+0x94>)
		}
	} else if (mul_ratio) {
		if (result32) {
			return ((uint32_t)t) * (to_hz / from_hz);
		} else {
			return t * ((uint64_t)to_hz / from_hz);
 80021aa:	260a      	movs	r6, #10
 80021ac:	42ac      	cmp	r4, r5
 80021ae:	d320      	bcc.n	80021f2 <z_init_static_threads+0x62>
}
 80021b0:	b007      	add	sp, #28
 80021b2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	k_sched_unlock();
 80021b6:	f000 b9d3 	b.w	8002560 <k_sched_unlock>
		z_setup_new_thread(
 80021ba:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80021be:	9305      	str	r3, [sp, #20]
 80021c0:	f854 3c10 	ldr.w	r3, [r4, #-16]
 80021c4:	9304      	str	r3, [sp, #16]
 80021c6:	f854 3c14 	ldr.w	r3, [r4, #-20]
 80021ca:	9303      	str	r3, [sp, #12]
 80021cc:	f854 3c18 	ldr.w	r3, [r4, #-24]
 80021d0:	9302      	str	r3, [sp, #8]
 80021d2:	f854 3c1c 	ldr.w	r3, [r4, #-28]
 80021d6:	9301      	str	r3, [sp, #4]
 80021d8:	f854 3c20 	ldr.w	r3, [r4, #-32]
 80021dc:	9300      	str	r3, [sp, #0]
 80021de:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
 80021e2:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
 80021e6:	f7ff ffa1 	bl	800212c <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
 80021ea:	f854 3c30 	ldr.w	r3, [r4, #-48]
 80021ee:	655e      	str	r6, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
 80021f0:	e7d2      	b.n	8002198 <z_init_static_threads+0x8>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
 80021f2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80021f4:	1c53      	adds	r3, r2, #1
 80021f6:	d009      	beq.n	800220c <z_init_static_threads+0x7c>
					    K_MSEC(thread_data->init_delay));
 80021f8:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 80021fc:	fb82 2306 	smull	r2, r3, r2, r6
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
 8002200:	ea52 0103 	orrs.w	r1, r2, r3
			schedule_new_thread(thread_data->init_thread,
 8002204:	6820      	ldr	r0, [r4, #0]
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
 8002206:	d103      	bne.n	8002210 <z_init_static_threads+0x80>
	z_sched_start(thread);
 8002208:	f000 f942 	bl	8002490 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
 800220c:	3430      	adds	r4, #48	; 0x30
 800220e:	e7cd      	b.n	80021ac <z_init_static_threads+0x1c>
 8002210:	4639      	mov	r1, r7
 8002212:	3018      	adds	r0, #24
 8002214:	f000 fb2a 	bl	800286c <z_add_timeout>
 8002218:	e7f8      	b.n	800220c <z_init_static_threads+0x7c>
 800221a:	bf00      	nop
 800221c:	20000068 	.word	0x20000068
 8002220:	20000068 	.word	0x20000068
 8002224:	08003407 	.word	0x08003407

08002228 <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(void)
{
 8002228:	b510      	push	{r4, lr}
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time != 0) {
 800222a:	4c08      	ldr	r4, [pc, #32]	; (800224c <z_reset_time_slice+0x24>)
 800222c:	6823      	ldr	r3, [r4, #0]
 800222e:	b15b      	cbz	r3, 8002248 <z_reset_time_slice+0x20>
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
 8002230:	f7ff fd54 	bl	8001cdc <sys_clock_elapsed>
 8002234:	4603      	mov	r3, r0
 8002236:	6820      	ldr	r0, [r4, #0]
 8002238:	4a05      	ldr	r2, [pc, #20]	; (8002250 <z_reset_time_slice+0x28>)
 800223a:	4403      	add	r3, r0
		z_set_timeout_expiry(slice_time, false);
	}
}
 800223c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
 8002240:	6113      	str	r3, [r2, #16]
		z_set_timeout_expiry(slice_time, false);
 8002242:	2100      	movs	r1, #0
 8002244:	f001 b917 	b.w	8003476 <z_set_timeout_expiry>
}
 8002248:	bd10      	pop	{r4, pc}
 800224a:	bf00      	nop
 800224c:	200002f4 	.word	0x200002f4
 8002250:	200002c8 	.word	0x200002c8

08002254 <k_sched_time_slice_set>:

void k_sched_time_slice_set(int32_t slice, int prio)
{
 8002254:	b510      	push	{r4, lr}
	__asm__ volatile(
 8002256:	f04f 0310 	mov.w	r3, #16
 800225a:	f3ef 8411 	mrs	r4, BASEPRI
 800225e:	f383 8812 	msr	BASEPRI_MAX, r3
 8002262:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		_current_cpu->slice_ticks = 0;
 8002266:	4b0c      	ldr	r3, [pc, #48]	; (8002298 <k_sched_time_slice_set+0x44>)
 8002268:	2200      	movs	r2, #0
 800226a:	611a      	str	r2, [r3, #16]
		slice_time = k_ms_to_ticks_ceil32(slice);
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
 800226c:	4290      	cmp	r0, r2
			return ((uint32_t)t) * (to_hz / from_hz);
 800226e:	f04f 030a 	mov.w	r3, #10
 8002272:	4a0a      	ldr	r2, [pc, #40]	; (800229c <k_sched_time_slice_set+0x48>)
 8002274:	fb00 f303 	mul.w	r3, r0, r3
 8002278:	dc09      	bgt.n	800228e <k_sched_time_slice_set+0x3a>
			/* It's not possible to reliably set a 1-tick
			 * timeout if ticks aren't regular.
			 */
			slice_time = MAX(2, slice_time);
 800227a:	6013      	str	r3, [r2, #0]
		}
		slice_max_prio = prio;
 800227c:	4b08      	ldr	r3, [pc, #32]	; (80022a0 <k_sched_time_slice_set+0x4c>)
 800227e:	6019      	str	r1, [r3, #0]
		z_reset_time_slice();
 8002280:	f7ff ffd2 	bl	8002228 <z_reset_time_slice>
	__asm__ volatile(
 8002284:	f384 8811 	msr	BASEPRI, r4
 8002288:	f3bf 8f6f 	isb	sy
	}
}
 800228c:	bd10      	pop	{r4, pc}
			slice_time = MAX(2, slice_time);
 800228e:	2b02      	cmp	r3, #2
 8002290:	bfb8      	it	lt
 8002292:	2302      	movlt	r3, #2
 8002294:	e7f1      	b.n	800227a <k_sched_time_slice_set+0x26>
 8002296:	bf00      	nop
 8002298:	200002c8 	.word	0x200002c8
 800229c:	200002f4 	.word	0x200002f4
 80022a0:	200002f0 	.word	0x200002f0

080022a4 <z_reschedule>:
{
#ifdef CONFIG_SMP
	_current_cpu->swap_ok = 0;
#endif

	return arch_irq_unlocked(key) && !arch_is_in_isr();
 80022a4:	b949      	cbnz	r1, 80022ba <z_reschedule+0x16>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80022a6:	f3ef 8005 	mrs	r0, IPSR
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
	if (resched(key.key) && need_swap()) {
 80022aa:	b930      	cbnz	r0, 80022ba <z_reschedule+0x16>
	new_thread = _kernel.ready_q.cache;
 80022ac:	4b05      	ldr	r3, [pc, #20]	; (80022c4 <z_reschedule+0x20>)
	if (resched(key.key) && need_swap()) {
 80022ae:	699a      	ldr	r2, [r3, #24]
 80022b0:	689b      	ldr	r3, [r3, #8]
 80022b2:	429a      	cmp	r2, r3
 80022b4:	d001      	beq.n	80022ba <z_reschedule+0x16>
	ret = arch_swap(key);
 80022b6:	f7fe be11 	b.w	8000edc <arch_swap>
 80022ba:	f381 8811 	msr	BASEPRI, r1
 80022be:	f3bf 8f6f 	isb	sy
		z_swap(lock, key);
	} else {
		k_spin_unlock(lock, key);
	}
}
 80022c2:	4770      	bx	lr
 80022c4:	200002c8 	.word	0x200002c8

080022c8 <k_sched_lock>:
	__asm__ volatile(
 80022c8:	f04f 0310 	mov.w	r3, #16
 80022cc:	f3ef 8111 	mrs	r1, BASEPRI
 80022d0:	f383 8812 	msr	BASEPRI_MAX, r3
 80022d4:	f3bf 8f6f 	isb	sy
static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1U, "");

	--_current->base.sched_locked;
 80022d8:	4b04      	ldr	r3, [pc, #16]	; (80022ec <k_sched_lock+0x24>)
 80022da:	689a      	ldr	r2, [r3, #8]
 80022dc:	7bd3      	ldrb	r3, [r2, #15]
 80022de:	3b01      	subs	r3, #1
 80022e0:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
 80022e2:	f381 8811 	msr	BASEPRI, r1
 80022e6:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
 80022ea:	4770      	bx	lr
 80022ec:	200002c8 	.word	0x200002c8

080022f0 <update_cache>:
{
 80022f0:	b538      	push	{r3, r4, r5, lr}
 80022f2:	4602      	mov	r2, r0
	return _priq_run_best(curr_cpu_runq());
 80022f4:	480c      	ldr	r0, [pc, #48]	; (8002328 <update_cache+0x38>)
 80022f6:	4d0d      	ldr	r5, [pc, #52]	; (800232c <update_cache+0x3c>)
 80022f8:	f001 f86f 	bl	80033da <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
 80022fc:	4604      	mov	r4, r0
 80022fe:	b900      	cbnz	r0, 8002302 <update_cache+0x12>
 8002300:	68ec      	ldr	r4, [r5, #12]
	if (z_is_thread_prevented_from_running(_current)) {
 8002302:	68ab      	ldr	r3, [r5, #8]
	if (preempt_ok != 0) {
 8002304:	b94a      	cbnz	r2, 800231a <update_cache+0x2a>
	if (z_is_thread_prevented_from_running(_current)) {
 8002306:	7b5a      	ldrb	r2, [r3, #13]
 8002308:	06d2      	lsls	r2, r2, #27
 800230a:	d106      	bne.n	800231a <update_cache+0x2a>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
 800230c:	69a2      	ldr	r2, [r4, #24]
 800230e:	b922      	cbnz	r2, 800231a <update_cache+0x2a>
	if (is_preempt(_current) || is_metairq(thread)) {
 8002310:	89da      	ldrh	r2, [r3, #14]
 8002312:	2a7f      	cmp	r2, #127	; 0x7f
 8002314:	d901      	bls.n	800231a <update_cache+0x2a>
		_kernel.ready_q.cache = _current;
 8002316:	61ab      	str	r3, [r5, #24]
}
 8002318:	bd38      	pop	{r3, r4, r5, pc}
		if (thread != _current) {
 800231a:	429c      	cmp	r4, r3
 800231c:	d001      	beq.n	8002322 <update_cache+0x32>
			z_reset_time_slice();
 800231e:	f7ff ff83 	bl	8002228 <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
 8002322:	61ac      	str	r4, [r5, #24]
}
 8002324:	e7f8      	b.n	8002318 <update_cache+0x28>
 8002326:	bf00      	nop
 8002328:	200002e4 	.word	0x200002e4
 800232c:	200002c8 	.word	0x200002c8

08002330 <move_thread_to_end_of_prio_q>:
{
 8002330:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
 8002332:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
 8002336:	7b43      	ldrb	r3, [r0, #13]
 8002338:	2a00      	cmp	r2, #0
{
 800233a:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
 800233c:	da04      	bge.n	8002348 <move_thread_to_end_of_prio_q+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
 800233e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002342:	7343      	strb	r3, [r0, #13]

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
 8002344:	f001 f821 	bl	800338a <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
 8002348:	7b4b      	ldrb	r3, [r1, #13]
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
 800234a:	4a15      	ldr	r2, [pc, #84]	; (80023a0 <move_thread_to_end_of_prio_q+0x70>)
 800234c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002350:	734b      	strb	r3, [r1, #13]
 */

static inline sys_dnode_t *sys_dlist_peek_next_no_check(sys_dlist_t *list,
							sys_dnode_t *node)
{
	return (node == list->tail) ? NULL : node->next;
 8002352:	e9d2 3407 	ldrd	r3, r4, [r2, #28]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 8002356:	f102 051c 	add.w	r5, r2, #28
 800235a:	42ab      	cmp	r3, r5
 800235c:	d01b      	beq.n	8002396 <move_thread_to_end_of_prio_q+0x66>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800235e:	b1d3      	cbz	r3, 8002396 <move_thread_to_end_of_prio_q+0x66>
	int32_t b1 = thread_1->base.prio;
 8002360:	f991 600e 	ldrsb.w	r6, [r1, #14]
	int32_t b2 = thread_2->base.prio;
 8002364:	f993 000e 	ldrsb.w	r0, [r3, #14]
	if (b1 != b2) {
 8002368:	4286      	cmp	r6, r0
 800236a:	d00f      	beq.n	800238c <move_thread_to_end_of_prio_q+0x5c>
		return b2 - b1;
 800236c:	1b80      	subs	r0, r0, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
 800236e:	2800      	cmp	r0, #0
 8002370:	dd0c      	ble.n	800238c <move_thread_to_end_of_prio_q+0x5c>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
 8002372:	6858      	ldr	r0, [r3, #4]

	node->prev = prev;
	node->next = successor;
 8002374:	e9c1 3000 	strd	r3, r0, [r1]
	prev->next = node;
 8002378:	6001      	str	r1, [r0, #0]
	successor->prev = node;
 800237a:	6059      	str	r1, [r3, #4]
	update_cache(thread == _current);
 800237c:	6890      	ldr	r0, [r2, #8]
 800237e:	1a43      	subs	r3, r0, r1
 8002380:	4258      	negs	r0, r3
}
 8002382:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
 8002386:	4158      	adcs	r0, r3
 8002388:	f7ff bfb2 	b.w	80022f0 <update_cache>
	return (node == list->tail) ? NULL : node->next;
 800238c:	42a3      	cmp	r3, r4
 800238e:	d002      	beq.n	8002396 <move_thread_to_end_of_prio_q+0x66>
 8002390:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 8002392:	2b00      	cmp	r3, #0
 8002394:	d1e6      	bne.n	8002364 <move_thread_to_end_of_prio_q+0x34>
	node->prev = tail;
 8002396:	e9c1 5400 	strd	r5, r4, [r1]
	tail->next = node;
 800239a:	6021      	str	r1, [r4, #0]
	list->tail = node;
 800239c:	6211      	str	r1, [r2, #32]
}
 800239e:	e7ed      	b.n	800237c <move_thread_to_end_of_prio_q+0x4c>
 80023a0:	200002c8 	.word	0x200002c8

080023a4 <z_time_slice>:
{
 80023a4:	b538      	push	{r3, r4, r5, lr}
 80023a6:	4601      	mov	r1, r0
	__asm__ volatile(
 80023a8:	f04f 0310 	mov.w	r3, #16
 80023ac:	f3ef 8411 	mrs	r4, BASEPRI
 80023b0:	f383 8812 	msr	BASEPRI_MAX, r3
 80023b4:	f3bf 8f6f 	isb	sy
	if (pending_current == _current) {
 80023b8:	4b15      	ldr	r3, [pc, #84]	; (8002410 <z_time_slice+0x6c>)
 80023ba:	4a16      	ldr	r2, [pc, #88]	; (8002414 <z_time_slice+0x70>)
 80023bc:	6898      	ldr	r0, [r3, #8]
 80023be:	6815      	ldr	r5, [r2, #0]
 80023c0:	42a8      	cmp	r0, r5
 80023c2:	d106      	bne.n	80023d2 <z_time_slice+0x2e>
			z_reset_time_slice();
 80023c4:	f7ff ff30 	bl	8002228 <z_reset_time_slice>
	__asm__ volatile(
 80023c8:	f384 8811 	msr	BASEPRI, r4
 80023cc:	f3bf 8f6f 	isb	sy
}
 80023d0:	bd38      	pop	{r3, r4, r5, pc}
	pending_current = NULL;
 80023d2:	2500      	movs	r5, #0
 80023d4:	6015      	str	r5, [r2, #0]
	if (slice_time && sliceable(_current)) {
 80023d6:	4a10      	ldr	r2, [pc, #64]	; (8002418 <z_time_slice+0x74>)
 80023d8:	6812      	ldr	r2, [r2, #0]
 80023da:	b1ba      	cbz	r2, 800240c <z_time_slice+0x68>
		&& !z_is_idle_thread_object(thread);
 80023dc:	89c2      	ldrh	r2, [r0, #14]
 80023de:	2a7f      	cmp	r2, #127	; 0x7f
 80023e0:	d814      	bhi.n	800240c <z_time_slice+0x68>
		&& !z_is_thread_prevented_from_running(thread)
 80023e2:	7b42      	ldrb	r2, [r0, #13]
 80023e4:	06d2      	lsls	r2, r2, #27
 80023e6:	d111      	bne.n	800240c <z_time_slice+0x68>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
 80023e8:	4a0c      	ldr	r2, [pc, #48]	; (800241c <z_time_slice+0x78>)
 80023ea:	f990 500e 	ldrsb.w	r5, [r0, #14]
 80023ee:	6812      	ldr	r2, [r2, #0]
 80023f0:	4295      	cmp	r5, r2
 80023f2:	db0b      	blt.n	800240c <z_time_slice+0x68>
		&& !z_is_idle_thread_object(thread);
 80023f4:	4a0a      	ldr	r2, [pc, #40]	; (8002420 <z_time_slice+0x7c>)
 80023f6:	4290      	cmp	r0, r2
 80023f8:	d008      	beq.n	800240c <z_time_slice+0x68>
		if (ticks >= _current_cpu->slice_ticks) {
 80023fa:	691a      	ldr	r2, [r3, #16]
 80023fc:	428a      	cmp	r2, r1
 80023fe:	dc02      	bgt.n	8002406 <z_time_slice+0x62>
			move_thread_to_end_of_prio_q(_current);
 8002400:	f7ff ff96 	bl	8002330 <move_thread_to_end_of_prio_q>
 8002404:	e7de      	b.n	80023c4 <z_time_slice+0x20>
			_current_cpu->slice_ticks -= ticks;
 8002406:	1a52      	subs	r2, r2, r1
		_current_cpu->slice_ticks = 0;
 8002408:	611a      	str	r2, [r3, #16]
 800240a:	e7dd      	b.n	80023c8 <z_time_slice+0x24>
 800240c:	2200      	movs	r2, #0
 800240e:	e7fb      	b.n	8002408 <z_time_slice+0x64>
 8002410:	200002c8 	.word	0x200002c8
 8002414:	200002ec 	.word	0x200002ec
 8002418:	200002f4 	.word	0x200002f4
 800241c:	200002f0 	.word	0x200002f0
 8002420:	20000068 	.word	0x20000068

08002424 <ready_thread>:
{
 8002424:	b470      	push	{r4, r5, r6}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
 8002426:	f990 200d 	ldrsb.w	r2, [r0, #13]
 800242a:	7b43      	ldrb	r3, [r0, #13]
 800242c:	2a00      	cmp	r2, #0
 800242e:	db2a      	blt.n	8002486 <ready_thread+0x62>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
 8002430:	06da      	lsls	r2, r3, #27
 8002432:	d128      	bne.n	8002486 <ready_thread+0x62>
 8002434:	6982      	ldr	r2, [r0, #24]
 8002436:	bb32      	cbnz	r2, 8002486 <ready_thread+0x62>
	return list->head == list;
 8002438:	4a14      	ldr	r2, [pc, #80]	; (800248c <ready_thread+0x68>)
	thread->base.thread_state |= _THREAD_QUEUED;
 800243a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800243e:	7343      	strb	r3, [r0, #13]
	return (node == list->tail) ? NULL : node->next;
 8002440:	e9d2 3407 	ldrd	r3, r4, [r2, #28]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 8002444:	f102 051c 	add.w	r5, r2, #28
 8002448:	42ab      	cmp	r3, r5
 800244a:	d017      	beq.n	800247c <ready_thread+0x58>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800244c:	b1b3      	cbz	r3, 800247c <ready_thread+0x58>
	int32_t b1 = thread_1->base.prio;
 800244e:	f990 600e 	ldrsb.w	r6, [r0, #14]
	int32_t b2 = thread_2->base.prio;
 8002452:	f993 100e 	ldrsb.w	r1, [r3, #14]
	if (b1 != b2) {
 8002456:	428e      	cmp	r6, r1
 8002458:	d00b      	beq.n	8002472 <ready_thread+0x4e>
		return b2 - b1;
 800245a:	1b89      	subs	r1, r1, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
 800245c:	2900      	cmp	r1, #0
 800245e:	dd08      	ble.n	8002472 <ready_thread+0x4e>
	sys_dnode_t *const prev = successor->prev;
 8002460:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
 8002462:	e9c0 3200 	strd	r3, r2, [r0]
	prev->next = node;
 8002466:	6010      	str	r0, [r2, #0]
	successor->prev = node;
 8002468:	6058      	str	r0, [r3, #4]
}
 800246a:	bc70      	pop	{r4, r5, r6}
		update_cache(0);
 800246c:	2000      	movs	r0, #0
 800246e:	f7ff bf3f 	b.w	80022f0 <update_cache>
	return (node == list->tail) ? NULL : node->next;
 8002472:	42a3      	cmp	r3, r4
 8002474:	d002      	beq.n	800247c <ready_thread+0x58>
 8002476:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 8002478:	2b00      	cmp	r3, #0
 800247a:	d1ea      	bne.n	8002452 <ready_thread+0x2e>
	node->prev = tail;
 800247c:	e9c0 5400 	strd	r5, r4, [r0]
	tail->next = node;
 8002480:	6020      	str	r0, [r4, #0]
	list->tail = node;
 8002482:	6210      	str	r0, [r2, #32]
}
 8002484:	e7f1      	b.n	800246a <ready_thread+0x46>
}
 8002486:	bc70      	pop	{r4, r5, r6}
 8002488:	4770      	bx	lr
 800248a:	bf00      	nop
 800248c:	200002c8 	.word	0x200002c8

08002490 <z_sched_start>:
{
 8002490:	b510      	push	{r4, lr}
	__asm__ volatile(
 8002492:	f04f 0210 	mov.w	r2, #16
 8002496:	f3ef 8411 	mrs	r4, BASEPRI
 800249a:	f382 8812 	msr	BASEPRI_MAX, r2
 800249e:	f3bf 8f6f 	isb	sy
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
 80024a2:	7b42      	ldrb	r2, [r0, #13]
	if (z_has_thread_started(thread)) {
 80024a4:	0751      	lsls	r1, r2, #29
 80024a6:	d404      	bmi.n	80024b2 <z_sched_start+0x22>
	__asm__ volatile(
 80024a8:	f384 8811 	msr	BASEPRI, r4
 80024ac:	f3bf 8f6f 	isb	sy
}
 80024b0:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
 80024b2:	f022 0204 	bic.w	r2, r2, #4
 80024b6:	7342      	strb	r2, [r0, #13]
	ready_thread(thread);
 80024b8:	f7ff ffb4 	bl	8002424 <ready_thread>
	z_reschedule(&sched_spinlock, key);
 80024bc:	4621      	mov	r1, r4
 80024be:	4802      	ldr	r0, [pc, #8]	; (80024c8 <z_sched_start+0x38>)
}
 80024c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule(&sched_spinlock, key);
 80024c4:	f7ff beee 	b.w	80022a4 <z_reschedule>
 80024c8:	200002fe 	.word	0x200002fe

080024cc <unready_thread>:
{
 80024cc:	b508      	push	{r3, lr}
	if (z_is_thread_queued(thread)) {
 80024ce:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
 80024d2:	7b43      	ldrb	r3, [r0, #13]
 80024d4:	2a00      	cmp	r2, #0
{
 80024d6:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
 80024d8:	da04      	bge.n	80024e4 <unready_thread+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
 80024da:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80024de:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
 80024e0:	f000 ff53 	bl	800338a <sys_dlist_remove>
	update_cache(thread == _current);
 80024e4:	4b04      	ldr	r3, [pc, #16]	; (80024f8 <unready_thread+0x2c>)
 80024e6:	6898      	ldr	r0, [r3, #8]
 80024e8:	1a43      	subs	r3, r0, r1
 80024ea:	4258      	negs	r0, r3
 80024ec:	4158      	adcs	r0, r3
}
 80024ee:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	update_cache(thread == _current);
 80024f2:	f7ff befd 	b.w	80022f0 <update_cache>
 80024f6:	bf00      	nop
 80024f8:	200002c8 	.word	0x200002c8

080024fc <z_impl_k_thread_suspend>:
{
 80024fc:	b570      	push	{r4, r5, r6, lr}
 80024fe:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
 8002500:	3018      	adds	r0, #24
 8002502:	f000 ffa2 	bl	800344a <z_abort_timeout>
	__asm__ volatile(
 8002506:	f04f 0310 	mov.w	r3, #16
 800250a:	f3ef 8611 	mrs	r6, BASEPRI
 800250e:	f383 8812 	msr	BASEPRI_MAX, r3
 8002512:	f3bf 8f6f 	isb	sy
		if (z_is_thread_queued(thread)) {
 8002516:	f994 200d 	ldrsb.w	r2, [r4, #13]
 800251a:	7b63      	ldrb	r3, [r4, #13]
 800251c:	2a00      	cmp	r2, #0
 800251e:	da05      	bge.n	800252c <z_impl_k_thread_suspend+0x30>
	thread->base.thread_state &= ~_THREAD_QUEUED;
 8002520:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002524:	7363      	strb	r3, [r4, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
 8002526:	4620      	mov	r0, r4
 8002528:	f000 ff2f 	bl	800338a <sys_dlist_remove>
		update_cache(thread == _current);
 800252c:	4d0b      	ldr	r5, [pc, #44]	; (800255c <z_impl_k_thread_suspend+0x60>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
 800252e:	7b63      	ldrb	r3, [r4, #13]
 8002530:	68a8      	ldr	r0, [r5, #8]
 8002532:	f043 0310 	orr.w	r3, r3, #16
 8002536:	7363      	strb	r3, [r4, #13]
 8002538:	1b03      	subs	r3, r0, r4
 800253a:	4258      	negs	r0, r3
 800253c:	4158      	adcs	r0, r3
 800253e:	f7ff fed7 	bl	80022f0 <update_cache>
	__asm__ volatile(
 8002542:	f386 8811 	msr	BASEPRI, r6
 8002546:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
 800254a:	68ab      	ldr	r3, [r5, #8]
 800254c:	42a3      	cmp	r3, r4
 800254e:	d103      	bne.n	8002558 <z_impl_k_thread_suspend+0x5c>
}
 8002550:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
 8002554:	f000 bf37 	b.w	80033c6 <z_reschedule_unlocked>
}
 8002558:	bd70      	pop	{r4, r5, r6, pc}
 800255a:	bf00      	nop
 800255c:	200002c8 	.word	0x200002c8

08002560 <k_sched_unlock>:
{
 8002560:	b510      	push	{r4, lr}
	__asm__ volatile(
 8002562:	f04f 0310 	mov.w	r3, #16
 8002566:	f3ef 8411 	mrs	r4, BASEPRI
 800256a:	f383 8812 	msr	BASEPRI_MAX, r3
 800256e:	f3bf 8f6f 	isb	sy
		++_current->base.sched_locked;
 8002572:	4b08      	ldr	r3, [pc, #32]	; (8002594 <k_sched_unlock+0x34>)
 8002574:	689a      	ldr	r2, [r3, #8]
 8002576:	7bd3      	ldrb	r3, [r2, #15]
 8002578:	3301      	adds	r3, #1
 800257a:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
 800257c:	2000      	movs	r0, #0
 800257e:	f7ff feb7 	bl	80022f0 <update_cache>
	__asm__ volatile(
 8002582:	f384 8811 	msr	BASEPRI, r4
 8002586:	f3bf 8f6f 	isb	sy
}
 800258a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule_unlocked();
 800258e:	f000 bf1a 	b.w	80033c6 <z_reschedule_unlocked>
 8002592:	bf00      	nop
 8002594:	200002c8 	.word	0x200002c8

08002598 <z_sched_init>:
	list->head = (sys_dnode_t *)list;
 8002598:	4b04      	ldr	r3, [pc, #16]	; (80025ac <z_sched_init+0x14>)
#else
	init_ready_q(&_kernel.ready_q);
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
 800259a:	2100      	movs	r1, #0
 800259c:	f103 021c 	add.w	r2, r3, #28
	list->tail = (sys_dnode_t *)list;
 80025a0:	e9c3 2207 	strd	r2, r2, [r3, #28]
 80025a4:	4608      	mov	r0, r1
 80025a6:	f7ff be55 	b.w	8002254 <k_sched_time_slice_set>
 80025aa:	bf00      	nop
 80025ac:	200002c8 	.word	0x200002c8

080025b0 <z_impl_k_yield>:
#include <syscalls/k_thread_deadline_set_mrsh.c>
#endif
#endif

void z_impl_k_yield(void)
{
 80025b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm__ volatile(
 80025b2:	f04f 0310 	mov.w	r3, #16
 80025b6:	f3ef 8511 	mrs	r5, BASEPRI
 80025ba:	f383 8812 	msr	BASEPRI_MAX, r3
 80025be:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if (!IS_ENABLED(CONFIG_SMP) ||
	    z_is_thread_queued(_current)) {
		dequeue_thread(_current);
 80025c2:	491a      	ldr	r1, [pc, #104]	; (800262c <z_impl_k_yield+0x7c>)
 80025c4:	6888      	ldr	r0, [r1, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
 80025c6:	7b43      	ldrb	r3, [r0, #13]
 80025c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80025cc:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
 80025ce:	f000 fedc 	bl	800338a <sys_dlist_remove>
	}
	queue_thread(_current);
 80025d2:	688b      	ldr	r3, [r1, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
 80025d4:	7b5a      	ldrb	r2, [r3, #13]
	return list->head == list;
 80025d6:	4608      	mov	r0, r1
 80025d8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80025dc:	735a      	strb	r2, [r3, #13]
 80025de:	f850 2f1c 	ldr.w	r2, [r0, #28]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
 80025e2:	4282      	cmp	r2, r0
 80025e4:	d01c      	beq.n	8002620 <z_impl_k_yield+0x70>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 80025e6:	b1da      	cbz	r2, 8002620 <z_impl_k_yield+0x70>
	return (node == list->tail) ? NULL : node->next;
 80025e8:	6a0f      	ldr	r7, [r1, #32]
	int32_t b1 = thread_1->base.prio;
 80025ea:	f993 600e 	ldrsb.w	r6, [r3, #14]
	int32_t b2 = thread_2->base.prio;
 80025ee:	f992 400e 	ldrsb.w	r4, [r2, #14]
	if (b1 != b2) {
 80025f2:	42a6      	cmp	r6, r4
 80025f4:	d00f      	beq.n	8002616 <z_impl_k_yield+0x66>
		return b2 - b1;
 80025f6:	1ba4      	subs	r4, r4, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
 80025f8:	2c00      	cmp	r4, #0
 80025fa:	dd0c      	ble.n	8002616 <z_impl_k_yield+0x66>
	sys_dnode_t *const prev = successor->prev;
 80025fc:	6851      	ldr	r1, [r2, #4]
	node->next = successor;
 80025fe:	e9c3 2100 	strd	r2, r1, [r3]
	prev->next = node;
 8002602:	600b      	str	r3, [r1, #0]
	successor->prev = node;
 8002604:	6053      	str	r3, [r2, #4]
	update_cache(1);
 8002606:	2001      	movs	r0, #1
 8002608:	f7ff fe72 	bl	80022f0 <update_cache>
 800260c:	4628      	mov	r0, r5
	z_swap(&sched_spinlock, key);
}
 800260e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002612:	f7fe bc63 	b.w	8000edc <arch_swap>
	return (node == list->tail) ? NULL : node->next;
 8002616:	42ba      	cmp	r2, r7
 8002618:	d002      	beq.n	8002620 <z_impl_k_yield+0x70>
 800261a:	6812      	ldr	r2, [r2, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800261c:	2a00      	cmp	r2, #0
 800261e:	d1e6      	bne.n	80025ee <z_impl_k_yield+0x3e>
	sys_dnode_t *const tail = list->tail;
 8002620:	6a0a      	ldr	r2, [r1, #32]
	node->prev = tail;
 8002622:	e9c3 0200 	strd	r0, r2, [r3]
	tail->next = node;
 8002626:	6013      	str	r3, [r2, #0]
	list->tail = node;
 8002628:	620b      	str	r3, [r1, #32]
}
 800262a:	e7ec      	b.n	8002606 <z_impl_k_yield+0x56>
 800262c:	200002c8 	.word	0x200002c8

08002630 <z_tick_sleep>:
	 */
	LOG_DBG("thread %p for %u ticks", _current, ticks);
#endif

	/* wait of 0 ms is treated as a 'yield' */
	if (ticks == 0) {
 8002630:	ea50 0301 	orrs.w	r3, r0, r1
{
 8002634:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002638:	4605      	mov	r5, r0
 800263a:	460e      	mov	r6, r1
	if (ticks == 0) {
 800263c:	d103      	bne.n	8002646 <z_tick_sleep+0x16>
		arch_syscall_invoke0(K_SYSCALL_K_YIELD);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_yield();
 800263e:	f7ff ffb7 	bl	80025b0 <z_impl_k_yield>
	if (ticks > 0) {
		return ticks;
	}
#endif

	return 0;
 8002642:	2000      	movs	r0, #0
 8002644:	e033      	b.n	80026ae <z_tick_sleep+0x7e>
	if (Z_TICK_ABS(ticks) <= 0) {
 8002646:	f06f 0401 	mvn.w	r4, #1
 800264a:	1a24      	subs	r4, r4, r0
 800264c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002650:	eb63 0301 	sbc.w	r3, r3, r1
 8002654:	2c01      	cmp	r4, #1
 8002656:	f173 0300 	sbcs.w	r3, r3, #0
 800265a:	da02      	bge.n	8002662 <z_tick_sleep+0x32>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
 800265c:	f000 ff25 	bl	80034aa <sys_clock_tick_get_32>
 8002660:	1944      	adds	r4, r0, r5
 8002662:	f04f 0310 	mov.w	r3, #16
 8002666:	f3ef 8811 	mrs	r8, BASEPRI
 800266a:	f383 8812 	msr	BASEPRI_MAX, r3
 800266e:	f3bf 8f6f 	isb	sy
	pending_current = _current;
 8002672:	4f10      	ldr	r7, [pc, #64]	; (80026b4 <z_tick_sleep+0x84>)
 8002674:	4b10      	ldr	r3, [pc, #64]	; (80026b8 <z_tick_sleep+0x88>)
 8002676:	68b8      	ldr	r0, [r7, #8]
 8002678:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
 800267a:	f7ff ff27 	bl	80024cc <unready_thread>
	z_add_thread_timeout(_current, timeout);
 800267e:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
 8002680:	490e      	ldr	r1, [pc, #56]	; (80026bc <z_tick_sleep+0x8c>)
 8002682:	462a      	mov	r2, r5
 8002684:	4633      	mov	r3, r6
 8002686:	3018      	adds	r0, #24
 8002688:	f000 f8f0 	bl	800286c <z_add_timeout>
	z_mark_thread_as_suspended(_current);
 800268c:	68ba      	ldr	r2, [r7, #8]
 800268e:	7b53      	ldrb	r3, [r2, #13]
 8002690:	f043 0310 	orr.w	r3, r3, #16
 8002694:	7353      	strb	r3, [r2, #13]
 8002696:	4640      	mov	r0, r8
 8002698:	f7fe fc20 	bl	8000edc <arch_swap>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
 800269c:	f000 ff05 	bl	80034aa <sys_clock_tick_get_32>
 80026a0:	1a20      	subs	r0, r4, r0
 80026a2:	eb63 0303 	sbc.w	r3, r3, r3
	if (ticks > 0) {
 80026a6:	2801      	cmp	r0, #1
 80026a8:	f173 0300 	sbcs.w	r3, r3, #0
 80026ac:	dbc9      	blt.n	8002642 <z_tick_sleep+0x12>
}
 80026ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80026b2:	bf00      	nop
 80026b4:	200002c8 	.word	0x200002c8
 80026b8:	200002ec 	.word	0x200002ec
 80026bc:	08003407 	.word	0x08003407

080026c0 <z_impl_k_sleep>:
	__ASSERT(!arch_is_in_isr(), "");

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
 80026c0:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
 80026c4:	bf08      	it	eq
 80026c6:	f1b0 3fff 	cmpeq.w	r0, #4294967295	; 0xffffffff
{
 80026ca:	b508      	push	{r3, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
 80026cc:	d106      	bne.n	80026dc <z_impl_k_sleep+0x1c>
		k_thread_suspend(_current);
 80026ce:	4b07      	ldr	r3, [pc, #28]	; (80026ec <z_impl_k_sleep+0x2c>)
 80026d0:	6898      	ldr	r0, [r3, #8]
		arch_syscall_invoke1(*(uintptr_t *)&thread, K_SYSCALL_K_THREAD_SUSPEND);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_thread_suspend(thread);
 80026d2:	f7ff ff13 	bl	80024fc <z_impl_k_thread_suspend>

		SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, (int32_t) K_TICKS_FOREVER);

		return (int32_t) K_TICKS_FOREVER;
 80026d6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
 80026da:	bd08      	pop	{r3, pc}
	ticks = z_tick_sleep(ticks);
 80026dc:	f7ff ffa8 	bl	8002630 <z_tick_sleep>
			return t / ((uint64_t)from_hz / to_hz);
 80026e0:	220a      	movs	r2, #10
 80026e2:	2300      	movs	r3, #0
 80026e4:	17c1      	asrs	r1, r0, #31
 80026e6:	f7fd fd57 	bl	8000198 <__aeabi_uldivmod>
	return ret;
 80026ea:	e7f6      	b.n	80026da <z_impl_k_sleep+0x1a>
 80026ec:	200002c8 	.word	0x200002c8

080026f0 <z_impl_z_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
 80026f0:	4b01      	ldr	r3, [pc, #4]	; (80026f8 <z_impl_z_current_get+0x8>)
 80026f2:	6898      	ldr	r0, [r3, #8]
 80026f4:	4770      	bx	lr
 80026f6:	bf00      	nop
 80026f8:	200002c8 	.word	0x200002c8

080026fc <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
 80026fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002700:	4604      	mov	r4, r0
 8002702:	f04f 0310 	mov.w	r3, #16
 8002706:	f3ef 8611 	mrs	r6, BASEPRI
 800270a:	f383 8812 	msr	BASEPRI_MAX, r3
 800270e:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
 8002712:	7b43      	ldrb	r3, [r0, #13]
 8002714:	071a      	lsls	r2, r3, #28
 8002716:	d505      	bpl.n	8002724 <z_thread_abort+0x28>
	__asm__ volatile(
 8002718:	f386 8811 	msr	BASEPRI, r6
 800271c:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
 8002720:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		thread->base.thread_state &= ~_THREAD_ABORTING;
 8002724:	f023 0220 	bic.w	r2, r3, #32
 8002728:	f042 0108 	orr.w	r1, r2, #8
		if (z_is_thread_queued(thread)) {
 800272c:	09d2      	lsrs	r2, r2, #7
 800272e:	d120      	bne.n	8002772 <z_thread_abort+0x76>
		thread->base.thread_state &= ~_THREAD_ABORTING;
 8002730:	7341      	strb	r1, [r0, #13]
		if (thread->base.pended_on != NULL) {
 8002732:	68a3      	ldr	r3, [r4, #8]
 8002734:	b113      	cbz	r3, 800273c <z_thread_abort+0x40>
			unpend_thread_no_timeout(thread);
 8002736:	4620      	mov	r0, r4
 8002738:	f000 fe2f 	bl	800339a <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
 800273c:	f104 0018 	add.w	r0, r4, #24
 8002740:	f000 fe83 	bl	800344a <z_abort_timeout>
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
 8002744:	f104 0758 	add.w	r7, r4, #88	; 0x58
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
 8002748:	f04f 0800 	mov.w	r8, #0
	return list->head == list;
 800274c:	6da5      	ldr	r5, [r4, #88]	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800274e:	42bd      	cmp	r5, r7
 8002750:	d000      	beq.n	8002754 <z_thread_abort+0x58>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
 8002752:	b9b5      	cbnz	r5, 8002782 <z_thread_abort+0x86>
		update_cache(1);
 8002754:	2001      	movs	r0, #1
 8002756:	f7ff fdcb 	bl	80022f0 <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
 800275a:	4b10      	ldr	r3, [pc, #64]	; (800279c <z_thread_abort+0xa0>)
 800275c:	689b      	ldr	r3, [r3, #8]
 800275e:	42a3      	cmp	r3, r4
 8002760:	d1da      	bne.n	8002718 <z_thread_abort+0x1c>
 8002762:	f3ef 8305 	mrs	r3, IPSR
 8002766:	2b00      	cmp	r3, #0
 8002768:	d1d6      	bne.n	8002718 <z_thread_abort+0x1c>
 800276a:	4630      	mov	r0, r6
 800276c:	f7fe fbb6 	bl	8000edc <arch_swap>
	return ret;
 8002770:	e7d2      	b.n	8002718 <z_thread_abort+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
 8002772:	f003 035f 	and.w	r3, r3, #95	; 0x5f
 8002776:	f043 0308 	orr.w	r3, r3, #8
 800277a:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
 800277c:	f000 fe05 	bl	800338a <sys_dlist_remove>
}
 8002780:	e7d7      	b.n	8002732 <z_thread_abort+0x36>
		unpend_thread_no_timeout(thread);
 8002782:	4628      	mov	r0, r5
 8002784:	f000 fe09 	bl	800339a <unpend_thread_no_timeout>
 8002788:	f105 0018 	add.w	r0, r5, #24
 800278c:	f000 fe5d 	bl	800344a <z_abort_timeout>
 8002790:	f8c5 8078 	str.w	r8, [r5, #120]	; 0x78
		ready_thread(thread);
 8002794:	4628      	mov	r0, r5
 8002796:	f7ff fe45 	bl	8002424 <ready_thread>
 800279a:	e7d7      	b.n	800274c <z_thread_abort+0x50>
 800279c:	200002c8 	.word	0x200002c8

080027a0 <z_data_copy>:
 * This routine copies the data section from ROM to RAM.
 *
 * @return N/A
 */
void z_data_copy(void)
{
 80027a0:	b508      	push	{r3, lr}
	(void)memcpy(&__data_region_start, &__data_region_load_start,
		 __data_region_end - __data_region_start);
 80027a2:	4806      	ldr	r0, [pc, #24]	; (80027bc <z_data_copy+0x1c>)
	(void)memcpy(&__data_region_start, &__data_region_load_start,
 80027a4:	4a06      	ldr	r2, [pc, #24]	; (80027c0 <z_data_copy+0x20>)
 80027a6:	4907      	ldr	r1, [pc, #28]	; (80027c4 <z_data_copy+0x24>)
 80027a8:	1a12      	subs	r2, r2, r0
 80027aa:	f000 faaa 	bl	8002d02 <memcpy>
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
 80027ae:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	(void)memcpy(&__ramfunc_start, &__ramfunc_load_start,
 80027b2:	4a05      	ldr	r2, [pc, #20]	; (80027c8 <z_data_copy+0x28>)
 80027b4:	4905      	ldr	r1, [pc, #20]	; (80027cc <z_data_copy+0x2c>)
 80027b6:	4806      	ldr	r0, [pc, #24]	; (80027d0 <z_data_copy+0x30>)
 80027b8:	f000 baa3 	b.w	8002d02 <memcpy>
 80027bc:	20000000 	.word	0x20000000
 80027c0:	20000068 	.word	0x20000068
 80027c4:	08003c40 	.word	0x08003c40
 80027c8:	00000000 	.word	0x00000000
 80027cc:	08003c40 	.word	0x08003c40
 80027d0:	20000000 	.word	0x20000000

080027d4 <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
 80027d4:	4b03      	ldr	r3, [pc, #12]	; (80027e4 <elapsed+0x10>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	b90b      	cbnz	r3, 80027de <elapsed+0xa>
 80027da:	f7ff ba7f 	b.w	8001cdc <sys_clock_elapsed>
}
 80027de:	2000      	movs	r0, #0
 80027e0:	4770      	bx	lr
 80027e2:	bf00      	nop
 80027e4:	200002f8 	.word	0x200002f8

080027e8 <next_timeout>:
	return list->head == list;
 80027e8:	4b11      	ldr	r3, [pc, #68]	; (8002830 <next_timeout+0x48>)

static int32_t next_timeout(void)
{
 80027ea:	b510      	push	{r4, lr}
 80027ec:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 80027ee:	429c      	cmp	r4, r3
 80027f0:	bf08      	it	eq
 80027f2:	2400      	moveq	r4, #0
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
 80027f4:	f7ff ffee 	bl	80027d4 <elapsed>
 80027f8:	4603      	mov	r3, r0
	int32_t ret = to == NULL ? MAX_WAIT
 80027fa:	b16c      	cbz	r4, 8002818 <next_timeout+0x30>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
 80027fc:	e9d4 0204 	ldrd	r0, r2, [r4, #16]
 8002800:	1ac0      	subs	r0, r0, r3
 8002802:	eb62 73e3 	sbc.w	r3, r2, r3, asr #31
	int32_t ret = to == NULL ? MAX_WAIT
 8002806:	2801      	cmp	r0, #1
 8002808:	f173 0200 	sbcs.w	r2, r3, #0
 800280c:	db0d      	blt.n	800282a <next_timeout+0x42>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
 800280e:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
 8002812:	f173 0300 	sbcs.w	r3, r3, #0
 8002816:	db01      	blt.n	800281c <next_timeout+0x34>
	int32_t ret = to == NULL ? MAX_WAIT
 8002818:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
 800281c:	4b05      	ldr	r3, [pc, #20]	; (8002834 <next_timeout+0x4c>)
 800281e:	691b      	ldr	r3, [r3, #16]
 8002820:	b113      	cbz	r3, 8002828 <next_timeout+0x40>
 8002822:	4298      	cmp	r0, r3
 8002824:	bfa8      	it	ge
 8002826:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
 8002828:	bd10      	pop	{r4, pc}
	int32_t ret = to == NULL ? MAX_WAIT
 800282a:	2000      	movs	r0, #0
 800282c:	e7f6      	b.n	800281c <next_timeout+0x34>
 800282e:	bf00      	nop
 8002830:	20000030 	.word	0x20000030
 8002834:	200002c8 	.word	0x200002c8

08002838 <remove_timeout>:
{
 8002838:	b530      	push	{r4, r5, lr}
	return (node == list->tail) ? NULL : node->next;
 800283a:	6803      	ldr	r3, [r0, #0]
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 800283c:	b168      	cbz	r0, 800285a <remove_timeout+0x22>
	return (node == list->tail) ? NULL : node->next;
 800283e:	4a0a      	ldr	r2, [pc, #40]	; (8002868 <remove_timeout+0x30>)
 8002840:	6852      	ldr	r2, [r2, #4]
 8002842:	4290      	cmp	r0, r2
 8002844:	d009      	beq.n	800285a <remove_timeout+0x22>
	if (next(t) != NULL) {
 8002846:	b143      	cbz	r3, 800285a <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
 8002848:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
 800284c:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
 8002850:	1912      	adds	r2, r2, r4
 8002852:	eb41 0105 	adc.w	r1, r1, r5
 8002856:	e9c3 2104 	strd	r2, r1, [r3, #16]
 * @return N/A
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
 800285a:	6842      	ldr	r2, [r0, #4]
	sys_dnode_t *const next = node->next;

	prev->next = next;
 800285c:	6013      	str	r3, [r2, #0]
	next->prev = prev;
 800285e:	605a      	str	r2, [r3, #4]
	node->next = NULL;
 8002860:	2300      	movs	r3, #0
	node->prev = NULL;
 8002862:	e9c0 3300 	strd	r3, r3, [r0]
}
 8002866:	bd30      	pop	{r4, r5, pc}
 8002868:	20000030 	.word	0x20000030

0800286c <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
 800286c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002870:	bf08      	it	eq
 8002872:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
{
 8002876:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002878:	4604      	mov	r4, r0
 800287a:	461f      	mov	r7, r3
 800287c:	4615      	mov	r5, r2
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
 800287e:	d067      	beq.n	8002950 <z_add_timeout+0xe4>
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
 8002880:	6081      	str	r1, [r0, #8]
	__asm__ volatile(
 8002882:	f04f 0310 	mov.w	r3, #16
 8002886:	f3ef 8611 	mrs	r6, BASEPRI
 800288a:	f383 8812 	msr	BASEPRI_MAX, r3
 800288e:	f3bf 8f6f 	isb	sy

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
		    Z_TICK_ABS(timeout.ticks) >= 0) {
 8002892:	f06f 0201 	mvn.w	r2, #1
 8002896:	1b53      	subs	r3, r2, r5
 8002898:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 800289c:	eb6c 0307 	sbc.w	r3, ip, r7
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	db1b      	blt.n	80028dc <z_add_timeout+0x70>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
 80028a4:	4b2b      	ldr	r3, [pc, #172]	; (8002954 <z_add_timeout+0xe8>)
 80028a6:	e9d3 1300 	ldrd	r1, r3, [r3]
 80028aa:	1a52      	subs	r2, r2, r1
 80028ac:	eb6c 0303 	sbc.w	r3, ip, r3
 80028b0:	1b55      	subs	r5, r2, r5

			to->dticks = MAX(1, ticks);
 80028b2:	eb63 0307 	sbc.w	r3, r3, r7
 80028b6:	2d01      	cmp	r5, #1
 80028b8:	f173 0200 	sbcs.w	r2, r3, #0
 80028bc:	bfbc      	itt	lt
 80028be:	2501      	movlt	r5, #1
 80028c0:	2300      	movlt	r3, #0
 80028c2:	e9c0 5304 	strd	r5, r3, [r0, #16]
	return list->head == list;
 80028c6:	4824      	ldr	r0, [pc, #144]	; (8002958 <z_add_timeout+0xec>)
	sys_dnode_t *const tail = list->tail;
 80028c8:	e9d0 3c00 	ldrd	r3, ip, [r0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 80028cc:	4283      	cmp	r3, r0
 80028ce:	d118      	bne.n	8002902 <z_add_timeout+0x96>
	node->prev = tail;
 80028d0:	e9c4 0c00 	strd	r0, ip, [r4]
	tail->next = node;
 80028d4:	f8cc 4000 	str.w	r4, [ip]
	list->tail = node;
 80028d8:	6044      	str	r4, [r0, #4]
}
 80028da:	e026      	b.n	800292a <z_add_timeout+0xbe>
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
 80028dc:	f7ff ff7a 	bl	80027d4 <elapsed>
 80028e0:	3501      	adds	r5, #1
 80028e2:	f147 0700 	adc.w	r7, r7, #0
 80028e6:	182d      	adds	r5, r5, r0
 80028e8:	eb47 77e0 	adc.w	r7, r7, r0, asr #31
 80028ec:	e9c4 5704 	strd	r5, r7, [r4, #16]
 80028f0:	e7e9      	b.n	80028c6 <z_add_timeout+0x5a>
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
				sys_dlist_insert(&t->node, &to->node);
				break;
			}
			to->dticks -= t->dticks;
 80028f2:	1a52      	subs	r2, r2, r1
 80028f4:	eb65 0507 	sbc.w	r5, r5, r7
	return (node == list->tail) ? NULL : node->next;
 80028f8:	459c      	cmp	ip, r3
 80028fa:	e9c4 2504 	strd	r2, r5, [r4, #16]
 80028fe:	d0e7      	beq.n	80028d0 <z_add_timeout+0x64>
 8002900:	681b      	ldr	r3, [r3, #0]
		for (t = first(); t != NULL; t = next(t)) {
 8002902:	2b00      	cmp	r3, #0
 8002904:	d0e4      	beq.n	80028d0 <z_add_timeout+0x64>
			if (t->dticks > to->dticks) {
 8002906:	e9d3 1704 	ldrd	r1, r7, [r3, #16]
 800290a:	e9d4 2504 	ldrd	r2, r5, [r4, #16]
 800290e:	428a      	cmp	r2, r1
 8002910:	eb75 0e07 	sbcs.w	lr, r5, r7
 8002914:	daed      	bge.n	80028f2 <z_add_timeout+0x86>
				t->dticks -= to->dticks;
 8002916:	1a8a      	subs	r2, r1, r2
 8002918:	eb67 0505 	sbc.w	r5, r7, r5
 800291c:	e9c3 2504 	strd	r2, r5, [r3, #16]
	sys_dnode_t *const prev = successor->prev;
 8002920:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
 8002922:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
 8002926:	6014      	str	r4, [r2, #0]
	successor->prev = node;
 8002928:	605c      	str	r4, [r3, #4]
	return list->head == list;
 800292a:	6803      	ldr	r3, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800292c:	4283      	cmp	r3, r0
 800292e:	d00b      	beq.n	8002948 <z_add_timeout+0xdc>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
 8002930:	429c      	cmp	r4, r3
 8002932:	d109      	bne.n	8002948 <z_add_timeout+0xdc>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
 8002934:	f7ff ff58 	bl	80027e8 <next_timeout>

			if (next_time == 0 ||
 8002938:	b118      	cbz	r0, 8002942 <z_add_timeout+0xd6>
			    _current_cpu->slice_ticks != next_time) {
 800293a:	4b08      	ldr	r3, [pc, #32]	; (800295c <z_add_timeout+0xf0>)
			if (next_time == 0 ||
 800293c:	691b      	ldr	r3, [r3, #16]
 800293e:	4283      	cmp	r3, r0
 8002940:	d002      	beq.n	8002948 <z_add_timeout+0xdc>
				sys_clock_set_timeout(next_time, false);
 8002942:	2100      	movs	r1, #0
 8002944:	f7ff f95a 	bl	8001bfc <sys_clock_set_timeout>
	__asm__ volatile(
 8002948:	f386 8811 	msr	BASEPRI, r6
 800294c:	f3bf 8f6f 	isb	sy
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
 8002950:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002952:	bf00      	nop
 8002954:	20000168 	.word	0x20000168
 8002958:	20000030 	.word	0x20000030
 800295c:	200002c8 	.word	0x200002c8

08002960 <sys_clock_announce>:
		}
	}
}

void sys_clock_announce(int32_t ticks)
{
 8002960:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002964:	4605      	mov	r5, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
 8002966:	f7ff fd1d 	bl	80023a4 <z_time_slice>
	__asm__ volatile(
 800296a:	f04f 0310 	mov.w	r3, #16
 800296e:	f3ef 8411 	mrs	r4, BASEPRI
 8002972:	f383 8812 	msr	BASEPRI_MAX, r3
 8002976:	f3bf 8f6f 	isb	sy
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
 800297a:	4e24      	ldr	r6, [pc, #144]	; (8002a0c <sys_clock_announce+0xac>)
	return list->head == list;
 800297c:	f8df 8090 	ldr.w	r8, [pc, #144]	; 8002a10 <sys_clock_announce+0xb0>
 8002980:	6035      	str	r5, [r6, #0]

	while (first() != NULL && first()->dticks <= announce_remaining) {
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
 8002982:	4d24      	ldr	r5, [pc, #144]	; (8002a14 <sys_clock_announce+0xb4>)
 8002984:	f8d8 0000 	ldr.w	r0, [r8]
	while (first() != NULL && first()->dticks <= announce_remaining) {
 8002988:	6832      	ldr	r2, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800298a:	4540      	cmp	r0, r8
		curr_tick += dt;
 800298c:	e9d5 1e00 	ldrd	r1, lr, [r5]
 8002990:	ea4f 77e2 	mov.w	r7, r2, asr #31
 8002994:	d00b      	beq.n	80029ae <sys_clock_announce+0x4e>
	while (first() != NULL && first()->dticks <= announce_remaining) {
 8002996:	b150      	cbz	r0, 80029ae <sys_clock_announce+0x4e>
 8002998:	e9d0 3c04 	ldrd	r3, ip, [r0, #16]
 800299c:	429a      	cmp	r2, r3
 800299e:	eb77 090c 	sbcs.w	r9, r7, ip
 80029a2:	da16      	bge.n	80029d2 <sys_clock_announce+0x72>
		t->fn(t);
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
 80029a4:	1a9b      	subs	r3, r3, r2
 80029a6:	eb6c 0c07 	sbc.w	ip, ip, r7
 80029aa:	e9c0 3c04 	strd	r3, ip, [r0, #16]
	}

	curr_tick += announce_remaining;
 80029ae:	1852      	adds	r2, r2, r1
 80029b0:	eb4e 0707 	adc.w	r7, lr, r7
 80029b4:	e9c5 2700 	strd	r2, r7, [r5]
	announce_remaining = 0;
 80029b8:	2500      	movs	r5, #0
 80029ba:	6035      	str	r5, [r6, #0]

	sys_clock_set_timeout(next_timeout(), false);
 80029bc:	f7ff ff14 	bl	80027e8 <next_timeout>
 80029c0:	4629      	mov	r1, r5
 80029c2:	f7ff f91b 	bl	8001bfc <sys_clock_set_timeout>
	__asm__ volatile(
 80029c6:	f384 8811 	msr	BASEPRI, r4
 80029ca:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
 80029ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		curr_tick += dt;
 80029d2:	1859      	adds	r1, r3, r1
 80029d4:	eb4e 77e3 	adc.w	r7, lr, r3, asr #31
		announce_remaining -= dt;
 80029d8:	1ad3      	subs	r3, r2, r3
 80029da:	6033      	str	r3, [r6, #0]
		t->dticks = 0;
 80029dc:	2200      	movs	r2, #0
 80029de:	2300      	movs	r3, #0
 80029e0:	e9c0 2304 	strd	r2, r3, [r0, #16]
		curr_tick += dt;
 80029e4:	e9c5 1700 	strd	r1, r7, [r5]
		remove_timeout(t);
 80029e8:	f7ff ff26 	bl	8002838 <remove_timeout>
 80029ec:	f384 8811 	msr	BASEPRI, r4
 80029f0:	f3bf 8f6f 	isb	sy
		t->fn(t);
 80029f4:	6883      	ldr	r3, [r0, #8]
 80029f6:	4798      	blx	r3
	__asm__ volatile(
 80029f8:	f04f 0310 	mov.w	r3, #16
 80029fc:	f3ef 8411 	mrs	r4, BASEPRI
 8002a00:	f383 8812 	msr	BASEPRI_MAX, r3
 8002a04:	f3bf 8f6f 	isb	sy
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
 8002a08:	e7bc      	b.n	8002984 <sys_clock_announce+0x24>
 8002a0a:	bf00      	nop
 8002a0c:	200002f8 	.word	0x200002f8
 8002a10:	20000030 	.word	0x20000030
 8002a14:	20000168 	.word	0x20000168

08002a18 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
 8002a18:	b510      	push	{r4, lr}
 8002a1a:	f04f 0310 	mov.w	r3, #16
 8002a1e:	f3ef 8411 	mrs	r4, BASEPRI
 8002a22:	f383 8812 	msr	BASEPRI_MAX, r3
 8002a26:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + sys_clock_elapsed();
 8002a2a:	f7ff f957 	bl	8001cdc <sys_clock_elapsed>
 8002a2e:	4a05      	ldr	r2, [pc, #20]	; (8002a44 <sys_clock_tick_get+0x2c>)
 8002a30:	e9d2 3100 	ldrd	r3, r1, [r2]
 8002a34:	18c0      	adds	r0, r0, r3
 8002a36:	f141 0100 	adc.w	r1, r1, #0
	__asm__ volatile(
 8002a3a:	f384 8811 	msr	BASEPRI, r4
 8002a3e:	f3bf 8f6f 	isb	sy
	}
	return t;
}
 8002a42:	bd10      	pop	{r4, pc}
 8002a44:	20000168 	.word	0x20000168

08002a48 <boot_banner>:
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
 8002a48:	4a02      	ldr	r2, [pc, #8]	; (8002a54 <boot_banner+0xc>)
 8002a4a:	4903      	ldr	r1, [pc, #12]	; (8002a58 <boot_banner+0x10>)
 8002a4c:	4803      	ldr	r0, [pc, #12]	; (8002a5c <boot_banner+0x14>)
 8002a4e:	f000 b8b5 	b.w	8002bbc <printk>
 8002a52:	bf00      	nop
 8002a54:	08003c3e 	.word	0x08003c3e
 8002a58:	08003bfd 	.word	0x08003bfd
 8002a5c:	08003c18 	.word	0x08003c18

08002a60 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
 8002a60:	4770      	bx	lr

08002a62 <gpio_pin_set.isra.0>:

	(void)cfg;
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
		 "Unsupported pin");

	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
 8002a62:	2301      	movs	r3, #1
 8002a64:	fa03 f101 	lsl.w	r1, r3, r1
 8002a68:	6903      	ldr	r3, [r0, #16]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4219      	tst	r1, r3
 8002a6e:	d003      	beq.n	8002a78 <gpio_pin_set.isra.0+0x16>
	if (value != 0)	{
 8002a70:	b122      	cbz	r2, 8002a7c <gpio_pin_set.isra.0+0x1a>
	return api->port_clear_bits_raw(port, pins);
 8002a72:	6883      	ldr	r3, [r0, #8]
 8002a74:	691b      	ldr	r3, [r3, #16]
 8002a76:	e003      	b.n	8002a80 <gpio_pin_set.isra.0+0x1e>
	if (value != 0)	{
 8002a78:	2a00      	cmp	r2, #0
 8002a7a:	d0fa      	beq.n	8002a72 <gpio_pin_set.isra.0+0x10>
	return api->port_set_bits_raw(port, pins);
 8002a7c:	6883      	ldr	r3, [r0, #8]
 8002a7e:	68db      	ldr	r3, [r3, #12]
	return api->port_clear_bits_raw(port, pins);
 8002a80:	4718      	bx	r3

08002a82 <k_msleep.isra.0>:
			return t * ((uint64_t)to_hz / from_hz);
 8002a82:	210a      	movs	r1, #10
 8002a84:	fb80 0101 	smull	r0, r1, r0, r1
	return z_impl_k_sleep(timeout);
 8002a88:	f7ff be1a 	b.w	80026c0 <z_impl_k_sleep>

08002a8c <datamode>:
	gpio_pin_set(inputdevice, RS_PIN, 1);
 8002a8c:	2201      	movs	r2, #1
 8002a8e:	2105      	movs	r1, #5
 8002a90:	f7ff bfe7 	b.w	8002a62 <gpio_pin_set.isra.0>

08002a94 <commandmode>:
	gpio_pin_set(inputdevice, RS_PIN, 0);
 8002a94:	2200      	movs	r2, #0
 8002a96:	2105      	movs	r1, #5
 8002a98:	f7ff bfe3 	b.w	8002a62 <gpio_pin_set.isra.0>

08002a9c <epulse>:
void epulse(const struct device *inputdevice){ //function used in other LCD related functions to set EN on or off
 8002a9c:	b510      	push	{r4, lr}
	gpio_pin_set(inputdevice, E_PIN, 1);
 8002a9e:	2201      	movs	r2, #1
 8002aa0:	2104      	movs	r1, #4
void epulse(const struct device *inputdevice){ //function used in other LCD related functions to set EN on or off
 8002aa2:	4604      	mov	r4, r0
	gpio_pin_set(inputdevice, E_PIN, 1);
 8002aa4:	f7ff ffdd 	bl	8002a62 <gpio_pin_set.isra.0>
	k_msleep(2);
 8002aa8:	2002      	movs	r0, #2
 8002aaa:	f7ff ffea 	bl	8002a82 <k_msleep.isra.0>
	gpio_pin_set(inputdevice, E_PIN, 0);
 8002aae:	4620      	mov	r0, r4
 8002ab0:	2200      	movs	r2, #0
}
 8002ab2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	gpio_pin_set(inputdevice, E_PIN, 0);
 8002ab6:	2104      	movs	r1, #4
 8002ab8:	f7ff bfd3 	b.w	8002a62 <gpio_pin_set.isra.0>

08002abc <lcdinitwrite>:
void lcdinitwrite(const struct device *inputdev, uint8_t cmddata){ //function for writing half bits. used in initialization and the commandwrite functions
 8002abc:	b538      	push	{r3, r4, r5, lr}
 8002abe:	4604      	mov	r4, r0
 8002ac0:	460d      	mov	r5, r1
	commandmode(inputdev);
 8002ac2:	f7ff ffe7 	bl	8002a94 <commandmode>
	gpio_pin_set(inputdev, D7_PIN, (cmddata & (1<<7)) ? 1 : 0);//bit shifting to get at the data in the register, pretty sure this is more optimized than just for looping over them with an array
 8002ac6:	09ea      	lsrs	r2, r5, #7
 8002ac8:	4620      	mov	r0, r4
 8002aca:	2100      	movs	r1, #0
 8002acc:	f7ff ffc9 	bl	8002a62 <gpio_pin_set.isra.0>
	gpio_pin_set(inputdev, D6_PIN, (cmddata & (1<<6)) ? 1 : 0);
 8002ad0:	f3c5 1280 	ubfx	r2, r5, #6, #1
 8002ad4:	4620      	mov	r0, r4
 8002ad6:	2101      	movs	r1, #1
 8002ad8:	f7ff ffc3 	bl	8002a62 <gpio_pin_set.isra.0>
	gpio_pin_set(inputdev, D5_PIN, (cmddata & (1<<5)) ? 1 : 0);
 8002adc:	f3c5 1240 	ubfx	r2, r5, #5, #1
 8002ae0:	4620      	mov	r0, r4
 8002ae2:	2102      	movs	r1, #2
 8002ae4:	f7ff ffbd 	bl	8002a62 <gpio_pin_set.isra.0>
	gpio_pin_set(inputdev, D4_PIN, (cmddata & (1<<4)) ? 1 : 0);
 8002ae8:	4620      	mov	r0, r4
 8002aea:	f3c5 1200 	ubfx	r2, r5, #4, #1
 8002aee:	2103      	movs	r1, #3
 8002af0:	f7ff ffb7 	bl	8002a62 <gpio_pin_set.isra.0>
	epulse(inputdev); 
 8002af4:	4620      	mov	r0, r4
}
 8002af6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	epulse(inputdev); 
 8002afa:	f7ff bfcf 	b.w	8002a9c <epulse>

08002afe <lcdbytewrite>:
void lcdbytewrite(const struct device *inputdev,uint8_t data){ //
 8002afe:	b538      	push	{r3, r4, r5, lr}
	gpio_pin_set(inputdev, D7_PIN, (data & (1<<7)));//bit shifting to get at the data in the register, pretty sure this is more optimized than just for looping over them with an array
 8002b00:	f001 0280 	and.w	r2, r1, #128	; 0x80
void lcdbytewrite(const struct device *inputdev,uint8_t data){ //
 8002b04:	4604      	mov	r4, r0
 8002b06:	460d      	mov	r5, r1
	gpio_pin_set(inputdev, D7_PIN, (data & (1<<7)));//bit shifting to get at the data in the register, pretty sure this is more optimized than just for looping over them with an array
 8002b08:	2100      	movs	r1, #0
 8002b0a:	f7ff ffaa 	bl	8002a62 <gpio_pin_set.isra.0>
	gpio_pin_set(inputdev, D6_PIN, (data & (1<<6)));
 8002b0e:	f005 0240 	and.w	r2, r5, #64	; 0x40
 8002b12:	4620      	mov	r0, r4
 8002b14:	2101      	movs	r1, #1
 8002b16:	f7ff ffa4 	bl	8002a62 <gpio_pin_set.isra.0>
	gpio_pin_set(inputdev, D5_PIN, (data & (1<<5)));
 8002b1a:	f005 0220 	and.w	r2, r5, #32
 8002b1e:	4620      	mov	r0, r4
 8002b20:	2102      	movs	r1, #2
 8002b22:	f7ff ff9e 	bl	8002a62 <gpio_pin_set.isra.0>
	gpio_pin_set(inputdev, D4_PIN, (data & (1<<4)));
 8002b26:	f005 0210 	and.w	r2, r5, #16
 8002b2a:	2103      	movs	r1, #3
 8002b2c:	4620      	mov	r0, r4
 8002b2e:	f7ff ff98 	bl	8002a62 <gpio_pin_set.isra.0>
	epulse(inputdev);	
 8002b32:	4620      	mov	r0, r4
 8002b34:	f7ff ffb2 	bl	8002a9c <epulse>
	gpio_pin_set(inputdev, D7_PIN, (data & (1<<3)));
 8002b38:	f005 0208 	and.w	r2, r5, #8
 8002b3c:	4620      	mov	r0, r4
 8002b3e:	2100      	movs	r1, #0
 8002b40:	f7ff ff8f 	bl	8002a62 <gpio_pin_set.isra.0>
	gpio_pin_set(inputdev, D6_PIN, (data & (1<<2)));
 8002b44:	f005 0204 	and.w	r2, r5, #4
 8002b48:	4620      	mov	r0, r4
 8002b4a:	2101      	movs	r1, #1
 8002b4c:	f7ff ff89 	bl	8002a62 <gpio_pin_set.isra.0>
	gpio_pin_set(inputdev, D5_PIN, (data & (1<<1)));
 8002b50:	f005 0202 	and.w	r2, r5, #2
 8002b54:	4620      	mov	r0, r4
 8002b56:	2102      	movs	r1, #2
 8002b58:	f7ff ff83 	bl	8002a62 <gpio_pin_set.isra.0>
	gpio_pin_set(inputdev, D4_PIN, (data & (1<<0)));
 8002b5c:	4620      	mov	r0, r4
 8002b5e:	f005 0201 	and.w	r2, r5, #1
 8002b62:	2103      	movs	r1, #3
 8002b64:	f7ff ff7d 	bl	8002a62 <gpio_pin_set.isra.0>
	epulse(inputdev);
 8002b68:	4620      	mov	r0, r4
}
 8002b6a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	epulse(inputdev);
 8002b6e:	f7ff bf95 	b.w	8002a9c <epulse>

08002b72 <lcdcmdwrite>:
void lcdcmdwrite(const struct device *inputdev, uint8_t cmddata){
 8002b72:	b538      	push	{r3, r4, r5, lr}
 8002b74:	4604      	mov	r4, r0
 8002b76:	460d      	mov	r5, r1
	commandmode(inputdev);
 8002b78:	f7ff ff8c 	bl	8002a94 <commandmode>
	lcdbytewrite(inputdev, cmddata);
 8002b7c:	4629      	mov	r1, r5
 8002b7e:	4620      	mov	r0, r4
}
 8002b80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	lcdbytewrite(inputdev, cmddata);
 8002b84:	f7ff bfbb 	b.w	8002afe <lcdbytewrite>

08002b88 <lcddatawrite>:
void lcddatawrite(const struct device *inputdev, uint8_t data){
 8002b88:	b538      	push	{r3, r4, r5, lr}
 8002b8a:	4604      	mov	r4, r0
 8002b8c:	460d      	mov	r5, r1
	datamode(inputdev);
 8002b8e:	f7ff ff7d 	bl	8002a8c <datamode>
	lcdbytewrite(inputdev, data);
 8002b92:	4629      	mov	r1, r5
 8002b94:	4620      	mov	r0, r4
}
 8002b96:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	lcdbytewrite(inputdev, data);
 8002b9a:	f7ff bfb0 	b.w	8002afe <lcdbytewrite>

08002b9e <lcdcursorposition>:
	switch (rowpos){
 8002b9e:	b111      	cbz	r1, 8002ba6 <lcdcursorposition+0x8>
 8002ba0:	2901      	cmp	r1, #1
 8002ba2:	d108      	bne.n	8002bb6 <lcdcursorposition+0x18>
 8002ba4:	2140      	movs	r1, #64	; 0x40
	if (colpos < 16){
 8002ba6:	2a0f      	cmp	r2, #15
 8002ba8:	d805      	bhi.n	8002bb6 <lcdcursorposition+0x18>
		hexadress += colpos; // add the number to the position register, this is done this way because we cant possibly fuck up our row position.
 8002baa:	4411      	add	r1, r2
	hexadress |= ddram;
 8002bac:	f061 017f 	orn	r1, r1, #127	; 0x7f
	lcdcmdwrite(inputdevice, hexadress);
 8002bb0:	b2c9      	uxtb	r1, r1
 8002bb2:	f7ff bfde 	b.w	8002b72 <lcdcmdwrite>
}
 8002bb6:	4770      	bx	lr

08002bb8 <arch_printk_char_out>:
}
 8002bb8:	2000      	movs	r0, #0
 8002bba:	4770      	bx	lr

08002bbc <printk>:
 *
 * @return N/A
 */

void printk(const char *fmt, ...)
{
 8002bbc:	b40f      	push	{r0, r1, r2, r3}
 8002bbe:	b507      	push	{r0, r1, r2, lr}
 8002bc0:	a904      	add	r1, sp, #16
 8002bc2:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
 8002bc6:	9101      	str	r1, [sp, #4]

	if (IS_ENABLED(CONFIG_LOG_PRINTK)) {
		log_printk(fmt, ap);
	} else {
		vprintk(fmt, ap);
 8002bc8:	f7fd fcf8 	bl	80005bc <vprintk>
	}
	va_end(ap);
}
 8002bcc:	b003      	add	sp, #12
 8002bce:	f85d eb04 	ldr.w	lr, [sp], #4
 8002bd2:	b004      	add	sp, #16
 8002bd4:	4770      	bx	lr

08002bd6 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
 8002bd6:	4604      	mov	r4, r0
 8002bd8:	b508      	push	{r3, lr}
 8002bda:	4608      	mov	r0, r1
 8002bdc:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
 8002bde:	461a      	mov	r2, r3
 8002be0:	47a0      	blx	r4
	return z_impl_z_current_get();
 8002be2:	f7ff fd85 	bl	80026f0 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
 8002be6:	f7fe fb53 	bl	8001290 <z_impl_k_thread_abort>

08002bea <encode_uint>:
{
 8002bea:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002bee:	469a      	mov	sl, r3
	bool upcase = isupper((int)conv->specifier);
 8002bf0:	78d3      	ldrb	r3, [r2, #3]
	switch (specifier) {
 8002bf2:	2b6f      	cmp	r3, #111	; 0x6f
{
 8002bf4:	4680      	mov	r8, r0
 8002bf6:	460f      	mov	r7, r1
 8002bf8:	4615      	mov	r5, r2
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
 8002bfa:	f1a3 0b41 	sub.w	fp, r3, #65	; 0x41
	switch (specifier) {
 8002bfe:	d029      	beq.n	8002c54 <encode_uint+0x6a>
 8002c00:	d824      	bhi.n	8002c4c <encode_uint+0x62>
		return 16;
 8002c02:	2b58      	cmp	r3, #88	; 0x58
 8002c04:	bf14      	ite	ne
 8002c06:	260a      	movne	r6, #10
 8002c08:	2610      	moveq	r6, #16
	char *bp = bps + (bpe - bps);
 8002c0a:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
		unsigned int lsv = (unsigned int)(value % radix);
 8002c0e:	4632      	mov	r2, r6
 8002c10:	2300      	movs	r3, #0
 8002c12:	4640      	mov	r0, r8
 8002c14:	4639      	mov	r1, r7
 8002c16:	f7fd fabf 	bl	8000198 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
 8002c1a:	2a09      	cmp	r2, #9
 8002c1c:	b2d4      	uxtb	r4, r2
 8002c1e:	d81e      	bhi.n	8002c5e <encode_uint+0x74>
 8002c20:	3430      	adds	r4, #48	; 0x30
	} while ((value != 0) && (bps < bp));
 8002c22:	45b0      	cmp	r8, r6
		*--bp = (lsv <= 9) ? ('0' + lsv)
 8002c24:	b2e4      	uxtb	r4, r4
	} while ((value != 0) && (bps < bp));
 8002c26:	f177 0300 	sbcs.w	r3, r7, #0
		*--bp = (lsv <= 9) ? ('0' + lsv)
 8002c2a:	f809 4d01 	strb.w	r4, [r9, #-1]!
	} while ((value != 0) && (bps < bp));
 8002c2e:	d301      	bcc.n	8002c34 <encode_uint+0x4a>
 8002c30:	45d1      	cmp	r9, sl
 8002c32:	d811      	bhi.n	8002c58 <encode_uint+0x6e>
	if (conv->flag_hash) {
 8002c34:	782b      	ldrb	r3, [r5, #0]
 8002c36:	069b      	lsls	r3, r3, #26
 8002c38:	d505      	bpl.n	8002c46 <encode_uint+0x5c>
		if (radix == 8) {
 8002c3a:	2e08      	cmp	r6, #8
 8002c3c:	d115      	bne.n	8002c6a <encode_uint+0x80>
			conv->altform_0 = true;
 8002c3e:	78ab      	ldrb	r3, [r5, #2]
 8002c40:	f043 0308 	orr.w	r3, r3, #8
			conv->altform_0c = true;
 8002c44:	70ab      	strb	r3, [r5, #2]
}
 8002c46:	4648      	mov	r0, r9
 8002c48:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
 8002c4c:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 16;
 8002c50:	2b70      	cmp	r3, #112	; 0x70
 8002c52:	e7d7      	b.n	8002c04 <encode_uint+0x1a>
	switch (specifier) {
 8002c54:	2608      	movs	r6, #8
 8002c56:	e7d8      	b.n	8002c0a <encode_uint+0x20>
		value /= radix;
 8002c58:	4680      	mov	r8, r0
 8002c5a:	460f      	mov	r7, r1
 8002c5c:	e7d7      	b.n	8002c0e <encode_uint+0x24>
		*--bp = (lsv <= 9) ? ('0' + lsv)
 8002c5e:	f1bb 0f19 	cmp.w	fp, #25
 8002c62:	bf94      	ite	ls
 8002c64:	3437      	addls	r4, #55	; 0x37
 8002c66:	3457      	addhi	r4, #87	; 0x57
 8002c68:	e7db      	b.n	8002c22 <encode_uint+0x38>
		} else if (radix == 16) {
 8002c6a:	2e10      	cmp	r6, #16
 8002c6c:	d1eb      	bne.n	8002c46 <encode_uint+0x5c>
			conv->altform_0c = true;
 8002c6e:	78ab      	ldrb	r3, [r5, #2]
 8002c70:	f043 0310 	orr.w	r3, r3, #16
 8002c74:	e7e6      	b.n	8002c44 <encode_uint+0x5a>

08002c76 <outs>:
{
 8002c76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002c7a:	4607      	mov	r7, r0
 8002c7c:	4688      	mov	r8, r1
 8002c7e:	4615      	mov	r5, r2
 8002c80:	461e      	mov	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
 8002c82:	4614      	mov	r4, r2
 8002c84:	42b4      	cmp	r4, r6
 8002c86:	eba4 0005 	sub.w	r0, r4, r5
 8002c8a:	d302      	bcc.n	8002c92 <outs+0x1c>
 8002c8c:	b93e      	cbnz	r6, 8002c9e <outs+0x28>
 8002c8e:	7823      	ldrb	r3, [r4, #0]
 8002c90:	b12b      	cbz	r3, 8002c9e <outs+0x28>
		int rc = out((int)*sp++, ctx);
 8002c92:	f814 0b01 	ldrb.w	r0, [r4], #1
 8002c96:	4641      	mov	r1, r8
 8002c98:	47b8      	blx	r7
		if (rc < 0) {
 8002c9a:	2800      	cmp	r0, #0
 8002c9c:	daf2      	bge.n	8002c84 <outs+0xe>
}
 8002c9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002ca2 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_DISASSEMBLY, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
 8002ca2:	4770      	bx	lr

08002ca4 <st_stm32_common_config>:
#endif /* CONFIG_SOC_SERIES_STM32H7X || CONFIG_SOC_SERIES_STM32MP1X */

#endif /* CONFIG_USE_SEGGER_RTT */

	return 0;
}
 8002ca4:	2000      	movs	r0, #0
 8002ca6:	4770      	bx	lr

08002ca8 <z_arm_fatal_error>:
{

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
 8002ca8:	f000 bb48 	b.w	800333c <z_fatal_error>

08002cac <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
 8002cac:	4601      	mov	r1, r0
	z_fatal_error(reason, esf);
 8002cae:	6800      	ldr	r0, [r0, #0]
 8002cb0:	f000 bb44 	b.w	800333c <z_fatal_error>

08002cb4 <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
 8002cb4:	2100      	movs	r1, #0
 8002cb6:	2001      	movs	r0, #1
 8002cb8:	f7ff bff6 	b.w	8002ca8 <z_arm_fatal_error>

08002cbc <z_arm_nmi>:
 *
 * @return N/A
 */

void z_arm_nmi(void)
{
 8002cbc:	b508      	push	{r3, lr}
	handler();
 8002cbe:	f7fe f8e5 	bl	8000e8c <z_SysNmiOnReset>
	z_arm_int_exit();
}
 8002cc2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
 8002cc6:	f7fe b9b9 	b.w	800103c <z_arm_exc_exit>

08002cca <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
 8002cca:	4603      	mov	r3, r0
	size_t n = 0;
 8002ccc:	2000      	movs	r0, #0

	while (*s != '\0') {
 8002cce:	5c1a      	ldrb	r2, [r3, r0]
 8002cd0:	b902      	cbnz	r2, 8002cd4 <strlen+0xa>
		s++;
		n++;
	}

	return n;
}
 8002cd2:	4770      	bx	lr
		n++;
 8002cd4:	3001      	adds	r0, #1
 8002cd6:	e7fa      	b.n	8002cce <strlen+0x4>

08002cd8 <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
 8002cd8:	4603      	mov	r3, r0
	size_t n = 0;
 8002cda:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
 8002cdc:	5c1a      	ldrb	r2, [r3, r0]
 8002cde:	b10a      	cbz	r2, 8002ce4 <strnlen+0xc>
 8002ce0:	4288      	cmp	r0, r1
 8002ce2:	d100      	bne.n	8002ce6 <strnlen+0xe>
		s++;
		n++;
	}

	return n;
}
 8002ce4:	4770      	bx	lr
		n++;
 8002ce6:	3001      	adds	r0, #1
 8002ce8:	e7f8      	b.n	8002cdc <strnlen+0x4>

08002cea <strcmp>:
 * @return negative # if <s1> < <s2>, 0 if <s1> == <s2>, else positive #
 */

int strcmp(const char *s1, const char *s2)
{
	while ((*s1 == *s2) && (*s1 != '\0')) {
 8002cea:	1e43      	subs	r3, r0, #1
 8002cec:	3901      	subs	r1, #1
 8002cee:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 8002cf2:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8002cf6:	4282      	cmp	r2, r0
 8002cf8:	d101      	bne.n	8002cfe <strcmp+0x14>
 8002cfa:	2a00      	cmp	r2, #0
 8002cfc:	d1f7      	bne.n	8002cee <strcmp+0x4>
		s1++;
		s2++;
	}

	return *s1 - *s2;
}
 8002cfe:	1a10      	subs	r0, r2, r0
 8002d00:	4770      	bx	lr

08002d02 <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *ZRESTRICT d, const void *ZRESTRICT s, size_t n)
{
 8002d02:	b510      	push	{r4, lr}
 8002d04:	1e43      	subs	r3, r0, #1
 8002d06:	440a      	add	r2, r1
	}
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
 8002d08:	4291      	cmp	r1, r2
 8002d0a:	d100      	bne.n	8002d0e <memcpy+0xc>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
 8002d0c:	bd10      	pop	{r4, pc}
		*(d_byte++) = *(s_byte++);
 8002d0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002d12:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
 8002d16:	e7f7      	b.n	8002d08 <memcpy+0x6>

08002d18 <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
 8002d18:	b2c9      	uxtb	r1, r1
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
 8002d1a:	4402      	add	r2, r0
	unsigned char *d_byte = (unsigned char *)buf;
 8002d1c:	4603      	mov	r3, r0
	while (n > 0) {
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d100      	bne.n	8002d24 <memset+0xc>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
 8002d22:	4770      	bx	lr
		*(d_byte++) = c_byte;
 8002d24:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
 8002d28:	e7f9      	b.n	8002d1e <memset+0x6>

08002d2a <_stdout_hook_default>:
}
 8002d2a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002d2e:	4770      	bx	lr

08002d30 <stm32_exti_init>:
	defined(CONFIG_SOC_SERIES_STM32MP1X) || \
	defined(CONFIG_SOC_SERIES_STM32U5X) || \
	defined(CONFIG_SOC_SERIES_STM32WBX) || \
	defined(CONFIG_SOC_SERIES_STM32G4X) || \
	defined(CONFIG_SOC_SERIES_STM32WLX)
	IRQ_CONNECT(EXTI0_IRQn,
 8002d30:	2200      	movs	r2, #0
{
 8002d32:	b508      	push	{r3, lr}
	IRQ_CONNECT(EXTI0_IRQn,
 8002d34:	4611      	mov	r1, r2
 8002d36:	2006      	movs	r0, #6
 8002d38:	f7fe f890 	bl	8000e5c <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_EXTI0_IRQ_PRI,
		__stm32_exti_isr_0, DEVICE_DT_GET(EXTI_NODE),
		0);
	IRQ_CONNECT(EXTI1_IRQn,
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	4611      	mov	r1, r2
 8002d40:	2007      	movs	r0, #7
 8002d42:	f7fe f88b 	bl	8000e5c <z_arm_irq_priority_set>
	IRQ_CONNECT(EXTI2_TSC_IRQn,
		CONFIG_EXTI_STM32_EXTI2_IRQ_PRI,
		__stm32_exti_isr_2, DEVICE_DT_GET(EXTI_NODE),
		0);
#else
	IRQ_CONNECT(EXTI2_IRQn,
 8002d46:	2200      	movs	r2, #0
 8002d48:	4611      	mov	r1, r2
 8002d4a:	2008      	movs	r0, #8
 8002d4c:	f7fe f886 	bl	8000e5c <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_EXTI2_IRQ_PRI,
		__stm32_exti_isr_2, DEVICE_DT_GET(EXTI_NODE),
		0);
#endif /* CONFIG_SOC_SERIES_STM32F3X */
	IRQ_CONNECT(EXTI3_IRQn,
 8002d50:	2200      	movs	r2, #0
 8002d52:	4611      	mov	r1, r2
 8002d54:	2009      	movs	r0, #9
 8002d56:	f7fe f881 	bl	8000e5c <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_EXTI3_IRQ_PRI,
		__stm32_exti_isr_3, DEVICE_DT_GET(EXTI_NODE),
		0);
	IRQ_CONNECT(EXTI4_IRQn,
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	4611      	mov	r1, r2
 8002d5e:	200a      	movs	r0, #10
 8002d60:	f7fe f87c 	bl	8000e5c <z_arm_irq_priority_set>
		__stm32_exti_isr_4, DEVICE_DT_GET(EXTI_NODE),
		0);
#if !defined(CONFIG_SOC_SERIES_STM32MP1X) && \
	!defined(CONFIG_SOC_SERIES_STM32L5X) && \
	!defined(CONFIG_SOC_SERIES_STM32U5X)
	IRQ_CONNECT(EXTI9_5_IRQn,
 8002d64:	2200      	movs	r2, #0
 8002d66:	4611      	mov	r1, r2
 8002d68:	2017      	movs	r0, #23
 8002d6a:	f7fe f877 	bl	8000e5c <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_EXTI9_5_IRQ_PRI,
		__stm32_exti_isr_9_5, DEVICE_DT_GET(EXTI_NODE),
		0);
	IRQ_CONNECT(EXTI15_10_IRQn,
 8002d6e:	2200      	movs	r2, #0
 8002d70:	4611      	mov	r1, r2
 8002d72:	2028      	movs	r0, #40	; 0x28
 8002d74:	f7fe f872 	bl	8000e5c <z_arm_irq_priority_set>
#endif /* CONFIG_SOC_SERIES_STM32MP1X || CONFIG_SOC_SERIES_STM32L5X */

#if defined(CONFIG_SOC_SERIES_STM32F2X) || \
	defined(CONFIG_SOC_SERIES_STM32F4X) || \
	defined(CONFIG_SOC_SERIES_STM32F7X)
	IRQ_CONNECT(PVD_IRQn,
 8002d78:	2200      	movs	r2, #0
 8002d7a:	4611      	mov	r1, r2
 8002d7c:	2001      	movs	r0, #1
 8002d7e:	f7fe f86d 	bl	8000e5c <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_PVD_IRQ_PRI,
		__stm32_exti_isr_16, DEVICE_DT_GET(EXTI_NODE),
		0);
#if !defined(CONFIG_SOC_STM32F410RX)
	IRQ_CONNECT(OTG_FS_WKUP_IRQn,
 8002d82:	2200      	movs	r2, #0
 8002d84:	4611      	mov	r1, r2
 8002d86:	202a      	movs	r0, #42	; 0x2a
 8002d88:	f7fe f868 	bl	8000e5c <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_OTG_FS_WKUP_IRQ_PRI,
		__stm32_exti_isr_18, DEVICE_DT_GET(EXTI_NODE),
		0);
#endif
	IRQ_CONNECT(TAMP_STAMP_IRQn,
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	4611      	mov	r1, r2
 8002d90:	2002      	movs	r0, #2
 8002d92:	f7fe f863 	bl	8000e5c <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_TAMP_STAMP_IRQ_PRI,
		__stm32_exti_isr_21, DEVICE_DT_GET(EXTI_NODE),
		0);
	IRQ_CONNECT(RTC_WKUP_IRQn,
 8002d96:	2200      	movs	r2, #0
 8002d98:	4611      	mov	r1, r2
 8002d9a:	2003      	movs	r0, #3
 8002d9c:	f7fe f85e 	bl	8000e5c <z_arm_irq_priority_set>
}
 8002da0:	2000      	movs	r0, #0
 8002da2:	bd08      	pop	{r3, pc}

08002da4 <__stm32_exti_isr_22>:
	__stm32_exti_isr(22, 23, arg);
 8002da4:	6902      	ldr	r2, [r0, #16]
 8002da6:	2117      	movs	r1, #23
 8002da8:	2016      	movs	r0, #22
 8002daa:	f7fe bb4f 	b.w	800144c <__stm32_exti_isr.isra.0>

08002dae <__stm32_exti_isr_21>:
	__stm32_exti_isr(21, 22, arg);
 8002dae:	6902      	ldr	r2, [r0, #16]
 8002db0:	2116      	movs	r1, #22
 8002db2:	2015      	movs	r0, #21
 8002db4:	f7fe bb4a 	b.w	800144c <__stm32_exti_isr.isra.0>

08002db8 <__stm32_exti_isr_18>:
	__stm32_exti_isr(18, 19, arg);
 8002db8:	6902      	ldr	r2, [r0, #16]
 8002dba:	2113      	movs	r1, #19
 8002dbc:	2012      	movs	r0, #18
 8002dbe:	f7fe bb45 	b.w	800144c <__stm32_exti_isr.isra.0>

08002dc2 <__stm32_exti_isr_16>:
	__stm32_exti_isr(16, 17, arg);
 8002dc2:	6902      	ldr	r2, [r0, #16]
 8002dc4:	2111      	movs	r1, #17
 8002dc6:	2010      	movs	r0, #16
 8002dc8:	f7fe bb40 	b.w	800144c <__stm32_exti_isr.isra.0>

08002dcc <__stm32_exti_isr_15_10>:
	__stm32_exti_isr(10, 16, arg);
 8002dcc:	6902      	ldr	r2, [r0, #16]
 8002dce:	2110      	movs	r1, #16
 8002dd0:	200a      	movs	r0, #10
 8002dd2:	f7fe bb3b 	b.w	800144c <__stm32_exti_isr.isra.0>

08002dd6 <__stm32_exti_isr_9_5>:
	__stm32_exti_isr(5, 10, arg);
 8002dd6:	6902      	ldr	r2, [r0, #16]
 8002dd8:	210a      	movs	r1, #10
 8002dda:	2005      	movs	r0, #5
 8002ddc:	f7fe bb36 	b.w	800144c <__stm32_exti_isr.isra.0>

08002de0 <__stm32_exti_isr_4>:
	__stm32_exti_isr(4, 5, arg);
 8002de0:	6902      	ldr	r2, [r0, #16]
 8002de2:	2105      	movs	r1, #5
 8002de4:	2004      	movs	r0, #4
 8002de6:	f7fe bb31 	b.w	800144c <__stm32_exti_isr.isra.0>

08002dea <__stm32_exti_isr_3>:
	__stm32_exti_isr(3, 4, arg);
 8002dea:	6902      	ldr	r2, [r0, #16]
 8002dec:	2104      	movs	r1, #4
 8002dee:	2003      	movs	r0, #3
 8002df0:	f7fe bb2c 	b.w	800144c <__stm32_exti_isr.isra.0>

08002df4 <__stm32_exti_isr_2>:
	__stm32_exti_isr(2, 3, arg);
 8002df4:	6902      	ldr	r2, [r0, #16]
 8002df6:	2103      	movs	r1, #3
 8002df8:	2002      	movs	r0, #2
 8002dfa:	f7fe bb27 	b.w	800144c <__stm32_exti_isr.isra.0>

08002dfe <__stm32_exti_isr_1>:
	__stm32_exti_isr(1, 2, arg);
 8002dfe:	6902      	ldr	r2, [r0, #16]
 8002e00:	2102      	movs	r1, #2
 8002e02:	2001      	movs	r0, #1
 8002e04:	f7fe bb22 	b.w	800144c <__stm32_exti_isr.isra.0>

08002e08 <__stm32_exti_isr_0>:
	__stm32_exti_isr(0, 1, arg);
 8002e08:	6902      	ldr	r2, [r0, #16]
 8002e0a:	2101      	movs	r1, #1
 8002e0c:	2000      	movs	r0, #0
 8002e0e:	f7fe bb1d 	b.w	800144c <__stm32_exti_isr.isra.0>

08002e12 <config_pll_init>:
	pllinit->PLLN = STM32_PLL_N_MULTIPLIER;
 8002e12:	2360      	movs	r3, #96	; 0x60
 8002e14:	2204      	movs	r2, #4
 8002e16:	e9c0 2300 	strd	r2, r3, [r0]
	pllinit->PLLP = pllp(STM32_PLL_P_DIVISOR);
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	6083      	str	r3, [r0, #8]
}
 8002e1e:	4770      	bx	lr

08002e20 <LL_RCC_MSI_Disable>:
 * @brief Function kept for driver genericity
 */
void LL_RCC_MSI_Disable(void)
{
	/* Do nothing */
}
 8002e20:	4770      	bx	lr

08002e22 <gpio_stm32_port_get_raw>:
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 8002e22:	6843      	ldr	r3, [r0, #4]
 8002e24:	685b      	ldr	r3, [r3, #4]
  * @param  GPIOx GPIO Port
  * @retval Input data register value of port
  */
__STATIC_INLINE uint32_t LL_GPIO_ReadInputPort(GPIO_TypeDef *GPIOx)
{
  return (uint32_t)(READ_REG(GPIOx->IDR));
 8002e26:	691b      	ldr	r3, [r3, #16]
	*value = LL_GPIO_ReadInputPort(gpio);
 8002e28:	600b      	str	r3, [r1, #0]
}
 8002e2a:	2000      	movs	r0, #0
 8002e2c:	4770      	bx	lr

08002e2e <gpio_stm32_port_set_masked_raw>:
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 8002e2e:	6843      	ldr	r3, [r0, #4]
 8002e30:	685b      	ldr	r3, [r3, #4]
  * @param  GPIOx GPIO Port
  * @retval Output data register value of port
  */
__STATIC_INLINE uint32_t LL_GPIO_ReadOutputPort(GPIO_TypeDef *GPIOx)
{
  return (uint32_t)(READ_REG(GPIOx->ODR));
 8002e32:	6958      	ldr	r0, [r3, #20]
	LL_GPIO_WriteOutputPort(gpio, (port_value & ~mask) | (mask & value));
 8002e34:	4042      	eors	r2, r0
 8002e36:	400a      	ands	r2, r1
 8002e38:	4042      	eors	r2, r0
  WRITE_REG(GPIOx->ODR, PortValue);
 8002e3a:	615a      	str	r2, [r3, #20]
}
 8002e3c:	2000      	movs	r0, #0
 8002e3e:	4770      	bx	lr

08002e40 <gpio_stm32_port_set_bits_raw>:
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 8002e40:	6843      	ldr	r3, [r0, #4]
 8002e42:	685b      	ldr	r3, [r3, #4]
}
 8002e44:	2000      	movs	r0, #0
	WRITE_REG(gpio->BSRR, pins);
 8002e46:	6199      	str	r1, [r3, #24]
}
 8002e48:	4770      	bx	lr

08002e4a <gpio_stm32_port_clear_bits_raw>:
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 8002e4a:	6843      	ldr	r3, [r0, #4]
 8002e4c:	685b      	ldr	r3, [r3, #4]
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8002e4e:	0409      	lsls	r1, r1, #16
 8002e50:	6199      	str	r1, [r3, #24]
}
 8002e52:	2000      	movs	r0, #0
 8002e54:	4770      	bx	lr

08002e56 <gpio_stm32_port_toggle_bits>:
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 8002e56:	6843      	ldr	r3, [r0, #4]
 8002e58:	685a      	ldr	r2, [r3, #4]
	WRITE_REG(gpio->ODR, READ_REG(gpio->ODR) ^ pins);
 8002e5a:	6953      	ldr	r3, [r2, #20]
 8002e5c:	404b      	eors	r3, r1
 8002e5e:	6153      	str	r3, [r2, #20]
}
 8002e60:	2000      	movs	r0, #0
 8002e62:	4770      	bx	lr

08002e64 <gpio_stm32_manage_callback>:

static int gpio_stm32_manage_callback(const struct device *dev,
				      struct gpio_callback *callback,
				      bool set)
{
	struct gpio_stm32_data *data = dev->data;
 8002e64:	6903      	ldr	r3, [r0, #16]
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
 8002e66:	6898      	ldr	r0, [r3, #8]
{
 8002e68:	b530      	push	{r4, r5, lr}
					bool set)
{
	__ASSERT(callback, "No callback!");
	__ASSERT(callback->handler, "No callback handler!");

	if (!sys_slist_is_empty(callbacks)) {
 8002e6a:	b158      	cbz	r0, 8002e84 <gpio_stm32_manage_callback+0x20>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
 8002e6c:	2400      	movs	r4, #0
 8002e6e:	4281      	cmp	r1, r0
 8002e70:	d112      	bne.n	8002e98 <gpio_stm32_manage_callback+0x34>
	return node->next;
 8002e72:	6808      	ldr	r0, [r1, #0]
	return list->tail;
 8002e74:	68dd      	ldr	r5, [r3, #12]
Z_GENLIST_REMOVE(slist, snode)
 8002e76:	b954      	cbnz	r4, 8002e8e <gpio_stm32_manage_callback+0x2a>
 8002e78:	428d      	cmp	r5, r1
	list->head = node;
 8002e7a:	6098      	str	r0, [r3, #8]
Z_GENLIST_REMOVE(slist, snode)
 8002e7c:	d100      	bne.n	8002e80 <gpio_stm32_manage_callback+0x1c>
	list->tail = node;
 8002e7e:	60d8      	str	r0, [r3, #12]
	parent->next = child;
 8002e80:	2000      	movs	r0, #0
 8002e82:	6008      	str	r0, [r1, #0]
				return -EINVAL;
			}
		}
	}

	if (set) {
 8002e84:	b96a      	cbnz	r2, 8002ea2 <gpio_stm32_manage_callback+0x3e>
		sys_slist_prepend(callbacks, &callback->node);
	}

	return 0;
 8002e86:	2000      	movs	r0, #0

	return gpio_manage_callback(&data->cb, callback, set);
}
 8002e88:	bd30      	pop	{r4, r5, pc}
 8002e8a:	4628      	mov	r0, r5
 8002e8c:	e7ef      	b.n	8002e6e <gpio_stm32_manage_callback+0xa>
Z_GENLIST_REMOVE(slist, snode)
 8002e8e:	428d      	cmp	r5, r1
	parent->next = child;
 8002e90:	6020      	str	r0, [r4, #0]
	list->tail = node;
 8002e92:	bf08      	it	eq
 8002e94:	60dc      	streq	r4, [r3, #12]
}
 8002e96:	e7f3      	b.n	8002e80 <gpio_stm32_manage_callback+0x1c>
	return node->next;
 8002e98:	6805      	ldr	r5, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
 8002e9a:	4604      	mov	r4, r0
 8002e9c:	2d00      	cmp	r5, #0
 8002e9e:	d1f4      	bne.n	8002e8a <gpio_stm32_manage_callback+0x26>
			if (!set) {
 8002ea0:	b13a      	cbz	r2, 8002eb2 <gpio_stm32_manage_callback+0x4e>
Z_GENLIST_PREPEND(slist, snode)
 8002ea2:	68d8      	ldr	r0, [r3, #12]
	parent->next = child;
 8002ea4:	689a      	ldr	r2, [r3, #8]
 8002ea6:	600a      	str	r2, [r1, #0]
	list->head = node;
 8002ea8:	6099      	str	r1, [r3, #8]
Z_GENLIST_PREPEND(slist, snode)
 8002eaa:	2800      	cmp	r0, #0
 8002eac:	d1eb      	bne.n	8002e86 <gpio_stm32_manage_callback+0x22>
	list->tail = node;
 8002eae:	60d9      	str	r1, [r3, #12]
}
 8002eb0:	e7ea      	b.n	8002e88 <gpio_stm32_manage_callback+0x24>
				return -EINVAL;
 8002eb2:	f06f 0015 	mvn.w	r0, #21
	return gpio_manage_callback(&data->cb, callback, set);
 8002eb6:	e7e7      	b.n	8002e88 <gpio_stm32_manage_callback+0x24>

08002eb8 <gpio_stm32_isr>:
{
 8002eb8:	460b      	mov	r3, r1
 8002eba:	6889      	ldr	r1, [r1, #8]
 8002ebc:	b570      	push	{r4, r5, r6, lr}
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
 8002ebe:	b169      	cbz	r1, 8002edc <gpio_stm32_isr+0x24>
	gpio_fire_callbacks(&data->cb, data->dev, BIT(line));
 8002ec0:	2501      	movs	r5, #1
 8002ec2:	685e      	ldr	r6, [r3, #4]
	return node->next;
 8002ec4:	680c      	ldr	r4, [r1, #0]
 8002ec6:	4085      	lsls	r5, r0
		if (cb->pin_mask & pins) {
 8002ec8:	688a      	ldr	r2, [r1, #8]
 8002eca:	402a      	ands	r2, r5
 8002ecc:	d002      	beq.n	8002ed4 <gpio_stm32_isr+0x1c>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
 8002ece:	684b      	ldr	r3, [r1, #4]
 8002ed0:	4630      	mov	r0, r6
 8002ed2:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
 8002ed4:	b114      	cbz	r4, 8002edc <gpio_stm32_isr+0x24>
 8002ed6:	4621      	mov	r1, r4
 8002ed8:	6824      	ldr	r4, [r4, #0]
 8002eda:	e7f5      	b.n	8002ec8 <gpio_stm32_isr+0x10>
}
 8002edc:	bd70      	pop	{r4, r5, r6, pc}

08002ede <gpio_stm32_configure>:
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 8002ede:	6840      	ldr	r0, [r0, #4]
{
 8002ee0:	b5f0      	push	{r4, r5, r6, r7, lr}
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 8002ee2:	6844      	ldr	r4, [r0, #4]
	pinval = 1 << pin;
 8002ee4:	2001      	movs	r0, #1
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8002ee6:	6867      	ldr	r7, [r4, #4]
 8002ee8:	4088      	lsls	r0, r1
	LL_GPIO_SetPinOutputType(gpio, pin_ll, otype >> STM32_OTYPER_SHIFT);
 8002eea:	f3c2 1680 	ubfx	r6, r2, #6, #1
 8002eee:	ea27 0700 	bic.w	r7, r7, r0
 8002ef2:	408e      	lsls	r6, r1
 8002ef4:	433e      	orrs	r6, r7
 8002ef6:	6066      	str	r6, [r4, #4]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ef8:	fa90 f7a0 	rbit	r7, r0
  return __builtin_clz(value);
 8002efc:	fab7 f787 	clz	r7, r7
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8002f00:	f8d4 c008 	ldr.w	ip, [r4, #8]
 8002f04:	f04f 0e03 	mov.w	lr, #3
 8002f08:	007f      	lsls	r7, r7, #1
 8002f0a:	fa0e f707 	lsl.w	r7, lr, r7
 8002f0e:	ea2c 0c07 	bic.w	ip, ip, r7
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f12:	fa90 f7a0 	rbit	r7, r0
  return __builtin_clz(value);
 8002f16:	fab7 f787 	clz	r7, r7
	LL_GPIO_SetPinSpeed(gpio, pin_ll, ospeed >> STM32_OSPEEDR_SHIFT);
 8002f1a:	f3c2 16c1 	ubfx	r6, r2, #7, #2
 8002f1e:	007f      	lsls	r7, r7, #1
 8002f20:	40be      	lsls	r6, r7
 8002f22:	ea46 060c 	orr.w	r6, r6, ip
 8002f26:	60a6      	str	r6, [r4, #8]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f28:	fa90 f6a0 	rbit	r6, r0
  return __builtin_clz(value);
 8002f2c:	fab6 f686 	clz	r6, r6
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8002f30:	68e7      	ldr	r7, [r4, #12]
 8002f32:	0076      	lsls	r6, r6, #1
 8002f34:	fa0e f606 	lsl.w	r6, lr, r6
 8002f38:	ea27 0706 	bic.w	r7, r7, r6
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f3c:	fa90 f6a0 	rbit	r6, r0
  return __builtin_clz(value);
 8002f40:	fab6 f686 	clz	r6, r6
	mode = conf & (STM32_MODER_MASK << STM32_MODER_SHIFT);
 8002f44:	f002 0530 	and.w	r5, r2, #48	; 0x30
 8002f48:	0076      	lsls	r6, r6, #1
	LL_GPIO_SetPinPull(gpio, pin_ll, pupd >> STM32_PUPDR_SHIFT);
 8002f4a:	f3c2 2241 	ubfx	r2, r2, #9, #2
 8002f4e:	40b2      	lsls	r2, r6
 8002f50:	433a      	orrs	r2, r7
	if (mode == STM32_MODER_ALT_MODE) {
 8002f52:	2d20      	cmp	r5, #32
 8002f54:	60e2      	str	r2, [r4, #12]
 8002f56:	d115      	bne.n	8002f84 <gpio_stm32_configure+0xa6>
		if (pin < 8) {
 8002f58:	2907      	cmp	r1, #7
 8002f5a:	dc2b      	bgt.n	8002fb4 <gpio_stm32_configure+0xd6>
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f5c:	fa90 f2a0 	rbit	r2, r0
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8002f60:	6a21      	ldr	r1, [r4, #32]
  if (value == 0U)
 8002f62:	b32a      	cbz	r2, 8002fb0 <gpio_stm32_configure+0xd2>
  return __builtin_clz(value);
 8002f64:	fab2 f282 	clz	r2, r2
 8002f68:	0092      	lsls	r2, r2, #2
 8002f6a:	260f      	movs	r6, #15
 8002f6c:	fa06 f202 	lsl.w	r2, r6, r2
 8002f70:	ea21 0102 	bic.w	r1, r1, r2
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f74:	fa90 f2a0 	rbit	r2, r0
  return __builtin_clz(value);
 8002f78:	fab2 f282 	clz	r2, r2
 8002f7c:	0092      	lsls	r2, r2, #2
 8002f7e:	4093      	lsls	r3, r2
 8002f80:	430b      	orrs	r3, r1
 8002f82:	6223      	str	r3, [r4, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f84:	fa90 f3a0 	rbit	r3, r0
  return __builtin_clz(value);
 8002f88:	fab3 f383 	clz	r3, r3
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8002f8c:	6822      	ldr	r2, [r4, #0]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f8e:	fa90 f0a0 	rbit	r0, r0
 8002f92:	005b      	lsls	r3, r3, #1
 8002f94:	2103      	movs	r1, #3
  return __builtin_clz(value);
 8002f96:	fab0 f080 	clz	r0, r0
	LL_GPIO_SetPinMode(gpio, pin_ll, mode >> STM32_MODER_SHIFT);
 8002f9a:	092d      	lsrs	r5, r5, #4
 8002f9c:	fa01 f303 	lsl.w	r3, r1, r3
 8002fa0:	0040      	lsls	r0, r0, #1
 8002fa2:	ea22 0303 	bic.w	r3, r2, r3
 8002fa6:	fa05 f000 	lsl.w	r0, r5, r0
 8002faa:	4318      	orrs	r0, r3
 8002fac:	6020      	str	r0, [r4, #0]
}
 8002fae:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return 32U;
 8002fb0:	462a      	mov	r2, r5
 8002fb2:	e7d9      	b.n	8002f68 <gpio_stm32_configure+0x8a>
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8002fb4:	0a02      	lsrs	r2, r0, #8
 8002fb6:	6a66      	ldr	r6, [r4, #36]	; 0x24
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fb8:	fa92 f1a2 	rbit	r1, r2
  if (value == 0U)
 8002fbc:	b181      	cbz	r1, 8002fe0 <gpio_stm32_configure+0x102>
  return __builtin_clz(value);
 8002fbe:	fab1 f181 	clz	r1, r1
 8002fc2:	0089      	lsls	r1, r1, #2
 8002fc4:	270f      	movs	r7, #15
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fc6:	fa92 f2a2 	rbit	r2, r2
  return __builtin_clz(value);
 8002fca:	fab2 f282 	clz	r2, r2
 8002fce:	fa07 f101 	lsl.w	r1, r7, r1
 8002fd2:	0092      	lsls	r2, r2, #2
 8002fd4:	ea26 0101 	bic.w	r1, r6, r1
 8002fd8:	4093      	lsls	r3, r2
 8002fda:	430b      	orrs	r3, r1
 8002fdc:	6263      	str	r3, [r4, #36]	; 0x24
}
 8002fde:	e7d1      	b.n	8002f84 <gpio_stm32_configure+0xa6>
    return 32U;
 8002fe0:	4629      	mov	r1, r5
 8002fe2:	e7ee      	b.n	8002fc2 <gpio_stm32_configure+0xe4>

08002fe4 <gpio_stm32_config>:
{
 8002fe4:	b538      	push	{r3, r4, r5, lr}
 8002fe6:	460d      	mov	r5, r1
	if ((flags & GPIO_OUTPUT) != 0) {
 8002fe8:	0591      	lsls	r1, r2, #22
{
 8002fea:	4604      	mov	r4, r0
 8002fec:	4613      	mov	r3, r2
	if ((flags & GPIO_OUTPUT) != 0) {
 8002fee:	d519      	bpl.n	8003024 <gpio_stm32_config+0x40>
		if ((flags & GPIO_SINGLE_ENDED) != 0) {
 8002ff0:	079a      	lsls	r2, r3, #30
 8002ff2:	d510      	bpl.n	8003016 <gpio_stm32_config+0x32>
			if (flags & GPIO_LINE_OPEN_DRAIN) {
 8002ff4:	0758      	lsls	r0, r3, #29
 8002ff6:	d530      	bpl.n	800305a <gpio_stm32_config+0x76>
				*pincfg |= STM32_PINCFG_OPEN_DRAIN;
 8002ff8:	2250      	movs	r2, #80	; 0x50
		if ((flags & GPIO_PULL_UP) != 0) {
 8002ffa:	06d9      	lsls	r1, r3, #27
 8002ffc:	d50d      	bpl.n	800301a <gpio_stm32_config+0x36>
			*pincfg |= STM32_PINCFG_PULL_UP;
 8002ffe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
		if ((flags & GPIO_OUTPUT_INIT_HIGH) != 0) {
 8003002:	0519      	lsls	r1, r3, #20
 8003004:	d41e      	bmi.n	8003044 <gpio_stm32_config+0x60>
		} else if ((flags & GPIO_OUTPUT_INIT_LOW) != 0) {
 8003006:	0558      	lsls	r0, r3, #21
 8003008:	d515      	bpl.n	8003036 <gpio_stm32_config+0x52>
			gpio_stm32_port_clear_bits_raw(dev, BIT(pin));
 800300a:	2101      	movs	r1, #1
 800300c:	40a9      	lsls	r1, r5
 800300e:	4620      	mov	r0, r4
 8003010:	f7ff ff1b 	bl	8002e4a <gpio_stm32_port_clear_bits_raw>
 8003014:	e00f      	b.n	8003036 <gpio_stm32_config+0x52>
		*pincfg = STM32_PINCFG_MODE_OUTPUT;
 8003016:	2210      	movs	r2, #16
 8003018:	e7ef      	b.n	8002ffa <gpio_stm32_config+0x16>
		} else if ((flags & GPIO_PULL_DOWN) != 0) {
 800301a:	0698      	lsls	r0, r3, #26
 800301c:	d5f1      	bpl.n	8003002 <gpio_stm32_config+0x1e>
			*pincfg |= STM32_PINCFG_PULL_DOWN;
 800301e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
	if (err != 0) {
 8003022:	e7ee      	b.n	8003002 <gpio_stm32_config+0x1e>
	} else if  ((flags & GPIO_INPUT) != 0) {
 8003024:	05d1      	lsls	r1, r2, #23
 8003026:	d513      	bpl.n	8003050 <gpio_stm32_config+0x6c>
		if ((flags & GPIO_PULL_UP) != 0) {
 8003028:	06da      	lsls	r2, r3, #27
 800302a:	d413      	bmi.n	8003054 <gpio_stm32_config+0x70>
			*pincfg |= STM32_PINCFG_PULL_DOWN;
 800302c:	f013 0220 	ands.w	r2, r3, #32
 8003030:	bf18      	it	ne
 8003032:	f44f 6280 	movne.w	r2, #1024	; 0x400
	gpio_stm32_configure(dev, pin, pincfg, 0);
 8003036:	4620      	mov	r0, r4
 8003038:	2300      	movs	r3, #0
 800303a:	4629      	mov	r1, r5
 800303c:	f7ff ff4f 	bl	8002ede <gpio_stm32_configure>
 8003040:	2000      	movs	r0, #0
}
 8003042:	bd38      	pop	{r3, r4, r5, pc}
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 8003044:	6861      	ldr	r1, [r4, #4]
			gpio_stm32_port_set_bits_raw(dev, BIT(pin));
 8003046:	2301      	movs	r3, #1
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 8003048:	6849      	ldr	r1, [r1, #4]
			gpio_stm32_port_set_bits_raw(dev, BIT(pin));
 800304a:	40ab      	lsls	r3, r5
	WRITE_REG(gpio->BSRR, pins);
 800304c:	618b      	str	r3, [r1, #24]
	return 0;
 800304e:	e7f2      	b.n	8003036 <gpio_stm32_config+0x52>
		*pincfg = STM32_PINCFG_MODE_ANALOG;
 8003050:	2230      	movs	r2, #48	; 0x30
 8003052:	e7f0      	b.n	8003036 <gpio_stm32_config+0x52>
			*pincfg |= STM32_PINCFG_PULL_UP;
 8003054:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003058:	e7ed      	b.n	8003036 <gpio_stm32_config+0x52>
				return -ENOTSUP;
 800305a:	f06f 0085 	mvn.w	r0, #133	; 0x85
	return err;
 800305e:	e7f0      	b.n	8003042 <gpio_stm32_config+0x5e>

08003060 <gpio_stm32_init>:
 */
static int gpio_stm32_init(const struct device *dev)
{
	struct gpio_stm32_data *data = dev->data;

	data->dev = dev;
 8003060:	6902      	ldr	r2, [r0, #16]
#ifdef CONFIG_PM_DEVICE_RUNTIME
	pm_device_runtime_enable(dev);

	return 0;
#else
	return gpio_stm32_clock_request(dev, true);
 8003062:	2101      	movs	r1, #1
	data->dev = dev;
 8003064:	6050      	str	r0, [r2, #4]
	return gpio_stm32_clock_request(dev, true);
 8003066:	f7fe bc05 	b.w	8001874 <gpio_stm32_clock_request>

0800306a <LL_USART_ClearFlag_FE>:
{
 800306a:	b082      	sub	sp, #8
  tmpreg = USARTx->SR;
 800306c:	6803      	ldr	r3, [r0, #0]
 800306e:	9301      	str	r3, [sp, #4]
  (void) tmpreg;
 8003070:	9b01      	ldr	r3, [sp, #4]
  tmpreg = USARTx->DR;
 8003072:	6843      	ldr	r3, [r0, #4]
 8003074:	9301      	str	r3, [sp, #4]
  (void) tmpreg;
 8003076:	9b01      	ldr	r3, [sp, #4]
}
 8003078:	b002      	add	sp, #8
 800307a:	4770      	bx	lr

0800307c <uart_stm32_poll_in>:
{
 800307c:	b508      	push	{r3, lr}
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 800307e:	6843      	ldr	r3, [r0, #4]
 8003080:	6818      	ldr	r0, [r3, #0]
  return (READ_BIT(USARTx->SR, USART_SR_ORE) == (USART_SR_ORE));
 8003082:	6803      	ldr	r3, [r0, #0]
	if (LL_USART_IsActiveFlag_ORE(UartInstance)) {
 8003084:	071a      	lsls	r2, r3, #28
 8003086:	d501      	bpl.n	800308c <uart_stm32_poll_in+0x10>
		LL_USART_ClearFlag_ORE(UartInstance);
 8003088:	f7ff ffef 	bl	800306a <LL_USART_ClearFlag_FE>
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 800308c:	6803      	ldr	r3, [r0, #0]
	if (!LL_USART_IsActiveFlag_RXNE(UartInstance)) {
 800308e:	069b      	lsls	r3, r3, #26
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 8003090:	bf43      	ittte	mi
 8003092:	6843      	ldrmi	r3, [r0, #4]
 8003094:	700b      	strbmi	r3, [r1, #0]
	return 0;
 8003096:	2000      	movmi	r0, #0
		return -1;
 8003098:	f04f 30ff 	movpl.w	r0, #4294967295	; 0xffffffff
}
 800309c:	bd08      	pop	{r3, pc}

0800309e <uart_stm32_poll_out>:
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 800309e:	6843      	ldr	r3, [r0, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 80030a2:	681a      	ldr	r2, [r3, #0]
	while (!LL_USART_IsActiveFlag_TXE(UartInstance)) {
 80030a4:	0612      	lsls	r2, r2, #24
 80030a6:	d5fc      	bpl.n	80030a2 <uart_stm32_poll_out+0x4>
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
  USARTx->DR = Value;
 80030a8:	6059      	str	r1, [r3, #4]
}
 80030aa:	4770      	bx	lr

080030ac <uart_stm32_err_check>:
{
 80030ac:	b508      	push	{r3, lr}
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 80030ae:	6843      	ldr	r3, [r0, #4]
 80030b0:	6818      	ldr	r0, [r3, #0]
  return (READ_BIT(USARTx->SR, USART_SR_ORE) == (USART_SR_ORE));
 80030b2:	6802      	ldr	r2, [r0, #0]
  return (READ_BIT(USARTx->SR, USART_SR_PE) == (USART_SR_PE));
 80030b4:	6803      	ldr	r3, [r0, #0]
	if (LL_USART_IsActiveFlag_PE(UartInstance)) {
 80030b6:	07db      	lsls	r3, r3, #31
  return (READ_BIT(USARTx->SR, USART_SR_FE) == (USART_SR_FE));
 80030b8:	6803      	ldr	r3, [r0, #0]
	if (LL_USART_IsActiveFlag_ORE(UartInstance)) {
 80030ba:	f3c2 02c0 	ubfx	r2, r2, #3, #1
		err |= UART_ERROR_PARITY;
 80030be:	bf48      	it	mi
 80030c0:	f042 0202 	orrmi.w	r2, r2, #2
	if (LL_USART_IsActiveFlag_FE(UartInstance)) {
 80030c4:	0799      	lsls	r1, r3, #30
		err |= UART_ERROR_FRAMING;
 80030c6:	bf48      	it	mi
 80030c8:	f042 0204 	orrmi.w	r2, r2, #4
	if (err & UART_ERROR_OVERRUN) {
 80030cc:	07d3      	lsls	r3, r2, #31
 80030ce:	d501      	bpl.n	80030d4 <uart_stm32_err_check+0x28>
		LL_USART_ClearFlag_ORE(UartInstance);
 80030d0:	f7ff ffcb 	bl	800306a <LL_USART_ClearFlag_FE>
	if (err & UART_ERROR_PARITY) {
 80030d4:	0791      	lsls	r1, r2, #30
 80030d6:	d501      	bpl.n	80030dc <uart_stm32_err_check+0x30>
		LL_USART_ClearFlag_PE(UartInstance);
 80030d8:	f7ff ffc7 	bl	800306a <LL_USART_ClearFlag_FE>
	if (err & UART_ERROR_FRAMING) {
 80030dc:	0753      	lsls	r3, r2, #29
 80030de:	d501      	bpl.n	80030e4 <uart_stm32_err_check+0x38>
		LL_USART_ClearFlag_FE(UartInstance);
 80030e0:	f7ff ffc3 	bl	800306a <LL_USART_ClearFlag_FE>
	LL_USART_ClearFlag_NE(UartInstance);
 80030e4:	f7ff ffc1 	bl	800306a <LL_USART_ClearFlag_FE>
}
 80030e8:	4610      	mov	r0, r2
 80030ea:	bd08      	pop	{r3, pc}

080030ec <uart_stm32_fifo_fill>:
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 80030ec:	6843      	ldr	r3, [r0, #4]
{
 80030ee:	b530      	push	{r4, r5, lr}
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 80030f0:	681c      	ldr	r4, [r3, #0]
	while ((size - num_tx > 0) &&
 80030f2:	2300      	movs	r3, #0
 80030f4:	b2d8      	uxtb	r0, r3
 80030f6:	1a15      	subs	r5, r2, r0
 80030f8:	2d00      	cmp	r5, #0
 80030fa:	dd04      	ble.n	8003106 <uart_stm32_fifo_fill+0x1a>
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 80030fc:	6825      	ldr	r5, [r4, #0]
 80030fe:	062d      	lsls	r5, r5, #24
 8003100:	f103 0301 	add.w	r3, r3, #1
 8003104:	d400      	bmi.n	8003108 <uart_stm32_fifo_fill+0x1c>
}
 8003106:	bd30      	pop	{r4, r5, pc}
  USARTx->DR = Value;
 8003108:	5c08      	ldrb	r0, [r1, r0]
 800310a:	6060      	str	r0, [r4, #4]
}
 800310c:	e7f2      	b.n	80030f4 <uart_stm32_fifo_fill+0x8>

0800310e <uart_stm32_fifo_read>:
{
 800310e:	b538      	push	{r3, r4, r5, lr}
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8003110:	6843      	ldr	r3, [r0, #4]
 8003112:	681c      	ldr	r4, [r3, #0]
	while ((size - num_rx > 0) &&
 8003114:	2500      	movs	r5, #0
 8003116:	b2e8      	uxtb	r0, r5
 8003118:	1a13      	subs	r3, r2, r0
 800311a:	2b00      	cmp	r3, #0
 800311c:	dd02      	ble.n	8003124 <uart_stm32_fifo_read+0x16>
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 800311e:	6823      	ldr	r3, [r4, #0]
 8003120:	069b      	lsls	r3, r3, #26
 8003122:	d400      	bmi.n	8003126 <uart_stm32_fifo_read+0x18>
}
 8003124:	bd38      	pop	{r3, r4, r5, pc}
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 8003126:	6863      	ldr	r3, [r4, #4]
 8003128:	540b      	strb	r3, [r1, r0]
  return (READ_BIT(USARTx->SR, USART_SR_ORE) == (USART_SR_ORE));
 800312a:	6823      	ldr	r3, [r4, #0]
		if (LL_USART_IsActiveFlag_ORE(UartInstance)) {
 800312c:	0718      	lsls	r0, r3, #28
 800312e:	d502      	bpl.n	8003136 <uart_stm32_fifo_read+0x28>
			LL_USART_ClearFlag_ORE(UartInstance);
 8003130:	4620      	mov	r0, r4
 8003132:	f7ff ff9a 	bl	800306a <LL_USART_ClearFlag_FE>
 8003136:	3501      	adds	r5, #1
 8003138:	e7ed      	b.n	8003116 <uart_stm32_fifo_read+0x8>

0800313a <uart_stm32_irq_tx_enable>:
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 800313a:	6843      	ldr	r3, [r0, #4]
 800313c:	681a      	ldr	r2, [r3, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800313e:	f102 030c 	add.w	r3, r2, #12
 8003142:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TCIE);
 8003146:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800314a:	f102 000c 	add.w	r0, r2, #12
 800314e:	e840 3100 	strex	r1, r3, [r0]
 8003152:	2900      	cmp	r1, #0
 8003154:	d1f3      	bne.n	800313e <uart_stm32_irq_tx_enable+0x4>
}
 8003156:	4770      	bx	lr

08003158 <uart_stm32_irq_tx_disable>:
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8003158:	6843      	ldr	r3, [r0, #4]
 800315a:	681a      	ldr	r2, [r3, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800315c:	f102 030c 	add.w	r3, r2, #12
 8003160:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TCIE);
 8003164:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003168:	f102 000c 	add.w	r0, r2, #12
 800316c:	e840 3100 	strex	r1, r3, [r0]
 8003170:	2900      	cmp	r1, #0
 8003172:	d1f3      	bne.n	800315c <uart_stm32_irq_tx_disable+0x4>
}
 8003174:	4770      	bx	lr

08003176 <uart_stm32_irq_tx_ready>:
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8003176:	6843      	ldr	r3, [r0, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 800317a:	6818      	ldr	r0, [r3, #0]
	return LL_USART_IsActiveFlag_TXE(UartInstance) &&
 800317c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
  return (READ_BIT(USARTx->CR1, USART_CR1_TCIE) == (USART_CR1_TCIE));
 8003180:	bf1c      	itt	ne
 8003182:	68d8      	ldrne	r0, [r3, #12]
 8003184:	f3c0 1080 	ubfxne	r0, r0, #6, #1
}
 8003188:	4770      	bx	lr

0800318a <uart_stm32_irq_tx_complete>:
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 800318a:	6843      	ldr	r3, [r0, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
  return (READ_BIT(USARTx->SR, USART_SR_TC) == (USART_SR_TC));
 800318e:	6818      	ldr	r0, [r3, #0]
}
 8003190:	f3c0 1080 	ubfx	r0, r0, #6, #1
 8003194:	4770      	bx	lr

08003196 <uart_stm32_irq_rx_enable>:
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8003196:	6843      	ldr	r3, [r0, #4]
 8003198:	681a      	ldr	r2, [r3, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800319a:	f102 030c 	add.w	r3, r2, #12
 800319e:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 80031a2:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031a6:	f102 000c 	add.w	r0, r2, #12
 80031aa:	e840 3100 	strex	r1, r3, [r0]
 80031ae:	2900      	cmp	r1, #0
 80031b0:	d1f3      	bne.n	800319a <uart_stm32_irq_rx_enable+0x4>
}
 80031b2:	4770      	bx	lr

080031b4 <uart_stm32_irq_rx_disable>:
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 80031b4:	6843      	ldr	r3, [r0, #4]
 80031b6:	681a      	ldr	r2, [r3, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031b8:	f102 030c 	add.w	r3, r2, #12
 80031bc:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 80031c0:	f023 0320 	bic.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031c4:	f102 000c 	add.w	r0, r2, #12
 80031c8:	e840 3100 	strex	r1, r3, [r0]
 80031cc:	2900      	cmp	r1, #0
 80031ce:	d1f3      	bne.n	80031b8 <uart_stm32_irq_rx_disable+0x4>
}
 80031d0:	4770      	bx	lr

080031d2 <uart_stm32_irq_rx_ready>:
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 80031d2:	6843      	ldr	r3, [r0, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 80031d6:	6818      	ldr	r0, [r3, #0]
}
 80031d8:	f3c0 1040 	ubfx	r0, r0, #5, #1
 80031dc:	4770      	bx	lr

080031de <uart_stm32_irq_is_pending>:
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 80031de:	6843      	ldr	r3, [r0, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	681a      	ldr	r2, [r3, #0]
		 LL_USART_IsEnabledIT_RXNE(UartInstance)) ||
 80031e4:	0691      	lsls	r1, r2, #26
 80031e6:	d502      	bpl.n	80031ee <uart_stm32_irq_is_pending+0x10>
  return (READ_BIT(USARTx->CR1, USART_CR1_RXNEIE) == (USART_CR1_RXNEIE));
 80031e8:	68da      	ldr	r2, [r3, #12]
	return ((LL_USART_IsActiveFlag_RXNE(UartInstance) &&
 80031ea:	0692      	lsls	r2, r2, #26
 80031ec:	d407      	bmi.n	80031fe <uart_stm32_irq_is_pending+0x20>
  return (READ_BIT(USARTx->SR, USART_SR_TC) == (USART_SR_TC));
 80031ee:	6818      	ldr	r0, [r3, #0]
		 LL_USART_IsEnabledIT_RXNE(UartInstance)) ||
 80031f0:	f010 0040 	ands.w	r0, r0, #64	; 0x40
 80031f4:	d004      	beq.n	8003200 <uart_stm32_irq_is_pending+0x22>
  return (READ_BIT(USARTx->CR1, USART_CR1_TCIE) == (USART_CR1_TCIE));
 80031f6:	68d8      	ldr	r0, [r3, #12]
		(LL_USART_IsActiveFlag_TC(UartInstance) &&
 80031f8:	f3c0 1080 	ubfx	r0, r0, #6, #1
 80031fc:	4770      	bx	lr
		 LL_USART_IsEnabledIT_RXNE(UartInstance)) ||
 80031fe:	2001      	movs	r0, #1
}
 8003200:	4770      	bx	lr

08003202 <uart_stm32_irq_update>:
}
 8003202:	2001      	movs	r0, #1
 8003204:	4770      	bx	lr

08003206 <uart_stm32_irq_callback_set>:
	struct uart_stm32_data *data = DEV_DATA(dev);
 8003206:	6903      	ldr	r3, [r0, #16]
	data->user_data = cb_data;
 8003208:	e9c3 1202 	strd	r1, r2, [r3, #8]
}
 800320c:	4770      	bx	lr

0800320e <uart_stm32_isr>:
	struct uart_stm32_data *data = DEV_DATA(dev);
 800320e:	6902      	ldr	r2, [r0, #16]
	if (data->user_cb) {
 8003210:	6893      	ldr	r3, [r2, #8]
 8003212:	b10b      	cbz	r3, 8003218 <uart_stm32_isr+0xa>
		data->user_cb(dev, data->user_data);
 8003214:	68d1      	ldr	r1, [r2, #12]
 8003216:	4718      	bx	r3
}
 8003218:	4770      	bx	lr

0800321a <uart_stm32_irq_config_func_0>:
		    PRE_KERNEL_1, CONFIG_SERIAL_INIT_PRIORITY,		\
		    &uart_stm32_driver_api);				\
									\
STM32_UART_IRQ_HANDLER(index)

DT_INST_FOREACH_STATUS_OKAY(STM32_UART_INIT)
 800321a:	b508      	push	{r3, lr}
 800321c:	2200      	movs	r2, #0
 800321e:	2026      	movs	r0, #38	; 0x26
 8003220:	4611      	mov	r1, r2
 8003222:	f7fd fe1b 	bl	8000e5c <z_arm_irq_priority_set>
 8003226:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800322a:	2026      	movs	r0, #38	; 0x26
 800322c:	f7fd be06 	b.w	8000e3c <arch_irq_enable>

08003230 <uart_stm32_set_baudrate>:
{
 8003230:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	if (clock_control_get_rate(data->clock,
 8003232:	6903      	ldr	r3, [r0, #16]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8003234:	6847      	ldr	r7, [r0, #4]
	if (clock_control_get_rate(data->clock,
 8003236:	685e      	ldr	r6, [r3, #4]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8003238:	f857 4b0c 	ldr.w	r4, [r7], #12
{
 800323c:	460d      	mov	r5, r1
 800323e:	4630      	mov	r0, r6
 8003240:	f000 f866 	bl	8003310 <z_device_ready>
 8003244:	b308      	cbz	r0, 800328a <uart_stm32_set_baudrate+0x5a>
	}

	const struct clock_control_driver_api *api =
		(const struct clock_control_driver_api *)dev->api;

	if (api->get_rate == NULL) {
 8003246:	68b3      	ldr	r3, [r6, #8]
 8003248:	68db      	ldr	r3, [r3, #12]
 800324a:	b1f3      	cbz	r3, 800328a <uart_stm32_set_baudrate+0x5a>
		return -ENOSYS;
	}

	return api->get_rate(dev, sys, rate);
 800324c:	aa01      	add	r2, sp, #4
 800324e:	4639      	mov	r1, r7
 8003250:	4630      	mov	r0, r6
 8003252:	4798      	blx	r3
	if (clock_control_get_rate(data->clock,
 8003254:	2800      	cmp	r0, #0
 8003256:	db18      	blt.n	800328a <uart_stm32_set_baudrate+0x5a>
  MODIFY_REG(USARTx->CR1, USART_CR1_OVER8, OverSampling);
 8003258:	68e3      	ldr	r3, [r4, #12]
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 800325a:	9801      	ldr	r0, [sp, #4]
  MODIFY_REG(USARTx->CR1, USART_CR1_OVER8, OverSampling);
 800325c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8003260:	2119      	movs	r1, #25
  MODIFY_REG(USARTx->CR1, USART_CR1_OVER8, OverSampling);
 8003262:	60e3      	str	r3, [r4, #12]
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8003264:	00aa      	lsls	r2, r5, #2
 8003266:	0fab      	lsrs	r3, r5, #30
 8003268:	fba0 0101 	umull	r0, r1, r0, r1
 800326c:	f7fc ff94 	bl	8000198 <__aeabi_uldivmod>
 8003270:	2264      	movs	r2, #100	; 0x64
 8003272:	fbb0 f1f2 	udiv	r1, r0, r2
 8003276:	fb02 0311 	mls	r3, r2, r1, r0
 800327a:	011b      	lsls	r3, r3, #4
 800327c:	3332      	adds	r3, #50	; 0x32
 800327e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003282:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8003286:	b29b      	uxth	r3, r3
 8003288:	60a3      	str	r3, [r4, #8]
}
 800328a:	b003      	add	sp, #12
 800328c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800328e <uart_stm32_config_get>:
	cfg->baudrate = data->baud_rate;
 800328e:	6903      	ldr	r3, [r0, #16]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	600b      	str	r3, [r1, #0]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8003294:	6843      	ldr	r3, [r0, #4]
 8003296:	681a      	ldr	r2, [r3, #0]
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE));
 8003298:	68d3      	ldr	r3, [r2, #12]
 800329a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
	switch (parity) {
 800329e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032a2:	d029      	beq.n	80032f8 <uart_stm32_config_get+0x6a>
		return UART_CFG_PARITY_NONE;
 80032a4:	f5a3 6cc0 	sub.w	ip, r3, #1536	; 0x600
 80032a8:	f1dc 0300 	rsbs	r3, ip, #0
 80032ac:	eb43 030c 	adc.w	r3, r3, ip
	cfg->parity = uart_stm32_ll2cfg_parity(uart_stm32_get_parity(dev));
 80032b0:	710b      	strb	r3, [r1, #4]
  return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_STOP));
 80032b2:	6913      	ldr	r3, [r2, #16]
 80032b4:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
	switch (sb) {
 80032b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032bc:	d01e      	beq.n	80032fc <uart_stm32_config_get+0x6e>
 80032be:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80032c2:	d01d      	beq.n	8003300 <uart_stm32_config_get+0x72>
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	bf14      	ite	ne
 80032c8:	2303      	movne	r3, #3
 80032ca:	2301      	moveq	r3, #1
	cfg->stop_bits = uart_stm32_ll2cfg_stopbits(
 80032cc:	714b      	strb	r3, [r1, #5]
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_M));
 80032ce:	68d0      	ldr	r0, [r2, #12]
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE));
 80032d0:	68d3      	ldr	r3, [r2, #12]
	switch (db) {
 80032d2:	04c0      	lsls	r0, r0, #19
 80032d4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80032d8:	d514      	bpl.n	8003304 <uart_stm32_config_get+0x76>
			return UART_CFG_DATA_BITS_9;
 80032da:	2b00      	cmp	r3, #0
 80032dc:	bf14      	ite	ne
 80032de:	2303      	movne	r3, #3
 80032e0:	2304      	moveq	r3, #4
	cfg->data_bits = uart_stm32_ll2cfg_databits(
 80032e2:	718b      	strb	r3, [r1, #6]
  return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE));
 80032e4:	6953      	ldr	r3, [r2, #20]
 80032e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
	if (fc == LL_USART_HWCONTROL_RTS_CTS) {
 80032ea:	f5a3 7240 	sub.w	r2, r3, #768	; 0x300
 80032ee:	4253      	negs	r3, r2
 80032f0:	4153      	adcs	r3, r2
 80032f2:	71cb      	strb	r3, [r1, #7]
}
 80032f4:	2000      	movs	r0, #0
 80032f6:	4770      	bx	lr
	switch (parity) {
 80032f8:	2302      	movs	r3, #2
 80032fa:	e7d9      	b.n	80032b0 <uart_stm32_config_get+0x22>
		return UART_CFG_STOP_BITS_0_5;
 80032fc:	2300      	movs	r3, #0
 80032fe:	e7e5      	b.n	80032cc <uart_stm32_config_get+0x3e>
		return UART_CFG_STOP_BITS_1_5;
 8003300:	2302      	movs	r3, #2
 8003302:	e7e3      	b.n	80032cc <uart_stm32_config_get+0x3e>
			return UART_CFG_DATA_BITS_7;
 8003304:	2b00      	cmp	r3, #0
 8003306:	bf0c      	ite	eq
 8003308:	2303      	moveq	r3, #3
 800330a:	2302      	movne	r3, #2
 800330c:	e7e9      	b.n	80032e2 <uart_stm32_config_get+0x54>

0800330e <z_device_state_init>:
}
 800330e:	4770      	bx	lr

08003310 <z_device_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
 8003310:	b138      	cbz	r0, 8003322 <z_device_ready+0x12>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
 8003312:	68c3      	ldr	r3, [r0, #12]
 8003314:	8818      	ldrh	r0, [r3, #0]
 8003316:	f3c0 0008 	ubfx	r0, r0, #0, #9
 800331a:	f5a0 7380 	sub.w	r3, r0, #256	; 0x100
 800331e:	4258      	negs	r0, r3
 8003320:	4158      	adcs	r0, r3
}
 8003322:	4770      	bx	lr

08003324 <arch_system_halt>:
	__asm__ volatile(
 8003324:	f04f 0210 	mov.w	r2, #16
 8003328:	f3ef 8311 	mrs	r3, BASEPRI
 800332c:	f382 8812 	msr	BASEPRI_MAX, r2
 8003330:	f3bf 8f6f 	isb	sy
	/* TODO: What's the best way to totally halt the system if SMP
	 * is enabled?
	 */

	(void)arch_irq_lock();
	for (;;) {
 8003334:	e7fe      	b.n	8003334 <arch_system_halt+0x10>

08003336 <k_sys_fatal_error_handler>:
/* LCOV_EXCL_STOP */

/* LCOV_EXCL_START */
__weak void k_sys_fatal_error_handler(unsigned int reason,
				      const z_arch_esf_t *esf)
{
 8003336:	b508      	push	{r3, lr}
	ARG_UNUSED(esf);

	LOG_PANIC();
	LOG_ERR("Halting system");
	arch_system_halt(reason);
 8003338:	f7ff fff4 	bl	8003324 <arch_system_halt>

0800333c <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
 800333c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800333e:	4605      	mov	r5, r0
 8003340:	460e      	mov	r6, r1
 8003342:	f04f 0310 	mov.w	r3, #16
 8003346:	f3ef 8711 	mrs	r7, BASEPRI
 800334a:	f383 8812 	msr	BASEPRI_MAX, r3
 800334e:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
 8003352:	f7ff f9cd 	bl	80026f0 <z_impl_z_current_get>
	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
 8003356:	4631      	mov	r1, r6
 8003358:	4604      	mov	r4, r0
 800335a:	4628      	mov	r0, r5
 800335c:	f7ff ffeb 	bl	8003336 <k_sys_fatal_error_handler>
	__asm__ volatile(
 8003360:	f387 8811 	msr	BASEPRI, r7
 8003364:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
 8003368:	4620      	mov	r0, r4
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
 800336a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800336e:	f7fd bf8f 	b.w	8001290 <z_impl_k_thread_abort>

08003372 <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
 8003372:	b508      	push	{r3, lr}
	__asm__ volatile(
 8003374:	f04f 0210 	mov.w	r2, #16
 8003378:	f3ef 8311 	mrs	r3, BASEPRI
 800337c:	f382 8812 	msr	BASEPRI_MAX, r2
 8003380:	f3bf 8f6f 	isb	sy
 *
 * @return N/A
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
 8003384:	f7fd fd4c 	bl	8000e20 <arch_cpu_idle>
 8003388:	e7f4      	b.n	8003374 <idle+0x2>

0800338a <sys_dlist_remove>:
	sys_dnode_t *const next = node->next;
 800338a:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
 800338e:	6013      	str	r3, [r2, #0]
	next->prev = prev;
 8003390:	605a      	str	r2, [r3, #4]
	node->next = NULL;
 8003392:	2300      	movs	r3, #0
	node->prev = NULL;
 8003394:	e9c0 3300 	strd	r3, r3, [r0]
	sys_dnode_init(node);
}
 8003398:	4770      	bx	lr

0800339a <unpend_thread_no_timeout>:
{
 800339a:	b508      	push	{r3, lr}
	sys_dlist_remove(&thread->base.qnode_dlist);
 800339c:	f7ff fff5 	bl	800338a <sys_dlist_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
 80033a0:	7b43      	ldrb	r3, [r0, #13]
 80033a2:	f023 0302 	bic.w	r3, r3, #2
 80033a6:	7343      	strb	r3, [r0, #13]
	thread->base.pended_on = NULL;
 80033a8:	2300      	movs	r3, #0
 80033aa:	6083      	str	r3, [r0, #8]
}
 80033ac:	bd08      	pop	{r3, pc}

080033ae <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
 80033ae:	4603      	mov	r3, r0
 80033b0:	b920      	cbnz	r0, 80033bc <z_reschedule_irqlock+0xe>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80033b2:	f3ef 8205 	mrs	r2, IPSR
	if (resched(key)) {
 80033b6:	b90a      	cbnz	r2, 80033bc <z_reschedule_irqlock+0xe>
	ret = arch_swap(key);
 80033b8:	f7fd bd90 	b.w	8000edc <arch_swap>
	__asm__ volatile(
 80033bc:	f383 8811 	msr	BASEPRI, r3
 80033c0:	f3bf 8f6f 	isb	sy
}
 80033c4:	4770      	bx	lr

080033c6 <z_reschedule_unlocked>:
	__asm__ volatile(
 80033c6:	f04f 0310 	mov.w	r3, #16
 80033ca:	f3ef 8011 	mrs	r0, BASEPRI
 80033ce:	f383 8812 	msr	BASEPRI_MAX, r3
 80033d2:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
 80033d6:	f7ff bfea 	b.w	80033ae <z_reschedule_irqlock>

080033da <z_priq_dumb_best>:
{
 80033da:	4603      	mov	r3, r0
	return list->head == list;
 80033dc:	6800      	ldr	r0, [r0, #0]
}
 80033de:	4283      	cmp	r3, r0
 80033e0:	bf08      	it	eq
 80033e2:	2000      	moveq	r0, #0
 80033e4:	4770      	bx	lr

080033e6 <z_ready_thread>:
{
 80033e6:	b510      	push	{r4, lr}
 80033e8:	f04f 0310 	mov.w	r3, #16
 80033ec:	f3ef 8411 	mrs	r4, BASEPRI
 80033f0:	f383 8812 	msr	BASEPRI_MAX, r3
 80033f4:	f3bf 8f6f 	isb	sy
			ready_thread(thread);
 80033f8:	f7ff f814 	bl	8002424 <ready_thread>
	__asm__ volatile(
 80033fc:	f384 8811 	msr	BASEPRI, r4
 8003400:	f3bf 8f6f 	isb	sy
}
 8003404:	bd10      	pop	{r4, pc}

08003406 <z_thread_timeout>:
{
 8003406:	b510      	push	{r4, lr}
 8003408:	4601      	mov	r1, r0
	__asm__ volatile(
 800340a:	f04f 0310 	mov.w	r3, #16
 800340e:	f3ef 8411 	mrs	r4, BASEPRI
 8003412:	f383 8812 	msr	BASEPRI_MAX, r3
 8003416:	f3bf 8f6f 	isb	sy
		if (!killed) {
 800341a:	f810 3c0b 	ldrb.w	r3, [r0, #-11]
 800341e:	f013 0f28 	tst.w	r3, #40	; 0x28
 8003422:	d10d      	bne.n	8003440 <z_thread_timeout+0x3a>
			if (thread->base.pended_on != NULL) {
 8003424:	f851 3c10 	ldr.w	r3, [r1, #-16]
	struct k_thread *thread = CONTAINER_OF(timeout,
 8003428:	3818      	subs	r0, #24
			if (thread->base.pended_on != NULL) {
 800342a:	b10b      	cbz	r3, 8003430 <z_thread_timeout+0x2a>
				unpend_thread_no_timeout(thread);
 800342c:	f7ff ffb5 	bl	800339a <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
 8003430:	f811 3c0b 	ldrb.w	r3, [r1, #-11]
 8003434:	f023 0314 	bic.w	r3, r3, #20
 8003438:	f801 3c0b 	strb.w	r3, [r1, #-11]
			ready_thread(thread);
 800343c:	f7fe fff2 	bl	8002424 <ready_thread>
	__asm__ volatile(
 8003440:	f384 8811 	msr	BASEPRI, r4
 8003444:	f3bf 8f6f 	isb	sy
}
 8003448:	bd10      	pop	{r4, pc}

0800344a <z_abort_timeout>:
{
 800344a:	b510      	push	{r4, lr}
	__asm__ volatile(
 800344c:	f04f 0210 	mov.w	r2, #16
 8003450:	f3ef 8411 	mrs	r4, BASEPRI
 8003454:	f382 8812 	msr	BASEPRI_MAX, r2
 8003458:	f3bf 8f6f 	isb	sy
		if (sys_dnode_is_linked(&to->node)) {
 800345c:	6803      	ldr	r3, [r0, #0]
 800345e:	b13b      	cbz	r3, 8003470 <z_abort_timeout+0x26>
			remove_timeout(to);
 8003460:	f7ff f9ea 	bl	8002838 <remove_timeout>
			ret = 0;
 8003464:	2000      	movs	r0, #0
	__asm__ volatile(
 8003466:	f384 8811 	msr	BASEPRI, r4
 800346a:	f3bf 8f6f 	isb	sy
}
 800346e:	bd10      	pop	{r4, pc}
	int ret = -EINVAL;
 8003470:	f06f 0015 	mvn.w	r0, #21
 8003474:	e7f7      	b.n	8003466 <z_abort_timeout+0x1c>

08003476 <z_set_timeout_expiry>:
{
 8003476:	b570      	push	{r4, r5, r6, lr}
 8003478:	4604      	mov	r4, r0
 800347a:	460d      	mov	r5, r1
	__asm__ volatile(
 800347c:	f04f 0310 	mov.w	r3, #16
 8003480:	f3ef 8611 	mrs	r6, BASEPRI
 8003484:	f383 8812 	msr	BASEPRI_MAX, r3
 8003488:	f3bf 8f6f 	isb	sy
		int next_to = next_timeout();
 800348c:	f7ff f9ac 	bl	80027e8 <next_timeout>
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
 8003490:	2801      	cmp	r0, #1
 8003492:	dd05      	ble.n	80034a0 <z_set_timeout_expiry+0x2a>
 8003494:	42a0      	cmp	r0, r4
 8003496:	db03      	blt.n	80034a0 <z_set_timeout_expiry+0x2a>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
 8003498:	4629      	mov	r1, r5
 800349a:	4620      	mov	r0, r4
 800349c:	f7fe fbae 	bl	8001bfc <sys_clock_set_timeout>
	__asm__ volatile(
 80034a0:	f386 8811 	msr	BASEPRI, r6
 80034a4:	f3bf 8f6f 	isb	sy
}
 80034a8:	bd70      	pop	{r4, r5, r6, pc}

080034aa <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
 80034aa:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
 80034ac:	f7ff fab4 	bl	8002a18 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
 80034b0:	bd08      	pop	{r3, pc}
