{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666637270779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666637270779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 24 13:47:50 2022 " "Processing started: Mon Oct 24 13:47:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666637270779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666637270779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off zeroto59second -c zeroto59second " "Command: quartus_map --read_settings_files=on --write_settings_files=off zeroto59second -c zeroto59second" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666637270779 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666637271420 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666637271420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab08/onofftoggle/onofftoggle.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab08/onofftoggle/onofftoggle.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnOffToggle " "Found entity 1: OnOffToggle" {  } { { "../OnOffToggle/OnOffToggle.v" "" { Text "D:/MyCSE2441Labs/LAB08/OnOffToggle/OnOffToggle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666637277717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666637277717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab08/part01/onehzclock.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab08/part01/onehzclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneHzclock " "Found entity 1: oneHzclock" {  } { { "../Part01/oneHzclock.v" "" { Text "D:/MyCSE2441Labs/LAB08/Part01/oneHzclock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666637277717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666637277717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab08/binarytonine/binarytonine.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab08/binarytonine/binarytonine.v" { { "Info" "ISGN_ENTITY_NAME" "1 BinaryToNine " "Found entity 1: BinaryToNine" {  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "D:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666637277717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666637277717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab08/part02/onoffswitch.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab08/part02/onoffswitch.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnOffSwitch " "Found entity 1: OnOffSwitch" {  } { { "../Part02/OnOffSwitch.v" "" { Text "D:/MyCSE2441Labs/LAB08/Part02/OnOffSwitch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666637277717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666637277717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab08/part00/dividexn.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab08/part00/dividexn.v" { { "Info" "ISGN_ENTITY_NAME" "1 divideXN " "Found entity 1: divideXN" {  } { { "../Part00/divideXN.v" "" { Text "D:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666637277733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666637277733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroto59second.v 1 1 " "Found 1 design units, including 1 entities, in source file zeroto59second.v" { { "Info" "ISGN_ENTITY_NAME" "1 zeroto59second " "Found entity 1: zeroto59second" {  } { { "zeroto59second.v" "" { Text "D:/MyCSE2441Labs/LAB08/Part03/zeroto59second.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666637277748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666637277748 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "count oneHzclock.v(14) " "Verilog HDL Implicit Net warning at oneHzclock.v(14): created implicit net for \"count\"" {  } { { "../Part01/oneHzclock.v" "" { Text "D:/MyCSE2441Labs/LAB08/Part01/oneHzclock.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666637277748 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "zeroto59second " "Elaborating entity \"zeroto59second\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666637277826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnOffSwitch OnOffSwitch:OnOffSwitch_inst " "Elaborating entity \"OnOffSwitch\" for hierarchy \"OnOffSwitch:OnOffSwitch_inst\"" {  } { { "zeroto59second.v" "OnOffSwitch_inst" { Text "D:/MyCSE2441Labs/LAB08/Part03/zeroto59second.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666637277904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneHzclock OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst " "Elaborating entity \"oneHzclock\" for hierarchy \"OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\"" {  } { { "../Part02/OnOffSwitch.v" "oneHzclock_inst" { Text "D:/MyCSE2441Labs/LAB08/Part02/OnOffSwitch.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666637277904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideXN OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5 " "Elaborating entity \"divideXN\" for hierarchy \"OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\"" {  } { { "../Part01/oneHzclock.v" "div5" { Text "D:/MyCSE2441Labs/LAB08/Part01/oneHzclock.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666637277904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideXN OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10 " "Elaborating entity \"divideXN\" for hierarchy \"OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\"" {  } { { "../Part01/oneHzclock.v" "div10" { Text "D:/MyCSE2441Labs/LAB08/Part01/oneHzclock.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666637277904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideXN OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L " "Elaborating entity \"divideXN\" for hierarchy \"OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\"" {  } { { "../Part01/oneHzclock.v" "div1000L" { Text "D:/MyCSE2441Labs/LAB08/Part01/oneHzclock.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666637277904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnOffToggle OnOffSwitch:OnOffSwitch_inst\|OnOffToggle:OnOffToggle_inst " "Elaborating entity \"OnOffToggle\" for hierarchy \"OnOffSwitch:OnOffSwitch_inst\|OnOffToggle:OnOffToggle_inst\"" {  } { { "../Part02/OnOffSwitch.v" "OnOffToggle_inst" { Text "D:/MyCSE2441Labs/LAB08/Part02/OnOffSwitch.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666637277904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideXN divideXN:divideXN_inst1 " "Elaborating entity \"divideXN\" for hierarchy \"divideXN:divideXN_inst1\"" {  } { { "zeroto59second.v" "divideXN_inst1" { Text "D:/MyCSE2441Labs/LAB08/Part03/zeroto59second.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666637277920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideXN divideXN:divideXN_inst2 " "Elaborating entity \"divideXN\" for hierarchy \"divideXN:divideXN_inst2\"" {  } { { "zeroto59second.v" "divideXN_inst2" { Text "D:/MyCSE2441Labs/LAB08/Part03/zeroto59second.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666637277920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryToNine BinaryToNine:BinaryToNine_inst1 " "Elaborating entity \"BinaryToNine\" for hierarchy \"BinaryToNine:BinaryToNine_inst1\"" {  } { { "zeroto59second.v" "BinaryToNine_inst1" { Text "D:/MyCSE2441Labs/LAB08/Part03/zeroto59second.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666637277920 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "BinaryToNine.v(7) " "Verilog HDL Case Statement warning at BinaryToNine.v(7): incomplete case statement has no default case item" {  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "D:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1666637277920 "|zeroto59second|BinaryToNine:BinaryToNine_inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a BinaryToNine.v(6) " "Verilog HDL Always Construct warning at BinaryToNine.v(6): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "D:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666637277920 "|zeroto59second|BinaryToNine:BinaryToNine_inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b BinaryToNine.v(6) " "Verilog HDL Always Construct warning at BinaryToNine.v(6): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "D:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666637277920 "|zeroto59second|BinaryToNine:BinaryToNine_inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c BinaryToNine.v(6) " "Verilog HDL Always Construct warning at BinaryToNine.v(6): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "D:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666637277920 "|zeroto59second|BinaryToNine:BinaryToNine_inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d BinaryToNine.v(6) " "Verilog HDL Always Construct warning at BinaryToNine.v(6): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "D:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666637277920 "|zeroto59second|BinaryToNine:BinaryToNine_inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e BinaryToNine.v(6) " "Verilog HDL Always Construct warning at BinaryToNine.v(6): inferring latch(es) for variable \"e\", which holds its previous value in one or more paths through the always construct" {  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "D:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666637277920 "|zeroto59second|BinaryToNine:BinaryToNine_inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f BinaryToNine.v(6) " "Verilog HDL Always Construct warning at BinaryToNine.v(6): inferring latch(es) for variable \"f\", which holds its previous value in one or more paths through the always construct" {  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "D:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666637277920 "|zeroto59second|BinaryToNine:BinaryToNine_inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g BinaryToNine.v(6) " "Verilog HDL Always Construct warning at BinaryToNine.v(6): inferring latch(es) for variable \"g\", which holds its previous value in one or more paths through the always construct" {  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "D:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666637277920 "|zeroto59second|BinaryToNine:BinaryToNine_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g BinaryToNine.v(6) " "Inferred latch for \"g\" at BinaryToNine.v(6)" {  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "D:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666637277920 "|zeroto59second|BinaryToNine:BinaryToNine_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f BinaryToNine.v(6) " "Inferred latch for \"f\" at BinaryToNine.v(6)" {  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "D:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666637277920 "|zeroto59second|BinaryToNine:BinaryToNine_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e BinaryToNine.v(6) " "Inferred latch for \"e\" at BinaryToNine.v(6)" {  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "D:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666637277920 "|zeroto59second|BinaryToNine:BinaryToNine_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d BinaryToNine.v(6) " "Inferred latch for \"d\" at BinaryToNine.v(6)" {  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "D:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666637277936 "|zeroto59second|BinaryToNine:BinaryToNine_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c BinaryToNine.v(6) " "Inferred latch for \"c\" at BinaryToNine.v(6)" {  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "D:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666637277936 "|zeroto59second|BinaryToNine:BinaryToNine_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b BinaryToNine.v(6) " "Inferred latch for \"b\" at BinaryToNine.v(6)" {  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "D:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666637277936 "|zeroto59second|BinaryToNine:BinaryToNine_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a BinaryToNine.v(6) " "Inferred latch for \"a\" at BinaryToNine.v(6)" {  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "D:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666637277936 "|zeroto59second|BinaryToNine:BinaryToNine_inst1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1666637278639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BinaryToNine:BinaryToNine_inst1\|a " "Latch BinaryToNine:BinaryToNine_inst1\|a has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divideXN:divideXN_inst1\|COUNT\[1\] " "Ports D and ENA on the latch are fed by the same signal divideXN:divideXN_inst1\|COUNT\[1\]" {  } { { "../Part00/divideXN.v" "" { Text "D:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666637278685 ""}  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "D:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666637278685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BinaryToNine:BinaryToNine_inst1\|b " "Latch BinaryToNine:BinaryToNine_inst1\|b has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divideXN:divideXN_inst1\|COUNT\[1\] " "Ports D and ENA on the latch are fed by the same signal divideXN:divideXN_inst1\|COUNT\[1\]" {  } { { "../Part00/divideXN.v" "" { Text "D:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666637278685 ""}  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "D:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666637278685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BinaryToNine:BinaryToNine_inst1\|c " "Latch BinaryToNine:BinaryToNine_inst1\|c has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divideXN:divideXN_inst1\|COUNT\[3\] " "Ports D and ENA on the latch are fed by the same signal divideXN:divideXN_inst1\|COUNT\[3\]" {  } { { "../Part00/divideXN.v" "" { Text "D:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666637278685 ""}  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "D:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666637278685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BinaryToNine:BinaryToNine_inst1\|d " "Latch BinaryToNine:BinaryToNine_inst1\|d has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divideXN:divideXN_inst1\|COUNT\[1\] " "Ports D and ENA on the latch are fed by the same signal divideXN:divideXN_inst1\|COUNT\[1\]" {  } { { "../Part00/divideXN.v" "" { Text "D:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666637278685 ""}  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "D:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666637278685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BinaryToNine:BinaryToNine_inst1\|e " "Latch BinaryToNine:BinaryToNine_inst1\|e has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divideXN:divideXN_inst1\|COUNT\[1\] " "Ports D and ENA on the latch are fed by the same signal divideXN:divideXN_inst1\|COUNT\[1\]" {  } { { "../Part00/divideXN.v" "" { Text "D:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666637278701 ""}  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "D:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666637278701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BinaryToNine:BinaryToNine_inst1\|f " "Latch BinaryToNine:BinaryToNine_inst1\|f has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divideXN:divideXN_inst1\|COUNT\[1\] " "Ports D and ENA on the latch are fed by the same signal divideXN:divideXN_inst1\|COUNT\[1\]" {  } { { "../Part00/divideXN.v" "" { Text "D:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666637278701 ""}  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "D:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666637278701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BinaryToNine:BinaryToNine_inst1\|g " "Latch BinaryToNine:BinaryToNine_inst1\|g has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divideXN:divideXN_inst1\|COUNT\[1\] " "Ports D and ENA on the latch are fed by the same signal divideXN:divideXN_inst1\|COUNT\[1\]" {  } { { "../Part00/divideXN.v" "" { Text "D:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666637278701 ""}  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "D:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666637278701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BinaryToNine:BinaryToNine_inst2\|a " "Latch BinaryToNine:BinaryToNine_inst2\|a has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divideXN:divideXN_inst2\|COUNT\[1\] " "Ports D and ENA on the latch are fed by the same signal divideXN:divideXN_inst2\|COUNT\[1\]" {  } { { "../Part00/divideXN.v" "" { Text "D:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666637278701 ""}  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "D:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666637278701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BinaryToNine:BinaryToNine_inst2\|b " "Latch BinaryToNine:BinaryToNine_inst2\|b has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divideXN:divideXN_inst2\|COUNT\[1\] " "Ports D and ENA on the latch are fed by the same signal divideXN:divideXN_inst2\|COUNT\[1\]" {  } { { "../Part00/divideXN.v" "" { Text "D:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666637278701 ""}  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "D:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666637278701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BinaryToNine:BinaryToNine_inst2\|c " "Latch BinaryToNine:BinaryToNine_inst2\|c has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divideXN:divideXN_inst2\|COUNT\[3\] " "Ports D and ENA on the latch are fed by the same signal divideXN:divideXN_inst2\|COUNT\[3\]" {  } { { "../Part00/divideXN.v" "" { Text "D:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666637278701 ""}  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "D:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666637278701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BinaryToNine:BinaryToNine_inst2\|d " "Latch BinaryToNine:BinaryToNine_inst2\|d has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divideXN:divideXN_inst2\|COUNT\[1\] " "Ports D and ENA on the latch are fed by the same signal divideXN:divideXN_inst2\|COUNT\[1\]" {  } { { "../Part00/divideXN.v" "" { Text "D:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666637278701 ""}  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "D:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666637278701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BinaryToNine:BinaryToNine_inst2\|e " "Latch BinaryToNine:BinaryToNine_inst2\|e has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divideXN:divideXN_inst2\|COUNT\[1\] " "Ports D and ENA on the latch are fed by the same signal divideXN:divideXN_inst2\|COUNT\[1\]" {  } { { "../Part00/divideXN.v" "" { Text "D:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666637278701 ""}  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "D:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666637278701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BinaryToNine:BinaryToNine_inst2\|f " "Latch BinaryToNine:BinaryToNine_inst2\|f has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divideXN:divideXN_inst2\|COUNT\[1\] " "Ports D and ENA on the latch are fed by the same signal divideXN:divideXN_inst2\|COUNT\[1\]" {  } { { "../Part00/divideXN.v" "" { Text "D:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666637278701 ""}  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "D:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666637278701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BinaryToNine:BinaryToNine_inst2\|g " "Latch BinaryToNine:BinaryToNine_inst2\|g has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divideXN:divideXN_inst2\|COUNT\[1\] " "Ports D and ENA on the latch are fed by the same signal divideXN:divideXN_inst2\|COUNT\[1\]" {  } { { "../Part00/divideXN.v" "" { Text "D:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666637278701 ""}  } { { "../BinaryToNine/BinaryToNine.v" "" { Text "D:/MyCSE2441Labs/LAB08/BinaryToNine/BinaryToNine.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666637278701 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666637278764 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666637279638 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666637279638 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666637280091 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666637280091 ""} { "Info" "ICUT_CUT_TM_LCELLS" "81 " "Implemented 81 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666637280091 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666637280091 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666637280310 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 24 13:48:00 2022 " "Processing ended: Mon Oct 24 13:48:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666637280310 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666637280310 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666637280310 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666637280310 ""}
