@inproceedings{fdip,
  author =       {Reinman, G. and others},
  title =        {Fetch Directed Instruction Prefetching},
  booktitle =    {MICRO},
  year =         1999,
  doi =          {10.1109/micro.1999.809439},
  isbn =         {076950437X}
}


@inproceedings{boomerang,
  author =       {Kumar, Rakesh and others},
  title =        {Boomerang: a Metadata-Free Architecture for Control
                  Flow Delivery},
  booktitle =    {HPCA},
  year =         2017,
  doi =          {10.1109/hpca.2017.53},
  isbn =         9781509049851
}

@inproceedings{shotgun,
author = {Kumar, Rakesh and others},
title = {Blasting through the Front-End Bottleneck with Shotgun},
year = {2018},
booktitle = {ASPLOS}
}

@inproceedings{tifs,
 author = {Ferdman, Michael and others},
 title = "{Temporal Instruction Fetch Streaming}",
 booktitle = {International Symposium on Microarchitecture},
 year = {2008}
} 

@inproceedings{pif,
 author = {Ferdman, Michael and others},
 title = "{Proactive Instruction Fetch}",
 booktitle = {International Symposium on Microarchitecture},
 year = {2011}
} 

@inproceedings{shift,
 author = {Kaynak, Cansu and others},
 title = "{SHIFT: Shared History Instruction Fetch for Lean-core Server Processors}",
 booktitle = {International Symposium on Microarchitecture},
 year = {2013}
} 

@inproceedings{ipc1,
 year = {https://research.ece.ncsu.edu/ipc/},
} 

@inproceedings{champsim,
 year = {https://github.com/ChampSim/ChampSim},
} 

@inproceedings{rebase_old,
  author={Y. {Ishii} and others},
  booktitle={IEEE Computer Architecture Letters}, 
  title={Rebasing Instruction Prefetching: An Industry Perspective}, 
  year={2020},
  doi={10.1109/LCA.2020.3035068}}
  
  @inproceedings{zen2,
  author={D. {Suggs} and others},
  booktitle={IEEE Micro}, 
  title={The {AMD} “Zen 2” Processor}, 
  year={2020},
  doi={10.1109/MM.2020.2974217}}
  
  @inproceedings{neoverse,
  author={A. {Pellegrini} and others},
  booktitle={IEEE Micro}, 
  title={The Arm Neoverse N1 Platform: Building Blocks for the Next-Gen Cloud-to-Edge Infrastructure SoC}, 
  year={2020},
  doi={10.1109/MM.2020.2972222}}

@inproceedings{exynos,
author = {Grayson, Brian and others},
title = {Evolution of the Samsung Exynos CPU Microarchitecture},
isbn = {9781728146614},
doi = {10.1109/ISCA45697.2020.00015},
booktitle = {ISCA},
year = {2020},
numpages = {12},
keywords = {superscalar, microprocessor, prefetching, branch prediction},
location = {Virtual Event},
}

@INPROCEEDINGS{IBMz,
  author={J. {Bonanno} and others},
  booktitle={HPCA}, 
  title={Two level bulk preload branch prediction}, 
  year={2013},
  volume={},
  number={},
  doi={10.1109/HPCA.2013.6522308}
}

@inproceedings{IBMz15ISCA,
author = {Adiga, Narasimha and others},
title = {The {IBM} Zl5 High Frequency Mainframe Branch Predictor},
year = {2020},
booktitle = {Proceedings of the ACM/IEEE 47th Annual International Symposium on Computer Architecture},
series = {ISCA '20}
}

@inproceedings{IBMz15HotChips,
author = {Anthony Saporito},
title = {The {IBM} z15 processor chip set},
year = {2020},
booktitle = {Hot Chips}
}

@inproceedings{rebase,
  author    = {Yasuo Ishii and
               others},
  title     = {Re-establishing Fetch-Directed Instruction Prefetching: An Industry
               Perspective},
  booktitle = {{ISPASS} 2021.}
}