ieee ciparsim cach intersect properti assist rapid singl pass fifo cach simul techniqu mohammad shihabul haqu jorgen peddersen sri parameswaran school comput scienc engin univers south wale australia email mhaqu jorgenp sridevan abstract cach rate time analysi system perform predict decid best cach memori embed system meet tighter constraint singl pass simul allow design find number cach miss accur cach memori singl pass simul system reli heavili cach inclus properti allow rapid simul cach configur applic inclus properti discov applic lru replac polici base cach lru base cach rare implement real life circuit complex larger cach associ embed processor typic fifo replac polici cach full inclus properti exploit paper time introduc cach properti call intersect properti help reduc singl pass simul time manner inclus properti intersect properti defin condit met prove element exist larger cach avoid search time discuss three intersect properti cach fifo replac polici paper rapid singl pass applic scud dew byte byte byte byte byte byte product xtensa xtensa acm usa york codesign softwar hardwar workshop intern seventh proceed code strip trace cpus embed simul cach iter wolf acm usa york system comput model measur confer sigmetr acm proceed sigmetr analysi perform cach synthesi system codesign softwar hardwar confer intern acm ieee proceed isss code system embed configur cach optim find strategi simul fast susesim parameswaran janapsatya haqu engin telecommun informat social scienc comput institut icst belgium belgium brussel icst techniqu tool simul ferenc method simul driven trace effici baer wang press ieee con intern proceed simutool acceler gpu base simul cach zhiqiang xiaopeng han autom design pacif south asia confer proceed dac asp system embed simul cach fast exact ohtsuki yanagisawa togawa tojo novemb syst time real predict time design wilhelm thiel syst comput tran acm tree binomi general simul cach associ set abraham sugumar novemb 