<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: vectored vector invalid access tests
rc: 1 (means success: 0)
should_fail_because: bit selects are not permitted on vectored vector nets
tags: 6.9.2
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-6
top_module: 
type: parsing
mode: parsing
files: <a href="../../../tests/chapter-6/6.9.2--vector_vectored_inv.sv.html" target="file-frame">tests/chapter-6/6.9.2--vector_vectored_inv.sv</a>
time_elapsed: 0.004s
ram usage: 9640 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/tests/chapter-6 -e top <a href="../../../tests/chapter-6/6.9.2--vector_vectored_inv.sv.html" target="file-frame">tests/chapter-6/6.9.2--vector_vectored_inv.sv</a>

error: expected hierarchy item, found `logic` instead
  --&gt; <a href="../../../tests/chapter-6/6.9.2--vector_vectored_inv.sv.html#l-8" target="file-frame">tests/chapter-6/6.9.2--vector_vectored_inv.sv:8</a>:2-7:
   | 
   |     logic vectored [15:0] a = 0;
   |     ^^^^^                       


note: parsing as net declaration:


error: expected net type
  --&gt; <a href="../../../tests/chapter-6/6.9.2--vector_vectored_inv.sv.html#l-8" target="file-frame">tests/chapter-6/6.9.2--vector_vectored_inv.sv:8</a>:2-7:
   | 
   |     logic vectored [15:0] a = 0;
   |     ^^^^^                       


note: parsing as instantiation:


error: expected module name, but found logic instead
  --&gt; <a href="../../../tests/chapter-6/6.9.2--vector_vectored_inv.sv.html#l-8" target="file-frame">tests/chapter-6/6.9.2--vector_vectored_inv.sv:8</a>:2-7:
   | 
   |     logic vectored [15:0] a = 0;
   |     ^^^^^                       


note: parsing as variable declaration:


error: expected variable name before `vectored`
  --&gt; <a href="../../../tests/chapter-6/6.9.2--vector_vectored_inv.sv.html#l-8" target="file-frame">tests/chapter-6/6.9.2--vector_vectored_inv.sv:8</a>:8-16:
   | 
   |     logic vectored [15:0] a = 0;
   |           ^^^^^^^^              


</pre>
</body>