Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Jul  1 00:57:51 2020
| Host         : Laptop running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 52 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.369        0.000                      0                12858        0.124        0.000                      0                12858        4.020        0.000                       0                  6429  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.369        0.000                      0                12858        0.124        0.000                      0                12858        4.020        0.000                       0                  6429  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.810ns  (logic 1.400ns (15.890%)  route 7.410ns (84.110%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X63Y23         FDRE                                         r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=10, routed)          0.777     2.206    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ap_enable_reg_pp0_iter0_reg
    SLICE_X59Y24         LUT3 (Prop_lut3_I2_O)        0.124     2.330 f  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_7_reg_3034[31]_i_2/O
                         net (fo=115, routed)         1.005     3.334    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_7_reg_3034[31]_i_2_n_0
    SLICE_X62Y29         LUT2 (Prop_lut2_I1_O)        0.117     3.451 f  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_70/O
                         net (fo=72, routed)          0.832     4.283    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/m_filterArray_address01114_out
    SLICE_X63Y23         LUT4 (Prop_lut4_I3_O)        0.331     4.614 f  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_738/O
                         net (fo=49, routed)          1.897     6.511    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_738_n_0
    SLICE_X86Y28         LUT5 (Prop_lut5_I1_O)        0.124     6.635 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_482/O
                         net (fo=1, routed)           1.156     7.791    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_482_n_0
    SLICE_X79Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.915 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_164/O
                         net (fo=1, routed)           0.398     8.313    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_164_n_0
    SLICE_X77Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.437 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_29/O
                         net (fo=1, routed)           1.346     9.783    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/DIADI[4]
    RAMB18_X3Y4          RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.924    10.924    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ap_clk
    RAMB18_X3Y4          RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X3Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.737    10.152    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.152    
                         arrival time                          -9.783    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.979ns  (logic 1.768ns (19.691%)  route 7.211ns (80.309%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X63Y23         FDRE                                         r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=10, routed)          0.777     2.206    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ap_enable_reg_pp0_iter0_reg
    SLICE_X59Y24         LUT3 (Prop_lut3_I2_O)        0.124     2.330 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_7_reg_3034[31]_i_2/O
                         net (fo=115, routed)         0.903     3.233    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_7_reg_3034[31]_i_2_n_0
    SLICE_X57Y29         LUT2 (Prop_lut2_I1_O)        0.118     3.351 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/m_filterArray_load_113_reg_2752[15]_i_1/O
                         net (fo=59, routed)          1.360     4.711    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/m_filterArray_address0144_out
    SLICE_X53Y28         LUT6 (Prop_lut6_I2_O)        0.326     5.037 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1465/O
                         net (fo=1, routed)           0.151     5.188    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1465_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I2_O)        0.124     5.312 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1413/O
                         net (fo=1, routed)           0.803     6.114    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1413_n_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.238 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1335/O
                         net (fo=1, routed)           0.600     6.839    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1335_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I4_O)        0.124     6.963 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_671/O
                         net (fo=1, routed)           0.427     7.390    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_671_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.514 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_303/O
                         net (fo=1, routed)           0.686     8.200    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_303_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.324 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_74/O
                         net (fo=1, routed)           0.426     8.750    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_74_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.874 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_7/O
                         net (fo=1, routed)           1.078     9.952    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ADDRARDADDR[3]
    RAMB18_X3Y4          RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.924    10.924    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ap_clk
    RAMB18_X3Y4          RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X3Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    10.323    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.952    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.978ns  (logic 1.768ns (19.693%)  route 7.210ns (80.307%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.973     0.973    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ap_clk
    SLICE_X63Y24         FDRE                                         r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/int_ap_start_reg/Q
                         net (fo=14, routed)          0.895     2.324    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ap_start
    SLICE_X63Y30         LUT3 (Prop_lut3_I0_O)        0.124     2.448 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/m_filterArray_load_29_reg_2176[15]_i_2/O
                         net (fo=115, routed)         0.815     3.264    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/m_filterArray_load_29_reg_2176[15]_i_2_n_0
    SLICE_X66Y31         LUT2 (Prop_lut2_I1_O)        0.116     3.380 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/m_filterArray_load_15_reg_2057[15]_i_1/O
                         net (fo=40, routed)          1.195     4.575    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/m_filterArray_address019_out
    SLICE_X61Y30         LUT6 (Prop_lut6_I0_O)        0.328     4.903 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1472/O
                         net (fo=2, routed)           0.590     5.493    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1472_n_0
    SLICE_X64Y30         LUT6 (Prop_lut6_I5_O)        0.124     5.617 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1425/O
                         net (fo=1, routed)           0.674     6.291    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1425_n_0
    SLICE_X64Y30         LUT6 (Prop_lut6_I3_O)        0.124     6.415 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1343/O
                         net (fo=1, routed)           0.553     6.968    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1343_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.092 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_682/O
                         net (fo=1, routed)           0.574     7.666    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_682_n_0
    SLICE_X65Y25         LUT6 (Prop_lut6_I3_O)        0.124     7.790 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_308/O
                         net (fo=1, routed)           0.323     8.113    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_308_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.237 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_80/O
                         net (fo=1, routed)           0.670     8.907    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_80_n_0
    SLICE_X61Y19         LUT6 (Prop_lut6_I1_O)        0.124     9.031 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_8/O
                         net (fo=1, routed)           0.920     9.951    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ADDRARDADDR[2]
    RAMB18_X3Y4          RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.924    10.924    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ap_clk
    RAMB18_X3Y4          RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X3Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    10.323    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.951    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.974ns  (logic 1.775ns (19.779%)  route 7.199ns (80.221%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X63Y23         FDRE                                         r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=10, routed)          0.777     2.206    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ap_enable_reg_pp0_iter0_reg
    SLICE_X59Y24         LUT3 (Prop_lut3_I2_O)        0.124     2.330 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_7_reg_3034[31]_i_2/O
                         net (fo=115, routed)         1.054     3.384    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_7_reg_3034[31]_i_2_n_0
    SLICE_X53Y30         LUT2 (Prop_lut2_I1_O)        0.119     3.503 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_100_reg_2404[31]_i_1/O
                         net (fo=89, routed)          1.467     4.970    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ap_CS_fsm_reg[26][0]
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.332     5.302 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1474/O
                         net (fo=1, routed)           0.569     5.871    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1474_n_0
    SLICE_X54Y26         LUT6 (Prop_lut6_I3_O)        0.124     5.995 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1432/O
                         net (fo=1, routed)           0.441     6.436    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1432_n_0
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.124     6.560 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1361/O
                         net (fo=1, routed)           0.496     7.056    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1361_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I3_O)        0.124     7.180 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_698/O
                         net (fo=1, routed)           0.459     7.639    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_698_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I2_O)        0.124     7.763 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_320/O
                         net (fo=1, routed)           0.592     8.355    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_320_n_0
    SLICE_X57Y20         LUT6 (Prop_lut6_I2_O)        0.124     8.479 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_89/O
                         net (fo=1, routed)           0.691     9.170    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_89_n_0
    SLICE_X54Y19         LUT6 (Prop_lut6_I4_O)        0.124     9.294 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_9/O
                         net (fo=1, routed)           0.653     9.947    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ADDRARDADDR[1]
    RAMB18_X3Y4          RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.924    10.924    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ap_clk
    RAMB18_X3Y4          RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X3Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    10.323    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.947    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.793ns  (logic 1.771ns (20.140%)  route 7.022ns (79.860%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X63Y23         FDRE                                         r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=10, routed)          0.777     2.206    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ap_enable_reg_pp0_iter0_reg
    SLICE_X59Y24         LUT3 (Prop_lut3_I2_O)        0.124     2.330 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_7_reg_3034[31]_i_2/O
                         net (fo=115, routed)         1.402     3.732    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_7_reg_3034[31]_i_2_n_0
    SLICE_X53Y27         LUT2 (Prop_lut2_I1_O)        0.120     3.852 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_112_reg_2282[31]_i_1/O
                         net (fo=89, routed)          1.371     5.223    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ap_CS_fsm_reg[20][0]
    SLICE_X63Y30         LUT6 (Prop_lut6_I2_O)        0.327     5.550 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1487/O
                         net (fo=1, routed)           0.433     5.983    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1487_n_0
    SLICE_X63Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.107 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1452/O
                         net (fo=1, routed)           0.447     6.554    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1452_n_0
    SLICE_X64Y29         LUT6 (Prop_lut6_I1_O)        0.124     6.678 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1382/O
                         net (fo=1, routed)           0.158     6.836    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1382_n_0
    SLICE_X64Y29         LUT6 (Prop_lut6_I2_O)        0.124     6.960 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_721/O
                         net (fo=1, routed)           0.466     7.427    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_721_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.124     7.551 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_358/O
                         net (fo=1, routed)           0.681     8.231    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_358_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.355 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_116/O
                         net (fo=1, routed)           0.501     8.856    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_116_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     8.980 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_15/O
                         net (fo=1, routed)           0.787     9.766    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ADDRBWRADDR[2]
    RAMB18_X3Y4          RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.924    10.924    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ap_clk
    RAMB18_X3Y4          RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X3Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    10.323    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.766    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.545ns  (logic 1.400ns (16.383%)  route 7.145ns (83.617%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X63Y23         FDRE                                         r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=10, routed)          0.777     2.206    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ap_enable_reg_pp0_iter0_reg
    SLICE_X59Y24         LUT3 (Prop_lut3_I2_O)        0.124     2.330 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_7_reg_3034[31]_i_2/O
                         net (fo=115, routed)         1.005     3.334    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_7_reg_3034[31]_i_2_n_0
    SLICE_X62Y29         LUT2 (Prop_lut2_I1_O)        0.117     3.451 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_70/O
                         net (fo=72, routed)          2.015     5.466    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/m_filterArray_address01114_out
    SLICE_X72Y2          LUT6 (Prop_lut6_I3_O)        0.331     5.797 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_874/O
                         net (fo=1, routed)           0.931     6.728    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_874_n_0
    SLICE_X74Y3          LUT5 (Prop_lut5_I0_O)        0.124     6.852 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_446/O
                         net (fo=1, routed)           1.150     8.002    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_446_n_0
    SLICE_X76Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.126 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_152/O
                         net (fo=1, routed)           0.623     8.750    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_152_n_0
    SLICE_X67Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.874 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_25/O
                         net (fo=1, routed)           0.645     9.518    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/DIADI[8]
    RAMB18_X3Y4          RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.924    10.924    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ap_clk
    RAMB18_X3Y4          RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X3Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[8])
                                                     -0.737    10.152    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.152    
                         arrival time                          -9.518    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.523ns  (logic 1.400ns (16.426%)  route 7.123ns (83.574%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X63Y23         FDRE                                         r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=10, routed)          0.777     2.206    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ap_enable_reg_pp0_iter0_reg
    SLICE_X59Y24         LUT3 (Prop_lut3_I2_O)        0.124     2.330 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_7_reg_3034[31]_i_2/O
                         net (fo=115, routed)         1.005     3.334    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_7_reg_3034[31]_i_2_n_0
    SLICE_X62Y29         LUT2 (Prop_lut2_I1_O)        0.117     3.451 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_70/O
                         net (fo=72, routed)          1.774     5.225    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/m_filterArray_address01114_out
    SLICE_X88Y22         LUT6 (Prop_lut6_I3_O)        0.331     5.556 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1072/O
                         net (fo=1, routed)           0.813     6.369    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_1072_n_0
    SLICE_X89Y22         LUT5 (Prop_lut5_I0_O)        0.124     6.493 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_543/O
                         net (fo=1, routed)           0.969     7.463    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_543_n_0
    SLICE_X82Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.587 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_188/O
                         net (fo=1, routed)           0.581     8.167    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_188_n_0
    SLICE_X78Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.291 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_36/O
                         net (fo=1, routed)           1.205     9.496    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/DIBDI[13]
    RAMB18_X3Y4          RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.924    10.924    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ap_clk
    RAMB18_X3Y4          RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X3Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.737    10.152    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.152    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.671ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.508ns  (logic 1.400ns (16.455%)  route 7.108ns (83.545%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X63Y23         FDRE                                         r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=10, routed)          0.777     2.206    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ap_enable_reg_pp0_iter0_reg
    SLICE_X59Y24         LUT3 (Prop_lut3_I2_O)        0.124     2.330 f  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_7_reg_3034[31]_i_2/O
                         net (fo=115, routed)         1.005     3.334    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_7_reg_3034[31]_i_2_n_0
    SLICE_X62Y29         LUT2 (Prop_lut2_I1_O)        0.117     3.451 f  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_70/O
                         net (fo=72, routed)          0.832     4.283    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/m_filterArray_address01114_out
    SLICE_X63Y23         LUT4 (Prop_lut4_I3_O)        0.331     4.614 f  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_738/O
                         net (fo=49, routed)          2.028     6.642    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_738_n_0
    SLICE_X70Y4          LUT5 (Prop_lut5_I1_O)        0.124     6.766 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_583/O
                         net (fo=1, routed)           0.808     7.574    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_583_n_0
    SLICE_X70Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.698 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_208/O
                         net (fo=1, routed)           0.747     8.446    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_208_n_0
    SLICE_X66Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.570 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_41/O
                         net (fo=1, routed)           0.911     9.481    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/DIBDI[8]
    RAMB18_X3Y4          RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.924    10.924    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ap_clk
    RAMB18_X3Y4          RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X3Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.737    10.152    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.152    
                         arrival time                          -9.481    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.506ns  (logic 1.400ns (16.459%)  route 7.106ns (83.541%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X63Y23         FDRE                                         r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=10, routed)          0.777     2.206    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ap_enable_reg_pp0_iter0_reg
    SLICE_X59Y24         LUT3 (Prop_lut3_I2_O)        0.124     2.330 f  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_7_reg_3034[31]_i_2/O
                         net (fo=115, routed)         1.005     3.334    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_7_reg_3034[31]_i_2_n_0
    SLICE_X62Y29         LUT2 (Prop_lut2_I1_O)        0.117     3.451 f  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_70/O
                         net (fo=72, routed)          0.832     4.283    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/m_filterArray_address01114_out
    SLICE_X63Y23         LUT4 (Prop_lut4_I3_O)        0.331     4.614 f  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_738/O
                         net (fo=49, routed)          1.830     6.444    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_738_n_0
    SLICE_X86Y23         LUT5 (Prop_lut5_I1_O)        0.124     6.568 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_527/O
                         net (fo=1, routed)           0.739     7.308    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_527_n_0
    SLICE_X80Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.432 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_179/O
                         net (fo=1, routed)           0.730     8.162    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_179_n_0
    SLICE_X78Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.286 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_34/O
                         net (fo=1, routed)           1.193     9.479    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/DIBDI[15]
    RAMB18_X3Y4          RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.924    10.924    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ap_clk
    RAMB18_X3Y4          RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X3Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.737    10.152    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.152    
                         arrival time                          -9.479    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.630ns  (logic 1.648ns (19.095%)  route 6.982ns (80.905%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X63Y23         FDRE                                         r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=10, routed)          0.777     2.206    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ap_enable_reg_pp0_iter0_reg
    SLICE_X59Y24         LUT3 (Prop_lut3_I2_O)        0.124     2.330 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_7_reg_3034[31]_i_2/O
                         net (fo=115, routed)         1.005     3.334    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_7_reg_3034[31]_i_2_n_0
    SLICE_X62Y29         LUT2 (Prop_lut2_I1_O)        0.117     3.451 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_70/O
                         net (fo=72, routed)          1.433     4.885    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/m_filterArray_address01114_out
    SLICE_X56Y22         LUT6 (Prop_lut6_I2_O)        0.331     5.216 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_733/O
                         net (fo=2, routed)           0.822     6.037    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_733_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.161 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_369/O
                         net (fo=3, routed)           0.502     6.664    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_369_n_0
    SLICE_X56Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.788 f  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_731/O
                         net (fo=1, routed)           0.596     7.383    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_731_n_0
    SLICE_X56Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.507 f  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_366/O
                         net (fo=1, routed)           0.606     8.113    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_366_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.237 f  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_123/O
                         net (fo=1, routed)           0.607     8.844    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_123_n_0
    SLICE_X57Y18         LUT6 (Prop_lut6_I3_O)        0.124     8.968 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_16/O
                         net (fo=1, routed)           0.635     9.603    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ADDRBWRADDR[1]
    RAMB18_X3Y4          RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.924    10.924    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ap_clk
    RAMB18_X3Y4          RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X3Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    10.323    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                  0.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/tmp_84_reg_3788_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/din0_buf1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X31Y24         FDRE                                         r  bd_0_i/hls_inst/U0/tmp_84_reg_3788_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/tmp_84_reg_3788_reg[20]/Q
                         net (fo=1, routed)           0.080     0.631    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/din0_buf1_reg[31]_0[20]
    SLICE_X30Y24         LUT6 (Prop_lut6_I5_O)        0.045     0.676 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/din0_buf1[20]_i_1/O
                         net (fo=1, routed)           0.000     0.676    bd_0_i/hls_inst/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/din0[20]
    SLICE_X30Y24         FDRE                                         r  bd_0_i/hls_inst/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/din0_buf1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.432     0.432    bd_0_i/hls_inst/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/ap_clk
    SLICE_X30Y24         FDRE                                         r  bd_0_i/hls_inst/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/din0_buf1_reg[20]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y24         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/din0_buf1_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/tmp_84_reg_3788_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/din0_buf1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X31Y24         FDRE                                         r  bd_0_i/hls_inst/U0/tmp_84_reg_3788_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/tmp_84_reg_3788_reg[14]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/din0_buf1_reg[31]_0[14]
    SLICE_X30Y24         LUT6 (Prop_lut6_I5_O)        0.045     0.683 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/din0_buf1[14]_i_1/O
                         net (fo=1, routed)           0.000     0.683    bd_0_i/hls_inst/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/din0[14]
    SLICE_X30Y24         FDRE                                         r  bd_0_i/hls_inst/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/din0_buf1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.432     0.432    bd_0_i/hls_inst/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/ap_clk
    SLICE_X30Y24         FDRE                                         r  bd_0_i/hls_inst/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/din0_buf1_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y24         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/din0_buf1_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/reg_806_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/din0_buf1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X37Y22         FDRE                                         r  bd_0_i/hls_inst/U0/reg_806_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/reg_806_reg[22]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/din0_buf1_reg[31][22]
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.045     0.683 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/din0_buf1[22]_i_1/O
                         net (fo=1, routed)           0.000     0.683    bd_0_i/hls_inst/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/din0[22]
    SLICE_X36Y22         FDRE                                         r  bd_0_i/hls_inst/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/din0_buf1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.432     0.432    bd_0_i/hls_inst/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/ap_clk
    SLICE_X36Y22         FDRE                                         r  bd_0_i/hls_inst/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/din0_buf1_reg[22]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y22         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/din0_buf1_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/reg_815_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/add_ln22_116_reg_3533_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.250ns (82.753%)  route 0.052ns (17.247%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X47Y59         FDRE                                         r  bd_0_i/hls_inst/U0/reg_815_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/reg_815_reg[19]/Q
                         net (fo=1, routed)           0.052     0.603    bd_0_i/hls_inst/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_117_reg_3548_reg[31][19]
    SLICE_X46Y59         LUT6 (Prop_lut6_I5_O)        0.045     0.648 r  bd_0_i/hls_inst/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_116_reg_3533[19]_i_2/O
                         net (fo=1, routed)           0.000     0.648    bd_0_i/hls_inst/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_116_reg_3533[19]_i_2_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.712 r  bd_0_i/hls_inst/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_116_reg_3533_reg[19]_i_1/O[3]
                         net (fo=6, routed)           0.000     0.712    bd_0_i/hls_inst/U0/grp_fu_855_p2[19]
    SLICE_X46Y59         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln22_116_reg_3533_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X46Y59         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln22_116_reg_3533_reg[19]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y59         FDRE (Hold_fdre_C_D)         0.130     0.562    bd_0_i/hls_inst/U0/add_ln22_116_reg_3533_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.562    
                         arrival time                           0.712    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/reg_815_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/add_ln22_116_reg_3533_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.251ns (82.267%)  route 0.054ns (17.733%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X47Y58         FDRE                                         r  bd_0_i/hls_inst/U0/reg_815_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/reg_815_reg[14]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_117_reg_3548_reg[31][14]
    SLICE_X46Y58         LUT6 (Prop_lut6_I5_O)        0.045     0.650 r  bd_0_i/hls_inst/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_116_reg_3533[15]_i_3/O
                         net (fo=1, routed)           0.000     0.650    bd_0_i/hls_inst/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_116_reg_3533[15]_i_3_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.715 r  bd_0_i/hls_inst/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_116_reg_3533_reg[15]_i_1/O[2]
                         net (fo=6, routed)           0.000     0.715    bd_0_i/hls_inst/U0/grp_fu_855_p2[14]
    SLICE_X46Y58         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln22_116_reg_3533_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X46Y58         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln22_116_reg_3533_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y58         FDRE (Hold_fdre_C_D)         0.130     0.562    bd_0_i/hls_inst/U0/add_ln22_116_reg_3533_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.562    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/tmp_4_78_reg_2592_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/add_ln22_74_reg_3338_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.256ns (82.024%)  route 0.056ns (17.976%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X55Y71         FDRE                                         r  bd_0_i/hls_inst/U0/tmp_4_78_reg_2592_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/tmp_4_78_reg_2592_reg[12]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_74_reg_3338_reg[31][12]
    SLICE_X54Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.652 r  bd_0_i/hls_inst/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_74_reg_3338[15]_i_5/O
                         net (fo=1, routed)           0.000     0.652    bd_0_i/hls_inst/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_74_reg_3338[15]_i_5_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.722 r  bd_0_i/hls_inst/U0/grp_p_hls_fptosi_float_i_fu_699/add_ln22_74_reg_3338_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.722    bd_0_i/hls_inst/U0/add_ln22_74_fu_1345_p2[12]
    SLICE_X54Y71         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln22_74_reg_3338_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X54Y71         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln22_74_reg_3338_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X54Y71         FDRE (Hold_fdre_C_D)         0.134     0.566    bd_0_i/hls_inst/U0/add_ln22_74_reg_3338_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.722    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/reg_806_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/din0_buf1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.493%)  route 0.098ns (34.507%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X40Y30         FDRE                                         r  bd_0_i/hls_inst/U0/reg_806_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/reg_806_reg[27]/Q
                         net (fo=1, routed)           0.098     0.649    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/din0_buf1_reg[31][27]
    SLICE_X43Y30         LUT6 (Prop_lut6_I4_O)        0.045     0.694 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/din0_buf1[27]_i_1/O
                         net (fo=1, routed)           0.000     0.694    bd_0_i/hls_inst/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/din0[27]
    SLICE_X43Y30         FDRE                                         r  bd_0_i/hls_inst/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/din0_buf1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.432     0.432    bd_0_i/hls_inst/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/ap_clk
    SLICE_X43Y30         FDRE                                         r  bd_0_i/hls_inst/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/din0_buf1_reg[27]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y30         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/din0_buf1_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.694    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/FIR16BitA_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/dout_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.410     0.410    bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/FIR16BitA_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/aclk
    SLICE_X38Y17         FDRE                                         r  bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/FIR16BitA_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/FIR16BitA_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[5]/Q
                         net (fo=2, routed)           0.099     0.673    bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/m_axis_result_tdata[5]
    SLICE_X37Y18         FDRE                                         r  bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/dout_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.432     0.432    bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/ap_clk
    SLICE_X37Y18         FDRE                                         r  bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/dout_r_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y18         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/dout_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/ap_CS_fsm_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X61Y26         FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[81]/Q
                         net (fo=35, routed)          0.116     0.668    bd_0_i/hls_inst/U0/ap_CS_fsm_pp0_stage81
    SLICE_X62Y26         FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X62Y26         FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[82]/C
                         clock pessimism              0.000     0.432    
    SLICE_X62Y26         FDRE (Hold_fdre_C_D)         0.063     0.495    bd_0_i/hls_inst/U0/ap_CS_fsm_reg[82]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/FIR16BitA_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/dout_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.830%)  route 0.101ns (38.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.410     0.410    bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/FIR16BitA_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/aclk
    SLICE_X38Y17         FDRE                                         r  bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/FIR16BitA_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/FIR16BitA_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[7]/Q
                         net (fo=2, routed)           0.101     0.675    bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/m_axis_result_tdata[7]
    SLICE_X37Y18         FDRE                                         r  bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/dout_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.432     0.432    bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/ap_clk
    SLICE_X37Y18         FDRE                                         r  bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/dout_r_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y18         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/dout_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y4   bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y4   bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         10.000      7.455      DSP48_X2Y8    bd_0_i/hls_inst/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/FIR16BitA_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/CLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y41  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/FSM_onehot_rstate_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y41  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/FSM_onehot_rstate_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X67Y36  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/FSM_onehot_wstate_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X66Y36  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/FSM_onehot_wstate_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X67Y36  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/FSM_onehot_wstate_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y3   bd_0_i/hls_inst/U0/m_filterArray_load_117_reg_3116_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y7   bd_0_i/hls_inst/U0/m_filterArray_load_117_reg_3116_reg[11]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y27  bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/FIR16BitA_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y27  bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/FIR16BitA_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y41  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/FSM_onehot_rstate_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y41  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/FSM_onehot_rstate_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y36  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/FSM_onehot_wstate_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y36  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/FSM_onehot_wstate_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y36  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/FSM_onehot_wstate_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y3   bd_0_i/hls_inst/U0/m_filterArray_load_117_reg_3116_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y7   bd_0_i/hls_inst/U0/m_filterArray_load_117_reg_3116_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y18  bd_0_i/hls_inst/U0/m_filterArray_load_117_reg_3116_reg[12]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y27  bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/FIR16BitA_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y27  bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/FIR16BitA_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y41  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/FSM_onehot_rstate_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y41  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/FSM_onehot_rstate_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y41  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/FSM_onehot_rstate_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y41  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/FSM_onehot_rstate_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y36  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/FSM_onehot_wstate_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y36  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/FSM_onehot_wstate_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y36  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/FSM_onehot_wstate_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y36  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/FSM_onehot_wstate_reg[2]/C



