\hypertarget{group___d_b_g_m_c_u___freeze___unfreeze}{}\section{Freeze Unfreeze Peripherals in Debug mode}
\label{group___d_b_g_m_c_u___freeze___unfreeze}\index{Freeze Unfreeze Peripherals in Debug mode@{Freeze Unfreeze Peripherals in Debug mode}}


Freeze/\+Unfreeze Peripherals in Debug mode Note\+: On devices S\+T\+M32\+F10xx8 and S\+T\+M32\+F10xxB, S\+T\+M32\+F101x\+C/\+D/E and S\+T\+M32\+F103x\+C/\+D/E, S\+T\+M32\+F101x\+F/G and S\+T\+M32\+F103x\+F/G S\+T\+M32\+F10xx4 and S\+T\+M32\+F10xx6 Debug registers D\+B\+G\+M\+C\+U\+\_\+\+I\+D\+C\+O\+DE and D\+B\+G\+M\+C\+U\+\_\+\+CR are accessible only in debug mode (not accessible by the user software in normal mode). Refer to errata sheet of these devices for more details.  


\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___d_b_g_m_c_u___freeze___unfreeze_ga4a466905a367266e7c23417248dc741d}\label{group___d_b_g_m_c_u___freeze___unfreeze_ga4a466905a367266e7c23417248dc741d}} 
\#define \hyperlink{group___d_b_g_m_c_u___freeze___unfreeze_ga4a466905a367266e7c23417248dc741d}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M2}()~S\+E\+T\+\_\+\+B\+IT(D\+B\+G\+M\+CU-\/$>$CR, D\+B\+G\+M\+C\+U\+\_\+\+C\+R\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M2\+\_\+\+S\+T\+OP)
\begin{DoxyCompactList}\small\item\em T\+I\+M2 Peripherals Debug mode. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___d_b_g_m_c_u___freeze___unfreeze_gafd40134436233985a840e1cd8eb6c4c3}\label{group___d_b_g_m_c_u___freeze___unfreeze_gafd40134436233985a840e1cd8eb6c4c3}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M2}()~C\+L\+E\+A\+R\+\_\+\+B\+IT(D\+B\+G\+M\+CU-\/$>$CR, D\+B\+G\+M\+C\+U\+\_\+\+C\+R\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M2\+\_\+\+S\+T\+OP)
\item 
\mbox{\Hypertarget{group___d_b_g_m_c_u___freeze___unfreeze_gaf2fe2b6d0a5e8df4ebb38020acf210d9}\label{group___d_b_g_m_c_u___freeze___unfreeze_gaf2fe2b6d0a5e8df4ebb38020acf210d9}} 
\#define \hyperlink{group___d_b_g_m_c_u___freeze___unfreeze_gaf2fe2b6d0a5e8df4ebb38020acf210d9}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M3}()~S\+E\+T\+\_\+\+B\+IT(D\+B\+G\+M\+CU-\/$>$CR, D\+B\+G\+M\+C\+U\+\_\+\+C\+R\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M3\+\_\+\+S\+T\+OP)
\begin{DoxyCompactList}\small\item\em T\+I\+M3 Peripherals Debug mode. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___d_b_g_m_c_u___freeze___unfreeze_ga5aecefa008a37ef7c6489a2e29415e69}\label{group___d_b_g_m_c_u___freeze___unfreeze_ga5aecefa008a37ef7c6489a2e29415e69}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+T\+I\+M3}()~C\+L\+E\+A\+R\+\_\+\+B\+IT(D\+B\+G\+M\+CU-\/$>$CR, D\+B\+G\+M\+C\+U\+\_\+\+C\+R\+\_\+\+D\+B\+G\+\_\+\+T\+I\+M3\+\_\+\+S\+T\+OP)
\item 
\mbox{\Hypertarget{group___d_b_g_m_c_u___freeze___unfreeze_ga81215154725c479c67fb1adac906fbd9}\label{group___d_b_g_m_c_u___freeze___unfreeze_ga81215154725c479c67fb1adac906fbd9}} 
\#define \hyperlink{group___d_b_g_m_c_u___freeze___unfreeze_ga81215154725c479c67fb1adac906fbd9}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+W\+W\+DG}()~S\+E\+T\+\_\+\+B\+IT(D\+B\+G\+M\+CU-\/$>$CR, D\+B\+G\+M\+C\+U\+\_\+\+C\+R\+\_\+\+D\+B\+G\+\_\+\+W\+W\+D\+G\+\_\+\+S\+T\+OP)
\begin{DoxyCompactList}\small\item\em W\+W\+DG Peripherals Debug mode. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___d_b_g_m_c_u___freeze___unfreeze_gaa14c8a2e8911976b8c8ce6ca278372a2}\label{group___d_b_g_m_c_u___freeze___unfreeze_gaa14c8a2e8911976b8c8ce6ca278372a2}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+W\+W\+DG}()~C\+L\+E\+A\+R\+\_\+\+B\+IT(D\+B\+G\+M\+CU-\/$>$CR, D\+B\+G\+M\+C\+U\+\_\+\+C\+R\+\_\+\+D\+B\+G\+\_\+\+W\+W\+D\+G\+\_\+\+S\+T\+OP)
\item 
\mbox{\Hypertarget{group___d_b_g_m_c_u___freeze___unfreeze_gabab7ab631ba58fb6246a9385e8af9d0d}\label{group___d_b_g_m_c_u___freeze___unfreeze_gabab7ab631ba58fb6246a9385e8af9d0d}} 
\#define \hyperlink{group___d_b_g_m_c_u___freeze___unfreeze_gabab7ab631ba58fb6246a9385e8af9d0d}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+I\+W\+DG}()~S\+E\+T\+\_\+\+B\+IT(D\+B\+G\+M\+CU-\/$>$CR, D\+B\+G\+M\+C\+U\+\_\+\+C\+R\+\_\+\+D\+B\+G\+\_\+\+I\+W\+D\+G\+\_\+\+S\+T\+OP)
\begin{DoxyCompactList}\small\item\em I\+W\+DG Peripherals Debug mode. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___d_b_g_m_c_u___freeze___unfreeze_gab29a88ef9c31cbe107c58b9ecc3bdf79}\label{group___d_b_g_m_c_u___freeze___unfreeze_gab29a88ef9c31cbe107c58b9ecc3bdf79}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+I\+W\+DG}()~C\+L\+E\+A\+R\+\_\+\+B\+IT(D\+B\+G\+M\+CU-\/$>$CR, D\+B\+G\+M\+C\+U\+\_\+\+C\+R\+\_\+\+D\+B\+G\+\_\+\+I\+W\+D\+G\+\_\+\+S\+T\+OP)
\item 
\mbox{\Hypertarget{group___d_b_g_m_c_u___freeze___unfreeze_ga6160f642dcff812be3a04c5b5c66e31d}\label{group___d_b_g_m_c_u___freeze___unfreeze_ga6160f642dcff812be3a04c5b5c66e31d}} 
\#define \hyperlink{group___d_b_g_m_c_u___freeze___unfreeze_ga6160f642dcff812be3a04c5b5c66e31d}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+F\+R\+E\+E\+Z\+E\+\_\+\+I2\+C1\+\_\+\+T\+I\+M\+E\+O\+UT}()~S\+E\+T\+\_\+\+B\+IT(D\+B\+G\+M\+CU-\/$>$CR, D\+B\+G\+M\+C\+U\+\_\+\+C\+R\+\_\+\+D\+B\+G\+\_\+\+I2\+C1\+\_\+\+S\+M\+B\+U\+S\+\_\+\+T\+I\+M\+E\+O\+UT)
\begin{DoxyCompactList}\small\item\em I2\+C1 Peripherals Debug mode. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___d_b_g_m_c_u___freeze___unfreeze_ga636083d6b6931b1cf35e7c39aebf0723}\label{group___d_b_g_m_c_u___freeze___unfreeze_ga636083d6b6931b1cf35e7c39aebf0723}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+U\+N\+F\+R\+E\+E\+Z\+E\+\_\+\+I2\+C1\+\_\+\+T\+I\+M\+E\+O\+UT}()~C\+L\+E\+A\+R\+\_\+\+B\+IT(D\+B\+G\+M\+CU-\/$>$CR, D\+B\+G\+M\+C\+U\+\_\+\+C\+R\+\_\+\+D\+B\+G\+\_\+\+I2\+C1\+\_\+\+S\+M\+B\+U\+S\+\_\+\+T\+I\+M\+E\+O\+UT)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Freeze/\+Unfreeze Peripherals in Debug mode Note\+: On devices S\+T\+M32\+F10xx8 and S\+T\+M32\+F10xxB, S\+T\+M32\+F101x\+C/\+D/E and S\+T\+M32\+F103x\+C/\+D/E, S\+T\+M32\+F101x\+F/G and S\+T\+M32\+F103x\+F/G S\+T\+M32\+F10xx4 and S\+T\+M32\+F10xx6 Debug registers D\+B\+G\+M\+C\+U\+\_\+\+I\+D\+C\+O\+DE and D\+B\+G\+M\+C\+U\+\_\+\+CR are accessible only in debug mode (not accessible by the user software in normal mode). Refer to errata sheet of these devices for more details. 

