<profile>

<section name = "Vitis HLS Report for 'load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2'" level="0">
<item name = "Date">Sun Sep  7 15:34:56 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">fmm_reduce_kernel</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-3</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.218 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">102402, 102402, 1.024 ms, 1.024 ms, 102401, 102401, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_50_1_VITIS_LOOP_52_2">102400, 102400, 2, 1, 1, 102400, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 150, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 54, -</column>
<column name="Register">-, -, 56, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln50_1_fu_90_p2">+, 0, 0, 24, 17, 1</column>
<column name="add_ln50_fu_102_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln52_1_fu_150_p2">+, 0, 0, 17, 17, 17</column>
<column name="add_ln52_fu_166_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln54_fu_160_p2">+, 0, 0, 17, 17, 17</column>
<column name="icmp_ln50_fu_84_p2">icmp, 0, 0, 24, 17, 16</column>
<column name="icmp_ln52_fu_108_p2">icmp, 0, 0, 16, 9, 9</column>
<column name="select_ln50_1_fu_122_p3">select, 0, 0, 9, 1, 9</column>
<column name="select_ln50_fu_114_p3">select, 0, 0, 9, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="c_fu_40">9, 2, 9, 18</column>
<column name="indvar_flatten_fu_48">9, 2, 17, 34</column>
<column name="r_fu_44">9, 2, 9, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln54_reg_215">17, 0, 17, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="c_fu_40">9, 0, 9, 0</column>
<column name="indvar_flatten_fu_48">17, 0, 17, 0</column>
<column name="r_fu_44">9, 0, 9, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2, return value</column>
<column name="M_e_address0">out, 17, ap_memory, M_e, array</column>
<column name="M_e_ce0">out, 1, ap_memory, M_e, array</column>
<column name="M_e_we0">out, 1, ap_memory, M_e, array</column>
<column name="M_e_d0">out, 32, ap_memory, M_e, array</column>
</table>
</item>
</section>
</profile>
