Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot archer_rv32i_single_cycle_tb_behav xil_defaultlib.archer_rv32i_single_cycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'imem_addr' [C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sim_1/new/other_archer_rv32_single_cycle_tb.v:23]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'dmem_addr' [C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sim_1/new/other_archer_rv32_single_cycle_tb.v:28]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 10 for port 'addr' [C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/archer_rv32i_single_cycle.v:136]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dataout' [C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/verilog/archer_rv32i_single_cycle.v:137]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 10 for port 'addr' [C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sim_1/new/other_archer_rv32_single_cycle_tb.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.lmb
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.fregfile
Compiling module xil_defaultlib.branch_cmp
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.sp_class
Compiling module xil_defaultlib.sp_add
Compiling module xil_defaultlib.sp_sub
Compiling module xil_defaultlib.sp_mul
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.archer_rv32i_single_cycle
Compiling module xil_defaultlib.sram
Compiling module xil_defaultlib.archer_rv32i_single_cycle_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot archer_rv32i_single_cycle_tb_behav
