

================================================================
== Vitis HLS Report for 'histogram'
================================================================
* Date:           Tue Mar 22 23:34:55 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        histogram_2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.117 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       27|       27|  0.270 us|  0.270 us|   28|   28|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                             |                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                  |               Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_histogram_Pipeline_VITIS_LOOP_7_1_fu_61  |histogram_Pipeline_VITIS_LOOP_7_1  |       23|       23|  0.230 us|  0.230 us|   23|   23|       no|
        +---------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     107|    202|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    115|    -|
|Register         |        -|    -|      42|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     149|    317|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |                   Instance                  |               Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |grp_histogram_Pipeline_VITIS_LOOP_7_1_fu_61  |histogram_Pipeline_VITIS_LOOP_7_1  |        0|   0|  107|  202|    0|
    +---------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |Total                                        |                                   |        0|   0|  107|  202|    0|
    +---------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  31|          6|    1|          6|
    |hist_address0  |  14|          3|    4|         12|
    |hist_ce0       |  14|          3|    1|          3|
    |hist_d0        |  14|          3|   32|         96|
    |hist_we0       |  14|          3|    1|          3|
    |in_r_address0  |  14|          3|    4|         12|
    |in_r_ce0       |  14|          3|    1|          3|
    +---------------+----+-----------+-----+-----------+
    |Total          | 115|         24|   44|        135|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                 |   5|   0|    5|          0|
    |grp_histogram_Pipeline_VITIS_LOOP_7_1_fu_61_ap_start_reg  |   1|   0|    1|          0|
    |old_1_loc_fu_30                                           |   4|   0|    4|          0|
    |old_reg_101                                               |  32|   0|   32|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     |  42|   0|   42|          0|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|     histogram|  return value|
|in_r_address0      |  out|    4|   ap_memory|          in_r|         array|
|in_r_ce0           |  out|    1|   ap_memory|          in_r|         array|
|in_r_q0            |   in|   32|   ap_memory|          in_r|         array|
|hist_address0      |  out|    4|   ap_memory|          hist|         array|
|hist_ce0           |  out|    1|   ap_memory|          hist|         array|
|hist_we0           |  out|    1|   ap_memory|          hist|         array|
|hist_d0            |  out|   32|   ap_memory|          hist|         array|
|hist_q0            |   in|   32|   ap_memory|          hist|         array|
+-------------------+-----+-----+------------+--------------+--------------+

