# compile verilog/system verilog design source files
sv xil_defaultlib  --include "F:/2025.2/Vivado/data/rsb/busdef" \
"../../../../testbench.sv" \
"../../../../alu_simple_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
