<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › char › agp › intel-agp.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>intel-agp.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Intel AGPGART routines.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/pagemap.h&gt;</span>
<span class="cp">#include &lt;linux/agp_backend.h&gt;</span>
<span class="cp">#include &lt;asm/smp.h&gt;</span>
<span class="cp">#include &quot;agp.h&quot;</span>
<span class="cp">#include &quot;intel-agp.h&quot;</span>

<span class="kt">int</span> <span class="n">intel_agp_enabled</span><span class="p">;</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">intel_agp_enabled</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">intel_fetch_size</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">temp</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">aper_size_info_16</span> <span class="o">*</span><span class="n">values</span><span class="p">;</span>

	<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_APSIZE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">temp</span><span class="p">);</span>
	<span class="n">values</span> <span class="o">=</span> <span class="n">A_SIZE_16</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">driver</span><span class="o">-&gt;</span><span class="n">aperture_sizes</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">driver</span><span class="o">-&gt;</span><span class="n">num_aperture_sizes</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">temp</span> <span class="o">==</span> <span class="n">values</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">size_value</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">previous_size</span> <span class="o">=</span> <span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">current_size</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span> <span class="p">(</span><span class="n">values</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>
			<span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">aperture_size_idx</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>
			<span class="k">return</span> <span class="n">values</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">size</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">__intel_8xx_fetch_size</span><span class="p">(</span><span class="n">u8</span> <span class="n">temp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">aper_size_info_8</span> <span class="o">*</span><span class="n">values</span><span class="p">;</span>

	<span class="n">values</span> <span class="o">=</span> <span class="n">A_SIZE_8</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">driver</span><span class="o">-&gt;</span><span class="n">aperture_sizes</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">driver</span><span class="o">-&gt;</span><span class="n">num_aperture_sizes</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">temp</span> <span class="o">==</span> <span class="n">values</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">size_value</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">previous_size</span> <span class="o">=</span>
				<span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">current_size</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span> <span class="p">(</span><span class="n">values</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>
			<span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">aperture_size_idx</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>
			<span class="k">return</span> <span class="n">values</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">size</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">intel_8xx_fetch_size</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">temp</span><span class="p">;</span>

	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_APSIZE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">temp</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">__intel_8xx_fetch_size</span><span class="p">(</span><span class="n">temp</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">intel_815_fetch_size</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">temp</span><span class="p">;</span>

	<span class="cm">/* Intel 815 chipsets have a _weird_ APSIZE register with only</span>
<span class="cm">	 * one non-reserved bit, so mask the others out ... */</span>
	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_APSIZE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">temp</span><span class="p">);</span>
	<span class="n">temp</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">__intel_8xx_fetch_size</span><span class="p">(</span><span class="n">temp</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intel_tlbflush</span><span class="p">(</span><span class="k">struct</span> <span class="n">agp_memory</span> <span class="o">*</span><span class="n">mem</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_AGPCTRL</span><span class="p">,</span> <span class="mh">0x2200</span><span class="p">);</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_AGPCTRL</span><span class="p">,</span> <span class="mh">0x2280</span><span class="p">);</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">void</span> <span class="nf">intel_8xx_tlbflush</span><span class="p">(</span><span class="k">struct</span> <span class="n">agp_memory</span> <span class="o">*</span><span class="n">mem</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">;</span>
	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_AGPCTRL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">temp</span><span class="p">);</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_AGPCTRL</span><span class="p">,</span> <span class="n">temp</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">));</span>
	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_AGPCTRL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">temp</span><span class="p">);</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_AGPCTRL</span><span class="p">,</span> <span class="n">temp</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">));</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">void</span> <span class="nf">intel_cleanup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">temp</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">aper_size_info_16</span> <span class="o">*</span><span class="n">previous_size</span><span class="p">;</span>

	<span class="n">previous_size</span> <span class="o">=</span> <span class="n">A_SIZE_16</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">previous_size</span><span class="p">);</span>
	<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_NBXCFG</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">temp</span><span class="p">);</span>
	<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_NBXCFG</span><span class="p">,</span> <span class="n">temp</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">));</span>
	<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_APSIZE</span><span class="p">,</span> <span class="n">previous_size</span><span class="o">-&gt;</span><span class="n">size_value</span><span class="p">);</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">void</span> <span class="nf">intel_8xx_cleanup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">temp</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">aper_size_info_8</span> <span class="o">*</span><span class="n">previous_size</span><span class="p">;</span>

	<span class="n">previous_size</span> <span class="o">=</span> <span class="n">A_SIZE_8</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">previous_size</span><span class="p">);</span>
	<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_NBXCFG</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">temp</span><span class="p">);</span>
	<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_NBXCFG</span><span class="p">,</span> <span class="n">temp</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">));</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_APSIZE</span><span class="p">,</span> <span class="n">previous_size</span><span class="o">-&gt;</span><span class="n">size_value</span><span class="p">);</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">int</span> <span class="nf">intel_configure</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">temp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">aper_size_info_16</span> <span class="o">*</span><span class="n">current_size</span><span class="p">;</span>

	<span class="n">current_size</span> <span class="o">=</span> <span class="n">A_SIZE_16</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">current_size</span><span class="p">);</span>

	<span class="cm">/* aperture size */</span>
	<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_APSIZE</span><span class="p">,</span> <span class="n">current_size</span><span class="o">-&gt;</span><span class="n">size_value</span><span class="p">);</span>

	<span class="cm">/* address to map to */</span>
	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">AGP_APBASE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">temp</span><span class="p">);</span>
	<span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">gart_bus_addr</span> <span class="o">=</span> <span class="p">(</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="n">PCI_BASE_ADDRESS_MEM_MASK</span><span class="p">);</span>

	<span class="cm">/* attbase - aperture base */</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_ATTBASE</span><span class="p">,</span> <span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">gatt_bus_addr</span><span class="p">);</span>

	<span class="cm">/* agpctrl */</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_AGPCTRL</span><span class="p">,</span> <span class="mh">0x2280</span><span class="p">);</span>

	<span class="cm">/* paccfg/nbxcfg */</span>
	<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_NBXCFG</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">temp2</span><span class="p">);</span>
	<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_NBXCFG</span><span class="p">,</span>
			<span class="p">(</span><span class="n">temp2</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">))</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">));</span>
	<span class="cm">/* clear any possible error conditions */</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_ERRSTS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">7</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">intel_815_configure</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">,</span> <span class="n">addr</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">temp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">aper_size_info_8</span> <span class="o">*</span><span class="n">current_size</span><span class="p">;</span>

	<span class="cm">/* attbase - aperture base */</span>
	<span class="cm">/* the Intel 815 chipset spec. says that bits 29-31 in the</span>
<span class="cm">	* ATTBASE register are reserved -&gt; try not to write them */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">gatt_bus_addr</span> <span class="o">&amp;</span> <span class="n">INTEL_815_ATTBASE_MASK</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_emerg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;gatt bus addr too high&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">current_size</span> <span class="o">=</span> <span class="n">A_SIZE_8</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">current_size</span><span class="p">);</span>

	<span class="cm">/* aperture size */</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_APSIZE</span><span class="p">,</span>
			<span class="n">current_size</span><span class="o">-&gt;</span><span class="n">size_value</span><span class="p">);</span>

	<span class="cm">/* address to map to */</span>
	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">AGP_APBASE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">temp</span><span class="p">);</span>
	<span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">gart_bus_addr</span> <span class="o">=</span> <span class="p">(</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="n">PCI_BASE_ADDRESS_MEM_MASK</span><span class="p">);</span>

	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_ATTBASE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">addr</span><span class="p">);</span>
	<span class="n">addr</span> <span class="o">&amp;=</span> <span class="n">INTEL_815_ATTBASE_MASK</span><span class="p">;</span>
	<span class="n">addr</span> <span class="o">|=</span> <span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">gatt_bus_addr</span><span class="p">;</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_ATTBASE</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>

	<span class="cm">/* agpctrl */</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_AGPCTRL</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">);</span>

	<span class="cm">/* apcont */</span>
	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_815_APCONT</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">temp2</span><span class="p">);</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_815_APCONT</span><span class="p">,</span> <span class="n">temp2</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">));</span>

	<span class="cm">/* clear any possible error conditions */</span>
	<span class="cm">/* Oddness : this chipset seems to have no ERRSTS register ! */</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intel_820_tlbflush</span><span class="p">(</span><span class="k">struct</span> <span class="n">agp_memory</span> <span class="o">*</span><span class="n">mem</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intel_820_cleanup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">temp</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">aper_size_info_8</span> <span class="o">*</span><span class="n">previous_size</span><span class="p">;</span>

	<span class="n">previous_size</span> <span class="o">=</span> <span class="n">A_SIZE_8</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">previous_size</span><span class="p">);</span>
	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_I820_RDCR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">temp</span><span class="p">);</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_I820_RDCR</span><span class="p">,</span>
			<span class="n">temp</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">));</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_APSIZE</span><span class="p">,</span>
			<span class="n">previous_size</span><span class="o">-&gt;</span><span class="n">size_value</span><span class="p">);</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">int</span> <span class="nf">intel_820_configure</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">temp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">aper_size_info_8</span> <span class="o">*</span><span class="n">current_size</span><span class="p">;</span>

	<span class="n">current_size</span> <span class="o">=</span> <span class="n">A_SIZE_8</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">current_size</span><span class="p">);</span>

	<span class="cm">/* aperture size */</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_APSIZE</span><span class="p">,</span> <span class="n">current_size</span><span class="o">-&gt;</span><span class="n">size_value</span><span class="p">);</span>

	<span class="cm">/* address to map to */</span>
	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">AGP_APBASE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">temp</span><span class="p">);</span>
	<span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">gart_bus_addr</span> <span class="o">=</span> <span class="p">(</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="n">PCI_BASE_ADDRESS_MEM_MASK</span><span class="p">);</span>

	<span class="cm">/* attbase - aperture base */</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_ATTBASE</span><span class="p">,</span> <span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">gatt_bus_addr</span><span class="p">);</span>

	<span class="cm">/* agpctrl */</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_AGPCTRL</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">);</span>

	<span class="cm">/* global enable aperture access */</span>
	<span class="cm">/* This flag is not accessed through MCHCFG register as in */</span>
	<span class="cm">/* i850 chipset. */</span>
	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_I820_RDCR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">temp2</span><span class="p">);</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_I820_RDCR</span><span class="p">,</span> <span class="n">temp2</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">));</span>
	<span class="cm">/* clear any possible AGP-related error conditions */</span>
	<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_I820_ERRSTS</span><span class="p">,</span> <span class="mh">0x001c</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">intel_840_configure</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">temp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">aper_size_info_8</span> <span class="o">*</span><span class="n">current_size</span><span class="p">;</span>

	<span class="n">current_size</span> <span class="o">=</span> <span class="n">A_SIZE_8</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">current_size</span><span class="p">);</span>

	<span class="cm">/* aperture size */</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_APSIZE</span><span class="p">,</span> <span class="n">current_size</span><span class="o">-&gt;</span><span class="n">size_value</span><span class="p">);</span>

	<span class="cm">/* address to map to */</span>
	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">AGP_APBASE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">temp</span><span class="p">);</span>
	<span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">gart_bus_addr</span> <span class="o">=</span> <span class="p">(</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="n">PCI_BASE_ADDRESS_MEM_MASK</span><span class="p">);</span>

	<span class="cm">/* attbase - aperture base */</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_ATTBASE</span><span class="p">,</span> <span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">gatt_bus_addr</span><span class="p">);</span>

	<span class="cm">/* agpctrl */</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_AGPCTRL</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">);</span>

	<span class="cm">/* mcgcfg */</span>
	<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_I840_MCHCFG</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">temp2</span><span class="p">);</span>
	<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_I840_MCHCFG</span><span class="p">,</span> <span class="n">temp2</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">));</span>
	<span class="cm">/* clear any possible error conditions */</span>
	<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_I840_ERRSTS</span><span class="p">,</span> <span class="mh">0xc000</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">intel_845_configure</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">temp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">aper_size_info_8</span> <span class="o">*</span><span class="n">current_size</span><span class="p">;</span>

	<span class="n">current_size</span> <span class="o">=</span> <span class="n">A_SIZE_8</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">current_size</span><span class="p">);</span>

	<span class="cm">/* aperture size */</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_APSIZE</span><span class="p">,</span> <span class="n">current_size</span><span class="o">-&gt;</span><span class="n">size_value</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">apbase_config</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">AGP_APBASE</span><span class="p">,</span>
				       <span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">apbase_config</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* address to map to */</span>
		<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">AGP_APBASE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">temp</span><span class="p">);</span>
		<span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">gart_bus_addr</span> <span class="o">=</span> <span class="p">(</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="n">PCI_BASE_ADDRESS_MEM_MASK</span><span class="p">);</span>
		<span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">apbase_config</span> <span class="o">=</span> <span class="n">temp</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* attbase - aperture base */</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_ATTBASE</span><span class="p">,</span> <span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">gatt_bus_addr</span><span class="p">);</span>

	<span class="cm">/* agpctrl */</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_AGPCTRL</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">);</span>

	<span class="cm">/* agpm */</span>
	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_I845_AGPM</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">temp2</span><span class="p">);</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_I845_AGPM</span><span class="p">,</span> <span class="n">temp2</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">));</span>
	<span class="cm">/* clear any possible error conditions */</span>
	<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_I845_ERRSTS</span><span class="p">,</span> <span class="mh">0x001c</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">intel_850_configure</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">temp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">aper_size_info_8</span> <span class="o">*</span><span class="n">current_size</span><span class="p">;</span>

	<span class="n">current_size</span> <span class="o">=</span> <span class="n">A_SIZE_8</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">current_size</span><span class="p">);</span>

	<span class="cm">/* aperture size */</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_APSIZE</span><span class="p">,</span> <span class="n">current_size</span><span class="o">-&gt;</span><span class="n">size_value</span><span class="p">);</span>

	<span class="cm">/* address to map to */</span>
	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">AGP_APBASE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">temp</span><span class="p">);</span>
	<span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">gart_bus_addr</span> <span class="o">=</span> <span class="p">(</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="n">PCI_BASE_ADDRESS_MEM_MASK</span><span class="p">);</span>

	<span class="cm">/* attbase - aperture base */</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_ATTBASE</span><span class="p">,</span> <span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">gatt_bus_addr</span><span class="p">);</span>

	<span class="cm">/* agpctrl */</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_AGPCTRL</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">);</span>

	<span class="cm">/* mcgcfg */</span>
	<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_I850_MCHCFG</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">temp2</span><span class="p">);</span>
	<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_I850_MCHCFG</span><span class="p">,</span> <span class="n">temp2</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">));</span>
	<span class="cm">/* clear any possible AGP-related error conditions */</span>
	<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_I850_ERRSTS</span><span class="p">,</span> <span class="mh">0x001c</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">intel_860_configure</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">temp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">aper_size_info_8</span> <span class="o">*</span><span class="n">current_size</span><span class="p">;</span>

	<span class="n">current_size</span> <span class="o">=</span> <span class="n">A_SIZE_8</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">current_size</span><span class="p">);</span>

	<span class="cm">/* aperture size */</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_APSIZE</span><span class="p">,</span> <span class="n">current_size</span><span class="o">-&gt;</span><span class="n">size_value</span><span class="p">);</span>

	<span class="cm">/* address to map to */</span>
	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">AGP_APBASE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">temp</span><span class="p">);</span>
	<span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">gart_bus_addr</span> <span class="o">=</span> <span class="p">(</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="n">PCI_BASE_ADDRESS_MEM_MASK</span><span class="p">);</span>

	<span class="cm">/* attbase - aperture base */</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_ATTBASE</span><span class="p">,</span> <span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">gatt_bus_addr</span><span class="p">);</span>

	<span class="cm">/* agpctrl */</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_AGPCTRL</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">);</span>

	<span class="cm">/* mcgcfg */</span>
	<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_I860_MCHCFG</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">temp2</span><span class="p">);</span>
	<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_I860_MCHCFG</span><span class="p">,</span> <span class="n">temp2</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">));</span>
	<span class="cm">/* clear any possible AGP-related error conditions */</span>
	<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_I860_ERRSTS</span><span class="p">,</span> <span class="mh">0xf700</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">intel_830mp_configure</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">temp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">aper_size_info_8</span> <span class="o">*</span><span class="n">current_size</span><span class="p">;</span>

	<span class="n">current_size</span> <span class="o">=</span> <span class="n">A_SIZE_8</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">current_size</span><span class="p">);</span>

	<span class="cm">/* aperture size */</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_APSIZE</span><span class="p">,</span> <span class="n">current_size</span><span class="o">-&gt;</span><span class="n">size_value</span><span class="p">);</span>

	<span class="cm">/* address to map to */</span>
	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">AGP_APBASE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">temp</span><span class="p">);</span>
	<span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">gart_bus_addr</span> <span class="o">=</span> <span class="p">(</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="n">PCI_BASE_ADDRESS_MEM_MASK</span><span class="p">);</span>

	<span class="cm">/* attbase - aperture base */</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_ATTBASE</span><span class="p">,</span> <span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">gatt_bus_addr</span><span class="p">);</span>

	<span class="cm">/* agpctrl */</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_AGPCTRL</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">);</span>

	<span class="cm">/* gmch */</span>
	<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_NBXCFG</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">temp2</span><span class="p">);</span>
	<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_NBXCFG</span><span class="p">,</span> <span class="n">temp2</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">));</span>
	<span class="cm">/* clear any possible AGP-related error conditions */</span>
	<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_I830_ERRSTS</span><span class="p">,</span> <span class="mh">0x1c</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">intel_7505_configure</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">temp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">aper_size_info_8</span> <span class="o">*</span><span class="n">current_size</span><span class="p">;</span>

	<span class="n">current_size</span> <span class="o">=</span> <span class="n">A_SIZE_8</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">current_size</span><span class="p">);</span>

	<span class="cm">/* aperture size */</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_APSIZE</span><span class="p">,</span> <span class="n">current_size</span><span class="o">-&gt;</span><span class="n">size_value</span><span class="p">);</span>

	<span class="cm">/* address to map to */</span>
	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">AGP_APBASE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">temp</span><span class="p">);</span>
	<span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">gart_bus_addr</span> <span class="o">=</span> <span class="p">(</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="n">PCI_BASE_ADDRESS_MEM_MASK</span><span class="p">);</span>

	<span class="cm">/* attbase - aperture base */</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_ATTBASE</span><span class="p">,</span> <span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">gatt_bus_addr</span><span class="p">);</span>

	<span class="cm">/* agpctrl */</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_AGPCTRL</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">);</span>

	<span class="cm">/* mchcfg */</span>
	<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_I7505_MCHCFG</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">temp2</span><span class="p">);</span>
	<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">INTEL_I7505_MCHCFG</span><span class="p">,</span> <span class="n">temp2</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">));</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Setup function */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">gatt_mask</span> <span class="n">intel_generic_masks</span><span class="p">[]</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="p">{.</span><span class="n">mask</span> <span class="o">=</span> <span class="mh">0x00000017</span><span class="p">,</span> <span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="mi">0</span><span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">aper_size_info_8</span> <span class="n">intel_815_sizes</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="p">{</span><span class="mi">64</span><span class="p">,</span> <span class="mi">16384</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">32</span><span class="p">,</span> <span class="mi">8192</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">8</span><span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">aper_size_info_8</span> <span class="n">intel_8xx_sizes</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="p">{</span><span class="mi">256</span><span class="p">,</span> <span class="mi">65536</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">128</span><span class="p">,</span> <span class="mi">32768</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">32</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">64</span><span class="p">,</span> <span class="mi">16384</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">48</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">32</span><span class="p">,</span> <span class="mi">8192</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">56</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">16</span><span class="p">,</span> <span class="mi">4096</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">60</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">8</span><span class="p">,</span> <span class="mi">2048</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">62</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">4</span><span class="p">,</span> <span class="mi">1024</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">63</span><span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">aper_size_info_16</span> <span class="n">intel_generic_sizes</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="p">{</span><span class="mi">256</span><span class="p">,</span> <span class="mi">65536</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">128</span><span class="p">,</span> <span class="mi">32768</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">32</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">64</span><span class="p">,</span> <span class="mi">16384</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">48</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">32</span><span class="p">,</span> <span class="mi">8192</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">56</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">16</span><span class="p">,</span> <span class="mi">4096</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">60</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">8</span><span class="p">,</span> <span class="mi">2048</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">62</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">4</span><span class="p">,</span> <span class="mi">1024</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">63</span><span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">aper_size_info_8</span> <span class="n">intel_830mp_sizes</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="p">{</span><span class="mi">256</span><span class="p">,</span> <span class="mi">65536</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">128</span><span class="p">,</span> <span class="mi">32768</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">32</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">64</span><span class="p">,</span> <span class="mi">16384</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">48</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">32</span><span class="p">,</span> <span class="mi">8192</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">56</span><span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">agp_bridge_driver</span> <span class="n">intel_generic_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">owner</span>			<span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">aperture_sizes</span>		<span class="o">=</span> <span class="n">intel_generic_sizes</span><span class="p">,</span>
	<span class="p">.</span><span class="n">size_type</span>		<span class="o">=</span> <span class="n">U16_APER_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_aperture_sizes</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">.</span><span class="n">needs_scratch_page</span>	<span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">configure</span>		<span class="o">=</span> <span class="n">intel_configure</span><span class="p">,</span>
	<span class="p">.</span><span class="n">fetch_size</span>		<span class="o">=</span> <span class="n">intel_fetch_size</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cleanup</span>		<span class="o">=</span> <span class="n">intel_cleanup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">tlb_flush</span>		<span class="o">=</span> <span class="n">intel_tlbflush</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mask_memory</span>		<span class="o">=</span> <span class="n">agp_generic_mask_memory</span><span class="p">,</span>
	<span class="p">.</span><span class="n">masks</span>			<span class="o">=</span> <span class="n">intel_generic_masks</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_enable</span>		<span class="o">=</span> <span class="n">agp_generic_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cache_flush</span>		<span class="o">=</span> <span class="n">global_cache_flush</span><span class="p">,</span>
	<span class="p">.</span><span class="n">create_gatt_table</span>	<span class="o">=</span> <span class="n">agp_generic_create_gatt_table</span><span class="p">,</span>
	<span class="p">.</span><span class="n">free_gatt_table</span>	<span class="o">=</span> <span class="n">agp_generic_free_gatt_table</span><span class="p">,</span>
	<span class="p">.</span><span class="n">insert_memory</span>		<span class="o">=</span> <span class="n">agp_generic_insert_memory</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove_memory</span>		<span class="o">=</span> <span class="n">agp_generic_remove_memory</span><span class="p">,</span>
	<span class="p">.</span><span class="n">alloc_by_type</span>		<span class="o">=</span> <span class="n">agp_generic_alloc_by_type</span><span class="p">,</span>
	<span class="p">.</span><span class="n">free_by_type</span>		<span class="o">=</span> <span class="n">agp_generic_free_by_type</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_alloc_page</span>		<span class="o">=</span> <span class="n">agp_generic_alloc_page</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_alloc_pages</span>        <span class="o">=</span> <span class="n">agp_generic_alloc_pages</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_destroy_page</span>	<span class="o">=</span> <span class="n">agp_generic_destroy_page</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_destroy_pages</span>      <span class="o">=</span> <span class="n">agp_generic_destroy_pages</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_type_to_mask_type</span>  <span class="o">=</span> <span class="n">agp_generic_type_to_mask_type</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">agp_bridge_driver</span> <span class="n">intel_815_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">owner</span>			<span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">aperture_sizes</span>		<span class="o">=</span> <span class="n">intel_815_sizes</span><span class="p">,</span>
	<span class="p">.</span><span class="n">size_type</span>		<span class="o">=</span> <span class="n">U8_APER_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_aperture_sizes</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">needs_scratch_page</span>	<span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">configure</span>		<span class="o">=</span> <span class="n">intel_815_configure</span><span class="p">,</span>
	<span class="p">.</span><span class="n">fetch_size</span>		<span class="o">=</span> <span class="n">intel_815_fetch_size</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cleanup</span>		<span class="o">=</span> <span class="n">intel_8xx_cleanup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">tlb_flush</span>		<span class="o">=</span> <span class="n">intel_8xx_tlbflush</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mask_memory</span>		<span class="o">=</span> <span class="n">agp_generic_mask_memory</span><span class="p">,</span>
	<span class="p">.</span><span class="n">masks</span>			<span class="o">=</span> <span class="n">intel_generic_masks</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_enable</span>		<span class="o">=</span> <span class="n">agp_generic_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cache_flush</span>		<span class="o">=</span> <span class="n">global_cache_flush</span><span class="p">,</span>
	<span class="p">.</span><span class="n">create_gatt_table</span>	<span class="o">=</span> <span class="n">agp_generic_create_gatt_table</span><span class="p">,</span>
	<span class="p">.</span><span class="n">free_gatt_table</span>	<span class="o">=</span> <span class="n">agp_generic_free_gatt_table</span><span class="p">,</span>
	<span class="p">.</span><span class="n">insert_memory</span>		<span class="o">=</span> <span class="n">agp_generic_insert_memory</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove_memory</span>		<span class="o">=</span> <span class="n">agp_generic_remove_memory</span><span class="p">,</span>
	<span class="p">.</span><span class="n">alloc_by_type</span>		<span class="o">=</span> <span class="n">agp_generic_alloc_by_type</span><span class="p">,</span>
	<span class="p">.</span><span class="n">free_by_type</span>		<span class="o">=</span> <span class="n">agp_generic_free_by_type</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_alloc_page</span>		<span class="o">=</span> <span class="n">agp_generic_alloc_page</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_alloc_pages</span>        <span class="o">=</span> <span class="n">agp_generic_alloc_pages</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_destroy_page</span>	<span class="o">=</span> <span class="n">agp_generic_destroy_page</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_destroy_pages</span>      <span class="o">=</span> <span class="n">agp_generic_destroy_pages</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_type_to_mask_type</span>	<span class="o">=</span> <span class="n">agp_generic_type_to_mask_type</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">agp_bridge_driver</span> <span class="n">intel_820_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">owner</span>			<span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">aperture_sizes</span>		<span class="o">=</span> <span class="n">intel_8xx_sizes</span><span class="p">,</span>
	<span class="p">.</span><span class="n">size_type</span>		<span class="o">=</span> <span class="n">U8_APER_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_aperture_sizes</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">.</span><span class="n">needs_scratch_page</span>	<span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">configure</span>		<span class="o">=</span> <span class="n">intel_820_configure</span><span class="p">,</span>
	<span class="p">.</span><span class="n">fetch_size</span>		<span class="o">=</span> <span class="n">intel_8xx_fetch_size</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cleanup</span>		<span class="o">=</span> <span class="n">intel_820_cleanup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">tlb_flush</span>		<span class="o">=</span> <span class="n">intel_820_tlbflush</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mask_memory</span>		<span class="o">=</span> <span class="n">agp_generic_mask_memory</span><span class="p">,</span>
	<span class="p">.</span><span class="n">masks</span>			<span class="o">=</span> <span class="n">intel_generic_masks</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_enable</span>		<span class="o">=</span> <span class="n">agp_generic_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cache_flush</span>		<span class="o">=</span> <span class="n">global_cache_flush</span><span class="p">,</span>
	<span class="p">.</span><span class="n">create_gatt_table</span>	<span class="o">=</span> <span class="n">agp_generic_create_gatt_table</span><span class="p">,</span>
	<span class="p">.</span><span class="n">free_gatt_table</span>	<span class="o">=</span> <span class="n">agp_generic_free_gatt_table</span><span class="p">,</span>
	<span class="p">.</span><span class="n">insert_memory</span>		<span class="o">=</span> <span class="n">agp_generic_insert_memory</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove_memory</span>		<span class="o">=</span> <span class="n">agp_generic_remove_memory</span><span class="p">,</span>
	<span class="p">.</span><span class="n">alloc_by_type</span>		<span class="o">=</span> <span class="n">agp_generic_alloc_by_type</span><span class="p">,</span>
	<span class="p">.</span><span class="n">free_by_type</span>		<span class="o">=</span> <span class="n">agp_generic_free_by_type</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_alloc_page</span>		<span class="o">=</span> <span class="n">agp_generic_alloc_page</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_alloc_pages</span>        <span class="o">=</span> <span class="n">agp_generic_alloc_pages</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_destroy_page</span>	<span class="o">=</span> <span class="n">agp_generic_destroy_page</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_destroy_pages</span>      <span class="o">=</span> <span class="n">agp_generic_destroy_pages</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_type_to_mask_type</span>  <span class="o">=</span> <span class="n">agp_generic_type_to_mask_type</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">agp_bridge_driver</span> <span class="n">intel_830mp_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">owner</span>			<span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">aperture_sizes</span>		<span class="o">=</span> <span class="n">intel_830mp_sizes</span><span class="p">,</span>
	<span class="p">.</span><span class="n">size_type</span>		<span class="o">=</span> <span class="n">U8_APER_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_aperture_sizes</span>	<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">needs_scratch_page</span>	<span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">configure</span>		<span class="o">=</span> <span class="n">intel_830mp_configure</span><span class="p">,</span>
	<span class="p">.</span><span class="n">fetch_size</span>		<span class="o">=</span> <span class="n">intel_8xx_fetch_size</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cleanup</span>		<span class="o">=</span> <span class="n">intel_8xx_cleanup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">tlb_flush</span>		<span class="o">=</span> <span class="n">intel_8xx_tlbflush</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mask_memory</span>		<span class="o">=</span> <span class="n">agp_generic_mask_memory</span><span class="p">,</span>
	<span class="p">.</span><span class="n">masks</span>			<span class="o">=</span> <span class="n">intel_generic_masks</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_enable</span>		<span class="o">=</span> <span class="n">agp_generic_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cache_flush</span>		<span class="o">=</span> <span class="n">global_cache_flush</span><span class="p">,</span>
	<span class="p">.</span><span class="n">create_gatt_table</span>	<span class="o">=</span> <span class="n">agp_generic_create_gatt_table</span><span class="p">,</span>
	<span class="p">.</span><span class="n">free_gatt_table</span>	<span class="o">=</span> <span class="n">agp_generic_free_gatt_table</span><span class="p">,</span>
	<span class="p">.</span><span class="n">insert_memory</span>		<span class="o">=</span> <span class="n">agp_generic_insert_memory</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove_memory</span>		<span class="o">=</span> <span class="n">agp_generic_remove_memory</span><span class="p">,</span>
	<span class="p">.</span><span class="n">alloc_by_type</span>		<span class="o">=</span> <span class="n">agp_generic_alloc_by_type</span><span class="p">,</span>
	<span class="p">.</span><span class="n">free_by_type</span>		<span class="o">=</span> <span class="n">agp_generic_free_by_type</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_alloc_page</span>		<span class="o">=</span> <span class="n">agp_generic_alloc_page</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_alloc_pages</span>        <span class="o">=</span> <span class="n">agp_generic_alloc_pages</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_destroy_page</span>	<span class="o">=</span> <span class="n">agp_generic_destroy_page</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_destroy_pages</span>      <span class="o">=</span> <span class="n">agp_generic_destroy_pages</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_type_to_mask_type</span>  <span class="o">=</span> <span class="n">agp_generic_type_to_mask_type</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">agp_bridge_driver</span> <span class="n">intel_840_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">owner</span>			<span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">aperture_sizes</span>		<span class="o">=</span> <span class="n">intel_8xx_sizes</span><span class="p">,</span>
	<span class="p">.</span><span class="n">size_type</span>		<span class="o">=</span> <span class="n">U8_APER_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_aperture_sizes</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">.</span><span class="n">needs_scratch_page</span>	<span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">configure</span>		<span class="o">=</span> <span class="n">intel_840_configure</span><span class="p">,</span>
	<span class="p">.</span><span class="n">fetch_size</span>		<span class="o">=</span> <span class="n">intel_8xx_fetch_size</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cleanup</span>		<span class="o">=</span> <span class="n">intel_8xx_cleanup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">tlb_flush</span>		<span class="o">=</span> <span class="n">intel_8xx_tlbflush</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mask_memory</span>		<span class="o">=</span> <span class="n">agp_generic_mask_memory</span><span class="p">,</span>
	<span class="p">.</span><span class="n">masks</span>			<span class="o">=</span> <span class="n">intel_generic_masks</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_enable</span>		<span class="o">=</span> <span class="n">agp_generic_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cache_flush</span>		<span class="o">=</span> <span class="n">global_cache_flush</span><span class="p">,</span>
	<span class="p">.</span><span class="n">create_gatt_table</span>	<span class="o">=</span> <span class="n">agp_generic_create_gatt_table</span><span class="p">,</span>
	<span class="p">.</span><span class="n">free_gatt_table</span>	<span class="o">=</span> <span class="n">agp_generic_free_gatt_table</span><span class="p">,</span>
	<span class="p">.</span><span class="n">insert_memory</span>		<span class="o">=</span> <span class="n">agp_generic_insert_memory</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove_memory</span>		<span class="o">=</span> <span class="n">agp_generic_remove_memory</span><span class="p">,</span>
	<span class="p">.</span><span class="n">alloc_by_type</span>		<span class="o">=</span> <span class="n">agp_generic_alloc_by_type</span><span class="p">,</span>
	<span class="p">.</span><span class="n">free_by_type</span>		<span class="o">=</span> <span class="n">agp_generic_free_by_type</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_alloc_page</span>		<span class="o">=</span> <span class="n">agp_generic_alloc_page</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_alloc_pages</span>        <span class="o">=</span> <span class="n">agp_generic_alloc_pages</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_destroy_page</span>	<span class="o">=</span> <span class="n">agp_generic_destroy_page</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_destroy_pages</span>      <span class="o">=</span> <span class="n">agp_generic_destroy_pages</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_type_to_mask_type</span>  <span class="o">=</span> <span class="n">agp_generic_type_to_mask_type</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">agp_bridge_driver</span> <span class="n">intel_845_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">owner</span>			<span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">aperture_sizes</span>		<span class="o">=</span> <span class="n">intel_8xx_sizes</span><span class="p">,</span>
	<span class="p">.</span><span class="n">size_type</span>		<span class="o">=</span> <span class="n">U8_APER_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_aperture_sizes</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">.</span><span class="n">needs_scratch_page</span>	<span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">configure</span>		<span class="o">=</span> <span class="n">intel_845_configure</span><span class="p">,</span>
	<span class="p">.</span><span class="n">fetch_size</span>		<span class="o">=</span> <span class="n">intel_8xx_fetch_size</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cleanup</span>		<span class="o">=</span> <span class="n">intel_8xx_cleanup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">tlb_flush</span>		<span class="o">=</span> <span class="n">intel_8xx_tlbflush</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mask_memory</span>		<span class="o">=</span> <span class="n">agp_generic_mask_memory</span><span class="p">,</span>
	<span class="p">.</span><span class="n">masks</span>			<span class="o">=</span> <span class="n">intel_generic_masks</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_enable</span>		<span class="o">=</span> <span class="n">agp_generic_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cache_flush</span>		<span class="o">=</span> <span class="n">global_cache_flush</span><span class="p">,</span>
	<span class="p">.</span><span class="n">create_gatt_table</span>	<span class="o">=</span> <span class="n">agp_generic_create_gatt_table</span><span class="p">,</span>
	<span class="p">.</span><span class="n">free_gatt_table</span>	<span class="o">=</span> <span class="n">agp_generic_free_gatt_table</span><span class="p">,</span>
	<span class="p">.</span><span class="n">insert_memory</span>		<span class="o">=</span> <span class="n">agp_generic_insert_memory</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove_memory</span>		<span class="o">=</span> <span class="n">agp_generic_remove_memory</span><span class="p">,</span>
	<span class="p">.</span><span class="n">alloc_by_type</span>		<span class="o">=</span> <span class="n">agp_generic_alloc_by_type</span><span class="p">,</span>
	<span class="p">.</span><span class="n">free_by_type</span>		<span class="o">=</span> <span class="n">agp_generic_free_by_type</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_alloc_page</span>		<span class="o">=</span> <span class="n">agp_generic_alloc_page</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_alloc_pages</span>        <span class="o">=</span> <span class="n">agp_generic_alloc_pages</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_destroy_page</span>	<span class="o">=</span> <span class="n">agp_generic_destroy_page</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_destroy_pages</span>      <span class="o">=</span> <span class="n">agp_generic_destroy_pages</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_type_to_mask_type</span>  <span class="o">=</span> <span class="n">agp_generic_type_to_mask_type</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">agp_bridge_driver</span> <span class="n">intel_850_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">owner</span>			<span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">aperture_sizes</span>		<span class="o">=</span> <span class="n">intel_8xx_sizes</span><span class="p">,</span>
	<span class="p">.</span><span class="n">size_type</span>		<span class="o">=</span> <span class="n">U8_APER_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_aperture_sizes</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">.</span><span class="n">needs_scratch_page</span>	<span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">configure</span>		<span class="o">=</span> <span class="n">intel_850_configure</span><span class="p">,</span>
	<span class="p">.</span><span class="n">fetch_size</span>		<span class="o">=</span> <span class="n">intel_8xx_fetch_size</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cleanup</span>		<span class="o">=</span> <span class="n">intel_8xx_cleanup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">tlb_flush</span>		<span class="o">=</span> <span class="n">intel_8xx_tlbflush</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mask_memory</span>		<span class="o">=</span> <span class="n">agp_generic_mask_memory</span><span class="p">,</span>
	<span class="p">.</span><span class="n">masks</span>			<span class="o">=</span> <span class="n">intel_generic_masks</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_enable</span>		<span class="o">=</span> <span class="n">agp_generic_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cache_flush</span>		<span class="o">=</span> <span class="n">global_cache_flush</span><span class="p">,</span>
	<span class="p">.</span><span class="n">create_gatt_table</span>	<span class="o">=</span> <span class="n">agp_generic_create_gatt_table</span><span class="p">,</span>
	<span class="p">.</span><span class="n">free_gatt_table</span>	<span class="o">=</span> <span class="n">agp_generic_free_gatt_table</span><span class="p">,</span>
	<span class="p">.</span><span class="n">insert_memory</span>		<span class="o">=</span> <span class="n">agp_generic_insert_memory</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove_memory</span>		<span class="o">=</span> <span class="n">agp_generic_remove_memory</span><span class="p">,</span>
	<span class="p">.</span><span class="n">alloc_by_type</span>		<span class="o">=</span> <span class="n">agp_generic_alloc_by_type</span><span class="p">,</span>
	<span class="p">.</span><span class="n">free_by_type</span>		<span class="o">=</span> <span class="n">agp_generic_free_by_type</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_alloc_page</span>		<span class="o">=</span> <span class="n">agp_generic_alloc_page</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_alloc_pages</span>        <span class="o">=</span> <span class="n">agp_generic_alloc_pages</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_destroy_page</span>	<span class="o">=</span> <span class="n">agp_generic_destroy_page</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_destroy_pages</span>      <span class="o">=</span> <span class="n">agp_generic_destroy_pages</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_type_to_mask_type</span>  <span class="o">=</span> <span class="n">agp_generic_type_to_mask_type</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">agp_bridge_driver</span> <span class="n">intel_860_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">owner</span>			<span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">aperture_sizes</span>		<span class="o">=</span> <span class="n">intel_8xx_sizes</span><span class="p">,</span>
	<span class="p">.</span><span class="n">size_type</span>		<span class="o">=</span> <span class="n">U8_APER_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_aperture_sizes</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">.</span><span class="n">needs_scratch_page</span>	<span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">configure</span>		<span class="o">=</span> <span class="n">intel_860_configure</span><span class="p">,</span>
	<span class="p">.</span><span class="n">fetch_size</span>		<span class="o">=</span> <span class="n">intel_8xx_fetch_size</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cleanup</span>		<span class="o">=</span> <span class="n">intel_8xx_cleanup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">tlb_flush</span>		<span class="o">=</span> <span class="n">intel_8xx_tlbflush</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mask_memory</span>		<span class="o">=</span> <span class="n">agp_generic_mask_memory</span><span class="p">,</span>
	<span class="p">.</span><span class="n">masks</span>			<span class="o">=</span> <span class="n">intel_generic_masks</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_enable</span>		<span class="o">=</span> <span class="n">agp_generic_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cache_flush</span>		<span class="o">=</span> <span class="n">global_cache_flush</span><span class="p">,</span>
	<span class="p">.</span><span class="n">create_gatt_table</span>	<span class="o">=</span> <span class="n">agp_generic_create_gatt_table</span><span class="p">,</span>
	<span class="p">.</span><span class="n">free_gatt_table</span>	<span class="o">=</span> <span class="n">agp_generic_free_gatt_table</span><span class="p">,</span>
	<span class="p">.</span><span class="n">insert_memory</span>		<span class="o">=</span> <span class="n">agp_generic_insert_memory</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove_memory</span>		<span class="o">=</span> <span class="n">agp_generic_remove_memory</span><span class="p">,</span>
	<span class="p">.</span><span class="n">alloc_by_type</span>		<span class="o">=</span> <span class="n">agp_generic_alloc_by_type</span><span class="p">,</span>
	<span class="p">.</span><span class="n">free_by_type</span>		<span class="o">=</span> <span class="n">agp_generic_free_by_type</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_alloc_page</span>		<span class="o">=</span> <span class="n">agp_generic_alloc_page</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_alloc_pages</span>        <span class="o">=</span> <span class="n">agp_generic_alloc_pages</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_destroy_page</span>	<span class="o">=</span> <span class="n">agp_generic_destroy_page</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_destroy_pages</span>      <span class="o">=</span> <span class="n">agp_generic_destroy_pages</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_type_to_mask_type</span>  <span class="o">=</span> <span class="n">agp_generic_type_to_mask_type</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">agp_bridge_driver</span> <span class="n">intel_7505_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">owner</span>			<span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">aperture_sizes</span>		<span class="o">=</span> <span class="n">intel_8xx_sizes</span><span class="p">,</span>
	<span class="p">.</span><span class="n">size_type</span>		<span class="o">=</span> <span class="n">U8_APER_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_aperture_sizes</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">.</span><span class="n">needs_scratch_page</span>	<span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">configure</span>		<span class="o">=</span> <span class="n">intel_7505_configure</span><span class="p">,</span>
	<span class="p">.</span><span class="n">fetch_size</span>		<span class="o">=</span> <span class="n">intel_8xx_fetch_size</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cleanup</span>		<span class="o">=</span> <span class="n">intel_8xx_cleanup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">tlb_flush</span>		<span class="o">=</span> <span class="n">intel_8xx_tlbflush</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mask_memory</span>		<span class="o">=</span> <span class="n">agp_generic_mask_memory</span><span class="p">,</span>
	<span class="p">.</span><span class="n">masks</span>			<span class="o">=</span> <span class="n">intel_generic_masks</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_enable</span>		<span class="o">=</span> <span class="n">agp_generic_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cache_flush</span>		<span class="o">=</span> <span class="n">global_cache_flush</span><span class="p">,</span>
	<span class="p">.</span><span class="n">create_gatt_table</span>	<span class="o">=</span> <span class="n">agp_generic_create_gatt_table</span><span class="p">,</span>
	<span class="p">.</span><span class="n">free_gatt_table</span>	<span class="o">=</span> <span class="n">agp_generic_free_gatt_table</span><span class="p">,</span>
	<span class="p">.</span><span class="n">insert_memory</span>		<span class="o">=</span> <span class="n">agp_generic_insert_memory</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove_memory</span>		<span class="o">=</span> <span class="n">agp_generic_remove_memory</span><span class="p">,</span>
	<span class="p">.</span><span class="n">alloc_by_type</span>		<span class="o">=</span> <span class="n">agp_generic_alloc_by_type</span><span class="p">,</span>
	<span class="p">.</span><span class="n">free_by_type</span>		<span class="o">=</span> <span class="n">agp_generic_free_by_type</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_alloc_page</span>		<span class="o">=</span> <span class="n">agp_generic_alloc_page</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_alloc_pages</span>        <span class="o">=</span> <span class="n">agp_generic_alloc_pages</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_destroy_page</span>	<span class="o">=</span> <span class="n">agp_generic_destroy_page</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_destroy_pages</span>      <span class="o">=</span> <span class="n">agp_generic_destroy_pages</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_type_to_mask_type</span>  <span class="o">=</span> <span class="n">agp_generic_type_to_mask_type</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Table to describe Intel GMCH and AGP/PCIE GART drivers.  At least one of</span>
<span class="cm"> * driver and gmch_driver must be non-null, and find_gmch will determine</span>
<span class="cm"> * which one should be used if a gmch_chip_id is present.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">intel_agp_driver_description</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">chip_id</span><span class="p">;</span>
	<span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">agp_bridge_driver</span> <span class="o">*</span><span class="n">driver</span><span class="p">;</span>
<span class="p">}</span> <span class="n">intel_agp_chipsets</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PCI_DEVICE_ID_INTEL_82443LX_0</span><span class="p">,</span> <span class="s">&quot;440LX&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">intel_generic_driver</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_DEVICE_ID_INTEL_82443BX_0</span><span class="p">,</span> <span class="s">&quot;440BX&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">intel_generic_driver</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_DEVICE_ID_INTEL_82443GX_0</span><span class="p">,</span> <span class="s">&quot;440GX&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">intel_generic_driver</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_DEVICE_ID_INTEL_82815_MC</span><span class="p">,</span> <span class="s">&quot;i815&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">intel_815_driver</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_DEVICE_ID_INTEL_82820_HB</span><span class="p">,</span> <span class="s">&quot;i820&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">intel_820_driver</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_DEVICE_ID_INTEL_82820_UP_HB</span><span class="p">,</span> <span class="s">&quot;i820&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">intel_820_driver</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_DEVICE_ID_INTEL_82830_HB</span><span class="p">,</span> <span class="s">&quot;830M&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">intel_830mp_driver</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_DEVICE_ID_INTEL_82840_HB</span><span class="p">,</span> <span class="s">&quot;i840&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">intel_840_driver</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_DEVICE_ID_INTEL_82845_HB</span><span class="p">,</span> <span class="s">&quot;i845&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">intel_845_driver</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_DEVICE_ID_INTEL_82845G_HB</span><span class="p">,</span> <span class="s">&quot;845G&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">intel_845_driver</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_DEVICE_ID_INTEL_82850_HB</span><span class="p">,</span> <span class="s">&quot;i850&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">intel_850_driver</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_DEVICE_ID_INTEL_82854_HB</span><span class="p">,</span> <span class="s">&quot;854&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">intel_845_driver</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_DEVICE_ID_INTEL_82855PM_HB</span><span class="p">,</span> <span class="s">&quot;855PM&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">intel_845_driver</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_DEVICE_ID_INTEL_82855GM_HB</span><span class="p">,</span> <span class="s">&quot;855GM&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">intel_845_driver</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_DEVICE_ID_INTEL_82860_HB</span><span class="p">,</span> <span class="s">&quot;i860&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">intel_860_driver</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_DEVICE_ID_INTEL_82865_HB</span><span class="p">,</span> <span class="s">&quot;865&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">intel_845_driver</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_DEVICE_ID_INTEL_82875_HB</span><span class="p">,</span> <span class="s">&quot;i875&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">intel_845_driver</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_DEVICE_ID_INTEL_7505_0</span><span class="p">,</span> <span class="s">&quot;E7505&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">intel_7505_driver</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_DEVICE_ID_INTEL_7205_0</span><span class="p">,</span> <span class="s">&quot;E7205&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">intel_7505_driver</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">agp_intel_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span>
				     <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">ent</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">agp_bridge_data</span> <span class="o">*</span><span class="n">bridge</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cap_ptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">r</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">cap_ptr</span> <span class="o">=</span> <span class="n">pci_find_capability</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">PCI_CAP_ID_AGP</span><span class="p">);</span>

	<span class="n">bridge</span> <span class="o">=</span> <span class="n">agp_alloc_bridge</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">bridge</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">bridge</span><span class="o">-&gt;</span><span class="n">capndx</span> <span class="o">=</span> <span class="n">cap_ptr</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">intel_gmch_probe</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">bridge</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">found_gmch</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">intel_agp_chipsets</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">name</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* In case that multiple models of gfx chip may</span>
<span class="cm">		   stand on same host bridge type, this can be</span>
<span class="cm">		   sure we detect the right IGD. */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="n">intel_agp_chipsets</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">chip_id</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">bridge</span><span class="o">-&gt;</span><span class="n">driver</span> <span class="o">=</span> <span class="n">intel_agp_chipsets</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">driver</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">bridge</span><span class="o">-&gt;</span><span class="n">driver</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cap_ptr</span><span class="p">)</span>
			<span class="n">dev_warn</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;unsupported Intel chipset [%04x/%04x]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				 <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">vendor</span><span class="p">,</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">);</span>
		<span class="n">agp_put_bridge</span><span class="p">(</span><span class="n">bridge</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">bridge</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="n">pdev</span><span class="p">;</span>
	<span class="n">bridge</span><span class="o">-&gt;</span><span class="n">dev_private_data</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Intel %s Chipset</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">intel_agp_chipsets</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">name</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	* The following fixes the case where the BIOS has &quot;forgotten&quot; to</span>
<span class="cm">	* provide an address range for the GART.</span>
<span class="cm">	* 20030610 - hamish@zot.org</span>
<span class="cm">	* This happens before pci_enable_device() intentionally;</span>
<span class="cm">	* calling pci_enable_device() before assigning the resource</span>
<span class="cm">	* will result in the GART being disabled on machines with such</span>
<span class="cm">	* BIOSs (the GART ends up with a BAR starting at 0, which</span>
<span class="cm">	* conflicts a lot of other devices).</span>
<span class="cm">	*/</span>
	<span class="n">r</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">resource</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">r</span><span class="o">-&gt;</span><span class="n">start</span> <span class="o">&amp;&amp;</span> <span class="n">r</span><span class="o">-&gt;</span><span class="n">end</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pci_assign_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;can&#39;t assign resource 0</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">agp_put_bridge</span><span class="p">(</span><span class="n">bridge</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	* If the device has not been properly setup, the following will catch</span>
<span class="cm">	* the problem and should stop the system from crashing.</span>
<span class="cm">	* 20030610 - hamish@zot.org</span>
<span class="cm">	*/</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pci_enable_device</span><span class="p">(</span><span class="n">pdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;can&#39;t enable PCI device</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">agp_put_bridge</span><span class="p">(</span><span class="n">bridge</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Fill in the mode register */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cap_ptr</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span>
				<span class="n">bridge</span><span class="o">-&gt;</span><span class="n">capndx</span><span class="o">+</span><span class="n">PCI_AGP_STATUS</span><span class="p">,</span>
				<span class="o">&amp;</span><span class="n">bridge</span><span class="o">-&gt;</span><span class="n">mode</span><span class="p">);</span>
	<span class="p">}</span>

<span class="nl">found_gmch:</span>
	<span class="n">pci_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">bridge</span><span class="p">);</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">agp_add_bridge</span><span class="p">(</span><span class="n">bridge</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">err</span><span class="p">)</span>
		<span class="n">intel_agp_enabled</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__devexit</span> <span class="nf">agp_intel_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">agp_bridge_data</span> <span class="o">*</span><span class="n">bridge</span> <span class="o">=</span> <span class="n">pci_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="n">agp_remove_bridge</span><span class="p">(</span><span class="n">bridge</span><span class="p">);</span>

	<span class="n">intel_gmch_remove</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="n">agp_put_bridge</span><span class="p">(</span><span class="n">bridge</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_PM</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">agp_intel_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">agp_bridge_data</span> <span class="o">*</span><span class="n">bridge</span> <span class="o">=</span> <span class="n">pci_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="n">bridge</span><span class="o">-&gt;</span><span class="n">driver</span><span class="o">-&gt;</span><span class="n">configure</span><span class="p">();</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="n">agp_intel_pci_table</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
<span class="cp">#define ID(x)						\</span>
<span class="cp">	{						\</span>
<span class="cp">	.class		= (PCI_CLASS_BRIDGE_HOST &lt;&lt; 8),	\</span>
<span class="cp">	.class_mask	= ~0,				\</span>
<span class="cp">	.vendor		= PCI_VENDOR_ID_INTEL,		\</span>
<span class="cp">	.device		= x,				\</span>
<span class="cp">	.subvendor	= PCI_ANY_ID,			\</span>
<span class="cp">	.subdevice	= PCI_ANY_ID,			\</span>
<span class="cp">	}</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_82441</span><span class="p">),</span> <span class="cm">/* for HAS2 support */</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_82443LX_0</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_82443BX_0</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_82443GX_0</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_82810_MC1</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_82810_MC3</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_82810E_MC</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_82815_MC</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_82820_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_82820_UP_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_82830_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_82840_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_82845_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_82845G_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_82850_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_82854_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_82855PM_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_82855GM_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_82860_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_82865_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_82875_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_7505_0</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_7205_0</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_E7221_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_82915G_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_82915GM_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_82945G_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_82945GM_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_82945GME_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_PINEVIEW_M_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_PINEVIEW_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_82946GZ_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_82G35_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_82965Q_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_82965G_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_82965GM_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_82965GME_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_G33_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_Q35_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_Q33_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_GM45_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_EAGLELAKE_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_Q45_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_G45_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_G41_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_B43_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_B43_1_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_IRONLAKE_D_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_IRONLAKE_D2_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_IRONLAKE_M_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_IRONLAKE_MA_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_IRONLAKE_MC2_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_SANDYBRIDGE_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_SANDYBRIDGE_M_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_SANDYBRIDGE_S_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_IVYBRIDGE_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_IVYBRIDGE_M_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_IVYBRIDGE_S_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_VALLEYVIEW_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_HASWELL_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_HASWELL_M_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_HASWELL_S_HB</span><span class="p">),</span>
	<span class="n">ID</span><span class="p">(</span><span class="n">PCI_DEVICE_ID_INTEL_HASWELL_E_HB</span><span class="p">),</span>
	<span class="p">{</span> <span class="p">}</span>
<span class="p">};</span>

<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">agp_intel_pci_table</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_driver</span> <span class="n">agp_intel_pci_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;agpgart-intel&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id_table</span>	<span class="o">=</span> <span class="n">agp_intel_pci_table</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span> <span class="n">agp_intel_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">agp_intel_remove</span><span class="p">),</span>
<span class="cp">#ifdef CONFIG_PM</span>
	<span class="p">.</span><span class="n">resume</span>		<span class="o">=</span> <span class="n">agp_intel_resume</span><span class="p">,</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">agp_intel_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">agp_off</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">pci_register_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">agp_intel_pci_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">agp_intel_cleanup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pci_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">agp_intel_pci_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">module_init</span><span class="p">(</span><span class="n">agp_intel_init</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">agp_intel_cleanup</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Dave Jones &lt;davej@redhat.com&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL and additional rights&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
