library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity reg_file is

port
(
	ld : in std_logic;
	wr : in std_logic;
	select_reg : in std_logic_vector(4 downto 0);
	data_in : in std_logic_vector(31 downto 0);
	
	data_out : out std_logic_vector(31 downto 0)
);

end reg_file;

architecture reg_file_arch of reg_file is



begin

	process(ld)
	begin
	
		
		
	end process;

end reg_file_arch;