
---------- Begin Simulation Statistics ----------
final_tick                                10577499375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    285                       # Simulator instruction rate (inst/s)
host_mem_usage                                7839268                       # Number of bytes of host memory used
host_op_rate                                      292                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 25441.49                       # Real time elapsed on the host
host_tick_rate                                 182865                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7256791                       # Number of instructions simulated
sim_ops                                       7438662                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004652                       # Number of seconds simulated
sim_ticks                                  4652356875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.126798                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   33345                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                43234                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                414                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3545                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             42739                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4887                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5819                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              932                       # Number of indirect misses.
system.cpu.branchPred.lookups                   74973                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12395                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          716                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      453957                       # Number of instructions committed
system.cpu.committedOps                        487004                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.605192                       # CPI: cycles per instruction
system.cpu.discardedOps                          9405                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             318893                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             76400                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            36209                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          621984                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.383849                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      338                       # number of quiesce instructions executed
system.cpu.numCycles                          1182645                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       338                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  351145     72.10%     72.10% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1028      0.21%     72.31% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::MemRead                  81515     16.74%     89.05% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 53316     10.95%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   487004                       # Class of committed instruction
system.cpu.quiesceCycles                      6261126                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          560661                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          510                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1338                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              135782                       # Transaction distribution
system.membus.trans_dist::ReadResp             136449                       # Transaction distribution
system.membus.trans_dist::WriteReq              49549                       # Transaction distribution
system.membus.trans_dist::WriteResp             49549                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          280                       # Transaction distribution
system.membus.trans_dist::CleanEvict              207                       # Transaction distribution
system.membus.trans_dist::ReadExReq               177                       # Transaction distribution
system.membus.trans_dist::ReadExResp              177                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            329                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           338                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         8552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       363546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       363546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 372837                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        21056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        21056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        49024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        61224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     11633328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     11633328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11715608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            186476                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000182                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.013502                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  186442     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                      34      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              186476                       # Request fanout histogram
system.membus.reqLayer6.occupancy           424489305                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               9.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7247750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              681093                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1367625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6836870                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          805358840                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             17.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1653250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       106496                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       106496                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       287565                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       287565                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio           98                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2980                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2464                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5736                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        16400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       720896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       729088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       788122                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3278                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3872                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11534336                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     11665408                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     12525648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1351777125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             29.1                       # Network utilization (%)
system.acctest.local_bus.numRequests           846916                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          685                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.12                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1116957485                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         24.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    607821000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     14086624                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0     10564968                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     24651591                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     14086624                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma     10564968                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     24651591                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     14086624                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     24651591                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10564968                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     49303182                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma     10564968                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     24651591                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       35216559                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0     10564968                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      3632567                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      14197535                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma     10564968                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     35216559                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3632567                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      49414094                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       135437                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       135437                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        46336                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        46336                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       356352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       363546                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       196780                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11403264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     11633328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       210759                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       210759    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       210759                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    450824305                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    723515000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         15.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5878112                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma        65708                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       262316                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1397848                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         2056                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        51208                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1193036594                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     42259871                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     28173247                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1263469712                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     42259871                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     14123594                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     56383465                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1235296465                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     56383465                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     28173247                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1319853177                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16711680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2752512                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19595264                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9764864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      8781824                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18546688                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4177920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        86016                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4268032                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2441216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       274432                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2715648                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma     28173247                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3592089010                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    591638190                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4211900447                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2098906912                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1887607558                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   3986514470                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma     28173247                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5690995921                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2479245748                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8198414916                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       210704                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       227088                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        52676                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        53188                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     45289733                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      3521656                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     48811389                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0     17608279                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma     14086624                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     31694903                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     62898012                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma     17608279                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     80506292                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     54599423                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma     14086624                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     68686046                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0     14086624                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     28173247                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     42259871                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     68686046                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     28173247                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma     14086624                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total    110945917                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        21056                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1856                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        22912                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        21056                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        21056                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          329                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           29                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          358                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      4525878                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       398938                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        4924816                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      4525878                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      4525878                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      4525878                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       398938                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       4924816                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          172                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8650752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          31104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8698928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2752512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2983424                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       135168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             486                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              135923                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        43008                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              46616                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        36971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1859434311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      3632567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6685644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1869789492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3851811                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     42259871                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      3521656                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    591638190                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            641271528                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3851811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     42296841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      3521656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2451072501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3632567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6685644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2511061020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    177896.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       482.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001382759750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          197                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          197                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              243350                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              48859                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      135923                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      46616                       # Number of write requests accepted
system.mem_ctrls.readBursts                    135923                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    46616                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    284                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2907                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.84                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4485924875                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  678195000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8046448625                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33072.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59322.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       294                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   126432                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   43309                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.91                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                135922                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                46616                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  118885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4816                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      98                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    919                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12523                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    931.339775                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   847.019617                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   246.580016                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          324      2.59%      2.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          389      3.11%      5.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          204      1.63%      7.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          162      1.29%      8.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          306      2.44%     11.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          163      1.30%     12.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          162      1.29%     13.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          180      1.44%     15.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10633     84.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12523                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          197                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     688.664975                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1550.829307                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           159     80.71%     80.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.51%     81.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.51%     81.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.51%     82.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      1.02%     83.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.51%     83.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.51%     84.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.51%     84.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           14      7.11%     91.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.51%     92.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            8      4.06%     96.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      3.55%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           197                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          197                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     236.710660                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     43.226746                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    421.083494                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            147     74.62%     74.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             2      1.02%     75.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             2      1.02%     76.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.51%     77.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.51%     77.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.51%     78.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.51%     78.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.51%     79.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      1.52%     80.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           37     18.78%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1760-1791            1      0.51%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           197                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8680896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   18176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2984448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8698928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2983424                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1865.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       641.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1869.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    641.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4652225000                       # Total gap between requests
system.mem_ctrls.avgGap                      25486.20                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          172                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8632832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        30848                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        19904                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2752512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 36970.508630638957                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1855582499.784047603607                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 3632567.417777897790                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6630617.733941572718                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4278261.649908359163                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 42259870.702631771564                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 3315308.866970786359                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 591638189.836844801903                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       135168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          486                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        43008                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       177645                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8006383820                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18887030                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     21000130                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  12802695125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3839443160                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     77968750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  79751342615                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     44411.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59232.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     71271.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43210.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  45723911.16                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1249818.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    304565.43                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1854337.39                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         6183602.100000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         4312921.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           246709800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           64806822                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     44522112.600000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     66458289.337499                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     41610635.100000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       474604182.337503                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        102.013709                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2152798625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    251580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2248960750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 676                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           338                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     11577933.801775                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    23657861.695757                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          338    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       355625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    385324625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             338                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6664157750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3913341625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       152803                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           152803                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       152803                       # number of overall hits
system.cpu.icache.overall_hits::total          152803                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          329                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            329                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          329                       # number of overall misses
system.cpu.icache.overall_misses::total           329                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     14287500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     14287500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     14287500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     14287500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       153132                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       153132                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       153132                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       153132                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002148                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002148                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002148                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002148                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43427.051672                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43427.051672                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43427.051672                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43427.051672                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          329                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          329                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          329                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          329                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13769000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13769000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13769000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13769000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002148                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002148                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002148                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002148                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41851.063830                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41851.063830                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41851.063830                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41851.063830                       # average overall mshr miss latency
system.cpu.icache.replacements                     81                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       152803                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          152803                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          329                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           329                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     14287500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     14287500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       153132                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       153132                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002148                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002148                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43427.051672                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43427.051672                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          329                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          329                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13769000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13769000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002148                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002148                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41851.063830                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41851.063830                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           435.362623                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              624550                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                81                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7710.493827                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   435.362623                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.850318                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.850318                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          360                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           69                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            306593                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           306593                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       131340                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           131340                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       131340                       # number of overall hits
system.cpu.dcache.overall_hits::total          131340                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          674                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            674                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          674                       # number of overall misses
system.cpu.dcache.overall_misses::total           674                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     50767625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     50767625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     50767625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     50767625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       132014                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       132014                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       132014                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       132014                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005106                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005106                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005106                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005106                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75322.885757                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75322.885757                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75322.885757                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75322.885757                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          280                       # number of writebacks
system.cpu.dcache.writebacks::total               280                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          159                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          159                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          159                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          159                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          515                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          515                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          515                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          515                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3558                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3558                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     38096125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     38096125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     38096125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     38096125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7510250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7510250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003901                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003901                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003901                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003901                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73973.058252                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73973.058252                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73973.058252                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73973.058252                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2110.806633                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2110.806633                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    406                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        81942                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           81942                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          338                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           338                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     25415000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     25415000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        82280                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        82280                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004108                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004108                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75192.307692                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75192.307692                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          338                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          338                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          345                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          345                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     24898000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     24898000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7510250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7510250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004108                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004108                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73662.721893                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73662.721893                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21768.840580                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21768.840580                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        49398                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          49398                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          336                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          336                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     25352625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     25352625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        49734                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        49734                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006756                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006756                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75454.241071                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75454.241071                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          159                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          159                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          177                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          177                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3213                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3213                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     13198125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     13198125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003559                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003559                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74565.677966                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74565.677966                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           401.202893                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              156983                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               406                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            386.657635                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   401.202893                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.783599                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.783599                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          426                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          383                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            528571                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           528571                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10577499375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                10577585000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    285                       # Simulator instruction rate (inst/s)
host_mem_usage                                7839268                       # Number of bytes of host memory used
host_op_rate                                      292                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 25441.66                       # Real time elapsed on the host
host_tick_rate                                 182867                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7256800                       # Number of instructions simulated
sim_ops                                       7438677                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004652                       # Number of seconds simulated
sim_ticks                                  4652442500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.121976                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   33346                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                43238                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                415                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3547                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             42740                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4887                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5820                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              933                       # Number of indirect misses.
system.cpu.branchPred.lookups                   74979                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12397                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          716                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      453966                       # Number of instructions committed
system.cpu.committedOps                        487019                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.605442                       # CPI: cycles per instruction
system.cpu.discardedOps                          9410                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             318907                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             76401                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            36211                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          622077                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.383812                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      338                       # number of quiesce instructions executed
system.cpu.numCycles                          1182782                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       338                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  351153     72.10%     72.10% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1028      0.21%     72.31% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.31% # Class of committed instruction
system.cpu.op_class_0::MemRead                  81521     16.74%     89.05% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 53316     10.95%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   487019                       # Class of committed instruction
system.cpu.quiesceCycles                      6261126                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          560705                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          511                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1340                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              135782                       # Transaction distribution
system.membus.trans_dist::ReadResp             136450                       # Transaction distribution
system.membus.trans_dist::WriteReq              49549                       # Transaction distribution
system.membus.trans_dist::WriteResp             49549                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          280                       # Transaction distribution
system.membus.trans_dist::CleanEvict              208                       # Transaction distribution
system.membus.trans_dist::ReadExReq               177                       # Transaction distribution
system.membus.trans_dist::ReadExResp              177                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            329                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           339                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1375                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         8555                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       363546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       363546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 372840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        21056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        21056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        49088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        61288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     11633328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     11633328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11715672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            186477                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000182                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.013502                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  186443     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                      34      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              186477                       # Request fanout histogram
system.membus.reqLayer6.occupancy           424492555                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               9.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7247750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              681093                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1367625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6842620                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          805358840                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             17.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1653250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       106496                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       106496                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       287565                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       287565                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio           98                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2980                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2464                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5736                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        16400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       720896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       729088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       788122                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3278                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3872                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11534336                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     11665408                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     12525648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1351777125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             29.1                       # Network utilization (%)
system.acctest.local_bus.numRequests           846916                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          685                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.12                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1116957485                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         24.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    607821000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     14086364                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0     10564773                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     24651138                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     14086364                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma     10564773                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     24651138                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     14086364                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     24651138                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10564773                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     49302275                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma     10564773                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     24651138                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       35215911                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0     10564773                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      3632501                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      14197274                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma     10564773                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     35215911                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3632501                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      49413185                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       135437                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       135437                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        46336                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        46336                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       356352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       363546                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       196780                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11403264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     11633328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       210759                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       210759    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       210759                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    450824305                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    723515000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         15.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5878112                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma        65708                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       262316                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1397848                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         2056                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        51208                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1193014637                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     42259093                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     28172729                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1263446459                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     42259093                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     14123334                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     56382427                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1235273730                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     56382427                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     28172729                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1319828886                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16711680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2752512                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19595264                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9764864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      8781824                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18546688                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4177920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        86016                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4268032                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2441216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       274432                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2715648                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma     28172729                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3592022900                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    591627301                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4211822930                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2098868283                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1887572818                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   3986441101                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma     28172729                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5690891182                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2479200119                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8198264030                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       210704                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       227088                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        52676                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        53188                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     45288899                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      3521591                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     48810490                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0     17607955                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma     14086364                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     31694320                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     62896855                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma     17607955                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     80504810                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     54598418                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma     14086364                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     68684782                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0     14086364                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     28172729                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     42259093                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     68684782                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     28172729                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma     14086364                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total    110943875                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        21056                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1856                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        22912                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        21056                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        21056                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          329                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           29                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          358                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      4525795                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       398930                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        4924725                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      4525795                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      4525795                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      4525795                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       398930                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       4924725                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          172                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8650752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          31168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8698992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2752512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2983424                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       135168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             487                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              135924                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        43008                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              46616                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        36970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1859400089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      3632501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6699277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1869768836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3851740                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     42259093                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      3521591                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    591627301                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            641259725                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3851740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     42296063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      3521591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2451027390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3632501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6699277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2511028562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    177896.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       483.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001382759750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          197                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          197                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              243352                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              48859                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      135924                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      46616                       # Number of write requests accepted
system.mem_ctrls.readBursts                    135924                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    46616                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    284                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2907                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.84                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4485924875                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  678200000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8046474875                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33072.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59322.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       294                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   126433                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   43309                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.91                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                135923                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                46616                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  118885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4816                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      98                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    919                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12523                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    931.339775                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   847.019617                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   246.580016                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          324      2.59%      2.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          389      3.11%      5.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          204      1.63%      7.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          162      1.29%      8.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          306      2.44%     11.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          163      1.30%     12.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          162      1.29%     13.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          180      1.44%     15.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10633     84.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12523                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          197                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     688.664975                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1550.829307                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           159     80.71%     80.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.51%     81.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.51%     81.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.51%     82.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      1.02%     83.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.51%     83.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.51%     84.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.51%     84.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           14      7.11%     91.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.51%     92.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            8      4.06%     96.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      3.55%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           197                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          197                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     236.710660                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     43.226746                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    421.083494                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            147     74.62%     74.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             2      1.02%     75.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             2      1.02%     76.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.51%     77.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.51%     77.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.51%     78.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.51%     78.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.51%     79.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      1.52%     80.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           37     18.78%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1760-1791            1      0.51%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           197                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8680960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   18176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2984448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8698992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2983424                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1865.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       641.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1869.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    641.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4652431875                       # Total gap between requests
system.mem_ctrls.avgGap                      25487.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          172                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8632832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        30912                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        19904                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2752512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 36969.828213889799                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1855548349.066108703613                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 3632500.562876381446                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6644251.917138148099                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4278182.911449200474                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 42259092.938816547394                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 3315247.850994396955                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 591627301.143431663513                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       135168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          487                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        43008                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       177645                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8006383820                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18887030                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     21026380                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  12802695125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3839443160                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     77968750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  79751342615                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     44411.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59232.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     71271.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43175.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  45723911.16                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1249818.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    304565.43                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1854337.39                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         6183602.100000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         4312921.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        246711618.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           64806822                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     44522112.600000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     66460586.887499                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     41610635.100000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       474608298.637503                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        102.012717                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2152798625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    251580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2249046375                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 676                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           338                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     11577933.801775                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    23657861.695757                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          338    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       355625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    385324625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             338                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6664243375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3913341625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       152814                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           152814                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       152814                       # number of overall hits
system.cpu.icache.overall_hits::total          152814                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          329                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            329                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          329                       # number of overall misses
system.cpu.icache.overall_misses::total           329                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     14287500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     14287500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     14287500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     14287500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       153143                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       153143                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       153143                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       153143                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002148                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002148                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002148                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002148                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43427.051672                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43427.051672                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43427.051672                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43427.051672                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          329                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          329                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          329                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          329                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13769000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13769000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13769000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13769000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002148                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002148                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002148                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002148                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41851.063830                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41851.063830                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41851.063830                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41851.063830                       # average overall mshr miss latency
system.cpu.icache.replacements                     81                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       152814                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          152814                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          329                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           329                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     14287500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     14287500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       153143                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       153143                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002148                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002148                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43427.051672                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43427.051672                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          329                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          329                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13769000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13769000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002148                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002148                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41851.063830                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41851.063830                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           435.363095                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2267477                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               542                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4183.536900                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   435.363095                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.850319                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.850319                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          360                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           69                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            306615                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           306615                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       131345                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           131345                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       131345                       # number of overall hits
system.cpu.dcache.overall_hits::total          131345                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          675                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            675                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          675                       # number of overall misses
system.cpu.dcache.overall_misses::total           675                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     50827625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     50827625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     50827625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     50827625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       132020                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       132020                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       132020                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       132020                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005113                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005113                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005113                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005113                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75300.185185                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75300.185185                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75300.185185                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75300.185185                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          280                       # number of writebacks
system.cpu.dcache.writebacks::total               280                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          159                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          159                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          159                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          159                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          516                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          516                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          516                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          516                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3558                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3558                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     38154875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     38154875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     38154875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     38154875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7510250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7510250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003908                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003908                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003908                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003908                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73943.556202                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73943.556202                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73943.556202                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73943.556202                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2110.806633                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2110.806633                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    407                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        81947                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           81947                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          339                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           339                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     25475000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     25475000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        82286                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        82286                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004120                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004120                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75147.492625                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75147.492625                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          339                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          339                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          345                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          345                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     24956750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     24956750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7510250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7510250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004120                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004120                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73618.731563                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73618.731563                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21768.840580                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21768.840580                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        49398                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          49398                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          336                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          336                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     25352625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     25352625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        49734                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        49734                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006756                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006756                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75454.241071                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75454.241071                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          159                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          159                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          177                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          177                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3213                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3213                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     13198125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     13198125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003559                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003559                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74565.677966                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74565.677966                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           401.203349                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              282017                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               833                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            338.555822                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   401.203349                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.783600                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.783600                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          426                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          382                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            528596                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           528596                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10577585000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
