<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="SPARTCAM.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="blob_detection.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="blob_detection.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="blob_detection.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="blob_detection_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="blob_detection_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="blob_detection_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="blob_detection_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="blob_detection_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="blobs_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="blobs_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="block3X3_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="dcm24.vhd"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="dcm24_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="dcm96.vhd"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="dcm96_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="draw_square_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/dcm24.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/dcm96.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="neighbours_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="spartcam_erode.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="spartcam_erode.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="spartcam_erode.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="spartcam_erode.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="spartcam_erode.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="spartcam_erode.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="spartcam_erode.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="spartcam_erode.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="spartcam_erode.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="spartcam_erode.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="spartcam_erode.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="spartcam_erode.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="spartcam_erode.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="spartcam_erode.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="spartcam_erode.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="spartcam_erode.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="spartcam_erode.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="spartcam_erode.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="spartcam_erode.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="spartcam_erode.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="spartcam_erode.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="spartcam_erode.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="spartcam_erode.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="spartcam_erode_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="spartcam_erode_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="spartcam_erode_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="spartcam_erode_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="spartcam_erode_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="spartcam_erode_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="spartcam_erode_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="spartcam_erode_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="spartcam_erode_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="spartcam_erode_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="spartcam_erode_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="spartcam_erode_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="spartcam_erode_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="spartcam_erode_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="spartcam_erode_xst.xrpt"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="spartcam_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="spartcam_sobel_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="xaw2vhdl.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1331822843" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1331822843">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1331914711" xil_pn:in_ck="4069598702717966632" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1331914711">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../../hdl/MAC16.vhd"/>
      <outfile xil_pn:name="../../../hdl/bbfifo_16x8.vhd"/>
      <outfile xil_pn:name="../../../hdl/binarization.vhd"/>
      <outfile xil_pn:name="../../../hdl/blob_detection.vhd"/>
      <outfile xil_pn:name="../../../hdl/blobs.vhd"/>
      <outfile xil_pn:name="../../../hdl/block3X3.vhd"/>
      <outfile xil_pn:name="../../../hdl/camera.vhd"/>
      <outfile xil_pn:name="../../../hdl/camera_interface.vhd"/>
      <outfile xil_pn:name="../../../hdl/conv3x3.vhd"/>
      <outfile xil_pn:name="../../../hdl/dilate3x3.vhd"/>
      <outfile xil_pn:name="../../../hdl/down_scaler.vhd"/>
      <outfile xil_pn:name="../../../hdl/draw_square.vhd"/>
      <outfile xil_pn:name="../../../hdl/erode3x3.vhd"/>
      <outfile xil_pn:name="../../../hdl/fifo_Nx8.vhd"/>
      <outfile xil_pn:name="../../../hdl/i2c_master.vhd"/>
      <outfile xil_pn:name="../../../hdl/kcuart_tx.vhd"/>
      <outfile xil_pn:name="../../../hdl/line_ram.vhd"/>
      <outfile xil_pn:name="../../../hdl/neighbours.vhd"/>
      <outfile xil_pn:name="../../../hdl/ram_Nx8.vhd"/>
      <outfile xil_pn:name="../../../hdl/ram_NxN.vhd"/>
      <outfile xil_pn:name="../../../hdl/register_rom.vhd"/>
      <outfile xil_pn:name="../../../hdl/rgb565_camera_interface.vhd"/>
      <outfile xil_pn:name="../../../hdl/rgb565_register_rom.vhd"/>
      <outfile xil_pn:name="../../../hdl/send_picture.vhd"/>
      <outfile xil_pn:name="../../../hdl/sobel3x3.vhd"/>
      <outfile xil_pn:name="../../../hdl/test_benches/sobel3x3_tb.vhd"/>
      <outfile xil_pn:name="../../../hdl/uart_tx.vhd"/>
      <outfile xil_pn:name="../../../hdl/yuv_camera_interface.vhd"/>
      <outfile xil_pn:name="../../../hdl/yuv_register_rom.vhd"/>
      <outfile xil_pn:name="blob_detection_tb.vhd"/>
      <outfile xil_pn:name="spartcam_erode.vhd"/>
      <outfile xil_pn:name="spartcam_sobel.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1331895735" xil_pn:in_ck="7141863822930202743" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="9038420105678284648" xil_pn:start_ts="1331895735">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1331895735" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6191262252376214" xil_pn:start_ts="1331895735">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1331825390" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4597896714799993784" xil_pn:start_ts="1331825390">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1331913170" xil_pn:in_ck="3267749741062929490" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1331913170">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../../../hdl/MAC16.vhd"/>
      <outfile xil_pn:name="../../../hdl/bbfifo_16x8.vhd"/>
      <outfile xil_pn:name="../../../hdl/binarization.vhd"/>
      <outfile xil_pn:name="../../../hdl/blob_detection.vhd"/>
      <outfile xil_pn:name="../../../hdl/blobs.vhd"/>
      <outfile xil_pn:name="../../../hdl/block3X3.vhd"/>
      <outfile xil_pn:name="../../../hdl/camera.vhd"/>
      <outfile xil_pn:name="../../../hdl/camera_interface.vhd"/>
      <outfile xil_pn:name="../../../hdl/conv3x3.vhd"/>
      <outfile xil_pn:name="../../../hdl/dilate3x3.vhd"/>
      <outfile xil_pn:name="../../../hdl/down_scaler.vhd"/>
      <outfile xil_pn:name="../../../hdl/erode3x3.vhd"/>
      <outfile xil_pn:name="../../../hdl/fifo_Nx8.vhd"/>
      <outfile xil_pn:name="../../../hdl/i2c_master.vhd"/>
      <outfile xil_pn:name="../../../hdl/kcuart_tx.vhd"/>
      <outfile xil_pn:name="../../../hdl/line_ram.vhd"/>
      <outfile xil_pn:name="../../../hdl/neighbours.vhd"/>
      <outfile xil_pn:name="../../../hdl/ram_Nx8.vhd"/>
      <outfile xil_pn:name="../../../hdl/ram_NxN.vhd"/>
      <outfile xil_pn:name="../../../hdl/register_rom.vhd"/>
      <outfile xil_pn:name="../../../hdl/rgb565_camera_interface.vhd"/>
      <outfile xil_pn:name="../../../hdl/rgb565_register_rom.vhd"/>
      <outfile xil_pn:name="../../../hdl/send_picture.vhd"/>
      <outfile xil_pn:name="../../../hdl/sobel3x3.vhd"/>
      <outfile xil_pn:name="../../../hdl/test_benches/sobel3x3_tb.vhd"/>
      <outfile xil_pn:name="../../../hdl/uart_tx.vhd"/>
      <outfile xil_pn:name="../../../hdl/yuv_camera_interface.vhd"/>
      <outfile xil_pn:name="../../../hdl/yuv_register_rom.vhd"/>
      <outfile xil_pn:name="blob_detection_tb.vhd"/>
      <outfile xil_pn:name="spartcam_erode.vhd"/>
      <outfile xil_pn:name="spartcam_sobel.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1331913177" xil_pn:in_ck="3267749741062929490" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5359900127849794894" xil_pn:start_ts="1331913170">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="blob_detection_tb_beh.prj"/>
      <outfile xil_pn:name="blob_detection_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1331913177" xil_pn:in_ck="-6237933535127357598" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8070899791956112031" xil_pn:start_ts="1331913177">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="blob_detection_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1331720918" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="9083180003169918026" xil_pn:start_ts="1331720918">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1331720918" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4597896714799993784" xil_pn:start_ts="1331720918">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1331720918" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1331720918">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1331720920" xil_pn:in_ck="7141863822930202743" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5864872432884314120" xil_pn:start_ts="1331720918">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="dcm24.vhd"/>
      <outfile xil_pn:name="dcm96.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1331720920" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5199527252420087910" xil_pn:start_ts="1331720920">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1331720920" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-9179272832431058350" xil_pn:start_ts="1331720920">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1331722861" xil_pn:in_ck="-6652144086954571577" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-611878727349423223" xil_pn:start_ts="1331722844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1331720939" xil_pn:in_ck="-4373178928791618405" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7298495481163241667" xil_pn:start_ts="1331720938">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1331722866" xil_pn:in_ck="-1691746380493429142" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7677054854818252021" xil_pn:start_ts="1331722861">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1331722871" xil_pn:in_ck="-1691746380493429141" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-8535960543883491901" xil_pn:start_ts="1331722866">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1331722889" xil_pn:in_ck="8772901663356416772" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3129755442398015208" xil_pn:start_ts="1331722871">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1331721032" xil_pn:in_ck="-4283767668880113524" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1331721025">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1331722889" xil_pn:in_ck="-1691746380493429273" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1331722886">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
