digraph "CFG for '_Z8FloatDivPfS_S_' function" {
	label="CFG for '_Z8FloatDivPfS_S_' function";

	Node0x6456900 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr inbounds i8, i8 addrspace(4)* %5, i64 16\l  %7 = bitcast i8 addrspace(4)* %6 to i32 addrspace(4)*\l  %8 = load i32, i32 addrspace(4)* %7, align 8, !tbaa !4\l  %9 = getelementptr i8, i8 addrspace(4)* %5, i64 6\l  %10 = bitcast i8 addrspace(4)* %9 to i16 addrspace(4)*\l  %11 = load i16, i16 addrspace(4)* %10, align 2, !range !13, !invariant.load\l... !14\l  %12 = zext i16 %11 to i32\l  %13 = udiv i32 %8, %12\l  %14 = mul i32 %13, %12\l  %15 = icmp ugt i32 %8, %14\l  %16 = zext i1 %15 to i32\l  %17 = add i32 %13, %16\l  %18 = mul i32 %17, %4\l  %19 = getelementptr inbounds i8, i8 addrspace(4)* %5, i64 20\l  %20 = bitcast i8 addrspace(4)* %19 to i32 addrspace(4)*\l  %21 = load i32, i32 addrspace(4)* %20, align 4, !tbaa !15\l  %22 = getelementptr i8, i8 addrspace(4)* %5, i64 8\l  %23 = bitcast i8 addrspace(4)* %22 to i16 addrspace(4)*\l  %24 = load i16, i16 addrspace(4)* %23, align 4, !range !13, !invariant.load\l... !14\l  %25 = zext i16 %24 to i32\l  %26 = udiv i32 %21, %25\l  %27 = mul i32 %26, %25\l  %28 = icmp ugt i32 %21, %27\l  %29 = zext i1 %28 to i32\l  %30 = add i32 %26, %29\l  %31 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %32 = bitcast i8 addrspace(4)* %31 to i16 addrspace(4)*\l  %33 = load i16, i16 addrspace(4)* %32, align 4, !range !13, !invariant.load\l... !14\l  %34 = zext i16 %33 to i32\l  %35 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %36 = add i32 %18, %35\l  %37 = mul i32 %30, %36\l  %38 = tail call i32 @llvm.amdgcn.workgroup.id.z()\l  %39 = add i32 %37, %38\l  %40 = mul i32 %39, %34\l  %41 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !16\l  %42 = add i32 %40, %41\l  %43 = zext i32 %42 to i64\l  %44 = getelementptr inbounds float, float addrspace(1)* %1, i64 %43\l  %45 = load float, float addrspace(1)* %44, align 4, !tbaa !17,\l... !amdgpu.noclobber !14\l  %46 = fcmp contract une float %45, 0.000000e+00\l  br i1 %46, label %47, label %51\l|{<s0>T|<s1>F}}"];
	Node0x6456900:s0 -> Node0x645b9b0;
	Node0x6456900:s1 -> Node0x645ba40;
	Node0x645b9b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#e8765c70",label="{%47:\l47:                                               \l  %48 = getelementptr inbounds float, float addrspace(1)* %0, i64 %43\l  %49 = load float, float addrspace(1)* %48, align 4, !tbaa !17,\l... !amdgpu.noclobber !14\l  %50 = fdiv contract float %49, %45\l  br label %51\l}"];
	Node0x645b9b0 -> Node0x645ba40;
	Node0x645ba40 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%51:\l51:                                               \l  %52 = phi float [ %50, %47 ], [ 0.000000e+00, %3 ]\l  %53 = getelementptr inbounds float, float addrspace(1)* %2, i64 %43\l  store float %52, float addrspace(1)* %53, align 4\l  ret void\l}"];
}
