Analysis & Synthesis report for Ethernet
Tue Nov 11 13:18:45 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for ram:ram_inst|altsyncram:altsyncram_component|altsyncram_7kl1:auto_generated
 16. Source assignments for sld_signaltap:auto_signaltap_0
 17. Parameter Settings for User Entity Instance: pll_zsj:pll1|altpll:altpll_component
 18. Parameter Settings for User Entity Instance: pll_test:pll2|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: sin2:u_sin2|sin2_nco_ii_0:nco_ii_0
 20. Parameter Settings for User Entity Instance: udp:u1|ipsend:ipsend_inst
 21. Parameter Settings for User Entity Instance: udp:u1|crc:crc_inst
 22. Parameter Settings for User Entity Instance: udp:u1|iprecieve:iprecieve_inst
 23. Parameter Settings for User Entity Instance: ram:ram_inst|altsyncram:altsyncram_component
 24. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 25. altpll Parameter Settings by Entity Instance
 26. altsyncram Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "udp:u1|iprecieve:iprecieve_inst"
 28. Port Connectivity Checks: "udp:u1|crc:crc_inst"
 29. Port Connectivity Checks: "udp:u1|ipsend:ipsend_inst"
 30. Port Connectivity Checks: "udp:u1"
 31. Port Connectivity Checks: "sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_nco_aprid_dxx:ux0219"
 32. Port Connectivity Checks: "sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_dxx:ux002"
 33. Port Connectivity Checks: "sin2:u_sin2"
 34. Port Connectivity Checks: "pll_test:pll2"
 35. Port Connectivity Checks: "pll_zsj:pll1"
 36. Signal Tap Logic Analyzer Settings
 37. Post-Synthesis Netlist Statistics for Top Partition
 38. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
 39. Elapsed Time Per Partition
 40. Connections to In-System Debugging Instance "auto_signaltap_0"
 41. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 11 13:18:45 2025           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; Ethernet                                        ;
; Top-level Entity Name              ; Ethernet                                        ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 1,892                                           ;
;     Total combinational functions  ; 1,438                                           ;
;     Dedicated logic registers      ; 1,157                                           ;
; Total registers                    ; 1157                                            ;
; Total pins                         ; 55                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 158,720                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 2                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                            ; Ethernet           ; Ethernet           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processors 7-14        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; PLL_test/pll_test.v                                                ; yes             ; User Wizard-Generated File                   ; C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/PLL_test/pll_test.v                                                ;             ;
; pll/pll_zsj.v                                                      ; yes             ; User Wizard-Generated File                   ; C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/pll/pll_zsj.v                                                      ;             ;
; sin2/synthesis/sin2.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/sin2.v                                              ; sin2        ;
; sin2/synthesis/submodules/asj_nco_aprid_dxx.v                      ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/submodules/asj_nco_aprid_dxx.v                      ; sin2        ;
; sin2/synthesis/submodules/asj_nco_mob_rw.v                         ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/submodules/asj_nco_mob_rw.v                         ; sin2        ;
; sin2/synthesis/submodules/asj_nco_isdr.v                           ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/submodules/asj_nco_isdr.v                           ; sin2        ;
; sin2/synthesis/submodules/asj_dxx_g.v                              ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/submodules/asj_dxx_g.v                              ; sin2        ;
; sin2/synthesis/submodules/asj_dxx.v                                ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/submodules/asj_dxx.v                                ; sin2        ;
; sin2/synthesis/submodules/asj_gal.v                                ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/submodules/asj_gal.v                                ; sin2        ;
; sin2/synthesis/submodules/asj_nco_as_m_cen.v                       ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/submodules/asj_nco_as_m_cen.v                       ; sin2        ;
; sin2/synthesis/submodules/asj_altqmcpipe.v                         ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/submodules/asj_altqmcpipe.v                         ; sin2        ;
; sin2/synthesis/submodules/sin2_nco_ii_0_sin.hex                    ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/submodules/sin2_nco_ii_0_sin.hex                    ; sin2        ;
; sin2/synthesis/submodules/sin2_nco_ii_0_cos.hex                    ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/submodules/sin2_nco_ii_0_cos.hex                    ; sin2        ;
; sin2/synthesis/submodules/sin2_nco_ii_0.v                          ; yes             ; User Verilog HDL File                        ; C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/submodules/sin2_nco_ii_0.v                          ; sin2        ;
; Src/ram.v                                                          ; yes             ; User Wizard-Generated File                   ; C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/ram.v                                                          ;             ;
; Src/udp.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/udp.v                                                          ;             ;
; Src/ipsend.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/ipsend.v                                                       ;             ;
; Src/iprecieve.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/iprecieve.v                                                    ;             ;
; Src/Ethernet.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v                                                     ;             ;
; Src/crc.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/crc.v                                                          ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; d:/intelffpga/quartus/libraries/megafunctions/altpll.tdf                                                                                                                    ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; d:/intelffpga/quartus/libraries/megafunctions/aglobal181.inc                                                                                                                ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; d:/intelffpga/quartus/libraries/megafunctions/stratix_pll.inc                                                                                                               ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/intelffpga/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                                             ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/intelffpga/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                                             ;             ;
; db/pll_zsj_altpll.v                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/pll_zsj_altpll.v                                                ;             ;
; db/pll_test_altpll.v                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/pll_test_altpll.v                                               ;             ;
; lpm_add_sub.tdf                                                    ; yes             ; Megafunction                                 ; d:/intelffpga/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                                                               ;             ;
; addcore.inc                                                        ; yes             ; Megafunction                                 ; d:/intelffpga/quartus/libraries/megafunctions/addcore.inc                                                                                                                   ;             ;
; look_add.inc                                                       ; yes             ; Megafunction                                 ; d:/intelffpga/quartus/libraries/megafunctions/look_add.inc                                                                                                                  ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/intelffpga/quartus/libraries/megafunctions/bypassff.inc                                                                                                                  ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/intelffpga/quartus/libraries/megafunctions/altshift.inc                                                                                                                  ;             ;
; alt_stratix_add_sub.inc                                            ; yes             ; Megafunction                                 ; d:/intelffpga/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                                                                       ;             ;
; db/add_sub_s4i.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/add_sub_s4i.tdf                                                 ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelffpga/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/intelffpga/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                         ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/intelffpga/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                   ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/intelffpga/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/intelffpga/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                 ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/intelffpga/quartus/libraries/megafunctions/altrom.inc                                                                                                                    ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/intelffpga/quartus/libraries/megafunctions/altram.inc                                                                                                                    ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/intelffpga/quartus/libraries/megafunctions/altdpram.inc                                                                                                                  ;             ;
; db/altsyncram_uj91.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/altsyncram_uj91.tdf                                             ;             ;
; db/altsyncram_pj91.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/altsyncram_pj91.tdf                                             ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/intelffpga/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                               ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/intelffpga/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                              ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/intelffpga/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                               ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/intelffpga/quartus/libraries/megafunctions/cmpconst.inc                                                                                                                  ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/intelffpga/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                               ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/intelffpga/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                               ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/intelffpga/quartus/libraries/megafunctions/dffeea.inc                                                                                                                    ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/intelffpga/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                                       ;             ;
; db/cntr_9si.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/cntr_9si.tdf                                                    ;             ;
; db/altsyncram_7kl1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/altsyncram_7kl1.tdf                                             ;             ;
; pzdyqx.vhd                                                         ; yes             ; Encrypted Megafunction                       ; d:/intelffpga/quartus/libraries/megafunctions/pzdyqx.vhd                                                                                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/intelffpga/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                                             ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intelffpga/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                                        ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/intelffpga/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                                           ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/intelffpga/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                              ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/intelffpga/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                                 ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/intelffpga/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                                  ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intelffpga/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                                        ;             ;
; db/altsyncram_oa24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/altsyncram_oa24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/intelffpga/quartus/libraries/megafunctions/altdpram.tdf                                                                                                                  ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/intelffpga/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                                ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/intelffpga/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                                   ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/intelffpga/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                                           ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/intelffpga/quartus/libraries/megafunctions/altsyncram.inc                                                                                                                ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/intelffpga/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                                   ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/intelffpga/quartus/libraries/megafunctions/muxlut.inc                                                                                                                    ;             ;
; db/mux_rsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/mux_rsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelffpga/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                                ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/intelffpga/quartus/libraries/megafunctions/declut.inc                                                                                                                    ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/decode_dvf.tdf                                                  ;             ;
; db/cntr_bgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/cntr_bgi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_g9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/cntr_g9j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/intelffpga/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/intelffpga/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                 ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/intelffpga/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                             ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/intelffpga/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                   ; altera_sld  ;
; db/ip/sldd56e4902/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/ip/sldd56e4902/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldd56e4902/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/ip/sldd56e4902/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldd56e4902/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/ip/sldd56e4902/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldd56e4902/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/ip/sldd56e4902/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldd56e4902/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/ip/sldd56e4902/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldd56e4902/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/ip/sldd56e4902/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/intelffpga/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                              ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                       ;
+---------------------------------------------+-------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                               ;
+---------------------------------------------+-------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,892                                                                               ;
;                                             ;                                                                                     ;
; Total combinational functions               ; 1438                                                                                ;
; Logic element usage by number of LUT inputs ;                                                                                     ;
;     -- 4 input functions                    ; 548                                                                                 ;
;     -- 3 input functions                    ; 309                                                                                 ;
;     -- <=2 input functions                  ; 581                                                                                 ;
;                                             ;                                                                                     ;
; Logic elements by mode                      ;                                                                                     ;
;     -- normal mode                          ; 1068                                                                                ;
;     -- arithmetic mode                      ; 370                                                                                 ;
;                                             ;                                                                                     ;
; Total registers                             ; 1157                                                                                ;
;     -- Dedicated logic registers            ; 1157                                                                                ;
;     -- I/O registers                        ; 0                                                                                   ;
;                                             ;                                                                                     ;
; I/O pins                                    ; 55                                                                                  ;
; Total memory bits                           ; 158720                                                                              ;
;                                             ;                                                                                     ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                   ;
;                                             ;                                                                                     ;
; Total PLLs                                  ; 2                                                                                   ;
;     -- PLLs                                 ; 2                                                                                   ;
;                                             ;                                                                                     ;
; Maximum fan-out node                        ; pll_zsj:pll1|altpll:altpll_component|pll_zsj_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 489                                                                                 ;
; Total fan-out                               ; 9264                                                                                ;
; Average fan-out                             ; 3.34                                                                                ;
+---------------------------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |Ethernet                                                                                                                               ; 1438 (99)           ; 1157 (78)                 ; 158720      ; 0            ; 0       ; 0         ; 55   ; 0            ; |Ethernet                                                                                                                                                                                                                                                                                                                                            ; Ethernet                          ; work         ;
;    |pll_test:pll2|                                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|pll_test:pll2                                                                                                                                                                                                                                                                                                                              ; pll_test                          ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|pll_test:pll2|altpll:altpll_component                                                                                                                                                                                                                                                                                                      ; altpll                            ; work         ;
;          |pll_test_altpll:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|pll_test:pll2|altpll:altpll_component|pll_test_altpll:auto_generated                                                                                                                                                                                                                                                                       ; pll_test_altpll                   ; work         ;
;    |pll_zsj:pll1|                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|pll_zsj:pll1                                                                                                                                                                                                                                                                                                                               ; pll_zsj                           ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|pll_zsj:pll1|altpll:altpll_component                                                                                                                                                                                                                                                                                                       ; altpll                            ; work         ;
;          |pll_zsj_altpll:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|pll_zsj:pll1|altpll:altpll_component|pll_zsj_altpll:auto_generated                                                                                                                                                                                                                                                                         ; pll_zsj_altpll                    ; work         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 122 (0)             ; 72 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                              ; pzdyqx                            ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 122 (12)            ; 72 (9)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                 ; pzdyqx_impl                       ; work         ;
;          |GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|                                                                ; 53 (23)             ; 28 (8)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1                                                                                                                                                                                                                                   ; GHVD5181                          ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 30 (30)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                 ; LQYT7093                          ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                               ; KIFI3548                          ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 22 (22)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                               ; LQYT7093                          ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                               ; PUDL0439                          ; work         ;
;    |ram:ram_inst|                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|ram:ram_inst                                                                                                                                                                                                                                                                                                                               ; ram                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|ram:ram_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;          |altsyncram_7kl1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_7kl1:auto_generated                                                                                                                                                                                                                                                                ; altsyncram_7kl1                   ; work         ;
;    |sin2:u_sin2|                                                                                                                        ; 90 (0)              ; 76 (0)                    ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sin2:u_sin2                                                                                                                                                                                                                                                                                                                                ; sin2                              ; sin2         ;
;       |sin2_nco_ii_0:nco_ii_0|                                                                                                          ; 90 (0)              ; 76 (0)                    ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sin2:u_sin2|sin2_nco_ii_0:nco_ii_0                                                                                                                                                                                                                                                                                                         ; sin2_nco_ii_0                     ; sin2         ;
;          |asj_altqmcpipe:ux000|                                                                                                         ; 33 (22)             ; 22 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000                                                                                                                                                                                                                                                                                    ; asj_altqmcpipe                    ; sin2         ;
;             |lpm_add_sub:acc|                                                                                                           ; 11 (0)              ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc                                                                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                |add_sub_s4i:auto_generated|                                                                                             ; 11 (11)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_s4i:auto_generated                                                                                                                                                                                                                                         ; add_sub_s4i                       ; work         ;
;          |asj_dxx:ux002|                                                                                                                ; 19 (19)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_dxx:ux002                                                                                                                                                                                                                                                                                           ; asj_dxx                           ; sin2         ;
;          |asj_dxx_g:ux001|                                                                                                              ; 18 (18)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_dxx_g:ux001                                                                                                                                                                                                                                                                                         ; asj_dxx_g                         ; sin2         ;
;          |asj_gal:ux009|                                                                                                                ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_gal:ux009                                                                                                                                                                                                                                                                                           ; asj_gal                           ; sin2         ;
;          |asj_nco_as_m_cen:ux0120|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120                                                                                                                                                                                                                                                                                 ; asj_nco_as_m_cen                  ; sin2         ;
;             |altsyncram:altsyncram_component0|                                                                                          ; 0 (0)               ; 0 (0)                     ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_uj91:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_uj91:auto_generated                                                                                                                                                                                                                 ; altsyncram_uj91                   ; work         ;
;          |asj_nco_mob_rw:ux122|                                                                                                         ; 12 (12)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122                                                                                                                                                                                                                                                                                    ; asj_nco_mob_rw                    ; sin2         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 169 (1)             ; 108 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 168 (0)             ; 108 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 168 (0)             ; 108 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 168 (1)             ; 108 (6)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 167 (0)             ; 102 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 167 (127)           ; 102 (74)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 386 (2)             ; 530 (24)                  ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 384 (0)             ; 506 (0)                   ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 384 (89)            ; 506 (168)                 ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 25 (0)              ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_rsc:auto_generated|                                                                                              ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                              ; mux_rsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_oa24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_oa24:auto_generated                                                                                                                                                 ; altsyncram_oa24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 85 (85)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 30 (1)              ; 76 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 24 (0)              ; 60 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 24 (0)              ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 5 (5)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 94 (9)              ; 79 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_bgi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_bgi:auto_generated                                                             ; cntr_bgi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)              ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_g9j:auto_generated|                                                                                             ; 11 (11)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                      ; cntr_g9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 12 (12)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |udp:u1|                                                                                                                             ; 572 (0)             ; 293 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|udp:u1                                                                                                                                                                                                                                                                                                                                     ; udp                               ; work         ;
;       |crc:crc_inst|                                                                                                                    ; 45 (45)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|udp:u1|crc:crc_inst                                                                                                                                                                                                                                                                                                                        ; crc                               ; work         ;
;       |iprecieve:iprecieve_inst|                                                                                                        ; 117 (117)           ; 156 (156)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|udp:u1|iprecieve:iprecieve_inst                                                                                                                                                                                                                                                                                                            ; iprecieve                         ; work         ;
;       |ipsend:ipsend_inst|                                                                                                              ; 410 (410)           ; 105 (105)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ethernet|udp:u1|ipsend:ipsend_inst                                                                                                                                                                                                                                                                                                                  ; ipsend                            ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------+
; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_7kl1:auto_generated|ALTSYNCRAM                                                                                                                ; M9K  ; Simple Dual Port ; 4096         ; 32           ; 4096         ; 32           ; 131072 ; None                  ;
; sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_uj91:auto_generated|ALTSYNCRAM                                                                 ; AUTO ; ROM              ; 256          ; 12           ; --           ; --           ; 3072   ; sin2_nco_ii_0_sin.hex ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_oa24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 12           ; 2048         ; 12           ; 24576  ; None                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Vendor ; IP Core Name  ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File     ;
+--------+---------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed      ; |Ethernet|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                     ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed      ; |Ethernet|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                     ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed      ; |Ethernet|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                     ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed      ; |Ethernet|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                     ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed      ; |Ethernet|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                     ;
; Altera ; ALTPLL        ; 16.0    ; N/A          ; N/A           ; |Ethernet|pll_zsj:pll1                                                                                                                                                                                                                                                        ; pll/pll_zsj.v       ;
; Altera ; ALTPLL        ; 16.0    ; N/A          ; N/A           ; |Ethernet|pll_test:pll2                                                                                                                                                                                                                                                       ; PLL_test/pll_test.v ;
; Altera ; RAM: 2-PORT   ; 16.0    ; N/A          ; N/A           ; |Ethernet|ram:ram_inst                                                                                                                                                                                                                                                        ; Src/ram.v           ;
; N/A    ; altera_nco_ii ; 16.0    ; N/A          ; N/A           ; |Ethernet|sin2:u_sin2                                                                                                                                                                                                                                                         ; sin2.qsys           ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; OpenCore Plus ; |Ethernet|sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000                                                                                                                                                                                                             ;                     ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; OpenCore Plus ; |Ethernet|sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_dxx_g:ux001                                                                                                                                                                                                                  ;                     ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; OpenCore Plus ; |Ethernet|sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_dxx:ux002                                                                                                                                                                                                                    ;                     ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; OpenCore Plus ; |Ethernet|sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_gal:ux009                                                                                                                                                                                                                    ;                     ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; OpenCore Plus ; |Ethernet|sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120                                                                                                                                                                                                          ;                     ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; OpenCore Plus ; |Ethernet|sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121                                                                                                                                                                                                          ;                     ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; OpenCore Plus ; |Ethernet|sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122                                                                                                                                                                                                             ;                     ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; OpenCore Plus ; |Ethernet|sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123                                                                                                                                                                                                             ;                     ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; OpenCore Plus ; |Ethernet|sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_nco_aprid_dxx:ux0219                                                                                                                                                                                                         ;                     ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; OpenCore Plus ; |Ethernet|sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr                                                                                                                                                                                                           ;                     ;
+--------+---------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                             ; Reason for Removal                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; udp:u1|ipsend:ipsend_inst|ip_header[2][24]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[2][23]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[2][22]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[2][21]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[2][20]                                                                                                ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[2][19]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[2][18]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[2][17]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[2][16]                                                                                                ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[1][15]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[1][14]                                                                                                ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[1][13]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[1][12]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[1][11]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[1][10]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[1][9]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[1][8]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[1][7]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[1][6]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[1][5]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[1][4]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[1][3]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[1][2]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[1][1]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[1][0]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][31]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][30]                                                                                                ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][29]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][28]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][27]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][26]                                                                                                ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][25]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][24]                                                                                                ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][23]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][22]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][21]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][20]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][19]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][18]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][17]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][16]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][15]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][14]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][13]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][12]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][11]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][10]                                                                                                ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][9]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][8]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][7]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][6]                                                                                                 ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][5]                                                                                                 ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][4]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][3]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][2]                                                                                                 ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][1]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[0][0]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[2][25]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[2][26]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[2][27]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[2][28]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[2][29]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[2][30]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[2][31]                                                                                                ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][0]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][1]                                                                                                 ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][2]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][3]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][4]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][5]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][6]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][7]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][8]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][9]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][10]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][11]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][12]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][13]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][14]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][15]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][16]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][17]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][18]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][19]                                                                                                ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][20]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][21]                                                                                                ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][22]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][23]                                                                                                ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][24]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][25]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][26]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][27]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][28]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][29]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][30]                                                                                                ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][31]                                                                                                ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][0]                                                                                                 ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][1]                                                                                                 ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][2]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][3]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][4]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][5]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][6]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][7]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][8]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][9]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][10]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][11]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][12]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][13]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][14]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][15]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][16]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][17]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][18]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][19]                                                                                                ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][20]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][21]                                                                                                ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][22]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][23]                                                                                                ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][24]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][25]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][26]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][27]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][28]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][29]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][30]                                                                                                ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[4][31]                                                                                                ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][0]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][1]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][2]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][3]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][4]                                                                                                 ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][5]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][6]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][7]                                                                                                 ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][8]                                                                                                 ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][9]                                                                                                 ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][10]                                                                                                ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][11]                                                                                                ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][12]                                                                                                ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][13]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][14]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][15]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][16]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][17]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][18]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][19]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][20]                                                                                                ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][21]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][22]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][23]                                                                                                ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][24]                                                                                                ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][25]                                                                                                ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][26]                                                                                                ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][27]                                                                                                ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][28]                                                                                                ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][29]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][30]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[5][31]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][0]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][1]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][2]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][3]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][4]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][5]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][6]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][7]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][8]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][9]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][10]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][11]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][12]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][13]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][14]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][15]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][16]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][17]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][18]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][19]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][20]                                                                                                ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][21]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][22]                                                                                                ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][23]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][24]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][25]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][26]                                                                                                ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][27]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][28]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][29]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][30]                                                                                                ; Stuck at GND due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|ip_header[6][31]                                                                                                ; Stuck at GND due to stuck port data_in ;
; sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_9si:auto_generated|counter_reg_bit[0..2] ; Lost fanout                            ;
; ram_data_i[0..3,16..19]                                                                                                                   ; Stuck at GND due to stuck port data_in ;
; ram_wren_i                                                                                                                                ; Stuck at VCC due to stuck port data_in ;
; udp:u1|ipsend:ipsend_inst|check_buffer[19..31]                                                                                            ; Stuck at GND due to stuck port data_in ;
; udp:u1|iprecieve:iprecieve_inst|byte_counter[2]                                                                                           ; Stuck at GND due to stuck port data_in ;
; sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[0,1]                                                                             ; Lost fanout                            ;
; Total Number of Removed Registers = 220                                                                                                   ;                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                          ;
+--------------------------------------------+---------------------------+---------------------------------------------+
; Register name                              ; Reason for Removal        ; Registers Removed due to This Register      ;
+--------------------------------------------+---------------------------+---------------------------------------------+
; udp:u1|ipsend:ipsend_inst|ip_header[2][24] ; Stuck at GND              ; udp:u1|ipsend:ipsend_inst|check_buffer[23], ;
;                                            ; due to stuck port data_in ; udp:u1|ipsend:ipsend_inst|check_buffer[20], ;
;                                            ;                           ; udp:u1|ipsend:ipsend_inst|check_buffer[21], ;
;                                            ;                           ; udp:u1|ipsend:ipsend_inst|check_buffer[22]  ;
; udp:u1|ipsend:ipsend_inst|ip_header[3][0]  ; Stuck at GND              ; udp:u1|ipsend:ipsend_inst|check_buffer[19]  ;
;                                            ; due to stuck port data_in ;                                             ;
+--------------------------------------------+---------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1157  ;
; Number of registers using Synchronous Clear  ; 144   ;
; Number of registers using Synchronous Load   ; 105   ;
; Number of registers using Asynchronous Clear ; 324   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 709   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; udp:u1|crc:crc_inst|Crc[15]                                                                                                                                                                                                                                                                                                     ; 2       ;
; udp:u1|crc:crc_inst|Crc[23]                                                                                                                                                                                                                                                                                                     ; 2       ;
; udp:u1|crc:crc_inst|Crc[7]                                                                                                                                                                                                                                                                                                      ; 2       ;
; udp:u1|crc:crc_inst|Crc[31]                                                                                                                                                                                                                                                                                                     ; 4       ;
; udp:u1|crc:crc_inst|Crc[22]                                                                                                                                                                                                                                                                                                     ; 2       ;
; udp:u1|crc:crc_inst|Crc[14]                                                                                                                                                                                                                                                                                                     ; 2       ;
; udp:u1|crc:crc_inst|Crc[6]                                                                                                                                                                                                                                                                                                      ; 2       ;
; udp:u1|crc:crc_inst|Crc[30]                                                                                                                                                                                                                                                                                                     ; 4       ;
; udp:u1|crc:crc_inst|Crc[13]                                                                                                                                                                                                                                                                                                     ; 2       ;
; udp:u1|crc:crc_inst|Crc[21]                                                                                                                                                                                                                                                                                                     ; 2       ;
; udp:u1|crc:crc_inst|Crc[5]                                                                                                                                                                                                                                                                                                      ; 2       ;
; udp:u1|crc:crc_inst|Crc[29]                                                                                                                                                                                                                                                                                                     ; 6       ;
; udp:u1|crc:crc_inst|Crc[20]                                                                                                                                                                                                                                                                                                     ; 2       ;
; udp:u1|crc:crc_inst|Crc[12]                                                                                                                                                                                                                                                                                                     ; 2       ;
; udp:u1|crc:crc_inst|Crc[4]                                                                                                                                                                                                                                                                                                      ; 2       ;
; udp:u1|crc:crc_inst|Crc[28]                                                                                                                                                                                                                                                                                                     ; 5       ;
; udp:u1|crc:crc_inst|Crc[11]                                                                                                                                                                                                                                                                                                     ; 2       ;
; udp:u1|crc:crc_inst|Crc[19]                                                                                                                                                                                                                                                                                                     ; 2       ;
; udp:u1|crc:crc_inst|Crc[3]                                                                                                                                                                                                                                                                                                      ; 2       ;
; udp:u1|crc:crc_inst|Crc[27]                                                                                                                                                                                                                                                                                                     ; 5       ;
; udp:u1|crc:crc_inst|Crc[18]                                                                                                                                                                                                                                                                                                     ; 2       ;
; udp:u1|crc:crc_inst|Crc[10]                                                                                                                                                                                                                                                                                                     ; 2       ;
; udp:u1|crc:crc_inst|Crc[2]                                                                                                                                                                                                                                                                                                      ; 2       ;
; udp:u1|crc:crc_inst|Crc[26]                                                                                                                                                                                                                                                                                                     ; 5       ;
; udp:u1|crc:crc_inst|Crc[9]                                                                                                                                                                                                                                                                                                      ; 2       ;
; udp:u1|crc:crc_inst|Crc[1]                                                                                                                                                                                                                                                                                                      ; 2       ;
; udp:u1|crc:crc_inst|Crc[25]                                                                                                                                                                                                                                                                                                     ; 3       ;
; udp:u1|crc:crc_inst|Crc[17]                                                                                                                                                                                                                                                                                                     ; 2       ;
; udp:u1|crc:crc_inst|Crc[24]                                                                                                                                                                                                                                                                                                     ; 6       ;
; udp:u1|crc:crc_inst|Crc[16]                                                                                                                                                                                                                                                                                                     ; 2       ;
; udp:u1|crc:crc_inst|Crc[8]                                                                                                                                                                                                                                                                                                      ; 2       ;
; udp:u1|crc:crc_inst|Crc[0]                                                                                                                                                                                                                                                                                                      ; 2       ;
; consume                                                                                                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 47                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Ethernet|udp:u1|ipsend:ipsend_inst|check_buffer[1]                                ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |Ethernet|phi_test[4]                                                              ;
; 17:1               ; 16 bits   ; 176 LEs       ; 16 LEs               ; 160 LEs                ; Yes        ; |Ethernet|udp:u1|ipsend:ipsend_inst|ip_header[2][12]                               ;
; 17:1               ; 16 bits   ; 176 LEs       ; 16 LEs               ; 160 LEs                ; Yes        ; |Ethernet|udp:u1|ipsend:ipsend_inst|tx_data_counter[7]                             ;
; 17:1               ; 12 bits   ; 132 LEs       ; 12 LEs               ; 120 LEs                ; Yes        ; |Ethernet|udp:u1|ipsend:ipsend_inst|ram_rd_addr[11]                                ;
; 18:1               ; 5 bits    ; 60 LEs        ; 5 LEs                ; 55 LEs                 ; Yes        ; |Ethernet|udp:u1|ipsend:ipsend_inst|j[4]                                           ;
; 18:1               ; 16 bits   ; 192 LEs       ; 16 LEs               ; 176 LEs                ; Yes        ; |Ethernet|udp:u1|iprecieve:iprecieve_inst|data_counter[14]                         ;
; 23:1               ; 3 bits    ; 45 LEs        ; 3 LEs                ; 42 LEs                 ; Yes        ; |Ethernet|udp:u1|iprecieve:iprecieve_inst|byte_counter[0]                          ;
; 23:1               ; 2 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; Yes        ; |Ethernet|udp:u1|ipsend:ipsend_inst|tx_state[1]                                    ;
; 21:1               ; 5 bits    ; 70 LEs        ; 5 LEs                ; 65 LEs                 ; Yes        ; |Ethernet|udp:u1|ipsend:ipsend_inst|i[0]                                           ;
; 26:1               ; 5 bits    ; 85 LEs        ; 5 LEs                ; 80 LEs                 ; Yes        ; |Ethernet|udp:u1|iprecieve:iprecieve_inst|state_counter[0]                         ;
; 56:1               ; 5 bits    ; 185 LEs       ; 125 LEs              ; 60 LEs                 ; Yes        ; |Ethernet|udp:u1|ipsend:ipsend_inst|dataout[4]                                     ;
; 56:1               ; 2 bits    ; 74 LEs        ; 48 LEs               ; 26 LEs                 ; Yes        ; |Ethernet|udp:u1|ipsend:ipsend_inst|dataout[6]                                     ;
; 20:1               ; 4 bits    ; 52 LEs        ; 44 LEs               ; 8 LEs                  ; Yes        ; |Ethernet|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for ram:ram_inst|altsyncram:altsyncram_component|altsyncram_7kl1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_zsj:pll1|altpll:altpll_component ;
+-------------------------------+---------------------------+-----------------------+
; Parameter Name                ; Value                     ; Type                  ;
+-------------------------------+---------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped               ;
; PLL_TYPE                      ; AUTO                      ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_zsj ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped               ;
; SCAN_CHAIN                    ; LONG                      ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped               ;
; LOCK_HIGH                     ; 1                         ; Untyped               ;
; LOCK_LOW                      ; 1                         ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped               ;
; SKIP_VCO                      ; OFF                       ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped               ;
; BANDWIDTH                     ; 0                         ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped               ;
; DOWN_SPREAD                   ; 0                         ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                         ; Signed Integer        ;
; CLK1_MULTIPLY_BY              ; 5                         ; Signed Integer        ;
; CLK0_MULTIPLY_BY              ; 5                         ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                         ; Signed Integer        ;
; CLK1_DIVIDE_BY                ; 2                         ; Signed Integer        ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 90                        ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 2000                      ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                        ; Signed Integer        ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer        ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped               ;
; DPA_DIVIDER                   ; 0                         ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped               ;
; VCO_MIN                       ; 0                         ; Untyped               ;
; VCO_MAX                       ; 0                         ; Untyped               ;
; VCO_CENTER                    ; 0                         ; Untyped               ;
; PFD_MIN                       ; 0                         ; Untyped               ;
; PFD_MAX                       ; 0                         ; Untyped               ;
; M_INITIAL                     ; 0                         ; Untyped               ;
; M                             ; 0                         ; Untyped               ;
; N                             ; 1                         ; Untyped               ;
; M2                            ; 1                         ; Untyped               ;
; N2                            ; 1                         ; Untyped               ;
; SS                            ; 1                         ; Untyped               ;
; C0_HIGH                       ; 0                         ; Untyped               ;
; C1_HIGH                       ; 0                         ; Untyped               ;
; C2_HIGH                       ; 0                         ; Untyped               ;
; C3_HIGH                       ; 0                         ; Untyped               ;
; C4_HIGH                       ; 0                         ; Untyped               ;
; C5_HIGH                       ; 0                         ; Untyped               ;
; C6_HIGH                       ; 0                         ; Untyped               ;
; C7_HIGH                       ; 0                         ; Untyped               ;
; C8_HIGH                       ; 0                         ; Untyped               ;
; C9_HIGH                       ; 0                         ; Untyped               ;
; C0_LOW                        ; 0                         ; Untyped               ;
; C1_LOW                        ; 0                         ; Untyped               ;
; C2_LOW                        ; 0                         ; Untyped               ;
; C3_LOW                        ; 0                         ; Untyped               ;
; C4_LOW                        ; 0                         ; Untyped               ;
; C5_LOW                        ; 0                         ; Untyped               ;
; C6_LOW                        ; 0                         ; Untyped               ;
; C7_LOW                        ; 0                         ; Untyped               ;
; C8_LOW                        ; 0                         ; Untyped               ;
; C9_LOW                        ; 0                         ; Untyped               ;
; C0_INITIAL                    ; 0                         ; Untyped               ;
; C1_INITIAL                    ; 0                         ; Untyped               ;
; C2_INITIAL                    ; 0                         ; Untyped               ;
; C3_INITIAL                    ; 0                         ; Untyped               ;
; C4_INITIAL                    ; 0                         ; Untyped               ;
; C5_INITIAL                    ; 0                         ; Untyped               ;
; C6_INITIAL                    ; 0                         ; Untyped               ;
; C7_INITIAL                    ; 0                         ; Untyped               ;
; C8_INITIAL                    ; 0                         ; Untyped               ;
; C9_INITIAL                    ; 0                         ; Untyped               ;
; C0_MODE                       ; BYPASS                    ; Untyped               ;
; C1_MODE                       ; BYPASS                    ; Untyped               ;
; C2_MODE                       ; BYPASS                    ; Untyped               ;
; C3_MODE                       ; BYPASS                    ; Untyped               ;
; C4_MODE                       ; BYPASS                    ; Untyped               ;
; C5_MODE                       ; BYPASS                    ; Untyped               ;
; C6_MODE                       ; BYPASS                    ; Untyped               ;
; C7_MODE                       ; BYPASS                    ; Untyped               ;
; C8_MODE                       ; BYPASS                    ; Untyped               ;
; C9_MODE                       ; BYPASS                    ; Untyped               ;
; C0_PH                         ; 0                         ; Untyped               ;
; C1_PH                         ; 0                         ; Untyped               ;
; C2_PH                         ; 0                         ; Untyped               ;
; C3_PH                         ; 0                         ; Untyped               ;
; C4_PH                         ; 0                         ; Untyped               ;
; C5_PH                         ; 0                         ; Untyped               ;
; C6_PH                         ; 0                         ; Untyped               ;
; C7_PH                         ; 0                         ; Untyped               ;
; C8_PH                         ; 0                         ; Untyped               ;
; C9_PH                         ; 0                         ; Untyped               ;
; L0_HIGH                       ; 1                         ; Untyped               ;
; L1_HIGH                       ; 1                         ; Untyped               ;
; G0_HIGH                       ; 1                         ; Untyped               ;
; G1_HIGH                       ; 1                         ; Untyped               ;
; G2_HIGH                       ; 1                         ; Untyped               ;
; G3_HIGH                       ; 1                         ; Untyped               ;
; E0_HIGH                       ; 1                         ; Untyped               ;
; E1_HIGH                       ; 1                         ; Untyped               ;
; E2_HIGH                       ; 1                         ; Untyped               ;
; E3_HIGH                       ; 1                         ; Untyped               ;
; L0_LOW                        ; 1                         ; Untyped               ;
; L1_LOW                        ; 1                         ; Untyped               ;
; G0_LOW                        ; 1                         ; Untyped               ;
; G1_LOW                        ; 1                         ; Untyped               ;
; G2_LOW                        ; 1                         ; Untyped               ;
; G3_LOW                        ; 1                         ; Untyped               ;
; E0_LOW                        ; 1                         ; Untyped               ;
; E1_LOW                        ; 1                         ; Untyped               ;
; E2_LOW                        ; 1                         ; Untyped               ;
; E3_LOW                        ; 1                         ; Untyped               ;
; L0_INITIAL                    ; 1                         ; Untyped               ;
; L1_INITIAL                    ; 1                         ; Untyped               ;
; G0_INITIAL                    ; 1                         ; Untyped               ;
; G1_INITIAL                    ; 1                         ; Untyped               ;
; G2_INITIAL                    ; 1                         ; Untyped               ;
; G3_INITIAL                    ; 1                         ; Untyped               ;
; E0_INITIAL                    ; 1                         ; Untyped               ;
; E1_INITIAL                    ; 1                         ; Untyped               ;
; E2_INITIAL                    ; 1                         ; Untyped               ;
; E3_INITIAL                    ; 1                         ; Untyped               ;
; L0_MODE                       ; BYPASS                    ; Untyped               ;
; L1_MODE                       ; BYPASS                    ; Untyped               ;
; G0_MODE                       ; BYPASS                    ; Untyped               ;
; G1_MODE                       ; BYPASS                    ; Untyped               ;
; G2_MODE                       ; BYPASS                    ; Untyped               ;
; G3_MODE                       ; BYPASS                    ; Untyped               ;
; E0_MODE                       ; BYPASS                    ; Untyped               ;
; E1_MODE                       ; BYPASS                    ; Untyped               ;
; E2_MODE                       ; BYPASS                    ; Untyped               ;
; E3_MODE                       ; BYPASS                    ; Untyped               ;
; L0_PH                         ; 0                         ; Untyped               ;
; L1_PH                         ; 0                         ; Untyped               ;
; G0_PH                         ; 0                         ; Untyped               ;
; G1_PH                         ; 0                         ; Untyped               ;
; G2_PH                         ; 0                         ; Untyped               ;
; G3_PH                         ; 0                         ; Untyped               ;
; E0_PH                         ; 0                         ; Untyped               ;
; E1_PH                         ; 0                         ; Untyped               ;
; E2_PH                         ; 0                         ; Untyped               ;
; E3_PH                         ; 0                         ; Untyped               ;
; M_PH                          ; 0                         ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped               ;
; CLK0_COUNTER                  ; G0                        ; Untyped               ;
; CLK1_COUNTER                  ; G0                        ; Untyped               ;
; CLK2_COUNTER                  ; G0                        ; Untyped               ;
; CLK3_COUNTER                  ; G0                        ; Untyped               ;
; CLK4_COUNTER                  ; G0                        ; Untyped               ;
; CLK5_COUNTER                  ; G0                        ; Untyped               ;
; CLK6_COUNTER                  ; E0                        ; Untyped               ;
; CLK7_COUNTER                  ; E1                        ; Untyped               ;
; CLK8_COUNTER                  ; E2                        ; Untyped               ;
; CLK9_COUNTER                  ; E3                        ; Untyped               ;
; L0_TIME_DELAY                 ; 0                         ; Untyped               ;
; L1_TIME_DELAY                 ; 0                         ; Untyped               ;
; G0_TIME_DELAY                 ; 0                         ; Untyped               ;
; G1_TIME_DELAY                 ; 0                         ; Untyped               ;
; G2_TIME_DELAY                 ; 0                         ; Untyped               ;
; G3_TIME_DELAY                 ; 0                         ; Untyped               ;
; E0_TIME_DELAY                 ; 0                         ; Untyped               ;
; E1_TIME_DELAY                 ; 0                         ; Untyped               ;
; E2_TIME_DELAY                 ; 0                         ; Untyped               ;
; E3_TIME_DELAY                 ; 0                         ; Untyped               ;
; M_TIME_DELAY                  ; 0                         ; Untyped               ;
; N_TIME_DELAY                  ; 0                         ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped               ;
; ENABLE0_COUNTER               ; L0                        ; Untyped               ;
; ENABLE1_COUNTER               ; L0                        ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped               ;
; LOOP_FILTER_C                 ; 5                         ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped               ;
; VCO_POST_SCALE                ; 0                         ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped               ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped               ;
; PORT_CLK2                     ; PORT_USED                 ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped               ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped               ;
; M_TEST_SOURCE                 ; 5                         ; Untyped               ;
; C0_TEST_SOURCE                ; 5                         ; Untyped               ;
; C1_TEST_SOURCE                ; 5                         ; Untyped               ;
; C2_TEST_SOURCE                ; 5                         ; Untyped               ;
; C3_TEST_SOURCE                ; 5                         ; Untyped               ;
; C4_TEST_SOURCE                ; 5                         ; Untyped               ;
; C5_TEST_SOURCE                ; 5                         ; Untyped               ;
; C6_TEST_SOURCE                ; 5                         ; Untyped               ;
; C7_TEST_SOURCE                ; 5                         ; Untyped               ;
; C8_TEST_SOURCE                ; 5                         ; Untyped               ;
; C9_TEST_SOURCE                ; 5                         ; Untyped               ;
; CBXI_PARAMETER                ; pll_zsj_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped               ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE        ;
+-------------------------------+---------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_test:pll2|altpll:altpll_component ;
+-------------------------------+----------------------------+-----------------------+
; Parameter Name                ; Value                      ; Type                  ;
+-------------------------------+----------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped               ;
; PLL_TYPE                      ; AUTO                       ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_test ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped               ;
; SCAN_CHAIN                    ; LONG                       ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped               ;
; LOCK_HIGH                     ; 1                          ; Untyped               ;
; LOCK_LOW                      ; 1                          ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped               ;
; SKIP_VCO                      ; OFF                        ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped               ;
; BANDWIDTH                     ; 0                          ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped               ;
; DOWN_SPREAD                   ; 0                          ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 5                          ; Signed Integer        ;
; CLK0_MULTIPLY_BY              ; 5                          ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped               ;
; CLK1_DIVIDE_BY                ; 2                          ; Signed Integer        ;
; CLK0_DIVIDE_BY                ; 2                          ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 4000                       ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                         ; Signed Integer        ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped               ;
; DPA_DIVIDER                   ; 0                          ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped               ;
; VCO_MIN                       ; 0                          ; Untyped               ;
; VCO_MAX                       ; 0                          ; Untyped               ;
; VCO_CENTER                    ; 0                          ; Untyped               ;
; PFD_MIN                       ; 0                          ; Untyped               ;
; PFD_MAX                       ; 0                          ; Untyped               ;
; M_INITIAL                     ; 0                          ; Untyped               ;
; M                             ; 0                          ; Untyped               ;
; N                             ; 1                          ; Untyped               ;
; M2                            ; 1                          ; Untyped               ;
; N2                            ; 1                          ; Untyped               ;
; SS                            ; 1                          ; Untyped               ;
; C0_HIGH                       ; 0                          ; Untyped               ;
; C1_HIGH                       ; 0                          ; Untyped               ;
; C2_HIGH                       ; 0                          ; Untyped               ;
; C3_HIGH                       ; 0                          ; Untyped               ;
; C4_HIGH                       ; 0                          ; Untyped               ;
; C5_HIGH                       ; 0                          ; Untyped               ;
; C6_HIGH                       ; 0                          ; Untyped               ;
; C7_HIGH                       ; 0                          ; Untyped               ;
; C8_HIGH                       ; 0                          ; Untyped               ;
; C9_HIGH                       ; 0                          ; Untyped               ;
; C0_LOW                        ; 0                          ; Untyped               ;
; C1_LOW                        ; 0                          ; Untyped               ;
; C2_LOW                        ; 0                          ; Untyped               ;
; C3_LOW                        ; 0                          ; Untyped               ;
; C4_LOW                        ; 0                          ; Untyped               ;
; C5_LOW                        ; 0                          ; Untyped               ;
; C6_LOW                        ; 0                          ; Untyped               ;
; C7_LOW                        ; 0                          ; Untyped               ;
; C8_LOW                        ; 0                          ; Untyped               ;
; C9_LOW                        ; 0                          ; Untyped               ;
; C0_INITIAL                    ; 0                          ; Untyped               ;
; C1_INITIAL                    ; 0                          ; Untyped               ;
; C2_INITIAL                    ; 0                          ; Untyped               ;
; C3_INITIAL                    ; 0                          ; Untyped               ;
; C4_INITIAL                    ; 0                          ; Untyped               ;
; C5_INITIAL                    ; 0                          ; Untyped               ;
; C6_INITIAL                    ; 0                          ; Untyped               ;
; C7_INITIAL                    ; 0                          ; Untyped               ;
; C8_INITIAL                    ; 0                          ; Untyped               ;
; C9_INITIAL                    ; 0                          ; Untyped               ;
; C0_MODE                       ; BYPASS                     ; Untyped               ;
; C1_MODE                       ; BYPASS                     ; Untyped               ;
; C2_MODE                       ; BYPASS                     ; Untyped               ;
; C3_MODE                       ; BYPASS                     ; Untyped               ;
; C4_MODE                       ; BYPASS                     ; Untyped               ;
; C5_MODE                       ; BYPASS                     ; Untyped               ;
; C6_MODE                       ; BYPASS                     ; Untyped               ;
; C7_MODE                       ; BYPASS                     ; Untyped               ;
; C8_MODE                       ; BYPASS                     ; Untyped               ;
; C9_MODE                       ; BYPASS                     ; Untyped               ;
; C0_PH                         ; 0                          ; Untyped               ;
; C1_PH                         ; 0                          ; Untyped               ;
; C2_PH                         ; 0                          ; Untyped               ;
; C3_PH                         ; 0                          ; Untyped               ;
; C4_PH                         ; 0                          ; Untyped               ;
; C5_PH                         ; 0                          ; Untyped               ;
; C6_PH                         ; 0                          ; Untyped               ;
; C7_PH                         ; 0                          ; Untyped               ;
; C8_PH                         ; 0                          ; Untyped               ;
; C9_PH                         ; 0                          ; Untyped               ;
; L0_HIGH                       ; 1                          ; Untyped               ;
; L1_HIGH                       ; 1                          ; Untyped               ;
; G0_HIGH                       ; 1                          ; Untyped               ;
; G1_HIGH                       ; 1                          ; Untyped               ;
; G2_HIGH                       ; 1                          ; Untyped               ;
; G3_HIGH                       ; 1                          ; Untyped               ;
; E0_HIGH                       ; 1                          ; Untyped               ;
; E1_HIGH                       ; 1                          ; Untyped               ;
; E2_HIGH                       ; 1                          ; Untyped               ;
; E3_HIGH                       ; 1                          ; Untyped               ;
; L0_LOW                        ; 1                          ; Untyped               ;
; L1_LOW                        ; 1                          ; Untyped               ;
; G0_LOW                        ; 1                          ; Untyped               ;
; G1_LOW                        ; 1                          ; Untyped               ;
; G2_LOW                        ; 1                          ; Untyped               ;
; G3_LOW                        ; 1                          ; Untyped               ;
; E0_LOW                        ; 1                          ; Untyped               ;
; E1_LOW                        ; 1                          ; Untyped               ;
; E2_LOW                        ; 1                          ; Untyped               ;
; E3_LOW                        ; 1                          ; Untyped               ;
; L0_INITIAL                    ; 1                          ; Untyped               ;
; L1_INITIAL                    ; 1                          ; Untyped               ;
; G0_INITIAL                    ; 1                          ; Untyped               ;
; G1_INITIAL                    ; 1                          ; Untyped               ;
; G2_INITIAL                    ; 1                          ; Untyped               ;
; G3_INITIAL                    ; 1                          ; Untyped               ;
; E0_INITIAL                    ; 1                          ; Untyped               ;
; E1_INITIAL                    ; 1                          ; Untyped               ;
; E2_INITIAL                    ; 1                          ; Untyped               ;
; E3_INITIAL                    ; 1                          ; Untyped               ;
; L0_MODE                       ; BYPASS                     ; Untyped               ;
; L1_MODE                       ; BYPASS                     ; Untyped               ;
; G0_MODE                       ; BYPASS                     ; Untyped               ;
; G1_MODE                       ; BYPASS                     ; Untyped               ;
; G2_MODE                       ; BYPASS                     ; Untyped               ;
; G3_MODE                       ; BYPASS                     ; Untyped               ;
; E0_MODE                       ; BYPASS                     ; Untyped               ;
; E1_MODE                       ; BYPASS                     ; Untyped               ;
; E2_MODE                       ; BYPASS                     ; Untyped               ;
; E3_MODE                       ; BYPASS                     ; Untyped               ;
; L0_PH                         ; 0                          ; Untyped               ;
; L1_PH                         ; 0                          ; Untyped               ;
; G0_PH                         ; 0                          ; Untyped               ;
; G1_PH                         ; 0                          ; Untyped               ;
; G2_PH                         ; 0                          ; Untyped               ;
; G3_PH                         ; 0                          ; Untyped               ;
; E0_PH                         ; 0                          ; Untyped               ;
; E1_PH                         ; 0                          ; Untyped               ;
; E2_PH                         ; 0                          ; Untyped               ;
; E3_PH                         ; 0                          ; Untyped               ;
; M_PH                          ; 0                          ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped               ;
; CLK0_COUNTER                  ; G0                         ; Untyped               ;
; CLK1_COUNTER                  ; G0                         ; Untyped               ;
; CLK2_COUNTER                  ; G0                         ; Untyped               ;
; CLK3_COUNTER                  ; G0                         ; Untyped               ;
; CLK4_COUNTER                  ; G0                         ; Untyped               ;
; CLK5_COUNTER                  ; G0                         ; Untyped               ;
; CLK6_COUNTER                  ; E0                         ; Untyped               ;
; CLK7_COUNTER                  ; E1                         ; Untyped               ;
; CLK8_COUNTER                  ; E2                         ; Untyped               ;
; CLK9_COUNTER                  ; E3                         ; Untyped               ;
; L0_TIME_DELAY                 ; 0                          ; Untyped               ;
; L1_TIME_DELAY                 ; 0                          ; Untyped               ;
; G0_TIME_DELAY                 ; 0                          ; Untyped               ;
; G1_TIME_DELAY                 ; 0                          ; Untyped               ;
; G2_TIME_DELAY                 ; 0                          ; Untyped               ;
; G3_TIME_DELAY                 ; 0                          ; Untyped               ;
; E0_TIME_DELAY                 ; 0                          ; Untyped               ;
; E1_TIME_DELAY                 ; 0                          ; Untyped               ;
; E2_TIME_DELAY                 ; 0                          ; Untyped               ;
; E3_TIME_DELAY                 ; 0                          ; Untyped               ;
; M_TIME_DELAY                  ; 0                          ; Untyped               ;
; N_TIME_DELAY                  ; 0                          ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped               ;
; ENABLE0_COUNTER               ; L0                         ; Untyped               ;
; ENABLE1_COUNTER               ; L0                         ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped               ;
; LOOP_FILTER_C                 ; 5                          ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped               ;
; VCO_POST_SCALE                ; 0                          ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E               ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped               ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped               ;
; PORT_CLK1                     ; PORT_USED                  ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped               ;
; PORT_ARESET                   ; PORT_USED                  ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped               ;
; PORT_LOCKED                   ; PORT_USED                  ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped               ;
; M_TEST_SOURCE                 ; 5                          ; Untyped               ;
; C0_TEST_SOURCE                ; 5                          ; Untyped               ;
; C1_TEST_SOURCE                ; 5                          ; Untyped               ;
; C2_TEST_SOURCE                ; 5                          ; Untyped               ;
; C3_TEST_SOURCE                ; 5                          ; Untyped               ;
; C4_TEST_SOURCE                ; 5                          ; Untyped               ;
; C5_TEST_SOURCE                ; 5                          ; Untyped               ;
; C6_TEST_SOURCE                ; 5                          ; Untyped               ;
; C7_TEST_SOURCE                ; 5                          ; Untyped               ;
; C8_TEST_SOURCE                ; 5                          ; Untyped               ;
; C9_TEST_SOURCE                ; 5                          ; Untyped               ;
; CBXI_PARAMETER                ; pll_test_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped               ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone IV E               ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE        ;
+-------------------------------+----------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sin2:u_sin2|sin2_nco_ii_0:nco_ii_0 ;
+----------------+-----------------------+----------------------------------------+
; Parameter Name ; Value                 ; Type                                   ;
+----------------+-----------------------+----------------------------------------+
; mpr            ; 12                    ; Signed Integer                         ;
; apr            ; 11                    ; Signed Integer                         ;
; apri           ; 8                     ; Signed Integer                         ;
; aprf           ; 32                    ; Signed Integer                         ;
; aprp           ; 16                    ; Signed Integer                         ;
; aprid          ; 13                    ; Signed Integer                         ;
; dpri           ; 4                     ; Signed Integer                         ;
; rdw            ; 12                    ; Signed Integer                         ;
; raw            ; 8                     ; Signed Integer                         ;
; rnw            ; 0                     ; Signed Integer                         ;
; rsf            ; sin2_nco_ii_0_sin.hex ; String                                 ;
; rcf            ; sin2_nco_ii_0_cos.hex ; String                                 ;
; nc             ; 1                     ; Signed Integer                         ;
; log2nc         ; 0                     ; Signed Integer                         ;
; outselinit     ; -1                    ; Signed Integer                         ;
; paci0          ; 0                     ; Signed Integer                         ;
; paci1          ; 0                     ; Signed Integer                         ;
; paci2          ; 0                     ; Signed Integer                         ;
; paci3          ; 0                     ; Signed Integer                         ;
; paci4          ; 0                     ; Signed Integer                         ;
; paci5          ; 0                     ; Signed Integer                         ;
; paci6          ; 0                     ; Signed Integer                         ;
; paci7          ; 0                     ; Signed Integer                         ;
; hyper_pipeline ; 0                     ; Signed Integer                         ;
+----------------+-----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp:u1|ipsend:ipsend_inst ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; idle           ; 0000  ; Unsigned Binary                               ;
; start          ; 0001  ; Unsigned Binary                               ;
; make           ; 0010  ; Unsigned Binary                               ;
; send55         ; 0011  ; Unsigned Binary                               ;
; sendmac        ; 0100  ; Unsigned Binary                               ;
; sendheader     ; 0101  ; Unsigned Binary                               ;
; senddata       ; 0110  ; Unsigned Binary                               ;
; sendcrc        ; 0111  ; Unsigned Binary                               ;
; sendphi        ; 1000  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp:u1|crc:crc_inst ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; Tp             ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp:u1|iprecieve:iprecieve_inst ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; idle           ; 0000  ; Unsigned Binary                                     ;
; six_55         ; 0001  ; Unsigned Binary                                     ;
; spd_d5         ; 0010  ; Unsigned Binary                                     ;
; rx_mac         ; 0011  ; Unsigned Binary                                     ;
; rx_IP_Protocol ; 0100  ; Unsigned Binary                                     ;
; rx_IP_layer    ; 0101  ; Unsigned Binary                                     ;
; rx_UDP_layer   ; 0110  ; Unsigned Binary                                     ;
; rx_data        ; 0111  ; Unsigned Binary                                     ;
; rx_finish      ; 1000  ; Unsigned Binary                                     ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_7kl1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                  ;
+-------------------------------------------------+---------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                         ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                 ; String         ;
; sld_node_info                                   ; 805334528                                                     ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                               ; String         ;
; SLD_IP_VERSION                                  ; 6                                                             ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                             ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                             ; Signed Integer ;
; sld_data_bits                                   ; 12                                                            ; Untyped        ;
; sld_trigger_bits                                ; 12                                                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                            ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                         ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                         ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                             ; Untyped        ;
; sld_sample_depth                                ; 2048                                                          ; Untyped        ;
; sld_segment_size                                ; 2048                                                          ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                          ; Untyped        ;
; sld_state_bits                                  ; 11                                                            ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                             ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                             ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                             ; Signed Integer ;
; sld_trigger_level                               ; 1                                                             ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                             ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                             ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                             ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                      ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                             ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                             ; Untyped        ;
; sld_ram_pipeline                                ; 1                                                             ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                             ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                             ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                          ; String         ;
; sld_inversion_mask_length                       ; 61                                                            ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                             ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                     ; String         ;
; sld_state_flow_use_generated                    ; 0                                                             ; Untyped        ;
; sld_current_resource_width                      ; 1                                                             ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                           ; Untyped        ;
; sld_storage_qualifier_bits                      ; 12                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                             ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                             ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                             ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                             ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 2                                     ;
; Entity Instance               ; pll_zsj:pll1|altpll:altpll_component  ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
; Entity Instance               ; pll_test:pll2|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 1                                            ;
; Entity Instance                           ; ram:ram_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 4096                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 32                                           ;
;     -- NUMWORDS_B                         ; 4096                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                       ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "udp:u1|iprecieve:iprecieve_inst" ;
+------------+--------+----------+----------------------------+
; Port       ; Type   ; Severity ; Details                    ;
+------------+--------+----------+----------------------------+
; board_mac  ; Output ; Info     ; Explicitly unconnected     ;
; pc_mac     ; Output ; Info     ; Explicitly unconnected     ;
; IP_Prtcl   ; Output ; Info     ; Explicitly unconnected     ;
; IP_layer   ; Output ; Info     ; Explicitly unconnected     ;
; pc_IP      ; Output ; Info     ; Explicitly unconnected     ;
; board_IP   ; Output ; Info     ; Explicitly unconnected     ;
; UDP_layer  ; Output ; Info     ; Explicitly unconnected     ;
; valid_ip_P ; Output ; Info     ; Explicitly unconnected     ;
+------------+--------+----------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp:u1|crc:crc_inst"                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; CrcNext ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp:u1|ipsend:ipsend_inst"                                                                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; clr        ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; crc_valid  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; datain_reg ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp:u1"                                                                                                                                            ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                         ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; ram_wr_data             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; rx_total_length         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; mydata_num              ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "mydata_num[15..1]" have no fanouts ;
; mydata_num              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; rx_state                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; rx_data_length          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; ram_wr_addr             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; data_receive            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; tx_state                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; datain_reg              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; tx_data_length[15..11]  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; tx_data_length[9..7]    ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; tx_data_length[3..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; tx_data_length[10]      ; Input  ; Info     ; Stuck at VCC                                                                                                                    ;
; tx_data_length[6]       ; Input  ; Info     ; Stuck at VCC                                                                                                                    ;
; tx_data_length[5]       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; tx_data_length[4]       ; Input  ; Info     ; Stuck at VCC                                                                                                                    ;
; tx_total_length[6..5]   ; Input  ; Info     ; Stuck at VCC                                                                                                                    ;
; tx_total_length[15..11] ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; tx_total_length[9..7]   ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; tx_total_length[4..3]   ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; tx_total_length[1..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; tx_total_length[10]     ; Input  ; Info     ; Stuck at VCC                                                                                                                    ;
; tx_total_length[2]      ; Input  ; Info     ; Stuck at VCC                                                                                                                    ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_nco_aprid_dxx:ux0219"                                                                  ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                      ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; pcc_d ; Output ; Warning  ; Output or bidir port (14 bits) is wider than the port expression (13 bits) it drives; bit(s) "pcc_d[13..13]" have no fanouts ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_dxx:ux002"                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dxxpdo[4..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sin2:u_sin2"                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clken     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; fcos_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "pll_test:pll2"           ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; areset ; Input  ; Info     ; Stuck at GND           ;
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_zsj:pll1"                                                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Stuck at GND                                                                        ;
; c0     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; locked ; Output ; Info     ; Explicitly unconnected                                                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 12                  ; 12               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 57                          ;
; cycloneiii_ff         ; 447                         ;
;     CLR               ; 11                          ;
;     CLR SCLR          ; 12                          ;
;     ENA               ; 175                         ;
;     ENA CLR           ; 56                          ;
;     ENA SCLR          ; 47                          ;
;     ENA SCLR SLD      ; 3                           ;
;     ENA SLD           ; 30                          ;
;     SCLR              ; 16                          ;
;     SLD               ; 1                           ;
;     plain             ; 96                          ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 764                         ;
;     arith             ; 276                         ;
;         2 data inputs ; 236                         ;
;         3 data inputs ; 40                          ;
;     normal            ; 488                         ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 18                          ;
;         2 data inputs ; 109                         ;
;         3 data inputs ; 63                          ;
;         4 data inputs ; 292                         ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 44                          ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 4.16                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; boundary_port         ; 15                                    ;
; cycloneiii_ff         ; 72                                    ;
;     CLR               ; 2                                     ;
;     ENA               ; 13                                    ;
;     ENA CLR           ; 10                                    ;
;     ENA CLR SLD       ; 3                                     ;
;     SCLR              ; 18                                    ;
;     plain             ; 26                                    ;
; cycloneiii_lcell_comb ; 122                                   ;
;     arith             ; 4                                     ;
;         2 data inputs ; 4                                     ;
;     normal            ; 118                                   ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 20                                    ;
;         3 data inputs ; 23                                    ;
;         4 data inputs ; 51                                    ;
;                       ;                                       ;
; Max LUT depth         ; 14.00                                 ;
; Average LUT depth     ; 3.01                                  ;
+-----------------------+---------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
; pzdyqx:nabboc  ; 00:00:00     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                        ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                   ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------+---------+
; ad_clk               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pll_zsj:pll1|altpll:altpll_component|pll_zsj_altpll:auto_generated|wire_pll1_clk[2] ; N/A     ;
; e_rxer               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; e_rxer                                                                              ; N/A     ;
; e_rxer               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; e_rxer                                                                              ; N/A     ;
; e_txd[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u1|ipsend:ipsend_inst|dataout[0]                                                ; N/A     ;
; e_txd[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u1|ipsend:ipsend_inst|dataout[0]                                                ; N/A     ;
; e_txd[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u1|ipsend:ipsend_inst|dataout[1]                                                ; N/A     ;
; e_txd[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u1|ipsend:ipsend_inst|dataout[1]                                                ; N/A     ;
; e_txd[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u1|ipsend:ipsend_inst|dataout[2]                                                ; N/A     ;
; e_txd[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u1|ipsend:ipsend_inst|dataout[2]                                                ; N/A     ;
; e_txd[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u1|ipsend:ipsend_inst|dataout[3]                                                ; N/A     ;
; e_txd[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u1|ipsend:ipsend_inst|dataout[3]                                                ; N/A     ;
; e_txd[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u1|ipsend:ipsend_inst|dataout[4]                                                ; N/A     ;
; e_txd[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u1|ipsend:ipsend_inst|dataout[4]                                                ; N/A     ;
; e_txd[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u1|ipsend:ipsend_inst|dataout[5]                                                ; N/A     ;
; e_txd[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u1|ipsend:ipsend_inst|dataout[5]                                                ; N/A     ;
; e_txd[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u1|ipsend:ipsend_inst|dataout[6]                                                ; N/A     ;
; e_txd[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u1|ipsend:ipsend_inst|dataout[6]                                                ; N/A     ;
; e_txd[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u1|ipsend:ipsend_inst|dataout[7]                                                ; N/A     ;
; e_txd[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u1|ipsend:ipsend_inst|dataout[7]                                                ; N/A     ;
; e_txen               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u1|ipsend:ipsend_inst|txen                                                      ; N/A     ;
; e_txen               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u1|ipsend:ipsend_inst|txen                                                      ; N/A     ;
; e_txer               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u1|ipsend:ipsend_inst|txer                                                      ; N/A     ;
; e_txer               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u1|ipsend:ipsend_inst|txer                                                      ; N/A     ;
; flag1                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; flag1                                                                               ; N/A     ;
; flag1                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; flag1                                                                               ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Tue Nov 11 13:18:18 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Ethernet -c Ethernet
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file pll_test/pll_test.v
    Info (12023): Found entity 1: pll_test File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/PLL_test/pll_test.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_zsj.v
    Info (12023): Found entity 1: pll_zsj File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/pll/pll_zsj.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file sin2/synthesis/sin2.v
    Info (12023): Found entity 1: sin2 File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/sin2.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file sin2/synthesis/submodules/asj_nco_aprid_dxx.v
    Info (12023): Found entity 1: asj_nco_aprid_dxx File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/submodules/asj_nco_aprid_dxx.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file sin2/synthesis/submodules/asj_nco_mob_rw.v
    Info (12023): Found entity 1: asj_nco_mob_rw File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/submodules/asj_nco_mob_rw.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file sin2/synthesis/submodules/asj_nco_isdr.v
    Info (12023): Found entity 1: asj_nco_isdr File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/submodules/asj_nco_isdr.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file sin2/synthesis/submodules/asj_dxx_g.v
    Info (12023): Found entity 1: asj_dxx_g File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/submodules/asj_dxx_g.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file sin2/synthesis/submodules/asj_dxx.v
    Info (12023): Found entity 1: asj_dxx File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/submodules/asj_dxx.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file sin2/synthesis/submodules/asj_gal.v
    Info (12023): Found entity 1: asj_gal File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/submodules/asj_gal.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file sin2/synthesis/submodules/asj_nco_as_m_cen.v
    Info (12023): Found entity 1: asj_nco_as_m_cen File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/submodules/asj_nco_as_m_cen.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file sin2/synthesis/submodules/asj_altqmcpipe.v
    Info (12023): Found entity 1: asj_altqmcpipe File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/submodules/asj_altqmcpipe.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file sin2/synthesis/submodules/sin2_nco_ii_0.v
    Info (12023): Found entity 1: sin2_nco_ii_0 File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/submodules/sin2_nco_ii_0.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file src/ram.v
    Info (12023): Found entity 1: ram File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/udp.v
    Info (12023): Found entity 1: udp File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/udp.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/ipsend.v
    Info (12023): Found entity 1: ipsend File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/ipsend.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/iprecieve.v
    Info (12023): Found entity 1: iprecieve File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/iprecieve.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/ethernet.v
    Info (12023): Found entity 1: Ethernet File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/crc.v
    Info (12023): Found entity 1: crc File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/crc.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at udp.v(53): created implicit net for "crc_valid" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/udp.v Line: 53
Warning (10236): Verilog HDL Implicit Net warning at Ethernet.v(218): created implicit net for "mydata_num" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v Line: 218
Info (12127): Elaborating entity "Ethernet" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Ethernet.v(49): object "ram_wr_finish" assigned a value but never read File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v Line: 49
Warning (10036): Verilog HDL or VHDL warning at Ethernet.v(108): object "send_trigger" assigned a value but never read File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v Line: 108
Warning (10036): Verilog HDL or VHDL warning at Ethernet.v(121): object "flag" assigned a value but never read File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v Line: 121
Warning (10034): Output port "e_mdc" at Ethernet.v(6) has no driver File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v Line: 6
Info (12128): Elaborating entity "pll_zsj" for hierarchy "pll_zsj:pll1" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v Line: 94
Info (12128): Elaborating entity "altpll" for hierarchy "pll_zsj:pll1|altpll:altpll_component" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/pll/pll_zsj.v Line: 112
Info (12130): Elaborated megafunction instantiation "pll_zsj:pll1|altpll:altpll_component" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/pll/pll_zsj.v Line: 112
Info (12133): Instantiated megafunction "pll_zsj:pll1|altpll:altpll_component" with the following parameter: File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/pll/pll_zsj.v Line: 112
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "2000"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "5"
    Info (12134): Parameter "clk1_phase_shift" = "90"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_zsj"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_zsj_altpll.v
    Info (12023): Found entity 1: pll_zsj_altpll File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/pll_zsj_altpll.v Line: 30
Info (12128): Elaborating entity "pll_zsj_altpll" for hierarchy "pll_zsj:pll1|altpll:altpll_component|pll_zsj_altpll:auto_generated" File: d:/intelffpga/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "pll_test" for hierarchy "pll_test:pll2" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v Line: 104
Info (12128): Elaborating entity "altpll" for hierarchy "pll_test:pll2|altpll:altpll_component" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/PLL_test/pll_test.v Line: 108
Info (12130): Elaborated megafunction instantiation "pll_test:pll2|altpll:altpll_component" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/PLL_test/pll_test.v Line: 108
Info (12133): Instantiated megafunction "pll_test:pll2|altpll:altpll_component" with the following parameter: File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/PLL_test/pll_test.v Line: 108
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "5"
    Info (12134): Parameter "clk1_phase_shift" = "4000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_test"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_test_altpll.v
    Info (12023): Found entity 1: pll_test_altpll File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/pll_test_altpll.v Line: 30
Info (12128): Elaborating entity "pll_test_altpll" for hierarchy "pll_test:pll2|altpll:altpll_component|pll_test_altpll:auto_generated" File: d:/intelffpga/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "sin2" for hierarchy "sin2:u_sin2" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v Line: 206
Info (12128): Elaborating entity "sin2_nco_ii_0" for hierarchy "sin2:u_sin2|sin2_nco_ii_0:nco_ii_0" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/sin2.v Line: 24
Info (12128): Elaborating entity "asj_altqmcpipe" for hierarchy "sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/submodules/sin2_nco_ii_0.v Line: 242
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/submodules/asj_altqmcpipe.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_s4i.tdf
    Info (12023): Found entity 1: add_sub_s4i File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/add_sub_s4i.tdf Line: 22
Info (12128): Elaborating entity "add_sub_s4i" for hierarchy "sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_s4i:auto_generated" File: d:/intelffpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "asj_dxx_g" for hierarchy "sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_dxx_g:ux001" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/submodules/sin2_nco_ii_0.v Line: 260
Info (12128): Elaborating entity "asj_dxx" for hierarchy "sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_dxx:ux002" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/submodules/sin2_nco_ii_0.v Line: 269
Info (12128): Elaborating entity "asj_nco_aprid_dxx" for hierarchy "sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_nco_aprid_dxx:ux0219" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/submodules/sin2_nco_ii_0.v Line: 276
Info (12128): Elaborating entity "asj_gal" for hierarchy "sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_gal:ux009" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/submodules/sin2_nco_ii_0.v Line: 286
Info (12128): Elaborating entity "asj_nco_as_m_cen" for hierarchy "sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/submodules/sin2_nco_ii_0.v Line: 293
Info (12128): Elaborating entity "altsyncram" for hierarchy "sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
Info (12130): Elaborated megafunction instantiation "sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
Info (12133): Instantiated megafunction "sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0" with the following parameter: File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "numwords_a" = "0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "sin2_nco_ii_0_sin.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uj91.tdf
    Info (12023): Found entity 1: altsyncram_uj91 File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/altsyncram_uj91.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_uj91" for hierarchy "sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_uj91:auto_generated" File: d:/intelffpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "asj_nco_as_m_cen" for hierarchy "sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/submodules/sin2_nco_ii_0.v Line: 304
Info (12128): Elaborating entity "altsyncram" for hierarchy "sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
Info (12130): Elaborated megafunction instantiation "sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
Info (12133): Instantiated megafunction "sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0" with the following parameter: File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/submodules/asj_nco_as_m_cen.v Line: 65
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "numwords_a" = "0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "sin2_nco_ii_0_cos.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pj91.tdf
    Info (12023): Found entity 1: altsyncram_pj91 File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/altsyncram_pj91.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pj91" for hierarchy "sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_pj91:auto_generated" File: d:/intelffpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "asj_nco_mob_rw" for hierarchy "sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/submodules/sin2_nco_ii_0.v Line: 317
Info (12128): Elaborating entity "asj_nco_isdr" for hierarchy "sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/submodules/sin2_nco_ii_0.v Line: 336
Info (12128): Elaborating entity "lpm_counter" for hierarchy "sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/submodules/asj_nco_isdr.v Line: 59
Info (12130): Elaborated megafunction instantiation "sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/submodules/asj_nco_isdr.v Line: 59
Info (12133): Instantiated megafunction "sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" with the following parameter: File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/sin2/synthesis/submodules/asj_nco_isdr.v Line: 59
    Info (12134): Parameter "lpm_width" = "3"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_direction" = "UP"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_9si.tdf
    Info (12023): Found entity 1: cntr_9si File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/cntr_9si.tdf Line: 25
Info (12128): Elaborating entity "cntr_9si" for hierarchy "sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_9si:auto_generated" File: d:/intelffpga/quartus/libraries/megafunctions/lpm_counter.tdf Line: 258
Info (12128): Elaborating entity "udp" for hierarchy "udp:u1" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v Line: 236
Warning (10034): Output port "datain_reg" at udp.v(20) has no driver File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/udp.v Line: 20
Info (12128): Elaborating entity "ipsend" for hierarchy "udp:u1|ipsend:ipsend_inst" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/udp.v Line: 59
Warning (10230): Verilog HDL assignment warning at ipsend.v(135): truncated value with size 32 to match size of target (5) File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/ipsend.v Line: 135
Warning (10030): Net "preamble.data_a" at ipsend.v(28) has no driver or initial value, using a default initial value '0' File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/ipsend.v Line: 28
Warning (10030): Net "preamble.waddr_a" at ipsend.v(28) has no driver or initial value, using a default initial value '0' File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/ipsend.v Line: 28
Warning (10030): Net "mac_addr.data_a" at ipsend.v(29) has no driver or initial value, using a default initial value '0' File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/ipsend.v Line: 29
Warning (10030): Net "mac_addr.waddr_a" at ipsend.v(29) has no driver or initial value, using a default initial value '0' File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/ipsend.v Line: 29
Warning (10030): Net "preamble.we_a" at ipsend.v(28) has no driver or initial value, using a default initial value '0' File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/ipsend.v Line: 28
Warning (10030): Net "mac_addr.we_a" at ipsend.v(29) has no driver or initial value, using a default initial value '0' File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/ipsend.v Line: 29
Warning (10034): Output port "datain_reg" at ipsend.v(17) has no driver File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/ipsend.v Line: 17
Info (12128): Elaborating entity "crc" for hierarchy "udp:u1|crc:crc_inst" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/udp.v Line: 68
Info (12128): Elaborating entity "iprecieve" for hierarchy "udp:u1|iprecieve:iprecieve_inst" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/udp.v Line: 94
Warning (10034): Output port "mydata_num" at iprecieve.v(13) has no driver File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/iprecieve.v Line: 13
Info (12128): Elaborating entity "ram" for hierarchy "ram:ram_inst" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v Line: 249
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:ram_inst|altsyncram:altsyncram_component" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/ram.v Line: 91
Info (12130): Elaborated megafunction instantiation "ram:ram_inst|altsyncram:altsyncram_component" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/ram.v Line: 91
Info (12133): Instantiated megafunction "ram:ram_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/ram.v Line: 91
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7kl1.tdf
    Info (12023): Found entity 1: altsyncram_7kl1 File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/altsyncram_7kl1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7kl1" for hierarchy "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_7kl1:auto_generated" File: d:/intelffpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oa24.tdf
    Info (12023): Found entity 1: altsyncram_oa24 File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/altsyncram_oa24.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/mux_rsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bgi.tdf
    Info (12023): Found entity 1: cntr_bgi File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/cntr_bgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/cmpr_qgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/cntr_g9j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/cntr_egi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.11.11.13:18:32 Progress: Loading sldd56e4902/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd56e4902/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/ip/sldd56e4902/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd56e4902/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/ip/sldd56e4902/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd56e4902/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/ip/sldd56e4902/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd56e4902/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/ip/sldd56e4902/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldd56e4902/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/ip/sldd56e4902/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/ip/sldd56e4902/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd56e4902/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/ip/sldd56e4902/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_pj91:auto_generated|q_a[0]" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/altsyncram_pj91.tdf Line: 35
        Warning (14320): Synthesized away node "sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_pj91:auto_generated|q_a[1]" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/altsyncram_pj91.tdf Line: 57
        Warning (14320): Synthesized away node "sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_pj91:auto_generated|q_a[2]" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/altsyncram_pj91.tdf Line: 79
        Warning (14320): Synthesized away node "sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_pj91:auto_generated|q_a[3]" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/altsyncram_pj91.tdf Line: 101
        Warning (14320): Synthesized away node "sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_pj91:auto_generated|q_a[4]" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/altsyncram_pj91.tdf Line: 123
        Warning (14320): Synthesized away node "sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_pj91:auto_generated|q_a[5]" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/altsyncram_pj91.tdf Line: 145
        Warning (14320): Synthesized away node "sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_pj91:auto_generated|q_a[6]" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/altsyncram_pj91.tdf Line: 167
        Warning (14320): Synthesized away node "sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_pj91:auto_generated|q_a[7]" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/altsyncram_pj91.tdf Line: 189
        Warning (14320): Synthesized away node "sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_pj91:auto_generated|q_a[8]" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/altsyncram_pj91.tdf Line: 211
        Warning (14320): Synthesized away node "sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_pj91:auto_generated|q_a[9]" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/altsyncram_pj91.tdf Line: 233
        Warning (14320): Synthesized away node "sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_pj91:auto_generated|q_a[10]" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/altsyncram_pj91.tdf Line: 255
        Warning (14320): Synthesized away node "sin2:u_sin2|sin2_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_pj91:auto_generated|q_a[11]" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/altsyncram_pj91.tdf Line: 277
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "udp:u1|ipsend:ipsend_inst|preamble" is uninferred due to inappropriate RAM size File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/ipsend.v Line: 28
    Info (276004): RAM logic "udp:u1|ipsend:ipsend_inst|mac_addr" is uninferred due to inappropriate RAM size File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/ipsend.v Line: 29
Critical Warning (127005): Memory depth (16) in the design file differs from memory depth (14) in the Memory Initialization File "C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/Ethernet.ram1_ipsend_dcf860f0.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "NCO Compiler" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature NCO MegaCore
        Warning (265074): The output signals fsin_o and fcos_o are forced low when the evaluation time expires
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "e_mdio" has no driver File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v Line: 7
Info (13000): Registers with preset signals will power-up high File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/crc.v Line: 59
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "e_reset" is stuck at VCC File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v Line: 4
    Warning (13410): Pin "e_mdc" is stuck at GND File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v Line: 6
    Warning (13410): Pin "da_pd" is stuck at GND File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v Line: 28
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 57 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "pll_zsj:pll1|altpll:altpll_component|pll_zsj_altpll:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/pll_zsj_altpll.v Line: 50
Warning (15899): PLL "pll_zsj:pll1|altpll:altpll_component|pll_zsj_altpll:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/db/pll_zsj_altpll.v Line: 50
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "e_txc" File: C:/Users/Administrator/Desktop/gjgplatform/EP4CE10_V1.1_Ethernet_1G (1)/EP4CE10_V1.1_Ethernet_1G/Project/Src/Ethernet.v Line: 15
Info (21057): Implemented 2029 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 29 input pins
    Info (21059): Implemented 29 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 1911 logic cells
    Info (21064): Implemented 56 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings
    Info: Peak virtual memory: 4946 megabytes
    Info: Processing ended: Tue Nov 11 13:18:45 2025
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:40


