library ieee;
use ieee.std_logic_1164.all;
entity cordich is
  generic (
    n: integer := 16;
    stages: integer := 1
  );
  port (
    W: in std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n downto 0);
    X, Y: in std_logic_vector (n + 1 downto 0);
    G: out std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n + 1 downto 0)
  );
end cordich;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n3298_o : std_logic;
  signal n3299_o : std_logic;
  signal n3300_o : std_logic;
  signal n3301_o : std_logic;
  signal n3302_o : std_logic;
  signal n3303_o : std_logic;
  signal n3304_o : std_logic;
  signal n3305_o : std_logic;
  signal n3306_o : std_logic;
  signal n3307_o : std_logic_vector (2 downto 0);
begin
  o <= n3307_o;
  -- vhdl_source/peres.vhdl:13:17
  n3298_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n3299_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n3300_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n3301_o <= n3299_o xor n3300_o;
  -- vhdl_source/peres.vhdl:15:17
  n3302_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n3303_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n3304_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n3305_o <= n3303_o and n3304_o;
  -- vhdl_source/peres.vhdl:15:21
  n3306_o <= n3302_o xor n3305_o;
  n3307_o <= n3298_o & n3301_o & n3306_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_18 is
  port (
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_in_place_18;

architecture rtl of add_in_place_18 is
  signal s1_a : std_logic_vector (17 downto 0);
  signal s1_b : std_logic_vector (17 downto 0);
  signal s2_mid : std_logic_vector (17 downto 0);
  signal s2_a : std_logic_vector (17 downto 0);
  signal s2_b : std_logic_vector (17 downto 0);
  signal s3_mid : std_logic_vector (17 downto 0);
  signal s3_a : std_logic_vector (17 downto 0);
  signal s3_b : std_logic_vector (17 downto 0);
  signal s4_mid : std_logic_vector (17 downto 0);
  signal s4_a : std_logic_vector (17 downto 0);
  signal s4_b : std_logic_vector (17 downto 0);
  signal s5_mid : std_logic_vector (17 downto 0);
  signal s5_a : std_logic_vector (17 downto 0);
  signal s5_b : std_logic_vector (17 downto 0);
  signal s6_a : std_logic_vector (17 downto 0);
  signal s6_b : std_logic_vector (17 downto 0);
  signal n2359_o : std_logic;
  signal n2360_o : std_logic;
  signal n2361_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n2362 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2365_o : std_logic;
  signal n2366_o : std_logic;
  signal n2367_o : std_logic;
  signal n2368_o : std_logic;
  signal n2369_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n2370 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2373_o : std_logic;
  signal n2374_o : std_logic;
  signal n2375_o : std_logic;
  signal n2376_o : std_logic;
  signal n2377_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n2378 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2381_o : std_logic;
  signal n2382_o : std_logic;
  signal n2383_o : std_logic;
  signal n2384_o : std_logic;
  signal n2385_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n2386 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2389_o : std_logic;
  signal n2390_o : std_logic;
  signal n2391_o : std_logic;
  signal n2392_o : std_logic;
  signal n2393_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n2394 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2397_o : std_logic;
  signal n2398_o : std_logic;
  signal n2399_o : std_logic;
  signal n2400_o : std_logic;
  signal n2401_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n2402 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2405_o : std_logic;
  signal n2406_o : std_logic;
  signal n2407_o : std_logic;
  signal n2408_o : std_logic;
  signal n2409_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n2410 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2413_o : std_logic;
  signal n2414_o : std_logic;
  signal n2415_o : std_logic;
  signal n2416_o : std_logic;
  signal n2417_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n2418 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2421_o : std_logic;
  signal n2422_o : std_logic;
  signal n2423_o : std_logic;
  signal n2424_o : std_logic;
  signal n2425_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n2426 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2429_o : std_logic;
  signal n2430_o : std_logic;
  signal n2431_o : std_logic;
  signal n2432_o : std_logic;
  signal n2433_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n2434 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2437_o : std_logic;
  signal n2438_o : std_logic;
  signal n2439_o : std_logic;
  signal n2440_o : std_logic;
  signal n2441_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n2442 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2445_o : std_logic;
  signal n2446_o : std_logic;
  signal n2447_o : std_logic;
  signal n2448_o : std_logic;
  signal n2449_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n2450 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2453_o : std_logic;
  signal n2454_o : std_logic;
  signal n2455_o : std_logic;
  signal n2456_o : std_logic;
  signal n2457_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n2458 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2461_o : std_logic;
  signal n2462_o : std_logic;
  signal n2463_o : std_logic;
  signal n2464_o : std_logic;
  signal n2465_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n2466 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2469_o : std_logic;
  signal n2470_o : std_logic;
  signal n2471_o : std_logic;
  signal n2472_o : std_logic;
  signal n2473_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n2474 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2477_o : std_logic;
  signal n2478_o : std_logic;
  signal n2479_o : std_logic;
  signal n2480_o : std_logic;
  signal n2481_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n2482 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2485_o : std_logic;
  signal n2486_o : std_logic;
  signal n2487_o : std_logic;
  signal n2488_o : std_logic;
  signal n2489_o : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot1_j_n2490 : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2493_o : std_logic;
  signal n2494_o : std_logic;
  signal n2495_o : std_logic;
  signal n2496_o : std_logic;
  signal n2497_o : std_logic;
  signal n2498_o : std_logic;
  signal n2499_o : std_logic;
  signal n2500_o : std_logic;
  signal n2501_o : std_logic_vector (1 downto 0);
  signal gen2_n17_cnot2_j_n2502 : std_logic_vector (1 downto 0);
  signal gen2_n17_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2505_o : std_logic;
  signal n2506_o : std_logic;
  signal n2507_o : std_logic;
  signal n2508_o : std_logic;
  signal n2509_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n2510 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2513_o : std_logic;
  signal n2514_o : std_logic;
  signal n2515_o : std_logic;
  signal n2516_o : std_logic;
  signal n2517_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n2518 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2521_o : std_logic;
  signal n2522_o : std_logic;
  signal n2523_o : std_logic;
  signal n2524_o : std_logic;
  signal n2525_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n2526 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2529_o : std_logic;
  signal n2530_o : std_logic;
  signal n2531_o : std_logic;
  signal n2532_o : std_logic;
  signal n2533_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n2534 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2537_o : std_logic;
  signal n2538_o : std_logic;
  signal n2539_o : std_logic;
  signal n2540_o : std_logic;
  signal n2541_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n2542 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2545_o : std_logic;
  signal n2546_o : std_logic;
  signal n2547_o : std_logic;
  signal n2548_o : std_logic;
  signal n2549_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n2550 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2553_o : std_logic;
  signal n2554_o : std_logic;
  signal n2555_o : std_logic;
  signal n2556_o : std_logic;
  signal n2557_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n2558 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2561_o : std_logic;
  signal n2562_o : std_logic;
  signal n2563_o : std_logic;
  signal n2564_o : std_logic;
  signal n2565_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n2566 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2569_o : std_logic;
  signal n2570_o : std_logic;
  signal n2571_o : std_logic;
  signal n2572_o : std_logic;
  signal n2573_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n2574 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2577_o : std_logic;
  signal n2578_o : std_logic;
  signal n2579_o : std_logic;
  signal n2580_o : std_logic;
  signal n2581_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n2582 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2585_o : std_logic;
  signal n2586_o : std_logic;
  signal n2587_o : std_logic;
  signal n2588_o : std_logic;
  signal n2589_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n2590 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2593_o : std_logic;
  signal n2594_o : std_logic;
  signal n2595_o : std_logic;
  signal n2596_o : std_logic;
  signal n2597_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n2598 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2601_o : std_logic;
  signal n2602_o : std_logic;
  signal n2603_o : std_logic;
  signal n2604_o : std_logic;
  signal n2605_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n2606 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2609_o : std_logic;
  signal n2610_o : std_logic;
  signal n2611_o : std_logic;
  signal n2612_o : std_logic;
  signal n2613_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n2614 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2617_o : std_logic;
  signal n2618_o : std_logic;
  signal n2619_o : std_logic;
  signal n2620_o : std_logic;
  signal n2621_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n2622 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2625_o : std_logic;
  signal n2626_o : std_logic;
  signal n2627_o : std_logic_vector (1 downto 0);
  signal n2628_o : std_logic;
  signal n2629_o : std_logic;
  signal n2630_o : std_logic;
  signal n2631_o : std_logic_vector (1 downto 0);
  signal n2632_o : std_logic;
  signal n2633_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n2634 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2637_o : std_logic;
  signal n2638_o : std_logic;
  signal n2639_o : std_logic;
  signal n2640_o : std_logic;
  signal n2641_o : std_logic;
  signal n2642_o : std_logic_vector (1 downto 0);
  signal n2643_o : std_logic;
  signal n2644_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n2645 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2648_o : std_logic;
  signal n2649_o : std_logic;
  signal n2650_o : std_logic;
  signal n2651_o : std_logic;
  signal n2652_o : std_logic;
  signal n2653_o : std_logic_vector (1 downto 0);
  signal n2654_o : std_logic;
  signal n2655_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n2656 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2659_o : std_logic;
  signal n2660_o : std_logic;
  signal n2661_o : std_logic;
  signal n2662_o : std_logic;
  signal n2663_o : std_logic;
  signal n2664_o : std_logic_vector (1 downto 0);
  signal n2665_o : std_logic;
  signal n2666_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n2667 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2670_o : std_logic;
  signal n2671_o : std_logic;
  signal n2672_o : std_logic;
  signal n2673_o : std_logic;
  signal n2674_o : std_logic;
  signal n2675_o : std_logic_vector (1 downto 0);
  signal n2676_o : std_logic;
  signal n2677_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n2678 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2681_o : std_logic;
  signal n2682_o : std_logic;
  signal n2683_o : std_logic;
  signal n2684_o : std_logic;
  signal n2685_o : std_logic;
  signal n2686_o : std_logic_vector (1 downto 0);
  signal n2687_o : std_logic;
  signal n2688_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n2689 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2692_o : std_logic;
  signal n2693_o : std_logic;
  signal n2694_o : std_logic;
  signal n2695_o : std_logic;
  signal n2696_o : std_logic;
  signal n2697_o : std_logic_vector (1 downto 0);
  signal n2698_o : std_logic;
  signal n2699_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n2700 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2703_o : std_logic;
  signal n2704_o : std_logic;
  signal n2705_o : std_logic;
  signal n2706_o : std_logic;
  signal n2707_o : std_logic;
  signal n2708_o : std_logic_vector (1 downto 0);
  signal n2709_o : std_logic;
  signal n2710_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n2711 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2714_o : std_logic;
  signal n2715_o : std_logic;
  signal n2716_o : std_logic;
  signal n2717_o : std_logic;
  signal n2718_o : std_logic;
  signal n2719_o : std_logic_vector (1 downto 0);
  signal n2720_o : std_logic;
  signal n2721_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n2722 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2725_o : std_logic;
  signal n2726_o : std_logic;
  signal n2727_o : std_logic;
  signal n2728_o : std_logic;
  signal n2729_o : std_logic;
  signal n2730_o : std_logic_vector (1 downto 0);
  signal n2731_o : std_logic;
  signal n2732_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n2733 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2736_o : std_logic;
  signal n2737_o : std_logic;
  signal n2738_o : std_logic;
  signal n2739_o : std_logic;
  signal n2740_o : std_logic;
  signal n2741_o : std_logic_vector (1 downto 0);
  signal n2742_o : std_logic;
  signal n2743_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n2744 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2747_o : std_logic;
  signal n2748_o : std_logic;
  signal n2749_o : std_logic;
  signal n2750_o : std_logic;
  signal n2751_o : std_logic;
  signal n2752_o : std_logic_vector (1 downto 0);
  signal n2753_o : std_logic;
  signal n2754_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n2755 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2758_o : std_logic;
  signal n2759_o : std_logic;
  signal n2760_o : std_logic;
  signal n2761_o : std_logic;
  signal n2762_o : std_logic;
  signal n2763_o : std_logic_vector (1 downto 0);
  signal n2764_o : std_logic;
  signal n2765_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n2766 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2769_o : std_logic;
  signal n2770_o : std_logic;
  signal n2771_o : std_logic;
  signal n2772_o : std_logic;
  signal n2773_o : std_logic;
  signal n2774_o : std_logic_vector (1 downto 0);
  signal n2775_o : std_logic;
  signal n2776_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n2777 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2780_o : std_logic;
  signal n2781_o : std_logic;
  signal n2782_o : std_logic;
  signal n2783_o : std_logic;
  signal n2784_o : std_logic;
  signal n2785_o : std_logic_vector (1 downto 0);
  signal n2786_o : std_logic;
  signal n2787_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n2788 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2791_o : std_logic;
  signal n2792_o : std_logic;
  signal n2793_o : std_logic;
  signal n2794_o : std_logic;
  signal n2795_o : std_logic;
  signal n2796_o : std_logic_vector (1 downto 0);
  signal n2797_o : std_logic;
  signal n2798_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n2799 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2802_o : std_logic;
  signal n2803_o : std_logic;
  signal n2804_o : std_logic;
  signal n2805_o : std_logic;
  signal n2806_o : std_logic;
  signal n2807_o : std_logic_vector (1 downto 0);
  signal n2808_o : std_logic;
  signal n2809_o : std_logic_vector (2 downto 0);
  signal gen3_n17_ccnot3_j_n2810 : std_logic_vector (2 downto 0);
  signal gen3_n17_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2813_o : std_logic;
  signal n2814_o : std_logic;
  signal n2815_o : std_logic;
  signal n2816_o : std_logic;
  signal n2817_o : std_logic;
  signal n2818_o : std_logic;
  signal n2819_o : std_logic;
  signal n2820_o : std_logic_vector (1 downto 0);
  signal cnot_4_n2821 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n2824_o : std_logic;
  signal n2825_o : std_logic;
  signal n2826_o : std_logic;
  signal n2827_o : std_logic;
  signal n2828_o : std_logic_vector (1 downto 0);
  signal n2829_o : std_logic;
  signal n2830_o : std_logic_vector (2 downto 0);
  signal gen4_n16_peres4_j_n2831 : std_logic_vector (2 downto 0);
  signal gen4_n16_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2834_o : std_logic;
  signal n2835_o : std_logic;
  signal n2836_o : std_logic;
  signal n2837_o : std_logic;
  signal n2838_o : std_logic;
  signal n2839_o : std_logic_vector (1 downto 0);
  signal n2840_o : std_logic;
  signal n2841_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n2842 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2845_o : std_logic;
  signal n2846_o : std_logic;
  signal n2847_o : std_logic;
  signal n2848_o : std_logic;
  signal n2849_o : std_logic;
  signal n2850_o : std_logic_vector (1 downto 0);
  signal n2851_o : std_logic;
  signal n2852_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n2853 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2856_o : std_logic;
  signal n2857_o : std_logic;
  signal n2858_o : std_logic;
  signal n2859_o : std_logic;
  signal n2860_o : std_logic;
  signal n2861_o : std_logic_vector (1 downto 0);
  signal n2862_o : std_logic;
  signal n2863_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n2864 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2867_o : std_logic;
  signal n2868_o : std_logic;
  signal n2869_o : std_logic;
  signal n2870_o : std_logic;
  signal n2871_o : std_logic;
  signal n2872_o : std_logic_vector (1 downto 0);
  signal n2873_o : std_logic;
  signal n2874_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n2875 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2878_o : std_logic;
  signal n2879_o : std_logic;
  signal n2880_o : std_logic;
  signal n2881_o : std_logic;
  signal n2882_o : std_logic;
  signal n2883_o : std_logic_vector (1 downto 0);
  signal n2884_o : std_logic;
  signal n2885_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n2886 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2889_o : std_logic;
  signal n2890_o : std_logic;
  signal n2891_o : std_logic;
  signal n2892_o : std_logic;
  signal n2893_o : std_logic;
  signal n2894_o : std_logic_vector (1 downto 0);
  signal n2895_o : std_logic;
  signal n2896_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n2897 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2900_o : std_logic;
  signal n2901_o : std_logic;
  signal n2902_o : std_logic;
  signal n2903_o : std_logic;
  signal n2904_o : std_logic;
  signal n2905_o : std_logic_vector (1 downto 0);
  signal n2906_o : std_logic;
  signal n2907_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n2908 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2911_o : std_logic;
  signal n2912_o : std_logic;
  signal n2913_o : std_logic;
  signal n2914_o : std_logic;
  signal n2915_o : std_logic;
  signal n2916_o : std_logic_vector (1 downto 0);
  signal n2917_o : std_logic;
  signal n2918_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n2919 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2922_o : std_logic;
  signal n2923_o : std_logic;
  signal n2924_o : std_logic;
  signal n2925_o : std_logic;
  signal n2926_o : std_logic;
  signal n2927_o : std_logic_vector (1 downto 0);
  signal n2928_o : std_logic;
  signal n2929_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n2930 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2933_o : std_logic;
  signal n2934_o : std_logic;
  signal n2935_o : std_logic;
  signal n2936_o : std_logic;
  signal n2937_o : std_logic;
  signal n2938_o : std_logic_vector (1 downto 0);
  signal n2939_o : std_logic;
  signal n2940_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n2941 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2944_o : std_logic;
  signal n2945_o : std_logic;
  signal n2946_o : std_logic;
  signal n2947_o : std_logic;
  signal n2948_o : std_logic;
  signal n2949_o : std_logic_vector (1 downto 0);
  signal n2950_o : std_logic;
  signal n2951_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n2952 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2955_o : std_logic;
  signal n2956_o : std_logic;
  signal n2957_o : std_logic;
  signal n2958_o : std_logic;
  signal n2959_o : std_logic;
  signal n2960_o : std_logic_vector (1 downto 0);
  signal n2961_o : std_logic;
  signal n2962_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n2963 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2966_o : std_logic;
  signal n2967_o : std_logic;
  signal n2968_o : std_logic;
  signal n2969_o : std_logic;
  signal n2970_o : std_logic;
  signal n2971_o : std_logic_vector (1 downto 0);
  signal n2972_o : std_logic;
  signal n2973_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n2974 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2977_o : std_logic;
  signal n2978_o : std_logic;
  signal n2979_o : std_logic;
  signal n2980_o : std_logic;
  signal n2981_o : std_logic;
  signal n2982_o : std_logic_vector (1 downto 0);
  signal n2983_o : std_logic;
  signal n2984_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n2985 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2988_o : std_logic;
  signal n2989_o : std_logic;
  signal n2990_o : std_logic;
  signal n2991_o : std_logic;
  signal n2992_o : std_logic;
  signal n2993_o : std_logic_vector (1 downto 0);
  signal n2994_o : std_logic;
  signal n2995_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n2996 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2999_o : std_logic;
  signal n3000_o : std_logic;
  signal n3001_o : std_logic;
  signal n3002_o : std_logic;
  signal n3003_o : std_logic;
  signal n3004_o : std_logic_vector (1 downto 0);
  signal n3005_o : std_logic;
  signal n3006_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n3007 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3010_o : std_logic;
  signal n3011_o : std_logic;
  signal n3012_o : std_logic;
  signal n3013_o : std_logic;
  signal n3014_o : std_logic_vector (1 downto 0);
  signal n3015_o : std_logic;
  signal n3016_o : std_logic;
  signal n3017_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n3018 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3021_o : std_logic;
  signal n3022_o : std_logic;
  signal n3023_o : std_logic;
  signal n3024_o : std_logic;
  signal n3025_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n3026 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3029_o : std_logic;
  signal n3030_o : std_logic;
  signal n3031_o : std_logic;
  signal n3032_o : std_logic;
  signal n3033_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n3034 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3037_o : std_logic;
  signal n3038_o : std_logic;
  signal n3039_o : std_logic;
  signal n3040_o : std_logic;
  signal n3041_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n3042 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3045_o : std_logic;
  signal n3046_o : std_logic;
  signal n3047_o : std_logic;
  signal n3048_o : std_logic;
  signal n3049_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n3050 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3053_o : std_logic;
  signal n3054_o : std_logic;
  signal n3055_o : std_logic;
  signal n3056_o : std_logic;
  signal n3057_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n3058 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3061_o : std_logic;
  signal n3062_o : std_logic;
  signal n3063_o : std_logic;
  signal n3064_o : std_logic;
  signal n3065_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n3066 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3069_o : std_logic;
  signal n3070_o : std_logic;
  signal n3071_o : std_logic;
  signal n3072_o : std_logic;
  signal n3073_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n3074 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3077_o : std_logic;
  signal n3078_o : std_logic;
  signal n3079_o : std_logic;
  signal n3080_o : std_logic;
  signal n3081_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n3082 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3085_o : std_logic;
  signal n3086_o : std_logic;
  signal n3087_o : std_logic;
  signal n3088_o : std_logic;
  signal n3089_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n3090 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3093_o : std_logic;
  signal n3094_o : std_logic;
  signal n3095_o : std_logic;
  signal n3096_o : std_logic;
  signal n3097_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n3098 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3101_o : std_logic;
  signal n3102_o : std_logic;
  signal n3103_o : std_logic;
  signal n3104_o : std_logic;
  signal n3105_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n3106 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3109_o : std_logic;
  signal n3110_o : std_logic;
  signal n3111_o : std_logic;
  signal n3112_o : std_logic;
  signal n3113_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n3114 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3117_o : std_logic;
  signal n3118_o : std_logic;
  signal n3119_o : std_logic;
  signal n3120_o : std_logic;
  signal n3121_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n3122 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3125_o : std_logic;
  signal n3126_o : std_logic;
  signal n3127_o : std_logic;
  signal n3128_o : std_logic;
  signal n3129_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n3130 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3133_o : std_logic;
  signal n3134_o : std_logic;
  signal n3135_o : std_logic;
  signal n3136_o : std_logic;
  signal n3137_o : std_logic_vector (1 downto 0);
  signal gen5_n16_cnot5_j_n3138 : std_logic_vector (1 downto 0);
  signal gen5_n16_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3141_o : std_logic;
  signal n3142_o : std_logic;
  signal n3143_o : std_logic;
  signal n3144_o : std_logic;
  signal n3145_o : std_logic;
  signal n3146_o : std_logic;
  signal n3147_o : std_logic;
  signal n3148_o : std_logic;
  signal n3149_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n3150 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3153_o : std_logic;
  signal n3154_o : std_logic;
  signal n3155_o : std_logic;
  signal n3156_o : std_logic;
  signal n3157_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n3158 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3161_o : std_logic;
  signal n3162_o : std_logic;
  signal n3163_o : std_logic;
  signal n3164_o : std_logic;
  signal n3165_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n3166 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3169_o : std_logic;
  signal n3170_o : std_logic;
  signal n3171_o : std_logic;
  signal n3172_o : std_logic;
  signal n3173_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n3174 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3177_o : std_logic;
  signal n3178_o : std_logic;
  signal n3179_o : std_logic;
  signal n3180_o : std_logic;
  signal n3181_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n3182 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3185_o : std_logic;
  signal n3186_o : std_logic;
  signal n3187_o : std_logic;
  signal n3188_o : std_logic;
  signal n3189_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n3190 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3193_o : std_logic;
  signal n3194_o : std_logic;
  signal n3195_o : std_logic;
  signal n3196_o : std_logic;
  signal n3197_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n3198 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3201_o : std_logic;
  signal n3202_o : std_logic;
  signal n3203_o : std_logic;
  signal n3204_o : std_logic;
  signal n3205_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n3206 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3209_o : std_logic;
  signal n3210_o : std_logic;
  signal n3211_o : std_logic;
  signal n3212_o : std_logic;
  signal n3213_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n3214 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3217_o : std_logic;
  signal n3218_o : std_logic;
  signal n3219_o : std_logic;
  signal n3220_o : std_logic;
  signal n3221_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n3222 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3225_o : std_logic;
  signal n3226_o : std_logic;
  signal n3227_o : std_logic;
  signal n3228_o : std_logic;
  signal n3229_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n3230 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3233_o : std_logic;
  signal n3234_o : std_logic;
  signal n3235_o : std_logic;
  signal n3236_o : std_logic;
  signal n3237_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n3238 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3241_o : std_logic;
  signal n3242_o : std_logic;
  signal n3243_o : std_logic;
  signal n3244_o : std_logic;
  signal n3245_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n3246 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3249_o : std_logic;
  signal n3250_o : std_logic;
  signal n3251_o : std_logic;
  signal n3252_o : std_logic;
  signal n3253_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n3254 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3257_o : std_logic;
  signal n3258_o : std_logic;
  signal n3259_o : std_logic;
  signal n3260_o : std_logic;
  signal n3261_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n3262 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3265_o : std_logic;
  signal n3266_o : std_logic;
  signal n3267_o : std_logic;
  signal n3268_o : std_logic;
  signal n3269_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n3270 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3273_o : std_logic;
  signal n3274_o : std_logic;
  signal n3275_o : std_logic;
  signal n3276_o : std_logic;
  signal n3277_o : std_logic_vector (1 downto 0);
  signal gen6_n17_cnot1_j_n3278 : std_logic_vector (1 downto 0);
  signal gen6_n17_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3281_o : std_logic;
  signal n3282_o : std_logic;
  signal n3283_o : std_logic_vector (17 downto 0);
  signal n3284_o : std_logic_vector (17 downto 0);
  signal n3285_o : std_logic_vector (17 downto 0);
  signal n3286_o : std_logic_vector (17 downto 0);
  signal n3287_o : std_logic_vector (17 downto 0);
  signal n3288_o : std_logic_vector (17 downto 0);
  signal n3289_o : std_logic_vector (17 downto 0);
  signal n3290_o : std_logic_vector (17 downto 0);
  signal n3291_o : std_logic_vector (17 downto 0);
  signal n3292_o : std_logic_vector (17 downto 0);
  signal n3293_o : std_logic_vector (17 downto 0);
  signal n3294_o : std_logic_vector (17 downto 0);
  signal n3295_o : std_logic_vector (17 downto 0);
  signal n3296_o : std_logic_vector (17 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n3283_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n3284_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n3285_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n3286_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n3287_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n3288_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n3289_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n3290_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n3291_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n3292_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n3293_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n3294_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n3295_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n3296_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n2359_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2360_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2361_o <= n2359_o & n2360_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n2362 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n2361_o,
    o => gen1_n1_cnot1_j_o);
  n2365_o <= gen1_n1_cnot1_j_n2362 (1);
  n2366_o <= gen1_n1_cnot1_j_n2362 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2367_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2368_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2369_o <= n2367_o & n2368_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n2370 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n2369_o,
    o => gen1_n2_cnot1_j_o);
  n2373_o <= gen1_n2_cnot1_j_n2370 (1);
  n2374_o <= gen1_n2_cnot1_j_n2370 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2375_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2376_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2377_o <= n2375_o & n2376_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n2378 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n2377_o,
    o => gen1_n3_cnot1_j_o);
  n2381_o <= gen1_n3_cnot1_j_n2378 (1);
  n2382_o <= gen1_n3_cnot1_j_n2378 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2383_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2384_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2385_o <= n2383_o & n2384_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n2386 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n2385_o,
    o => gen1_n4_cnot1_j_o);
  n2389_o <= gen1_n4_cnot1_j_n2386 (1);
  n2390_o <= gen1_n4_cnot1_j_n2386 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2391_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2392_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2393_o <= n2391_o & n2392_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n2394 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n2393_o,
    o => gen1_n5_cnot1_j_o);
  n2397_o <= gen1_n5_cnot1_j_n2394 (1);
  n2398_o <= gen1_n5_cnot1_j_n2394 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2399_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2400_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2401_o <= n2399_o & n2400_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n2402 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n2401_o,
    o => gen1_n6_cnot1_j_o);
  n2405_o <= gen1_n6_cnot1_j_n2402 (1);
  n2406_o <= gen1_n6_cnot1_j_n2402 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2407_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2408_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2409_o <= n2407_o & n2408_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n2410 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n2409_o,
    o => gen1_n7_cnot1_j_o);
  n2413_o <= gen1_n7_cnot1_j_n2410 (1);
  n2414_o <= gen1_n7_cnot1_j_n2410 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2415_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2416_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2417_o <= n2415_o & n2416_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n2418 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n2417_o,
    o => gen1_n8_cnot1_j_o);
  n2421_o <= gen1_n8_cnot1_j_n2418 (1);
  n2422_o <= gen1_n8_cnot1_j_n2418 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2423_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2424_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2425_o <= n2423_o & n2424_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n2426 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n2425_o,
    o => gen1_n9_cnot1_j_o);
  n2429_o <= gen1_n9_cnot1_j_n2426 (1);
  n2430_o <= gen1_n9_cnot1_j_n2426 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2431_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2432_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2433_o <= n2431_o & n2432_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n2434 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n2433_o,
    o => gen1_n10_cnot1_j_o);
  n2437_o <= gen1_n10_cnot1_j_n2434 (1);
  n2438_o <= gen1_n10_cnot1_j_n2434 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2439_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2440_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2441_o <= n2439_o & n2440_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n2442 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n2441_o,
    o => gen1_n11_cnot1_j_o);
  n2445_o <= gen1_n11_cnot1_j_n2442 (1);
  n2446_o <= gen1_n11_cnot1_j_n2442 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2447_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2448_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2449_o <= n2447_o & n2448_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n2450 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n2449_o,
    o => gen1_n12_cnot1_j_o);
  n2453_o <= gen1_n12_cnot1_j_n2450 (1);
  n2454_o <= gen1_n12_cnot1_j_n2450 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2455_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2456_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2457_o <= n2455_o & n2456_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n2458 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n2457_o,
    o => gen1_n13_cnot1_j_o);
  n2461_o <= gen1_n13_cnot1_j_n2458 (1);
  n2462_o <= gen1_n13_cnot1_j_n2458 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2463_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2464_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2465_o <= n2463_o & n2464_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n2466 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n2465_o,
    o => gen1_n14_cnot1_j_o);
  n2469_o <= gen1_n14_cnot1_j_n2466 (1);
  n2470_o <= gen1_n14_cnot1_j_n2466 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2471_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2472_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2473_o <= n2471_o & n2472_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n2474 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n2473_o,
    o => gen1_n15_cnot1_j_o);
  n2477_o <= gen1_n15_cnot1_j_n2474 (1);
  n2478_o <= gen1_n15_cnot1_j_n2474 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2479_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2480_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2481_o <= n2479_o & n2480_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n2482 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n2481_o,
    o => gen1_n16_cnot1_j_o);
  n2485_o <= gen1_n16_cnot1_j_n2482 (1);
  n2486_o <= gen1_n16_cnot1_j_n2482 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2487_o <= a (17);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2488_o <= b (17);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2489_o <= n2487_o & n2488_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n17_cnot1_j_n2490 <= gen1_n17_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n17_cnot1_j : entity work.cnot port map (
    i => n2489_o,
    o => gen1_n17_cnot1_j_o);
  n2493_o <= gen1_n17_cnot1_j_n2490 (1);
  n2494_o <= gen1_n17_cnot1_j_n2490 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n2495_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n2496_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n2497_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n2498_o <= s1_a (17);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2499_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2500_o <= s2_mid (17);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2501_o <= n2499_o & n2500_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n17_cnot2_j_n2502 <= gen2_n17_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n17_cnot2_j : entity work.cnot port map (
    i => n2501_o,
    o => gen2_n17_cnot2_j_o);
  n2505_o <= gen2_n17_cnot2_j_n2502 (1);
  n2506_o <= gen2_n17_cnot2_j_n2502 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2507_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2508_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2509_o <= n2507_o & n2508_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n2510 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n2509_o,
    o => gen2_n16_cnot2_j_o);
  n2513_o <= gen2_n16_cnot2_j_n2510 (1);
  n2514_o <= gen2_n16_cnot2_j_n2510 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2515_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2516_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2517_o <= n2515_o & n2516_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n2518 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n2517_o,
    o => gen2_n15_cnot2_j_o);
  n2521_o <= gen2_n15_cnot2_j_n2518 (1);
  n2522_o <= gen2_n15_cnot2_j_n2518 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2523_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2524_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2525_o <= n2523_o & n2524_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n2526 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n2525_o,
    o => gen2_n14_cnot2_j_o);
  n2529_o <= gen2_n14_cnot2_j_n2526 (1);
  n2530_o <= gen2_n14_cnot2_j_n2526 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2531_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2532_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2533_o <= n2531_o & n2532_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n2534 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n2533_o,
    o => gen2_n13_cnot2_j_o);
  n2537_o <= gen2_n13_cnot2_j_n2534 (1);
  n2538_o <= gen2_n13_cnot2_j_n2534 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2539_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2540_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2541_o <= n2539_o & n2540_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n2542 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n2541_o,
    o => gen2_n12_cnot2_j_o);
  n2545_o <= gen2_n12_cnot2_j_n2542 (1);
  n2546_o <= gen2_n12_cnot2_j_n2542 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2547_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2548_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2549_o <= n2547_o & n2548_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n2550 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n2549_o,
    o => gen2_n11_cnot2_j_o);
  n2553_o <= gen2_n11_cnot2_j_n2550 (1);
  n2554_o <= gen2_n11_cnot2_j_n2550 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2555_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2556_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2557_o <= n2555_o & n2556_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n2558 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n2557_o,
    o => gen2_n10_cnot2_j_o);
  n2561_o <= gen2_n10_cnot2_j_n2558 (1);
  n2562_o <= gen2_n10_cnot2_j_n2558 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2563_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2564_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2565_o <= n2563_o & n2564_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n2566 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n2565_o,
    o => gen2_n9_cnot2_j_o);
  n2569_o <= gen2_n9_cnot2_j_n2566 (1);
  n2570_o <= gen2_n9_cnot2_j_n2566 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2571_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2572_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2573_o <= n2571_o & n2572_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n2574 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n2573_o,
    o => gen2_n8_cnot2_j_o);
  n2577_o <= gen2_n8_cnot2_j_n2574 (1);
  n2578_o <= gen2_n8_cnot2_j_n2574 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2579_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2580_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2581_o <= n2579_o & n2580_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n2582 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n2581_o,
    o => gen2_n7_cnot2_j_o);
  n2585_o <= gen2_n7_cnot2_j_n2582 (1);
  n2586_o <= gen2_n7_cnot2_j_n2582 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2587_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2588_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2589_o <= n2587_o & n2588_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n2590 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n2589_o,
    o => gen2_n6_cnot2_j_o);
  n2593_o <= gen2_n6_cnot2_j_n2590 (1);
  n2594_o <= gen2_n6_cnot2_j_n2590 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2595_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2596_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2597_o <= n2595_o & n2596_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n2598 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n2597_o,
    o => gen2_n5_cnot2_j_o);
  n2601_o <= gen2_n5_cnot2_j_n2598 (1);
  n2602_o <= gen2_n5_cnot2_j_n2598 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2603_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2604_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2605_o <= n2603_o & n2604_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n2606 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n2605_o,
    o => gen2_n4_cnot2_j_o);
  n2609_o <= gen2_n4_cnot2_j_n2606 (1);
  n2610_o <= gen2_n4_cnot2_j_n2606 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2611_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2612_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2613_o <= n2611_o & n2612_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n2614 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n2613_o,
    o => gen2_n3_cnot2_j_o);
  n2617_o <= gen2_n3_cnot2_j_n2614 (1);
  n2618_o <= gen2_n3_cnot2_j_n2614 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2619_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2620_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2621_o <= n2619_o & n2620_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n2622 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n2621_o,
    o => gen2_n2_cnot2_j_o);
  n2625_o <= gen2_n2_cnot2_j_n2622 (1);
  n2626_o <= gen2_n2_cnot2_j_n2622 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n2627_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n2628_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2629_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2630_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2631_o <= n2629_o & n2630_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2632_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2633_o <= n2631_o & n2632_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n2634 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n2633_o,
    o => gen3_n1_ccnot3_j_o);
  n2637_o <= gen3_n1_ccnot3_j_n2634 (2);
  n2638_o <= gen3_n1_ccnot3_j_n2634 (1);
  n2639_o <= gen3_n1_ccnot3_j_n2634 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2640_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2641_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2642_o <= n2640_o & n2641_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2643_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2644_o <= n2642_o & n2643_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n2645 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n2644_o,
    o => gen3_n2_ccnot3_j_o);
  n2648_o <= gen3_n2_ccnot3_j_n2645 (2);
  n2649_o <= gen3_n2_ccnot3_j_n2645 (1);
  n2650_o <= gen3_n2_ccnot3_j_n2645 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2651_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2652_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2653_o <= n2651_o & n2652_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2654_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2655_o <= n2653_o & n2654_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n2656 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n2655_o,
    o => gen3_n3_ccnot3_j_o);
  n2659_o <= gen3_n3_ccnot3_j_n2656 (2);
  n2660_o <= gen3_n3_ccnot3_j_n2656 (1);
  n2661_o <= gen3_n3_ccnot3_j_n2656 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2662_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2663_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2664_o <= n2662_o & n2663_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2665_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2666_o <= n2664_o & n2665_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n2667 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n2666_o,
    o => gen3_n4_ccnot3_j_o);
  n2670_o <= gen3_n4_ccnot3_j_n2667 (2);
  n2671_o <= gen3_n4_ccnot3_j_n2667 (1);
  n2672_o <= gen3_n4_ccnot3_j_n2667 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2673_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2674_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2675_o <= n2673_o & n2674_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2676_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2677_o <= n2675_o & n2676_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n2678 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n2677_o,
    o => gen3_n5_ccnot3_j_o);
  n2681_o <= gen3_n5_ccnot3_j_n2678 (2);
  n2682_o <= gen3_n5_ccnot3_j_n2678 (1);
  n2683_o <= gen3_n5_ccnot3_j_n2678 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2684_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2685_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2686_o <= n2684_o & n2685_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2687_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2688_o <= n2686_o & n2687_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n2689 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n2688_o,
    o => gen3_n6_ccnot3_j_o);
  n2692_o <= gen3_n6_ccnot3_j_n2689 (2);
  n2693_o <= gen3_n6_ccnot3_j_n2689 (1);
  n2694_o <= gen3_n6_ccnot3_j_n2689 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2695_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2696_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2697_o <= n2695_o & n2696_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2698_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2699_o <= n2697_o & n2698_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n2700 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n2699_o,
    o => gen3_n7_ccnot3_j_o);
  n2703_o <= gen3_n7_ccnot3_j_n2700 (2);
  n2704_o <= gen3_n7_ccnot3_j_n2700 (1);
  n2705_o <= gen3_n7_ccnot3_j_n2700 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2706_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2707_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2708_o <= n2706_o & n2707_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2709_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2710_o <= n2708_o & n2709_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n2711 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n2710_o,
    o => gen3_n8_ccnot3_j_o);
  n2714_o <= gen3_n8_ccnot3_j_n2711 (2);
  n2715_o <= gen3_n8_ccnot3_j_n2711 (1);
  n2716_o <= gen3_n8_ccnot3_j_n2711 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2717_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2718_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2719_o <= n2717_o & n2718_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2720_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2721_o <= n2719_o & n2720_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n2722 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n2721_o,
    o => gen3_n9_ccnot3_j_o);
  n2725_o <= gen3_n9_ccnot3_j_n2722 (2);
  n2726_o <= gen3_n9_ccnot3_j_n2722 (1);
  n2727_o <= gen3_n9_ccnot3_j_n2722 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2728_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2729_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2730_o <= n2728_o & n2729_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2731_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2732_o <= n2730_o & n2731_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n2733 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n2732_o,
    o => gen3_n10_ccnot3_j_o);
  n2736_o <= gen3_n10_ccnot3_j_n2733 (2);
  n2737_o <= gen3_n10_ccnot3_j_n2733 (1);
  n2738_o <= gen3_n10_ccnot3_j_n2733 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2739_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2740_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2741_o <= n2739_o & n2740_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2742_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2743_o <= n2741_o & n2742_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n2744 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n2743_o,
    o => gen3_n11_ccnot3_j_o);
  n2747_o <= gen3_n11_ccnot3_j_n2744 (2);
  n2748_o <= gen3_n11_ccnot3_j_n2744 (1);
  n2749_o <= gen3_n11_ccnot3_j_n2744 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2750_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2751_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2752_o <= n2750_o & n2751_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2753_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2754_o <= n2752_o & n2753_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n2755 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n2754_o,
    o => gen3_n12_ccnot3_j_o);
  n2758_o <= gen3_n12_ccnot3_j_n2755 (2);
  n2759_o <= gen3_n12_ccnot3_j_n2755 (1);
  n2760_o <= gen3_n12_ccnot3_j_n2755 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2761_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2762_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2763_o <= n2761_o & n2762_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2764_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2765_o <= n2763_o & n2764_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n2766 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n2765_o,
    o => gen3_n13_ccnot3_j_o);
  n2769_o <= gen3_n13_ccnot3_j_n2766 (2);
  n2770_o <= gen3_n13_ccnot3_j_n2766 (1);
  n2771_o <= gen3_n13_ccnot3_j_n2766 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2772_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2773_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2774_o <= n2772_o & n2773_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2775_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2776_o <= n2774_o & n2775_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n2777 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n2776_o,
    o => gen3_n14_ccnot3_j_o);
  n2780_o <= gen3_n14_ccnot3_j_n2777 (2);
  n2781_o <= gen3_n14_ccnot3_j_n2777 (1);
  n2782_o <= gen3_n14_ccnot3_j_n2777 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2783_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2784_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2785_o <= n2783_o & n2784_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2786_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2787_o <= n2785_o & n2786_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n2788 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n2787_o,
    o => gen3_n15_ccnot3_j_o);
  n2791_o <= gen3_n15_ccnot3_j_n2788 (2);
  n2792_o <= gen3_n15_ccnot3_j_n2788 (1);
  n2793_o <= gen3_n15_ccnot3_j_n2788 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2794_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2795_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2796_o <= n2794_o & n2795_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2797_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2798_o <= n2796_o & n2797_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n2799 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n2798_o,
    o => gen3_n16_ccnot3_j_o);
  n2802_o <= gen3_n16_ccnot3_j_n2799 (2);
  n2803_o <= gen3_n16_ccnot3_j_n2799 (1);
  n2804_o <= gen3_n16_ccnot3_j_n2799 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2805_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2806_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2807_o <= n2805_o & n2806_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2808_o <= s2_a (17);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2809_o <= n2807_o & n2808_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n17_ccnot3_j_n2810 <= gen3_n17_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n17_ccnot3_j : entity work.ccnot port map (
    i => n2809_o,
    o => gen3_n17_ccnot3_j_o);
  n2813_o <= gen3_n17_ccnot3_j_n2810 (2);
  n2814_o <= gen3_n17_ccnot3_j_n2810 (1);
  n2815_o <= gen3_n17_ccnot3_j_n2810 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n2816_o <= s3_mid (17);
  -- vhdl_source/add_in_place.vhdl:116:25
  n2817_o <= s2_b (17);
  -- vhdl_source/add_in_place.vhdl:119:41
  n2818_o <= s3_a (17);
  -- vhdl_source/add_in_place.vhdl:119:53
  n2819_o <= s3_b (17);
  -- vhdl_source/add_in_place.vhdl:119:47
  n2820_o <= n2818_o & n2819_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n2821 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n2820_o,
    o => cnot_4_o);
  n2824_o <= cnot_4_n2821 (1);
  n2825_o <= cnot_4_n2821 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2826_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2827_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2828_o <= n2826_o & n2827_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2829_o <= s4_mid (17);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2830_o <= n2828_o & n2829_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n16_peres4_j_n2831 <= gen4_n16_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n16_peres4_j : entity work.peres port map (
    i => n2830_o,
    o => gen4_n16_peres4_j_o);
  n2834_o <= gen4_n16_peres4_j_n2831 (2);
  n2835_o <= gen4_n16_peres4_j_n2831 (1);
  n2836_o <= gen4_n16_peres4_j_n2831 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2837_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2838_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2839_o <= n2837_o & n2838_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2840_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2841_o <= n2839_o & n2840_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n2842 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n2841_o,
    o => gen4_n15_peres4_j_o);
  n2845_o <= gen4_n15_peres4_j_n2842 (2);
  n2846_o <= gen4_n15_peres4_j_n2842 (1);
  n2847_o <= gen4_n15_peres4_j_n2842 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2848_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2849_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2850_o <= n2848_o & n2849_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2851_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2852_o <= n2850_o & n2851_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n2853 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n2852_o,
    o => gen4_n14_peres4_j_o);
  n2856_o <= gen4_n14_peres4_j_n2853 (2);
  n2857_o <= gen4_n14_peres4_j_n2853 (1);
  n2858_o <= gen4_n14_peres4_j_n2853 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2859_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2860_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2861_o <= n2859_o & n2860_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2862_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2863_o <= n2861_o & n2862_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n2864 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n2863_o,
    o => gen4_n13_peres4_j_o);
  n2867_o <= gen4_n13_peres4_j_n2864 (2);
  n2868_o <= gen4_n13_peres4_j_n2864 (1);
  n2869_o <= gen4_n13_peres4_j_n2864 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2870_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2871_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2872_o <= n2870_o & n2871_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2873_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2874_o <= n2872_o & n2873_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n2875 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n2874_o,
    o => gen4_n12_peres4_j_o);
  n2878_o <= gen4_n12_peres4_j_n2875 (2);
  n2879_o <= gen4_n12_peres4_j_n2875 (1);
  n2880_o <= gen4_n12_peres4_j_n2875 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2881_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2882_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2883_o <= n2881_o & n2882_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2884_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2885_o <= n2883_o & n2884_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n2886 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n2885_o,
    o => gen4_n11_peres4_j_o);
  n2889_o <= gen4_n11_peres4_j_n2886 (2);
  n2890_o <= gen4_n11_peres4_j_n2886 (1);
  n2891_o <= gen4_n11_peres4_j_n2886 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2892_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2893_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2894_o <= n2892_o & n2893_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2895_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2896_o <= n2894_o & n2895_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n2897 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n2896_o,
    o => gen4_n10_peres4_j_o);
  n2900_o <= gen4_n10_peres4_j_n2897 (2);
  n2901_o <= gen4_n10_peres4_j_n2897 (1);
  n2902_o <= gen4_n10_peres4_j_n2897 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2903_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2904_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2905_o <= n2903_o & n2904_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2906_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2907_o <= n2905_o & n2906_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n2908 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n2907_o,
    o => gen4_n9_peres4_j_o);
  n2911_o <= gen4_n9_peres4_j_n2908 (2);
  n2912_o <= gen4_n9_peres4_j_n2908 (1);
  n2913_o <= gen4_n9_peres4_j_n2908 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2914_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2915_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2916_o <= n2914_o & n2915_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2917_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2918_o <= n2916_o & n2917_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n2919 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n2918_o,
    o => gen4_n8_peres4_j_o);
  n2922_o <= gen4_n8_peres4_j_n2919 (2);
  n2923_o <= gen4_n8_peres4_j_n2919 (1);
  n2924_o <= gen4_n8_peres4_j_n2919 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2925_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2926_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2927_o <= n2925_o & n2926_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2928_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2929_o <= n2927_o & n2928_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n2930 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n2929_o,
    o => gen4_n7_peres4_j_o);
  n2933_o <= gen4_n7_peres4_j_n2930 (2);
  n2934_o <= gen4_n7_peres4_j_n2930 (1);
  n2935_o <= gen4_n7_peres4_j_n2930 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2936_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2937_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2938_o <= n2936_o & n2937_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2939_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2940_o <= n2938_o & n2939_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n2941 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n2940_o,
    o => gen4_n6_peres4_j_o);
  n2944_o <= gen4_n6_peres4_j_n2941 (2);
  n2945_o <= gen4_n6_peres4_j_n2941 (1);
  n2946_o <= gen4_n6_peres4_j_n2941 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2947_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2948_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2949_o <= n2947_o & n2948_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2950_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2951_o <= n2949_o & n2950_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n2952 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n2951_o,
    o => gen4_n5_peres4_j_o);
  n2955_o <= gen4_n5_peres4_j_n2952 (2);
  n2956_o <= gen4_n5_peres4_j_n2952 (1);
  n2957_o <= gen4_n5_peres4_j_n2952 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2958_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2959_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2960_o <= n2958_o & n2959_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2961_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2962_o <= n2960_o & n2961_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n2963 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n2962_o,
    o => gen4_n4_peres4_j_o);
  n2966_o <= gen4_n4_peres4_j_n2963 (2);
  n2967_o <= gen4_n4_peres4_j_n2963 (1);
  n2968_o <= gen4_n4_peres4_j_n2963 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2969_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2970_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2971_o <= n2969_o & n2970_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2972_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2973_o <= n2971_o & n2972_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n2974 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n2973_o,
    o => gen4_n3_peres4_j_o);
  n2977_o <= gen4_n3_peres4_j_n2974 (2);
  n2978_o <= gen4_n3_peres4_j_n2974 (1);
  n2979_o <= gen4_n3_peres4_j_n2974 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2980_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2981_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2982_o <= n2980_o & n2981_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2983_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2984_o <= n2982_o & n2983_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n2985 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n2984_o,
    o => gen4_n2_peres4_j_o);
  n2988_o <= gen4_n2_peres4_j_n2985 (2);
  n2989_o <= gen4_n2_peres4_j_n2985 (1);
  n2990_o <= gen4_n2_peres4_j_n2985 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2991_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2992_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2993_o <= n2991_o & n2992_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2994_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2995_o <= n2993_o & n2994_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n2996 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n2995_o,
    o => gen4_n1_peres4_j_o);
  n2999_o <= gen4_n1_peres4_j_n2996 (2);
  n3000_o <= gen4_n1_peres4_j_n2996 (1);
  n3001_o <= gen4_n1_peres4_j_n2996 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3002_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3003_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3004_o <= n3002_o & n3003_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3005_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3006_o <= n3004_o & n3005_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n3007 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n3006_o,
    o => gen4_n0_peres4_j_o);
  n3010_o <= gen4_n0_peres4_j_n3007 (2);
  n3011_o <= gen4_n0_peres4_j_n3007 (1);
  n3012_o <= gen4_n0_peres4_j_n3007 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n3013_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n3014_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3015_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3016_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3017_o <= n3015_o & n3016_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n3018 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n3017_o,
    o => gen5_n1_cnot5_j_o);
  n3021_o <= gen5_n1_cnot5_j_n3018 (1);
  n3022_o <= gen5_n1_cnot5_j_n3018 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3023_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3024_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3025_o <= n3023_o & n3024_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n3026 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n3025_o,
    o => gen5_n2_cnot5_j_o);
  n3029_o <= gen5_n2_cnot5_j_n3026 (1);
  n3030_o <= gen5_n2_cnot5_j_n3026 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3031_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3032_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3033_o <= n3031_o & n3032_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n3034 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n3033_o,
    o => gen5_n3_cnot5_j_o);
  n3037_o <= gen5_n3_cnot5_j_n3034 (1);
  n3038_o <= gen5_n3_cnot5_j_n3034 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3039_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3040_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3041_o <= n3039_o & n3040_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n3042 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n3041_o,
    o => gen5_n4_cnot5_j_o);
  n3045_o <= gen5_n4_cnot5_j_n3042 (1);
  n3046_o <= gen5_n4_cnot5_j_n3042 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3047_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3048_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3049_o <= n3047_o & n3048_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n3050 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n3049_o,
    o => gen5_n5_cnot5_j_o);
  n3053_o <= gen5_n5_cnot5_j_n3050 (1);
  n3054_o <= gen5_n5_cnot5_j_n3050 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3055_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3056_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3057_o <= n3055_o & n3056_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n3058 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n3057_o,
    o => gen5_n6_cnot5_j_o);
  n3061_o <= gen5_n6_cnot5_j_n3058 (1);
  n3062_o <= gen5_n6_cnot5_j_n3058 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3063_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3064_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3065_o <= n3063_o & n3064_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n3066 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n3065_o,
    o => gen5_n7_cnot5_j_o);
  n3069_o <= gen5_n7_cnot5_j_n3066 (1);
  n3070_o <= gen5_n7_cnot5_j_n3066 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3071_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3072_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3073_o <= n3071_o & n3072_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n3074 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n3073_o,
    o => gen5_n8_cnot5_j_o);
  n3077_o <= gen5_n8_cnot5_j_n3074 (1);
  n3078_o <= gen5_n8_cnot5_j_n3074 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3079_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3080_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3081_o <= n3079_o & n3080_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n3082 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n3081_o,
    o => gen5_n9_cnot5_j_o);
  n3085_o <= gen5_n9_cnot5_j_n3082 (1);
  n3086_o <= gen5_n9_cnot5_j_n3082 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3087_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3088_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3089_o <= n3087_o & n3088_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n3090 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n3089_o,
    o => gen5_n10_cnot5_j_o);
  n3093_o <= gen5_n10_cnot5_j_n3090 (1);
  n3094_o <= gen5_n10_cnot5_j_n3090 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3095_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3096_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3097_o <= n3095_o & n3096_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n3098 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n3097_o,
    o => gen5_n11_cnot5_j_o);
  n3101_o <= gen5_n11_cnot5_j_n3098 (1);
  n3102_o <= gen5_n11_cnot5_j_n3098 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3103_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3104_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3105_o <= n3103_o & n3104_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n3106 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n3105_o,
    o => gen5_n12_cnot5_j_o);
  n3109_o <= gen5_n12_cnot5_j_n3106 (1);
  n3110_o <= gen5_n12_cnot5_j_n3106 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3111_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3112_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3113_o <= n3111_o & n3112_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n3114 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n3113_o,
    o => gen5_n13_cnot5_j_o);
  n3117_o <= gen5_n13_cnot5_j_n3114 (1);
  n3118_o <= gen5_n13_cnot5_j_n3114 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3119_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3120_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3121_o <= n3119_o & n3120_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n3122 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n3121_o,
    o => gen5_n14_cnot5_j_o);
  n3125_o <= gen5_n14_cnot5_j_n3122 (1);
  n3126_o <= gen5_n14_cnot5_j_n3122 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3127_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3128_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3129_o <= n3127_o & n3128_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n3130 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n3129_o,
    o => gen5_n15_cnot5_j_o);
  n3133_o <= gen5_n15_cnot5_j_n3130 (1);
  n3134_o <= gen5_n15_cnot5_j_n3130 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3135_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3136_o <= s4_a (17);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3137_o <= n3135_o & n3136_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n16_cnot5_j_n3138 <= gen5_n16_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n16_cnot5_j : entity work.cnot port map (
    i => n3137_o,
    o => gen5_n16_cnot5_j_o);
  n3141_o <= gen5_n16_cnot5_j_n3138 (1);
  n3142_o <= gen5_n16_cnot5_j_n3138 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n3143_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n3144_o <= s5_mid (17);
  -- vhdl_source/add_in_place.vhdl:142:23
  n3145_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n3146_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3147_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3148_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3149_o <= n3147_o & n3148_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n3150 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n3149_o,
    o => gen6_n1_cnot1_j_o);
  n3153_o <= gen6_n1_cnot1_j_n3150 (1);
  n3154_o <= gen6_n1_cnot1_j_n3150 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3155_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3156_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3157_o <= n3155_o & n3156_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n3158 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n3157_o,
    o => gen6_n2_cnot1_j_o);
  n3161_o <= gen6_n2_cnot1_j_n3158 (1);
  n3162_o <= gen6_n2_cnot1_j_n3158 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3163_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3164_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3165_o <= n3163_o & n3164_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n3166 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n3165_o,
    o => gen6_n3_cnot1_j_o);
  n3169_o <= gen6_n3_cnot1_j_n3166 (1);
  n3170_o <= gen6_n3_cnot1_j_n3166 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3171_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3172_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3173_o <= n3171_o & n3172_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n3174 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n3173_o,
    o => gen6_n4_cnot1_j_o);
  n3177_o <= gen6_n4_cnot1_j_n3174 (1);
  n3178_o <= gen6_n4_cnot1_j_n3174 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3179_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3180_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3181_o <= n3179_o & n3180_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n3182 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n3181_o,
    o => gen6_n5_cnot1_j_o);
  n3185_o <= gen6_n5_cnot1_j_n3182 (1);
  n3186_o <= gen6_n5_cnot1_j_n3182 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3187_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3188_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3189_o <= n3187_o & n3188_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n3190 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n3189_o,
    o => gen6_n6_cnot1_j_o);
  n3193_o <= gen6_n6_cnot1_j_n3190 (1);
  n3194_o <= gen6_n6_cnot1_j_n3190 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3195_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3196_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3197_o <= n3195_o & n3196_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n3198 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n3197_o,
    o => gen6_n7_cnot1_j_o);
  n3201_o <= gen6_n7_cnot1_j_n3198 (1);
  n3202_o <= gen6_n7_cnot1_j_n3198 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3203_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3204_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3205_o <= n3203_o & n3204_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n3206 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n3205_o,
    o => gen6_n8_cnot1_j_o);
  n3209_o <= gen6_n8_cnot1_j_n3206 (1);
  n3210_o <= gen6_n8_cnot1_j_n3206 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3211_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3212_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3213_o <= n3211_o & n3212_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n3214 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n3213_o,
    o => gen6_n9_cnot1_j_o);
  n3217_o <= gen6_n9_cnot1_j_n3214 (1);
  n3218_o <= gen6_n9_cnot1_j_n3214 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3219_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3220_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3221_o <= n3219_o & n3220_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n3222 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n3221_o,
    o => gen6_n10_cnot1_j_o);
  n3225_o <= gen6_n10_cnot1_j_n3222 (1);
  n3226_o <= gen6_n10_cnot1_j_n3222 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3227_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3228_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3229_o <= n3227_o & n3228_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n3230 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n3229_o,
    o => gen6_n11_cnot1_j_o);
  n3233_o <= gen6_n11_cnot1_j_n3230 (1);
  n3234_o <= gen6_n11_cnot1_j_n3230 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3235_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3236_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3237_o <= n3235_o & n3236_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n3238 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n3237_o,
    o => gen6_n12_cnot1_j_o);
  n3241_o <= gen6_n12_cnot1_j_n3238 (1);
  n3242_o <= gen6_n12_cnot1_j_n3238 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3243_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3244_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3245_o <= n3243_o & n3244_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n3246 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n3245_o,
    o => gen6_n13_cnot1_j_o);
  n3249_o <= gen6_n13_cnot1_j_n3246 (1);
  n3250_o <= gen6_n13_cnot1_j_n3246 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3251_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3252_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3253_o <= n3251_o & n3252_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n3254 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n3253_o,
    o => gen6_n14_cnot1_j_o);
  n3257_o <= gen6_n14_cnot1_j_n3254 (1);
  n3258_o <= gen6_n14_cnot1_j_n3254 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3259_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3260_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3261_o <= n3259_o & n3260_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n3262 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n3261_o,
    o => gen6_n15_cnot1_j_o);
  n3265_o <= gen6_n15_cnot1_j_n3262 (1);
  n3266_o <= gen6_n15_cnot1_j_n3262 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3267_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3268_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3269_o <= n3267_o & n3268_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n3270 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n3269_o,
    o => gen6_n16_cnot1_j_o);
  n3273_o <= gen6_n16_cnot1_j_n3270 (1);
  n3274_o <= gen6_n16_cnot1_j_n3270 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3275_o <= s5_a (17);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3276_o <= s5_b (17);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3277_o <= n3275_o & n3276_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n17_cnot1_j_n3278 <= gen6_n17_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n17_cnot1_j : entity work.cnot port map (
    i => n3277_o,
    o => gen6_n17_cnot1_j_o);
  n3281_o <= gen6_n17_cnot1_j_n3278 (1);
  n3282_o <= gen6_n17_cnot1_j_n3278 (0);
  n3283_o <= n2493_o & n2485_o & n2477_o & n2469_o & n2461_o & n2453_o & n2445_o & n2437_o & n2429_o & n2421_o & n2413_o & n2405_o & n2397_o & n2389_o & n2381_o & n2373_o & n2365_o & n2495_o;
  n3284_o <= n2494_o & n2486_o & n2478_o & n2470_o & n2462_o & n2454_o & n2446_o & n2438_o & n2430_o & n2422_o & n2414_o & n2406_o & n2398_o & n2390_o & n2382_o & n2374_o & n2366_o & n2496_o;
  n3285_o <= n2498_o & n2505_o & n2513_o & n2521_o & n2529_o & n2537_o & n2545_o & n2553_o & n2561_o & n2569_o & n2577_o & n2585_o & n2593_o & n2601_o & n2609_o & n2617_o & n2625_o & n2497_o;
  n3286_o <= n2506_o & n2514_o & n2522_o & n2530_o & n2538_o & n2546_o & n2554_o & n2562_o & n2570_o & n2578_o & n2586_o & n2594_o & n2602_o & n2610_o & n2618_o & n2626_o & n2627_o;
  n3287_o <= n2815_o & n2804_o & n2793_o & n2782_o & n2771_o & n2760_o & n2749_o & n2738_o & n2727_o & n2716_o & n2705_o & n2694_o & n2683_o & n2672_o & n2661_o & n2650_o & n2639_o & n2628_o;
  n3288_o <= n2816_o & n2814_o & n2803_o & n2792_o & n2781_o & n2770_o & n2759_o & n2748_o & n2737_o & n2726_o & n2715_o & n2704_o & n2693_o & n2682_o & n2671_o & n2660_o & n2649_o & n2638_o;
  n3289_o <= n2817_o & n2813_o & n2802_o & n2791_o & n2780_o & n2769_o & n2758_o & n2747_o & n2736_o & n2725_o & n2714_o & n2703_o & n2692_o & n2681_o & n2670_o & n2659_o & n2648_o & n2637_o;
  n3290_o <= n2824_o & n2834_o & n2845_o & n2856_o & n2867_o & n2878_o & n2889_o & n2900_o & n2911_o & n2922_o & n2933_o & n2944_o & n2955_o & n2966_o & n2977_o & n2988_o & n2999_o & n3010_o;
  n3291_o <= n2836_o & n2847_o & n2858_o & n2869_o & n2880_o & n2891_o & n2902_o & n2913_o & n2924_o & n2935_o & n2946_o & n2957_o & n2968_o & n2979_o & n2990_o & n3001_o & n3012_o & n3013_o;
  n3292_o <= n2825_o & n2835_o & n2846_o & n2857_o & n2868_o & n2879_o & n2890_o & n2901_o & n2912_o & n2923_o & n2934_o & n2945_o & n2956_o & n2967_o & n2978_o & n2989_o & n3000_o & n3011_o;
  n3293_o <= n3142_o & n3134_o & n3126_o & n3118_o & n3110_o & n3102_o & n3094_o & n3086_o & n3078_o & n3070_o & n3062_o & n3054_o & n3046_o & n3038_o & n3030_o & n3022_o & n3014_o;
  n3294_o <= n3144_o & n3141_o & n3133_o & n3125_o & n3117_o & n3109_o & n3101_o & n3093_o & n3085_o & n3077_o & n3069_o & n3061_o & n3053_o & n3045_o & n3037_o & n3029_o & n3021_o & n3143_o;
  n3295_o <= n3281_o & n3273_o & n3265_o & n3257_o & n3249_o & n3241_o & n3233_o & n3225_o & n3217_o & n3209_o & n3201_o & n3193_o & n3185_o & n3177_o & n3169_o & n3161_o & n3153_o & n3145_o;
  n3296_o <= n3282_o & n3274_o & n3266_o & n3258_o & n3250_o & n3242_o & n3234_o & n3226_o & n3218_o & n3210_o & n3202_o & n3194_o & n3186_o & n3178_o & n3170_o & n3162_o & n3154_o & n3146_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n2350_o : std_logic_vector (1 downto 0);
  signal n2351_o : std_logic;
  signal n2352_o : std_logic;
  signal n2353_o : std_logic;
  signal n2354_o : std_logic;
  signal n2355_o : std_logic;
  signal n2356_o : std_logic_vector (2 downto 0);
begin
  o <= n2356_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n2350_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n2351_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n2352_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n2353_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n2354_o <= n2352_o and n2353_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n2355_o <= n2351_o xor n2354_o;
  n2356_o <= n2350_o & n2355_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n2344_o : std_logic;
  signal n2345_o : std_logic;
  signal n2346_o : std_logic;
  signal n2347_o : std_logic;
  signal n2348_o : std_logic_vector (1 downto 0);
begin
  o <= n2348_o;
  -- vhdl_source/cnot.vhdl:24:17
  n2344_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n2345_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n2346_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n2347_o <= n2345_o xor n2346_o;
  n2348_o <= n2344_o & n2347_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_1 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_1;

architecture rtl of angleh_lookup_17_1 is
  signal n2316_o : std_logic;
  signal n2317_o : std_logic;
  signal n2318_o : std_logic;
  signal n2319_o : std_logic;
  signal n2320_o : std_logic;
  signal n2321_o : std_logic;
  signal n2322_o : std_logic;
  signal n2323_o : std_logic;
  signal n2324_o : std_logic;
  signal n2325_o : std_logic;
  signal n2326_o : std_logic;
  signal n2327_o : std_logic;
  signal n2328_o : std_logic;
  signal n2329_o : std_logic;
  signal n2330_o : std_logic;
  signal n2331_o : std_logic;
  signal n2332_o : std_logic;
  signal n2333_o : std_logic;
  signal n2334_o : std_logic;
  signal n2335_o : std_logic;
  signal n2336_o : std_logic;
  signal n2337_o : std_logic;
  signal n2338_o : std_logic;
  signal n2339_o : std_logic;
  signal n2340_o : std_logic;
  signal n2341_o : std_logic;
  signal n2342_o : std_logic_vector (16 downto 0);
begin
  o <= n2342_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2316_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2317_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2318_o <= not n2317_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2319_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2320_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2321_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2322_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2323_o <= not n2322_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2324_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2325_o <= not n2324_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2326_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2327_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2328_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2329_o <= not n2328_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2330_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2331_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2332_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2333_o <= not n2332_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2334_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2335_o <= not n2334_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2336_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2337_o <= not n2336_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2338_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2339_o <= not n2338_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2340_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2341_o <= not n2340_o;
  n2342_o <= n2316_o & n2318_o & n2319_o & n2320_o & n2321_o & n2323_o & n2325_o & n2326_o & n2327_o & n2329_o & n2330_o & n2331_o & n2333_o & n2335_o & n2337_o & n2339_o & n2341_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_16 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (15 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (15 downto 0));
end entity cnot_reg_16;

architecture rtl of cnot_reg_16 is
  signal ctrl_prop : std_logic_vector (16 downto 0);
  signal n2184_o : std_logic;
  signal n2185_o : std_logic;
  signal n2186_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2187 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2190_o : std_logic;
  signal n2191_o : std_logic;
  signal n2192_o : std_logic;
  signal n2193_o : std_logic;
  signal n2194_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2195 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2198_o : std_logic;
  signal n2199_o : std_logic;
  signal n2200_o : std_logic;
  signal n2201_o : std_logic;
  signal n2202_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2203 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2206_o : std_logic;
  signal n2207_o : std_logic;
  signal n2208_o : std_logic;
  signal n2209_o : std_logic;
  signal n2210_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2211 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2214_o : std_logic;
  signal n2215_o : std_logic;
  signal n2216_o : std_logic;
  signal n2217_o : std_logic;
  signal n2218_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2219 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2222_o : std_logic;
  signal n2223_o : std_logic;
  signal n2224_o : std_logic;
  signal n2225_o : std_logic;
  signal n2226_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2227 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2230_o : std_logic;
  signal n2231_o : std_logic;
  signal n2232_o : std_logic;
  signal n2233_o : std_logic;
  signal n2234_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2235 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2238_o : std_logic;
  signal n2239_o : std_logic;
  signal n2240_o : std_logic;
  signal n2241_o : std_logic;
  signal n2242_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2243 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2246_o : std_logic;
  signal n2247_o : std_logic;
  signal n2248_o : std_logic;
  signal n2249_o : std_logic;
  signal n2250_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n2251 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n2254_o : std_logic;
  signal n2255_o : std_logic;
  signal n2256_o : std_logic;
  signal n2257_o : std_logic;
  signal n2258_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n2259 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n2262_o : std_logic;
  signal n2263_o : std_logic;
  signal n2264_o : std_logic;
  signal n2265_o : std_logic;
  signal n2266_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n2267 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n2270_o : std_logic;
  signal n2271_o : std_logic;
  signal n2272_o : std_logic;
  signal n2273_o : std_logic;
  signal n2274_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n2275 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n2278_o : std_logic;
  signal n2279_o : std_logic;
  signal n2280_o : std_logic;
  signal n2281_o : std_logic;
  signal n2282_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n2283 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n2286_o : std_logic;
  signal n2287_o : std_logic;
  signal n2288_o : std_logic;
  signal n2289_o : std_logic;
  signal n2290_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n2291 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n2294_o : std_logic;
  signal n2295_o : std_logic;
  signal n2296_o : std_logic;
  signal n2297_o : std_logic;
  signal n2298_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n2299 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n2302_o : std_logic;
  signal n2303_o : std_logic;
  signal n2304_o : std_logic;
  signal n2305_o : std_logic;
  signal n2306_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n2307 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n2310_o : std_logic;
  signal n2311_o : std_logic;
  signal n2312_o : std_logic;
  signal n2313_o : std_logic_vector (15 downto 0);
  signal n2314_o : std_logic_vector (16 downto 0);
begin
  ctrl_out <= n2312_o;
  o <= n2313_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2314_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2184_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2185_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2186_o <= n2184_o & n2185_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2187 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2186_o,
    o => gen1_n0_cnot0_o);
  n2190_o <= gen1_n0_cnot0_n2187 (1);
  n2191_o <= gen1_n0_cnot0_n2187 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2192_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2193_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2194_o <= n2192_o & n2193_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2195 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2194_o,
    o => gen1_n1_cnot0_o);
  n2198_o <= gen1_n1_cnot0_n2195 (1);
  n2199_o <= gen1_n1_cnot0_n2195 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2200_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2201_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2202_o <= n2200_o & n2201_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2203 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2202_o,
    o => gen1_n2_cnot0_o);
  n2206_o <= gen1_n2_cnot0_n2203 (1);
  n2207_o <= gen1_n2_cnot0_n2203 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2208_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2209_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2210_o <= n2208_o & n2209_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2211 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2210_o,
    o => gen1_n3_cnot0_o);
  n2214_o <= gen1_n3_cnot0_n2211 (1);
  n2215_o <= gen1_n3_cnot0_n2211 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2216_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2217_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2218_o <= n2216_o & n2217_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2219 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2218_o,
    o => gen1_n4_cnot0_o);
  n2222_o <= gen1_n4_cnot0_n2219 (1);
  n2223_o <= gen1_n4_cnot0_n2219 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2224_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2225_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2226_o <= n2224_o & n2225_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2227 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2226_o,
    o => gen1_n5_cnot0_o);
  n2230_o <= gen1_n5_cnot0_n2227 (1);
  n2231_o <= gen1_n5_cnot0_n2227 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2232_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2233_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2234_o <= n2232_o & n2233_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2235 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2234_o,
    o => gen1_n6_cnot0_o);
  -- vhdl_source/add_sub_in_place.vhdl:17:16
  n2238_o <= gen1_n6_cnot0_n2235 (1);
  -- vhdl_source/add_in_place.vhdl:29:23
  n2239_o <= gen1_n6_cnot0_n2235 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2240_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2241_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2242_o <= n2240_o & n2241_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2243 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2242_o,
    o => gen1_n7_cnot0_o);
  n2246_o <= gen1_n7_cnot0_n2243 (1);
  n2247_o <= gen1_n7_cnot0_n2243 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2248_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2249_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2250_o <= n2248_o & n2249_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n2251 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n2250_o,
    o => gen1_n8_cnot0_o);
  n2254_o <= gen1_n8_cnot0_n2251 (1);
  n2255_o <= gen1_n8_cnot0_n2251 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2256_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2257_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2258_o <= n2256_o & n2257_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n2259 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n2258_o,
    o => gen1_n9_cnot0_o);
  n2262_o <= gen1_n9_cnot0_n2259 (1);
  n2263_o <= gen1_n9_cnot0_n2259 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2264_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2265_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2266_o <= n2264_o & n2265_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n2267 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n2266_o,
    o => gen1_n10_cnot0_o);
  n2270_o <= gen1_n10_cnot0_n2267 (1);
  n2271_o <= gen1_n10_cnot0_n2267 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2272_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2273_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2274_o <= n2272_o & n2273_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n2275 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n2274_o,
    o => gen1_n11_cnot0_o);
  n2278_o <= gen1_n11_cnot0_n2275 (1);
  n2279_o <= gen1_n11_cnot0_n2275 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2280_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2281_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2282_o <= n2280_o & n2281_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n2283 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n2282_o,
    o => gen1_n12_cnot0_o);
  n2286_o <= gen1_n12_cnot0_n2283 (1);
  n2287_o <= gen1_n12_cnot0_n2283 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2288_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2289_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2290_o <= n2288_o & n2289_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n2291 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n2290_o,
    o => gen1_n13_cnot0_o);
  n2294_o <= gen1_n13_cnot0_n2291 (1);
  n2295_o <= gen1_n13_cnot0_n2291 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2296_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2297_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2298_o <= n2296_o & n2297_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n2299 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n2298_o,
    o => gen1_n14_cnot0_o);
  n2302_o <= gen1_n14_cnot0_n2299 (1);
  n2303_o <= gen1_n14_cnot0_n2299 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2304_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2305_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2306_o <= n2304_o & n2305_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n2307 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n2306_o,
    o => gen1_n15_cnot0_o);
  n2310_o <= gen1_n15_cnot0_n2307 (1);
  n2311_o <= gen1_n15_cnot0_n2307 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2312_o <= ctrl_prop (16);
  n2313_o <= n2311_o & n2303_o & n2295_o & n2287_o & n2279_o & n2271_o & n2263_o & n2255_o & n2247_o & n2239_o & n2231_o & n2223_o & n2215_o & n2207_o & n2199_o & n2191_o;
  n2314_o <= n2310_o & n2302_o & n2294_o & n2286_o & n2278_o & n2270_o & n2262_o & n2254_o & n2246_o & n2238_o & n2230_o & n2222_o & n2214_o & n2206_o & n2198_o & n2190_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_17 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (16 downto 0));
end entity cnot_reg_17;

architecture rtl of cnot_reg_17 is
  signal ctrl_prop : std_logic_vector (17 downto 0);
  signal n2043_o : std_logic;
  signal n2044_o : std_logic;
  signal n2045_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2046 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2049_o : std_logic;
  signal n2050_o : std_logic;
  signal n2051_o : std_logic;
  signal n2052_o : std_logic;
  signal n2053_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2054 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2057_o : std_logic;
  signal n2058_o : std_logic;
  signal n2059_o : std_logic;
  signal n2060_o : std_logic;
  signal n2061_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2062 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2065_o : std_logic;
  signal n2066_o : std_logic;
  signal n2067_o : std_logic;
  signal n2068_o : std_logic;
  signal n2069_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2070 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2073_o : std_logic;
  signal n2074_o : std_logic;
  signal n2075_o : std_logic;
  signal n2076_o : std_logic;
  signal n2077_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2078 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2081_o : std_logic;
  signal n2082_o : std_logic;
  signal n2083_o : std_logic;
  signal n2084_o : std_logic;
  signal n2085_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2086 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2089_o : std_logic;
  signal n2090_o : std_logic;
  signal n2091_o : std_logic;
  signal n2092_o : std_logic;
  signal n2093_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2094 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2097_o : std_logic;
  signal n2098_o : std_logic;
  signal n2099_o : std_logic;
  signal n2100_o : std_logic;
  signal n2101_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2102 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2105_o : std_logic;
  signal n2106_o : std_logic;
  signal n2107_o : std_logic;
  signal n2108_o : std_logic;
  signal n2109_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n2110 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n2113_o : std_logic;
  signal n2114_o : std_logic;
  signal n2115_o : std_logic;
  signal n2116_o : std_logic;
  signal n2117_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n2118 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n2121_o : std_logic;
  signal n2122_o : std_logic;
  signal n2123_o : std_logic;
  signal n2124_o : std_logic;
  signal n2125_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n2126 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n2129_o : std_logic;
  signal n2130_o : std_logic;
  signal n2131_o : std_logic;
  signal n2132_o : std_logic;
  signal n2133_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n2134 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n2137_o : std_logic;
  signal n2138_o : std_logic;
  signal n2139_o : std_logic;
  signal n2140_o : std_logic;
  signal n2141_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n2142 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n2145_o : std_logic;
  signal n2146_o : std_logic;
  signal n2147_o : std_logic;
  signal n2148_o : std_logic;
  signal n2149_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n2150 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n2153_o : std_logic;
  signal n2154_o : std_logic;
  signal n2155_o : std_logic;
  signal n2156_o : std_logic;
  signal n2157_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n2158 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n2161_o : std_logic;
  signal n2162_o : std_logic;
  signal n2163_o : std_logic;
  signal n2164_o : std_logic;
  signal n2165_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n2166 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n2169_o : std_logic;
  signal n2170_o : std_logic;
  signal n2171_o : std_logic;
  signal n2172_o : std_logic;
  signal n2173_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n2174 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n2177_o : std_logic;
  signal n2178_o : std_logic;
  signal n2179_o : std_logic;
  signal n2180_o : std_logic_vector (16 downto 0);
  signal n2181_o : std_logic_vector (17 downto 0);
begin
  ctrl_out <= n2179_o;
  o <= n2180_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2181_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2043_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2044_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2045_o <= n2043_o & n2044_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2046 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2045_o,
    o => gen1_n0_cnot0_o);
  n2049_o <= gen1_n0_cnot0_n2046 (1);
  n2050_o <= gen1_n0_cnot0_n2046 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2051_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2052_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2053_o <= n2051_o & n2052_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2054 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2053_o,
    o => gen1_n1_cnot0_o);
  n2057_o <= gen1_n1_cnot0_n2054 (1);
  n2058_o <= gen1_n1_cnot0_n2054 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2059_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2060_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2061_o <= n2059_o & n2060_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2062 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2061_o,
    o => gen1_n2_cnot0_o);
  n2065_o <= gen1_n2_cnot0_n2062 (1);
  n2066_o <= gen1_n2_cnot0_n2062 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2067_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2068_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2069_o <= n2067_o & n2068_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2070 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2069_o,
    o => gen1_n3_cnot0_o);
  n2073_o <= gen1_n3_cnot0_n2070 (1);
  n2074_o <= gen1_n3_cnot0_n2070 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2075_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2076_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2077_o <= n2075_o & n2076_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2078 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2077_o,
    o => gen1_n4_cnot0_o);
  n2081_o <= gen1_n4_cnot0_n2078 (1);
  n2082_o <= gen1_n4_cnot0_n2078 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2083_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2084_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2085_o <= n2083_o & n2084_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2086 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2085_o,
    o => gen1_n5_cnot0_o);
  n2089_o <= gen1_n5_cnot0_n2086 (1);
  n2090_o <= gen1_n5_cnot0_n2086 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2091_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2092_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2093_o <= n2091_o & n2092_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2094 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2093_o,
    o => gen1_n6_cnot0_o);
  n2097_o <= gen1_n6_cnot0_n2094 (1);
  n2098_o <= gen1_n6_cnot0_n2094 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2099_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2100_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2101_o <= n2099_o & n2100_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2102 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2101_o,
    o => gen1_n7_cnot0_o);
  n2105_o <= gen1_n7_cnot0_n2102 (1);
  n2106_o <= gen1_n7_cnot0_n2102 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2107_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2108_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2109_o <= n2107_o & n2108_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n2110 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n2109_o,
    o => gen1_n8_cnot0_o);
  n2113_o <= gen1_n8_cnot0_n2110 (1);
  n2114_o <= gen1_n8_cnot0_n2110 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2115_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2116_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2117_o <= n2115_o & n2116_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n2118 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n2117_o,
    o => gen1_n9_cnot0_o);
  n2121_o <= gen1_n9_cnot0_n2118 (1);
  n2122_o <= gen1_n9_cnot0_n2118 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2123_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2124_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2125_o <= n2123_o & n2124_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n2126 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n2125_o,
    o => gen1_n10_cnot0_o);
  n2129_o <= gen1_n10_cnot0_n2126 (1);
  n2130_o <= gen1_n10_cnot0_n2126 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2131_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2132_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2133_o <= n2131_o & n2132_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n2134 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n2133_o,
    o => gen1_n11_cnot0_o);
  n2137_o <= gen1_n11_cnot0_n2134 (1);
  n2138_o <= gen1_n11_cnot0_n2134 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2139_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2140_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2141_o <= n2139_o & n2140_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n2142 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n2141_o,
    o => gen1_n12_cnot0_o);
  n2145_o <= gen1_n12_cnot0_n2142 (1);
  n2146_o <= gen1_n12_cnot0_n2142 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2147_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2148_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2149_o <= n2147_o & n2148_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n2150 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n2149_o,
    o => gen1_n13_cnot0_o);
  n2153_o <= gen1_n13_cnot0_n2150 (1);
  n2154_o <= gen1_n13_cnot0_n2150 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2155_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2156_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2157_o <= n2155_o & n2156_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n2158 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n2157_o,
    o => gen1_n14_cnot0_o);
  n2161_o <= gen1_n14_cnot0_n2158 (1);
  n2162_o <= gen1_n14_cnot0_n2158 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2163_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2164_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2165_o <= n2163_o & n2164_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n2166 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n2165_o,
    o => gen1_n15_cnot0_o);
  n2169_o <= gen1_n15_cnot0_n2166 (1);
  n2170_o <= gen1_n15_cnot0_n2166 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2171_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2172_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2173_o <= n2171_o & n2172_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n2174 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n2173_o,
    o => gen1_n16_cnot0_o);
  n2177_o <= gen1_n16_cnot0_n2174 (1);
  n2178_o <= gen1_n16_cnot0_n2174 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2179_o <= ctrl_prop (17);
  n2180_o <= n2178_o & n2170_o & n2162_o & n2154_o & n2146_o & n2138_o & n2130_o & n2122_o & n2114_o & n2106_o & n2098_o & n2090_o & n2082_o & n2074_o & n2066_o & n2058_o & n2050_o;
  n2181_o <= n2177_o & n2169_o & n2161_o & n2153_o & n2145_o & n2137_o & n2129_o & n2121_o & n2113_o & n2105_o & n2097_o & n2089_o & n2081_o & n2073_o & n2065_o & n2057_o & n2049_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_in_place_17;

architecture rtl of add_in_place_17 is
  signal s1_a : std_logic_vector (16 downto 0);
  signal s1_b : std_logic_vector (16 downto 0);
  signal s2_mid : std_logic_vector (16 downto 0);
  signal s2_a : std_logic_vector (16 downto 0);
  signal s2_b : std_logic_vector (16 downto 0);
  signal s3_mid : std_logic_vector (16 downto 0);
  signal s3_a : std_logic_vector (16 downto 0);
  signal s3_b : std_logic_vector (16 downto 0);
  signal s4_mid : std_logic_vector (16 downto 0);
  signal s4_a : std_logic_vector (16 downto 0);
  signal s4_b : std_logic_vector (16 downto 0);
  signal s5_mid : std_logic_vector (16 downto 0);
  signal s5_a : std_logic_vector (16 downto 0);
  signal s5_b : std_logic_vector (16 downto 0);
  signal s6_a : std_logic_vector (16 downto 0);
  signal s6_b : std_logic_vector (16 downto 0);
  signal n1157_o : std_logic;
  signal n1158_o : std_logic;
  signal n1159_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n1160 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1163_o : std_logic;
  signal n1164_o : std_logic;
  signal n1165_o : std_logic;
  signal n1166_o : std_logic;
  signal n1167_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n1168 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1171_o : std_logic;
  signal n1172_o : std_logic;
  signal n1173_o : std_logic;
  signal n1174_o : std_logic;
  signal n1175_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n1176 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1179_o : std_logic;
  signal n1180_o : std_logic;
  signal n1181_o : std_logic;
  signal n1182_o : std_logic;
  signal n1183_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n1184 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1187_o : std_logic;
  signal n1188_o : std_logic;
  signal n1189_o : std_logic;
  signal n1190_o : std_logic;
  signal n1191_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n1192 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1195_o : std_logic;
  signal n1196_o : std_logic;
  signal n1197_o : std_logic;
  signal n1198_o : std_logic;
  signal n1199_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n1200 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1203_o : std_logic;
  signal n1204_o : std_logic;
  signal n1205_o : std_logic;
  signal n1206_o : std_logic;
  signal n1207_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n1208 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1211_o : std_logic;
  signal n1212_o : std_logic;
  signal n1213_o : std_logic;
  signal n1214_o : std_logic;
  signal n1215_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n1216 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1219_o : std_logic;
  signal n1220_o : std_logic;
  signal n1221_o : std_logic;
  signal n1222_o : std_logic;
  signal n1223_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n1224 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1227_o : std_logic;
  signal n1228_o : std_logic;
  signal n1229_o : std_logic;
  signal n1230_o : std_logic;
  signal n1231_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n1232 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1235_o : std_logic;
  signal n1236_o : std_logic;
  signal n1237_o : std_logic;
  signal n1238_o : std_logic;
  signal n1239_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n1240 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1243_o : std_logic;
  signal n1244_o : std_logic;
  signal n1245_o : std_logic;
  signal n1246_o : std_logic;
  signal n1247_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n1248 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1251_o : std_logic;
  signal n1252_o : std_logic;
  signal n1253_o : std_logic;
  signal n1254_o : std_logic;
  signal n1255_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n1256 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1259_o : std_logic;
  signal n1260_o : std_logic;
  signal n1261_o : std_logic;
  signal n1262_o : std_logic;
  signal n1263_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n1264 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1267_o : std_logic;
  signal n1268_o : std_logic;
  signal n1269_o : std_logic;
  signal n1270_o : std_logic;
  signal n1271_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n1272 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1275_o : std_logic;
  signal n1276_o : std_logic;
  signal n1277_o : std_logic;
  signal n1278_o : std_logic;
  signal n1279_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n1280 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1283_o : std_logic;
  signal n1284_o : std_logic;
  signal n1285_o : std_logic;
  signal n1286_o : std_logic;
  signal n1287_o : std_logic;
  signal n1288_o : std_logic;
  signal n1289_o : std_logic;
  signal n1290_o : std_logic;
  signal n1291_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n1292 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1295_o : std_logic;
  signal n1296_o : std_logic;
  signal n1297_o : std_logic;
  signal n1298_o : std_logic;
  signal n1299_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n1300 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1303_o : std_logic;
  signal n1304_o : std_logic;
  signal n1305_o : std_logic;
  signal n1306_o : std_logic;
  signal n1307_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n1308 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1311_o : std_logic;
  signal n1312_o : std_logic;
  signal n1313_o : std_logic;
  signal n1314_o : std_logic;
  signal n1315_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n1316 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1319_o : std_logic;
  signal n1320_o : std_logic;
  signal n1321_o : std_logic;
  signal n1322_o : std_logic;
  signal n1323_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n1324 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1327_o : std_logic;
  signal n1328_o : std_logic;
  signal n1329_o : std_logic;
  signal n1330_o : std_logic;
  signal n1331_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n1332 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1335_o : std_logic;
  signal n1336_o : std_logic;
  signal n1337_o : std_logic;
  signal n1338_o : std_logic;
  signal n1339_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n1340 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1343_o : std_logic;
  signal n1344_o : std_logic;
  signal n1345_o : std_logic;
  signal n1346_o : std_logic;
  signal n1347_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n1348 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1351_o : std_logic;
  signal n1352_o : std_logic;
  signal n1353_o : std_logic;
  signal n1354_o : std_logic;
  signal n1355_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n1356 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1359_o : std_logic;
  signal n1360_o : std_logic;
  signal n1361_o : std_logic;
  signal n1362_o : std_logic;
  signal n1363_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n1364 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1367_o : std_logic;
  signal n1368_o : std_logic;
  signal n1369_o : std_logic;
  signal n1370_o : std_logic;
  signal n1371_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n1372 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1375_o : std_logic;
  signal n1376_o : std_logic;
  signal n1377_o : std_logic;
  signal n1378_o : std_logic;
  signal n1379_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n1380 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1383_o : std_logic;
  signal n1384_o : std_logic;
  signal n1385_o : std_logic;
  signal n1386_o : std_logic;
  signal n1387_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n1388 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1391_o : std_logic;
  signal n1392_o : std_logic;
  signal n1393_o : std_logic;
  signal n1394_o : std_logic;
  signal n1395_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n1396 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1399_o : std_logic;
  signal n1400_o : std_logic;
  signal n1401_o : std_logic;
  signal n1402_o : std_logic;
  signal n1403_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n1404 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1407_o : std_logic;
  signal n1408_o : std_logic;
  signal n1409_o : std_logic_vector (1 downto 0);
  signal n1410_o : std_logic;
  signal n1411_o : std_logic;
  signal n1412_o : std_logic;
  signal n1413_o : std_logic_vector (1 downto 0);
  signal n1414_o : std_logic;
  signal n1415_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n1416 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1419_o : std_logic;
  signal n1420_o : std_logic;
  signal n1421_o : std_logic;
  signal n1422_o : std_logic;
  signal n1423_o : std_logic;
  signal n1424_o : std_logic_vector (1 downto 0);
  signal n1425_o : std_logic;
  signal n1426_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n1427 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1430_o : std_logic;
  signal n1431_o : std_logic;
  signal n1432_o : std_logic;
  signal n1433_o : std_logic;
  signal n1434_o : std_logic;
  signal n1435_o : std_logic_vector (1 downto 0);
  signal n1436_o : std_logic;
  signal n1437_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n1438 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1441_o : std_logic;
  signal n1442_o : std_logic;
  signal n1443_o : std_logic;
  signal n1444_o : std_logic;
  signal n1445_o : std_logic;
  signal n1446_o : std_logic_vector (1 downto 0);
  signal n1447_o : std_logic;
  signal n1448_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n1449 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1452_o : std_logic;
  signal n1453_o : std_logic;
  signal n1454_o : std_logic;
  signal n1455_o : std_logic;
  signal n1456_o : std_logic;
  signal n1457_o : std_logic_vector (1 downto 0);
  signal n1458_o : std_logic;
  signal n1459_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n1460 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1463_o : std_logic;
  signal n1464_o : std_logic;
  signal n1465_o : std_logic;
  signal n1466_o : std_logic;
  signal n1467_o : std_logic;
  signal n1468_o : std_logic_vector (1 downto 0);
  signal n1469_o : std_logic;
  signal n1470_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n1471 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1474_o : std_logic;
  signal n1475_o : std_logic;
  signal n1476_o : std_logic;
  signal n1477_o : std_logic;
  signal n1478_o : std_logic;
  signal n1479_o : std_logic_vector (1 downto 0);
  signal n1480_o : std_logic;
  signal n1481_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n1482 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1485_o : std_logic;
  signal n1486_o : std_logic;
  signal n1487_o : std_logic;
  signal n1488_o : std_logic;
  signal n1489_o : std_logic;
  signal n1490_o : std_logic_vector (1 downto 0);
  signal n1491_o : std_logic;
  signal n1492_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n1493 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1496_o : std_logic;
  signal n1497_o : std_logic;
  signal n1498_o : std_logic;
  signal n1499_o : std_logic;
  signal n1500_o : std_logic;
  signal n1501_o : std_logic_vector (1 downto 0);
  signal n1502_o : std_logic;
  signal n1503_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n1504 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1507_o : std_logic;
  signal n1508_o : std_logic;
  signal n1509_o : std_logic;
  signal n1510_o : std_logic;
  signal n1511_o : std_logic;
  signal n1512_o : std_logic_vector (1 downto 0);
  signal n1513_o : std_logic;
  signal n1514_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n1515 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1518_o : std_logic;
  signal n1519_o : std_logic;
  signal n1520_o : std_logic;
  signal n1521_o : std_logic;
  signal n1522_o : std_logic;
  signal n1523_o : std_logic_vector (1 downto 0);
  signal n1524_o : std_logic;
  signal n1525_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n1526 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1529_o : std_logic;
  signal n1530_o : std_logic;
  signal n1531_o : std_logic;
  signal n1532_o : std_logic;
  signal n1533_o : std_logic;
  signal n1534_o : std_logic_vector (1 downto 0);
  signal n1535_o : std_logic;
  signal n1536_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n1537 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1540_o : std_logic;
  signal n1541_o : std_logic;
  signal n1542_o : std_logic;
  signal n1543_o : std_logic;
  signal n1544_o : std_logic;
  signal n1545_o : std_logic_vector (1 downto 0);
  signal n1546_o : std_logic;
  signal n1547_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n1548 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1551_o : std_logic;
  signal n1552_o : std_logic;
  signal n1553_o : std_logic;
  signal n1554_o : std_logic;
  signal n1555_o : std_logic;
  signal n1556_o : std_logic_vector (1 downto 0);
  signal n1557_o : std_logic;
  signal n1558_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n1559 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1562_o : std_logic;
  signal n1563_o : std_logic;
  signal n1564_o : std_logic;
  signal n1565_o : std_logic;
  signal n1566_o : std_logic;
  signal n1567_o : std_logic_vector (1 downto 0);
  signal n1568_o : std_logic;
  signal n1569_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n1570 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1573_o : std_logic;
  signal n1574_o : std_logic;
  signal n1575_o : std_logic;
  signal n1576_o : std_logic;
  signal n1577_o : std_logic;
  signal n1578_o : std_logic_vector (1 downto 0);
  signal n1579_o : std_logic;
  signal n1580_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n1581 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1584_o : std_logic;
  signal n1585_o : std_logic;
  signal n1586_o : std_logic;
  signal n1587_o : std_logic;
  signal n1588_o : std_logic;
  signal n1589_o : std_logic;
  signal n1590_o : std_logic;
  signal n1591_o : std_logic_vector (1 downto 0);
  signal cnot_4_n1592 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n1595_o : std_logic;
  signal n1596_o : std_logic;
  signal n1597_o : std_logic;
  signal n1598_o : std_logic;
  signal n1599_o : std_logic_vector (1 downto 0);
  signal n1600_o : std_logic;
  signal n1601_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n1602 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1605_o : std_logic;
  signal n1606_o : std_logic;
  signal n1607_o : std_logic;
  signal n1608_o : std_logic;
  signal n1609_o : std_logic;
  signal n1610_o : std_logic_vector (1 downto 0);
  signal n1611_o : std_logic;
  signal n1612_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n1613 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1616_o : std_logic;
  signal n1617_o : std_logic;
  signal n1618_o : std_logic;
  signal n1619_o : std_logic;
  signal n1620_o : std_logic;
  signal n1621_o : std_logic_vector (1 downto 0);
  signal n1622_o : std_logic;
  signal n1623_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n1624 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1627_o : std_logic;
  signal n1628_o : std_logic;
  signal n1629_o : std_logic;
  signal n1630_o : std_logic;
  signal n1631_o : std_logic;
  signal n1632_o : std_logic_vector (1 downto 0);
  signal n1633_o : std_logic;
  signal n1634_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n1635 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1638_o : std_logic;
  signal n1639_o : std_logic;
  signal n1640_o : std_logic;
  signal n1641_o : std_logic;
  signal n1642_o : std_logic;
  signal n1643_o : std_logic_vector (1 downto 0);
  signal n1644_o : std_logic;
  signal n1645_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n1646 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1649_o : std_logic;
  signal n1650_o : std_logic;
  signal n1651_o : std_logic;
  signal n1652_o : std_logic;
  signal n1653_o : std_logic;
  signal n1654_o : std_logic_vector (1 downto 0);
  signal n1655_o : std_logic;
  signal n1656_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n1657 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1660_o : std_logic;
  signal n1661_o : std_logic;
  signal n1662_o : std_logic;
  signal n1663_o : std_logic;
  signal n1664_o : std_logic;
  signal n1665_o : std_logic_vector (1 downto 0);
  signal n1666_o : std_logic;
  signal n1667_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n1668 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1671_o : std_logic;
  signal n1672_o : std_logic;
  signal n1673_o : std_logic;
  signal n1674_o : std_logic;
  signal n1675_o : std_logic;
  signal n1676_o : std_logic_vector (1 downto 0);
  signal n1677_o : std_logic;
  signal n1678_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n1679 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1682_o : std_logic;
  signal n1683_o : std_logic;
  signal n1684_o : std_logic;
  signal n1685_o : std_logic;
  signal n1686_o : std_logic;
  signal n1687_o : std_logic_vector (1 downto 0);
  signal n1688_o : std_logic;
  signal n1689_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n1690 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1693_o : std_logic;
  signal n1694_o : std_logic;
  signal n1695_o : std_logic;
  signal n1696_o : std_logic;
  signal n1697_o : std_logic;
  signal n1698_o : std_logic_vector (1 downto 0);
  signal n1699_o : std_logic;
  signal n1700_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n1701 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1704_o : std_logic;
  signal n1705_o : std_logic;
  signal n1706_o : std_logic;
  signal n1707_o : std_logic;
  signal n1708_o : std_logic;
  signal n1709_o : std_logic_vector (1 downto 0);
  signal n1710_o : std_logic;
  signal n1711_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n1712 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1715_o : std_logic;
  signal n1716_o : std_logic;
  signal n1717_o : std_logic;
  signal n1718_o : std_logic;
  signal n1719_o : std_logic;
  signal n1720_o : std_logic_vector (1 downto 0);
  signal n1721_o : std_logic;
  signal n1722_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n1723 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1726_o : std_logic;
  signal n1727_o : std_logic;
  signal n1728_o : std_logic;
  signal n1729_o : std_logic;
  signal n1730_o : std_logic;
  signal n1731_o : std_logic_vector (1 downto 0);
  signal n1732_o : std_logic;
  signal n1733_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n1734 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1737_o : std_logic;
  signal n1738_o : std_logic;
  signal n1739_o : std_logic;
  signal n1740_o : std_logic;
  signal n1741_o : std_logic;
  signal n1742_o : std_logic_vector (1 downto 0);
  signal n1743_o : std_logic;
  signal n1744_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n1745 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1748_o : std_logic;
  signal n1749_o : std_logic;
  signal n1750_o : std_logic;
  signal n1751_o : std_logic;
  signal n1752_o : std_logic;
  signal n1753_o : std_logic_vector (1 downto 0);
  signal n1754_o : std_logic;
  signal n1755_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n1756 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1759_o : std_logic;
  signal n1760_o : std_logic;
  signal n1761_o : std_logic;
  signal n1762_o : std_logic;
  signal n1763_o : std_logic;
  signal n1764_o : std_logic_vector (1 downto 0);
  signal n1765_o : std_logic;
  signal n1766_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n1767 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1770_o : std_logic;
  signal n1771_o : std_logic;
  signal n1772_o : std_logic;
  signal n1773_o : std_logic;
  signal n1774_o : std_logic_vector (1 downto 0);
  signal n1775_o : std_logic;
  signal n1776_o : std_logic;
  signal n1777_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n1778 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1781_o : std_logic;
  signal n1782_o : std_logic;
  signal n1783_o : std_logic;
  signal n1784_o : std_logic;
  signal n1785_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n1786 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1789_o : std_logic;
  signal n1790_o : std_logic;
  signal n1791_o : std_logic;
  signal n1792_o : std_logic;
  signal n1793_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n1794 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1797_o : std_logic;
  signal n1798_o : std_logic;
  signal n1799_o : std_logic;
  signal n1800_o : std_logic;
  signal n1801_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n1802 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1805_o : std_logic;
  signal n1806_o : std_logic;
  signal n1807_o : std_logic;
  signal n1808_o : std_logic;
  signal n1809_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n1810 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1813_o : std_logic;
  signal n1814_o : std_logic;
  signal n1815_o : std_logic;
  signal n1816_o : std_logic;
  signal n1817_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n1818 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1821_o : std_logic;
  signal n1822_o : std_logic;
  signal n1823_o : std_logic;
  signal n1824_o : std_logic;
  signal n1825_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n1826 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1829_o : std_logic;
  signal n1830_o : std_logic;
  signal n1831_o : std_logic;
  signal n1832_o : std_logic;
  signal n1833_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n1834 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1837_o : std_logic;
  signal n1838_o : std_logic;
  signal n1839_o : std_logic;
  signal n1840_o : std_logic;
  signal n1841_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n1842 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1845_o : std_logic;
  signal n1846_o : std_logic;
  signal n1847_o : std_logic;
  signal n1848_o : std_logic;
  signal n1849_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n1850 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1853_o : std_logic;
  signal n1854_o : std_logic;
  signal n1855_o : std_logic;
  signal n1856_o : std_logic;
  signal n1857_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n1858 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1861_o : std_logic;
  signal n1862_o : std_logic;
  signal n1863_o : std_logic;
  signal n1864_o : std_logic;
  signal n1865_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n1866 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1869_o : std_logic;
  signal n1870_o : std_logic;
  signal n1871_o : std_logic;
  signal n1872_o : std_logic;
  signal n1873_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n1874 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1877_o : std_logic;
  signal n1878_o : std_logic;
  signal n1879_o : std_logic;
  signal n1880_o : std_logic;
  signal n1881_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n1882 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1885_o : std_logic;
  signal n1886_o : std_logic;
  signal n1887_o : std_logic;
  signal n1888_o : std_logic;
  signal n1889_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n1890 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1893_o : std_logic;
  signal n1894_o : std_logic;
  signal n1895_o : std_logic;
  signal n1896_o : std_logic;
  signal n1897_o : std_logic;
  signal n1898_o : std_logic;
  signal n1899_o : std_logic;
  signal n1900_o : std_logic;
  signal n1901_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n1902 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1905_o : std_logic;
  signal n1906_o : std_logic;
  signal n1907_o : std_logic;
  signal n1908_o : std_logic;
  signal n1909_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n1910 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1913_o : std_logic;
  signal n1914_o : std_logic;
  signal n1915_o : std_logic;
  signal n1916_o : std_logic;
  signal n1917_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n1918 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1921_o : std_logic;
  signal n1922_o : std_logic;
  signal n1923_o : std_logic;
  signal n1924_o : std_logic;
  signal n1925_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n1926 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1929_o : std_logic;
  signal n1930_o : std_logic;
  signal n1931_o : std_logic;
  signal n1932_o : std_logic;
  signal n1933_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n1934 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1937_o : std_logic;
  signal n1938_o : std_logic;
  signal n1939_o : std_logic;
  signal n1940_o : std_logic;
  signal n1941_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n1942 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1945_o : std_logic;
  signal n1946_o : std_logic;
  signal n1947_o : std_logic;
  signal n1948_o : std_logic;
  signal n1949_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n1950 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1953_o : std_logic;
  signal n1954_o : std_logic;
  signal n1955_o : std_logic;
  signal n1956_o : std_logic;
  signal n1957_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n1958 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1961_o : std_logic;
  signal n1962_o : std_logic;
  signal n1963_o : std_logic;
  signal n1964_o : std_logic;
  signal n1965_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n1966 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1969_o : std_logic;
  signal n1970_o : std_logic;
  signal n1971_o : std_logic;
  signal n1972_o : std_logic;
  signal n1973_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n1974 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1977_o : std_logic;
  signal n1978_o : std_logic;
  signal n1979_o : std_logic;
  signal n1980_o : std_logic;
  signal n1981_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n1982 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1985_o : std_logic;
  signal n1986_o : std_logic;
  signal n1987_o : std_logic;
  signal n1988_o : std_logic;
  signal n1989_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n1990 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1993_o : std_logic;
  signal n1994_o : std_logic;
  signal n1995_o : std_logic;
  signal n1996_o : std_logic;
  signal n1997_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n1998 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2001_o : std_logic;
  signal n2002_o : std_logic;
  signal n2003_o : std_logic;
  signal n2004_o : std_logic;
  signal n2005_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n2006 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2009_o : std_logic;
  signal n2010_o : std_logic;
  signal n2011_o : std_logic;
  signal n2012_o : std_logic;
  signal n2013_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n2014 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2017_o : std_logic;
  signal n2018_o : std_logic;
  signal n2019_o : std_logic;
  signal n2020_o : std_logic;
  signal n2021_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n2022 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2025_o : std_logic;
  signal n2026_o : std_logic;
  signal n2027_o : std_logic_vector (16 downto 0);
  signal n2028_o : std_logic_vector (16 downto 0);
  signal n2029_o : std_logic_vector (16 downto 0);
  signal n2030_o : std_logic_vector (16 downto 0);
  signal n2031_o : std_logic_vector (16 downto 0);
  signal n2032_o : std_logic_vector (16 downto 0);
  signal n2033_o : std_logic_vector (16 downto 0);
  signal n2034_o : std_logic_vector (16 downto 0);
  signal n2035_o : std_logic_vector (16 downto 0);
  signal n2036_o : std_logic_vector (16 downto 0);
  signal n2037_o : std_logic_vector (16 downto 0);
  signal n2038_o : std_logic_vector (16 downto 0);
  signal n2039_o : std_logic_vector (16 downto 0);
  signal n2040_o : std_logic_vector (16 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n2027_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n2028_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n2029_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n2030_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n2031_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n2032_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n2033_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n2034_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n2035_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n2036_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n2037_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n2038_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n2039_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n2040_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n1157_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1158_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1159_o <= n1157_o & n1158_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n1160 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n1159_o,
    o => gen1_n1_cnot1_j_o);
  -- vhdl_source/cnot_reg.vhdl:15:16
  n1163_o <= gen1_n1_cnot1_j_n1160 (1);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n1164_o <= gen1_n1_cnot1_j_n1160 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1165_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1166_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1167_o <= n1165_o & n1166_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n1168 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n1167_o,
    o => gen1_n2_cnot1_j_o);
  n1171_o <= gen1_n2_cnot1_j_n1168 (1);
  n1172_o <= gen1_n2_cnot1_j_n1168 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1173_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1174_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1175_o <= n1173_o & n1174_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n1176 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n1175_o,
    o => gen1_n3_cnot1_j_o);
  n1179_o <= gen1_n3_cnot1_j_n1176 (1);
  n1180_o <= gen1_n3_cnot1_j_n1176 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1181_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1182_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1183_o <= n1181_o & n1182_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n1184 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n1183_o,
    o => gen1_n4_cnot1_j_o);
  n1187_o <= gen1_n4_cnot1_j_n1184 (1);
  n1188_o <= gen1_n4_cnot1_j_n1184 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1189_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1190_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1191_o <= n1189_o & n1190_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n1192 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n1191_o,
    o => gen1_n5_cnot1_j_o);
  n1195_o <= gen1_n5_cnot1_j_n1192 (1);
  n1196_o <= gen1_n5_cnot1_j_n1192 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1197_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1198_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1199_o <= n1197_o & n1198_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n1200 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n1199_o,
    o => gen1_n6_cnot1_j_o);
  n1203_o <= gen1_n6_cnot1_j_n1200 (1);
  n1204_o <= gen1_n6_cnot1_j_n1200 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1205_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1206_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1207_o <= n1205_o & n1206_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n1208 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n1207_o,
    o => gen1_n7_cnot1_j_o);
  n1211_o <= gen1_n7_cnot1_j_n1208 (1);
  n1212_o <= gen1_n7_cnot1_j_n1208 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1213_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1214_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1215_o <= n1213_o & n1214_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n1216 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n1215_o,
    o => gen1_n8_cnot1_j_o);
  n1219_o <= gen1_n8_cnot1_j_n1216 (1);
  n1220_o <= gen1_n8_cnot1_j_n1216 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1221_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1222_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1223_o <= n1221_o & n1222_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n1224 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n1223_o,
    o => gen1_n9_cnot1_j_o);
  n1227_o <= gen1_n9_cnot1_j_n1224 (1);
  n1228_o <= gen1_n9_cnot1_j_n1224 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1229_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1230_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1231_o <= n1229_o & n1230_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n1232 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n1231_o,
    o => gen1_n10_cnot1_j_o);
  n1235_o <= gen1_n10_cnot1_j_n1232 (1);
  n1236_o <= gen1_n10_cnot1_j_n1232 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1237_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1238_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1239_o <= n1237_o & n1238_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n1240 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n1239_o,
    o => gen1_n11_cnot1_j_o);
  n1243_o <= gen1_n11_cnot1_j_n1240 (1);
  n1244_o <= gen1_n11_cnot1_j_n1240 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1245_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1246_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1247_o <= n1245_o & n1246_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n1248 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n1247_o,
    o => gen1_n12_cnot1_j_o);
  n1251_o <= gen1_n12_cnot1_j_n1248 (1);
  n1252_o <= gen1_n12_cnot1_j_n1248 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1253_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1254_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1255_o <= n1253_o & n1254_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n1256 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n1255_o,
    o => gen1_n13_cnot1_j_o);
  n1259_o <= gen1_n13_cnot1_j_n1256 (1);
  n1260_o <= gen1_n13_cnot1_j_n1256 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1261_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1262_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1263_o <= n1261_o & n1262_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n1264 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n1263_o,
    o => gen1_n14_cnot1_j_o);
  n1267_o <= gen1_n14_cnot1_j_n1264 (1);
  n1268_o <= gen1_n14_cnot1_j_n1264 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1269_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1270_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1271_o <= n1269_o & n1270_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n1272 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n1271_o,
    o => gen1_n15_cnot1_j_o);
  n1275_o <= gen1_n15_cnot1_j_n1272 (1);
  n1276_o <= gen1_n15_cnot1_j_n1272 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1277_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1278_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1279_o <= n1277_o & n1278_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n1280 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n1279_o,
    o => gen1_n16_cnot1_j_o);
  n1283_o <= gen1_n16_cnot1_j_n1280 (1);
  n1284_o <= gen1_n16_cnot1_j_n1280 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n1285_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n1286_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n1287_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n1288_o <= s1_a (16);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1289_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1290_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1291_o <= n1289_o & n1290_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n1292 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n1291_o,
    o => gen2_n16_cnot2_j_o);
  n1295_o <= gen2_n16_cnot2_j_n1292 (1);
  n1296_o <= gen2_n16_cnot2_j_n1292 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1297_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1298_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1299_o <= n1297_o & n1298_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n1300 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n1299_o,
    o => gen2_n15_cnot2_j_o);
  n1303_o <= gen2_n15_cnot2_j_n1300 (1);
  n1304_o <= gen2_n15_cnot2_j_n1300 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1305_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1306_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1307_o <= n1305_o & n1306_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n1308 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n1307_o,
    o => gen2_n14_cnot2_j_o);
  n1311_o <= gen2_n14_cnot2_j_n1308 (1);
  n1312_o <= gen2_n14_cnot2_j_n1308 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1313_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1314_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1315_o <= n1313_o & n1314_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n1316 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n1315_o,
    o => gen2_n13_cnot2_j_o);
  n1319_o <= gen2_n13_cnot2_j_n1316 (1);
  n1320_o <= gen2_n13_cnot2_j_n1316 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1321_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1322_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1323_o <= n1321_o & n1322_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n1324 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n1323_o,
    o => gen2_n12_cnot2_j_o);
  n1327_o <= gen2_n12_cnot2_j_n1324 (1);
  n1328_o <= gen2_n12_cnot2_j_n1324 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1329_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1330_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1331_o <= n1329_o & n1330_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n1332 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n1331_o,
    o => gen2_n11_cnot2_j_o);
  n1335_o <= gen2_n11_cnot2_j_n1332 (1);
  n1336_o <= gen2_n11_cnot2_j_n1332 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1337_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1338_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1339_o <= n1337_o & n1338_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n1340 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n1339_o,
    o => gen2_n10_cnot2_j_o);
  n1343_o <= gen2_n10_cnot2_j_n1340 (1);
  n1344_o <= gen2_n10_cnot2_j_n1340 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1345_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1346_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1347_o <= n1345_o & n1346_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n1348 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n1347_o,
    o => gen2_n9_cnot2_j_o);
  n1351_o <= gen2_n9_cnot2_j_n1348 (1);
  n1352_o <= gen2_n9_cnot2_j_n1348 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1353_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1354_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1355_o <= n1353_o & n1354_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n1356 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n1355_o,
    o => gen2_n8_cnot2_j_o);
  n1359_o <= gen2_n8_cnot2_j_n1356 (1);
  n1360_o <= gen2_n8_cnot2_j_n1356 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1361_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1362_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1363_o <= n1361_o & n1362_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n1364 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n1363_o,
    o => gen2_n7_cnot2_j_o);
  n1367_o <= gen2_n7_cnot2_j_n1364 (1);
  n1368_o <= gen2_n7_cnot2_j_n1364 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1369_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1370_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1371_o <= n1369_o & n1370_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n1372 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n1371_o,
    o => gen2_n6_cnot2_j_o);
  n1375_o <= gen2_n6_cnot2_j_n1372 (1);
  n1376_o <= gen2_n6_cnot2_j_n1372 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1377_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1378_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1379_o <= n1377_o & n1378_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n1380 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n1379_o,
    o => gen2_n5_cnot2_j_o);
  n1383_o <= gen2_n5_cnot2_j_n1380 (1);
  n1384_o <= gen2_n5_cnot2_j_n1380 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1385_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1386_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1387_o <= n1385_o & n1386_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n1388 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n1387_o,
    o => gen2_n4_cnot2_j_o);
  n1391_o <= gen2_n4_cnot2_j_n1388 (1);
  n1392_o <= gen2_n4_cnot2_j_n1388 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1393_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1394_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1395_o <= n1393_o & n1394_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n1396 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n1395_o,
    o => gen2_n3_cnot2_j_o);
  n1399_o <= gen2_n3_cnot2_j_n1396 (1);
  n1400_o <= gen2_n3_cnot2_j_n1396 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1401_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1402_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1403_o <= n1401_o & n1402_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n1404 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n1403_o,
    o => gen2_n2_cnot2_j_o);
  n1407_o <= gen2_n2_cnot2_j_n1404 (1);
  n1408_o <= gen2_n2_cnot2_j_n1404 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n1409_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n1410_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1411_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1412_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1413_o <= n1411_o & n1412_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1414_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1415_o <= n1413_o & n1414_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n1416 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n1415_o,
    o => gen3_n1_ccnot3_j_o);
  n1419_o <= gen3_n1_ccnot3_j_n1416 (2);
  n1420_o <= gen3_n1_ccnot3_j_n1416 (1);
  n1421_o <= gen3_n1_ccnot3_j_n1416 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1422_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1423_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1424_o <= n1422_o & n1423_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1425_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1426_o <= n1424_o & n1425_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n1427 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n1426_o,
    o => gen3_n2_ccnot3_j_o);
  n1430_o <= gen3_n2_ccnot3_j_n1427 (2);
  n1431_o <= gen3_n2_ccnot3_j_n1427 (1);
  n1432_o <= gen3_n2_ccnot3_j_n1427 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1433_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1434_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1435_o <= n1433_o & n1434_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1436_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1437_o <= n1435_o & n1436_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n1438 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n1437_o,
    o => gen3_n3_ccnot3_j_o);
  n1441_o <= gen3_n3_ccnot3_j_n1438 (2);
  n1442_o <= gen3_n3_ccnot3_j_n1438 (1);
  n1443_o <= gen3_n3_ccnot3_j_n1438 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1444_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1445_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1446_o <= n1444_o & n1445_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1447_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1448_o <= n1446_o & n1447_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n1449 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n1448_o,
    o => gen3_n4_ccnot3_j_o);
  n1452_o <= gen3_n4_ccnot3_j_n1449 (2);
  n1453_o <= gen3_n4_ccnot3_j_n1449 (1);
  n1454_o <= gen3_n4_ccnot3_j_n1449 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1455_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1456_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1457_o <= n1455_o & n1456_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1458_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1459_o <= n1457_o & n1458_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n1460 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n1459_o,
    o => gen3_n5_ccnot3_j_o);
  n1463_o <= gen3_n5_ccnot3_j_n1460 (2);
  n1464_o <= gen3_n5_ccnot3_j_n1460 (1);
  n1465_o <= gen3_n5_ccnot3_j_n1460 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1466_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1467_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1468_o <= n1466_o & n1467_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1469_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1470_o <= n1468_o & n1469_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n1471 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n1470_o,
    o => gen3_n6_ccnot3_j_o);
  n1474_o <= gen3_n6_ccnot3_j_n1471 (2);
  n1475_o <= gen3_n6_ccnot3_j_n1471 (1);
  n1476_o <= gen3_n6_ccnot3_j_n1471 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1477_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1478_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1479_o <= n1477_o & n1478_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1480_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1481_o <= n1479_o & n1480_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n1482 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n1481_o,
    o => gen3_n7_ccnot3_j_o);
  n1485_o <= gen3_n7_ccnot3_j_n1482 (2);
  n1486_o <= gen3_n7_ccnot3_j_n1482 (1);
  n1487_o <= gen3_n7_ccnot3_j_n1482 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1488_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1489_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1490_o <= n1488_o & n1489_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1491_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1492_o <= n1490_o & n1491_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n1493 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n1492_o,
    o => gen3_n8_ccnot3_j_o);
  n1496_o <= gen3_n8_ccnot3_j_n1493 (2);
  n1497_o <= gen3_n8_ccnot3_j_n1493 (1);
  n1498_o <= gen3_n8_ccnot3_j_n1493 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1499_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1500_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1501_o <= n1499_o & n1500_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1502_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1503_o <= n1501_o & n1502_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n1504 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n1503_o,
    o => gen3_n9_ccnot3_j_o);
  n1507_o <= gen3_n9_ccnot3_j_n1504 (2);
  n1508_o <= gen3_n9_ccnot3_j_n1504 (1);
  n1509_o <= gen3_n9_ccnot3_j_n1504 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1510_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1511_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1512_o <= n1510_o & n1511_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1513_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1514_o <= n1512_o & n1513_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n1515 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n1514_o,
    o => gen3_n10_ccnot3_j_o);
  n1518_o <= gen3_n10_ccnot3_j_n1515 (2);
  n1519_o <= gen3_n10_ccnot3_j_n1515 (1);
  n1520_o <= gen3_n10_ccnot3_j_n1515 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1521_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1522_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1523_o <= n1521_o & n1522_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1524_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1525_o <= n1523_o & n1524_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n1526 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n1525_o,
    o => gen3_n11_ccnot3_j_o);
  n1529_o <= gen3_n11_ccnot3_j_n1526 (2);
  n1530_o <= gen3_n11_ccnot3_j_n1526 (1);
  n1531_o <= gen3_n11_ccnot3_j_n1526 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1532_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1533_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1534_o <= n1532_o & n1533_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1535_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1536_o <= n1534_o & n1535_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n1537 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n1536_o,
    o => gen3_n12_ccnot3_j_o);
  n1540_o <= gen3_n12_ccnot3_j_n1537 (2);
  n1541_o <= gen3_n12_ccnot3_j_n1537 (1);
  n1542_o <= gen3_n12_ccnot3_j_n1537 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1543_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1544_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1545_o <= n1543_o & n1544_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1546_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1547_o <= n1545_o & n1546_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n1548 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n1547_o,
    o => gen3_n13_ccnot3_j_o);
  n1551_o <= gen3_n13_ccnot3_j_n1548 (2);
  n1552_o <= gen3_n13_ccnot3_j_n1548 (1);
  n1553_o <= gen3_n13_ccnot3_j_n1548 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1554_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1555_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1556_o <= n1554_o & n1555_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1557_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1558_o <= n1556_o & n1557_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n1559 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n1558_o,
    o => gen3_n14_ccnot3_j_o);
  n1562_o <= gen3_n14_ccnot3_j_n1559 (2);
  n1563_o <= gen3_n14_ccnot3_j_n1559 (1);
  n1564_o <= gen3_n14_ccnot3_j_n1559 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1565_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1566_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1567_o <= n1565_o & n1566_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1568_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1569_o <= n1567_o & n1568_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n1570 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n1569_o,
    o => gen3_n15_ccnot3_j_o);
  n1573_o <= gen3_n15_ccnot3_j_n1570 (2);
  n1574_o <= gen3_n15_ccnot3_j_n1570 (1);
  n1575_o <= gen3_n15_ccnot3_j_n1570 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1576_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1577_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1578_o <= n1576_o & n1577_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1579_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1580_o <= n1578_o & n1579_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n1581 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n1580_o,
    o => gen3_n16_ccnot3_j_o);
  n1584_o <= gen3_n16_ccnot3_j_n1581 (2);
  n1585_o <= gen3_n16_ccnot3_j_n1581 (1);
  n1586_o <= gen3_n16_ccnot3_j_n1581 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n1587_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:116:25
  n1588_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:119:41
  n1589_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:119:53
  n1590_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:119:47
  n1591_o <= n1589_o & n1590_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n1592 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n1591_o,
    o => cnot_4_o);
  n1595_o <= cnot_4_n1592 (1);
  n1596_o <= cnot_4_n1592 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1597_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1598_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1599_o <= n1597_o & n1598_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1600_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1601_o <= n1599_o & n1600_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n1602 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n1601_o,
    o => gen4_n15_peres4_j_o);
  n1605_o <= gen4_n15_peres4_j_n1602 (2);
  n1606_o <= gen4_n15_peres4_j_n1602 (1);
  n1607_o <= gen4_n15_peres4_j_n1602 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1608_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1609_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1610_o <= n1608_o & n1609_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1611_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1612_o <= n1610_o & n1611_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n1613 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n1612_o,
    o => gen4_n14_peres4_j_o);
  n1616_o <= gen4_n14_peres4_j_n1613 (2);
  n1617_o <= gen4_n14_peres4_j_n1613 (1);
  n1618_o <= gen4_n14_peres4_j_n1613 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1619_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1620_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1621_o <= n1619_o & n1620_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1622_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1623_o <= n1621_o & n1622_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n1624 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n1623_o,
    o => gen4_n13_peres4_j_o);
  n1627_o <= gen4_n13_peres4_j_n1624 (2);
  n1628_o <= gen4_n13_peres4_j_n1624 (1);
  n1629_o <= gen4_n13_peres4_j_n1624 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1630_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1631_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1632_o <= n1630_o & n1631_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1633_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1634_o <= n1632_o & n1633_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n1635 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n1634_o,
    o => gen4_n12_peres4_j_o);
  n1638_o <= gen4_n12_peres4_j_n1635 (2);
  n1639_o <= gen4_n12_peres4_j_n1635 (1);
  n1640_o <= gen4_n12_peres4_j_n1635 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1641_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1642_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1643_o <= n1641_o & n1642_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1644_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1645_o <= n1643_o & n1644_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n1646 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n1645_o,
    o => gen4_n11_peres4_j_o);
  n1649_o <= gen4_n11_peres4_j_n1646 (2);
  n1650_o <= gen4_n11_peres4_j_n1646 (1);
  n1651_o <= gen4_n11_peres4_j_n1646 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1652_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1653_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1654_o <= n1652_o & n1653_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1655_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1656_o <= n1654_o & n1655_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n1657 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n1656_o,
    o => gen4_n10_peres4_j_o);
  n1660_o <= gen4_n10_peres4_j_n1657 (2);
  n1661_o <= gen4_n10_peres4_j_n1657 (1);
  n1662_o <= gen4_n10_peres4_j_n1657 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1663_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1664_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1665_o <= n1663_o & n1664_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1666_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1667_o <= n1665_o & n1666_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n1668 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n1667_o,
    o => gen4_n9_peres4_j_o);
  n1671_o <= gen4_n9_peres4_j_n1668 (2);
  n1672_o <= gen4_n9_peres4_j_n1668 (1);
  n1673_o <= gen4_n9_peres4_j_n1668 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1674_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1675_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1676_o <= n1674_o & n1675_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1677_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1678_o <= n1676_o & n1677_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n1679 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n1678_o,
    o => gen4_n8_peres4_j_o);
  n1682_o <= gen4_n8_peres4_j_n1679 (2);
  n1683_o <= gen4_n8_peres4_j_n1679 (1);
  n1684_o <= gen4_n8_peres4_j_n1679 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1685_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1686_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1687_o <= n1685_o & n1686_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1688_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1689_o <= n1687_o & n1688_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n1690 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n1689_o,
    o => gen4_n7_peres4_j_o);
  n1693_o <= gen4_n7_peres4_j_n1690 (2);
  n1694_o <= gen4_n7_peres4_j_n1690 (1);
  n1695_o <= gen4_n7_peres4_j_n1690 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1696_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1697_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1698_o <= n1696_o & n1697_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1699_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1700_o <= n1698_o & n1699_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n1701 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n1700_o,
    o => gen4_n6_peres4_j_o);
  n1704_o <= gen4_n6_peres4_j_n1701 (2);
  n1705_o <= gen4_n6_peres4_j_n1701 (1);
  n1706_o <= gen4_n6_peres4_j_n1701 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1707_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1708_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1709_o <= n1707_o & n1708_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1710_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1711_o <= n1709_o & n1710_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n1712 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n1711_o,
    o => gen4_n5_peres4_j_o);
  n1715_o <= gen4_n5_peres4_j_n1712 (2);
  n1716_o <= gen4_n5_peres4_j_n1712 (1);
  n1717_o <= gen4_n5_peres4_j_n1712 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1718_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1719_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1720_o <= n1718_o & n1719_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1721_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1722_o <= n1720_o & n1721_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n1723 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n1722_o,
    o => gen4_n4_peres4_j_o);
  n1726_o <= gen4_n4_peres4_j_n1723 (2);
  n1727_o <= gen4_n4_peres4_j_n1723 (1);
  n1728_o <= gen4_n4_peres4_j_n1723 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1729_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1730_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1731_o <= n1729_o & n1730_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1732_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1733_o <= n1731_o & n1732_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n1734 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n1733_o,
    o => gen4_n3_peres4_j_o);
  n1737_o <= gen4_n3_peres4_j_n1734 (2);
  n1738_o <= gen4_n3_peres4_j_n1734 (1);
  n1739_o <= gen4_n3_peres4_j_n1734 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1740_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1741_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1742_o <= n1740_o & n1741_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1743_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1744_o <= n1742_o & n1743_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n1745 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n1744_o,
    o => gen4_n2_peres4_j_o);
  n1748_o <= gen4_n2_peres4_j_n1745 (2);
  n1749_o <= gen4_n2_peres4_j_n1745 (1);
  n1750_o <= gen4_n2_peres4_j_n1745 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1751_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1752_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1753_o <= n1751_o & n1752_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1754_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1755_o <= n1753_o & n1754_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n1756 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n1755_o,
    o => gen4_n1_peres4_j_o);
  n1759_o <= gen4_n1_peres4_j_n1756 (2);
  n1760_o <= gen4_n1_peres4_j_n1756 (1);
  n1761_o <= gen4_n1_peres4_j_n1756 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1762_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1763_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1764_o <= n1762_o & n1763_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1765_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1766_o <= n1764_o & n1765_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n1767 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n1766_o,
    o => gen4_n0_peres4_j_o);
  n1770_o <= gen4_n0_peres4_j_n1767 (2);
  n1771_o <= gen4_n0_peres4_j_n1767 (1);
  n1772_o <= gen4_n0_peres4_j_n1767 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n1773_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n1774_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1775_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1776_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1777_o <= n1775_o & n1776_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n1778 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n1777_o,
    o => gen5_n1_cnot5_j_o);
  n1781_o <= gen5_n1_cnot5_j_n1778 (1);
  n1782_o <= gen5_n1_cnot5_j_n1778 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1783_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1784_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1785_o <= n1783_o & n1784_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n1786 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n1785_o,
    o => gen5_n2_cnot5_j_o);
  n1789_o <= gen5_n2_cnot5_j_n1786 (1);
  n1790_o <= gen5_n2_cnot5_j_n1786 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1791_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1792_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1793_o <= n1791_o & n1792_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n1794 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n1793_o,
    o => gen5_n3_cnot5_j_o);
  n1797_o <= gen5_n3_cnot5_j_n1794 (1);
  n1798_o <= gen5_n3_cnot5_j_n1794 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1799_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1800_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1801_o <= n1799_o & n1800_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n1802 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n1801_o,
    o => gen5_n4_cnot5_j_o);
  n1805_o <= gen5_n4_cnot5_j_n1802 (1);
  n1806_o <= gen5_n4_cnot5_j_n1802 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1807_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1808_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1809_o <= n1807_o & n1808_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n1810 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n1809_o,
    o => gen5_n5_cnot5_j_o);
  n1813_o <= gen5_n5_cnot5_j_n1810 (1);
  n1814_o <= gen5_n5_cnot5_j_n1810 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1815_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1816_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1817_o <= n1815_o & n1816_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n1818 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n1817_o,
    o => gen5_n6_cnot5_j_o);
  n1821_o <= gen5_n6_cnot5_j_n1818 (1);
  n1822_o <= gen5_n6_cnot5_j_n1818 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1823_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1824_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1825_o <= n1823_o & n1824_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n1826 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n1825_o,
    o => gen5_n7_cnot5_j_o);
  n1829_o <= gen5_n7_cnot5_j_n1826 (1);
  n1830_o <= gen5_n7_cnot5_j_n1826 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1831_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1832_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1833_o <= n1831_o & n1832_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n1834 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n1833_o,
    o => gen5_n8_cnot5_j_o);
  n1837_o <= gen5_n8_cnot5_j_n1834 (1);
  n1838_o <= gen5_n8_cnot5_j_n1834 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1839_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1840_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1841_o <= n1839_o & n1840_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n1842 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n1841_o,
    o => gen5_n9_cnot5_j_o);
  n1845_o <= gen5_n9_cnot5_j_n1842 (1);
  n1846_o <= gen5_n9_cnot5_j_n1842 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1847_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1848_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1849_o <= n1847_o & n1848_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n1850 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n1849_o,
    o => gen5_n10_cnot5_j_o);
  n1853_o <= gen5_n10_cnot5_j_n1850 (1);
  n1854_o <= gen5_n10_cnot5_j_n1850 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1855_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1856_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1857_o <= n1855_o & n1856_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n1858 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n1857_o,
    o => gen5_n11_cnot5_j_o);
  n1861_o <= gen5_n11_cnot5_j_n1858 (1);
  n1862_o <= gen5_n11_cnot5_j_n1858 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1863_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1864_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1865_o <= n1863_o & n1864_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n1866 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n1865_o,
    o => gen5_n12_cnot5_j_o);
  n1869_o <= gen5_n12_cnot5_j_n1866 (1);
  n1870_o <= gen5_n12_cnot5_j_n1866 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1871_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1872_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1873_o <= n1871_o & n1872_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n1874 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n1873_o,
    o => gen5_n13_cnot5_j_o);
  n1877_o <= gen5_n13_cnot5_j_n1874 (1);
  n1878_o <= gen5_n13_cnot5_j_n1874 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1879_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1880_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1881_o <= n1879_o & n1880_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n1882 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n1881_o,
    o => gen5_n14_cnot5_j_o);
  n1885_o <= gen5_n14_cnot5_j_n1882 (1);
  n1886_o <= gen5_n14_cnot5_j_n1882 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1887_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1888_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1889_o <= n1887_o & n1888_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n1890 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n1889_o,
    o => gen5_n15_cnot5_j_o);
  n1893_o <= gen5_n15_cnot5_j_n1890 (1);
  n1894_o <= gen5_n15_cnot5_j_n1890 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n1895_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n1896_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:142:23
  n1897_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n1898_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1899_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1900_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1901_o <= n1899_o & n1900_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n1902 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n1901_o,
    o => gen6_n1_cnot1_j_o);
  n1905_o <= gen6_n1_cnot1_j_n1902 (1);
  n1906_o <= gen6_n1_cnot1_j_n1902 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1907_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1908_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1909_o <= n1907_o & n1908_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n1910 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n1909_o,
    o => gen6_n2_cnot1_j_o);
  n1913_o <= gen6_n2_cnot1_j_n1910 (1);
  n1914_o <= gen6_n2_cnot1_j_n1910 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1915_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1916_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1917_o <= n1915_o & n1916_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n1918 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n1917_o,
    o => gen6_n3_cnot1_j_o);
  n1921_o <= gen6_n3_cnot1_j_n1918 (1);
  n1922_o <= gen6_n3_cnot1_j_n1918 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1923_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1924_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1925_o <= n1923_o & n1924_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n1926 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n1925_o,
    o => gen6_n4_cnot1_j_o);
  n1929_o <= gen6_n4_cnot1_j_n1926 (1);
  n1930_o <= gen6_n4_cnot1_j_n1926 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1931_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1932_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1933_o <= n1931_o & n1932_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n1934 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n1933_o,
    o => gen6_n5_cnot1_j_o);
  n1937_o <= gen6_n5_cnot1_j_n1934 (1);
  n1938_o <= gen6_n5_cnot1_j_n1934 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1939_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1940_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1941_o <= n1939_o & n1940_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n1942 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n1941_o,
    o => gen6_n6_cnot1_j_o);
  n1945_o <= gen6_n6_cnot1_j_n1942 (1);
  n1946_o <= gen6_n6_cnot1_j_n1942 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1947_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1948_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1949_o <= n1947_o & n1948_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n1950 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n1949_o,
    o => gen6_n7_cnot1_j_o);
  n1953_o <= gen6_n7_cnot1_j_n1950 (1);
  n1954_o <= gen6_n7_cnot1_j_n1950 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1955_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1956_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1957_o <= n1955_o & n1956_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n1958 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n1957_o,
    o => gen6_n8_cnot1_j_o);
  n1961_o <= gen6_n8_cnot1_j_n1958 (1);
  n1962_o <= gen6_n8_cnot1_j_n1958 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1963_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1964_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1965_o <= n1963_o & n1964_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n1966 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n1965_o,
    o => gen6_n9_cnot1_j_o);
  n1969_o <= gen6_n9_cnot1_j_n1966 (1);
  n1970_o <= gen6_n9_cnot1_j_n1966 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1971_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1972_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1973_o <= n1971_o & n1972_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n1974 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n1973_o,
    o => gen6_n10_cnot1_j_o);
  n1977_o <= gen6_n10_cnot1_j_n1974 (1);
  n1978_o <= gen6_n10_cnot1_j_n1974 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1979_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1980_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1981_o <= n1979_o & n1980_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n1982 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n1981_o,
    o => gen6_n11_cnot1_j_o);
  n1985_o <= gen6_n11_cnot1_j_n1982 (1);
  n1986_o <= gen6_n11_cnot1_j_n1982 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1987_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1988_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1989_o <= n1987_o & n1988_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n1990 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n1989_o,
    o => gen6_n12_cnot1_j_o);
  n1993_o <= gen6_n12_cnot1_j_n1990 (1);
  n1994_o <= gen6_n12_cnot1_j_n1990 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1995_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1996_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1997_o <= n1995_o & n1996_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n1998 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n1997_o,
    o => gen6_n13_cnot1_j_o);
  n2001_o <= gen6_n13_cnot1_j_n1998 (1);
  n2002_o <= gen6_n13_cnot1_j_n1998 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2003_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2004_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2005_o <= n2003_o & n2004_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n2006 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n2005_o,
    o => gen6_n14_cnot1_j_o);
  n2009_o <= gen6_n14_cnot1_j_n2006 (1);
  n2010_o <= gen6_n14_cnot1_j_n2006 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2011_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2012_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2013_o <= n2011_o & n2012_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n2014 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n2013_o,
    o => gen6_n15_cnot1_j_o);
  n2017_o <= gen6_n15_cnot1_j_n2014 (1);
  n2018_o <= gen6_n15_cnot1_j_n2014 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2019_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2020_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2021_o <= n2019_o & n2020_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n2022 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n2021_o,
    o => gen6_n16_cnot1_j_o);
  n2025_o <= gen6_n16_cnot1_j_n2022 (1);
  n2026_o <= gen6_n16_cnot1_j_n2022 (0);
  n2027_o <= n1283_o & n1275_o & n1267_o & n1259_o & n1251_o & n1243_o & n1235_o & n1227_o & n1219_o & n1211_o & n1203_o & n1195_o & n1187_o & n1179_o & n1171_o & n1163_o & n1285_o;
  n2028_o <= n1284_o & n1276_o & n1268_o & n1260_o & n1252_o & n1244_o & n1236_o & n1228_o & n1220_o & n1212_o & n1204_o & n1196_o & n1188_o & n1180_o & n1172_o & n1164_o & n1286_o;
  n2029_o <= n1288_o & n1295_o & n1303_o & n1311_o & n1319_o & n1327_o & n1335_o & n1343_o & n1351_o & n1359_o & n1367_o & n1375_o & n1383_o & n1391_o & n1399_o & n1407_o & n1287_o;
  n2030_o <= n1296_o & n1304_o & n1312_o & n1320_o & n1328_o & n1336_o & n1344_o & n1352_o & n1360_o & n1368_o & n1376_o & n1384_o & n1392_o & n1400_o & n1408_o & n1409_o;
  n2031_o <= n1586_o & n1575_o & n1564_o & n1553_o & n1542_o & n1531_o & n1520_o & n1509_o & n1498_o & n1487_o & n1476_o & n1465_o & n1454_o & n1443_o & n1432_o & n1421_o & n1410_o;
  n2032_o <= n1587_o & n1585_o & n1574_o & n1563_o & n1552_o & n1541_o & n1530_o & n1519_o & n1508_o & n1497_o & n1486_o & n1475_o & n1464_o & n1453_o & n1442_o & n1431_o & n1420_o;
  n2033_o <= n1588_o & n1584_o & n1573_o & n1562_o & n1551_o & n1540_o & n1529_o & n1518_o & n1507_o & n1496_o & n1485_o & n1474_o & n1463_o & n1452_o & n1441_o & n1430_o & n1419_o;
  n2034_o <= n1595_o & n1605_o & n1616_o & n1627_o & n1638_o & n1649_o & n1660_o & n1671_o & n1682_o & n1693_o & n1704_o & n1715_o & n1726_o & n1737_o & n1748_o & n1759_o & n1770_o;
  n2035_o <= n1607_o & n1618_o & n1629_o & n1640_o & n1651_o & n1662_o & n1673_o & n1684_o & n1695_o & n1706_o & n1717_o & n1728_o & n1739_o & n1750_o & n1761_o & n1772_o & n1773_o;
  n2036_o <= n1596_o & n1606_o & n1617_o & n1628_o & n1639_o & n1650_o & n1661_o & n1672_o & n1683_o & n1694_o & n1705_o & n1716_o & n1727_o & n1738_o & n1749_o & n1760_o & n1771_o;
  n2037_o <= n1894_o & n1886_o & n1878_o & n1870_o & n1862_o & n1854_o & n1846_o & n1838_o & n1830_o & n1822_o & n1814_o & n1806_o & n1798_o & n1790_o & n1782_o & n1774_o;
  n2038_o <= n1896_o & n1893_o & n1885_o & n1877_o & n1869_o & n1861_o & n1853_o & n1845_o & n1837_o & n1829_o & n1821_o & n1813_o & n1805_o & n1797_o & n1789_o & n1781_o & n1895_o;
  n2039_o <= n2025_o & n2017_o & n2009_o & n2001_o & n1993_o & n1985_o & n1977_o & n1969_o & n1961_o & n1953_o & n1945_o & n1937_o & n1929_o & n1921_o & n1913_o & n1905_o & n1897_o;
  n2040_o <= n2026_o & n2018_o & n2010_o & n2002_o & n1994_o & n1986_o & n1978_o & n1970_o & n1962_o & n1954_o & n1946_o & n1938_o & n1930_o & n1922_o & n1914_o & n1906_o & n1898_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n1146_o : std_logic;
  signal n1147_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1148 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1151_o : std_logic;
  signal n1152_o : std_logic;
  signal n1153_o : std_logic;
  signal n1154_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n1153_o;
  o <= n1152_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1154_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1146_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1147_o <= n1146_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1148 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1147_o,
    o => gen1_n0_cnot0_o);
  n1151_o <= gen1_n0_cnot0_n1148 (1);
  n1152_o <= gen1_n0_cnot0_n1148 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1153_o <= ctrl_prop (1);
  n1154_o <= n1151_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_18 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (17 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (17 downto 0));
end entity cnot_reg_18;

architecture rtl of cnot_reg_18 is
  signal ctrl_prop : std_logic_vector (18 downto 0);
  signal n997_o : std_logic;
  signal n998_o : std_logic;
  signal n999_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1000 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1003_o : std_logic;
  signal n1004_o : std_logic;
  signal n1005_o : std_logic;
  signal n1006_o : std_logic;
  signal n1007_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1008 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1011_o : std_logic;
  signal n1012_o : std_logic;
  signal n1013_o : std_logic;
  signal n1014_o : std_logic;
  signal n1015_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1016 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1019_o : std_logic;
  signal n1020_o : std_logic;
  signal n1021_o : std_logic;
  signal n1022_o : std_logic;
  signal n1023_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1024 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1027_o : std_logic;
  signal n1028_o : std_logic;
  signal n1029_o : std_logic;
  signal n1030_o : std_logic;
  signal n1031_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n1032 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n1035_o : std_logic;
  signal n1036_o : std_logic;
  signal n1037_o : std_logic;
  signal n1038_o : std_logic;
  signal n1039_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n1040 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n1043_o : std_logic;
  signal n1044_o : std_logic;
  signal n1045_o : std_logic;
  signal n1046_o : std_logic;
  signal n1047_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n1048 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n1051_o : std_logic;
  signal n1052_o : std_logic;
  signal n1053_o : std_logic;
  signal n1054_o : std_logic;
  signal n1055_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n1056 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n1059_o : std_logic;
  signal n1060_o : std_logic;
  signal n1061_o : std_logic;
  signal n1062_o : std_logic;
  signal n1063_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n1064 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n1067_o : std_logic;
  signal n1068_o : std_logic;
  signal n1069_o : std_logic;
  signal n1070_o : std_logic;
  signal n1071_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n1072 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n1075_o : std_logic;
  signal n1076_o : std_logic;
  signal n1077_o : std_logic;
  signal n1078_o : std_logic;
  signal n1079_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n1080 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n1083_o : std_logic;
  signal n1084_o : std_logic;
  signal n1085_o : std_logic;
  signal n1086_o : std_logic;
  signal n1087_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n1088 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n1091_o : std_logic;
  signal n1092_o : std_logic;
  signal n1093_o : std_logic;
  signal n1094_o : std_logic;
  signal n1095_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n1096 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n1099_o : std_logic;
  signal n1100_o : std_logic;
  signal n1101_o : std_logic;
  signal n1102_o : std_logic;
  signal n1103_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n1104 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n1107_o : std_logic;
  signal n1108_o : std_logic;
  signal n1109_o : std_logic;
  signal n1110_o : std_logic;
  signal n1111_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n1112 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n1115_o : std_logic;
  signal n1116_o : std_logic;
  signal n1117_o : std_logic;
  signal n1118_o : std_logic;
  signal n1119_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n1120 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n1123_o : std_logic;
  signal n1124_o : std_logic;
  signal n1125_o : std_logic;
  signal n1126_o : std_logic;
  signal n1127_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n1128 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n1131_o : std_logic;
  signal n1132_o : std_logic;
  signal n1133_o : std_logic;
  signal n1134_o : std_logic;
  signal n1135_o : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot0_n1136 : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot0_o : std_logic_vector (1 downto 0);
  signal n1139_o : std_logic;
  signal n1140_o : std_logic;
  signal n1141_o : std_logic;
  signal n1142_o : std_logic_vector (17 downto 0);
  signal n1143_o : std_logic_vector (18 downto 0);
begin
  ctrl_out <= n1141_o;
  o <= n1142_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1143_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n997_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n998_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n999_o <= n997_o & n998_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1000 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n999_o,
    o => gen1_n0_cnot0_o);
  n1003_o <= gen1_n0_cnot0_n1000 (1);
  n1004_o <= gen1_n0_cnot0_n1000 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1005_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1006_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1007_o <= n1005_o & n1006_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1008 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1007_o,
    o => gen1_n1_cnot0_o);
  n1011_o <= gen1_n1_cnot0_n1008 (1);
  n1012_o <= gen1_n1_cnot0_n1008 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1013_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1014_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1015_o <= n1013_o & n1014_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1016 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1015_o,
    o => gen1_n2_cnot0_o);
  n1019_o <= gen1_n2_cnot0_n1016 (1);
  n1020_o <= gen1_n2_cnot0_n1016 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1021_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1022_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1023_o <= n1021_o & n1022_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1024 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1023_o,
    o => gen1_n3_cnot0_o);
  n1027_o <= gen1_n3_cnot0_n1024 (1);
  n1028_o <= gen1_n3_cnot0_n1024 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1029_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1030_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1031_o <= n1029_o & n1030_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n1032 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n1031_o,
    o => gen1_n4_cnot0_o);
  n1035_o <= gen1_n4_cnot0_n1032 (1);
  n1036_o <= gen1_n4_cnot0_n1032 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1037_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1038_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1039_o <= n1037_o & n1038_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n1040 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n1039_o,
    o => gen1_n5_cnot0_o);
  n1043_o <= gen1_n5_cnot0_n1040 (1);
  n1044_o <= gen1_n5_cnot0_n1040 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1045_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1046_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1047_o <= n1045_o & n1046_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n1048 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n1047_o,
    o => gen1_n6_cnot0_o);
  n1051_o <= gen1_n6_cnot0_n1048 (1);
  n1052_o <= gen1_n6_cnot0_n1048 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1053_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1054_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1055_o <= n1053_o & n1054_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n1056 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n1055_o,
    o => gen1_n7_cnot0_o);
  n1059_o <= gen1_n7_cnot0_n1056 (1);
  n1060_o <= gen1_n7_cnot0_n1056 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1061_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1062_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1063_o <= n1061_o & n1062_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n1064 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n1063_o,
    o => gen1_n8_cnot0_o);
  n1067_o <= gen1_n8_cnot0_n1064 (1);
  n1068_o <= gen1_n8_cnot0_n1064 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1069_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1070_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1071_o <= n1069_o & n1070_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n1072 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n1071_o,
    o => gen1_n9_cnot0_o);
  n1075_o <= gen1_n9_cnot0_n1072 (1);
  n1076_o <= gen1_n9_cnot0_n1072 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1077_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1078_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1079_o <= n1077_o & n1078_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n1080 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n1079_o,
    o => gen1_n10_cnot0_o);
  n1083_o <= gen1_n10_cnot0_n1080 (1);
  n1084_o <= gen1_n10_cnot0_n1080 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1085_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1086_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1087_o <= n1085_o & n1086_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n1088 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n1087_o,
    o => gen1_n11_cnot0_o);
  n1091_o <= gen1_n11_cnot0_n1088 (1);
  n1092_o <= gen1_n11_cnot0_n1088 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1093_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1094_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1095_o <= n1093_o & n1094_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n1096 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n1095_o,
    o => gen1_n12_cnot0_o);
  n1099_o <= gen1_n12_cnot0_n1096 (1);
  n1100_o <= gen1_n12_cnot0_n1096 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1101_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1102_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1103_o <= n1101_o & n1102_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n1104 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n1103_o,
    o => gen1_n13_cnot0_o);
  n1107_o <= gen1_n13_cnot0_n1104 (1);
  n1108_o <= gen1_n13_cnot0_n1104 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1109_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1110_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1111_o <= n1109_o & n1110_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n1112 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n1111_o,
    o => gen1_n14_cnot0_o);
  n1115_o <= gen1_n14_cnot0_n1112 (1);
  n1116_o <= gen1_n14_cnot0_n1112 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1117_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1118_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1119_o <= n1117_o & n1118_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n1120 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n1119_o,
    o => gen1_n15_cnot0_o);
  n1123_o <= gen1_n15_cnot0_n1120 (1);
  n1124_o <= gen1_n15_cnot0_n1120 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1125_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1126_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1127_o <= n1125_o & n1126_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n1128 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n1127_o,
    o => gen1_n16_cnot0_o);
  n1131_o <= gen1_n16_cnot0_n1128 (1);
  n1132_o <= gen1_n16_cnot0_n1128 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1133_o <= ctrl_prop (17);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1134_o <= i (17);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1135_o <= n1133_o & n1134_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n17_cnot0_n1136 <= gen1_n17_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n17_cnot0 : entity work.cnot port map (
    i => n1135_o,
    o => gen1_n17_cnot0_o);
  n1139_o <= gen1_n17_cnot0_n1136 (1);
  n1140_o <= gen1_n17_cnot0_n1136 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1141_o <= ctrl_prop (18);
  n1142_o <= n1140_o & n1132_o & n1124_o & n1116_o & n1108_o & n1100_o & n1092_o & n1084_o & n1076_o & n1068_o & n1060_o & n1052_o & n1044_o & n1036_o & n1028_o & n1020_o & n1012_o & n1004_o;
  n1143_o <= n1139_o & n1131_o & n1123_o & n1115_o & n1107_o & n1099_o & n1091_o & n1083_o & n1075_o & n1067_o & n1059_o & n1051_o & n1043_o & n1035_o & n1027_o & n1019_o & n1011_o & n1003_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_18 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_sub_in_place_18;

architecture rtl of add_sub_in_place_18 is
  signal b_cnot : std_logic_vector (17 downto 0);
  signal cnotr_n983 : std_logic;
  signal cnotr_n984 : std_logic_vector (17 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (17 downto 0);
  signal add_n989 : std_logic_vector (17 downto 0);
  signal add_n990 : std_logic_vector (17 downto 0);
  signal add_a_out : std_logic_vector (17 downto 0);
  signal add_s : std_logic_vector (17 downto 0);
begin
  ctrl_out <= cnotr_n983;
  a_out <= add_n989;
  s <= add_n990;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n984; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n983 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n984 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_18 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n989 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n990 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_18 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_18 is
  port (
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    w : in std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (17 downto 0);
    b_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_scratch_18;

architecture rtl of add_scratch_18 is
  signal a_s : std_logic_vector (16 downto 0);
  signal b_s : std_logic_vector (16 downto 0);
  signal s_s : std_logic_vector (16 downto 0);
  signal c_s : std_logic_vector (16 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n182_o : std_logic;
  signal n183_o : std_logic;
  signal n184_o : std_logic_vector (1 downto 0);
  signal cnota_n185 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n188_o : std_logic;
  signal n189_o : std_logic;
  signal n190_o : std_logic;
  signal n191_o : std_logic_vector (1 downto 0);
  signal cnotb_n192 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n195_o : std_logic;
  signal n196_o : std_logic;
  signal n197_o : std_logic_vector (1 downto 0);
  signal n198_o : std_logic;
  signal n199_o : std_logic_vector (2 downto 0);
  signal ccnotc_n200 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n203_o : std_logic;
  signal n204_o : std_logic;
  signal n205_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n206_o : std_logic;
  signal n207_o : std_logic;
  signal n208_o : std_logic_vector (1 downto 0);
  signal n209_o : std_logic;
  signal n210_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n211 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n214_o : std_logic;
  signal n215_o : std_logic;
  signal n216_o : std_logic;
  signal n217_o : std_logic;
  signal n218_o : std_logic;
  signal n219_o : std_logic;
  signal n220_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n221 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n224_o : std_logic;
  signal n225_o : std_logic;
  signal n226_o : std_logic;
  signal n227_o : std_logic;
  signal n228_o : std_logic;
  signal n229_o : std_logic;
  signal n230_o : std_logic_vector (1 downto 0);
  signal n231_o : std_logic;
  signal n232_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n233 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n236_o : std_logic;
  signal n237_o : std_logic;
  signal n238_o : std_logic;
  signal n239_o : std_logic;
  signal n240_o : std_logic;
  signal n241_o : std_logic;
  signal n242_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n243 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n246_o : std_logic;
  signal n247_o : std_logic;
  signal n248_o : std_logic;
  signal n249_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n250_o : std_logic;
  signal n251_o : std_logic;
  signal n252_o : std_logic_vector (1 downto 0);
  signal n253_o : std_logic;
  signal n254_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n255 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n258_o : std_logic;
  signal n259_o : std_logic;
  signal n260_o : std_logic;
  signal n261_o : std_logic;
  signal n262_o : std_logic;
  signal n263_o : std_logic;
  signal n264_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n265 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n268_o : std_logic;
  signal n269_o : std_logic;
  signal n270_o : std_logic;
  signal n271_o : std_logic;
  signal n272_o : std_logic;
  signal n273_o : std_logic;
  signal n274_o : std_logic_vector (1 downto 0);
  signal n275_o : std_logic;
  signal n276_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n277 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n280_o : std_logic;
  signal n281_o : std_logic;
  signal n282_o : std_logic;
  signal n283_o : std_logic;
  signal n284_o : std_logic;
  signal n285_o : std_logic;
  signal n286_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n287 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n290_o : std_logic;
  signal n291_o : std_logic;
  signal n292_o : std_logic;
  signal n293_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n294_o : std_logic;
  signal n295_o : std_logic;
  signal n296_o : std_logic_vector (1 downto 0);
  signal n297_o : std_logic;
  signal n298_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n299 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n302_o : std_logic;
  signal n303_o : std_logic;
  signal n304_o : std_logic;
  signal n305_o : std_logic;
  signal n306_o : std_logic;
  signal n307_o : std_logic;
  signal n308_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n309 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n312_o : std_logic;
  signal n313_o : std_logic;
  signal n314_o : std_logic;
  signal n315_o : std_logic;
  signal n316_o : std_logic;
  signal n317_o : std_logic;
  signal n318_o : std_logic_vector (1 downto 0);
  signal n319_o : std_logic;
  signal n320_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n321 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n324_o : std_logic;
  signal n325_o : std_logic;
  signal n326_o : std_logic;
  signal n327_o : std_logic;
  signal n328_o : std_logic;
  signal n329_o : std_logic;
  signal n330_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n331 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n334_o : std_logic;
  signal n335_o : std_logic;
  signal n336_o : std_logic;
  signal n337_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n338_o : std_logic;
  signal n339_o : std_logic;
  signal n340_o : std_logic_vector (1 downto 0);
  signal n341_o : std_logic;
  signal n342_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n343 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n346_o : std_logic;
  signal n347_o : std_logic;
  signal n348_o : std_logic;
  signal n349_o : std_logic;
  signal n350_o : std_logic;
  signal n351_o : std_logic;
  signal n352_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n353 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n356_o : std_logic;
  signal n357_o : std_logic;
  signal n358_o : std_logic;
  signal n359_o : std_logic;
  signal n360_o : std_logic;
  signal n361_o : std_logic;
  signal n362_o : std_logic_vector (1 downto 0);
  signal n363_o : std_logic;
  signal n364_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n365 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n368_o : std_logic;
  signal n369_o : std_logic;
  signal n370_o : std_logic;
  signal n371_o : std_logic;
  signal n372_o : std_logic;
  signal n373_o : std_logic;
  signal n374_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n375 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n378_o : std_logic;
  signal n379_o : std_logic;
  signal n380_o : std_logic;
  signal n381_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n382_o : std_logic;
  signal n383_o : std_logic;
  signal n384_o : std_logic_vector (1 downto 0);
  signal n385_o : std_logic;
  signal n386_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n387 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n390_o : std_logic;
  signal n391_o : std_logic;
  signal n392_o : std_logic;
  signal n393_o : std_logic;
  signal n394_o : std_logic;
  signal n395_o : std_logic;
  signal n396_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n397 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n400_o : std_logic;
  signal n401_o : std_logic;
  signal n402_o : std_logic;
  signal n403_o : std_logic;
  signal n404_o : std_logic;
  signal n405_o : std_logic;
  signal n406_o : std_logic_vector (1 downto 0);
  signal n407_o : std_logic;
  signal n408_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n409 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n412_o : std_logic;
  signal n413_o : std_logic;
  signal n414_o : std_logic;
  signal n415_o : std_logic;
  signal n416_o : std_logic;
  signal n417_o : std_logic;
  signal n418_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n419 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n422_o : std_logic;
  signal n423_o : std_logic;
  signal n424_o : std_logic;
  signal n425_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n426_o : std_logic;
  signal n427_o : std_logic;
  signal n428_o : std_logic_vector (1 downto 0);
  signal n429_o : std_logic;
  signal n430_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n431 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n434_o : std_logic;
  signal n435_o : std_logic;
  signal n436_o : std_logic;
  signal n437_o : std_logic;
  signal n438_o : std_logic;
  signal n439_o : std_logic;
  signal n440_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n441 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n444_o : std_logic;
  signal n445_o : std_logic;
  signal n446_o : std_logic;
  signal n447_o : std_logic;
  signal n448_o : std_logic;
  signal n449_o : std_logic;
  signal n450_o : std_logic_vector (1 downto 0);
  signal n451_o : std_logic;
  signal n452_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n453 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n456_o : std_logic;
  signal n457_o : std_logic;
  signal n458_o : std_logic;
  signal n459_o : std_logic;
  signal n460_o : std_logic;
  signal n461_o : std_logic;
  signal n462_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n463 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n466_o : std_logic;
  signal n467_o : std_logic;
  signal n468_o : std_logic;
  signal n469_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n470_o : std_logic;
  signal n471_o : std_logic;
  signal n472_o : std_logic_vector (1 downto 0);
  signal n473_o : std_logic;
  signal n474_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n475 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n478_o : std_logic;
  signal n479_o : std_logic;
  signal n480_o : std_logic;
  signal n481_o : std_logic;
  signal n482_o : std_logic;
  signal n483_o : std_logic;
  signal n484_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n485 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n488_o : std_logic;
  signal n489_o : std_logic;
  signal n490_o : std_logic;
  signal n491_o : std_logic;
  signal n492_o : std_logic;
  signal n493_o : std_logic;
  signal n494_o : std_logic_vector (1 downto 0);
  signal n495_o : std_logic;
  signal n496_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n497 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n500_o : std_logic;
  signal n501_o : std_logic;
  signal n502_o : std_logic;
  signal n503_o : std_logic;
  signal n504_o : std_logic;
  signal n505_o : std_logic;
  signal n506_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n507 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n510_o : std_logic;
  signal n511_o : std_logic;
  signal n512_o : std_logic;
  signal n513_o : std_logic;
  signal gen1_n8_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid3 : std_logic_vector (3 downto 0);
  signal n514_o : std_logic;
  signal n515_o : std_logic;
  signal n516_o : std_logic_vector (1 downto 0);
  signal n517_o : std_logic;
  signal n518_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_n519 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_o : std_logic_vector (2 downto 0);
  signal n522_o : std_logic;
  signal n523_o : std_logic;
  signal n524_o : std_logic;
  signal n525_o : std_logic;
  signal n526_o : std_logic;
  signal n527_o : std_logic;
  signal n528_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_n529 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_o : std_logic_vector (1 downto 0);
  signal n532_o : std_logic;
  signal n533_o : std_logic;
  signal n534_o : std_logic;
  signal n535_o : std_logic;
  signal n536_o : std_logic;
  signal n537_o : std_logic;
  signal n538_o : std_logic_vector (1 downto 0);
  signal n539_o : std_logic;
  signal n540_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_n541 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_o : std_logic_vector (2 downto 0);
  signal n544_o : std_logic;
  signal n545_o : std_logic;
  signal n546_o : std_logic;
  signal n547_o : std_logic;
  signal n548_o : std_logic;
  signal n549_o : std_logic;
  signal n550_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_n551 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_o : std_logic_vector (1 downto 0);
  signal n554_o : std_logic;
  signal n555_o : std_logic;
  signal n556_o : std_logic;
  signal n557_o : std_logic;
  signal gen1_n9_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid3 : std_logic_vector (3 downto 0);
  signal n558_o : std_logic;
  signal n559_o : std_logic;
  signal n560_o : std_logic_vector (1 downto 0);
  signal n561_o : std_logic;
  signal n562_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_n563 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_o : std_logic_vector (2 downto 0);
  signal n566_o : std_logic;
  signal n567_o : std_logic;
  signal n568_o : std_logic;
  signal n569_o : std_logic;
  signal n570_o : std_logic;
  signal n571_o : std_logic;
  signal n572_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_n573 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_o : std_logic_vector (1 downto 0);
  signal n576_o : std_logic;
  signal n577_o : std_logic;
  signal n578_o : std_logic;
  signal n579_o : std_logic;
  signal n580_o : std_logic;
  signal n581_o : std_logic;
  signal n582_o : std_logic_vector (1 downto 0);
  signal n583_o : std_logic;
  signal n584_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_n585 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_o : std_logic_vector (2 downto 0);
  signal n588_o : std_logic;
  signal n589_o : std_logic;
  signal n590_o : std_logic;
  signal n591_o : std_logic;
  signal n592_o : std_logic;
  signal n593_o : std_logic;
  signal n594_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_n595 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_o : std_logic_vector (1 downto 0);
  signal n598_o : std_logic;
  signal n599_o : std_logic;
  signal n600_o : std_logic;
  signal n601_o : std_logic;
  signal gen1_n10_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid3 : std_logic_vector (3 downto 0);
  signal n602_o : std_logic;
  signal n603_o : std_logic;
  signal n604_o : std_logic_vector (1 downto 0);
  signal n605_o : std_logic;
  signal n606_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_n607 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_o : std_logic_vector (2 downto 0);
  signal n610_o : std_logic;
  signal n611_o : std_logic;
  signal n612_o : std_logic;
  signal n613_o : std_logic;
  signal n614_o : std_logic;
  signal n615_o : std_logic;
  signal n616_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_n617 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_o : std_logic_vector (1 downto 0);
  signal n620_o : std_logic;
  signal n621_o : std_logic;
  signal n622_o : std_logic;
  signal n623_o : std_logic;
  signal n624_o : std_logic;
  signal n625_o : std_logic;
  signal n626_o : std_logic_vector (1 downto 0);
  signal n627_o : std_logic;
  signal n628_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_n629 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_o : std_logic_vector (2 downto 0);
  signal n632_o : std_logic;
  signal n633_o : std_logic;
  signal n634_o : std_logic;
  signal n635_o : std_logic;
  signal n636_o : std_logic;
  signal n637_o : std_logic;
  signal n638_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_n639 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_o : std_logic_vector (1 downto 0);
  signal n642_o : std_logic;
  signal n643_o : std_logic;
  signal n644_o : std_logic;
  signal n645_o : std_logic;
  signal gen1_n11_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid3 : std_logic_vector (3 downto 0);
  signal n646_o : std_logic;
  signal n647_o : std_logic;
  signal n648_o : std_logic_vector (1 downto 0);
  signal n649_o : std_logic;
  signal n650_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_n651 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_o : std_logic_vector (2 downto 0);
  signal n654_o : std_logic;
  signal n655_o : std_logic;
  signal n656_o : std_logic;
  signal n657_o : std_logic;
  signal n658_o : std_logic;
  signal n659_o : std_logic;
  signal n660_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_n661 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_o : std_logic_vector (1 downto 0);
  signal n664_o : std_logic;
  signal n665_o : std_logic;
  signal n666_o : std_logic;
  signal n667_o : std_logic;
  signal n668_o : std_logic;
  signal n669_o : std_logic;
  signal n670_o : std_logic_vector (1 downto 0);
  signal n671_o : std_logic;
  signal n672_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_n673 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_o : std_logic_vector (2 downto 0);
  signal n676_o : std_logic;
  signal n677_o : std_logic;
  signal n678_o : std_logic;
  signal n679_o : std_logic;
  signal n680_o : std_logic;
  signal n681_o : std_logic;
  signal n682_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_n683 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_o : std_logic_vector (1 downto 0);
  signal n686_o : std_logic;
  signal n687_o : std_logic;
  signal n688_o : std_logic;
  signal n689_o : std_logic;
  signal gen1_n12_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid3 : std_logic_vector (3 downto 0);
  signal n690_o : std_logic;
  signal n691_o : std_logic;
  signal n692_o : std_logic_vector (1 downto 0);
  signal n693_o : std_logic;
  signal n694_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_n695 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_o : std_logic_vector (2 downto 0);
  signal n698_o : std_logic;
  signal n699_o : std_logic;
  signal n700_o : std_logic;
  signal n701_o : std_logic;
  signal n702_o : std_logic;
  signal n703_o : std_logic;
  signal n704_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_n705 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_o : std_logic_vector (1 downto 0);
  signal n708_o : std_logic;
  signal n709_o : std_logic;
  signal n710_o : std_logic;
  signal n711_o : std_logic;
  signal n712_o : std_logic;
  signal n713_o : std_logic;
  signal n714_o : std_logic_vector (1 downto 0);
  signal n715_o : std_logic;
  signal n716_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_n717 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_o : std_logic_vector (2 downto 0);
  signal n720_o : std_logic;
  signal n721_o : std_logic;
  signal n722_o : std_logic;
  signal n723_o : std_logic;
  signal n724_o : std_logic;
  signal n725_o : std_logic;
  signal n726_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_n727 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_o : std_logic_vector (1 downto 0);
  signal n730_o : std_logic;
  signal n731_o : std_logic;
  signal n732_o : std_logic;
  signal n733_o : std_logic;
  signal gen1_n13_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid3 : std_logic_vector (3 downto 0);
  signal n734_o : std_logic;
  signal n735_o : std_logic;
  signal n736_o : std_logic_vector (1 downto 0);
  signal n737_o : std_logic;
  signal n738_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_n739 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_o : std_logic_vector (2 downto 0);
  signal n742_o : std_logic;
  signal n743_o : std_logic;
  signal n744_o : std_logic;
  signal n745_o : std_logic;
  signal n746_o : std_logic;
  signal n747_o : std_logic;
  signal n748_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_n749 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_o : std_logic_vector (1 downto 0);
  signal n752_o : std_logic;
  signal n753_o : std_logic;
  signal n754_o : std_logic;
  signal n755_o : std_logic;
  signal n756_o : std_logic;
  signal n757_o : std_logic;
  signal n758_o : std_logic_vector (1 downto 0);
  signal n759_o : std_logic;
  signal n760_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_n761 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_o : std_logic_vector (2 downto 0);
  signal n764_o : std_logic;
  signal n765_o : std_logic;
  signal n766_o : std_logic;
  signal n767_o : std_logic;
  signal n768_o : std_logic;
  signal n769_o : std_logic;
  signal n770_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_n771 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_o : std_logic_vector (1 downto 0);
  signal n774_o : std_logic;
  signal n775_o : std_logic;
  signal n776_o : std_logic;
  signal n777_o : std_logic;
  signal gen1_n14_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid3 : std_logic_vector (3 downto 0);
  signal n778_o : std_logic;
  signal n779_o : std_logic;
  signal n780_o : std_logic_vector (1 downto 0);
  signal n781_o : std_logic;
  signal n782_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_n783 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_o : std_logic_vector (2 downto 0);
  signal n786_o : std_logic;
  signal n787_o : std_logic;
  signal n788_o : std_logic;
  signal n789_o : std_logic;
  signal n790_o : std_logic;
  signal n791_o : std_logic;
  signal n792_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_n793 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_o : std_logic_vector (1 downto 0);
  signal n796_o : std_logic;
  signal n797_o : std_logic;
  signal n798_o : std_logic;
  signal n799_o : std_logic;
  signal n800_o : std_logic;
  signal n801_o : std_logic;
  signal n802_o : std_logic_vector (1 downto 0);
  signal n803_o : std_logic;
  signal n804_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_n805 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_o : std_logic_vector (2 downto 0);
  signal n808_o : std_logic;
  signal n809_o : std_logic;
  signal n810_o : std_logic;
  signal n811_o : std_logic;
  signal n812_o : std_logic;
  signal n813_o : std_logic;
  signal n814_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_n815 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_o : std_logic_vector (1 downto 0);
  signal n818_o : std_logic;
  signal n819_o : std_logic;
  signal n820_o : std_logic;
  signal n821_o : std_logic;
  signal gen1_n15_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid3 : std_logic_vector (3 downto 0);
  signal n822_o : std_logic;
  signal n823_o : std_logic;
  signal n824_o : std_logic_vector (1 downto 0);
  signal n825_o : std_logic;
  signal n826_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_n827 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_o : std_logic_vector (2 downto 0);
  signal n830_o : std_logic;
  signal n831_o : std_logic;
  signal n832_o : std_logic;
  signal n833_o : std_logic;
  signal n834_o : std_logic;
  signal n835_o : std_logic;
  signal n836_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_n837 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_o : std_logic_vector (1 downto 0);
  signal n840_o : std_logic;
  signal n841_o : std_logic;
  signal n842_o : std_logic;
  signal n843_o : std_logic;
  signal n844_o : std_logic;
  signal n845_o : std_logic;
  signal n846_o : std_logic_vector (1 downto 0);
  signal n847_o : std_logic;
  signal n848_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_n849 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_o : std_logic_vector (2 downto 0);
  signal n852_o : std_logic;
  signal n853_o : std_logic;
  signal n854_o : std_logic;
  signal n855_o : std_logic;
  signal n856_o : std_logic;
  signal n857_o : std_logic;
  signal n858_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_n859 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_o : std_logic_vector (1 downto 0);
  signal n862_o : std_logic;
  signal n863_o : std_logic;
  signal n864_o : std_logic;
  signal n865_o : std_logic;
  signal gen1_n16_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n16_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n16_mid3 : std_logic_vector (3 downto 0);
  signal n866_o : std_logic;
  signal n867_o : std_logic;
  signal n868_o : std_logic_vector (1 downto 0);
  signal n869_o : std_logic;
  signal n870_o : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot1_n871 : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot1_o : std_logic_vector (2 downto 0);
  signal n874_o : std_logic;
  signal n875_o : std_logic;
  signal n876_o : std_logic;
  signal n877_o : std_logic;
  signal n878_o : std_logic;
  signal n879_o : std_logic;
  signal n880_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_n881 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_o : std_logic_vector (1 downto 0);
  signal n884_o : std_logic;
  signal n885_o : std_logic;
  signal n886_o : std_logic;
  signal n887_o : std_logic;
  signal n888_o : std_logic;
  signal n889_o : std_logic;
  signal n890_o : std_logic_vector (1 downto 0);
  signal n891_o : std_logic;
  signal n892_o : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot2_n893 : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot2_o : std_logic_vector (2 downto 0);
  signal n896_o : std_logic;
  signal n897_o : std_logic;
  signal n898_o : std_logic;
  signal n899_o : std_logic;
  signal n900_o : std_logic;
  signal n901_o : std_logic;
  signal n902_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot2_n903 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot2_o : std_logic_vector (1 downto 0);
  signal n906_o : std_logic;
  signal n907_o : std_logic;
  signal n908_o : std_logic;
  signal n909_o : std_logic;
  signal n910_o : std_logic;
  signal n911_o : std_logic;
  signal n912_o : std_logic_vector (1 downto 0);
  signal cnoteb_n913 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n916_o : std_logic;
  signal n917_o : std_logic;
  signal n918_o : std_logic;
  signal n919_o : std_logic_vector (1 downto 0);
  signal cnotea_n920 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n923_o : std_logic;
  signal n924_o : std_logic;
  signal n925_o : std_logic_vector (17 downto 0);
  signal n926_o : std_logic_vector (17 downto 0);
  signal n927_o : std_logic_vector (17 downto 0);
  signal n928_o : std_logic_vector (16 downto 0);
  signal n929_o : std_logic_vector (16 downto 0);
  signal n930_o : std_logic_vector (16 downto 0);
  signal n931_o : std_logic_vector (16 downto 0);
  signal n932_o : std_logic_vector (3 downto 0);
  signal n933_o : std_logic_vector (3 downto 0);
  signal n934_o : std_logic_vector (3 downto 0);
  signal n935_o : std_logic_vector (3 downto 0);
  signal n936_o : std_logic_vector (3 downto 0);
  signal n937_o : std_logic_vector (3 downto 0);
  signal n938_o : std_logic_vector (3 downto 0);
  signal n939_o : std_logic_vector (3 downto 0);
  signal n940_o : std_logic_vector (3 downto 0);
  signal n941_o : std_logic_vector (3 downto 0);
  signal n942_o : std_logic_vector (3 downto 0);
  signal n943_o : std_logic_vector (3 downto 0);
  signal n944_o : std_logic_vector (3 downto 0);
  signal n945_o : std_logic_vector (3 downto 0);
  signal n946_o : std_logic_vector (3 downto 0);
  signal n947_o : std_logic_vector (3 downto 0);
  signal n948_o : std_logic_vector (3 downto 0);
  signal n949_o : std_logic_vector (3 downto 0);
  signal n950_o : std_logic_vector (3 downto 0);
  signal n951_o : std_logic_vector (3 downto 0);
  signal n952_o : std_logic_vector (3 downto 0);
  signal n953_o : std_logic_vector (3 downto 0);
  signal n954_o : std_logic_vector (3 downto 0);
  signal n955_o : std_logic_vector (3 downto 0);
  signal n956_o : std_logic_vector (3 downto 0);
  signal n957_o : std_logic_vector (3 downto 0);
  signal n958_o : std_logic_vector (3 downto 0);
  signal n959_o : std_logic_vector (3 downto 0);
  signal n960_o : std_logic_vector (3 downto 0);
  signal n961_o : std_logic_vector (3 downto 0);
  signal n962_o : std_logic_vector (3 downto 0);
  signal n963_o : std_logic_vector (3 downto 0);
  signal n964_o : std_logic_vector (3 downto 0);
  signal n965_o : std_logic_vector (3 downto 0);
  signal n966_o : std_logic_vector (3 downto 0);
  signal n967_o : std_logic_vector (3 downto 0);
  signal n968_o : std_logic_vector (3 downto 0);
  signal n969_o : std_logic_vector (3 downto 0);
  signal n970_o : std_logic_vector (3 downto 0);
  signal n971_o : std_logic_vector (3 downto 0);
  signal n972_o : std_logic_vector (3 downto 0);
  signal n973_o : std_logic_vector (3 downto 0);
  signal n974_o : std_logic_vector (3 downto 0);
  signal n975_o : std_logic_vector (3 downto 0);
  signal n976_o : std_logic_vector (3 downto 0);
  signal n977_o : std_logic_vector (3 downto 0);
  signal n978_o : std_logic_vector (3 downto 0);
  signal n979_o : std_logic_vector (3 downto 0);
begin
  a_out <= n925_o;
  b_out <= n926_o;
  s <= n927_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n928_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n929_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n930_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n931_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n188_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n195_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n189_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n917_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n182_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n183_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n184_o <= n182_o & n183_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n185 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n184_o,
    o => cnota_o);
  n188_o <= cnota_n185 (1);
  n189_o <= cnota_n185 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n190_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n191_o <= n190_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n192 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n191_o,
    o => cnotb_o);
  n195_o <= cnotb_n192 (1);
  n196_o <= cnotb_n192 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n197_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n198_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n199_o <= n197_o & n198_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n200 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n199_o,
    o => ccnotc_o);
  n203_o <= ccnotc_n200 (2);
  n204_o <= ccnotc_n200 (1);
  n205_o <= ccnotc_n200 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n932_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n933_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n934_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n206_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n207_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n208_o <= n206_o & n207_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n209_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n210_o <= n208_o & n209_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n211 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n210_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordich_stage.vhdl:14:16
  n214_o <= gen1_n1_ccnot1_n211 (2);
  -- vhdl_source/cordich_stage.vhdl:13:16
  n215_o <= gen1_n1_ccnot1_n211 (1);
  n216_o <= gen1_n1_ccnot1_n211 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n217_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n218_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n219_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n220_o <= n218_o & n219_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n221 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n220_o,
    o => gen1_n1_cnot1_o);
  n224_o <= gen1_n1_cnot1_n221 (1);
  n225_o <= gen1_n1_cnot1_n221 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n226_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n227_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n228_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n229_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n230_o <= n228_o & n229_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n231_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n232_o <= n230_o & n231_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n233 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n232_o,
    o => gen1_n1_ccnot2_o);
  n236_o <= gen1_n1_ccnot2_n233 (2);
  n237_o <= gen1_n1_ccnot2_n233 (1);
  n238_o <= gen1_n1_ccnot2_n233 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n239_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n240_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n241_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n242_o <= n240_o & n241_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n243 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n242_o,
    o => gen1_n1_cnot2_o);
  n246_o <= gen1_n1_cnot2_n243 (1);
  n247_o <= gen1_n1_cnot2_n243 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n248_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n249_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n935_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n936_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n937_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n250_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n251_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n252_o <= n250_o & n251_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n253_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n254_o <= n252_o & n253_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n255 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n254_o,
    o => gen1_n2_ccnot1_o);
  n258_o <= gen1_n2_ccnot1_n255 (2);
  n259_o <= gen1_n2_ccnot1_n255 (1);
  n260_o <= gen1_n2_ccnot1_n255 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n261_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n262_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n263_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n264_o <= n262_o & n263_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n265 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n264_o,
    o => gen1_n2_cnot1_o);
  n268_o <= gen1_n2_cnot1_n265 (1);
  n269_o <= gen1_n2_cnot1_n265 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n270_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n271_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n272_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n273_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n274_o <= n272_o & n273_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n275_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n276_o <= n274_o & n275_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n277 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n276_o,
    o => gen1_n2_ccnot2_o);
  n280_o <= gen1_n2_ccnot2_n277 (2);
  n281_o <= gen1_n2_ccnot2_n277 (1);
  n282_o <= gen1_n2_ccnot2_n277 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n283_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n284_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n285_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n286_o <= n284_o & n285_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n287 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n286_o,
    o => gen1_n2_cnot2_o);
  n290_o <= gen1_n2_cnot2_n287 (1);
  n291_o <= gen1_n2_cnot2_n287 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n292_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n293_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n938_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n939_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n940_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n294_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n295_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n296_o <= n294_o & n295_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n297_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n298_o <= n296_o & n297_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n299 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n298_o,
    o => gen1_n3_ccnot1_o);
  n302_o <= gen1_n3_ccnot1_n299 (2);
  n303_o <= gen1_n3_ccnot1_n299 (1);
  n304_o <= gen1_n3_ccnot1_n299 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n305_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n306_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n307_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n308_o <= n306_o & n307_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n309 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n308_o,
    o => gen1_n3_cnot1_o);
  n312_o <= gen1_n3_cnot1_n309 (1);
  n313_o <= gen1_n3_cnot1_n309 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n314_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n315_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n316_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n317_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n318_o <= n316_o & n317_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n319_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n320_o <= n318_o & n319_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n321 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n320_o,
    o => gen1_n3_ccnot2_o);
  n324_o <= gen1_n3_ccnot2_n321 (2);
  n325_o <= gen1_n3_ccnot2_n321 (1);
  n326_o <= gen1_n3_ccnot2_n321 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n327_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n328_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n329_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n330_o <= n328_o & n329_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n331 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n330_o,
    o => gen1_n3_cnot2_o);
  n334_o <= gen1_n3_cnot2_n331 (1);
  n335_o <= gen1_n3_cnot2_n331 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n336_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n337_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n941_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n942_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n943_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n338_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n339_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n340_o <= n338_o & n339_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n341_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n342_o <= n340_o & n341_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n343 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n342_o,
    o => gen1_n4_ccnot1_o);
  n346_o <= gen1_n4_ccnot1_n343 (2);
  n347_o <= gen1_n4_ccnot1_n343 (1);
  n348_o <= gen1_n4_ccnot1_n343 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n349_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n350_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n351_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n352_o <= n350_o & n351_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n353 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n352_o,
    o => gen1_n4_cnot1_o);
  n356_o <= gen1_n4_cnot1_n353 (1);
  n357_o <= gen1_n4_cnot1_n353 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n358_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n359_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n360_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n361_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n362_o <= n360_o & n361_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n363_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n364_o <= n362_o & n363_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n365 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n364_o,
    o => gen1_n4_ccnot2_o);
  n368_o <= gen1_n4_ccnot2_n365 (2);
  n369_o <= gen1_n4_ccnot2_n365 (1);
  n370_o <= gen1_n4_ccnot2_n365 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n371_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n372_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n373_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n374_o <= n372_o & n373_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n375 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n374_o,
    o => gen1_n4_cnot2_o);
  n378_o <= gen1_n4_cnot2_n375 (1);
  n379_o <= gen1_n4_cnot2_n375 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n380_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n381_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n944_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n945_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n946_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n382_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n383_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n384_o <= n382_o & n383_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n385_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n386_o <= n384_o & n385_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n387 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n386_o,
    o => gen1_n5_ccnot1_o);
  n390_o <= gen1_n5_ccnot1_n387 (2);
  n391_o <= gen1_n5_ccnot1_n387 (1);
  n392_o <= gen1_n5_ccnot1_n387 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n393_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n394_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n395_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n396_o <= n394_o & n395_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n397 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n396_o,
    o => gen1_n5_cnot1_o);
  n400_o <= gen1_n5_cnot1_n397 (1);
  n401_o <= gen1_n5_cnot1_n397 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n402_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n403_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n404_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n405_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n406_o <= n404_o & n405_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n407_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n408_o <= n406_o & n407_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n409 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n408_o,
    o => gen1_n5_ccnot2_o);
  n412_o <= gen1_n5_ccnot2_n409 (2);
  n413_o <= gen1_n5_ccnot2_n409 (1);
  n414_o <= gen1_n5_ccnot2_n409 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n415_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n416_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n417_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n418_o <= n416_o & n417_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n419 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n418_o,
    o => gen1_n5_cnot2_o);
  n422_o <= gen1_n5_cnot2_n419 (1);
  n423_o <= gen1_n5_cnot2_n419 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n424_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n425_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n947_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n948_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n949_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n426_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n427_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n428_o <= n426_o & n427_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n429_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n430_o <= n428_o & n429_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n431 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n430_o,
    o => gen1_n6_ccnot1_o);
  n434_o <= gen1_n6_ccnot1_n431 (2);
  n435_o <= gen1_n6_ccnot1_n431 (1);
  n436_o <= gen1_n6_ccnot1_n431 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n437_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n438_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n439_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n440_o <= n438_o & n439_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n441 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n440_o,
    o => gen1_n6_cnot1_o);
  n444_o <= gen1_n6_cnot1_n441 (1);
  n445_o <= gen1_n6_cnot1_n441 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n446_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n447_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n448_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n449_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n450_o <= n448_o & n449_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n451_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n452_o <= n450_o & n451_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n453 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n452_o,
    o => gen1_n6_ccnot2_o);
  n456_o <= gen1_n6_ccnot2_n453 (2);
  n457_o <= gen1_n6_ccnot2_n453 (1);
  n458_o <= gen1_n6_ccnot2_n453 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n459_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n460_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n461_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n462_o <= n460_o & n461_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n463 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n462_o,
    o => gen1_n6_cnot2_o);
  n466_o <= gen1_n6_cnot2_n463 (1);
  n467_o <= gen1_n6_cnot2_n463 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n468_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n469_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n950_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n951_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n952_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n470_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n471_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n472_o <= n470_o & n471_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n473_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n474_o <= n472_o & n473_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n475 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n474_o,
    o => gen1_n7_ccnot1_o);
  n478_o <= gen1_n7_ccnot1_n475 (2);
  n479_o <= gen1_n7_ccnot1_n475 (1);
  n480_o <= gen1_n7_ccnot1_n475 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n481_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n482_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n483_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n484_o <= n482_o & n483_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n485 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n484_o,
    o => gen1_n7_cnot1_o);
  n488_o <= gen1_n7_cnot1_n485 (1);
  n489_o <= gen1_n7_cnot1_n485 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n490_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n491_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n492_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n493_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n494_o <= n492_o & n493_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n495_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n496_o <= n494_o & n495_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n497 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n496_o,
    o => gen1_n7_ccnot2_o);
  n500_o <= gen1_n7_ccnot2_n497 (2);
  n501_o <= gen1_n7_ccnot2_n497 (1);
  n502_o <= gen1_n7_ccnot2_n497 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n503_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n504_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n505_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n506_o <= n504_o & n505_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n507 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n506_o,
    o => gen1_n7_cnot2_o);
  n510_o <= gen1_n7_cnot2_n507 (1);
  n511_o <= gen1_n7_cnot2_n507 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n512_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n513_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n8_mid1 <= n953_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n8_mid2 <= n954_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n8_mid3 <= n955_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n514_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:69:56
  n515_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:69:51
  n516_o <= n514_o & n515_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n517_o <= w (9);
  -- vhdl_source/add_scratch.vhdl:69:62
  n518_o <= n516_o & n517_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n8_ccnot1_n519 <= gen1_n8_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n8_ccnot1 : entity work.ccnot port map (
    i => n518_o,
    o => gen1_n8_ccnot1_o);
  n522_o <= gen1_n8_ccnot1_n519 (2);
  n523_o <= gen1_n8_ccnot1_n519 (1);
  n524_o <= gen1_n8_ccnot1_n519 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n525_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:76:48
  n526_o <= gen1_n8_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n527_o <= gen1_n8_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n528_o <= n526_o & n527_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n8_cnot1_n529 <= gen1_n8_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n8_cnot1 : entity work.cnot port map (
    i => n528_o,
    o => gen1_n8_cnot1_o);
  n532_o <= gen1_n8_cnot1_n529 (1);
  n533_o <= gen1_n8_cnot1_n529 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n534_o <= gen1_n8_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n535_o <= gen1_n8_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n536_o <= gen1_n8_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n537_o <= gen1_n8_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n538_o <= n536_o & n537_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n539_o <= gen1_n8_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n540_o <= n538_o & n539_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n8_ccnot2_n541 <= gen1_n8_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n8_ccnot2 : entity work.ccnot port map (
    i => n540_o,
    o => gen1_n8_ccnot2_o);
  n544_o <= gen1_n8_ccnot2_n541 (2);
  n545_o <= gen1_n8_ccnot2_n541 (1);
  n546_o <= gen1_n8_ccnot2_n541 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n547_o <= gen1_n8_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n548_o <= gen1_n8_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n549_o <= gen1_n8_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n550_o <= n548_o & n549_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n8_cnot2_n551 <= gen1_n8_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n8_cnot2 : entity work.cnot port map (
    i => n550_o,
    o => gen1_n8_cnot2_o);
  n554_o <= gen1_n8_cnot2_n551 (1);
  n555_o <= gen1_n8_cnot2_n551 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n556_o <= gen1_n8_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n557_o <= gen1_n8_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n9_mid1 <= n956_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n9_mid2 <= n957_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n9_mid3 <= n958_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n558_o <= b (9);
  -- vhdl_source/add_scratch.vhdl:69:56
  n559_o <= c_s (8);
  -- vhdl_source/add_scratch.vhdl:69:51
  n560_o <= n558_o & n559_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n561_o <= w (10);
  -- vhdl_source/add_scratch.vhdl:69:62
  n562_o <= n560_o & n561_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n9_ccnot1_n563 <= gen1_n9_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n9_ccnot1 : entity work.ccnot port map (
    i => n562_o,
    o => gen1_n9_ccnot1_o);
  n566_o <= gen1_n9_ccnot1_n563 (2);
  n567_o <= gen1_n9_ccnot1_n563 (1);
  n568_o <= gen1_n9_ccnot1_n563 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n569_o <= a (9);
  -- vhdl_source/add_scratch.vhdl:76:48
  n570_o <= gen1_n9_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n571_o <= gen1_n9_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n572_o <= n570_o & n571_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n9_cnot1_n573 <= gen1_n9_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n9_cnot1 : entity work.cnot port map (
    i => n572_o,
    o => gen1_n9_cnot1_o);
  n576_o <= gen1_n9_cnot1_n573 (1);
  n577_o <= gen1_n9_cnot1_n573 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n578_o <= gen1_n9_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n579_o <= gen1_n9_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n580_o <= gen1_n9_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n581_o <= gen1_n9_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n582_o <= n580_o & n581_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n583_o <= gen1_n9_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n584_o <= n582_o & n583_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n9_ccnot2_n585 <= gen1_n9_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n9_ccnot2 : entity work.ccnot port map (
    i => n584_o,
    o => gen1_n9_ccnot2_o);
  n588_o <= gen1_n9_ccnot2_n585 (2);
  n589_o <= gen1_n9_ccnot2_n585 (1);
  n590_o <= gen1_n9_ccnot2_n585 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n591_o <= gen1_n9_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n592_o <= gen1_n9_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n593_o <= gen1_n9_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n594_o <= n592_o & n593_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n9_cnot2_n595 <= gen1_n9_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n9_cnot2 : entity work.cnot port map (
    i => n594_o,
    o => gen1_n9_cnot2_o);
  n598_o <= gen1_n9_cnot2_n595 (1);
  n599_o <= gen1_n9_cnot2_n595 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n600_o <= gen1_n9_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n601_o <= gen1_n9_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n10_mid1 <= n959_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n10_mid2 <= n960_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n10_mid3 <= n961_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n602_o <= b (10);
  -- vhdl_source/add_scratch.vhdl:69:56
  n603_o <= c_s (9);
  -- vhdl_source/add_scratch.vhdl:69:51
  n604_o <= n602_o & n603_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n605_o <= w (11);
  -- vhdl_source/add_scratch.vhdl:69:62
  n606_o <= n604_o & n605_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n10_ccnot1_n607 <= gen1_n10_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n10_ccnot1 : entity work.ccnot port map (
    i => n606_o,
    o => gen1_n10_ccnot1_o);
  n610_o <= gen1_n10_ccnot1_n607 (2);
  n611_o <= gen1_n10_ccnot1_n607 (1);
  n612_o <= gen1_n10_ccnot1_n607 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n613_o <= a (10);
  -- vhdl_source/add_scratch.vhdl:76:48
  n614_o <= gen1_n10_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n615_o <= gen1_n10_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n616_o <= n614_o & n615_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n10_cnot1_n617 <= gen1_n10_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n10_cnot1 : entity work.cnot port map (
    i => n616_o,
    o => gen1_n10_cnot1_o);
  n620_o <= gen1_n10_cnot1_n617 (1);
  n621_o <= gen1_n10_cnot1_n617 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n622_o <= gen1_n10_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n623_o <= gen1_n10_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n624_o <= gen1_n10_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n625_o <= gen1_n10_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n626_o <= n624_o & n625_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n627_o <= gen1_n10_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n628_o <= n626_o & n627_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n10_ccnot2_n629 <= gen1_n10_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n10_ccnot2 : entity work.ccnot port map (
    i => n628_o,
    o => gen1_n10_ccnot2_o);
  n632_o <= gen1_n10_ccnot2_n629 (2);
  n633_o <= gen1_n10_ccnot2_n629 (1);
  n634_o <= gen1_n10_ccnot2_n629 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n635_o <= gen1_n10_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n636_o <= gen1_n10_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n637_o <= gen1_n10_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n638_o <= n636_o & n637_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n10_cnot2_n639 <= gen1_n10_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n10_cnot2 : entity work.cnot port map (
    i => n638_o,
    o => gen1_n10_cnot2_o);
  n642_o <= gen1_n10_cnot2_n639 (1);
  n643_o <= gen1_n10_cnot2_n639 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n644_o <= gen1_n10_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n645_o <= gen1_n10_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n11_mid1 <= n962_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n11_mid2 <= n963_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n11_mid3 <= n964_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n646_o <= b (11);
  -- vhdl_source/add_scratch.vhdl:69:56
  n647_o <= c_s (10);
  -- vhdl_source/add_scratch.vhdl:69:51
  n648_o <= n646_o & n647_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n649_o <= w (12);
  -- vhdl_source/add_scratch.vhdl:69:62
  n650_o <= n648_o & n649_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n11_ccnot1_n651 <= gen1_n11_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n11_ccnot1 : entity work.ccnot port map (
    i => n650_o,
    o => gen1_n11_ccnot1_o);
  n654_o <= gen1_n11_ccnot1_n651 (2);
  n655_o <= gen1_n11_ccnot1_n651 (1);
  n656_o <= gen1_n11_ccnot1_n651 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n657_o <= a (11);
  -- vhdl_source/add_scratch.vhdl:76:48
  n658_o <= gen1_n11_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n659_o <= gen1_n11_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n660_o <= n658_o & n659_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n11_cnot1_n661 <= gen1_n11_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n11_cnot1 : entity work.cnot port map (
    i => n660_o,
    o => gen1_n11_cnot1_o);
  n664_o <= gen1_n11_cnot1_n661 (1);
  n665_o <= gen1_n11_cnot1_n661 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n666_o <= gen1_n11_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n667_o <= gen1_n11_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n668_o <= gen1_n11_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n669_o <= gen1_n11_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n670_o <= n668_o & n669_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n671_o <= gen1_n11_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n672_o <= n670_o & n671_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n11_ccnot2_n673 <= gen1_n11_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n11_ccnot2 : entity work.ccnot port map (
    i => n672_o,
    o => gen1_n11_ccnot2_o);
  n676_o <= gen1_n11_ccnot2_n673 (2);
  n677_o <= gen1_n11_ccnot2_n673 (1);
  n678_o <= gen1_n11_ccnot2_n673 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n679_o <= gen1_n11_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n680_o <= gen1_n11_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n681_o <= gen1_n11_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n682_o <= n680_o & n681_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n11_cnot2_n683 <= gen1_n11_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n11_cnot2 : entity work.cnot port map (
    i => n682_o,
    o => gen1_n11_cnot2_o);
  n686_o <= gen1_n11_cnot2_n683 (1);
  n687_o <= gen1_n11_cnot2_n683 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n688_o <= gen1_n11_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n689_o <= gen1_n11_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n12_mid1 <= n965_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n12_mid2 <= n966_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n12_mid3 <= n967_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n690_o <= b (12);
  -- vhdl_source/add_scratch.vhdl:69:56
  n691_o <= c_s (11);
  -- vhdl_source/add_scratch.vhdl:69:51
  n692_o <= n690_o & n691_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n693_o <= w (13);
  -- vhdl_source/add_scratch.vhdl:69:62
  n694_o <= n692_o & n693_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n12_ccnot1_n695 <= gen1_n12_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n12_ccnot1 : entity work.ccnot port map (
    i => n694_o,
    o => gen1_n12_ccnot1_o);
  n698_o <= gen1_n12_ccnot1_n695 (2);
  n699_o <= gen1_n12_ccnot1_n695 (1);
  n700_o <= gen1_n12_ccnot1_n695 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n701_o <= a (12);
  -- vhdl_source/add_scratch.vhdl:76:48
  n702_o <= gen1_n12_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n703_o <= gen1_n12_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n704_o <= n702_o & n703_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n12_cnot1_n705 <= gen1_n12_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n12_cnot1 : entity work.cnot port map (
    i => n704_o,
    o => gen1_n12_cnot1_o);
  n708_o <= gen1_n12_cnot1_n705 (1);
  n709_o <= gen1_n12_cnot1_n705 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n710_o <= gen1_n12_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n711_o <= gen1_n12_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n712_o <= gen1_n12_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n713_o <= gen1_n12_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n714_o <= n712_o & n713_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n715_o <= gen1_n12_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n716_o <= n714_o & n715_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n12_ccnot2_n717 <= gen1_n12_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n12_ccnot2 : entity work.ccnot port map (
    i => n716_o,
    o => gen1_n12_ccnot2_o);
  n720_o <= gen1_n12_ccnot2_n717 (2);
  n721_o <= gen1_n12_ccnot2_n717 (1);
  n722_o <= gen1_n12_ccnot2_n717 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n723_o <= gen1_n12_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n724_o <= gen1_n12_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n725_o <= gen1_n12_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n726_o <= n724_o & n725_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n12_cnot2_n727 <= gen1_n12_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n12_cnot2 : entity work.cnot port map (
    i => n726_o,
    o => gen1_n12_cnot2_o);
  n730_o <= gen1_n12_cnot2_n727 (1);
  n731_o <= gen1_n12_cnot2_n727 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n732_o <= gen1_n12_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n733_o <= gen1_n12_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n13_mid1 <= n968_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n13_mid2 <= n969_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n13_mid3 <= n970_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n734_o <= b (13);
  -- vhdl_source/add_scratch.vhdl:69:56
  n735_o <= c_s (12);
  -- vhdl_source/add_scratch.vhdl:69:51
  n736_o <= n734_o & n735_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n737_o <= w (14);
  -- vhdl_source/add_scratch.vhdl:69:62
  n738_o <= n736_o & n737_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n13_ccnot1_n739 <= gen1_n13_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n13_ccnot1 : entity work.ccnot port map (
    i => n738_o,
    o => gen1_n13_ccnot1_o);
  n742_o <= gen1_n13_ccnot1_n739 (2);
  n743_o <= gen1_n13_ccnot1_n739 (1);
  n744_o <= gen1_n13_ccnot1_n739 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n745_o <= a (13);
  -- vhdl_source/add_scratch.vhdl:76:48
  n746_o <= gen1_n13_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n747_o <= gen1_n13_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n748_o <= n746_o & n747_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n13_cnot1_n749 <= gen1_n13_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n13_cnot1 : entity work.cnot port map (
    i => n748_o,
    o => gen1_n13_cnot1_o);
  n752_o <= gen1_n13_cnot1_n749 (1);
  n753_o <= gen1_n13_cnot1_n749 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n754_o <= gen1_n13_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n755_o <= gen1_n13_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n756_o <= gen1_n13_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n757_o <= gen1_n13_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n758_o <= n756_o & n757_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n759_o <= gen1_n13_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n760_o <= n758_o & n759_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n13_ccnot2_n761 <= gen1_n13_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n13_ccnot2 : entity work.ccnot port map (
    i => n760_o,
    o => gen1_n13_ccnot2_o);
  n764_o <= gen1_n13_ccnot2_n761 (2);
  n765_o <= gen1_n13_ccnot2_n761 (1);
  n766_o <= gen1_n13_ccnot2_n761 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n767_o <= gen1_n13_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n768_o <= gen1_n13_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n769_o <= gen1_n13_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n770_o <= n768_o & n769_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n13_cnot2_n771 <= gen1_n13_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n13_cnot2 : entity work.cnot port map (
    i => n770_o,
    o => gen1_n13_cnot2_o);
  n774_o <= gen1_n13_cnot2_n771 (1);
  n775_o <= gen1_n13_cnot2_n771 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n776_o <= gen1_n13_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n777_o <= gen1_n13_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n14_mid1 <= n971_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n14_mid2 <= n972_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n14_mid3 <= n973_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n778_o <= b (14);
  -- vhdl_source/add_scratch.vhdl:69:56
  n779_o <= c_s (13);
  -- vhdl_source/add_scratch.vhdl:69:51
  n780_o <= n778_o & n779_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n781_o <= w (15);
  -- vhdl_source/add_scratch.vhdl:69:62
  n782_o <= n780_o & n781_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n14_ccnot1_n783 <= gen1_n14_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n14_ccnot1 : entity work.ccnot port map (
    i => n782_o,
    o => gen1_n14_ccnot1_o);
  n786_o <= gen1_n14_ccnot1_n783 (2);
  n787_o <= gen1_n14_ccnot1_n783 (1);
  n788_o <= gen1_n14_ccnot1_n783 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n789_o <= a (14);
  -- vhdl_source/add_scratch.vhdl:76:48
  n790_o <= gen1_n14_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n791_o <= gen1_n14_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n792_o <= n790_o & n791_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n14_cnot1_n793 <= gen1_n14_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n14_cnot1 : entity work.cnot port map (
    i => n792_o,
    o => gen1_n14_cnot1_o);
  n796_o <= gen1_n14_cnot1_n793 (1);
  n797_o <= gen1_n14_cnot1_n793 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n798_o <= gen1_n14_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n799_o <= gen1_n14_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n800_o <= gen1_n14_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n801_o <= gen1_n14_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n802_o <= n800_o & n801_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n803_o <= gen1_n14_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n804_o <= n802_o & n803_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n14_ccnot2_n805 <= gen1_n14_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n14_ccnot2 : entity work.ccnot port map (
    i => n804_o,
    o => gen1_n14_ccnot2_o);
  n808_o <= gen1_n14_ccnot2_n805 (2);
  n809_o <= gen1_n14_ccnot2_n805 (1);
  n810_o <= gen1_n14_ccnot2_n805 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n811_o <= gen1_n14_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n812_o <= gen1_n14_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n813_o <= gen1_n14_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n814_o <= n812_o & n813_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n14_cnot2_n815 <= gen1_n14_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n14_cnot2 : entity work.cnot port map (
    i => n814_o,
    o => gen1_n14_cnot2_o);
  n818_o <= gen1_n14_cnot2_n815 (1);
  n819_o <= gen1_n14_cnot2_n815 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n820_o <= gen1_n14_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n821_o <= gen1_n14_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n15_mid1 <= n974_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n15_mid2 <= n975_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n15_mid3 <= n976_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n822_o <= b (15);
  -- vhdl_source/add_scratch.vhdl:69:56
  n823_o <= c_s (14);
  -- vhdl_source/add_scratch.vhdl:69:51
  n824_o <= n822_o & n823_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n825_o <= w (16);
  -- vhdl_source/add_scratch.vhdl:69:62
  n826_o <= n824_o & n825_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n15_ccnot1_n827 <= gen1_n15_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n15_ccnot1 : entity work.ccnot port map (
    i => n826_o,
    o => gen1_n15_ccnot1_o);
  n830_o <= gen1_n15_ccnot1_n827 (2);
  n831_o <= gen1_n15_ccnot1_n827 (1);
  n832_o <= gen1_n15_ccnot1_n827 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n833_o <= a (15);
  -- vhdl_source/add_scratch.vhdl:76:48
  n834_o <= gen1_n15_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n835_o <= gen1_n15_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n836_o <= n834_o & n835_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n15_cnot1_n837 <= gen1_n15_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n15_cnot1 : entity work.cnot port map (
    i => n836_o,
    o => gen1_n15_cnot1_o);
  n840_o <= gen1_n15_cnot1_n837 (1);
  n841_o <= gen1_n15_cnot1_n837 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n842_o <= gen1_n15_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n843_o <= gen1_n15_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n844_o <= gen1_n15_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n845_o <= gen1_n15_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n846_o <= n844_o & n845_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n847_o <= gen1_n15_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n848_o <= n846_o & n847_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n15_ccnot2_n849 <= gen1_n15_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n15_ccnot2 : entity work.ccnot port map (
    i => n848_o,
    o => gen1_n15_ccnot2_o);
  n852_o <= gen1_n15_ccnot2_n849 (2);
  n853_o <= gen1_n15_ccnot2_n849 (1);
  n854_o <= gen1_n15_ccnot2_n849 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n855_o <= gen1_n15_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n856_o <= gen1_n15_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n857_o <= gen1_n15_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n858_o <= n856_o & n857_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n15_cnot2_n859 <= gen1_n15_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n15_cnot2 : entity work.cnot port map (
    i => n858_o,
    o => gen1_n15_cnot2_o);
  n862_o <= gen1_n15_cnot2_n859 (1);
  n863_o <= gen1_n15_cnot2_n859 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n864_o <= gen1_n15_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n865_o <= gen1_n15_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n16_mid1 <= n977_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n16_mid2 <= n978_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n16_mid3 <= n979_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n866_o <= b (16);
  -- vhdl_source/add_scratch.vhdl:69:56
  n867_o <= c_s (15);
  -- vhdl_source/add_scratch.vhdl:69:51
  n868_o <= n866_o & n867_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n869_o <= w (17);
  -- vhdl_source/add_scratch.vhdl:69:62
  n870_o <= n868_o & n869_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n16_ccnot1_n871 <= gen1_n16_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n16_ccnot1 : entity work.ccnot port map (
    i => n870_o,
    o => gen1_n16_ccnot1_o);
  n874_o <= gen1_n16_ccnot1_n871 (2);
  n875_o <= gen1_n16_ccnot1_n871 (1);
  n876_o <= gen1_n16_ccnot1_n871 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n877_o <= a (16);
  -- vhdl_source/add_scratch.vhdl:76:48
  n878_o <= gen1_n16_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n879_o <= gen1_n16_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n880_o <= n878_o & n879_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n16_cnot1_n881 <= gen1_n16_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n16_cnot1 : entity work.cnot port map (
    i => n880_o,
    o => gen1_n16_cnot1_o);
  n884_o <= gen1_n16_cnot1_n881 (1);
  n885_o <= gen1_n16_cnot1_n881 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n886_o <= gen1_n16_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n887_o <= gen1_n16_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n888_o <= gen1_n16_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n889_o <= gen1_n16_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n890_o <= n888_o & n889_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n891_o <= gen1_n16_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n892_o <= n890_o & n891_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n16_ccnot2_n893 <= gen1_n16_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n16_ccnot2 : entity work.ccnot port map (
    i => n892_o,
    o => gen1_n16_ccnot2_o);
  n896_o <= gen1_n16_ccnot2_n893 (2);
  n897_o <= gen1_n16_ccnot2_n893 (1);
  n898_o <= gen1_n16_ccnot2_n893 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n899_o <= gen1_n16_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n900_o <= gen1_n16_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n901_o <= gen1_n16_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n902_o <= n900_o & n901_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n16_cnot2_n903 <= gen1_n16_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n16_cnot2 : entity work.cnot port map (
    i => n902_o,
    o => gen1_n16_cnot2_o);
  n906_o <= gen1_n16_cnot2_n903 (1);
  n907_o <= gen1_n16_cnot2_n903 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n908_o <= gen1_n16_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n909_o <= gen1_n16_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n910_o <= b (17);
  -- vhdl_source/add_scratch.vhdl:101:49
  n911_o <= c_s (16);
  -- vhdl_source/add_scratch.vhdl:101:44
  n912_o <= n910_o & n911_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n913 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n912_o,
    o => cnoteb_o);
  n916_o <= cnoteb_n913 (1);
  n917_o <= cnoteb_n913 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n918_o <= a (17);
  -- vhdl_source/add_scratch.vhdl:105:44
  n919_o <= n918_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n920 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n919_o,
    o => cnotea_o);
  n923_o <= cnotea_n920 (1);
  n924_o <= cnotea_n920 (0);
  n925_o <= n923_o & a_s;
  n926_o <= n916_o & b_s;
  n927_o <= n924_o & s_s;
  n928_o <= n906_o & n862_o & n818_o & n774_o & n730_o & n686_o & n642_o & n598_o & n554_o & n510_o & n466_o & n422_o & n378_o & n334_o & n290_o & n246_o & n203_o;
  n929_o <= n908_o & n864_o & n820_o & n776_o & n732_o & n688_o & n644_o & n600_o & n556_o & n512_o & n468_o & n424_o & n380_o & n336_o & n292_o & n248_o & n204_o;
  n930_o <= n907_o & n863_o & n819_o & n775_o & n731_o & n687_o & n643_o & n599_o & n555_o & n511_o & n467_o & n423_o & n379_o & n335_o & n291_o & n247_o & n196_o;
  n931_o <= n909_o & n865_o & n821_o & n777_o & n733_o & n689_o & n645_o & n601_o & n557_o & n513_o & n469_o & n425_o & n381_o & n337_o & n293_o & n249_o & n205_o;
  n932_o <= n216_o & n215_o & n214_o & n217_o;
  n933_o <= n227_o & n225_o & n224_o & n226_o;
  n934_o <= n238_o & n237_o & n239_o & n236_o;
  n935_o <= n260_o & n259_o & n258_o & n261_o;
  n936_o <= n271_o & n269_o & n268_o & n270_o;
  n937_o <= n282_o & n281_o & n283_o & n280_o;
  n938_o <= n304_o & n303_o & n302_o & n305_o;
  n939_o <= n315_o & n313_o & n312_o & n314_o;
  n940_o <= n326_o & n325_o & n327_o & n324_o;
  n941_o <= n348_o & n347_o & n346_o & n349_o;
  n942_o <= n359_o & n357_o & n356_o & n358_o;
  n943_o <= n370_o & n369_o & n371_o & n368_o;
  n944_o <= n392_o & n391_o & n390_o & n393_o;
  n945_o <= n403_o & n401_o & n400_o & n402_o;
  n946_o <= n414_o & n413_o & n415_o & n412_o;
  n947_o <= n436_o & n435_o & n434_o & n437_o;
  n948_o <= n447_o & n445_o & n444_o & n446_o;
  n949_o <= n458_o & n457_o & n459_o & n456_o;
  n950_o <= n480_o & n479_o & n478_o & n481_o;
  n951_o <= n491_o & n489_o & n488_o & n490_o;
  n952_o <= n502_o & n501_o & n503_o & n500_o;
  n953_o <= n524_o & n523_o & n522_o & n525_o;
  n954_o <= n535_o & n533_o & n532_o & n534_o;
  n955_o <= n546_o & n545_o & n547_o & n544_o;
  n956_o <= n568_o & n567_o & n566_o & n569_o;
  n957_o <= n579_o & n577_o & n576_o & n578_o;
  n958_o <= n590_o & n589_o & n591_o & n588_o;
  n959_o <= n612_o & n611_o & n610_o & n613_o;
  n960_o <= n623_o & n621_o & n620_o & n622_o;
  n961_o <= n634_o & n633_o & n635_o & n632_o;
  n962_o <= n656_o & n655_o & n654_o & n657_o;
  n963_o <= n667_o & n665_o & n664_o & n666_o;
  n964_o <= n678_o & n677_o & n679_o & n676_o;
  n965_o <= n700_o & n699_o & n698_o & n701_o;
  n966_o <= n711_o & n709_o & n708_o & n710_o;
  n967_o <= n722_o & n721_o & n723_o & n720_o;
  n968_o <= n744_o & n743_o & n742_o & n745_o;
  n969_o <= n755_o & n753_o & n752_o & n754_o;
  n970_o <= n766_o & n765_o & n767_o & n764_o;
  n971_o <= n788_o & n787_o & n786_o & n789_o;
  n972_o <= n799_o & n797_o & n796_o & n798_o;
  n973_o <= n810_o & n809_o & n811_o & n808_o;
  n974_o <= n832_o & n831_o & n830_o & n833_o;
  n975_o <= n843_o & n841_o & n840_o & n842_o;
  n976_o <= n854_o & n853_o & n855_o & n852_o;
  n977_o <= n876_o & n875_o & n874_o & n877_o;
  n978_o <= n887_o & n885_o & n884_o & n886_o;
  n979_o <= n898_o & n897_o & n899_o & n896_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_1 is
  port (
    w : in std_logic_vector (19 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (19 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_1;

architecture rtl of cordich_stage_16_1 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n74_o : std_logic_vector (17 downto 0);
  signal add1_n75 : std_logic_vector (17 downto 0);
  signal add1_n76 : std_logic_vector (17 downto 0);
  signal add1_n77 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n84_o : std_logic;
  signal addsub_n85 : std_logic;
  signal addsub_n86 : std_logic_vector (17 downto 0);
  signal addsub_n87 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n94_o : std_logic;
  signal cnotr1_n95 : std_logic;
  signal cnotr1_n96 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n101_o : std_logic;
  signal cnotr2_n102 : std_logic;
  signal cnotr2_n103 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n108_o : std_logic;
  signal n109_o : std_logic;
  signal gen0_cnotr3_n110 : std_logic;
  signal gen0_cnotr3_n111 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n116_o : std_logic_vector (15 downto 0);
  signal n117_o : std_logic;
  signal n118_o : std_logic;
  signal gen0_cnotr4_n119 : std_logic;
  signal gen0_cnotr4_n120 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n125_o : std_logic_vector (15 downto 0);
  signal n126_o : std_logic;
  signal n127_o : std_logic_vector (16 downto 0);
  signal n128_o : std_logic;
  signal gen0_cnotr5_n129 : std_logic;
  signal gen0_cnotr5_n130 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n135_o : std_logic_vector (15 downto 0);
  signal n136_o : std_logic;
  signal n137_o : std_logic;
  signal n138_o : std_logic_vector (15 downto 0);
  signal n139_o : std_logic_vector (16 downto 0);
  signal add2_n140 : std_logic_vector (16 downto 0);
  signal add2_n141 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n146_o : std_logic;
  signal n147_o : std_logic;
  signal n148_o : std_logic;
  signal n149_o : std_logic;
  signal n150_o : std_logic;
  signal cnotr6_n151 : std_logic;
  signal cnotr6_n152 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n157_o : std_logic;
  signal n158_o : std_logic_vector (15 downto 0);
  signal cnotr7_n159 : std_logic;
  signal cnotr7_n160 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n165_o : std_logic;
  signal alut1_n166 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n169 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n172_o : std_logic_vector (19 downto 0);
  signal n173_o : std_logic_vector (16 downto 0);
  signal n174_o : std_logic_vector (17 downto 0);
  signal n175_o : std_logic_vector (17 downto 0);
  signal n176_o : std_logic_vector (17 downto 0);
  signal n177_o : std_logic_vector (5 downto 0);
begin
  g <= n172_o;
  a_out <= add2_n141;
  c_out <= n173_o;
  x_out <= add1_n77;
  y_out <= addsub_n87;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n75; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n174_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n175_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n96; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n76; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n103; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n176_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n177_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n166; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n152; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n140; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n169; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n120; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n139_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n74_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n75 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n76 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n77 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n74_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n84_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n85 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n86 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n87 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n84_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n94_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n95 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n96 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n94_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n101_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n102 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n103 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n101_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n108_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n109_o <= w (19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n110 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n111 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n108_o,
    i => n109_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n116_o <= y (16 downto 1);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n117_o <= y_4 (16);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n118_o <= y_4 (17);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n119 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n120 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n117_o,
    i => n118_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n125_o <= y_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n126_o <= y (0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n127_o <= n125_o & n126_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n128_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n129 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n130 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n128_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n135_o <= x_1 (16 downto 1);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n136_o <= x_1 (0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n137_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n138_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n139_o <= n137_o & n138_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n140 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n141 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n146_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n147_o <= not n146_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n148_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n149_o <= not n148_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n150_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n151 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n152 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n150_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n157_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n158_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n159 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n160 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n157_o,
    i => n158_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n165_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n166 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n169 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_1 port map (
    i => c_3,
    o => alut2_o);
  n172_o <= n136_o & addsub_n86 & cnotr7_n159;
  n173_o <= cnotr7_n160 & n165_o;
  n174_o <= gen0_cnotr5_n130 & gen0_cnotr5_n129 & n135_o;
  n175_o <= gen0_cnotr3_n111 & gen0_cnotr3_n110 & n116_o;
  n176_o <= gen0_cnotr4_n119 & n127_o;
  n177_o <= n149_o & addsub_n85 & cnotr6_n151 & cnotr2_n102 & cnotr1_n95 & n147_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity inith_lookup_17_1 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity inith_lookup_17_1;

architecture rtl of inith_lookup_17_1 is
  signal n42_o : std_logic;
  signal n43_o : std_logic;
  signal n44_o : std_logic;
  signal n45_o : std_logic;
  signal n46_o : std_logic;
  signal n47_o : std_logic;
  signal n48_o : std_logic;
  signal n49_o : std_logic;
  signal n50_o : std_logic;
  signal n51_o : std_logic;
  signal n52_o : std_logic;
  signal n53_o : std_logic;
  signal n54_o : std_logic;
  signal n55_o : std_logic;
  signal n56_o : std_logic;
  signal n57_o : std_logic;
  signal n58_o : std_logic;
  signal n59_o : std_logic;
  signal n60_o : std_logic;
  signal n61_o : std_logic;
  signal n62_o : std_logic;
  signal n63_o : std_logic;
  signal n64_o : std_logic;
  signal n65_o : std_logic;
  signal n66_o : std_logic;
  signal n67_o : std_logic;
  signal n68_o : std_logic_vector (16 downto 0);
begin
  o <= n68_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n42_o <= i (16);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n43_o <= not n42_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n44_o <= i (15);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n45_o <= i (14);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n46_o <= i (13);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n47_o <= not n46_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n48_o <= i (12);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n49_o <= i (11);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n50_o <= i (10);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n51_o <= not n50_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n52_o <= i (9);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n53_o <= not n52_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n54_o <= i (8);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n55_o <= not n54_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n56_o <= i (7);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n57_o <= not n56_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n58_o <= i (6);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n59_o <= i (5);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n60_o <= i (4);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n61_o <= not n60_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n62_o <= i (3);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n63_o <= not n62_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n64_o <= i (2);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n65_o <= i (1);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n66_o <= not n65_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n67_o <= i (0);
  n68_o <= n43_o & n44_o & n45_o & n47_o & n48_o & n49_o & n51_o & n53_o & n55_o & n57_o & n58_o & n59_o & n61_o & n63_o & n64_o & n66_o & n67_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordich is
  signal wrap_W: std_logic_vector (39 downto 0);
  signal wrap_A: std_logic_vector (16 downto 0);
  signal wrap_C: std_logic_vector (16 downto 0);
  signal wrap_X: std_logic_vector (17 downto 0);
  signal wrap_Y: std_logic_vector (17 downto 0);
  signal wrap_G: std_logic_vector (39 downto 0);
  signal wrap_A_OUT: std_logic_vector (16 downto 0);
  signal wrap_C_OUT: std_logic_vector (16 downto 0);
  signal wrap_X_OUT: std_logic_vector (17 downto 0);
  signal wrap_Y_OUT: std_logic_vector (17 downto 0);
  signal cs : std_logic_vector (33 downto 0);
  signal as : std_logic_vector (33 downto 0);
  signal xs : std_logic_vector (35 downto 0);
  signal ys : std_logic_vector (35 downto 0);
  signal n5_o : std_logic_vector (16 downto 0);
  signal initx_n6 : std_logic_vector (16 downto 0);
  signal initx_o : std_logic_vector (16 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic_vector (16 downto 0);
  signal n11_o : std_logic_vector (16 downto 0);
  signal n12_o : std_logic_vector (16 downto 0);
  signal n13_o : std_logic_vector (17 downto 0);
  signal n14_o : std_logic_vector (17 downto 0);
  signal n15_o : std_logic_vector (19 downto 0);
  signal n16_o : std_logic_vector (16 downto 0);
  signal n17_o : std_logic_vector (16 downto 0);
  signal n18_o : std_logic_vector (17 downto 0);
  signal n19_o : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n20 : std_logic_vector (19 downto 0);
  signal gen1_n0_stagex_n21 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n22 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n23 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n24 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (19 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (17 downto 0);
  signal n36_o : std_logic_vector (39 downto 0);
  signal n37_o : std_logic_vector (33 downto 0);
  signal n38_o : std_logic_vector (33 downto 0);
  signal n39_o : std_logic_vector (35 downto 0);
  signal n40_o : std_logic_vector (35 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n36_o;
  wrap_A_OUT <= n11_o;
  wrap_C_OUT <= n12_o;
  wrap_X_OUT <= n13_o;
  wrap_Y_OUT <= n14_o;
  -- vhdl_source/cordich.vhdl:74:15
  cs <= n37_o; -- (signal)
  -- vhdl_source/cordich.vhdl:74:19
  as <= n38_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:15
  xs <= n39_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:19
  ys <= n40_o; -- (signal)
  -- vhdl_source/cordich.vhdl:95:79
  n5_o <= wrap_X (16 downto 0);
  -- vhdl_source/cordich.vhdl:96:77
  initx_n6 <= initx_o; -- (signal)
  -- vhdl_source/cordich.vhdl:94:8
  initx : entity work.inith_lookup_17_1 port map (
    i => n5_o,
    o => initx_o);
  -- vhdl_source/cordich.vhdl:97:23
  n9_o <= wrap_X (17);
  -- vhdl_source/cordich.vhdl:108:17
  n10_o <= not wrap_A;
  -- vhdl_source/cordich.vhdl:109:19
  n11_o <= as (33 downto 17);
  -- vhdl_source/cordich.vhdl:110:19
  n12_o <= cs (33 downto 17);
  -- vhdl_source/cordich.vhdl:111:19
  n13_o <= xs (35 downto 18);
  -- vhdl_source/cordich.vhdl:112:19
  n14_o <= ys (35 downto 18);
  -- vhdl_source/cordich.vhdl:117:71
  n15_o <= wrap_W (19 downto 0);
  -- vhdl_source/cordich.vhdl:118:71
  n16_o <= as (16 downto 0);
  -- vhdl_source/cordich.vhdl:118:83
  n17_o <= cs (16 downto 0);
  -- vhdl_source/cordich.vhdl:119:71
  n18_o <= xs (17 downto 0);
  -- vhdl_source/cordich.vhdl:119:83
  n19_o <= ys (17 downto 0);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n0_stagex_n20 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n0_stagex_n21 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n0_stagex_n22 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n0_stagex_n23 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n0_stagex_n24 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n0_stagex : entity work.cordich_stage_16_1 port map (
    w => n15_o,
    a => n16_o,
    c => n17_o,
    x => n18_o,
    y => n19_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  n36_o <= (19 downto 0 => 'Z') & gen1_n0_stagex_n20;
  n37_o <= gen1_n0_stagex_n22 & wrap_C;
  n38_o <= gen1_n0_stagex_n21 & n10_o;
  n39_o <= gen1_n0_stagex_n23 & n9_o & initx_n6;
  n40_o <= gen1_n0_stagex_n24 & wrap_Y;
end rtl;
