<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>ST2 (single structure) -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">ST2 (single structure)</h2>
      <p class="aml">Store single 2-element structure from one lane of two registers. This instruction stores a 2-element structure to memory from corresponding elements of two SIMD&amp;FP registers.</p>
      <p class="aml">Depending on the settings in the <a class="armarm-xref" title="Reference to Armv8 ARM section">CPACR_EL1</a>, <a class="armarm-xref" title="Reference to Armv8 ARM section">CPTR_EL2</a>, and <a class="armarm-xref" title="Reference to Armv8 ARM section">CPTR_EL3</a> registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.</p>
    
    <p class="desc">
      It has encodings from 2 classes:
      <a href="#iclass_as_no_post_index">No offset</a>
       and 
      <a href="#iclass_as_post_index">Post-index</a>
    </p>
    <h3 class="classheading"><a id="iclass_as_no_post_index"/>No offset</h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="lr">1</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="l">x</td><td>x</td><td class="r">0</td><td class="lr">S</td><td colspan="2" class="lr">size</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rt</td></tr><tr class="secondrow"><td/><td/><td colspan="7"/><td class="droppedname">L</td><td class="droppedname">R</td><td colspan="4"/><td class="droppedname">o2</td><td colspan="3" class="droppedname">opcode</td><td/><td colspan="2"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">8-bit<span class="bitdiff"> (opcode == 000)</span></h4><a id="ST2_asisdlso_B2_2b"/><p class="asm-code">ST2  { <a href="#sa_vt" title="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt&gt;</a>.B, <a href="#sa_vt2" title="Second SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt2&gt;</a>.B }[<a href="#sa_index" title="Element index (field &quot;Q:S:size&quot;)">&lt;index&gt;</a>], [<a href="#sa_xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a>]</p></div><div class="encoding"><h4 class="encoding">16-bit<span class="bitdiff"> (opcode == 010 &amp;&amp; size == x0)</span></h4><a id="ST2_asisdlso_H2_2h"/><p class="asm-code">ST2  { <a href="#sa_vt" title="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt&gt;</a>.H, <a href="#sa_vt2" title="Second SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt2&gt;</a>.H }[<a href="#sa_index_2" title="Element index (field &quot;Q:S:size&lt;1&gt;&quot;)">&lt;index&gt;</a>], [<a href="#sa_xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a>]</p></div><div class="encoding"><h4 class="encoding">32-bit<span class="bitdiff"> (opcode == 100 &amp;&amp; size == 00)</span></h4><a id="ST2_asisdlso_S2_2s"/><p class="asm-code">ST2  { <a href="#sa_vt" title="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt&gt;</a>.S, <a href="#sa_vt2" title="Second SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt2&gt;</a>.S }[<a href="#sa_index_3" title="Element index (field &quot;Q:S&quot;)">&lt;index&gt;</a>], [<a href="#sa_xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a>]</p></div><div class="encoding"><h4 class="encoding">64-bit<span class="bitdiff"> (opcode == 100 &amp;&amp; S == 0 &amp;&amp; size == 01)</span></h4><a id="ST2_asisdlso_D2_2d"/><p class="asm-code">ST2  { <a href="#sa_vt" title="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt&gt;</a>.D, <a href="#sa_vt2" title="Second SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt2&gt;</a>.D }[<a href="#sa_index_1" title="Element index (field &quot;Q&quot;)">&lt;index&gt;</a>], [<a href="#sa_xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a>]</p></div><p class="pseudocode">integer t = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rt);
integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);
integer m = integer UNKNOWN;
boolean wback = FALSE;
boolean nontemporal = FALSE;
boolean tagchecked = wback || n != 31;</p>
    <h3 class="classheading"><a id="iclass_as_post_index"/>Post-index</h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">0</td><td class="lr">1</td><td colspan="5" class="lr">Rm</td><td class="l">x</td><td>x</td><td class="r">0</td><td class="lr">S</td><td colspan="2" class="lr">size</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rt</td></tr><tr class="secondrow"><td/><td/><td colspan="7"/><td class="droppedname">L</td><td class="droppedname">R</td><td colspan="5"/><td colspan="3" class="droppedname">opcode</td><td/><td colspan="2"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">8-bit, immediate offset<span class="bitdiff"> (Rm == 11111 &amp;&amp; opcode == 000)</span></h4><a id="ST2_asisdlsop_B2_i2b"/><p class="asm-code">ST2  { <a href="#sa_vt" title="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt&gt;</a>.B, <a href="#sa_vt2" title="Second SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt2&gt;</a>.B }[<a href="#sa_index" title="Element index (field &quot;Q:S:size&quot;)">&lt;index&gt;</a>], [<a href="#sa_xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a>], #2</p></div><div class="encoding"><h4 class="encoding">8-bit, register offset<span class="bitdiff"> (Rm != 11111 &amp;&amp; opcode == 000)</span></h4><a id="ST2_asisdlsop_BX2_r2b"/><p class="asm-code">ST2  { <a href="#sa_vt" title="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt&gt;</a>.B, <a href="#sa_vt2" title="Second SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt2&gt;</a>.B }[<a href="#sa_index" title="Element index (field &quot;Q:S:size&quot;)">&lt;index&gt;</a>], [<a href="#sa_xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a>], <a href="#sa_xm" title="64-bit general-purpose post-index register, excluding XZR (field &quot;Rm&quot;)">&lt;Xm&gt;</a></p></div><div class="encoding"><h4 class="encoding">16-bit, immediate offset<span class="bitdiff"> (Rm == 11111 &amp;&amp; opcode == 010 &amp;&amp; size == x0)</span></h4><a id="ST2_asisdlsop_H2_i2h"/><p class="asm-code">ST2  { <a href="#sa_vt" title="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt&gt;</a>.H, <a href="#sa_vt2" title="Second SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt2&gt;</a>.H }[<a href="#sa_index_2" title="Element index (field &quot;Q:S:size&lt;1&gt;&quot;)">&lt;index&gt;</a>], [<a href="#sa_xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a>], #4</p></div><div class="encoding"><h4 class="encoding">16-bit, register offset<span class="bitdiff"> (Rm != 11111 &amp;&amp; opcode == 010 &amp;&amp; size == x0)</span></h4><a id="ST2_asisdlsop_HX2_r2h"/><p class="asm-code">ST2  { <a href="#sa_vt" title="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt&gt;</a>.H, <a href="#sa_vt2" title="Second SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt2&gt;</a>.H }[<a href="#sa_index_2" title="Element index (field &quot;Q:S:size&lt;1&gt;&quot;)">&lt;index&gt;</a>], [<a href="#sa_xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a>], <a href="#sa_xm" title="64-bit general-purpose post-index register, excluding XZR (field &quot;Rm&quot;)">&lt;Xm&gt;</a></p></div><div class="encoding"><h4 class="encoding">32-bit, immediate offset<span class="bitdiff"> (Rm == 11111 &amp;&amp; opcode == 100 &amp;&amp; size == 00)</span></h4><a id="ST2_asisdlsop_S2_i2s"/><p class="asm-code">ST2  { <a href="#sa_vt" title="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt&gt;</a>.S, <a href="#sa_vt2" title="Second SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt2&gt;</a>.S }[<a href="#sa_index_3" title="Element index (field &quot;Q:S&quot;)">&lt;index&gt;</a>], [<a href="#sa_xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a>], #8</p></div><div class="encoding"><h4 class="encoding">32-bit, register offset<span class="bitdiff"> (Rm != 11111 &amp;&amp; opcode == 100 &amp;&amp; size == 00)</span></h4><a id="ST2_asisdlsop_SX2_r2s"/><p class="asm-code">ST2  { <a href="#sa_vt" title="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt&gt;</a>.S, <a href="#sa_vt2" title="Second SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt2&gt;</a>.S }[<a href="#sa_index_3" title="Element index (field &quot;Q:S&quot;)">&lt;index&gt;</a>], [<a href="#sa_xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a>], <a href="#sa_xm" title="64-bit general-purpose post-index register, excluding XZR (field &quot;Rm&quot;)">&lt;Xm&gt;</a></p></div><div class="encoding"><h4 class="encoding">64-bit, immediate offset<span class="bitdiff"> (Rm == 11111 &amp;&amp; opcode == 100 &amp;&amp; S == 0 &amp;&amp; size == 01)</span></h4><a id="ST2_asisdlsop_D2_i2d"/><p class="asm-code">ST2  { <a href="#sa_vt" title="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt&gt;</a>.D, <a href="#sa_vt2" title="Second SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt2&gt;</a>.D }[<a href="#sa_index_1" title="Element index (field &quot;Q&quot;)">&lt;index&gt;</a>], [<a href="#sa_xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a>], #16</p></div><div class="encoding"><h4 class="encoding">64-bit, register offset<span class="bitdiff"> (Rm != 11111 &amp;&amp; opcode == 100 &amp;&amp; S == 0 &amp;&amp; size == 01)</span></h4><a id="ST2_asisdlsop_DX2_r2d"/><p class="asm-code">ST2  { <a href="#sa_vt" title="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt&gt;</a>.D, <a href="#sa_vt2" title="Second SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt2&gt;</a>.D }[<a href="#sa_index_1" title="Element index (field &quot;Q&quot;)">&lt;index&gt;</a>], [<a href="#sa_xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a>], <a href="#sa_xm" title="64-bit general-purpose post-index register, excluding XZR (field &quot;Rm&quot;)">&lt;Xm&gt;</a></p></div><p class="pseudocode">integer t = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rt);
integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);
integer m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rm);
boolean wback = TRUE;
boolean nontemporal = FALSE;
boolean tagchecked = wback || n != 31;</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Vt&gt;</td><td><a id="sa_vt"/>
        
          <p class="aml">Is the name of the first or only SIMD&amp;FP register to be transferred, encoded in the "Rt" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Vt2&gt;</td><td><a id="sa_vt2"/>
        
          <p class="aml">Is the name of the second SIMD&amp;FP register to be transferred, encoded as "Rt" plus 1 modulo 32.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;index&gt;</td><td><a id="sa_index"/>
        
          
        
        
          <p class="aml">For the 8-bit variant: is the element index, encoded in "Q:S:size".</p>
        
      </td></tr><tr><td/><td><a id="sa_index_2"/>
        
          
        
        
          <p class="aml">For the 16-bit variant: is the element index, encoded in "Q:S:size&lt;1&gt;".</p>
        
      </td></tr><tr><td/><td><a id="sa_index_3"/>
        
          
        
        
          <p class="aml">For the 32-bit variant: is the element index, encoded in "Q:S".</p>
        
      </td></tr><tr><td/><td><a id="sa_index_1"/>
        
          
        
        
          <p class="aml">For the 64-bit variant: is the element index, encoded in "Q".</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xn|SP&gt;</td><td><a id="sa_xn_sp"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xm&gt;</td><td><a id="sa_xm"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id="postdecode"/><h3 class="pseudocode">Shared Decode</h3>
      <p class="pseudocode">integer init_scale = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(opcode&lt;2:1&gt;);
integer scale = init_scale;
integer selem = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(opcode&lt;0&gt;:R) + 1;
boolean replicate = FALSE;
integer index;

case scale of
    when 3
        // load and replicate
        if L == '0' || S == '1' then UNDEFINED;
        scale = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(size);
        replicate = TRUE;
    when 0
        index = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Q:S:size);    // B[0-15]
    when 1
        if size&lt;0&gt; == '1' then UNDEFINED;
        index = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Q:S:size&lt;1&gt;);    // H[0-7]
    when 2
        if size&lt;1&gt; == '1' then UNDEFINED;
        if size&lt;0&gt; == '0' then
            index = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Q:S);    // S[0-3]
        else
            if S == '1' then UNDEFINED;
            index = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Q);    // D[0-1]
            scale = 3;

<a href="shared_pseudocode.html#MemOp" title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}">MemOp</a> memop = if L == '1' then <a href="shared_pseudocode.html#MemOp_LOAD" title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}">MemOp_LOAD</a> else <a href="shared_pseudocode.html#MemOp_STORE" title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}">MemOp_STORE</a>;
integer datasize = if Q == '1' then 128 else 64;
integer esize = 8 &lt;&lt; scale;</p>
    </div>
  
    <div class="ps"><a id="execute"/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode"><a href="shared_pseudocode.html#impl-aarch64.CheckFPAdvSIMDEnabled64.0" title="function: CheckFPAdvSIMDEnabled64()">CheckFPAdvSIMDEnabled64</a>();

bits(64) address;
bits(64) offs;
bits(128) rval;
bits(esize) element;
constant integer ebytes = esize DIV 8;

<a href="shared_pseudocode.html#AccessDescriptor" title="type AccessDescriptor is ( AccessType acctype, bits(2) el, SecurityState ss, boolean acqsc, boolean acqpc, boolean relsc, boolean limitedordered, boolean exclusive, boolean atomicop, MemAtomicOp modop, boolean nontemporal, boolean read, boolean write, CacheOp cacheop, CacheOpScope opscope, CacheType cachetype, boolean pan, boolean transactional, boolean nonfault, boolean firstfault, boolean first, boolean contiguous, boolean streamingsve, boolean ls64, boolean mops, boolean rcw, boolean rcws, boolean toplevel, VARange varange, boolean a32lsmd, boolean tagchecked, boolean tagaccess, MPAMinfo mpam )">AccessDescriptor</a> accdesc = <a href="shared_pseudocode.html#impl-shared.CreateAccDescASIMD.3" title="function: AccessDescriptor CreateAccDescASIMD(MemOp memop, boolean nontemporal, boolean tagchecked)">CreateAccDescASIMD</a>(memop, nontemporal, tagchecked);

if n == 31 then
    <a href="shared_pseudocode.html#impl-aarch64.CheckSPAlignment.0" title="function: CheckSPAlignment()">CheckSPAlignment</a>();
    address = <a href="shared_pseudocode.html#impl-aarch64.SP.read.0" title="accessor: bits(64) SP[]">SP</a>[];
else
    address = <a href="shared_pseudocode.html#impl-aarch64.X.read.2" title="accessor: bits(width) X[integer n, integer width]">X</a>[n, 64];

offs = <a href="shared_pseudocode.html#impl-shared.Zeros.1" title="function: bits(N) Zeros(integer N)">Zeros</a>(64);
if replicate then
    // load and replicate to all elements
    for s = 0 to selem-1
        element = <a href="shared_pseudocode.html#impl-aarch64.Mem.read.3" title="accessor: bits(size*8) Mem[bits(64) address, integer size, AccessDescriptor accdesc]">Mem</a>[address+offs, ebytes, accdesc];
        // replicate to fill 128- or 64-bit register
        <a href="shared_pseudocode.html#impl-aarch64.V.write.2" title="accessor: V[integer n, integer width] = bits(width) value">V</a>[t, datasize] = <a href="shared_pseudocode.html#impl-shared.Replicate.2" title="function: bits(M*N) Replicate(bits(M) x, integer N)">Replicate</a>(element, datasize DIV esize);
        offs = offs + ebytes;
        t = (t + 1) MOD 32;
else
    // load/store one element per register
    for s = 0 to selem-1
        rval = <a href="shared_pseudocode.html#impl-aarch64.V.read.2" title="accessor: bits(width) V[integer n, integer width]">V</a>[t, 128];
        if memop == <a href="shared_pseudocode.html#MemOp_LOAD" title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}">MemOp_LOAD</a> then
            // insert into one lane of 128-bit register
            <a href="shared_pseudocode.html#impl-shared.Elem.write.3" title="accessor: Elem[bits(N) &amp;vector, integer e, integer size] = bits(size) value">Elem</a>[rval, index, esize] = <a href="shared_pseudocode.html#impl-aarch64.Mem.read.3" title="accessor: bits(size*8) Mem[bits(64) address, integer size, AccessDescriptor accdesc]">Mem</a>[address+offs, ebytes, accdesc];
            <a href="shared_pseudocode.html#impl-aarch64.V.write.2" title="accessor: V[integer n, integer width] = bits(width) value">V</a>[t, 128] = rval;
        else // memop == MemOp_STORE
            // extract from one lane of 128-bit register
            Mem[address+offs, ebytes, accdesc] = <a href="shared_pseudocode.html#impl-shared.Elem.read.3" title="accessor: bits(size) Elem[bits(N) vector, integer e, integer size]">Elem</a>[rval, index, esize];
        offs = offs + ebytes;
        t = (t + 1) MOD 32;

if wback then
    if m != 31 then
        offs = <a href="shared_pseudocode.html#impl-aarch64.X.read.2" title="accessor: bits(width) X[integer n, integer width]">X</a>[m, 64];
    if n == 31 then
        <a href="shared_pseudocode.html#impl-aarch64.SP.write.0" title="accessor: SP[] = bits(64) value">SP</a>[] = address + offs;
    else
        <a href="shared_pseudocode.html#impl-aarch64.X.write.2" title="accessor: X[integer n, integer width] = bits(width) value">X</a>[n, 64] = address + offs;</p>
    </div>
  <h3>Operational information</h3>
    <p class="aml">If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.</p>
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v33.59, AdvSIMD v29.12, pseudocode v2022-12_rel, sve v2022-12_relb
      ; Build timestamp: 2022-12-14T23:21
    </p><p class="copyconf">
      Copyright © 2010-2022 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
