//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: UNKNOWN
// Unknown Toolkit Version
// Based on LLVM 3.4svn
//

.version 7.0
.target sm_61, texmode_independent
.address_size 64

	// .globl	LocalScanKernel
// LocalScanKernel$ldsData has been demoted
// TopLevelScanKernel$ldsData has been demoted

.entry LocalScanKernel(
	.param .u64 .ptr .global .align 16 LocalScanKernel_param_0,
	.param .u64 .ptr .global .align 16 LocalScanKernel_param_1,
	.param .u64 .ptr .global .align 16 LocalScanKernel_param_2,
	.param .align 16 .b8 LocalScanKernel_param_3[16]
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<39>;
	.reg .f32 	%f<402>;
	.reg .b32 	%r<81>;
	.reg .b64 	%rd<65>;
	// demoted variable
	.shared .align 16 .b8 LocalScanKernel$ldsData[4096];

	ld.param.u64 	%rd2, [LocalScanKernel_param_0];
	ld.param.u64 	%rd3, [LocalScanKernel_param_1];
	ld.param.u64 	%rd4, [LocalScanKernel_param_2];
	ld.param.v4.u32 	{%r39, %r40, %r41, %r42}, [LocalScanKernel_param_3];
	mov.b32	%r43, %envreg3;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mad.lo.s32 	%r44, %r1, %r2, %r43;
	mov.u32 	%r3, %tid.x;
	add.s32 	%r45, %r44, %r3;
	shl.b32 	%r4, %r45, 1;
	mov.f32 	%f394, 0f00000000;
	setp.ge.u32	%p9, %r4, %r39;
	mov.f32 	%f390, %f394;
	mov.f32 	%f391, %f394;
	mov.f32 	%f392, %f394;
	mov.f32 	%f393, %f394;
	@%p9 bra 	BB0_2;

	mul.wide.s32 	%rd5, %r4, 16;
	add.s64 	%rd6, %rd3, %rd5;
	ld.global.v4.f32 	{%f390, %f391, %f392, %f393}, [%rd6];

BB0_2:
	shl.b32 	%r46, %r3, 1;
	mul.wide.s32 	%rd7, %r46, 16;
	mov.u64 	%rd8, LocalScanKernel$ldsData;
	add.s64 	%rd1, %rd8, %rd7;
	st.shared.v4.f32 	[%rd1], {%f390, %f391, %f392, %f393};
	add.s32 	%r6, %r4, 1;
	setp.ge.u32	%p10, %r6, %r39;
	mov.f32 	%f395, %f394;
	mov.f32 	%f396, %f394;
	mov.f32 	%f397, %f394;
	@%p10 bra 	BB0_4;

	mul.wide.s32 	%rd9, %r6, 16;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.v4.f32 	{%f394, %f395, %f396, %f397}, [%rd10];

BB0_4:
	st.shared.v4.f32 	[%rd1+16], {%f394, %f395, %f396, %f397};
	bar.sync 	0;
	setp.gt.s32	%p11, %r3, 127;
	@%p11 bra 	BB0_7;

	mov.u32 	%r65, %r3;

BB0_6:
	shl.b32 	%r47, %r65, 1;
	mul.wide.s32 	%rd11, %r47, 16;
	add.s64 	%rd13, %rd8, %rd11;
	ld.shared.v4.f32 	{%f41, %f42, %f43, %f44}, [%rd13+16];
	ld.shared.v4.f32 	{%f49, %f50, %f51, %f52}, [%rd13];
	add.f32 	%f57, %f52, %f44;
	add.f32 	%f58, %f51, %f43;
	add.f32 	%f59, %f50, %f42;
	add.f32 	%f60, %f49, %f41;
	st.shared.v4.f32 	[%rd13+16], {%f60, %f59, %f58, %f57};
	add.s32 	%r65, %r65, %r2;
	setp.lt.s32	%p12, %r65, 128;
	@%p12 bra 	BB0_6;

BB0_7:
	bar.sync 	0;
	setp.gt.s32	%p13, %r3, 63;
	@%p13 bra 	BB0_10;

	mov.u32 	%r66, %r3;

BB0_9:
	shl.b32 	%r48, %r66, 2;
	mul.wide.s32 	%rd14, %r48, 16;
	add.s64 	%rd16, %rd8, %rd14;
	ld.shared.v4.f32 	{%f61, %f62, %f63, %f64}, [%rd16+48];
	ld.shared.v4.f32 	{%f69, %f70, %f71, %f72}, [%rd16+16];
	add.f32 	%f77, %f72, %f64;
	add.f32 	%f78, %f71, %f63;
	add.f32 	%f79, %f70, %f62;
	add.f32 	%f80, %f69, %f61;
	st.shared.v4.f32 	[%rd16+48], {%f80, %f79, %f78, %f77};
	add.s32 	%r66, %r66, %r2;
	setp.lt.s32	%p14, %r66, 64;
	@%p14 bra 	BB0_9;

BB0_10:
	bar.sync 	0;
	setp.gt.s32	%p15, %r3, 31;
	@%p15 bra 	BB0_13;

	mov.u32 	%r67, %r3;

BB0_12:
	shl.b32 	%r49, %r67, 3;
	mul.wide.s32 	%rd17, %r49, 16;
	add.s64 	%rd19, %rd8, %rd17;
	ld.shared.v4.f32 	{%f81, %f82, %f83, %f84}, [%rd19+112];
	ld.shared.v4.f32 	{%f89, %f90, %f91, %f92}, [%rd19+48];
	add.f32 	%f97, %f92, %f84;
	add.f32 	%f98, %f91, %f83;
	add.f32 	%f99, %f90, %f82;
	add.f32 	%f100, %f89, %f81;
	st.shared.v4.f32 	[%rd19+112], {%f100, %f99, %f98, %f97};
	add.s32 	%r67, %r67, %r2;
	setp.lt.s32	%p16, %r67, 32;
	@%p16 bra 	BB0_12;

BB0_13:
	bar.sync 	0;
	setp.gt.s32	%p17, %r3, 15;
	@%p17 bra 	BB0_16;

	mov.u32 	%r68, %r3;

BB0_15:
	shl.b32 	%r50, %r68, 4;
	mul.wide.s32 	%rd20, %r50, 16;
	add.s64 	%rd22, %rd8, %rd20;
	ld.shared.v4.f32 	{%f101, %f102, %f103, %f104}, [%rd22+240];
	ld.shared.v4.f32 	{%f109, %f110, %f111, %f112}, [%rd22+112];
	add.f32 	%f117, %f112, %f104;
	add.f32 	%f118, %f111, %f103;
	add.f32 	%f119, %f110, %f102;
	add.f32 	%f120, %f109, %f101;
	st.shared.v4.f32 	[%rd22+240], {%f120, %f119, %f118, %f117};
	add.s32 	%r68, %r68, %r2;
	setp.lt.s32	%p18, %r68, 16;
	@%p18 bra 	BB0_15;

BB0_16:
	bar.sync 	0;
	setp.gt.s32	%p19, %r3, 7;
	@%p19 bra 	BB0_19;

	mov.u32 	%r69, %r3;

BB0_18:
	shl.b32 	%r51, %r69, 5;
	mul.wide.s32 	%rd23, %r51, 16;
	add.s64 	%rd25, %rd8, %rd23;
	ld.shared.v4.f32 	{%f121, %f122, %f123, %f124}, [%rd25+496];
	ld.shared.v4.f32 	{%f129, %f130, %f131, %f132}, [%rd25+240];
	add.f32 	%f137, %f132, %f124;
	add.f32 	%f138, %f131, %f123;
	add.f32 	%f139, %f130, %f122;
	add.f32 	%f140, %f129, %f121;
	st.shared.v4.f32 	[%rd25+496], {%f140, %f139, %f138, %f137};
	add.s32 	%r69, %r69, %r2;
	setp.lt.s32	%p20, %r69, 8;
	@%p20 bra 	BB0_18;

BB0_19:
	bar.sync 	0;
	setp.gt.s32	%p21, %r3, 3;
	@%p21 bra 	BB0_22;

	mov.u32 	%r70, %r3;

BB0_21:
	shl.b32 	%r52, %r70, 6;
	mul.wide.s32 	%rd26, %r52, 16;
	add.s64 	%rd28, %rd8, %rd26;
	ld.shared.v4.f32 	{%f141, %f142, %f143, %f144}, [%rd28+1008];
	ld.shared.v4.f32 	{%f149, %f150, %f151, %f152}, [%rd28+496];
	add.f32 	%f157, %f152, %f144;
	add.f32 	%f158, %f151, %f143;
	add.f32 	%f159, %f150, %f142;
	add.f32 	%f160, %f149, %f141;
	st.shared.v4.f32 	[%rd28+1008], {%f160, %f159, %f158, %f157};
	add.s32 	%r70, %r70, %r2;
	setp.lt.s32	%p22, %r70, 4;
	@%p22 bra 	BB0_21;

BB0_22:
	bar.sync 	0;
	setp.gt.s32	%p23, %r3, 1;
	@%p23 bra 	BB0_25;

	mov.u32 	%r71, %r3;

BB0_24:
	shl.b32 	%r53, %r71, 7;
	mul.wide.s32 	%rd29, %r53, 16;
	add.s64 	%rd31, %rd8, %rd29;
	ld.shared.v4.f32 	{%f161, %f162, %f163, %f164}, [%rd31+2032];
	ld.shared.v4.f32 	{%f169, %f170, %f171, %f172}, [%rd31+1008];
	add.f32 	%f177, %f172, %f164;
	add.f32 	%f178, %f171, %f163;
	add.f32 	%f179, %f170, %f162;
	add.f32 	%f180, %f169, %f161;
	st.shared.v4.f32 	[%rd31+2032], {%f180, %f179, %f178, %f177};
	add.s32 	%r71, %r71, %r2;
	setp.lt.s32	%p24, %r71, 2;
	@%p24 bra 	BB0_24;

BB0_25:
	bar.sync 	0;
	setp.gt.s32	%p25, %r3, 0;
	@%p25 bra 	BB0_28;

	mov.u32 	%r72, %r3;

BB0_27:
	shl.b32 	%r54, %r72, 8;
	mul.wide.s32 	%rd32, %r54, 16;
	add.s64 	%rd34, %rd8, %rd32;
	ld.shared.v4.f32 	{%f181, %f182, %f183, %f184}, [%rd34+4080];
	ld.shared.v4.f32 	{%f189, %f190, %f191, %f192}, [%rd34+2032];
	add.f32 	%f197, %f192, %f184;
	add.f32 	%f198, %f191, %f183;
	add.f32 	%f199, %f190, %f182;
	add.f32 	%f200, %f189, %f181;
	st.shared.v4.f32 	[%rd34+4080], {%f200, %f199, %f198, %f197};
	add.s32 	%r72, %r72, %r2;
	setp.lt.s32	%p26, %r72, 1;
	@%p26 bra 	BB0_27;

BB0_28:
	bar.sync 	0;
	setp.ne.s32	%p27, %r3, 0;
	@%p27 bra 	BB0_30;

	ld.shared.v4.f32 	{%f398, %f399, %f400, %f401}, [LocalScanKernel$ldsData+4080];
	mov.f32 	%f213, 0f00000000;
	st.shared.v4.f32 	[LocalScanKernel$ldsData+4080], {%f213, %f213, %f213, %f213};

BB0_30:
	bar.sync 	0;
	bar.sync 	0;
	@%p25 bra 	BB0_33;

	mov.u32 	%r73, %r3;

BB0_32:
	shl.b32 	%r55, %r73, 8;
	mul.wide.s32 	%rd35, %r55, 16;
	add.s64 	%rd37, %rd8, %rd35;
	ld.shared.v4.f32 	{%f214, %f215, %f216, %f217}, [%rd37+2032];
	ld.shared.v4.f32 	{%f222, %f223, %f224, %f225}, [%rd37+4080];
	st.shared.v4.f32 	[%rd37+2032], {%f222, %f223, %f224, %f225};
	add.f32 	%f230, %f217, %f225;
	add.f32 	%f231, %f216, %f224;
	add.f32 	%f232, %f215, %f223;
	add.f32 	%f233, %f214, %f222;
	st.shared.v4.f32 	[%rd37+4080], {%f233, %f232, %f231, %f230};
	add.s32 	%r73, %r73, %r2;
	setp.lt.s32	%p29, %r73, 1;
	@%p29 bra 	BB0_32;

BB0_33:
	setp.lt.s32	%p1, %r3, 2;
	bar.sync 	0;
	mov.u32 	%r74, %r3;
	@!%p1 bra 	BB0_35;
	bra.uni 	BB0_34;

BB0_34:
	shl.b32 	%r56, %r74, 7;
	mul.wide.s32 	%rd38, %r56, 16;
	add.s64 	%rd40, %rd8, %rd38;
	ld.shared.v4.f32 	{%f234, %f235, %f236, %f237}, [%rd40+1008];
	ld.shared.v4.f32 	{%f242, %f243, %f244, %f245}, [%rd40+2032];
	st.shared.v4.f32 	[%rd40+1008], {%f242, %f243, %f244, %f245};
	add.f32 	%f250, %f237, %f245;
	add.f32 	%f251, %f236, %f244;
	add.f32 	%f252, %f235, %f243;
	add.f32 	%f253, %f234, %f242;
	st.shared.v4.f32 	[%rd40+2032], {%f253, %f252, %f251, %f250};
	add.s32 	%r74, %r74, %r2;
	setp.lt.s32	%p30, %r74, 2;
	@%p30 bra 	BB0_34;

BB0_35:
	setp.lt.s32	%p2, %r3, 4;
	bar.sync 	0;
	mov.u32 	%r75, %r3;
	@!%p2 bra 	BB0_37;
	bra.uni 	BB0_36;

BB0_36:
	shl.b32 	%r57, %r75, 6;
	mul.wide.s32 	%rd41, %r57, 16;
	add.s64 	%rd43, %rd8, %rd41;
	ld.shared.v4.f32 	{%f254, %f255, %f256, %f257}, [%rd43+496];
	ld.shared.v4.f32 	{%f262, %f263, %f264, %f265}, [%rd43+1008];
	st.shared.v4.f32 	[%rd43+496], {%f262, %f263, %f264, %f265};
	add.f32 	%f270, %f257, %f265;
	add.f32 	%f271, %f256, %f264;
	add.f32 	%f272, %f255, %f263;
	add.f32 	%f273, %f254, %f262;
	st.shared.v4.f32 	[%rd43+1008], {%f273, %f272, %f271, %f270};
	add.s32 	%r75, %r75, %r2;
	setp.lt.s32	%p31, %r75, 4;
	@%p31 bra 	BB0_36;

BB0_37:
	setp.lt.s32	%p3, %r3, 8;
	bar.sync 	0;
	mov.u32 	%r76, %r3;
	@!%p3 bra 	BB0_39;
	bra.uni 	BB0_38;

BB0_38:
	shl.b32 	%r58, %r76, 5;
	mul.wide.s32 	%rd44, %r58, 16;
	add.s64 	%rd46, %rd8, %rd44;
	ld.shared.v4.f32 	{%f274, %f275, %f276, %f277}, [%rd46+240];
	ld.shared.v4.f32 	{%f282, %f283, %f284, %f285}, [%rd46+496];
	st.shared.v4.f32 	[%rd46+240], {%f282, %f283, %f284, %f285};
	add.f32 	%f290, %f277, %f285;
	add.f32 	%f291, %f276, %f284;
	add.f32 	%f292, %f275, %f283;
	add.f32 	%f293, %f274, %f282;
	st.shared.v4.f32 	[%rd46+496], {%f293, %f292, %f291, %f290};
	add.s32 	%r76, %r76, %r2;
	setp.lt.s32	%p32, %r76, 8;
	@%p32 bra 	BB0_38;

BB0_39:
	setp.lt.s32	%p4, %r3, 16;
	bar.sync 	0;
	mov.u32 	%r77, %r3;
	@!%p4 bra 	BB0_41;
	bra.uni 	BB0_40;

BB0_40:
	shl.b32 	%r59, %r77, 4;
	mul.wide.s32 	%rd47, %r59, 16;
	add.s64 	%rd49, %rd8, %rd47;
	ld.shared.v4.f32 	{%f294, %f295, %f296, %f297}, [%rd49+112];
	ld.shared.v4.f32 	{%f302, %f303, %f304, %f305}, [%rd49+240];
	st.shared.v4.f32 	[%rd49+112], {%f302, %f303, %f304, %f305};
	add.f32 	%f310, %f297, %f305;
	add.f32 	%f311, %f296, %f304;
	add.f32 	%f312, %f295, %f303;
	add.f32 	%f313, %f294, %f302;
	st.shared.v4.f32 	[%rd49+240], {%f313, %f312, %f311, %f310};
	add.s32 	%r77, %r77, %r2;
	setp.lt.s32	%p33, %r77, 16;
	@%p33 bra 	BB0_40;

BB0_41:
	setp.lt.s32	%p5, %r3, 32;
	bar.sync 	0;
	mov.u32 	%r78, %r3;
	@!%p5 bra 	BB0_43;
	bra.uni 	BB0_42;

BB0_42:
	shl.b32 	%r60, %r78, 3;
	mul.wide.s32 	%rd50, %r60, 16;
	add.s64 	%rd52, %rd8, %rd50;
	ld.shared.v4.f32 	{%f314, %f315, %f316, %f317}, [%rd52+48];
	ld.shared.v4.f32 	{%f322, %f323, %f324, %f325}, [%rd52+112];
	st.shared.v4.f32 	[%rd52+48], {%f322, %f323, %f324, %f325};
	add.f32 	%f330, %f317, %f325;
	add.f32 	%f331, %f316, %f324;
	add.f32 	%f332, %f315, %f323;
	add.f32 	%f333, %f314, %f322;
	st.shared.v4.f32 	[%rd52+112], {%f333, %f332, %f331, %f330};
	add.s32 	%r78, %r78, %r2;
	setp.lt.s32	%p34, %r78, 32;
	@%p34 bra 	BB0_42;

BB0_43:
	setp.lt.s32	%p6, %r3, 64;
	bar.sync 	0;
	mov.u32 	%r79, %r3;
	@!%p6 bra 	BB0_45;
	bra.uni 	BB0_44;

BB0_44:
	shl.b32 	%r61, %r79, 2;
	mul.wide.s32 	%rd53, %r61, 16;
	add.s64 	%rd55, %rd8, %rd53;
	ld.shared.v4.f32 	{%f334, %f335, %f336, %f337}, [%rd55+16];
	ld.shared.v4.f32 	{%f342, %f343, %f344, %f345}, [%rd55+48];
	st.shared.v4.f32 	[%rd55+16], {%f342, %f343, %f344, %f345};
	add.f32 	%f350, %f337, %f345;
	add.f32 	%f351, %f336, %f344;
	add.f32 	%f352, %f335, %f343;
	add.f32 	%f353, %f334, %f342;
	st.shared.v4.f32 	[%rd55+48], {%f353, %f352, %f351, %f350};
	add.s32 	%r79, %r79, %r2;
	setp.lt.s32	%p35, %r79, 64;
	@%p35 bra 	BB0_44;

BB0_45:
	setp.lt.s32	%p7, %r3, 128;
	bar.sync 	0;
	mov.u32 	%r80, %r3;
	@!%p7 bra 	BB0_47;
	bra.uni 	BB0_46;

BB0_46:
	shl.b32 	%r62, %r80, 1;
	mul.wide.s32 	%rd56, %r62, 16;
	add.s64 	%rd58, %rd8, %rd56;
	ld.shared.v4.f32 	{%f354, %f355, %f356, %f357}, [%rd58];
	ld.shared.v4.f32 	{%f362, %f363, %f364, %f365}, [%rd58+16];
	st.shared.v4.f32 	[%rd58], {%f362, %f363, %f364, %f365};
	add.f32 	%f370, %f357, %f365;
	add.f32 	%f371, %f356, %f364;
	add.f32 	%f372, %f355, %f363;
	add.f32 	%f373, %f354, %f362;
	st.shared.v4.f32 	[%rd58+16], {%f373, %f372, %f371, %f370};
	add.s32 	%r80, %r80, %r2;
	setp.lt.s32	%p36, %r80, 128;
	@%p36 bra 	BB0_46;

BB0_47:
	setp.eq.s32	%p8, %r3, 0;
	bar.sync 	0;
	@!%p8 bra 	BB0_49;
	bra.uni 	BB0_48;

BB0_48:
	mov.b32	%r63, %envreg0;
	add.s32 	%r64, %r1, %r63;
	mul.wide.s32 	%rd59, %r64, 16;
	add.s64 	%rd60, %rd4, %rd59;
	st.global.v4.f32 	[%rd60], {%f398, %f399, %f400, %f401};

BB0_49:
	@%p9 bra 	BB0_51;

	ld.shared.v4.f32 	{%f374, %f375, %f376, %f377}, [%rd1];
	mul.wide.s32 	%rd61, %r4, 16;
	add.s64 	%rd62, %rd2, %rd61;
	st.global.v4.f32 	[%rd62], {%f374, %f375, %f376, %f377};

BB0_51:
	@%p10 bra 	BB0_53;

	ld.shared.v4.f32 	{%f382, %f383, %f384, %f385}, [%rd1+16];
	mul.wide.s32 	%rd63, %r6, 16;
	add.s64 	%rd64, %rd2, %rd63;
	st.global.v4.f32 	[%rd64], {%f382, %f383, %f384, %f385};

BB0_53:
	ret;
}

	// .globl	AddOffsetKernel
.entry AddOffsetKernel(
	.param .u64 .ptr .global .align 16 AddOffsetKernel_param_0,
	.param .u64 .ptr .global .align 16 AddOffsetKernel_param_1,
	.param .align 16 .b8 AddOffsetKernel_param_2[16]
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<21>;
	.reg .b32 	%r<19>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd2, [AddOffsetKernel_param_0];
	ld.param.u64 	%rd3, [AddOffsetKernel_param_1];
	ld.param.v4.u32 	{%r6, %r7, %r8, %r9}, [AddOffsetKernel_param_2];
	mov.b32	%r10, %envreg0;
	mov.u32 	%r11, %ctaid.x;
	add.s32 	%r12, %r11, %r10;
	cvt.s64.s32	%rd4, %r12;
	add.s64 	%rd5, %rd4, 1;
	cvt.u32.u64	%r13, %rd5;
	cvt.s64.s32 	%rd6, %rd5;
	shl.b64 	%rd7, %rd6, 4;
	add.s64 	%rd1, %rd3, %rd7;
	shl.b32 	%r14, %r13, 8;
	add.s32 	%r15, %r14, 256;
	min.u32 	%r1, %r15, %r6;
	mov.u32 	%r17, %tid.x;
	add.s32 	%r18, %r14, %r17;
	setp.ge.s32	%p1, %r18, %r1;
	@%p1 bra 	BB1_3;

	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd1];
	mov.u32 	%r3, %ntid.x;

BB1_2:
	mul.wide.s32 	%rd8, %r18, 16;
	add.s64 	%rd9, %rd2, %rd8;
	ld.global.v4.f32 	{%f9, %f10, %f11, %f12}, [%rd9];
	add.f32 	%f17, %f8, %f12;
	add.f32 	%f18, %f7, %f11;
	add.f32 	%f19, %f6, %f10;
	add.f32 	%f20, %f5, %f9;
	st.global.v4.f32 	[%rd9], {%f20, %f19, %f18, %f17};
	add.s32 	%r18, %r3, %r18;
	setp.lt.s32	%p2, %r18, %r1;
	@%p2 bra 	BB1_2;

BB1_3:
	ret;
}

	// .globl	TopLevelScanKernel
.entry TopLevelScanKernel(
	.param .u64 .ptr .global .align 16 TopLevelScanKernel_param_0,
	.param .align 16 .b8 TopLevelScanKernel_param_1[16]
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<16>;
	.reg .f32 	%f<102>;
	.reg .b32 	%r<59>;
	.reg .b64 	%rd<26>;
	// demoted variable
	.shared .align 16 .b8 TopLevelScanKernel$ldsData[32768];

	ld.param.u64 	%rd1, [TopLevelScanKernel_param_0];
	ld.param.v4.u32 	{%r29, %r30, %r31, %r32}, [TopLevelScanKernel_param_1];
	mov.b32	%r1, %envreg3;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r4, %tid.x;
	setp.ge.u32	%p1, %r4, %r31;
	@%p1 bra 	BB2_5;

	mov.u32 	%r50, %r4;

BB2_2:
	mov.f32 	%f94, 0f00000000;
	setp.ge.u32	%p2, %r50, %r30;
	mov.f32 	%f95, %f94;
	mov.f32 	%f96, %f94;
	mov.f32 	%f97, %f94;
	@%p2 bra 	BB2_4;

	mul.wide.s32 	%rd2, %r50, 16;
	add.s64 	%rd3, %rd1, %rd2;
	ld.global.v4.f32 	{%f94, %f95, %f96, %f97}, [%rd3];

BB2_4:
	mul.wide.s32 	%rd4, %r50, 16;
	mov.u64 	%rd5, TopLevelScanKernel$ldsData;
	add.s64 	%rd6, %rd5, %rd4;
	st.shared.v4.f32 	[%rd6], {%f94, %f95, %f96, %f97};
	add.s32 	%r50, %r50, %r2;
	setp.lt.u32	%p3, %r50, %r31;
	@%p3 bra 	BB2_2;

BB2_5:
	bar.sync 	0;
	shr.u32 	%r51, %r31, 1;
	mov.u32 	%r54, 1;
	setp.eq.s32	%p4, %r51, 0;
	@%p4 bra 	BB2_9;

BB2_6:
	bar.sync 	0;
	setp.ge.s32	%p5, %r4, %r51;
	mov.u32 	%r53, %r4;
	@%p5 bra 	BB2_8;

BB2_7:
	shl.b32 	%r35, %r53, 1;
	add.s32 	%r36, %r35, 1;
	mad.lo.s32 	%r37, %r36, %r54, -1;
	add.s32 	%r38, %r35, 2;
	mad.lo.s32 	%r39, %r38, %r54, -1;
	mul.wide.s32 	%rd7, %r37, 16;
	mov.u64 	%rd8, TopLevelScanKernel$ldsData;
	add.s64 	%rd9, %rd8, %rd7;
	mul.wide.s32 	%rd10, %r39, 16;
	add.s64 	%rd11, %rd8, %rd10;
	ld.shared.v4.f32 	{%f25, %f26, %f27, %f28}, [%rd11];
	ld.shared.v4.f32 	{%f33, %f34, %f35, %f36}, [%rd9];
	add.f32 	%f41, %f36, %f28;
	add.f32 	%f42, %f35, %f27;
	add.f32 	%f43, %f34, %f26;
	add.f32 	%f44, %f33, %f25;
	st.shared.v4.f32 	[%rd11], {%f44, %f43, %f42, %f41};
	add.s32 	%r53, %r53, %r2;
	setp.lt.s32	%p6, %r53, %r51;
	@%p6 bra 	BB2_7;

BB2_8:
	shr.s32 	%r51, %r51, 1;
	shl.b32 	%r54, %r54, 1;
	setp.gt.s32	%p7, %r51, 0;
	@%p7 bra 	BB2_6;

BB2_9:
	bar.sync 	0;
	setp.ne.s32	%p8, %r4, 0;
	@%p8 bra 	BB2_11;

	add.s32 	%r40, %r31, -1;
	mul.wide.u32 	%rd12, %r40, 16;
	mov.u64 	%rd13, TopLevelScanKernel$ldsData;
	add.s64 	%rd14, %rd13, %rd12;
	ld.shared.v4.f32 	{%f98, %f99, %f100, %f101}, [%rd14];
	mov.f32 	%f57, 0f00000000;
	st.shared.v4.f32 	[%rd14], {%f57, %f57, %f57, %f57};

BB2_11:
	bar.sync 	0;
	mov.u32 	%r56, 1;
	setp.lt.u32	%p9, %r31, 2;
	@%p9 bra 	BB2_15;

BB2_12:
	shr.s32 	%r54, %r54, 1;
	bar.sync 	0;
	setp.ge.s32	%p10, %r4, %r56;
	mov.u32 	%r57, %r4;
	@%p10 bra 	BB2_14;

BB2_13:
	shl.b32 	%r42, %r57, 1;
	add.s32 	%r43, %r42, 1;
	mad.lo.s32 	%r44, %r43, %r54, -1;
	add.s32 	%r45, %r42, 2;
	mad.lo.s32 	%r46, %r45, %r54, -1;
	mul.wide.s32 	%rd15, %r44, 16;
	mov.u64 	%rd16, TopLevelScanKernel$ldsData;
	add.s64 	%rd17, %rd16, %rd15;
	ld.shared.v4.f32 	{%f58, %f59, %f60, %f61}, [%rd17];
	mul.wide.s32 	%rd18, %r46, 16;
	add.s64 	%rd19, %rd16, %rd18;
	ld.shared.v4.f32 	{%f66, %f67, %f68, %f69}, [%rd19];
	st.shared.v4.f32 	[%rd17], {%f66, %f67, %f68, %f69};
	ld.shared.v4.f32 	{%f74, %f75, %f76, %f77}, [%rd19];
	add.f32 	%f82, %f61, %f77;
	add.f32 	%f83, %f60, %f76;
	add.f32 	%f84, %f59, %f75;
	add.f32 	%f85, %f58, %f74;
	st.shared.v4.f32 	[%rd19], {%f85, %f84, %f83, %f82};
	add.s32 	%r57, %r57, %r2;
	setp.lt.s32	%p11, %r57, %r56;
	@%p11 bra 	BB2_13;

BB2_14:
	shl.b32 	%r56, %r56, 1;
	setp.lt.u32	%p12, %r56, %r31;
	@%p12 bra 	BB2_12;

BB2_15:
	bar.sync 	0;
	setp.ge.u32	%p13, %r4, %r30;
	@%p13 bra 	BB2_18;

	mov.u32 	%r58, %r4;

BB2_17:
	mul.wide.s32 	%rd20, %r58, 16;
	mov.u64 	%rd21, TopLevelScanKernel$ldsData;
	add.s64 	%rd22, %rd21, %rd20;
	ld.shared.v4.f32 	{%f86, %f87, %f88, %f89}, [%rd22];
	add.s64 	%rd23, %rd1, %rd20;
	st.global.v4.f32 	[%rd23], {%f86, %f87, %f88, %f89};
	add.s32 	%r58, %r58, %r2;
	setp.lt.u32	%p14, %r58, %r30;
	@%p14 bra 	BB2_17;

BB2_18:
	neg.s32 	%r47, %r4;
	mov.u32 	%r48, %ctaid.x;
	mad.lo.s32 	%r49, %r48, %r2, %r1;
	setp.ne.s32	%p15, %r49, %r47;
	@%p15 bra 	BB2_20;

	mul.wide.u32 	%rd24, %r30, 16;
	add.s64 	%rd25, %rd1, %rd24;
	st.global.v4.f32 	[%rd25], {%f98, %f99, %f100, %f101};

BB2_20:
	ret;
}


.metadata_section {

.metadata 0 {
	"cl_kernel_attributes",
	"LocalScanKernel",
	"reqd_work_group_size(128,1,1)"
}

.metadata 1 {
	"cl_kernel_attributes",
	"AddOffsetKernel",
	"reqd_work_group_size(128,1,1)"
}

.metadata 2 {
	"cl_kernel_attributes",
	"TopLevelScanKernel",
	"reqd_work_group_size(128,1,1)"
}

} // end of .metadata_section
  