
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_32256:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x8200ffff; valaddr_reg:x3; val_offset:96768*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96768*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32257:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x8201ffff; valaddr_reg:x3; val_offset:96771*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96771*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32258:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x8203ffff; valaddr_reg:x3; val_offset:96774*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96774*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32259:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x8207ffff; valaddr_reg:x3; val_offset:96777*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96777*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32260:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x820fffff; valaddr_reg:x3; val_offset:96780*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96780*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32261:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x821fffff; valaddr_reg:x3; val_offset:96783*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96783*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32262:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x823fffff; valaddr_reg:x3; val_offset:96786*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96786*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32263:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x82400000; valaddr_reg:x3; val_offset:96789*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96789*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32264:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x82600000; valaddr_reg:x3; val_offset:96792*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96792*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32265:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x82700000; valaddr_reg:x3; val_offset:96795*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96795*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32266:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x82780000; valaddr_reg:x3; val_offset:96798*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96798*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32267:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x827c0000; valaddr_reg:x3; val_offset:96801*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96801*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32268:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x827e0000; valaddr_reg:x3; val_offset:96804*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96804*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32269:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x827f0000; valaddr_reg:x3; val_offset:96807*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96807*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32270:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x827f8000; valaddr_reg:x3; val_offset:96810*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96810*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32271:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x827fc000; valaddr_reg:x3; val_offset:96813*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96813*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32272:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x827fe000; valaddr_reg:x3; val_offset:96816*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96816*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32273:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x827ff000; valaddr_reg:x3; val_offset:96819*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96819*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32274:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x827ff800; valaddr_reg:x3; val_offset:96822*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96822*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32275:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x827ffc00; valaddr_reg:x3; val_offset:96825*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96825*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32276:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x827ffe00; valaddr_reg:x3; val_offset:96828*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96828*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32277:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x827fff00; valaddr_reg:x3; val_offset:96831*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96831*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32278:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x827fff80; valaddr_reg:x3; val_offset:96834*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96834*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32279:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x827fffc0; valaddr_reg:x3; val_offset:96837*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96837*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32280:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x827fffe0; valaddr_reg:x3; val_offset:96840*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96840*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32281:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x827ffff0; valaddr_reg:x3; val_offset:96843*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96843*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32282:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x827ffff8; valaddr_reg:x3; val_offset:96846*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96846*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32283:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x827ffffc; valaddr_reg:x3; val_offset:96849*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96849*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32284:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x827ffffe; valaddr_reg:x3; val_offset:96852*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96852*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32285:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0x827fffff; valaddr_reg:x3; val_offset:96855*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96855*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32286:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0xbf800001; valaddr_reg:x3; val_offset:96858*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96858*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32287:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0xbf800003; valaddr_reg:x3; val_offset:96861*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96861*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32288:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0xbf800007; valaddr_reg:x3; val_offset:96864*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96864*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32289:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0xbf999999; valaddr_reg:x3; val_offset:96867*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96867*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32290:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:96870*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96870*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32291:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:96873*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96873*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32292:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:96876*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96876*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32293:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:96879*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96879*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32294:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:96882*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96882*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32295:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:96885*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96885*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32296:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:96888*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96888*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32297:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:96891*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96891*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32298:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:96894*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96894*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32299:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:96897*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96897*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32300:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:96900*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96900*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32301:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24d5b2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x31b2c0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24d5b2; op2val:0x8031b2c0;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:96903*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96903*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32302:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:96906*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96906*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32303:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:96909*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96909*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32304:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:96912*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96912*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32305:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:96915*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96915*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32306:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:96918*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96918*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32307:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:96921*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96921*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32308:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:96924*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96924*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32309:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:96927*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96927*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32310:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:96930*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96930*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32311:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:96933*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96933*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32312:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:96936*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96936*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32313:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:96939*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96939*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32314:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:96942*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96942*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32315:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:96945*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96945*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32316:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:96948*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96948*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32317:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:96951*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96951*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32318:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a000000; valaddr_reg:x3; val_offset:96954*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96954*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32319:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a000001; valaddr_reg:x3; val_offset:96957*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96957*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32320:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a000003; valaddr_reg:x3; val_offset:96960*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96960*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32321:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a000007; valaddr_reg:x3; val_offset:96963*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96963*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32322:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a00000f; valaddr_reg:x3; val_offset:96966*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96966*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32323:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a00001f; valaddr_reg:x3; val_offset:96969*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96969*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32324:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a00003f; valaddr_reg:x3; val_offset:96972*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96972*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32325:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a00007f; valaddr_reg:x3; val_offset:96975*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96975*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32326:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a0000ff; valaddr_reg:x3; val_offset:96978*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96978*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32327:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a0001ff; valaddr_reg:x3; val_offset:96981*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96981*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32328:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a0003ff; valaddr_reg:x3; val_offset:96984*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96984*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32329:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a0007ff; valaddr_reg:x3; val_offset:96987*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96987*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32330:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a000fff; valaddr_reg:x3; val_offset:96990*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96990*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32331:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a001fff; valaddr_reg:x3; val_offset:96993*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96993*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32332:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a003fff; valaddr_reg:x3; val_offset:96996*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96996*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32333:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a007fff; valaddr_reg:x3; val_offset:96999*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96999*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32334:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a00ffff; valaddr_reg:x3; val_offset:97002*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97002*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32335:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a01ffff; valaddr_reg:x3; val_offset:97005*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97005*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32336:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a03ffff; valaddr_reg:x3; val_offset:97008*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97008*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32337:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a07ffff; valaddr_reg:x3; val_offset:97011*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97011*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32338:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a0fffff; valaddr_reg:x3; val_offset:97014*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97014*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32339:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a1fffff; valaddr_reg:x3; val_offset:97017*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97017*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32340:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a3fffff; valaddr_reg:x3; val_offset:97020*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97020*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32341:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a400000; valaddr_reg:x3; val_offset:97023*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97023*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32342:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a600000; valaddr_reg:x3; val_offset:97026*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97026*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32343:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a700000; valaddr_reg:x3; val_offset:97029*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97029*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32344:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a780000; valaddr_reg:x3; val_offset:97032*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97032*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32345:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a7c0000; valaddr_reg:x3; val_offset:97035*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97035*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32346:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a7e0000; valaddr_reg:x3; val_offset:97038*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97038*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32347:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a7f0000; valaddr_reg:x3; val_offset:97041*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97041*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32348:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a7f8000; valaddr_reg:x3; val_offset:97044*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97044*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32349:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a7fc000; valaddr_reg:x3; val_offset:97047*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97047*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32350:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a7fe000; valaddr_reg:x3; val_offset:97050*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97050*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32351:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a7ff000; valaddr_reg:x3; val_offset:97053*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97053*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32352:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a7ff800; valaddr_reg:x3; val_offset:97056*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97056*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32353:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a7ffc00; valaddr_reg:x3; val_offset:97059*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97059*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32354:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a7ffe00; valaddr_reg:x3; val_offset:97062*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97062*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32355:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a7fff00; valaddr_reg:x3; val_offset:97065*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97065*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32356:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a7fff80; valaddr_reg:x3; val_offset:97068*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97068*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32357:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a7fffc0; valaddr_reg:x3; val_offset:97071*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97071*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32358:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a7fffe0; valaddr_reg:x3; val_offset:97074*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97074*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32359:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a7ffff0; valaddr_reg:x3; val_offset:97077*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97077*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32360:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a7ffff8; valaddr_reg:x3; val_offset:97080*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97080*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32361:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a7ffffc; valaddr_reg:x3; val_offset:97083*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97083*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32362:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a7ffffe; valaddr_reg:x3; val_offset:97086*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97086*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32363:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x24f339 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f24f339; op2val:0x80000000;
op3val:0x8a7fffff; valaddr_reg:x3; val_offset:97089*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97089*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32364:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x255bb8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f255bb8; op2val:0x80000000;
op3val:0x80800001; valaddr_reg:x3; val_offset:97092*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97092*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32365:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x255bb8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f255bb8; op2val:0x80000000;
op3val:0x80800003; valaddr_reg:x3; val_offset:97095*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97095*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32366:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x255bb8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f255bb8; op2val:0x80000000;
op3val:0x80800007; valaddr_reg:x3; val_offset:97098*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97098*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32367:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x255bb8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f255bb8; op2val:0x80000000;
op3val:0x80999999; valaddr_reg:x3; val_offset:97101*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97101*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32368:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x255bb8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f255bb8; op2val:0x80000000;
op3val:0x80a49249; valaddr_reg:x3; val_offset:97104*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97104*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32369:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x255bb8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f255bb8; op2val:0x80000000;
op3val:0x80b33333; valaddr_reg:x3; val_offset:97107*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97107*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32370:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x255bb8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f255bb8; op2val:0x80000000;
op3val:0x80b6db6d; valaddr_reg:x3; val_offset:97110*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97110*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32371:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x255bb8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f255bb8; op2val:0x80000000;
op3val:0x80bbbbbb; valaddr_reg:x3; val_offset:97113*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97113*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32372:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x255bb8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f255bb8; op2val:0x80000000;
op3val:0x80c44444; valaddr_reg:x3; val_offset:97116*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97116*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32373:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x255bb8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f255bb8; op2val:0x80000000;
op3val:0x80cccccc; valaddr_reg:x3; val_offset:97119*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97119*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32374:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x255bb8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f255bb8; op2val:0x80000000;
op3val:0x80db6db6; valaddr_reg:x3; val_offset:97122*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97122*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32375:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x255bb8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f255bb8; op2val:0x80000000;
op3val:0x80e66666; valaddr_reg:x3; val_offset:97125*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97125*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32376:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x255bb8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f255bb8; op2val:0x80000000;
op3val:0x80edb6db; valaddr_reg:x3; val_offset:97128*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97128*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32377:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x255bb8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f255bb8; op2val:0x80000000;
op3val:0x80fffff8; valaddr_reg:x3; val_offset:97131*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97131*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32378:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x255bb8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f255bb8; op2val:0x80000000;
op3val:0x80fffffc; valaddr_reg:x3; val_offset:97134*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97134*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32379:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x255bb8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f255bb8; op2val:0x80000000;
op3val:0x80fffffe; valaddr_reg:x3; val_offset:97137*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97137*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32380:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x255bb8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f255bb8; op2val:0x80000000;
op3val:0x8c000000; valaddr_reg:x3; val_offset:97140*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97140*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32381:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x255bb8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f255bb8; op2val:0x80000000;
op3val:0x8c000001; valaddr_reg:x3; val_offset:97143*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97143*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32382:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x255bb8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f255bb8; op2val:0x80000000;
op3val:0x8c000003; valaddr_reg:x3; val_offset:97146*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97146*0 + 3*252*FLEN/8, x4, x1, x2)

inst_32383:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x255bb8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f255bb8; op2val:0x80000000;
op3val:0x8c000007; valaddr_reg:x3; val_offset:97149*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97149*0 + 3*252*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2181103615,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2181169151,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2181300223,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2181562367,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2182086655,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2183135231,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2185232383,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2185232384,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2187329536,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2188378112,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2188902400,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2189164544,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2189295616,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2189361152,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2189393920,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2189410304,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2189418496,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2189422592,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2189424640,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2189425664,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2189426176,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2189426432,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2189426560,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2189426624,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2189426656,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2189426672,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2189426680,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2189426684,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2189426686,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(2189426687,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2133120434,32,FLEN)
NAN_BOXED(2150740672,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255808,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255809,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255811,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255815,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255823,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255839,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255871,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255935,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315256063,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315256319,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315256831,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315257855,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315259903,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315263999,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315272191,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315288575,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315321343,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315386879,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315517951,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315780095,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2316304383,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2317352959,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2319450111,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2319450112,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2321547264,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2322595840,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323120128,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323382272,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323513344,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323578880,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323611648,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323628032,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323636224,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323640320,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323642368,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323643392,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323643904,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644160,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644288,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644352,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644384,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644400,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644408,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644412,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644414,32,FLEN)
NAN_BOXED(2133127993,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644415,32,FLEN)
NAN_BOXED(2133154744,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872257,32,FLEN)
NAN_BOXED(2133154744,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872259,32,FLEN)
NAN_BOXED(2133154744,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872263,32,FLEN)
NAN_BOXED(2133154744,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2157549977,32,FLEN)
NAN_BOXED(2133154744,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2158269001,32,FLEN)
NAN_BOXED(2133154744,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159227699,32,FLEN)
NAN_BOXED(2133154744,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159467373,32,FLEN)
NAN_BOXED(2133154744,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159786939,32,FLEN)
NAN_BOXED(2133154744,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160346180,32,FLEN)
NAN_BOXED(2133154744,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160905420,32,FLEN)
NAN_BOXED(2133154744,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2161864118,32,FLEN)
NAN_BOXED(2133154744,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2162583142,32,FLEN)
NAN_BOXED(2133154744,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2163062491,32,FLEN)
NAN_BOXED(2133154744,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260856,32,FLEN)
NAN_BOXED(2133154744,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260860,32,FLEN)
NAN_BOXED(2133154744,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260862,32,FLEN)
NAN_BOXED(2133154744,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810240,32,FLEN)
NAN_BOXED(2133154744,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810241,32,FLEN)
NAN_BOXED(2133154744,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810243,32,FLEN)
NAN_BOXED(2133154744,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810247,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
