STATIC unsigned long\r\nF_1 (\r\nT_1 * V_1 ,\r\nunsigned long V_2 )\r\n{\r\nunsigned int V_3 ;\r\nunsigned int V_4 = 0 ;\r\nstruct V_5 * V_6 ;\r\nif ( ! V_1 -> V_7 )\r\nreturn 0 ;\r\nwhile ( V_1 -> V_7 <= V_2 - V_1 -> V_8 * V_1 -> V_9 ) {\r\nV_6 = V_1 -> V_10 + V_1 -> V_11 ;\r\nif ( ! F_2 ( V_6 ) )\r\nF_3 ( V_6 , V_1 -> V_12 . V_13 ) ;\r\nV_1 -> V_11 = ( V_1 -> V_11 + 1 ) % V_1 -> V_8 ;\r\nV_1 -> V_7 += V_1 -> V_9 ;\r\nif ( ++ V_4 == V_1 -> V_8 ) {\r\nV_1 -> V_11 = 0 ;\r\nV_1 -> V_7 = 0 ;\r\nreturn 0 ;\r\n}\r\n}\r\nfor ( V_3 = 0 ; V_3 < V_1 -> V_8 ; V_3 ++ ) {\r\nV_6 = V_1 -> V_10 + ( ( V_1 -> V_11 + V_3 ) % V_1 -> V_8 ) ;\r\nif ( ! F_2 ( V_6 ) )\r\nreturn V_1 -> V_7 +\r\n( V_1 -> V_8 + V_3 ) * V_1 -> V_9 ;\r\n}\r\nV_1 -> V_11 = 0 ;\r\nV_1 -> V_7 = 0 ;\r\nreturn 0 ;\r\n}\r\nSTATIC void\r\nF_4 (\r\nT_1 * V_1 ,\r\nT_2 * V_14 )\r\n{\r\nunsigned int V_3 = 0 ;\r\nunsigned long V_2 = V_15 ;\r\nif ( ! F_1 ( V_1 , V_2 ) ) {\r\nV_1 -> V_7 = V_2 ;\r\nif ( ! V_1 -> V_16 ) {\r\nV_1 -> V_16 = 1 ;\r\nF_5 ( V_17 , & V_1 -> V_18 ,\r\nV_1 -> V_8 * V_1 -> V_9 ) ;\r\n}\r\n} else {\r\nV_3 = ( V_2 - V_1 -> V_7 ) / V_1 -> V_9 ;\r\nV_3 = ( V_1 -> V_11 + V_3 ) % V_1 -> V_8 ;\r\n}\r\nF_6 ( & V_14 -> V_19 , V_1 -> V_10 + V_3 ) ;\r\n}\r\nSTATIC void\r\nF_7 (\r\nT_1 * V_1 ) __releases( V_1 -> V_20 ) __acquires( V_1 -> V_20 )\r\n{\r\nT_2 * V_14 , * V_21 ;\r\nstruct V_5 V_22 ;\r\nF_8 ( & V_22 ) ;\r\nF_9 (elem, next, &mru->reap_list, list_node) {\r\nF_10 ( & V_1 -> V_23 , V_14 -> V_24 ) ;\r\nF_11 ( & V_14 -> V_19 , & V_22 ) ;\r\n}\r\nF_12 ( & V_1 -> V_20 ) ;\r\nF_9 (elem, next, &tmp, list_node) {\r\nF_13 ( & V_14 -> V_19 ) ;\r\nV_1 -> V_25 ( V_14 -> V_24 , V_14 -> V_26 ) ;\r\nF_14 ( V_27 , V_14 ) ;\r\n}\r\nF_15 ( & V_1 -> V_20 ) ;\r\n}\r\nSTATIC void\r\nF_16 (\r\nstruct V_28 * V_18 )\r\n{\r\nT_1 * V_1 = F_17 ( V_18 , T_1 , V_18 . V_18 ) ;\r\nunsigned long V_2 , V_21 ;\r\nASSERT ( V_1 && V_1 -> V_10 ) ;\r\nif ( ! V_1 || ! V_1 -> V_10 )\r\nreturn;\r\nF_15 ( & V_1 -> V_20 ) ;\r\nV_21 = F_1 ( V_1 , V_15 ) ;\r\nF_7 ( V_1 ) ;\r\nV_1 -> V_16 = V_21 ;\r\nif ( ( V_1 -> V_16 > 0 ) ) {\r\nV_2 = V_15 ;\r\nif ( V_21 <= V_2 )\r\nV_21 = 0 ;\r\nelse\r\nV_21 -= V_2 ;\r\nF_5 ( V_17 , & V_1 -> V_18 , V_21 ) ;\r\n}\r\nF_12 ( & V_1 -> V_20 ) ;\r\n}\r\nint\r\nF_18 ( void )\r\n{\r\nV_27 = F_19 ( sizeof( T_2 ) ,\r\nL_1 ) ;\r\nif ( ! V_27 )\r\ngoto V_29;\r\nV_17 = F_20 ( L_2 , V_30 , 1 ) ;\r\nif ( ! V_17 )\r\ngoto V_31;\r\nreturn 0 ;\r\nV_31:\r\nF_21 ( V_27 ) ;\r\nV_29:\r\nreturn - V_32 ;\r\n}\r\nvoid\r\nF_22 ( void )\r\n{\r\nF_23 ( V_17 ) ;\r\nF_21 ( V_27 ) ;\r\n}\r\nint\r\nF_24 (\r\nT_1 * * V_33 ,\r\nunsigned int V_34 ,\r\nunsigned int V_8 ,\r\nT_3 V_25 )\r\n{\r\nT_1 * V_1 = NULL ;\r\nint V_35 = 0 , V_3 ;\r\nunsigned int V_9 ;\r\nif ( V_33 )\r\n* V_33 = NULL ;\r\nif ( ! V_33 || ! V_8 || ! V_34 || ! V_25 )\r\nreturn V_36 ;\r\nif ( ! ( V_9 = F_25 ( V_34 ) / V_8 ) )\r\nreturn V_36 ;\r\nif ( ! ( V_1 = F_26 ( sizeof( * V_1 ) , V_37 ) ) )\r\nreturn V_32 ;\r\nV_1 -> V_8 = V_8 + 1 ;\r\nV_1 -> V_10 = F_26 ( V_1 -> V_8 * sizeof( * V_1 -> V_10 ) , V_37 ) ;\r\nif ( ! V_1 -> V_10 ) {\r\nV_35 = V_32 ;\r\ngoto exit;\r\n}\r\nfor ( V_3 = 0 ; V_3 < V_1 -> V_8 ; V_3 ++ )\r\nF_8 ( V_1 -> V_10 + V_3 ) ;\r\nF_27 ( & V_1 -> V_23 , V_38 ) ;\r\nF_8 ( & V_1 -> V_12 ) ;\r\nF_28 ( & V_1 -> V_20 ) ;\r\nF_29 ( & V_1 -> V_18 , F_16 ) ;\r\nV_1 -> V_9 = V_9 ;\r\nV_1 -> V_25 = V_25 ;\r\n* V_33 = V_1 ;\r\nexit:\r\nif ( V_35 && V_1 && V_1 -> V_10 )\r\nF_30 ( V_1 -> V_10 ) ;\r\nif ( V_35 && V_1 )\r\nF_30 ( V_1 ) ;\r\nreturn V_35 ;\r\n}\r\nstatic void\r\nF_31 (\r\nT_1 * V_1 )\r\n{\r\nif ( ! V_1 || ! V_1 -> V_10 )\r\nreturn;\r\nF_15 ( & V_1 -> V_20 ) ;\r\nif ( V_1 -> V_16 ) {\r\nF_12 ( & V_1 -> V_20 ) ;\r\nF_32 ( & V_1 -> V_18 ) ;\r\nF_15 ( & V_1 -> V_20 ) ;\r\n}\r\nF_1 ( V_1 , V_15 + V_1 -> V_8 * V_1 -> V_9 ) ;\r\nF_7 ( V_1 ) ;\r\nF_12 ( & V_1 -> V_20 ) ;\r\n}\r\nvoid\r\nF_33 (\r\nT_1 * V_1 )\r\n{\r\nif ( ! V_1 || ! V_1 -> V_10 )\r\nreturn;\r\nF_31 ( V_1 ) ;\r\nF_30 ( V_1 -> V_10 ) ;\r\nF_30 ( V_1 ) ;\r\n}\r\nint\r\nF_34 (\r\nT_1 * V_1 ,\r\nunsigned long V_24 ,\r\nvoid * V_26 )\r\n{\r\nT_2 * V_14 ;\r\nASSERT ( V_1 && V_1 -> V_10 ) ;\r\nif ( ! V_1 || ! V_1 -> V_10 )\r\nreturn V_36 ;\r\nV_14 = F_35 ( V_27 , V_37 ) ;\r\nif ( ! V_14 )\r\nreturn V_32 ;\r\nif ( F_36 ( V_39 ) ) {\r\nF_14 ( V_27 , V_14 ) ;\r\nreturn V_32 ;\r\n}\r\nF_8 ( & V_14 -> V_19 ) ;\r\nV_14 -> V_24 = V_24 ;\r\nV_14 -> V_26 = V_26 ;\r\nF_15 ( & V_1 -> V_20 ) ;\r\nF_37 ( & V_1 -> V_23 , V_24 , V_14 ) ;\r\nF_38 () ;\r\nF_4 ( V_1 , V_14 ) ;\r\nF_12 ( & V_1 -> V_20 ) ;\r\nreturn 0 ;\r\n}\r\nvoid *\r\nF_39 (\r\nT_1 * V_1 ,\r\nunsigned long V_24 )\r\n{\r\nT_2 * V_14 ;\r\nvoid * V_26 = NULL ;\r\nASSERT ( V_1 && V_1 -> V_10 ) ;\r\nif ( ! V_1 || ! V_1 -> V_10 )\r\nreturn NULL ;\r\nF_15 ( & V_1 -> V_20 ) ;\r\nV_14 = F_10 ( & V_1 -> V_23 , V_24 ) ;\r\nif ( V_14 ) {\r\nV_26 = V_14 -> V_26 ;\r\nF_40 ( & V_14 -> V_19 ) ;\r\n}\r\nF_12 ( & V_1 -> V_20 ) ;\r\nif ( V_14 )\r\nF_14 ( V_27 , V_14 ) ;\r\nreturn V_26 ;\r\n}\r\nvoid\r\nF_41 (\r\nT_1 * V_1 ,\r\nunsigned long V_24 )\r\n{\r\nvoid * V_26 = F_39 ( V_1 , V_24 ) ;\r\nif ( V_26 )\r\nV_1 -> V_25 ( V_24 , V_26 ) ;\r\n}\r\nvoid *\r\nF_42 (\r\nT_1 * V_1 ,\r\nunsigned long V_24 )\r\n{\r\nT_2 * V_14 ;\r\nASSERT ( V_1 && V_1 -> V_10 ) ;\r\nif ( ! V_1 || ! V_1 -> V_10 )\r\nreturn NULL ;\r\nF_15 ( & V_1 -> V_20 ) ;\r\nV_14 = F_43 ( & V_1 -> V_23 , V_24 ) ;\r\nif ( V_14 ) {\r\nF_40 ( & V_14 -> V_19 ) ;\r\nF_4 ( V_1 , V_14 ) ;\r\nF_44 ( V_40 ) ;\r\n} else\r\nF_12 ( & V_1 -> V_20 ) ;\r\nreturn V_14 ? V_14 -> V_26 : NULL ;\r\n}\r\nvoid\r\nF_45 (\r\nT_1 * V_1 ) __releases( V_1 -> V_20 )\r\n{\r\nF_12 ( & V_1 -> V_20 ) ;\r\n}
