<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module Instance :: config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_ok_mod_pulse.i_edma_toggle_detect</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.colResizable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  westLayout = $('div.ui-layout-west').layout({
    north__paneSelector: ".ui-layout-west-inner-north",
    center__paneSelector: ".ui-layout-west-inner-center", 
    north__size: 100,
    spacing_open: 4,
    spacing_closed: 4
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
  $("table").colResizable({    liveDrag:true,
    fixed:false,
    draggingClass:"dragging"
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>
</div>
<div class="ui-layout-west">
<div class="ui-layout-west-inner-center">
<div name='inst_tag_164354'>
<a name="inst_tag_164354"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_164354" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_ok_mod_pulse.i_edma_toggle_detect</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.19</td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164354_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1302_1.html#inst_tag_164354_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164354_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.19</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod641_0.html#inst_tag_95086" >i_edma_sync_toggle_detect_rx_ok_mod_pulse</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164355'>
<a name="inst_tag_164355"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_164355" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_ptp.i_edma_toggle_detect</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 69.70</td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164355_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1302_1.html#inst_tag_164355_Toggle" >  9.09</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164355_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 69.70</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  9.09</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  9.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  9.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod641_0.html#inst_tag_95087" >i_edma_sync_toggle_detect_rx_ptp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164356'>
<a name="inst_tag_164356"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_164356" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_ptp.i_edma_toggle_detect</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 69.70</td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164356_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1302_1.html#inst_tag_164356_Toggle" >  9.09</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164356_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 69.70</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  9.09</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  9.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  9.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod641_0.html#inst_tag_95088" >i_edma_sync_toggle_detect_tx_ptp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164357'>
<a name="inst_tag_164357"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_164357" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_wol.i_edma_toggle_detect</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.19</td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164357_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1302_1.html#inst_tag_164357_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164357_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.19</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod641_0.html#inst_tag_95089" >i_edma_sync_toggle_detect_wol</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164358'>
<a name="inst_tag_164358"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_164358" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_rx_dma_pkt_flushed.i_edma_toggle_detect</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.19</td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164358_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1302_1.html#inst_tag_164358_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164358_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.19</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod641_0.html#inst_tag_95090" >gen_rx_pkt_buffer.i_edma_sync_toggle_detect_rx_dma_pkt_flushed</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164359'>
<a name="inst_tag_164359"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_164359" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_frame_flushed.i_edma_toggle_detect</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.19</td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164359_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1302_1.html#inst_tag_164359_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164359_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.19</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod641_0.html#inst_tag_95091" >gen_rx_pkt_buffer.i_edma_sync_toggle_detect_frame_flushed</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164360'>
<a name="inst_tag_164360"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_164360" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_rx_pbuf_overflow.i_edma_toggle_detect</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.19</td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164360_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1302_1.html#inst_tag_164360_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164360_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.19</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod641_0.html#inst_tag_95092" >gen_rx_pkt_buffer.i_edma_sync_toggle_detect_rx_pbuf_overflow</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164361'>
<a name="inst_tag_164361"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_164361" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_axi.i_edma_sync_toggle_detect_disable.i_edma_toggle_detect</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 70.59</td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164361_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1302_1.html#inst_tag_164361_Toggle" > 11.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164361_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 70.59</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 11.76</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 11.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 11.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod641_0.html#inst_tag_95093" >gen_axi.i_edma_sync_toggle_detect_disable</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164362'>
<a name="inst_tag_164362"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_164362" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_ok_pbuf_dma.i_edma_sync_toggle_rx_dma_stable_pulse.i_edma_toggle_detect</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 44.44</td>
<td class="s8 cl rt"><a href="mod1302_1.html#inst_tag_164362_Line" > 83.33</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1302_1.html#inst_tag_164362_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1302_1.html#inst_tag_164362_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 44.44</td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod641_0.html#inst_tag_95094" >gen_rx_ok_pbuf_dma.i_edma_sync_toggle_rx_dma_stable_pulse</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164363'>
<a name="inst_tag_164363"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_164363" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tsu_specific.i_edma_sync_toggle_detect_tsu_timer_cmp_val.i_edma_toggle_detect</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.19</td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164363_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1302_1.html#inst_tag_164363_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164363_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.19</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod641_0.html#inst_tag_95095" >gen_tsu_specific.i_edma_sync_toggle_detect_tsu_timer_cmp_val</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164364'>
<a name="inst_tag_164364"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_164364" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_tx_dpram_fill_lvl_pclk.i_tog_det_dest</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164364_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164364_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164364_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 73.73</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.19</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod735.html#inst_tag_102864" >gen_tx_pkt_buffer.i_sync_tx_dpram_fill_lvl_pclk</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164365'>
<a name="inst_tag_164365"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_164365" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_rx_dpram_fill_lvl_pclk.i_tog_det_dest</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.19</td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164365_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1302_1.html#inst_tag_164365_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164365_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.19</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 40.02</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.39</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod735.html#inst_tag_102865" >gen_tx_pkt_buffer.i_sync_rx_dpram_fill_lvl_pclk</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164366'>
<a name="inst_tag_164366"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_164366" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_full_pkt_read.i_edma_toggle_detect</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.81</td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164366_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1302_1.html#inst_tag_164366_Toggle" > 21.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164366_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.81</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod641_0.html#inst_tag_95096" >i_edma_sync_full_pkt_read</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164367'>
<a name="inst_tag_164367"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_164367" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_part_pkt_read.i_edma_toggle_detect</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.81</td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164367_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1302_1.html#inst_tag_164367_Toggle" > 21.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164367_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.81</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod641_0.html#inst_tag_95097" >i_edma_sync_part_pkt_read</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164368'>
<a name="inst_tag_164368"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_164368" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_toggle_detect_underflow_tog.i_edma_toggle_detect</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.81</td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164368_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1302_1.html#inst_tag_164368_Toggle" > 21.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164368_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.81</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod641_0.html#inst_tag_95098" >i_edma_sync_toggle_detect_underflow_tog</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164369'>
<a name="inst_tag_164369"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_164369" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.gen_pkt_xfers[0].i_edma_toggle_detect</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.81</td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164369_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1302_1.html#inst_tag_164369_Toggle" > 21.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164369_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.81</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 18.10</td>
<td class="s4 cl rt"> 45.33</td>
<td class="s1 cl rt"> 13.13</td>
<td class="s0 cl rt">  0.05</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 32.00</td>
<td class="wht cl rt"></td>
<td><a href="mod822.html#inst_tag_109138" >i_edma_pbuf_axi_tx_wr</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164370'>
<a name="inst_tag_164370"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_164370" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_edma_sync_toggle_detect_underflow_tog.i_edma_toggle_detect</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 44.44</td>
<td class="s8 cl rt"><a href="mod1302_1.html#inst_tag_164370_Line" > 83.33</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1302_1.html#inst_tag_164370_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1302_1.html#inst_tag_164370_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 44.44</td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod641_0.html#inst_tag_95099" >i_edma_sync_toggle_detect_underflow_tog</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164371'>
<a name="inst_tag_164371"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_164371" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_edma_toggle_detect1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 44.44</td>
<td class="s8 cl rt"><a href="mod1302_1.html#inst_tag_164371_Line" > 83.33</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1302_1.html#inst_tag_164371_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1302_1.html#inst_tag_164371_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 44.44</td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 17.08</td>
<td class="s4 cl rt"> 42.95</td>
<td class="s1 cl rt"> 19.44</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 23.01</td>
<td class="wht cl rt"></td>
<td><a href="mod979.html#inst_tag_124428" >i_edma_pbuf_axi_tx_rd</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164372'>
<a name="inst_tag_164372"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_164372" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_edma_toggle_detect2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 44.44</td>
<td class="s8 cl rt"><a href="mod1302_1.html#inst_tag_164372_Line" > 83.33</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1302_1.html#inst_tag_164372_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1302_1.html#inst_tag_164372_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 44.44</td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 17.08</td>
<td class="s4 cl rt"> 42.95</td>
<td class="s1 cl rt"> 19.44</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 23.01</td>
<td class="wht cl rt"></td>
<td><a href="mod979.html#inst_tag_124428" >i_edma_pbuf_axi_tx_rd</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164373'>
<a name="inst_tag_164373"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_164373" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_edma_toggle_detect3</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 44.44</td>
<td class="s8 cl rt"><a href="mod1302_1.html#inst_tag_164373_Line" > 83.33</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1302_1.html#inst_tag_164373_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1302_1.html#inst_tag_164373_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 44.44</td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 17.08</td>
<td class="s4 cl rt"> 42.95</td>
<td class="s1 cl rt"> 19.44</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 23.01</td>
<td class="wht cl rt"></td>
<td><a href="mod979.html#inst_tag_124428" >i_edma_pbuf_axi_tx_rd</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164374'>
<a name="inst_tag_164374"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_164374" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_edma_sync_toggle_detect_pkt_done_tog.i_edma_toggle_detect</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 44.44</td>
<td class="s8 cl rt"><a href="mod1302_1.html#inst_tag_164374_Line" > 83.33</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1302_1.html#inst_tag_164374_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1302_1.html#inst_tag_164374_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 44.44</td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod641_0.html#inst_tag_95100" >i_edma_sync_toggle_detect_pkt_done_tog</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164375'>
<a name="inst_tag_164375"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_164375" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_edma_sync_toggle_detect_pkt_captured.i_edma_toggle_detect</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 44.44</td>
<td class="s8 cl rt"><a href="mod1302_1.html#inst_tag_164375_Line" > 83.33</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1302_1.html#inst_tag_164375_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1302_1.html#inst_tag_164375_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 44.44</td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod641_0.html#inst_tag_95101" >i_edma_sync_toggle_detect_pkt_captured</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164376'>
<a name="inst_tag_164376"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_164376" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_packet_tog.i_edma_toggle_detect</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 70.83</td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164376_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1302_1.html#inst_tag_164376_Toggle" > 12.50</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164376_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 70.83</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.50</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 12.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod641_0.html#inst_tag_95102" >i_edma_sync_toggle_detect_packet_tog</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164377'>
<a name="inst_tag_164377"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_164377" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_dma_addr_or_mask.i_edma_toggle_detect</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.81</td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164377_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1302_1.html#inst_tag_164377_Toggle" > 21.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164377_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.81</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod641_0.html#inst_tag_95103" >i_edma_sync_toggle_detect_dma_addr_or_mask</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164378'>
<a name="inst_tag_164378"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_164378" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_rx_pkt_status_wr_tog.i_edma_toggle_detect</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.81</td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164378_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1302_1.html#inst_tag_164378_Toggle" > 21.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164378_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.81</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod641_0.html#inst_tag_95104" >i_edma_sync_toggle_detect_rx_pkt_status_wr_tog</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164379'>
<a name="inst_tag_164379"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_164379" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_pkt_done_capt_tog.i_edma_toggle_detect</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.81</td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164379_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1302_1.html#inst_tag_164379_Toggle" > 21.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164379_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.81</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod641_0.html#inst_tag_95105" >i_edma_sync_toggle_detect_pkt_done_capt_tog</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164380'>
<a name="inst_tag_164380"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_164380" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_edma_pbuf_axi_fe_tx.i_edma_sync_toggle_detect_trigger_dma_tx_start.i_edma_toggle_detect</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.81</td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164380_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1302_1.html#inst_tag_164380_Toggle" > 21.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164380_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.81</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod641_0.html#inst_tag_95106" >i_edma_sync_toggle_detect_trigger_dma_tx_start</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164381'>
<a name="inst_tag_164381"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_164381" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_new_receive_q_ptr.i_edma_toggle_detect</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.81</td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164381_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1302_1.html#inst_tag_164381_Toggle" > 21.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164381_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.81</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod641_0.html#inst_tag_95107" >i_edma_sync_toggle_detect_new_receive_q_ptr</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164382'>
<a name="inst_tag_164382"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_164382" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_rx_dma_stat_capt_tog.i_edma_toggle_detect</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.81</td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164382_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1302_1.html#inst_tag_164382_Toggle" > 21.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164382_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.81</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod641_1.html#inst_tag_95108" >i_edma_sync_toggle_detect_rx_dma_stat_capt_tog</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164383'>
<a name="inst_tag_164383"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_164383" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_dma_stat_capt_tog.i_edma_toggle_detect</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.81</td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164383_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1302_1.html#inst_tag_164383_Toggle" > 21.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164383_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.81</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod641_1.html#inst_tag_95109" >i_edma_sync_toggle_detect_tx_dma_stat_capt_tog</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164384'>
<a name="inst_tag_164384"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_164384" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_new_transmit_q_ptr.i_edma_toggle_detect</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.81</td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164384_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1302_1.html#inst_tag_164384_Toggle" > 21.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164384_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.81</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod641_1.html#inst_tag_95110" >i_edma_sync_toggle_detect_new_transmit_q_ptr</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164385'>
<a name="inst_tag_164385"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_164385" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_start_pclk.i_edma_toggle_detect</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.81</td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164385_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1302_1.html#inst_tag_164385_Toggle" > 21.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164385_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.81</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod641_1.html#inst_tag_95111" >i_edma_sync_toggle_detect_tx_start_pclk</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164386'>
<a name="inst_tag_164386"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_164386" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_halt_pclk.i_edma_toggle_detect</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.81</td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164386_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1302_1.html#inst_tag_164386_Toggle" > 21.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164386_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.81</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod641_1.html#inst_tag_95112" >i_edma_sync_toggle_detect_tx_halt_pclk</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164387'>
<a name="inst_tag_164387"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_164387" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.gen_no_resync_rx.i_edma_sync_toggle_detect_flush_rx_pkt_pclk.i_edma_toggle_detect</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.81</td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164387_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1302_1.html#inst_tag_164387_Toggle" > 21.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164387_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.81</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod641_1.html#inst_tag_95113" >gen_no_resync_rx.i_edma_sync_toggle_detect_flush_rx_pkt_pclk</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164388'>
<a name="inst_tag_164388"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_164388" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_edma_sync_toggle_detect_lockup_count_en.i_edma_toggle_detect</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.81</td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164388_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1302_1.html#inst_tag_164388_Toggle" > 21.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1302_1.html#inst_tag_164388_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.81</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod641_1.html#inst_tag_95114" >i_edma_sync_toggle_detect_lockup_count_en</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-west-inner-north">
<a href="mod1302.html" >Go back</a><br clear=all>
<span class=titlename>Module Instances:</span>
<br clear=all>
<a href="#inst_tag_164354"  onclick="showContent('inst_tag_164354')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_ok_mod_pulse.i_edma_toggle_detect</a><br>
<a href="#inst_tag_164355"  onclick="showContent('inst_tag_164355')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_ptp.i_edma_toggle_detect</a><br>
<a href="#inst_tag_164356"  onclick="showContent('inst_tag_164356')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_ptp.i_edma_toggle_detect</a><br>
<a href="#inst_tag_164357"  onclick="showContent('inst_tag_164357')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_wol.i_edma_toggle_detect</a><br>
<a href="#inst_tag_164358"  onclick="showContent('inst_tag_164358')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_rx_dma_pkt_flushed.i_edma_toggle_detect</a><br>
<a href="#inst_tag_164359"  onclick="showContent('inst_tag_164359')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_frame_flushed.i_edma_toggle_detect</a><br>
<a href="#inst_tag_164360"  onclick="showContent('inst_tag_164360')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_rx_pbuf_overflow.i_edma_toggle_detect</a><br>
<a href="#inst_tag_164361"  onclick="showContent('inst_tag_164361')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_axi.i_edma_sync_toggle_detect_disable.i_edma_toggle_detect</a><br>
<a href="#inst_tag_164362"  onclick="showContent('inst_tag_164362')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_ok_pbuf_dma.i_edma_sync_toggle_rx_dma_stable_pulse.i_edma_toggle_detect</a><br>
<a href="#inst_tag_164363"  onclick="showContent('inst_tag_164363')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tsu_specific.i_edma_sync_toggle_detect_tsu_timer_cmp_val.i_edma_toggle_detect</a><br>
<a href="#inst_tag_164364"  onclick="showContent('inst_tag_164364')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_tx_dpram_fill_lvl_pclk.i_tog_det_dest</a><br>
<a href="#inst_tag_164365"  onclick="showContent('inst_tag_164365')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_rx_dpram_fill_lvl_pclk.i_tog_det_dest</a><br>
<a href="#inst_tag_164366"  onclick="showContent('inst_tag_164366')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_full_pkt_read.i_edma_toggle_detect</a><br>
<a href="#inst_tag_164367"  onclick="showContent('inst_tag_164367')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_part_pkt_read.i_edma_toggle_detect</a><br>
<a href="#inst_tag_164368"  onclick="showContent('inst_tag_164368')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_toggle_detect_underflow_tog.i_edma_toggle_detect</a><br>
<a href="#inst_tag_164369"  onclick="showContent('inst_tag_164369')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.gen_pkt_xfers[0].i_edma_toggle_detect</a><br>
<a href="#inst_tag_164370"  onclick="showContent('inst_tag_164370')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_edma_sync_toggle_detect_underflow_tog.i_edma_toggle_detect</a><br>
<a href="#inst_tag_164371"  onclick="showContent('inst_tag_164371')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_edma_toggle_detect1</a><br>
<a href="#inst_tag_164372"  onclick="showContent('inst_tag_164372')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_edma_toggle_detect2</a><br>
<a href="#inst_tag_164373"  onclick="showContent('inst_tag_164373')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_edma_toggle_detect3</a><br>
<a href="#inst_tag_164374"  onclick="showContent('inst_tag_164374')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_edma_sync_toggle_detect_pkt_done_tog.i_edma_toggle_detect</a><br>
<a href="#inst_tag_164375"  onclick="showContent('inst_tag_164375')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_edma_sync_toggle_detect_pkt_captured.i_edma_toggle_detect</a><br>
<a href="#inst_tag_164376"  onclick="showContent('inst_tag_164376')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_packet_tog.i_edma_toggle_detect</a><br>
<a href="#inst_tag_164377"  onclick="showContent('inst_tag_164377')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_dma_addr_or_mask.i_edma_toggle_detect</a><br>
<a href="#inst_tag_164378"  onclick="showContent('inst_tag_164378')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_rx_pkt_status_wr_tog.i_edma_toggle_detect</a><br>
<a href="#inst_tag_164379"  onclick="showContent('inst_tag_164379')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_pkt_done_capt_tog.i_edma_toggle_detect</a><br>
<a href="#inst_tag_164380"  onclick="showContent('inst_tag_164380')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_edma_pbuf_axi_fe_tx.i_edma_sync_toggle_detect_trigger_dma_tx_start.i_edma_toggle_detect</a><br>
<a href="#inst_tag_164381"  onclick="showContent('inst_tag_164381')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_new_receive_q_ptr.i_edma_toggle_detect</a><br>
<a href="#inst_tag_164382"  onclick="showContent('inst_tag_164382')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_rx_dma_stat_capt_tog.i_edma_toggle_detect</a><br>
<a href="#inst_tag_164383"  onclick="showContent('inst_tag_164383')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_dma_stat_capt_tog.i_edma_toggle_detect</a><br>
<a href="#inst_tag_164384"  onclick="showContent('inst_tag_164384')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_new_transmit_q_ptr.i_edma_toggle_detect</a><br>
<a href="#inst_tag_164385"  onclick="showContent('inst_tag_164385')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_start_pclk.i_edma_toggle_detect</a><br>
<a href="#inst_tag_164386"  onclick="showContent('inst_tag_164386')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_halt_pclk.i_edma_toggle_detect</a><br>
<a href="#inst_tag_164387"  onclick="showContent('inst_tag_164387')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.gen_no_resync_rx.i_edma_sync_toggle_detect_flush_rx_pkt_pclk.i_edma_toggle_detect</a><br>
<a href="#inst_tag_164388"  onclick="showContent('inst_tag_164388')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_edma_sync_toggle_detect_lockup_count_en.i_edma_toggle_detect</a><br>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='inst_tag_164354'>
<a name="inst_tag_164354_Line"></a>
<b>Line Coverage for Instance : <a href="mod1302_1.html#inst_tag_164354" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_ok_mod_pulse.i_edma_toggle_detect</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
76                         always @(posedge clk or negedge reset_n)
77         1/1                if (~reset_n)
78         1/1                   din_reg &lt;= {DIN_W{RESET_STATE}};
79                            else
80         1/1                   din_reg &lt;= din;
81                      
82                      
83                         //-----------------------------------------------------------------------
84                         // Generate the outputs.
85                         // Synthesis will strip out the unused options
86                      
87                         always @(*) begin
88         1/1                rise_edge = ~din_reg &amp;  din;
89         1/1                fall_edge =  din_reg &amp; ~din;
90         1/1                any_edge  =  din_reg ^  din;
</pre>
<hr>
<a name="inst_tag_164354_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1302_1.html#inst_tag_164354" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_ok_mod_pulse.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rise_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fall_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>any_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>din_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164354_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1302_1.html#inst_tag_164354" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_ok_mod_pulse.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77               if (~reset_n)
                 <font color = "green">-1-</font>  
78                  din_reg <= {DIN_W{RESET_STATE}};
           <font color = "green">         ==></font>
79               else
80                  din_reg <= din;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164355'>
<a name="inst_tag_164355_Line"></a>
<b>Line Coverage for Instance : <a href="mod1302_1.html#inst_tag_164355" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_ptp.i_edma_toggle_detect</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
76                         always @(posedge clk or negedge reset_n)
77         1/1                if (~reset_n)
78         1/1                   din_reg &lt;= {DIN_W{RESET_STATE}};
79                            else
80         1/1                   din_reg &lt;= din;
81                      
82                      
83                         //-----------------------------------------------------------------------
84                         // Generate the outputs.
85                         // Synthesis will strip out the unused options
86                      
87                         always @(*) begin
88         1/1                rise_edge = ~din_reg &amp;  din;
89         1/1                fall_edge =  din_reg &amp; ~din;
90         1/1                any_edge  =  din_reg ^  din;
</pre>
<hr>
<a name="inst_tag_164355_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1302_1.html#inst_tag_164355" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_ptp.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">44</td>
<td class="rt">4</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">36</td>
<td class="rt">4</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rise_edge[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fall_edge[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>any_edge[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>din_reg[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164355_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1302_1.html#inst_tag_164355" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_ptp.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77               if (~reset_n)
                 <font color = "green">-1-</font>  
78                  din_reg <= {DIN_W{RESET_STATE}};
           <font color = "green">         ==></font>
79               else
80                  din_reg <= din;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164356'>
<a name="inst_tag_164356_Line"></a>
<b>Line Coverage for Instance : <a href="mod1302_1.html#inst_tag_164356" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_ptp.i_edma_toggle_detect</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
76                         always @(posedge clk or negedge reset_n)
77         1/1                if (~reset_n)
78         1/1                   din_reg &lt;= {DIN_W{RESET_STATE}};
79                            else
80         1/1                   din_reg &lt;= din;
81                      
82                      
83                         //-----------------------------------------------------------------------
84                         // Generate the outputs.
85                         // Synthesis will strip out the unused options
86                      
87                         always @(*) begin
88         1/1                rise_edge = ~din_reg &amp;  din;
89         1/1                fall_edge =  din_reg &amp; ~din;
90         1/1                any_edge  =  din_reg ^  din;
</pre>
<hr>
<a name="inst_tag_164356_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1302_1.html#inst_tag_164356" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_ptp.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">44</td>
<td class="rt">4</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">36</td>
<td class="rt">4</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rise_edge[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fall_edge[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>any_edge[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>din_reg[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164356_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1302_1.html#inst_tag_164356" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_ptp.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77               if (~reset_n)
                 <font color = "green">-1-</font>  
78                  din_reg <= {DIN_W{RESET_STATE}};
           <font color = "green">         ==></font>
79               else
80                  din_reg <= din;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164357'>
<a name="inst_tag_164357_Line"></a>
<b>Line Coverage for Instance : <a href="mod1302_1.html#inst_tag_164357" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_wol.i_edma_toggle_detect</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
76                         always @(posedge clk or negedge reset_n)
77         1/1                if (~reset_n)
78         1/1                   din_reg &lt;= {DIN_W{RESET_STATE}};
79                            else
80         1/1                   din_reg &lt;= din;
81                      
82                      
83                         //-----------------------------------------------------------------------
84                         // Generate the outputs.
85                         // Synthesis will strip out the unused options
86                      
87                         always @(*) begin
88         1/1                rise_edge = ~din_reg &amp;  din;
89         1/1                fall_edge =  din_reg &amp; ~din;
90         1/1                any_edge  =  din_reg ^  din;
</pre>
<hr>
<a name="inst_tag_164357_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1302_1.html#inst_tag_164357" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_wol.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rise_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fall_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>any_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>din_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164357_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1302_1.html#inst_tag_164357" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_wol.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77               if (~reset_n)
                 <font color = "green">-1-</font>  
78                  din_reg <= {DIN_W{RESET_STATE}};
           <font color = "green">         ==></font>
79               else
80                  din_reg <= din;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164358'>
<a name="inst_tag_164358_Line"></a>
<b>Line Coverage for Instance : <a href="mod1302_1.html#inst_tag_164358" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_rx_dma_pkt_flushed.i_edma_toggle_detect</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
76                         always @(posedge clk or negedge reset_n)
77         1/1                if (~reset_n)
78         1/1                   din_reg &lt;= {DIN_W{RESET_STATE}};
79                            else
80         1/1                   din_reg &lt;= din;
81                      
82                      
83                         //-----------------------------------------------------------------------
84                         // Generate the outputs.
85                         // Synthesis will strip out the unused options
86                      
87                         always @(*) begin
88         1/1                rise_edge = ~din_reg &amp;  din;
89         1/1                fall_edge =  din_reg &amp; ~din;
90         1/1                any_edge  =  din_reg ^  din;
</pre>
<hr>
<a name="inst_tag_164358_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1302_1.html#inst_tag_164358" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_rx_dma_pkt_flushed.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rise_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fall_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>any_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>din_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164358_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1302_1.html#inst_tag_164358" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_rx_dma_pkt_flushed.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77               if (~reset_n)
                 <font color = "green">-1-</font>  
78                  din_reg <= {DIN_W{RESET_STATE}};
           <font color = "green">         ==></font>
79               else
80                  din_reg <= din;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164359'>
<a name="inst_tag_164359_Line"></a>
<b>Line Coverage for Instance : <a href="mod1302_1.html#inst_tag_164359" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_frame_flushed.i_edma_toggle_detect</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
76                         always @(posedge clk or negedge reset_n)
77         1/1                if (~reset_n)
78         1/1                   din_reg &lt;= {DIN_W{RESET_STATE}};
79                            else
80         1/1                   din_reg &lt;= din;
81                      
82                      
83                         //-----------------------------------------------------------------------
84                         // Generate the outputs.
85                         // Synthesis will strip out the unused options
86                      
87                         always @(*) begin
88         1/1                rise_edge = ~din_reg &amp;  din;
89         1/1                fall_edge =  din_reg &amp; ~din;
90         1/1                any_edge  =  din_reg ^  din;
</pre>
<hr>
<a name="inst_tag_164359_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1302_1.html#inst_tag_164359" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_frame_flushed.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rise_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fall_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>any_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>din_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164359_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1302_1.html#inst_tag_164359" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_frame_flushed.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77               if (~reset_n)
                 <font color = "green">-1-</font>  
78                  din_reg <= {DIN_W{RESET_STATE}};
           <font color = "green">         ==></font>
79               else
80                  din_reg <= din;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164360'>
<a name="inst_tag_164360_Line"></a>
<b>Line Coverage for Instance : <a href="mod1302_1.html#inst_tag_164360" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_rx_pbuf_overflow.i_edma_toggle_detect</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
76                         always @(posedge clk or negedge reset_n)
77         1/1                if (~reset_n)
78         1/1                   din_reg &lt;= {DIN_W{RESET_STATE}};
79                            else
80         1/1                   din_reg &lt;= din;
81                      
82                      
83                         //-----------------------------------------------------------------------
84                         // Generate the outputs.
85                         // Synthesis will strip out the unused options
86                      
87                         always @(*) begin
88         1/1                rise_edge = ~din_reg &amp;  din;
89         1/1                fall_edge =  din_reg &amp; ~din;
90         1/1                any_edge  =  din_reg ^  din;
</pre>
<hr>
<a name="inst_tag_164360_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1302_1.html#inst_tag_164360" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_rx_pbuf_overflow.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rise_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fall_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>any_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>din_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164360_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1302_1.html#inst_tag_164360" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_rx_pbuf_overflow.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77               if (~reset_n)
                 <font color = "green">-1-</font>  
78                  din_reg <= {DIN_W{RESET_STATE}};
           <font color = "green">         ==></font>
79               else
80                  din_reg <= din;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164361'>
<a name="inst_tag_164361_Line"></a>
<b>Line Coverage for Instance : <a href="mod1302_1.html#inst_tag_164361" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_axi.i_edma_sync_toggle_detect_disable.i_edma_toggle_detect</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
76                         always @(posedge clk or negedge reset_n)
77         1/1                if (~reset_n)
78         1/1                   din_reg &lt;= {DIN_W{RESET_STATE}};
79                            else
80         1/1                   din_reg &lt;= din;
81                      
82                      
83                         //-----------------------------------------------------------------------
84                         // Generate the outputs.
85                         // Synthesis will strip out the unused options
86                      
87                         always @(*) begin
88         1/1                rise_edge = ~din_reg &amp;  din;
89         1/1                fall_edge =  din_reg &amp; ~din;
90         1/1                any_edge  =  din_reg ^  din;
</pre>
<hr>
<a name="inst_tag_164361_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1302_1.html#inst_tag_164361" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_axi.i_edma_sync_toggle_detect_disable.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">34</td>
<td class="rt">4</td>
<td class="rt">11.76 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">17</td>
<td class="rt">2</td>
<td class="rt">11.76 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">17</td>
<td class="rt">2</td>
<td class="rt">11.76 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">4</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">2</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">2</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rise_edge[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fall_edge[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>any_edge[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>din_reg[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164361_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1302_1.html#inst_tag_164361" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_axi.i_edma_sync_toggle_detect_disable.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77               if (~reset_n)
                 <font color = "green">-1-</font>  
78                  din_reg <= {DIN_W{RESET_STATE}};
           <font color = "green">         ==></font>
79               else
80                  din_reg <= din;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164362'>
<a name="inst_tag_164362_Line"></a>
<b>Line Coverage for Instance : <a href="mod1302_1.html#inst_tag_164362" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_ok_pbuf_dma.i_edma_sync_toggle_rx_dma_stable_pulse.i_edma_toggle_detect</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>77</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
76                         always @(posedge clk or negedge reset_n)
77         1/1                if (~reset_n)
78         1/1                   din_reg &lt;= {DIN_W{RESET_STATE}};
79                            else
80         <font color = "red">0/1     ==>           din_reg &lt;= din;</font>
81                      
82                      
83                         //-----------------------------------------------------------------------
84                         // Generate the outputs.
85                         // Synthesis will strip out the unused options
86                      
87                         always @(*) begin
88         1/1                rise_edge = ~din_reg &amp;  din;
89         1/1                fall_edge =  din_reg &amp; ~din;
90         1/1                any_edge  =  din_reg ^  din;
</pre>
<hr>
<a name="inst_tag_164362_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1302_1.html#inst_tag_164362" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_ok_pbuf_dma.i_edma_sync_toggle_rx_dma_stable_pulse.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rise_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fall_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>any_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>din_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164362_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1302_1.html#inst_tag_164362" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_ok_pbuf_dma.i_edma_sync_toggle_rx_dma_stable_pulse.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77               if (~reset_n)
                 <font color = "red">-1-</font>  
78                  din_reg <= {DIN_W{RESET_STATE}};
           <font color = "green">         ==></font>
79               else
80                  din_reg <= din;
           <font color = "red">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164363'>
<a name="inst_tag_164363_Line"></a>
<b>Line Coverage for Instance : <a href="mod1302_1.html#inst_tag_164363" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tsu_specific.i_edma_sync_toggle_detect_tsu_timer_cmp_val.i_edma_toggle_detect</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
76                         always @(posedge clk or negedge reset_n)
77         1/1                if (~reset_n)
78         1/1                   din_reg &lt;= {DIN_W{RESET_STATE}};
79                            else
80         1/1                   din_reg &lt;= din;
81                      
82                      
83                         //-----------------------------------------------------------------------
84                         // Generate the outputs.
85                         // Synthesis will strip out the unused options
86                      
87                         always @(*) begin
88         1/1                rise_edge = ~din_reg &amp;  din;
89         1/1                fall_edge =  din_reg &amp; ~din;
90         1/1                any_edge  =  din_reg ^  din;
</pre>
<hr>
<a name="inst_tag_164363_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1302_1.html#inst_tag_164363" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tsu_specific.i_edma_sync_toggle_detect_tsu_timer_cmp_val.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rise_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fall_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>any_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>din_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164363_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1302_1.html#inst_tag_164363" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tsu_specific.i_edma_sync_toggle_detect_tsu_timer_cmp_val.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77               if (~reset_n)
                 <font color = "green">-1-</font>  
78                  din_reg <= {DIN_W{RESET_STATE}};
           <font color = "green">         ==></font>
79               else
80                  din_reg <= din;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164364'>
<a name="inst_tag_164364_Line"></a>
<b>Line Coverage for Instance : <a href="mod1302_1.html#inst_tag_164364" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_tx_dpram_fill_lvl_pclk.i_tog_det_dest</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
76                         always @(posedge clk or negedge reset_n)
77         1/1                if (~reset_n)
78         1/1                   din_reg &lt;= {DIN_W{RESET_STATE}};
79                            else
80         1/1                   din_reg &lt;= din;
81                      
82                      
83                         //-----------------------------------------------------------------------
84                         // Generate the outputs.
85                         // Synthesis will strip out the unused options
86                      
87                         always @(*) begin
88         1/1                rise_edge = ~din_reg &amp;  din;
89         1/1                fall_edge =  din_reg &amp; ~din;
90         1/1                any_edge  =  din_reg ^  din;
</pre>
<hr>
<a name="inst_tag_164364_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1302_1.html#inst_tag_164364" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_tx_dpram_fill_lvl_pclk.i_tog_det_dest</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rise_edge</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fall_edge</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>any_edge</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>din_reg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164364_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1302_1.html#inst_tag_164364" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_tx_dpram_fill_lvl_pclk.i_tog_det_dest</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77               if (~reset_n)
                 <font color = "green">-1-</font>  
78                  din_reg <= {DIN_W{RESET_STATE}};
           <font color = "green">         ==></font>
79               else
80                  din_reg <= din;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164365'>
<a name="inst_tag_164365_Line"></a>
<b>Line Coverage for Instance : <a href="mod1302_1.html#inst_tag_164365" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_rx_dpram_fill_lvl_pclk.i_tog_det_dest</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
76                         always @(posedge clk or negedge reset_n)
77         1/1                if (~reset_n)
78         1/1                   din_reg &lt;= {DIN_W{RESET_STATE}};
79                            else
80         1/1                   din_reg &lt;= din;
81                      
82                      
83                         //-----------------------------------------------------------------------
84                         // Generate the outputs.
85                         // Synthesis will strip out the unused options
86                      
87                         always @(*) begin
88         1/1                rise_edge = ~din_reg &amp;  din;
89         1/1                fall_edge =  din_reg &amp; ~din;
90         1/1                any_edge  =  din_reg ^  din;
</pre>
<hr>
<a name="inst_tag_164365_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1302_1.html#inst_tag_164365" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_rx_dpram_fill_lvl_pclk.i_tog_det_dest</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rise_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fall_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>any_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>din_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164365_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1302_1.html#inst_tag_164365" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_rx_dpram_fill_lvl_pclk.i_tog_det_dest</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77               if (~reset_n)
                 <font color = "green">-1-</font>  
78                  din_reg <= {DIN_W{RESET_STATE}};
           <font color = "green">         ==></font>
79               else
80                  din_reg <= din;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164366'>
<a name="inst_tag_164366_Line"></a>
<b>Line Coverage for Instance : <a href="mod1302_1.html#inst_tag_164366" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_full_pkt_read.i_edma_toggle_detect</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
76                         always @(posedge clk or negedge reset_n)
77         1/1                if (~reset_n)
78         1/1                   din_reg &lt;= {DIN_W{RESET_STATE}};
79                            else
80         1/1                   din_reg &lt;= din;
81                      
82                      
83                         //-----------------------------------------------------------------------
84                         // Generate the outputs.
85                         // Synthesis will strip out the unused options
86                      
87                         always @(*) begin
88         1/1                rise_edge = ~din_reg &amp;  din;
89         1/1                fall_edge =  din_reg &amp; ~din;
90         1/1                any_edge  =  din_reg ^  din;
</pre>
<hr>
<a name="inst_tag_164366_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1302_1.html#inst_tag_164366" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_full_pkt_read.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">3</td>
<td class="rt">21.43 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">3</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rise_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fall_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>any_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>din_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164366_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1302_1.html#inst_tag_164366" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_full_pkt_read.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77               if (~reset_n)
                 <font color = "green">-1-</font>  
78                  din_reg <= {DIN_W{RESET_STATE}};
           <font color = "green">         ==></font>
79               else
80                  din_reg <= din;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164367'>
<a name="inst_tag_164367_Line"></a>
<b>Line Coverage for Instance : <a href="mod1302_1.html#inst_tag_164367" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_part_pkt_read.i_edma_toggle_detect</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
76                         always @(posedge clk or negedge reset_n)
77         1/1                if (~reset_n)
78         1/1                   din_reg &lt;= {DIN_W{RESET_STATE}};
79                            else
80         1/1                   din_reg &lt;= din;
81                      
82                      
83                         //-----------------------------------------------------------------------
84                         // Generate the outputs.
85                         // Synthesis will strip out the unused options
86                      
87                         always @(*) begin
88         1/1                rise_edge = ~din_reg &amp;  din;
89         1/1                fall_edge =  din_reg &amp; ~din;
90         1/1                any_edge  =  din_reg ^  din;
</pre>
<hr>
<a name="inst_tag_164367_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1302_1.html#inst_tag_164367" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_part_pkt_read.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">3</td>
<td class="rt">21.43 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">3</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rise_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fall_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>any_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>din_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164367_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1302_1.html#inst_tag_164367" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_part_pkt_read.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77               if (~reset_n)
                 <font color = "green">-1-</font>  
78                  din_reg <= {DIN_W{RESET_STATE}};
           <font color = "green">         ==></font>
79               else
80                  din_reg <= din;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164368'>
<a name="inst_tag_164368_Line"></a>
<b>Line Coverage for Instance : <a href="mod1302_1.html#inst_tag_164368" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_toggle_detect_underflow_tog.i_edma_toggle_detect</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
76                         always @(posedge clk or negedge reset_n)
77         1/1                if (~reset_n)
78         1/1                   din_reg &lt;= {DIN_W{RESET_STATE}};
79                            else
80         1/1                   din_reg &lt;= din;
81                      
82                      
83                         //-----------------------------------------------------------------------
84                         // Generate the outputs.
85                         // Synthesis will strip out the unused options
86                      
87                         always @(*) begin
88         1/1                rise_edge = ~din_reg &amp;  din;
89         1/1                fall_edge =  din_reg &amp; ~din;
90         1/1                any_edge  =  din_reg ^  din;
</pre>
<hr>
<a name="inst_tag_164368_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1302_1.html#inst_tag_164368" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_toggle_detect_underflow_tog.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">3</td>
<td class="rt">21.43 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">3</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rise_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fall_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>any_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>din_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164368_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1302_1.html#inst_tag_164368" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_toggle_detect_underflow_tog.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77               if (~reset_n)
                 <font color = "green">-1-</font>  
78                  din_reg <= {DIN_W{RESET_STATE}};
           <font color = "green">         ==></font>
79               else
80                  din_reg <= din;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164369'>
<a name="inst_tag_164369_Line"></a>
<b>Line Coverage for Instance : <a href="mod1302_1.html#inst_tag_164369" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.gen_pkt_xfers[0].i_edma_toggle_detect</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
76                         always @(posedge clk or negedge reset_n)
77         1/1                if (~reset_n)
78         1/1                   din_reg &lt;= {DIN_W{RESET_STATE}};
79                            else
80         1/1                   din_reg &lt;= din;
81                      
82                      
83                         //-----------------------------------------------------------------------
84                         // Generate the outputs.
85                         // Synthesis will strip out the unused options
86                      
87                         always @(*) begin
88         1/1                rise_edge = ~din_reg &amp;  din;
89         1/1                fall_edge =  din_reg &amp; ~din;
90         1/1                any_edge  =  din_reg ^  din;
</pre>
<hr>
<a name="inst_tag_164369_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1302_1.html#inst_tag_164369" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.gen_pkt_xfers[0].i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">3</td>
<td class="rt">21.43 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">3</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rise_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fall_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>any_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>din_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164369_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1302_1.html#inst_tag_164369" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.gen_pkt_xfers[0].i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77               if (~reset_n)
                 <font color = "green">-1-</font>  
78                  din_reg <= {DIN_W{RESET_STATE}};
           <font color = "green">         ==></font>
79               else
80                  din_reg <= din;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164370'>
<a name="inst_tag_164370_Line"></a>
<b>Line Coverage for Instance : <a href="mod1302_1.html#inst_tag_164370" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_edma_sync_toggle_detect_underflow_tog.i_edma_toggle_detect</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>77</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
76                         always @(posedge clk or negedge reset_n)
77         1/1                if (~reset_n)
78         1/1                   din_reg &lt;= {DIN_W{RESET_STATE}};
79                            else
80         <font color = "red">0/1     ==>           din_reg &lt;= din;</font>
81                      
82                      
83                         //-----------------------------------------------------------------------
84                         // Generate the outputs.
85                         // Synthesis will strip out the unused options
86                      
87                         always @(*) begin
88         1/1                rise_edge = ~din_reg &amp;  din;
89         1/1                fall_edge =  din_reg &amp; ~din;
90         1/1                any_edge  =  din_reg ^  din;
</pre>
<hr>
<a name="inst_tag_164370_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1302_1.html#inst_tag_164370" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_edma_sync_toggle_detect_underflow_tog.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rise_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fall_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>any_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>din_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164370_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1302_1.html#inst_tag_164370" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_edma_sync_toggle_detect_underflow_tog.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77               if (~reset_n)
                 <font color = "red">-1-</font>  
78                  din_reg <= {DIN_W{RESET_STATE}};
           <font color = "green">         ==></font>
79               else
80                  din_reg <= din;
           <font color = "red">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164371'>
<a name="inst_tag_164371_Line"></a>
<b>Line Coverage for Instance : <a href="mod1302_1.html#inst_tag_164371" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_edma_toggle_detect1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>77</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
76                         always @(posedge clk or negedge reset_n)
77         1/1                if (~reset_n)
78         1/1                   din_reg &lt;= {DIN_W{RESET_STATE}};
79                            else
80         <font color = "red">0/1     ==>           din_reg &lt;= din;</font>
81                      
82                      
83                         //-----------------------------------------------------------------------
84                         // Generate the outputs.
85                         // Synthesis will strip out the unused options
86                      
87                         always @(*) begin
88         1/1                rise_edge = ~din_reg &amp;  din;
89         1/1                fall_edge =  din_reg &amp; ~din;
90         1/1                any_edge  =  din_reg ^  din;
</pre>
<hr>
<a name="inst_tag_164371_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1302_1.html#inst_tag_164371" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_edma_toggle_detect1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rise_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fall_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>any_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>din_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164371_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1302_1.html#inst_tag_164371" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_edma_toggle_detect1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77               if (~reset_n)
                 <font color = "red">-1-</font>  
78                  din_reg <= {DIN_W{RESET_STATE}};
           <font color = "green">         ==></font>
79               else
80                  din_reg <= din;
           <font color = "red">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164372'>
<a name="inst_tag_164372_Line"></a>
<b>Line Coverage for Instance : <a href="mod1302_1.html#inst_tag_164372" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_edma_toggle_detect2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>77</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
76                         always @(posedge clk or negedge reset_n)
77         1/1                if (~reset_n)
78         1/1                   din_reg &lt;= {DIN_W{RESET_STATE}};
79                            else
80         <font color = "red">0/1     ==>           din_reg &lt;= din;</font>
81                      
82                      
83                         //-----------------------------------------------------------------------
84                         // Generate the outputs.
85                         // Synthesis will strip out the unused options
86                      
87                         always @(*) begin
88         1/1                rise_edge = ~din_reg &amp;  din;
89         1/1                fall_edge =  din_reg &amp; ~din;
90         1/1                any_edge  =  din_reg ^  din;
</pre>
<hr>
<a name="inst_tag_164372_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1302_1.html#inst_tag_164372" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_edma_toggle_detect2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rise_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fall_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>any_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>din_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164372_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1302_1.html#inst_tag_164372" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_edma_toggle_detect2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77               if (~reset_n)
                 <font color = "red">-1-</font>  
78                  din_reg <= {DIN_W{RESET_STATE}};
           <font color = "green">         ==></font>
79               else
80                  din_reg <= din;
           <font color = "red">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164373'>
<a name="inst_tag_164373_Line"></a>
<b>Line Coverage for Instance : <a href="mod1302_1.html#inst_tag_164373" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_edma_toggle_detect3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>77</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
76                         always @(posedge clk or negedge reset_n)
77         1/1                if (~reset_n)
78         1/1                   din_reg &lt;= {DIN_W{RESET_STATE}};
79                            else
80         <font color = "red">0/1     ==>           din_reg &lt;= din;</font>
81                      
82                      
83                         //-----------------------------------------------------------------------
84                         // Generate the outputs.
85                         // Synthesis will strip out the unused options
86                      
87                         always @(*) begin
88         1/1                rise_edge = ~din_reg &amp;  din;
89         1/1                fall_edge =  din_reg &amp; ~din;
90         1/1                any_edge  =  din_reg ^  din;
</pre>
<hr>
<a name="inst_tag_164373_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1302_1.html#inst_tag_164373" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_edma_toggle_detect3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rise_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fall_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>any_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>din_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164373_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1302_1.html#inst_tag_164373" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_edma_toggle_detect3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77               if (~reset_n)
                 <font color = "red">-1-</font>  
78                  din_reg <= {DIN_W{RESET_STATE}};
           <font color = "green">         ==></font>
79               else
80                  din_reg <= din;
           <font color = "red">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164374'>
<a name="inst_tag_164374_Line"></a>
<b>Line Coverage for Instance : <a href="mod1302_1.html#inst_tag_164374" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_edma_sync_toggle_detect_pkt_done_tog.i_edma_toggle_detect</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>77</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
76                         always @(posedge clk or negedge reset_n)
77         1/1                if (~reset_n)
78         1/1                   din_reg &lt;= {DIN_W{RESET_STATE}};
79                            else
80         <font color = "red">0/1     ==>           din_reg &lt;= din;</font>
81                      
82                      
83                         //-----------------------------------------------------------------------
84                         // Generate the outputs.
85                         // Synthesis will strip out the unused options
86                      
87                         always @(*) begin
88         1/1                rise_edge = ~din_reg &amp;  din;
89         1/1                fall_edge =  din_reg &amp; ~din;
90         1/1                any_edge  =  din_reg ^  din;
</pre>
<hr>
<a name="inst_tag_164374_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1302_1.html#inst_tag_164374" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_edma_sync_toggle_detect_pkt_done_tog.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rise_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fall_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>any_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>din_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164374_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1302_1.html#inst_tag_164374" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_edma_sync_toggle_detect_pkt_done_tog.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77               if (~reset_n)
                 <font color = "red">-1-</font>  
78                  din_reg <= {DIN_W{RESET_STATE}};
           <font color = "green">         ==></font>
79               else
80                  din_reg <= din;
           <font color = "red">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164375'>
<a name="inst_tag_164375_Line"></a>
<b>Line Coverage for Instance : <a href="mod1302_1.html#inst_tag_164375" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_edma_sync_toggle_detect_pkt_captured.i_edma_toggle_detect</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>77</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
76                         always @(posedge clk or negedge reset_n)
77         1/1                if (~reset_n)
78         1/1                   din_reg &lt;= {DIN_W{RESET_STATE}};
79                            else
80         <font color = "red">0/1     ==>           din_reg &lt;= din;</font>
81                      
82                      
83                         //-----------------------------------------------------------------------
84                         // Generate the outputs.
85                         // Synthesis will strip out the unused options
86                      
87                         always @(*) begin
88         1/1                rise_edge = ~din_reg &amp;  din;
89         1/1                fall_edge =  din_reg &amp; ~din;
90         1/1                any_edge  =  din_reg ^  din;
</pre>
<hr>
<a name="inst_tag_164375_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1302_1.html#inst_tag_164375" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_edma_sync_toggle_detect_pkt_captured.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rise_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fall_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>any_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>din_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164375_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1302_1.html#inst_tag_164375" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_edma_sync_toggle_detect_pkt_captured.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77               if (~reset_n)
                 <font color = "red">-1-</font>  
78                  din_reg <= {DIN_W{RESET_STATE}};
           <font color = "green">         ==></font>
79               else
80                  din_reg <= din;
           <font color = "red">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164376'>
<a name="inst_tag_164376_Line"></a>
<b>Line Coverage for Instance : <a href="mod1302_1.html#inst_tag_164376" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_packet_tog.i_edma_toggle_detect</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
76                         always @(posedge clk or negedge reset_n)
77         1/1                if (~reset_n)
78         1/1                   din_reg &lt;= {DIN_W{RESET_STATE}};
79                            else
80         1/1                   din_reg &lt;= din;
81                      
82                      
83                         //-----------------------------------------------------------------------
84                         // Generate the outputs.
85                         // Synthesis will strip out the unused options
86                      
87                         always @(*) begin
88         1/1                rise_edge = ~din_reg &amp;  din;
89         1/1                fall_edge =  din_reg &amp; ~din;
90         1/1                any_edge  =  din_reg ^  din;
</pre>
<hr>
<a name="inst_tag_164376_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1302_1.html#inst_tag_164376" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_packet_tog.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">24</td>
<td class="rt">3</td>
<td class="rt">12.50 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">12</td>
<td class="rt">1</td>
<td class="rt">8.33  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">20</td>
<td class="rt">3</td>
<td class="rt">15.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">10</td>
<td class="rt">2</td>
<td class="rt">20.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">10</td>
<td class="rt">1</td>
<td class="rt">10.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rise_edge[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fall_edge[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>any_edge[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>din_reg[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164376_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1302_1.html#inst_tag_164376" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_packet_tog.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77               if (~reset_n)
                 <font color = "green">-1-</font>  
78                  din_reg <= {DIN_W{RESET_STATE}};
           <font color = "green">         ==></font>
79               else
80                  din_reg <= din;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164377'>
<a name="inst_tag_164377_Line"></a>
<b>Line Coverage for Instance : <a href="mod1302_1.html#inst_tag_164377" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_dma_addr_or_mask.i_edma_toggle_detect</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
76                         always @(posedge clk or negedge reset_n)
77         1/1                if (~reset_n)
78         1/1                   din_reg &lt;= {DIN_W{RESET_STATE}};
79                            else
80         1/1                   din_reg &lt;= din;
81                      
82                      
83                         //-----------------------------------------------------------------------
84                         // Generate the outputs.
85                         // Synthesis will strip out the unused options
86                      
87                         always @(*) begin
88         1/1                rise_edge = ~din_reg &amp;  din;
89         1/1                fall_edge =  din_reg &amp; ~din;
90         1/1                any_edge  =  din_reg ^  din;
</pre>
<hr>
<a name="inst_tag_164377_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1302_1.html#inst_tag_164377" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_dma_addr_or_mask.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">3</td>
<td class="rt">21.43 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">3</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rise_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fall_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>any_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>din_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164377_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1302_1.html#inst_tag_164377" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_dma_addr_or_mask.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77               if (~reset_n)
                 <font color = "green">-1-</font>  
78                  din_reg <= {DIN_W{RESET_STATE}};
           <font color = "green">         ==></font>
79               else
80                  din_reg <= din;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164378'>
<a name="inst_tag_164378_Line"></a>
<b>Line Coverage for Instance : <a href="mod1302_1.html#inst_tag_164378" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_rx_pkt_status_wr_tog.i_edma_toggle_detect</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
76                         always @(posedge clk or negedge reset_n)
77         1/1                if (~reset_n)
78         1/1                   din_reg &lt;= {DIN_W{RESET_STATE}};
79                            else
80         1/1                   din_reg &lt;= din;
81                      
82                      
83                         //-----------------------------------------------------------------------
84                         // Generate the outputs.
85                         // Synthesis will strip out the unused options
86                      
87                         always @(*) begin
88         1/1                rise_edge = ~din_reg &amp;  din;
89         1/1                fall_edge =  din_reg &amp; ~din;
90         1/1                any_edge  =  din_reg ^  din;
</pre>
<hr>
<a name="inst_tag_164378_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1302_1.html#inst_tag_164378" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_rx_pkt_status_wr_tog.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">3</td>
<td class="rt">21.43 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">3</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rise_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fall_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>any_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>din_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164378_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1302_1.html#inst_tag_164378" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_rx_pkt_status_wr_tog.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77               if (~reset_n)
                 <font color = "green">-1-</font>  
78                  din_reg <= {DIN_W{RESET_STATE}};
           <font color = "green">         ==></font>
79               else
80                  din_reg <= din;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164379'>
<a name="inst_tag_164379_Line"></a>
<b>Line Coverage for Instance : <a href="mod1302_1.html#inst_tag_164379" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_pkt_done_capt_tog.i_edma_toggle_detect</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
76                         always @(posedge clk or negedge reset_n)
77         1/1                if (~reset_n)
78         1/1                   din_reg &lt;= {DIN_W{RESET_STATE}};
79                            else
80         1/1                   din_reg &lt;= din;
81                      
82                      
83                         //-----------------------------------------------------------------------
84                         // Generate the outputs.
85                         // Synthesis will strip out the unused options
86                      
87                         always @(*) begin
88         1/1                rise_edge = ~din_reg &amp;  din;
89         1/1                fall_edge =  din_reg &amp; ~din;
90         1/1                any_edge  =  din_reg ^  din;
</pre>
<hr>
<a name="inst_tag_164379_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1302_1.html#inst_tag_164379" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_pkt_done_capt_tog.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">3</td>
<td class="rt">21.43 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">3</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rise_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fall_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>any_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>din_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164379_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1302_1.html#inst_tag_164379" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_pkt_done_capt_tog.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77               if (~reset_n)
                 <font color = "green">-1-</font>  
78                  din_reg <= {DIN_W{RESET_STATE}};
           <font color = "green">         ==></font>
79               else
80                  din_reg <= din;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164380'>
<a name="inst_tag_164380_Line"></a>
<b>Line Coverage for Instance : <a href="mod1302_1.html#inst_tag_164380" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_edma_pbuf_axi_fe_tx.i_edma_sync_toggle_detect_trigger_dma_tx_start.i_edma_toggle_detect</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
76                         always @(posedge clk or negedge reset_n)
77         1/1                if (~reset_n)
78         1/1                   din_reg &lt;= {DIN_W{RESET_STATE}};
79                            else
80         1/1                   din_reg &lt;= din;
81                      
82                      
83                         //-----------------------------------------------------------------------
84                         // Generate the outputs.
85                         // Synthesis will strip out the unused options
86                      
87                         always @(*) begin
88         1/1                rise_edge = ~din_reg &amp;  din;
89         1/1                fall_edge =  din_reg &amp; ~din;
90         1/1                any_edge  =  din_reg ^  din;
</pre>
<hr>
<a name="inst_tag_164380_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1302_1.html#inst_tag_164380" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_edma_pbuf_axi_fe_tx.i_edma_sync_toggle_detect_trigger_dma_tx_start.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">3</td>
<td class="rt">21.43 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">3</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rise_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fall_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>any_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>din_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164380_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1302_1.html#inst_tag_164380" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_edma_pbuf_axi_fe_tx.i_edma_sync_toggle_detect_trigger_dma_tx_start.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77               if (~reset_n)
                 <font color = "green">-1-</font>  
78                  din_reg <= {DIN_W{RESET_STATE}};
           <font color = "green">         ==></font>
79               else
80                  din_reg <= din;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164381'>
<a name="inst_tag_164381_Line"></a>
<b>Line Coverage for Instance : <a href="mod1302_1.html#inst_tag_164381" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_new_receive_q_ptr.i_edma_toggle_detect</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
76                         always @(posedge clk or negedge reset_n)
77         1/1                if (~reset_n)
78         1/1                   din_reg &lt;= {DIN_W{RESET_STATE}};
79                            else
80         1/1                   din_reg &lt;= din;
81                      
82                      
83                         //-----------------------------------------------------------------------
84                         // Generate the outputs.
85                         // Synthesis will strip out the unused options
86                      
87                         always @(*) begin
88         1/1                rise_edge = ~din_reg &amp;  din;
89         1/1                fall_edge =  din_reg &amp; ~din;
90         1/1                any_edge  =  din_reg ^  din;
</pre>
<hr>
<a name="inst_tag_164381_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1302_1.html#inst_tag_164381" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_new_receive_q_ptr.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">3</td>
<td class="rt">21.43 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">3</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rise_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fall_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>any_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>din_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164381_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1302_1.html#inst_tag_164381" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_new_receive_q_ptr.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77               if (~reset_n)
                 <font color = "green">-1-</font>  
78                  din_reg <= {DIN_W{RESET_STATE}};
           <font color = "green">         ==></font>
79               else
80                  din_reg <= din;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164382'>
<a name="inst_tag_164382_Line"></a>
<b>Line Coverage for Instance : <a href="mod1302_1.html#inst_tag_164382" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_rx_dma_stat_capt_tog.i_edma_toggle_detect</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
76                         always @(posedge clk or negedge reset_n)
77         1/1                if (~reset_n)
78         1/1                   din_reg &lt;= {DIN_W{RESET_STATE}};
79                            else
80         1/1                   din_reg &lt;= din;
81                      
82                      
83                         //-----------------------------------------------------------------------
84                         // Generate the outputs.
85                         // Synthesis will strip out the unused options
86                      
87                         always @(*) begin
88         1/1                rise_edge = ~din_reg &amp;  din;
89         1/1                fall_edge =  din_reg &amp; ~din;
90         1/1                any_edge  =  din_reg ^  din;
</pre>
<hr>
<a name="inst_tag_164382_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1302_1.html#inst_tag_164382" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_rx_dma_stat_capt_tog.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">3</td>
<td class="rt">21.43 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">3</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rise_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fall_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>any_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>din_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164382_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1302_1.html#inst_tag_164382" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_rx_dma_stat_capt_tog.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77               if (~reset_n)
                 <font color = "green">-1-</font>  
78                  din_reg <= {DIN_W{RESET_STATE}};
           <font color = "green">         ==></font>
79               else
80                  din_reg <= din;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164383'>
<a name="inst_tag_164383_Line"></a>
<b>Line Coverage for Instance : <a href="mod1302_1.html#inst_tag_164383" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_dma_stat_capt_tog.i_edma_toggle_detect</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
76                         always @(posedge clk or negedge reset_n)
77         1/1                if (~reset_n)
78         1/1                   din_reg &lt;= {DIN_W{RESET_STATE}};
79                            else
80         1/1                   din_reg &lt;= din;
81                      
82                      
83                         //-----------------------------------------------------------------------
84                         // Generate the outputs.
85                         // Synthesis will strip out the unused options
86                      
87                         always @(*) begin
88         1/1                rise_edge = ~din_reg &amp;  din;
89         1/1                fall_edge =  din_reg &amp; ~din;
90         1/1                any_edge  =  din_reg ^  din;
</pre>
<hr>
<a name="inst_tag_164383_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1302_1.html#inst_tag_164383" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_dma_stat_capt_tog.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">3</td>
<td class="rt">21.43 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">3</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rise_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fall_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>any_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>din_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164383_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1302_1.html#inst_tag_164383" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_dma_stat_capt_tog.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77               if (~reset_n)
                 <font color = "green">-1-</font>  
78                  din_reg <= {DIN_W{RESET_STATE}};
           <font color = "green">         ==></font>
79               else
80                  din_reg <= din;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164384'>
<a name="inst_tag_164384_Line"></a>
<b>Line Coverage for Instance : <a href="mod1302_1.html#inst_tag_164384" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_new_transmit_q_ptr.i_edma_toggle_detect</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
76                         always @(posedge clk or negedge reset_n)
77         1/1                if (~reset_n)
78         1/1                   din_reg &lt;= {DIN_W{RESET_STATE}};
79                            else
80         1/1                   din_reg &lt;= din;
81                      
82                      
83                         //-----------------------------------------------------------------------
84                         // Generate the outputs.
85                         // Synthesis will strip out the unused options
86                      
87                         always @(*) begin
88         1/1                rise_edge = ~din_reg &amp;  din;
89         1/1                fall_edge =  din_reg &amp; ~din;
90         1/1                any_edge  =  din_reg ^  din;
</pre>
<hr>
<a name="inst_tag_164384_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1302_1.html#inst_tag_164384" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_new_transmit_q_ptr.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">3</td>
<td class="rt">21.43 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">3</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rise_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fall_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>any_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>din_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164384_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1302_1.html#inst_tag_164384" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_new_transmit_q_ptr.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77               if (~reset_n)
                 <font color = "green">-1-</font>  
78                  din_reg <= {DIN_W{RESET_STATE}};
           <font color = "green">         ==></font>
79               else
80                  din_reg <= din;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164385'>
<a name="inst_tag_164385_Line"></a>
<b>Line Coverage for Instance : <a href="mod1302_1.html#inst_tag_164385" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_start_pclk.i_edma_toggle_detect</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
76                         always @(posedge clk or negedge reset_n)
77         1/1                if (~reset_n)
78         1/1                   din_reg &lt;= {DIN_W{RESET_STATE}};
79                            else
80         1/1                   din_reg &lt;= din;
81                      
82                      
83                         //-----------------------------------------------------------------------
84                         // Generate the outputs.
85                         // Synthesis will strip out the unused options
86                      
87                         always @(*) begin
88         1/1                rise_edge = ~din_reg &amp;  din;
89         1/1                fall_edge =  din_reg &amp; ~din;
90         1/1                any_edge  =  din_reg ^  din;
</pre>
<hr>
<a name="inst_tag_164385_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1302_1.html#inst_tag_164385" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_start_pclk.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">3</td>
<td class="rt">21.43 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">3</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rise_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fall_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>any_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>din_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164385_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1302_1.html#inst_tag_164385" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_start_pclk.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77               if (~reset_n)
                 <font color = "green">-1-</font>  
78                  din_reg <= {DIN_W{RESET_STATE}};
           <font color = "green">         ==></font>
79               else
80                  din_reg <= din;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164386'>
<a name="inst_tag_164386_Line"></a>
<b>Line Coverage for Instance : <a href="mod1302_1.html#inst_tag_164386" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_halt_pclk.i_edma_toggle_detect</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
76                         always @(posedge clk or negedge reset_n)
77         1/1                if (~reset_n)
78         1/1                   din_reg &lt;= {DIN_W{RESET_STATE}};
79                            else
80         1/1                   din_reg &lt;= din;
81                      
82                      
83                         //-----------------------------------------------------------------------
84                         // Generate the outputs.
85                         // Synthesis will strip out the unused options
86                      
87                         always @(*) begin
88         1/1                rise_edge = ~din_reg &amp;  din;
89         1/1                fall_edge =  din_reg &amp; ~din;
90         1/1                any_edge  =  din_reg ^  din;
</pre>
<hr>
<a name="inst_tag_164386_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1302_1.html#inst_tag_164386" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_halt_pclk.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">3</td>
<td class="rt">21.43 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">3</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rise_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fall_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>any_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>din_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164386_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1302_1.html#inst_tag_164386" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_halt_pclk.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77               if (~reset_n)
                 <font color = "green">-1-</font>  
78                  din_reg <= {DIN_W{RESET_STATE}};
           <font color = "green">         ==></font>
79               else
80                  din_reg <= din;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164387'>
<a name="inst_tag_164387_Line"></a>
<b>Line Coverage for Instance : <a href="mod1302_1.html#inst_tag_164387" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.gen_no_resync_rx.i_edma_sync_toggle_detect_flush_rx_pkt_pclk.i_edma_toggle_detect</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
76                         always @(posedge clk or negedge reset_n)
77         1/1                if (~reset_n)
78         1/1                   din_reg &lt;= {DIN_W{RESET_STATE}};
79                            else
80         1/1                   din_reg &lt;= din;
81                      
82                      
83                         //-----------------------------------------------------------------------
84                         // Generate the outputs.
85                         // Synthesis will strip out the unused options
86                      
87                         always @(*) begin
88         1/1                rise_edge = ~din_reg &amp;  din;
89         1/1                fall_edge =  din_reg &amp; ~din;
90         1/1                any_edge  =  din_reg ^  din;
</pre>
<hr>
<a name="inst_tag_164387_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1302_1.html#inst_tag_164387" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.gen_no_resync_rx.i_edma_sync_toggle_detect_flush_rx_pkt_pclk.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">3</td>
<td class="rt">21.43 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">3</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rise_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fall_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>any_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>din_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164387_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1302_1.html#inst_tag_164387" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.gen_no_resync_rx.i_edma_sync_toggle_detect_flush_rx_pkt_pclk.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77               if (~reset_n)
                 <font color = "green">-1-</font>  
78                  din_reg <= {DIN_W{RESET_STATE}};
           <font color = "green">         ==></font>
79               else
80                  din_reg <= din;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164388'>
<a name="inst_tag_164388_Line"></a>
<b>Line Coverage for Instance : <a href="mod1302_1.html#inst_tag_164388" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_edma_sync_toggle_detect_lockup_count_en.i_edma_toggle_detect</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
76                         always @(posedge clk or negedge reset_n)
77         1/1                if (~reset_n)
78         1/1                   din_reg &lt;= {DIN_W{RESET_STATE}};
79                            else
80         1/1                   din_reg &lt;= din;
81                      
82                      
83                         //-----------------------------------------------------------------------
84                         // Generate the outputs.
85                         // Synthesis will strip out the unused options
86                      
87                         always @(*) begin
88         1/1                rise_edge = ~din_reg &amp;  din;
89         1/1                fall_edge =  din_reg &amp; ~din;
90         1/1                any_edge  =  din_reg ^  din;
</pre>
<hr>
<a name="inst_tag_164388_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1302_1.html#inst_tag_164388" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_edma_sync_toggle_detect_lockup_count_en.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">3</td>
<td class="rt">21.43 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">3</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rise_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fall_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>any_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>din_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164388_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1302_1.html#inst_tag_164388" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_edma_sync_toggle_detect_lockup_count_en.i_edma_toggle_detect</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77               if (~reset_n)
                 <font color = "green">-1-</font>  
78                  din_reg <= {DIN_W{RESET_STATE}};
           <font color = "green">         ==></font>
79               else
80                  din_reg <= din;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_164354">
    <li>
      <a href="#inst_tag_164354_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164354_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164354_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164355">
    <li>
      <a href="#inst_tag_164355_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164355_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164355_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164356">
    <li>
      <a href="#inst_tag_164356_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164356_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164356_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164357">
    <li>
      <a href="#inst_tag_164357_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164357_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164357_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164358">
    <li>
      <a href="#inst_tag_164358_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164358_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164358_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164359">
    <li>
      <a href="#inst_tag_164359_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164359_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164359_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164360">
    <li>
      <a href="#inst_tag_164360_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164360_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164360_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164361">
    <li>
      <a href="#inst_tag_164361_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164361_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164361_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164362">
    <li>
      <a href="#inst_tag_164362_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164362_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164362_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164363">
    <li>
      <a href="#inst_tag_164363_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164363_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164363_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164364">
    <li>
      <a href="#inst_tag_164364_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164364_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164364_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164365">
    <li>
      <a href="#inst_tag_164365_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164365_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164365_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164366">
    <li>
      <a href="#inst_tag_164366_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164366_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164366_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164367">
    <li>
      <a href="#inst_tag_164367_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164367_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164367_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164368">
    <li>
      <a href="#inst_tag_164368_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164368_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164368_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164369">
    <li>
      <a href="#inst_tag_164369_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164369_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164369_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164370">
    <li>
      <a href="#inst_tag_164370_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164370_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164370_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164371">
    <li>
      <a href="#inst_tag_164371_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164371_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164371_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164372">
    <li>
      <a href="#inst_tag_164372_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164372_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164372_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164373">
    <li>
      <a href="#inst_tag_164373_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164373_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164373_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164374">
    <li>
      <a href="#inst_tag_164374_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164374_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164374_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164375">
    <li>
      <a href="#inst_tag_164375_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164375_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164375_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164376">
    <li>
      <a href="#inst_tag_164376_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164376_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164376_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164377">
    <li>
      <a href="#inst_tag_164377_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164377_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164377_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164378">
    <li>
      <a href="#inst_tag_164378_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164378_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164378_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164379">
    <li>
      <a href="#inst_tag_164379_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164379_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164379_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164380">
    <li>
      <a href="#inst_tag_164380_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164380_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164380_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164381">
    <li>
      <a href="#inst_tag_164381_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164381_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164381_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164382">
    <li>
      <a href="#inst_tag_164382_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164382_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164382_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164383">
    <li>
      <a href="#inst_tag_164383_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164383_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164383_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164384">
    <li>
      <a href="#inst_tag_164384_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164384_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164384_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164385">
    <li>
      <a href="#inst_tag_164385_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164385_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164385_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164386">
    <li>
      <a href="#inst_tag_164386_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164386_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164386_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164387">
    <li>
      <a href="#inst_tag_164387_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164387_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164387_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164388">
    <li>
      <a href="#inst_tag_164388_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164388_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164388_Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
