<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sun Mar 26 15:33:39 2023" VIVADOVERSION="2018.3.1">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a200t" NAME="design_1" PACKAGE="sbg484" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="O" LEFT="2" NAME="tid" RIGHT="0" SIGIS="undef" SIGNAME="sample_to_audio_stre_0_m00_axis_aud_tid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sample_to_audio_stre_0" PORT="m00_axis_aud_tid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="tdata" RIGHT="0" SIGIS="undef" SIGNAME="sample_to_audio_stre_0_m00_axis_aud_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sample_to_audio_stre_0" PORT="m00_axis_aud_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="tvalid" SIGIS="undef" SIGNAME="sample_to_audio_stre_0_m00_axis_aud_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sample_to_audio_stre_0" PORT="m00_axis_aud_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="tready" SIGIS="undef" SIGNAME="External_Ports_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sample_to_audio_stre_0" PORT="m00_axis_aud_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sample_to_audio_stre_0" PORT="m00_axis_aud_aclk"/>
        <CONNECTION INSTANCE="AudioPulseGen_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sample_to_audio_stre_0" PORT="m00_axis_aud_aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="audio_clk" SIGIS="clk" SIGNAME="External_Ports_audio_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AudioPulseGen_0" PORT="audio_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="sample_to_send" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_sample_to_send">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sample_to_audio_stre_0" PORT="sample_to_send"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="2" FULLNAME="/AudioPulseGen_0" HWVERSION="1.0" INSTANCE="AudioPulseGen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AudioPulseGen" VLNV="utoronto.ca:user:AudioPulseGen:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SYNC_FF" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_AudioPulseGen_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="audio_clk" SIGIS="clk" SIGNAME="External_Ports_audio_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="audio_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="audio_pulse" SIGIS="undef" SIGNAME="AudioPulseGen_0_audio_pulse">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sample_to_audio_stre_0" PORT="enable"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/sample_to_audio_stre_0" HWVERSION="2.0" INSTANCE="sample_to_audio_stre_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sample_to_audio_stream" VLNV="utoronto.ca:user:sample_to_audio_stream:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_NUM_CHANNELS" VALUE="2"/>
        <PARAMETER NAME="C_STATUS_BITS" VALUE="0x0123456789ABCDEFAABBCCDDEEFF00112233445566778899"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_sample_to_audio_stre_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m00_axis_aud_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axis_aud_aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m00_axis_aud_tdata" RIGHT="0" SIGIS="undef" SIGNAME="sample_to_audio_stre_0_m00_axis_aud_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m00_axis_aud_tid" RIGHT="0" SIGIS="undef" SIGNAME="sample_to_audio_stre_0_m00_axis_aud_tid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axis_aud_tready" SIGIS="undef" SIGNAME="External_Ports_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axis_aud_tvalid" SIGIS="undef" SIGNAME="sample_to_audio_stre_0_m00_axis_aud_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable" SIGIS="undef" SIGNAME="AudioPulseGen_0_audio_pulse">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AudioPulseGen_0" PORT="audio_pulse"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="sample_to_send" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_sample_to_send">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sample_to_send"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="m00_axis_aud" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_m00_axis_aud_aclk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TID" PHYSICAL="m00_axis_aud_tid"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m00_axis_aud_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m00_axis_aud_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m00_axis_aud_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
