<stg><name>Dilate</name>


<trans_list>

<trans id="184" from="1" to="2">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="2" to="3">
<condition id="136">
<or_exp><and_exp><literal name="exitcond389_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="3" to="6">
<condition id="155">
<or_exp><and_exp><literal name="exitcond388_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="3" to="4">
<condition id="158">
<or_exp><and_exp><literal name="exitcond388_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="4" to="5">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="5" to="3">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="6" to="2">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="32">
<![CDATA[
entry:0  %src_kernel_win_0_va = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="32">
<![CDATA[
entry:1  %src_kernel_win_0_va_59 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_59"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="32">
<![CDATA[
entry:2  %src_kernel_win_0_va_60 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_60"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="32">
<![CDATA[
entry:3  %src_kernel_win_0_va_61 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_61"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="32">
<![CDATA[
entry:4  %src_kernel_win_0_va_62 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_62"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="32">
<![CDATA[
entry:5  %src_kernel_win_0_va_63 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_63"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="32">
<![CDATA[
entry:6  %right_border_buf_0_s = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_s"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="32">
<![CDATA[
entry:7  %right_border_buf_0_10 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_10"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="32">
<![CDATA[
entry:8  %right_border_buf_0_11 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_11"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:10  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="64">
<![CDATA[
entry:11  %k_buf_0_val_3 = alloca [256 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="64">
<![CDATA[
entry:12  %k_buf_0_val_4 = alloca [256 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_4"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="64">
<![CDATA[
entry:13  %k_buf_0_val_5 = alloca [256 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_5"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:14  call void (...)* @_ssdm_op_SpecInterface(i32* %p_src_rows_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:15  call void (...)* @_ssdm_op_SpecInterface(i32* %p_src_cols_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:16  %stop_row = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_src_rows_V)

]]></Node>
<StgValue><ssdm name="stop_row"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:17  %cols = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_src_cols_V)

]]></Node>
<StgValue><ssdm name="cols"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:18  %rbegin_i_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([63 x i8]* @hls_KD_KD_LineBuffe) nounwind

]]></Node>
<StgValue><ssdm name="rbegin_i_i_i_i"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
entry:19  %rend_i_i_i_0_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([63 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i_i_i) nounwind

]]></Node>
<StgValue><ssdm name="rend_i_i_i_0_i"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20  %tmp_i = add i32 %cols, 2

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:21  %tmp_48_i = add i32 %stop_row, 2

]]></Node>
<StgValue><ssdm name="tmp_48_i"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:22  %tmp_49_i = add i32 %cols, -1

]]></Node>
<StgValue><ssdm name="tmp_49_i"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:23  %p_neg393_i_i_i = add i32 %stop_row, -1

]]></Node>
<StgValue><ssdm name="p_neg393_i_i_i"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
entry:24  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %t_V = phi i32 [ 0, %entry ], [ %i_V, %5 ]

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %exitcond389_i_i_i = icmp eq i32 %t_V, %tmp_48_i

]]></Node>
<StgValue><ssdm name="exitcond389_i_i_i"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 258, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %i_V = add i32 %t_V, 1

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond389_i_i_i, label %.exit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond389_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond389_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_68_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_68_i"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond389_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_50_i = icmp ult i32 %t_V, %stop_row

]]></Node>
<StgValue><ssdm name="tmp_50_i"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond389_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %tmp_387_not_i = xor i1 %tmp_50_i, true

]]></Node>
<StgValue><ssdm name="tmp_387_not_i"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond389_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %t_V, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond389_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:5  %icmp = icmp ne i31 %tmp, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond389_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_417_i = icmp eq i32 %t_V, 0

]]></Node>
<StgValue><ssdm name="tmp_417_i"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond389_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_417_2_i = icmp eq i32 %t_V, 1

]]></Node>
<StgValue><ssdm name="tmp_417_2_i"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond389_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_439_i = icmp ugt i32 %t_V, %stop_row

]]></Node>
<StgValue><ssdm name="tmp_439_i"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond389_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_442_i = add i32 -1, %t_V

]]></Node>
<StgValue><ssdm name="tmp_442_i"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond389_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_442_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond389_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %rev = xor i1 %tmp_99, true

]]></Node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond389_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_444_i = icmp slt i32 %tmp_442_i, %stop_row

]]></Node>
<StgValue><ssdm name="tmp_444_i"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond389_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %or_cond_i423_i_i_i = and i1 %tmp_444_i, %rev

]]></Node>
<StgValue><ssdm name="or_cond_i423_i_i_i"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond389_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %tmp_100 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_442_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond389_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %p_assign_14_i = select i1 %tmp_100, i32 0, i32 %p_neg393_i_i_i

]]></Node>
<StgValue><ssdm name="p_assign_14_i"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond389_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %p_assign_13_1_i = add i32 -2, %t_V

]]></Node>
<StgValue><ssdm name="p_assign_13_1_i"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond389_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %tmp_101 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_13_1_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond389_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:18  %rev13 = xor i1 %tmp_101, true

]]></Node>
<StgValue><ssdm name="rev13"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond389_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_444_1_i = icmp slt i32 %p_assign_13_1_i, %stop_row

]]></Node>
<StgValue><ssdm name="tmp_444_1_i"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond389_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:20  %or_cond_i423_i_i_1_i = and i1 %tmp_444_1_i, %rev13

]]></Node>
<StgValue><ssdm name="or_cond_i423_i_i_1_i"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond389_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:21  %tmp_102 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_13_1_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond389_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %p_assign_14_1_i = select i1 %tmp_102, i32 0, i32 %p_neg393_i_i_i

]]></Node>
<StgValue><ssdm name="p_assign_14_1_i"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond389_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %p_assign_13_2_i = add i32 -3, %t_V

]]></Node>
<StgValue><ssdm name="p_assign_13_2_i"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond389_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:24  %tmp_103 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_13_2_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond389_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:25  %rev14 = xor i1 %tmp_103, true

]]></Node>
<StgValue><ssdm name="rev14"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond389_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %tmp_444_2_i = icmp slt i32 %p_assign_13_2_i, %stop_row

]]></Node>
<StgValue><ssdm name="tmp_444_2_i"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond389_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:27  %or_cond_i423_i_i_2_i = and i1 %tmp_444_2_i, %rev14

]]></Node>
<StgValue><ssdm name="or_cond_i423_i_i_2_i"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond389_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:28  %tmp_104 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_13_2_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond389_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %p_assign_14_2_i = select i1 %tmp_104, i32 0, i32 %p_neg393_i_i_i

]]></Node>
<StgValue><ssdm name="p_assign_14_2_i"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond389_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:30  %y_3_i = select i1 %or_cond_i423_i_i_i, i32 %tmp_442_i, i32 %p_assign_14_i

]]></Node>
<StgValue><ssdm name="y_3_i"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond389_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %row_assign_19_i = sub i32 %p_neg393_i_i_i, %y_3_i

]]></Node>
<StgValue><ssdm name="row_assign_19_i"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond389_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="2" op_0_bw="32">
<![CDATA[
:32  %tmp_105 = trunc i32 %row_assign_19_i to i2

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond389_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:33  %y_3_1_i = select i1 %or_cond_i423_i_i_1_i, i32 %p_assign_13_1_i, i32 %p_assign_14_1_i

]]></Node>
<StgValue><ssdm name="y_3_1_i"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond389_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %row_assign_19_1_i = sub i32 %p_neg393_i_i_i, %y_3_1_i

]]></Node>
<StgValue><ssdm name="row_assign_19_1_i"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond389_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="32">
<![CDATA[
:35  %tmp_106 = trunc i32 %row_assign_19_1_i to i2

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond389_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:36  %y_3_2_i = select i1 %or_cond_i423_i_i_2_i, i32 %p_assign_13_2_i, i32 %p_assign_14_2_i

]]></Node>
<StgValue><ssdm name="y_3_2_i"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond389_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %row_assign_19_2_i = sub i32 %p_neg393_i_i_i, %y_3_2_i

]]></Node>
<StgValue><ssdm name="row_assign_19_2_i"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond389_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="32">
<![CDATA[
:38  %tmp_107 = trunc i32 %row_assign_19_2_i to i2

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond389_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
:39  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond389_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0">
<![CDATA[
.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %t_V_16 = phi i32 [ 0, %1 ], [ %j_V, %._crit_edge413.i.i.i ]

]]></Node>
<StgValue><ssdm name="t_V_16"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %exitcond388_i_i_i = icmp eq i32 %t_V_16, %tmp_i

]]></Node>
<StgValue><ssdm name="exitcond388_i_i_i"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 258, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %j_V = add i32 %t_V_16, 1

]]></Node>
<StgValue><ssdm name="j_V"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond388_i_i_i, label %5, label %.critedge.i.i.i_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond388_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge.i.i.i_ifconv:6  %tmp_108 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %t_V_16, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond388_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.critedge.i.i.i_ifconv:7  %icmp2 = icmp ne i31 %tmp_108, 0

]]></Node>
<StgValue><ssdm name="icmp2"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond388_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge.i.i.i_ifconv:9  %ImagLoc_x = add i32 -1, %t_V_16

]]></Node>
<StgValue><ssdm name="ImagLoc_x"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond388_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.i.i.i_ifconv:10  %tmp_109 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ImagLoc_x, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond388_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i.i_ifconv:11  %rev15 = xor i1 %tmp_109, true

]]></Node>
<StgValue><ssdm name="rev15"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond388_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge.i.i.i_ifconv:12  %tmp_53_i = icmp slt i32 %ImagLoc_x, %cols

]]></Node>
<StgValue><ssdm name="tmp_53_i"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond388_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i.i_ifconv:13  %or_cond_i_i_i_i = and i1 %tmp_53_i, %rev15

]]></Node>
<StgValue><ssdm name="or_cond_i_i_i_i"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond388_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.i.i.i_ifconv:14  %tmp_110 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ImagLoc_x, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond388_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.i.i.i_ifconv:15  %p_assign_2 = select i1 %tmp_110, i32 0, i32 %tmp_49_i

]]></Node>
<StgValue><ssdm name="p_assign_2"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond388_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.i.i.i_ifconv:16  %x = select i1 %or_cond_i_i_i_i, i32 %ImagLoc_x, i32 %p_assign_2

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond388_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge.i.i.i_ifconv:17  %col_assign_3 = sub i32 %tmp_49_i, %x

]]></Node>
<StgValue><ssdm name="col_assign_3"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond388_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i.i.i_ifconv:18  %brmerge_i = or i1 %tmp_53_i, %tmp_387_not_i

]]></Node>
<StgValue><ssdm name="brmerge_i"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond388_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="32">
<![CDATA[
.critedge.i.i.i_ifconv:19  %tmp_402_i = zext i32 %x to i64

]]></Node>
<StgValue><ssdm name="tmp_402_i"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond388_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.i.i.i_ifconv:20  %k_buf_0_val_3_addr = getelementptr [256 x i8]* %k_buf_0_val_3, i64 0, i64 %tmp_402_i

]]></Node>
<StgValue><ssdm name="k_buf_0_val_3_addr"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond388_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8">
<![CDATA[
.critedge.i.i.i_ifconv:21  %k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_3_load"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond388_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="32">
<![CDATA[
.critedge.i.i.i_ifconv:22  %tmp_111 = trunc i32 %col_assign_3 to i2

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond388_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.i.i.i_ifconv:25  %k_buf_0_val_4_addr = getelementptr [256 x i8]* %k_buf_0_val_4, i64 0, i64 %tmp_402_i

]]></Node>
<StgValue><ssdm name="k_buf_0_val_4_addr"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond388_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8">
<![CDATA[
.critedge.i.i.i_ifconv:26  %k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_4_load"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond388_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.i.i.i_ifconv:29  %k_buf_0_val_5_addr = getelementptr [256 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_402_i

]]></Node>
<StgValue><ssdm name="k_buf_0_val_5_addr"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond388_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8">
<![CDATA[
.critedge.i.i.i_ifconv:30  %k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_5_load"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond388_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge.i.i.i_ifconv:33  br i1 %or_cond_i_i_i_i, label %3, label %._crit_edge406.i.i.i_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond388_i_i_i" val="0"/>
<literal name="or_cond_i_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp, label %4, label %borderInterpolate.exit422.i.i.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond388_i_i_i" val="0"/>
<literal name="or_cond_i_i_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
borderInterpolate.exit422.i.i.0.i:1  br i1 %tmp_417_i, label %"operator().exit464.i.i.0.i", label %._crit_edge408.i.i.1.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="exitcond388_i_i_i" val="0"/>
<literal name="or_cond_i_i_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge408.i.i.1.i:0  br i1 %tmp_417_2_i, label %"operator().exit464.i.i.2.i", label %._crit_edge408.i.i.2.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="exitcond388_i_i_i" val="0"/>
<literal name="or_cond_i_i_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge408.i.i.2.i:0  br label %._crit_edge406.i.i.i_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="exitcond388_i_i_i" val="0"/>
<literal name="or_cond_i_i_i_i" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_50_i, label %.preheader390.i.i.preheader.0.i, label %._crit_edge406.i.i.i_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond388_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge406.i.i.i_ifconv:6  %or_cond_i_i_i = and i1 %icmp, %icmp2

]]></Node>
<StgValue><ssdm name="or_cond_i_i_i"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond388_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge406.i.i.i_ifconv:7  br i1 %or_cond_i_i_i, label %._crit_edge.i470.i.i.0.0.i, label %._crit_edge413.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8">
<![CDATA[
.critedge.i.i.i_ifconv:0  %right_border_buf_0_12 = load i8* %right_border_buf_0_s

]]></Node>
<StgValue><ssdm name="right_border_buf_0_12"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8">
<![CDATA[
.critedge.i.i.i_ifconv:1  %right_border_buf_0_13 = load i8* %right_border_buf_0_10

]]></Node>
<StgValue><ssdm name="right_border_buf_0_13"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8">
<![CDATA[
.critedge.i.i.i_ifconv:2  %right_border_buf_0_14 = load i8* %right_border_buf_0_11

]]></Node>
<StgValue><ssdm name="right_border_buf_0_14"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8">
<![CDATA[
.critedge.i.i.i_ifconv:21  %k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_3_load"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
.critedge.i.i.i_ifconv:23  %tmp_s = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_12, i8 undef, i8 undef, i2 %tmp_111)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.critedge.i.i.i_ifconv:24  %col_buf_0_val_0_0 = select i1 %brmerge_i, i8 %k_buf_0_val_3_load, i8 %tmp_s

]]></Node>
<StgValue><ssdm name="col_buf_0_val_0_0"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8">
<![CDATA[
.critedge.i.i.i_ifconv:26  %k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_4_load"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
.critedge.i.i.i_ifconv:27  %tmp_62 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_14, i8 undef, i8 undef, i2 %tmp_111)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.critedge.i.i.i_ifconv:28  %col_buf_0_val_1_0 = select i1 %brmerge_i, i8 %k_buf_0_val_4_load, i8 %tmp_62

]]></Node>
<StgValue><ssdm name="col_buf_0_val_1_0"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8">
<![CDATA[
.critedge.i.i.i_ifconv:30  %k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_5_load"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="brmerge_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
.critedge.i.i.i_ifconv:31  %tmp_63 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_13, i8 undef, i8 undef, i2 %tmp_111)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.critedge.i.i.i_ifconv:32  %col_buf_0_val_2_0 = select i1 %brmerge_i, i8 %k_buf_0_val_5_load, i8 %tmp_63

]]></Node>
<StgValue><ssdm name="col_buf_0_val_2_0"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="or_cond_i_i_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
borderInterpolate.exit422.i.i.0.i:0  %tmp_114 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="or_cond_i_i_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_417_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
operator().exit464.i.i.0.i:0  store i8 %tmp_114, i8* %k_buf_0_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="or_cond_i_i_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_417_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
operator().exit464.i.i.0.i:1  store i8 %tmp_114, i8* %k_buf_0_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="or_cond_i_i_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_417_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
operator().exit464.i.i.0.i:2  br label %._crit_edge408.i.i.1.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="or_cond_i_i_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_417_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
operator().exit464.i.i.2.i:0  store i8 %tmp_114, i8* %k_buf_0_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="or_cond_i_i_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_417_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
operator().exit464.i.i.2.i:1  br label %._crit_edge408.i.i.2.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="or_cond_i_i_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_50_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader390.i.i.preheader.0.i:0  store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="or_cond_i_i_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_50_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader390.i.i.preheader.0.i:1  store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="or_cond_i_i_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_50_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader390.i.i.preheader.0.i:2  %tmp_113 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="or_cond_i_i_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_50_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader390.i.i.preheader.0.i:3  store i8 %tmp_113, i8* %k_buf_0_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="or_cond_i_i_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_50_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader390.i.i.preheader.0.i:4  store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="or_cond_i_i_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_50_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader390.i.i.preheader.0.i:5  store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="or_cond_i_i_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_50_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader390.i.i.preheader.0.i:6  store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="or_cond_i_i_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_50_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
.preheader390.i.i.preheader.0.i:7  br label %._crit_edge406.i.i.i_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="tmp_439_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge406.i.i.i_ifconv:0  %tmp_64 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %tmp_105)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge406.i.i.i_ifconv:1  %src_kernel_win_0_va_64 = select i1 %tmp_439_i, i8 %tmp_64, i8 %col_buf_0_val_0_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_64"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="tmp_439_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge406.i.i.i_ifconv:2  %tmp_65 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %tmp_106)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge406.i.i.i_ifconv:3  %src_kernel_win_0_va_65 = select i1 %tmp_439_i, i8 %tmp_65, i8 %col_buf_0_val_1_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_65"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_439_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge406.i.i.i_ifconv:4  %tmp_66 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %tmp_107)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge406.i.i.i_ifconv:5  %src_kernel_win_0_va_66 = select i1 %tmp_439_i, i8 %tmp_66, i8 %col_buf_0_val_2_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_66"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i470.i.i.0.0.i:2  %src_kernel_win_0_va_69 = load i8* %src_kernel_win_0_va_60

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_69"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i470.i.i.0.0.i:3  %src_kernel_win_0_va_70 = load i8* %src_kernel_win_0_va_61

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_70"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i470.i.i.0.0.i:4  %src_kernel_win_0_va_71 = load i8* %src_kernel_win_0_va_62

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_71"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i470.i.i.0.0.i:5  %src_kernel_win_0_va_72 = load i8* %src_kernel_win_0_va_63

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_72"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i470.i.i.0.0.i:6  %tmp_463_0_1_i = icmp ugt i8 %src_kernel_win_0_va_71, %src_kernel_win_0_va_72

]]></Node>
<StgValue><ssdm name="tmp_463_0_1_i"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i470.i.i.0.0.i:7  %temp_0_i_i_i_059_i_s = select i1 %tmp_463_0_1_i, i8 %src_kernel_win_0_va_71, i8 %src_kernel_win_0_va_72

]]></Node>
<StgValue><ssdm name="temp_0_i_i_i_059_i_s"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i470.i.i.0.0.i:8  %tmp_463_0_2_i = icmp ugt i8 %src_kernel_win_0_va_66, %temp_0_i_i_i_059_i_s

]]></Node>
<StgValue><ssdm name="tmp_463_0_2_i"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i470.i.i.0.0.i:9  %temp_0_i_i_i_059_i_1 = select i1 %tmp_463_0_2_i, i8 %src_kernel_win_0_va_66, i8 %temp_0_i_i_i_059_i_s

]]></Node>
<StgValue><ssdm name="temp_0_i_i_i_059_i_1"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i470.i.i.0.0.i:10  %tmp_463_1_i = icmp ugt i8 %src_kernel_win_0_va_70, %temp_0_i_i_i_059_i_1

]]></Node>
<StgValue><ssdm name="tmp_463_1_i"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i470.i.i.0.0.i:11  %temp_0_i_i_i_059_i_2 = select i1 %tmp_463_1_i, i8 %src_kernel_win_0_va_70, i8 %temp_0_i_i_i_059_i_1

]]></Node>
<StgValue><ssdm name="temp_0_i_i_i_059_i_2"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i470.i.i.0.0.i:12  %tmp_463_1_1_i = icmp ugt i8 %src_kernel_win_0_va_69, %temp_0_i_i_i_059_i_2

]]></Node>
<StgValue><ssdm name="tmp_463_1_1_i"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i470.i.i.0.0.i:13  %temp_0_i_i_i_059_i_3 = select i1 %tmp_463_1_1_i, i8 %src_kernel_win_0_va_69, i8 %temp_0_i_i_i_059_i_2

]]></Node>
<StgValue><ssdm name="temp_0_i_i_i_059_i_3"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond388_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge413.i.i.i:1  %src_kernel_win_0_va_74 = load i8* %src_kernel_win_0_va_60

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_74"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond388_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge413.i.i.i:2  %src_kernel_win_0_va_75 = load i8* %src_kernel_win_0_va_62

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_75"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond388_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge413.i.i.i:4  store i8 %src_kernel_win_0_va_75, i8* %src_kernel_win_0_va_63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond388_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge413.i.i.i:5  store i8 %src_kernel_win_0_va_66, i8* %src_kernel_win_0_va_62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond388_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge413.i.i.i:6  store i8 %src_kernel_win_0_va_74, i8* %src_kernel_win_0_va_61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond388_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge413.i.i.i:7  store i8 %src_kernel_win_0_va_65, i8* %src_kernel_win_0_va_60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.critedge.i.i.i_ifconv:3  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.i.i.i_ifconv:4  %tmp_69_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp_69_i"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.critedge.i.i.i_ifconv:5  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.critedge.i.i.i_ifconv:8  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str29) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i470.i.i.0.0.i:0  %src_kernel_win_0_va_67 = load i8* %src_kernel_win_0_va

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_67"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge.i470.i.i.0.0.i:1  %src_kernel_win_0_va_68 = load i8* %src_kernel_win_0_va_59

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_68"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i470.i.i.0.0.i:14  %tmp_463_1_2_i = icmp ugt i8 %src_kernel_win_0_va_65, %temp_0_i_i_i_059_i_3

]]></Node>
<StgValue><ssdm name="tmp_463_1_2_i"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i470.i.i.0.0.i:15  %temp_0_i_i_i_059_i_4 = select i1 %tmp_463_1_2_i, i8 %src_kernel_win_0_va_65, i8 %temp_0_i_i_i_059_i_3

]]></Node>
<StgValue><ssdm name="temp_0_i_i_i_059_i_4"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i470.i.i.0.0.i:16  %tmp_463_2_i = icmp ugt i8 %src_kernel_win_0_va_68, %temp_0_i_i_i_059_i_4

]]></Node>
<StgValue><ssdm name="tmp_463_2_i"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i470.i.i.0.0.i:17  %temp_0_i_i_i_059_i_5 = select i1 %tmp_463_2_i, i8 %src_kernel_win_0_va_68, i8 %temp_0_i_i_i_059_i_4

]]></Node>
<StgValue><ssdm name="temp_0_i_i_i_059_i_5"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i470.i.i.0.0.i:18  %tmp_463_2_1_i = icmp ugt i8 %src_kernel_win_0_va_67, %temp_0_i_i_i_059_i_5

]]></Node>
<StgValue><ssdm name="tmp_463_2_1_i"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i470.i.i.0.0.i:19  %temp_0_i_i_i_059_i_6 = select i1 %tmp_463_2_1_i, i8 %src_kernel_win_0_va_67, i8 %temp_0_i_i_i_059_i_5

]]></Node>
<StgValue><ssdm name="temp_0_i_i_i_059_i_6"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i470.i.i.0.0.i:20  %tmp_463_2_2_i = icmp ugt i8 %src_kernel_win_0_va_64, %temp_0_i_i_i_059_i_6

]]></Node>
<StgValue><ssdm name="tmp_463_2_2_i"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i470.i.i.0.0.i:21  %tmp_12 = select i1 %tmp_463_2_2_i, i8 %src_kernel_win_0_va_64, i8 %temp_0_i_i_i_059_i_6

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i470.i.i.0.0.i:22  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %tmp_12)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="or_cond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i470.i.i.0.0.i:23  br label %._crit_edge413.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond388_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge413.i.i.i:0  %src_kernel_win_0_va_73 = load i8* %src_kernel_win_0_va

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_73"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond388_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge413.i.i.i:3  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str11, i32 %tmp_69_i)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond388_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge413.i.i.i:8  store i8 %src_kernel_win_0_va_73, i8* %src_kernel_win_0_va_59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond388_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge413.i.i.i:9  store i8 %src_kernel_win_0_va_64, i8* %src_kernel_win_0_va

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond388_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge413.i.i.i:10  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_160 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_68_i)

]]></Node>
<StgValue><ssdm name="empty_160"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
