Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Mar 29 23:26:54 2024
| Host         : DESKTOP-AJ2V9VE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file rom_image_tft_hdmi_control_sets_placed.rpt
| Design       : rom_image_tft_hdmi
| Device       : xc7z015
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    22 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      5 |            3 |
|      6 |            1 |
|      7 |            1 |
|      8 |            3 |
|     11 |            1 |
|     12 |            1 |
|     13 |            1 |
|     14 |            1 |
|    16+ |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           16 |
| No           | No                    | Yes                    |             106 |           34 |
| No           | Yes                   | No                     |              21 |           10 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |             172 |           58 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+---------------------------------------------------------+------------------------------------------------+------------------+----------------+
|    Clock Signal    |                      Enable Signal                      |                Set/Reset Signal                | Slice Load Count | Bel Load Count |
+--------------------+---------------------------------------------------------+------------------------------------------------+------------------+----------------+
|  clk50M_IBUF_BUFG  | SiI9022_Init/i2c_control/i2c_bit_shift/i2c_sclk0_out    |                                                |                1 |              1 |
|  clk50M_IBUF_BUFG  | SiI9022_Init/Init_Done0                                 | SiI9022_Init/i2c_control/i2c_bit_shift/reset_n |                1 |              1 |
|  clk50M_IBUF_BUFG  |                                                         | SiI9022_Init/cnt[5]                            |                2 |              5 |
|  clk50M_IBUF_BUFG  | SiI9022_Init/i2c_control/i2c_bit_shift/cnt              | SiI9022_Init/i2c_control/i2c_bit_shift/reset_n |                2 |              5 |
|  clk50M_IBUF_BUFG  | SiI9022_Init/i2c_control/i2c_bit_shift/E[0]             | SiI9022_Init/i2c_control/i2c_bit_shift/reset_n |                2 |              5 |
|  clk50M_IBUF_BUFG  | SiI9022_Init/i2c_control/E[0]                           | SiI9022_Init/i2c_control/i2c_bit_shift/reset_n |                2 |              6 |
|  clk50M_IBUF_BUFG  | SiI9022_Init/i2c_control/i2c_bit_shift/state[6]_i_1_n_0 | SiI9022_Init/i2c_control/i2c_bit_shift/reset_n |                4 |              7 |
|  clk50M_IBUF_BUFG  | uart_receive/data[7]_i_1_n_0                            | uart_to_ram/reset_n                            |                4 |              8 |
|  clk50M_IBUF_BUFG  | uart_receive/bit16_cnt                                  | uart_to_ram/reset_n                            |                4 |              8 |
|  clk50M_IBUF_BUFG  | SiI9022_Init/i2c_control/Tx_DATA                        | SiI9022_Init/i2c_control/i2c_bit_shift/reset_n |                4 |              8 |
|  pll/inst/clk_out1 | disp_driver/sel                                         | disp_driver/tft_reset_p                        |                3 |             11 |
|  clk50M_IBUF_BUFG  |                                                         |                                                |                5 |             12 |
|  pll/inst/clk_out1 |                                                         | disp_driver/tft_reset_p                        |                4 |             13 |
|  pll/inst/clk_out1 |                                                         |                                                |               11 |             14 |
|  pll/inst/clk_out1 |                                                         | disp_driver/Disp_Red[4]_i_1_n_0                |                8 |             16 |
|  pll/inst/clk_out1 | disp_driver/E[0]                                        | disp_driver/tft_reset_p                        |                5 |             16 |
|  clk50M_IBUF_BUFG  | uart_to_ram/change_sig                                  | uart_to_ram/reset_n                            |                9 |             16 |
|  clk50M_IBUF_BUFG  | uart_receive/E[0]                                       | uart_to_ram/reset_n                            |                2 |             16 |
|  clk50M_IBUF_BUFG  | SiI9022_Init/i2c_control/dly_cnt_0                      | SiI9022_Init/i2c_control/i2c_bit_shift/reset_n |                7 |             32 |
|  clk50M_IBUF_BUFG  | uart_receive/rx_done                                    | uart_to_ram/reset_n                            |                9 |             33 |
|  clk50M_IBUF_BUFG  |                                                         | SiI9022_Init/i2c_control/i2c_bit_shift/reset_n |               15 |             40 |
|  clk50M_IBUF_BUFG  |                                                         | uart_to_ram/reset_n                            |               15 |             53 |
+--------------------+---------------------------------------------------------+------------------------------------------------+------------------+----------------+


