E4210_MUX_HPM_MASK	,	V_39
parent	,	V_14
ENOMEM	,	V_72
samsung_clk_add_lookup	,	F_32
clk_register	,	F_29
DIV_ROUND_UP	,	F_17
new_rate	,	V_34
hw	,	V_11
prate	,	V_13
mux_pos	,	V_7
E4210_DIV_STAT_CPU0	,	V_19
alt_div_mask	,	V_30
time_before	,	F_4
E4210_DIV_STAT_CPU1	,	V_50
"%s: could not allocate memory for cpuclk data\n"	,	L_6
CLK_CPU_HAS_DIV1	,	V_37
"%s: could not lookup alternate parent %s\n"	,	L_3
lock	,	V_36
clk_hw_get_parent	,	F_8
"%s: re-parenting mux timed-out\n"	,	L_2
exynos_cpuclk	,	V_22
exynos_cpuclk_notifier_cb	,	F_21
old_rate	,	V_43
div_reg	,	V_1
init	,	V_68
clk	,	V_69
ndata	,	V_21
ctx	,	V_62
exynos_cpuclk_recalc_rate	,	F_10
cpuclk	,	V_23
DIV_MASK_ALL	,	V_49
notifier_call	,	V_79
__clk_lookup	,	F_26
CLK_CPU_NEEDS_DEBUG_ALT_DIV	,	V_46
__func__	,	V_5
pr_err	,	F_5
GFP_KERNEL	,	V_71
E4210_DIV0_ATB_MASK	,	V_47
kfree	,	F_33
wait_until_divider_stable	,	F_1
E4210_DIV1_COPY_MASK	,	V_42
flags	,	V_33
exynos_cpuclk_clk_ops	,	V_77
wait_until_mux_stable	,	F_6
min	,	F_16
exynos_set_safe_div	,	F_11
cfg_data	,	V_25
event	,	V_54
clk_hw	,	V_10
err	,	V_56
cfg	,	V_26
clk_notifier_unregister	,	F_34
E4210_DIV1_HPM_MASK	,	V_41
DIV_MASK	,	V_31
num_parents	,	V_75
EINVAL	,	V_35
CLK_SET_RATE_PARENT	,	V_73
jiffies	,	V_4
samsung_clk_provider	,	V_61
__init	,	T_3
notifier_block	,	V_52
alt_prate	,	V_27
mux_value	,	V_8
data	,	V_55
__iomem	,	T_1
PRE_RATE_CHANGE	,	V_59
clk_init_data	,	V_67
exynos_register_cpu_clock	,	F_24
div0	,	V_17
lookup_id	,	V_63
E4210_STAT_CPU	,	V_48
u32	,	T_2
exynos_cpuclk_cfg_data	,	V_24
tmp_rate	,	V_44
clk_notifier_register	,	F_27
ctrl_base	,	V_58
ret	,	V_70
offset	,	V_65
exynos_cpuclk_round_rate	,	F_7
PTR_ERR	,	F_31
MUX_MASK	,	V_9
clk_get_rate	,	F_14
spin_unlock_irqrestore	,	F_19
ops	,	V_76
unregister_clk_nb	,	V_81
"%s: timeout in divider stablization\n"	,	L_1
nb	,	V_53
spin_lock_irqsave	,	F_15
name	,	V_64
"%s: could not lookup parent clock %s\n"	,	L_4
E4210_SRC_CPU	,	V_38
free_cpuclk	,	V_80
kmemdup	,	F_28
num_cfgs	,	V_66
timeout	,	V_3
notifier_from_errno	,	F_23
msecs_to_jiffies	,	F_2
mux_reg	,	V_6
parent_rate	,	V_15
exynos_cpuclk_pre_rate_change	,	F_13
POST_RATE_CHANGE	,	V_60
"%s: failed to register clock notifier for %s\n"	,	L_5
kzalloc	,	F_25
alt_parent	,	V_28
exynos_cpuclk_post_rate_change	,	F_20
MAX_DIV	,	V_45
reg_base	,	V_78
mask	,	V_2
clk_nb	,	V_57
readl	,	F_3
writel	,	F_12
WARN_ON	,	F_18
E4210_DIV_CPU0	,	V_18
alt_div	,	V_29
E4210_DIV_CPU1	,	V_40
div1	,	V_32
drate	,	V_12
clk_hw_round_rate	,	F_9
container_of	,	F_22
parent_names	,	V_74
"%s: could not register cpuclk %s\n"	,	L_7
div_mask	,	V_51
free_cpuclk_data	,	V_82
clk_notifier_data	,	V_20
base	,	V_16
IS_ERR	,	F_30
