#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002adb828ea60 .scope module, "alu_16_tb" "alu_16_tb" 2 1;
 .timescale 0 0;
P_000002adb82b9480 .param/l "CLK_PERIOD" 1 2 2, +C4<00000000000000000000000000000010>;
v000002adb8339f10_0 .var/s "A", 15 0;
v000002adb8339dd0_0 .var/s "B", 15 0;
v000002adb8339e70_0 .net *"_ivl_10", 0 0, L_000002adb833c3a0;  1 drivers
v000002adb833a050_0 .net/s *"_ivl_12", 31 0, L_000002adb833b5e0;  1 drivers
v000002adb833a0f0_0 .net/s *"_ivl_14", 31 0, L_000002adb833bb80;  1 drivers
v000002adb833a5f0_0 .net/s *"_ivl_16", 31 0, L_000002adb833c4e0;  1 drivers
L_000002adb83430e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002adb833d200_0 .net/2s *"_ivl_18", 31 0, L_000002adb83430e0;  1 drivers
v000002adb833c1c0_0 .net *"_ivl_20", 31 0, L_000002adb833cda0;  1 drivers
v000002adb833c080_0 .net/s *"_ivl_6", 31 0, L_000002adb833ba40;  1 drivers
L_000002adb8343098 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002adb833b860_0 .net/2s *"_ivl_8", 31 0, L_000002adb8343098;  1 drivers
v000002adb833c260_0 .net/s "add_exp", 15 0, L_000002adb833cd00;  1 drivers
v000002adb833b0e0_0 .var "clk", 0 0;
v000002adb833b900_0 .net/s "div_exp", 15 0, L_000002adb833c580;  1 drivers
v000002adb833b360_0 .net "done", 0 0, v000002adb833aeb0_0;  1 drivers
v000002adb833c440_0 .var "error_flag", 0 0;
v000002adb833d340_0 .var/i "i", 31 0;
v000002adb833d700_0 .var/i "j", 31 0;
v000002adb833d5c0_0 .net/s "mul_exp", 15 0, L_000002adb833c300;  1 drivers
v000002adb833ce40_0 .var "opcode", 2 0;
v000002adb833bfe0_0 .var "reset", 0 0;
v000002adb833b400_0 .net/s "result", 15 0, v000002adb833a190_0;  1 drivers
v000002adb833d660_0 .var "start", 0 0;
v000002adb833c120_0 .net/s "sub_exp", 15 0, L_000002adb833b180;  1 drivers
E_000002adb82b9240 .event anyedge, v000002adb833aeb0_0;
L_000002adb833cd00 .arith/sum 16, v000002adb8339f10_0, v000002adb8339dd0_0;
L_000002adb833b180 .arith/sub 16, v000002adb8339f10_0, v000002adb8339dd0_0;
L_000002adb833c300 .arith/mult 16, v000002adb8339f10_0, v000002adb8339dd0_0;
L_000002adb833ba40 .extend/s 32, v000002adb8339dd0_0;
L_000002adb833c3a0 .cmp/nee 32, L_000002adb833ba40, L_000002adb8343098;
L_000002adb833b5e0 .extend/s 32, v000002adb8339f10_0;
L_000002adb833bb80 .extend/s 32, v000002adb8339dd0_0;
L_000002adb833c4e0 .arith/div.s 32, L_000002adb833b5e0, L_000002adb833bb80;
L_000002adb833cda0 .functor MUXZ 32, L_000002adb83430e0, L_000002adb833c4e0, L_000002adb833c3a0, C4<>;
L_000002adb833c580 .part L_000002adb833cda0, 0, 16;
S_000002adb82c5d70 .scope module, "alu_inst" "alu_16" 2 18, 3 1 0, S_000002adb828ea60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 3 "opcode";
    .port_info 4 /INPUT 16 "A";
    .port_info 5 /INPUT 16 "B";
    .port_info 6 /OUTPUT 16 "result";
    .port_info 7 /OUTPUT 1 "done";
P_000002adb828e7c0 .param/l "ADD_SUB_WAIT" 1 3 10, +C4<00000000000000000000000000000001>;
P_000002adb828e7f8 .param/l "DIV_WAIT" 1 3 10, +C4<00000000000000000000000000000011>;
P_000002adb828e830 .param/l "IDLE" 1 3 10, +C4<00000000000000000000000000000000>;
P_000002adb828e868 .param/l "MUL_WAIT" 1 3 10, +C4<00000000000000000000000000000010>;
L_000002adb828e120 .functor NOT 16, v000002adb8339dd0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000002adb833a2d0_0 .net/s "A", 15 0, v000002adb8339f10_0;  1 drivers
v000002adb833a370_0 .net/s "B", 15 0, v000002adb8339dd0_0;  1 drivers
L_000002adb8343128 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000002adb833aa50_0 .net/2u *"_ivl_0", 2 0, L_000002adb8343128;  1 drivers
v000002adb833ac30_0 .net *"_ivl_2", 0 0, L_000002adb833bae0;  1 drivers
v000002adb833aaf0_0 .net *"_ivl_4", 15 0, L_000002adb828e120;  1 drivers
L_000002adb8343170 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v000002adb8339a10_0 .net/2s *"_ivl_6", 15 0, L_000002adb8343170;  1 drivers
v000002adb8339bf0_0 .net/s *"_ivl_8", 15 0, L_000002adb833d3e0;  1 drivers
v000002adb833a230_0 .net "add_sub_result", 15 0, L_000002adb83419e0;  1 drivers
v000002adb833ad70_0 .net/s "b_adder", 15 0, L_000002adb833c620;  1 drivers
v000002adb833a7d0_0 .net "c_out", 0 0, L_000002adb83a5240;  1 drivers
v000002adb833a550_0 .net "clk", 0 0, v000002adb833b0e0_0;  1 drivers
v000002adb833ae10_0 .net "div_done", 0 0, v000002adb83372b0_0;  1 drivers
v000002adb833a730_0 .net "div_quotient", 15 0, v000002adb8337350_0;  1 drivers
v000002adb833acd0_0 .net "div_remainder", 15 0, v000002adb8338390_0;  1 drivers
v000002adb833a410_0 .var "div_start", 0 0;
v000002adb833aeb0_0 .var "done", 0 0;
v000002adb8339b50_0 .net "mul_done", 0 0, v000002adb8337710_0;  1 drivers
v000002adb833a4b0_0 .net "mul_result", 15 0, v000002adb8337c10_0;  1 drivers
v000002adb833af50_0 .var "mul_start", 0 0;
v000002adb83398d0_0 .net "opcode", 2 0, v000002adb833ce40_0;  1 drivers
v000002adb8339970_0 .net "reset", 0 0, v000002adb833bfe0_0;  1 drivers
v000002adb833a190_0 .var/s "result", 15 0;
v000002adb8339ab0_0 .net "start", 0 0, v000002adb833d660_0;  1 drivers
v000002adb8339d30_0 .var "state", 1 0;
L_000002adb833bae0 .cmp/eq 3, v000002adb833ce40_0, L_000002adb8343128;
L_000002adb833d3e0 .arith/sum 16, L_000002adb828e120, L_000002adb8343170;
L_000002adb833c620 .functor MUXZ 16, v000002adb8339dd0_0, L_000002adb833d3e0, L_000002adb833bae0, C4<>;
S_000002adb81ee480 .scope module, "add_sub" "csa_16" 3 18, 4 50 0, S_000002adb82c5d70;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v000002adb8330340_0 .net "A", 15 0, v000002adb8339f10_0;  alias, 1 drivers
v000002adb832fa80_0 .net "B", 15 0, L_000002adb833c620;  alias, 1 drivers
v000002adb8330160_0 .net "c1", 0 0, L_000002adb839dc70;  1 drivers
v000002adb8330200_0 .net "c2", 0 0, L_000002adb83a2020;  1 drivers
v000002adb83305c0_0 .net "c3", 0 0, L_000002adb83a25d0;  1 drivers
L_000002adb8343368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002adb8339830_0 .net "c_in", 0 0, L_000002adb8343368;  1 drivers
v000002adb83395b0_0 .net "c_out", 0 0, L_000002adb83a5240;  alias, 1 drivers
v000002adb8337fd0_0 .net "sum", 15 0, L_000002adb83419e0;  alias, 1 drivers
L_000002adb833b2c0 .part v000002adb8339f10_0, 0, 4;
L_000002adb833bea0 .part L_000002adb833c620, 0, 4;
L_000002adb833dfc0 .part v000002adb8339f10_0, 4, 4;
L_000002adb833e4c0 .part L_000002adb833c620, 4, 4;
L_000002adb833e420 .part v000002adb8339f10_0, 8, 4;
L_000002adb833d980 .part L_000002adb833c620, 8, 4;
L_000002adb833de80 .part v000002adb8339f10_0, 12, 4;
L_000002adb833df20 .part L_000002adb833c620, 12, 4;
L_000002adb83419e0 .concat8 [ 4 4 4 4], L_000002adb833d840, L_000002adb833e740, L_000002adb833e920, L_000002adb833dde0;
S_000002adb81ee610 .scope module, "csa2" "csa_4" 4 53, 4 40 0, S_000002adb81ee480;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v000002adb831ed50_0 .net "A", 3 0, L_000002adb833dfc0;  1 drivers
v000002adb831efd0_0 .net "B", 3 0, L_000002adb833e4c0;  1 drivers
v000002adb831f070_0 .net "c_in", 0 0, L_000002adb839dc70;  alias, 1 drivers
v000002adb831f250_0 .net "c_out", 0 0, L_000002adb83a2020;  alias, 1 drivers
v000002adb831f2f0_0 .net "c_out_1", 0 0, L_000002adb839d6c0;  1 drivers
v000002adb831f430_0 .net "c_out_2", 0 0, L_000002adb83a0590;  1 drivers
v000002adb831f4d0_0 .net "sum", 3 0, L_000002adb833e740;  1 drivers
v000002adb83226e0_0 .net "sum_1", 3 0, L_000002adb833cb20;  1 drivers
v000002adb8321560_0 .net "sum_2", 3 0, L_000002adb833cc60;  1 drivers
S_000002adb81d6920 .scope module, "rca_1" "ripple_carry_adder_4" 4 43, 4 11 0, S_000002adb81ee610;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v000002adb831d420_0 .net "A", 3 0, L_000002adb833dfc0;  alias, 1 drivers
v000002adb831ce80_0 .net "B", 3 0, L_000002adb833e4c0;  alias, 1 drivers
v000002adb831cfc0_0 .net "c1", 0 0, L_000002adb839d3b0;  1 drivers
v000002adb831c840_0 .net "c2", 0 0, L_000002adb839d2d0;  1 drivers
v000002adb831d600_0 .net "c3", 0 0, L_000002adb839df80;  1 drivers
L_000002adb83431b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002adb831cca0_0 .net "c_in", 0 0, L_000002adb83431b8;  1 drivers
v000002adb831cac0_0 .net "c_out", 0 0, L_000002adb839d6c0;  alias, 1 drivers
v000002adb831cd40_0 .net "sum", 3 0, L_000002adb833cb20;  alias, 1 drivers
L_000002adb833c800 .part L_000002adb833dfc0, 0, 1;
L_000002adb833c940 .part L_000002adb833e4c0, 0, 1;
L_000002adb833b720 .part L_000002adb833dfc0, 1, 1;
L_000002adb833b9a0 .part L_000002adb833e4c0, 1, 1;
L_000002adb833d2a0 .part L_000002adb833dfc0, 2, 1;
L_000002adb833c9e0 .part L_000002adb833e4c0, 2, 1;
L_000002adb833bd60 .part L_000002adb833dfc0, 3, 1;
L_000002adb833ca80 .part L_000002adb833e4c0, 3, 1;
L_000002adb833cb20 .concat8 [ 1 1 1 1], L_000002adb839d9d0, L_000002adb839d490, L_000002adb839d570, L_000002adb839dff0;
S_000002adb81d6ab0 .scope module, "f1" "FA" 4 13, 4 1 0, S_000002adb81d6920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000002adb839d9d0 .functor XOR 1, L_000002adb833c800, L_000002adb833c940, L_000002adb83431b8, C4<0>;
L_000002adb839dd50 .functor AND 1, L_000002adb833c800, L_000002adb833c940, C4<1>, C4<1>;
L_000002adb839ddc0 .functor AND 1, L_000002adb833c800, L_000002adb83431b8, C4<1>, C4<1>;
L_000002adb839de30 .functor AND 1, L_000002adb833c940, L_000002adb83431b8, C4<1>, C4<1>;
L_000002adb839d3b0 .functor OR 1, L_000002adb839dd50, L_000002adb839ddc0, L_000002adb839de30, C4<0>;
v000002adb82a7d20_0 .net "a", 0 0, L_000002adb833c800;  1 drivers
v000002adb82a7dc0_0 .net "b", 0 0, L_000002adb833c940;  1 drivers
v000002adb82a69c0_0 .net "c1", 0 0, L_000002adb839dd50;  1 drivers
v000002adb82a6100_0 .net "c2", 0 0, L_000002adb839ddc0;  1 drivers
v000002adb82a7780_0 .net "c3", 0 0, L_000002adb839de30;  1 drivers
v000002adb82a6ba0_0 .net "c_in", 0 0, L_000002adb83431b8;  alias, 1 drivers
v000002adb82a6ce0_0 .net "c_out", 0 0, L_000002adb839d3b0;  alias, 1 drivers
v000002adb82a7320_0 .net "sum", 0 0, L_000002adb839d9d0;  1 drivers
S_000002adb81f7800 .scope module, "f2" "FA" 4 14, 4 1 0, S_000002adb81d6920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000002adb839d490 .functor XOR 1, L_000002adb833b720, L_000002adb833b9a0, L_000002adb839d3b0, C4<0>;
L_000002adb839dea0 .functor AND 1, L_000002adb833b720, L_000002adb833b9a0, C4<1>, C4<1>;
L_000002adb839d500 .functor AND 1, L_000002adb833b720, L_000002adb839d3b0, C4<1>, C4<1>;
L_000002adb839df10 .functor AND 1, L_000002adb833b9a0, L_000002adb839d3b0, C4<1>, C4<1>;
L_000002adb839d2d0 .functor OR 1, L_000002adb839dea0, L_000002adb839d500, L_000002adb839df10, C4<0>;
v000002adb82a6d80_0 .net "a", 0 0, L_000002adb833b720;  1 drivers
v000002adb82a6380_0 .net "b", 0 0, L_000002adb833b9a0;  1 drivers
v000002adb82a70a0_0 .net "c1", 0 0, L_000002adb839dea0;  1 drivers
v000002adb82a6560_0 .net "c2", 0 0, L_000002adb839d500;  1 drivers
v000002adb82a6880_0 .net "c3", 0 0, L_000002adb839df10;  1 drivers
v000002adb82a6420_0 .net "c_in", 0 0, L_000002adb839d3b0;  alias, 1 drivers
v000002adb82a7140_0 .net "c_out", 0 0, L_000002adb839d2d0;  alias, 1 drivers
v000002adb82a75a0_0 .net "sum", 0 0, L_000002adb839d490;  1 drivers
S_000002adb81f7990 .scope module, "f3" "FA" 4 15, 4 1 0, S_000002adb81d6920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000002adb839d570 .functor XOR 1, L_000002adb833d2a0, L_000002adb833c9e0, L_000002adb839d2d0, C4<0>;
L_000002adb839d5e0 .functor AND 1, L_000002adb833d2a0, L_000002adb833c9e0, C4<1>, C4<1>;
L_000002adb839d960 .functor AND 1, L_000002adb833d2a0, L_000002adb839d2d0, C4<1>, C4<1>;
L_000002adb839d340 .functor AND 1, L_000002adb833c9e0, L_000002adb839d2d0, C4<1>, C4<1>;
L_000002adb839df80 .functor OR 1, L_000002adb839d5e0, L_000002adb839d960, L_000002adb839d340, C4<0>;
v000002adb82a71e0_0 .net "a", 0 0, L_000002adb833d2a0;  1 drivers
v000002adb82a7280_0 .net "b", 0 0, L_000002adb833c9e0;  1 drivers
v000002adb82a73c0_0 .net "c1", 0 0, L_000002adb839d5e0;  1 drivers
v000002adb82a7460_0 .net "c2", 0 0, L_000002adb839d960;  1 drivers
v000002adb82a7500_0 .net "c3", 0 0, L_000002adb839d340;  1 drivers
v000002adb82859a0_0 .net "c_in", 0 0, L_000002adb839d2d0;  alias, 1 drivers
v000002adb8284be0_0 .net "c_out", 0 0, L_000002adb839df80;  alias, 1 drivers
v000002adb828b490_0 .net "sum", 0 0, L_000002adb839d570;  1 drivers
S_000002adb81e5250 .scope module, "f4" "FA" 4 16, 4 1 0, S_000002adb81d6920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000002adb839dff0 .functor XOR 1, L_000002adb833bd60, L_000002adb833ca80, L_000002adb839df80, C4<0>;
L_000002adb839d8f0 .functor AND 1, L_000002adb833bd60, L_000002adb833ca80, C4<1>, C4<1>;
L_000002adb839d650 .functor AND 1, L_000002adb833bd60, L_000002adb839df80, C4<1>, C4<1>;
L_000002adb839d1f0 .functor AND 1, L_000002adb833ca80, L_000002adb839df80, C4<1>, C4<1>;
L_000002adb839d6c0 .functor OR 1, L_000002adb839d8f0, L_000002adb839d650, L_000002adb839d1f0, C4<0>;
v000002adb82673d0_0 .net "a", 0 0, L_000002adb833bd60;  1 drivers
v000002adb8273b60_0 .net "b", 0 0, L_000002adb833ca80;  1 drivers
v000002adb831c520_0 .net "c1", 0 0, L_000002adb839d8f0;  1 drivers
v000002adb831cc00_0 .net "c2", 0 0, L_000002adb839d650;  1 drivers
v000002adb831d920_0 .net "c3", 0 0, L_000002adb839d1f0;  1 drivers
v000002adb831c5c0_0 .net "c_in", 0 0, L_000002adb839df80;  alias, 1 drivers
v000002adb831cde0_0 .net "c_out", 0 0, L_000002adb839d6c0;  alias, 1 drivers
v000002adb831c700_0 .net "sum", 0 0, L_000002adb839dff0;  1 drivers
S_000002adb81e53e0 .scope module, "rca_2" "ripple_carry_adder_4" 4 44, 4 11 0, S_000002adb81ee610;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v000002adb831dd80_0 .net "A", 3 0, L_000002adb833dfc0;  alias, 1 drivers
v000002adb831c020_0 .net "B", 3 0, L_000002adb833e4c0;  alias, 1 drivers
v000002adb831c0c0_0 .net "c1", 0 0, L_000002adb83a07c0;  1 drivers
v000002adb831c160_0 .net "c2", 0 0, L_000002adb83a0ec0;  1 drivers
v000002adb831f570_0 .net "c3", 0 0, L_000002adb83a0440;  1 drivers
L_000002adb8343200 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002adb831fed0_0 .net "c_in", 0 0, L_000002adb8343200;  1 drivers
v000002adb831ef30_0 .net "c_out", 0 0, L_000002adb83a0590;  alias, 1 drivers
v000002adb831ead0_0 .net "sum", 3 0, L_000002adb833cc60;  alias, 1 drivers
L_000002adb833b4a0 .part L_000002adb833dfc0, 0, 1;
L_000002adb833cbc0 .part L_000002adb833e4c0, 0, 1;
L_000002adb833b540 .part L_000002adb833dfc0, 1, 1;
L_000002adb833cf80 .part L_000002adb833e4c0, 1, 1;
L_000002adb833d7a0 .part L_000002adb833dfc0, 2, 1;
L_000002adb833d020 .part L_000002adb833e4c0, 2, 1;
L_000002adb833be00 .part L_000002adb833dfc0, 3, 1;
L_000002adb833b7c0 .part L_000002adb833e4c0, 3, 1;
L_000002adb833cc60 .concat8 [ 1 1 1 1], L_000002adb839d110, L_000002adb83a0c20, L_000002adb83a0c90, L_000002adb83a0de0;
S_000002adb81ddd60 .scope module, "f1" "FA" 4 13, 4 1 0, S_000002adb81e53e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000002adb839d110 .functor XOR 1, L_000002adb833b4a0, L_000002adb833cbc0, L_000002adb8343200, C4<0>;
L_000002adb839dab0 .functor AND 1, L_000002adb833b4a0, L_000002adb833cbc0, C4<1>, C4<1>;
L_000002adb83a1010 .functor AND 1, L_000002adb833b4a0, L_000002adb8343200, C4<1>, C4<1>;
L_000002adb83a0e50 .functor AND 1, L_000002adb833cbc0, L_000002adb8343200, C4<1>, C4<1>;
L_000002adb83a07c0 .functor OR 1, L_000002adb839dab0, L_000002adb83a1010, L_000002adb83a0e50, C4<0>;
v000002adb831c2a0_0 .net "a", 0 0, L_000002adb833b4a0;  1 drivers
v000002adb831dec0_0 .net "b", 0 0, L_000002adb833cbc0;  1 drivers
v000002adb831cf20_0 .net "c1", 0 0, L_000002adb839dab0;  1 drivers
v000002adb831c980_0 .net "c2", 0 0, L_000002adb83a1010;  1 drivers
v000002adb831d6a0_0 .net "c3", 0 0, L_000002adb83a0e50;  1 drivers
v000002adb831c3e0_0 .net "c_in", 0 0, L_000002adb8343200;  alias, 1 drivers
v000002adb831c8e0_0 .net "c_out", 0 0, L_000002adb83a07c0;  alias, 1 drivers
v000002adb831c200_0 .net "sum", 0 0, L_000002adb839d110;  1 drivers
S_000002adb81ddef0 .scope module, "f2" "FA" 4 14, 4 1 0, S_000002adb81e53e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000002adb83a0c20 .functor XOR 1, L_000002adb833b540, L_000002adb833cf80, L_000002adb83a07c0, C4<0>;
L_000002adb83a0130 .functor AND 1, L_000002adb833b540, L_000002adb833cf80, C4<1>, C4<1>;
L_000002adb83a0830 .functor AND 1, L_000002adb833b540, L_000002adb83a07c0, C4<1>, C4<1>;
L_000002adb83a0d00 .functor AND 1, L_000002adb833cf80, L_000002adb83a07c0, C4<1>, C4<1>;
L_000002adb83a0ec0 .functor OR 1, L_000002adb83a0130, L_000002adb83a0830, L_000002adb83a0d00, C4<0>;
v000002adb831d060_0 .net "a", 0 0, L_000002adb833b540;  1 drivers
v000002adb831c340_0 .net "b", 0 0, L_000002adb833cf80;  1 drivers
v000002adb831c480_0 .net "c1", 0 0, L_000002adb83a0130;  1 drivers
v000002adb831d7e0_0 .net "c2", 0 0, L_000002adb83a0830;  1 drivers
v000002adb831c660_0 .net "c3", 0 0, L_000002adb83a0d00;  1 drivers
v000002adb831c7a0_0 .net "c_in", 0 0, L_000002adb83a07c0;  alias, 1 drivers
v000002adb831d100_0 .net "c_out", 0 0, L_000002adb83a0ec0;  alias, 1 drivers
v000002adb831de20_0 .net "sum", 0 0, L_000002adb83a0c20;  1 drivers
S_000002adb81e07f0 .scope module, "f3" "FA" 4 15, 4 1 0, S_000002adb81e53e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000002adb83a0c90 .functor XOR 1, L_000002adb833d7a0, L_000002adb833d020, L_000002adb83a0ec0, C4<0>;
L_000002adb83a0fa0 .functor AND 1, L_000002adb833d7a0, L_000002adb833d020, C4<1>, C4<1>;
L_000002adb83a0520 .functor AND 1, L_000002adb833d7a0, L_000002adb83a0ec0, C4<1>, C4<1>;
L_000002adb83a0d70 .functor AND 1, L_000002adb833d020, L_000002adb83a0ec0, C4<1>, C4<1>;
L_000002adb83a0440 .functor OR 1, L_000002adb83a0fa0, L_000002adb83a0520, L_000002adb83a0d70, C4<0>;
v000002adb831d880_0 .net "a", 0 0, L_000002adb833d7a0;  1 drivers
v000002adb831cb60_0 .net "b", 0 0, L_000002adb833d020;  1 drivers
v000002adb831d560_0 .net "c1", 0 0, L_000002adb83a0fa0;  1 drivers
v000002adb831d740_0 .net "c2", 0 0, L_000002adb83a0520;  1 drivers
v000002adb831ca20_0 .net "c3", 0 0, L_000002adb83a0d70;  1 drivers
v000002adb831d240_0 .net "c_in", 0 0, L_000002adb83a0ec0;  alias, 1 drivers
v000002adb831d1a0_0 .net "c_out", 0 0, L_000002adb83a0440;  alias, 1 drivers
v000002adb831d4c0_0 .net "sum", 0 0, L_000002adb83a0c90;  1 drivers
S_000002adb81e0980 .scope module, "f4" "FA" 4 16, 4 1 0, S_000002adb81e53e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000002adb83a0de0 .functor XOR 1, L_000002adb833be00, L_000002adb833b7c0, L_000002adb83a0440, C4<0>;
L_000002adb83a01a0 .functor AND 1, L_000002adb833be00, L_000002adb833b7c0, C4<1>, C4<1>;
L_000002adb83a0670 .functor AND 1, L_000002adb833be00, L_000002adb83a0440, C4<1>, C4<1>;
L_000002adb83a0750 .functor AND 1, L_000002adb833b7c0, L_000002adb83a0440, C4<1>, C4<1>;
L_000002adb83a0590 .functor OR 1, L_000002adb83a01a0, L_000002adb83a0670, L_000002adb83a0750, C4<0>;
v000002adb831dce0_0 .net "a", 0 0, L_000002adb833be00;  1 drivers
v000002adb831d2e0_0 .net "b", 0 0, L_000002adb833b7c0;  1 drivers
v000002adb831d9c0_0 .net "c1", 0 0, L_000002adb83a01a0;  1 drivers
v000002adb831da60_0 .net "c2", 0 0, L_000002adb83a0670;  1 drivers
v000002adb831d380_0 .net "c3", 0 0, L_000002adb83a0750;  1 drivers
v000002adb831dc40_0 .net "c_in", 0 0, L_000002adb83a0440;  alias, 1 drivers
v000002adb831db00_0 .net "c_out", 0 0, L_000002adb83a0590;  alias, 1 drivers
v000002adb831dba0_0 .net "sum", 0 0, L_000002adb83a0de0;  1 drivers
S_000002adb820e260 .scope module, "result_1" "mux_84" 4 45, 4 30 0, S_000002adb81ee610;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 4 "out";
v000002adb831fbb0_0 .net "A", 3 0, L_000002adb833cb20;  alias, 1 drivers
v000002adb831f1b0_0 .net "B", 3 0, L_000002adb833cc60;  alias, 1 drivers
v000002adb831e3f0_0 .net "out", 3 0, L_000002adb833e740;  alias, 1 drivers
v000002adb831e850_0 .net "select", 0 0, L_000002adb839dc70;  alias, 1 drivers
L_000002adb833d0c0 .part L_000002adb833cb20, 0, 1;
L_000002adb833d160 .part L_000002adb833cc60, 0, 1;
L_000002adb833d480 .part L_000002adb833cb20, 1, 1;
L_000002adb833d520 .part L_000002adb833cc60, 1, 1;
L_000002adb833b220 .part L_000002adb833cb20, 2, 1;
L_000002adb833f500 .part L_000002adb833cc60, 2, 1;
L_000002adb833dca0 .part L_000002adb833cb20, 3, 1;
L_000002adb8340040 .part L_000002adb833cc60, 3, 1;
L_000002adb833e740 .concat8 [ 1 1 1 1], L_000002adb83a0360, L_000002adb83a08a0, L_000002adb83a0910, L_000002adb83a0b40;
S_000002adb820e3f0 .scope generate, "mux_loop[0]" "mux_loop[0]" 4 33, 4 33 0, S_000002adb820e260;
 .timescale 0 0;
P_000002adb82b9300 .param/l "i" 0 4 33, +C4<00>;
S_000002adb8202430 .scope module, "m" "mux_21" 4 34, 4 20 0, S_000002adb820e3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_000002adb83a04b0 .functor NOT 1, L_000002adb839dc70, C4<0>, C4<0>, C4<0>;
L_000002adb83a0f30 .functor AND 1, L_000002adb833d0c0, L_000002adb83a04b0, C4<1>, C4<1>;
L_000002adb83a0210 .functor AND 1, L_000002adb833d160, L_000002adb839dc70, C4<1>, C4<1>;
L_000002adb83a0360 .functor OR 1, L_000002adb83a0f30, L_000002adb83a0210, C4<0>, C4<0>;
v000002adb831e210_0 .net "a", 0 0, L_000002adb833d0c0;  1 drivers
v000002adb831e030_0 .net "b", 0 0, L_000002adb833d160;  1 drivers
v000002adb831fc50_0 .net "c1", 0 0, L_000002adb83a0f30;  1 drivers
v000002adb831fd90_0 .net "c2", 0 0, L_000002adb83a0210;  1 drivers
v000002adb831fe30_0 .net "out", 0 0, L_000002adb83a0360;  1 drivers
v000002adb831e490_0 .net "s", 0 0, L_000002adb839dc70;  alias, 1 drivers
v000002adb831f610_0 .net "s_not", 0 0, L_000002adb83a04b0;  1 drivers
S_000002adb8320680 .scope generate, "mux_loop[1]" "mux_loop[1]" 4 33, 4 33 0, S_000002adb820e260;
 .timescale 0 0;
P_000002adb82b9340 .param/l "i" 0 4 33, +C4<01>;
S_000002adb8320e50 .scope module, "m" "mux_21" 4 34, 4 20 0, S_000002adb8320680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_000002adb83a0280 .functor NOT 1, L_000002adb839dc70, C4<0>, C4<0>, C4<0>;
L_000002adb83a0600 .functor AND 1, L_000002adb833d480, L_000002adb83a0280, C4<1>, C4<1>;
L_000002adb83a06e0 .functor AND 1, L_000002adb833d520, L_000002adb839dc70, C4<1>, C4<1>;
L_000002adb83a08a0 .functor OR 1, L_000002adb83a0600, L_000002adb83a06e0, C4<0>, C4<0>;
v000002adb831fcf0_0 .net "a", 0 0, L_000002adb833d480;  1 drivers
v000002adb831edf0_0 .net "b", 0 0, L_000002adb833d520;  1 drivers
v000002adb831e0d0_0 .net "c1", 0 0, L_000002adb83a0600;  1 drivers
v000002adb831fb10_0 .net "c2", 0 0, L_000002adb83a06e0;  1 drivers
v000002adb831f6b0_0 .net "out", 0 0, L_000002adb83a08a0;  1 drivers
v000002adb831f7f0_0 .net "s", 0 0, L_000002adb839dc70;  alias, 1 drivers
v000002adb831e530_0 .net "s_not", 0 0, L_000002adb83a0280;  1 drivers
S_000002adb83209a0 .scope generate, "mux_loop[2]" "mux_loop[2]" 4 33, 4 33 0, S_000002adb820e260;
 .timescale 0 0;
P_000002adb82b9380 .param/l "i" 0 4 33, +C4<010>;
S_000002adb8320040 .scope module, "m" "mux_21" 4 34, 4 20 0, S_000002adb83209a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_000002adb83a02f0 .functor NOT 1, L_000002adb839dc70, C4<0>, C4<0>, C4<0>;
L_000002adb83a03d0 .functor AND 1, L_000002adb833b220, L_000002adb83a02f0, C4<1>, C4<1>;
L_000002adb83a09f0 .functor AND 1, L_000002adb833f500, L_000002adb839dc70, C4<1>, C4<1>;
L_000002adb83a0910 .functor OR 1, L_000002adb83a03d0, L_000002adb83a09f0, C4<0>, C4<0>;
v000002adb831e8f0_0 .net "a", 0 0, L_000002adb833b220;  1 drivers
v000002adb831f750_0 .net "b", 0 0, L_000002adb833f500;  1 drivers
v000002adb831e5d0_0 .net "c1", 0 0, L_000002adb83a03d0;  1 drivers
v000002adb831ee90_0 .net "c2", 0 0, L_000002adb83a09f0;  1 drivers
v000002adb831f890_0 .net "out", 0 0, L_000002adb83a0910;  1 drivers
v000002adb831e670_0 .net "s", 0 0, L_000002adb839dc70;  alias, 1 drivers
v000002adb831f9d0_0 .net "s_not", 0 0, L_000002adb83a02f0;  1 drivers
S_000002adb8320b30 .scope generate, "mux_loop[3]" "mux_loop[3]" 4 33, 4 33 0, S_000002adb820e260;
 .timescale 0 0;
P_000002adb82b9540 .param/l "i" 0 4 33, +C4<011>;
S_000002adb8320cc0 .scope module, "m" "mux_21" 4 34, 4 20 0, S_000002adb8320b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_000002adb83a0980 .functor NOT 1, L_000002adb839dc70, C4<0>, C4<0>, C4<0>;
L_000002adb83a0a60 .functor AND 1, L_000002adb833dca0, L_000002adb83a0980, C4<1>, C4<1>;
L_000002adb83a0ad0 .functor AND 1, L_000002adb8340040, L_000002adb839dc70, C4<1>, C4<1>;
L_000002adb83a0b40 .functor OR 1, L_000002adb83a0a60, L_000002adb83a0ad0, C4<0>, C4<0>;
v000002adb831e2b0_0 .net "a", 0 0, L_000002adb833dca0;  1 drivers
v000002adb831e350_0 .net "b", 0 0, L_000002adb8340040;  1 drivers
v000002adb831e170_0 .net "c1", 0 0, L_000002adb83a0a60;  1 drivers
v000002adb831e710_0 .net "c2", 0 0, L_000002adb83a0ad0;  1 drivers
v000002adb831fa70_0 .net "out", 0 0, L_000002adb83a0b40;  1 drivers
v000002adb831f930_0 .net "s", 0 0, L_000002adb839dc70;  alias, 1 drivers
v000002adb831e7b0_0 .net "s_not", 0 0, L_000002adb83a0980;  1 drivers
S_000002adb83201d0 .scope module, "result_2" "mux_21" 4 46, 4 20 0, S_000002adb81ee610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_000002adb83a0bb0 .functor NOT 1, L_000002adb839dc70, C4<0>, C4<0>, C4<0>;
L_000002adb83a1610 .functor AND 1, L_000002adb839d6c0, L_000002adb83a0bb0, C4<1>, C4<1>;
L_000002adb83a14c0 .functor AND 1, L_000002adb83a0590, L_000002adb839dc70, C4<1>, C4<1>;
L_000002adb83a2020 .functor OR 1, L_000002adb83a1610, L_000002adb83a14c0, C4<0>, C4<0>;
v000002adb831e990_0 .net "a", 0 0, L_000002adb839d6c0;  alias, 1 drivers
v000002adb831ea30_0 .net "b", 0 0, L_000002adb83a0590;  alias, 1 drivers
v000002adb831f390_0 .net "c1", 0 0, L_000002adb83a1610;  1 drivers
v000002adb831eb70_0 .net "c2", 0 0, L_000002adb83a14c0;  1 drivers
v000002adb831ec10_0 .net "out", 0 0, L_000002adb83a2020;  alias, 1 drivers
v000002adb831ecb0_0 .net "s", 0 0, L_000002adb839dc70;  alias, 1 drivers
v000002adb831f110_0 .net "s_not", 0 0, L_000002adb83a0bb0;  1 drivers
S_000002adb8320360 .scope module, "csa3" "csa_4" 4 54, 4 40 0, S_000002adb81ee480;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v000002adb8328e80_0 .net "A", 3 0, L_000002adb833e420;  1 drivers
v000002adb8328d40_0 .net "B", 3 0, L_000002adb833d980;  1 drivers
v000002adb83276c0_0 .net "c_in", 0 0, L_000002adb83a2020;  alias, 1 drivers
v000002adb83280c0_0 .net "c_out", 0 0, L_000002adb83a25d0;  alias, 1 drivers
v000002adb8328a20_0 .net "c_out_1", 0 0, L_000002adb83a1680;  1 drivers
v000002adb83283e0_0 .net "c_out_2", 0 0, L_000002adb83a2330;  1 drivers
v000002adb8328f20_0 .net "sum", 3 0, L_000002adb833e920;  1 drivers
v000002adb8328700_0 .net "sum_1", 3 0, L_000002adb833ef60;  1 drivers
v000002adb83288e0_0 .net "sum_2", 3 0, L_000002adb833ea60;  1 drivers
S_000002adb8320810 .scope module, "rca_1" "ripple_carry_adder_4" 4 43, 4 11 0, S_000002adb8320360;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v000002adb8322c80_0 .net "A", 3 0, L_000002adb833e420;  alias, 1 drivers
v000002adb83230e0_0 .net "B", 3 0, L_000002adb833d980;  alias, 1 drivers
v000002adb83234a0_0 .net "c1", 0 0, L_000002adb83a28e0;  1 drivers
v000002adb83221e0_0 .net "c2", 0 0, L_000002adb83a2cd0;  1 drivers
v000002adb83235e0_0 .net "c3", 0 0, L_000002adb83a1b50;  1 drivers
L_000002adb8343248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002adb83216a0_0 .net "c_in", 0 0, L_000002adb8343248;  1 drivers
v000002adb8323540_0 .net "c_out", 0 0, L_000002adb83a1680;  alias, 1 drivers
v000002adb8322320_0 .net "sum", 3 0, L_000002adb833ef60;  alias, 1 drivers
L_000002adb833f5a0 .part L_000002adb833e420, 0, 1;
L_000002adb833e880 .part L_000002adb833d980, 0, 1;
L_000002adb833e560 .part L_000002adb833e420, 1, 1;
L_000002adb833f8c0 .part L_000002adb833d980, 1, 1;
L_000002adb833e9c0 .part L_000002adb833e420, 2, 1;
L_000002adb833f140 .part L_000002adb833d980, 2, 1;
L_000002adb833f460 .part L_000002adb833e420, 3, 1;
L_000002adb833f6e0 .part L_000002adb833d980, 3, 1;
L_000002adb833ef60 .concat8 [ 1 1 1 1], L_000002adb83a2800, L_000002adb83a1bc0, L_000002adb83a1920, L_000002adb83a2c60;
S_000002adb83204f0 .scope module, "f1" "FA" 4 13, 4 1 0, S_000002adb8320810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000002adb83a2800 .functor XOR 1, L_000002adb833f5a0, L_000002adb833e880, L_000002adb8343248, C4<0>;
L_000002adb83a1c30 .functor AND 1, L_000002adb833f5a0, L_000002adb833e880, C4<1>, C4<1>;
L_000002adb83a17d0 .functor AND 1, L_000002adb833f5a0, L_000002adb8343248, C4<1>, C4<1>;
L_000002adb83a18b0 .functor AND 1, L_000002adb833e880, L_000002adb8343248, C4<1>, C4<1>;
L_000002adb83a28e0 .functor OR 1, L_000002adb83a1c30, L_000002adb83a17d0, L_000002adb83a18b0, C4<0>;
v000002adb8322e60_0 .net "a", 0 0, L_000002adb833f5a0;  1 drivers
v000002adb8322780_0 .net "b", 0 0, L_000002adb833e880;  1 drivers
v000002adb8322820_0 .net "c1", 0 0, L_000002adb83a1c30;  1 drivers
v000002adb83228c0_0 .net "c2", 0 0, L_000002adb83a17d0;  1 drivers
v000002adb8321c40_0 .net "c3", 0 0, L_000002adb83a18b0;  1 drivers
v000002adb8322fa0_0 .net "c_in", 0 0, L_000002adb8343248;  alias, 1 drivers
v000002adb83214c0_0 .net "c_out", 0 0, L_000002adb83a28e0;  alias, 1 drivers
v000002adb83217e0_0 .net "sum", 0 0, L_000002adb83a2800;  1 drivers
S_000002adb8325380 .scope module, "f2" "FA" 4 14, 4 1 0, S_000002adb8320810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000002adb83a1bc0 .functor XOR 1, L_000002adb833e560, L_000002adb833f8c0, L_000002adb83a28e0, C4<0>;
L_000002adb83a1840 .functor AND 1, L_000002adb833e560, L_000002adb833f8c0, C4<1>, C4<1>;
L_000002adb83a15a0 .functor AND 1, L_000002adb833e560, L_000002adb83a28e0, C4<1>, C4<1>;
L_000002adb83a2950 .functor AND 1, L_000002adb833f8c0, L_000002adb83a28e0, C4<1>, C4<1>;
L_000002adb83a2cd0 .functor OR 1, L_000002adb83a1840, L_000002adb83a15a0, L_000002adb83a2950, C4<0>;
v000002adb8323040_0 .net "a", 0 0, L_000002adb833e560;  1 drivers
v000002adb8321a60_0 .net "b", 0 0, L_000002adb833f8c0;  1 drivers
v000002adb8321920_0 .net "c1", 0 0, L_000002adb83a1840;  1 drivers
v000002adb83225a0_0 .net "c2", 0 0, L_000002adb83a15a0;  1 drivers
v000002adb8321ce0_0 .net "c3", 0 0, L_000002adb83a2950;  1 drivers
v000002adb83237c0_0 .net "c_in", 0 0, L_000002adb83a28e0;  alias, 1 drivers
v000002adb83211a0_0 .net "c_out", 0 0, L_000002adb83a2cd0;  alias, 1 drivers
v000002adb8322f00_0 .net "sum", 0 0, L_000002adb83a1bc0;  1 drivers
S_000002adb83259c0 .scope module, "f3" "FA" 4 15, 4 1 0, S_000002adb8320810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000002adb83a1920 .functor XOR 1, L_000002adb833e9c0, L_000002adb833f140, L_000002adb83a2cd0, C4<0>;
L_000002adb83a1140 .functor AND 1, L_000002adb833e9c0, L_000002adb833f140, C4<1>, C4<1>;
L_000002adb83a1530 .functor AND 1, L_000002adb833e9c0, L_000002adb83a2cd0, C4<1>, C4<1>;
L_000002adb83a2480 .functor AND 1, L_000002adb833f140, L_000002adb83a2cd0, C4<1>, C4<1>;
L_000002adb83a1b50 .functor OR 1, L_000002adb83a1140, L_000002adb83a1530, L_000002adb83a2480, C4<0>;
v000002adb83212e0_0 .net "a", 0 0, L_000002adb833e9c0;  1 drivers
v000002adb8321100_0 .net "b", 0 0, L_000002adb833f140;  1 drivers
v000002adb8322000_0 .net "c1", 0 0, L_000002adb83a1140;  1 drivers
v000002adb83220a0_0 .net "c2", 0 0, L_000002adb83a1530;  1 drivers
v000002adb8321600_0 .net "c3", 0 0, L_000002adb83a2480;  1 drivers
v000002adb8322500_0 .net "c_in", 0 0, L_000002adb83a2cd0;  alias, 1 drivers
v000002adb8322140_0 .net "c_out", 0 0, L_000002adb83a1b50;  alias, 1 drivers
v000002adb8322dc0_0 .net "sum", 0 0, L_000002adb83a1920;  1 drivers
S_000002adb8325b50 .scope module, "f4" "FA" 4 16, 4 1 0, S_000002adb8320810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000002adb83a2c60 .functor XOR 1, L_000002adb833f460, L_000002adb833f6e0, L_000002adb83a1b50, C4<0>;
L_000002adb83a2870 .functor AND 1, L_000002adb833f460, L_000002adb833f6e0, C4<1>, C4<1>;
L_000002adb83a1ca0 .functor AND 1, L_000002adb833f460, L_000002adb83a1b50, C4<1>, C4<1>;
L_000002adb83a1990 .functor AND 1, L_000002adb833f6e0, L_000002adb83a1b50, C4<1>, C4<1>;
L_000002adb83a1680 .functor OR 1, L_000002adb83a2870, L_000002adb83a1ca0, L_000002adb83a1990, C4<0>;
v000002adb8323680_0 .net "a", 0 0, L_000002adb833f460;  1 drivers
v000002adb8321b00_0 .net "b", 0 0, L_000002adb833f6e0;  1 drivers
v000002adb8323720_0 .net "c1", 0 0, L_000002adb83a2870;  1 drivers
v000002adb8321880_0 .net "c2", 0 0, L_000002adb83a1ca0;  1 drivers
v000002adb83223c0_0 .net "c3", 0 0, L_000002adb83a1990;  1 drivers
v000002adb8323220_0 .net "c_in", 0 0, L_000002adb83a1b50;  alias, 1 drivers
v000002adb8321ba0_0 .net "c_out", 0 0, L_000002adb83a1680;  alias, 1 drivers
v000002adb83219c0_0 .net "sum", 0 0, L_000002adb83a2c60;  1 drivers
S_000002adb8326000 .scope module, "rca_2" "ripple_carry_adder_4" 4 44, 4 11 0, S_000002adb8320360;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v000002adb8324e40_0 .net "A", 3 0, L_000002adb833e420;  alias, 1 drivers
v000002adb8324760_0 .net "B", 3 0, L_000002adb833d980;  alias, 1 drivers
v000002adb8324440_0 .net "c1", 0 0, L_000002adb83a2720;  1 drivers
v000002adb8323f40_0 .net "c2", 0 0, L_000002adb83a2560;  1 drivers
v000002adb83249e0_0 .net "c3", 0 0, L_000002adb83a1ed0;  1 drivers
L_000002adb8343290 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002adb8323c20_0 .net "c_in", 0 0, L_000002adb8343290;  1 drivers
v000002adb8323fe0_0 .net "c_out", 0 0, L_000002adb83a2330;  alias, 1 drivers
v000002adb83239a0_0 .net "sum", 3 0, L_000002adb833ea60;  alias, 1 drivers
L_000002adb833e1a0 .part L_000002adb833e420, 0, 1;
L_000002adb833ee20 .part L_000002adb833d980, 0, 1;
L_000002adb833e060 .part L_000002adb833e420, 1, 1;
L_000002adb833f640 .part L_000002adb833d980, 1, 1;
L_000002adb833e7e0 .part L_000002adb833e420, 2, 1;
L_000002adb833e240 .part L_000002adb833d980, 2, 1;
L_000002adb833f1e0 .part L_000002adb833e420, 3, 1;
L_000002adb833ffa0 .part L_000002adb833d980, 3, 1;
L_000002adb833ea60 .concat8 [ 1 1 1 1], L_000002adb83a1a00, L_000002adb83a11b0, L_000002adb83a1d80, L_000002adb83a1df0;
S_000002adb8325830 .scope module, "f1" "FA" 4 13, 4 1 0, S_000002adb8326000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000002adb83a1a00 .functor XOR 1, L_000002adb833e1a0, L_000002adb833ee20, L_000002adb8343290, C4<0>;
L_000002adb83a29c0 .functor AND 1, L_000002adb833e1a0, L_000002adb833ee20, C4<1>, C4<1>;
L_000002adb83a2410 .functor AND 1, L_000002adb833e1a0, L_000002adb8343290, C4<1>, C4<1>;
L_000002adb83a26b0 .functor AND 1, L_000002adb833ee20, L_000002adb8343290, C4<1>, C4<1>;
L_000002adb83a2720 .functor OR 1, L_000002adb83a29c0, L_000002adb83a2410, L_000002adb83a26b0, C4<0>;
v000002adb8322280_0 .net "a", 0 0, L_000002adb833e1a0;  1 drivers
v000002adb8322460_0 .net "b", 0 0, L_000002adb833ee20;  1 drivers
v000002adb8321d80_0 .net "c1", 0 0, L_000002adb83a29c0;  1 drivers
v000002adb8322640_0 .net "c2", 0 0, L_000002adb83a2410;  1 drivers
v000002adb8321ec0_0 .net "c3", 0 0, L_000002adb83a26b0;  1 drivers
v000002adb8321e20_0 .net "c_in", 0 0, L_000002adb8343290;  alias, 1 drivers
v000002adb83232c0_0 .net "c_out", 0 0, L_000002adb83a2720;  alias, 1 drivers
v000002adb8321f60_0 .net "sum", 0 0, L_000002adb83a1a00;  1 drivers
S_000002adb8325ce0 .scope module, "f2" "FA" 4 14, 4 1 0, S_000002adb8326000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000002adb83a11b0 .functor XOR 1, L_000002adb833e060, L_000002adb833f640, L_000002adb83a2720, C4<0>;
L_000002adb83a1a70 .functor AND 1, L_000002adb833e060, L_000002adb833f640, C4<1>, C4<1>;
L_000002adb83a1d10 .functor AND 1, L_000002adb833e060, L_000002adb83a2720, C4<1>, C4<1>;
L_000002adb83a1290 .functor AND 1, L_000002adb833f640, L_000002adb83a2720, C4<1>, C4<1>;
L_000002adb83a2560 .functor OR 1, L_000002adb83a1a70, L_000002adb83a1d10, L_000002adb83a1290, C4<0>;
v000002adb8321740_0 .net "a", 0 0, L_000002adb833e060;  1 drivers
v000002adb8321060_0 .net "b", 0 0, L_000002adb833f640;  1 drivers
v000002adb8322960_0 .net "c1", 0 0, L_000002adb83a1a70;  1 drivers
v000002adb8322a00_0 .net "c2", 0 0, L_000002adb83a1d10;  1 drivers
v000002adb8323180_0 .net "c3", 0 0, L_000002adb83a1290;  1 drivers
v000002adb8322aa0_0 .net "c_in", 0 0, L_000002adb83a2720;  alias, 1 drivers
v000002adb8322b40_0 .net "c_out", 0 0, L_000002adb83a2560;  alias, 1 drivers
v000002adb8322be0_0 .net "sum", 0 0, L_000002adb83a11b0;  1 drivers
S_000002adb83264b0 .scope module, "f3" "FA" 4 15, 4 1 0, S_000002adb8326000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000002adb83a1d80 .functor XOR 1, L_000002adb833e7e0, L_000002adb833e240, L_000002adb83a2560, C4<0>;
L_000002adb83a1300 .functor AND 1, L_000002adb833e7e0, L_000002adb833e240, C4<1>, C4<1>;
L_000002adb83a2bf0 .functor AND 1, L_000002adb833e7e0, L_000002adb83a2560, C4<1>, C4<1>;
L_000002adb83a22c0 .functor AND 1, L_000002adb833e240, L_000002adb83a2560, C4<1>, C4<1>;
L_000002adb83a1ed0 .functor OR 1, L_000002adb83a1300, L_000002adb83a2bf0, L_000002adb83a22c0, C4<0>;
v000002adb8322d20_0 .net "a", 0 0, L_000002adb833e7e0;  1 drivers
v000002adb8323360_0 .net "b", 0 0, L_000002adb833e240;  1 drivers
v000002adb8323400_0 .net "c1", 0 0, L_000002adb83a1300;  1 drivers
v000002adb8321240_0 .net "c2", 0 0, L_000002adb83a2bf0;  1 drivers
v000002adb8321380_0 .net "c3", 0 0, L_000002adb83a22c0;  1 drivers
v000002adb8321420_0 .net "c_in", 0 0, L_000002adb83a2560;  alias, 1 drivers
v000002adb83246c0_0 .net "c_out", 0 0, L_000002adb83a1ed0;  alias, 1 drivers
v000002adb8323b80_0 .net "sum", 0 0, L_000002adb83a1d80;  1 drivers
S_000002adb8325060 .scope module, "f4" "FA" 4 16, 4 1 0, S_000002adb8326000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000002adb83a1df0 .functor XOR 1, L_000002adb833f1e0, L_000002adb833ffa0, L_000002adb83a1ed0, C4<0>;
L_000002adb83a2a30 .functor AND 1, L_000002adb833f1e0, L_000002adb833ffa0, C4<1>, C4<1>;
L_000002adb83a1e60 .functor AND 1, L_000002adb833f1e0, L_000002adb83a1ed0, C4<1>, C4<1>;
L_000002adb83a13e0 .functor AND 1, L_000002adb833ffa0, L_000002adb83a1ed0, C4<1>, C4<1>;
L_000002adb83a2330 .functor OR 1, L_000002adb83a2a30, L_000002adb83a1e60, L_000002adb83a13e0, C4<0>;
v000002adb8323d60_0 .net "a", 0 0, L_000002adb833f1e0;  1 drivers
v000002adb8324940_0 .net "b", 0 0, L_000002adb833ffa0;  1 drivers
v000002adb8323ea0_0 .net "c1", 0 0, L_000002adb83a2a30;  1 drivers
v000002adb8324080_0 .net "c2", 0 0, L_000002adb83a1e60;  1 drivers
v000002adb83241c0_0 .net "c3", 0 0, L_000002adb83a13e0;  1 drivers
v000002adb83243a0_0 .net "c_in", 0 0, L_000002adb83a1ed0;  alias, 1 drivers
v000002adb8324d00_0 .net "c_out", 0 0, L_000002adb83a2330;  alias, 1 drivers
v000002adb8324ee0_0 .net "sum", 0 0, L_000002adb83a1df0;  1 drivers
S_000002adb8326e10 .scope module, "result_1" "mux_84" 4 45, 4 30 0, S_000002adb8320360;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 4 "out";
v000002adb83296a0_0 .net "A", 3 0, L_000002adb833ef60;  alias, 1 drivers
v000002adb8329560_0 .net "B", 3 0, L_000002adb833ea60;  alias, 1 drivers
v000002adb8329060_0 .net "out", 3 0, L_000002adb833e920;  alias, 1 drivers
v000002adb8327580_0 .net "select", 0 0, L_000002adb83a2020;  alias, 1 drivers
L_000002adb833f780 .part L_000002adb833ef60, 0, 1;
L_000002adb833fe60 .part L_000002adb833ea60, 0, 1;
L_000002adb833f820 .part L_000002adb833ef60, 1, 1;
L_000002adb833f960 .part L_000002adb833ea60, 1, 1;
L_000002adb833fa00 .part L_000002adb833ef60, 2, 1;
L_000002adb833f3c0 .part L_000002adb833ea60, 2, 1;
L_000002adb833e100 .part L_000002adb833ef60, 3, 1;
L_000002adb833db60 .part L_000002adb833ea60, 3, 1;
L_000002adb833e920 .concat8 [ 1 1 1 1], L_000002adb83a16f0, L_000002adb83a24f0, L_000002adb83a1fb0, L_000002adb83a2100;
S_000002adb8325510 .scope generate, "mux_loop[0]" "mux_loop[0]" 4 33, 4 33 0, S_000002adb8326e10;
 .timescale 0 0;
P_000002adb82b9400 .param/l "i" 0 4 33, +C4<00>;
S_000002adb8326640 .scope module, "m" "mux_21" 4 34, 4 20 0, S_000002adb8325510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_000002adb83a2790 .functor NOT 1, L_000002adb83a2020, C4<0>, C4<0>, C4<0>;
L_000002adb83a2aa0 .functor AND 1, L_000002adb833f780, L_000002adb83a2790, C4<1>, C4<1>;
L_000002adb83a1370 .functor AND 1, L_000002adb833fe60, L_000002adb83a2020, C4<1>, C4<1>;
L_000002adb83a16f0 .functor OR 1, L_000002adb83a2aa0, L_000002adb83a1370, C4<0>, C4<0>;
v000002adb8323e00_0 .net "a", 0 0, L_000002adb833f780;  1 drivers
v000002adb8324b20_0 .net "b", 0 0, L_000002adb833fe60;  1 drivers
v000002adb8324580_0 .net "c1", 0 0, L_000002adb83a2aa0;  1 drivers
v000002adb8323cc0_0 .net "c2", 0 0, L_000002adb83a1370;  1 drivers
v000002adb8324260_0 .net "out", 0 0, L_000002adb83a16f0;  1 drivers
v000002adb8324120_0 .net "s", 0 0, L_000002adb83a2020;  alias, 1 drivers
v000002adb8323860_0 .net "s_not", 0 0, L_000002adb83a2790;  1 drivers
S_000002adb83267d0 .scope generate, "mux_loop[1]" "mux_loop[1]" 4 33, 4 33 0, S_000002adb8326e10;
 .timescale 0 0;
P_000002adb82b9440 .param/l "i" 0 4 33, +C4<01>;
S_000002adb8325e70 .scope module, "m" "mux_21" 4 34, 4 20 0, S_000002adb83267d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_000002adb83a2b10 .functor NOT 1, L_000002adb83a2020, C4<0>, C4<0>, C4<0>;
L_000002adb83a1f40 .functor AND 1, L_000002adb833f820, L_000002adb83a2b10, C4<1>, C4<1>;
L_000002adb83a1760 .functor AND 1, L_000002adb833f960, L_000002adb83a2020, C4<1>, C4<1>;
L_000002adb83a24f0 .functor OR 1, L_000002adb83a1f40, L_000002adb83a1760, C4<0>, C4<0>;
v000002adb8324a80_0 .net "a", 0 0, L_000002adb833f820;  1 drivers
v000002adb8324620_0 .net "b", 0 0, L_000002adb833f960;  1 drivers
v000002adb8324800_0 .net "c1", 0 0, L_000002adb83a1f40;  1 drivers
v000002adb83248a0_0 .net "c2", 0 0, L_000002adb83a1760;  1 drivers
v000002adb8324300_0 .net "out", 0 0, L_000002adb83a24f0;  1 drivers
v000002adb8324bc0_0 .net "s", 0 0, L_000002adb83a2020;  alias, 1 drivers
v000002adb83244e0_0 .net "s_not", 0 0, L_000002adb83a2b10;  1 drivers
S_000002adb83251f0 .scope generate, "mux_loop[2]" "mux_loop[2]" 4 33, 4 33 0, S_000002adb8326e10;
 .timescale 0 0;
P_000002adb82b94c0 .param/l "i" 0 4 33, +C4<010>;
S_000002adb83256a0 .scope module, "m" "mux_21" 4 34, 4 20 0, S_000002adb83251f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_000002adb83a1ae0 .functor NOT 1, L_000002adb83a2020, C4<0>, C4<0>, C4<0>;
L_000002adb83a2250 .functor AND 1, L_000002adb833fa00, L_000002adb83a1ae0, C4<1>, C4<1>;
L_000002adb83a1450 .functor AND 1, L_000002adb833f3c0, L_000002adb83a2020, C4<1>, C4<1>;
L_000002adb83a1fb0 .functor OR 1, L_000002adb83a2250, L_000002adb83a1450, C4<0>, C4<0>;
v000002adb8324c60_0 .net "a", 0 0, L_000002adb833fa00;  1 drivers
v000002adb8324da0_0 .net "b", 0 0, L_000002adb833f3c0;  1 drivers
v000002adb8323900_0 .net "c1", 0 0, L_000002adb83a2250;  1 drivers
v000002adb8323a40_0 .net "c2", 0 0, L_000002adb83a1450;  1 drivers
v000002adb8323ae0_0 .net "out", 0 0, L_000002adb83a1fb0;  1 drivers
v000002adb8327940_0 .net "s", 0 0, L_000002adb83a2020;  alias, 1 drivers
v000002adb8328340_0 .net "s_not", 0 0, L_000002adb83a1ae0;  1 drivers
S_000002adb8326190 .scope generate, "mux_loop[3]" "mux_loop[3]" 4 33, 4 33 0, S_000002adb8326e10;
 .timescale 0 0;
P_000002adb82bae80 .param/l "i" 0 4 33, +C4<011>;
S_000002adb8326320 .scope module, "m" "mux_21" 4 34, 4 20 0, S_000002adb8326190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_000002adb83a2b80 .functor NOT 1, L_000002adb83a2020, C4<0>, C4<0>, C4<0>;
L_000002adb83a1220 .functor AND 1, L_000002adb833e100, L_000002adb83a2b80, C4<1>, C4<1>;
L_000002adb83a2090 .functor AND 1, L_000002adb833db60, L_000002adb83a2020, C4<1>, C4<1>;
L_000002adb83a2100 .functor OR 1, L_000002adb83a1220, L_000002adb83a2090, C4<0>, C4<0>;
v000002adb83282a0_0 .net "a", 0 0, L_000002adb833e100;  1 drivers
v000002adb83274e0_0 .net "b", 0 0, L_000002adb833db60;  1 drivers
v000002adb8328520_0 .net "c1", 0 0, L_000002adb83a1220;  1 drivers
v000002adb8328840_0 .net "c2", 0 0, L_000002adb83a2090;  1 drivers
v000002adb8327080_0 .net "out", 0 0, L_000002adb83a2100;  1 drivers
v000002adb83287a0_0 .net "s", 0 0, L_000002adb83a2020;  alias, 1 drivers
v000002adb8327300_0 .net "s_not", 0 0, L_000002adb83a2b80;  1 drivers
S_000002adb8326960 .scope module, "result_2" "mux_21" 4 46, 4 20 0, S_000002adb8320360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_000002adb83a2170 .functor NOT 1, L_000002adb83a2020, C4<0>, C4<0>, C4<0>;
L_000002adb83a21e0 .functor AND 1, L_000002adb83a1680, L_000002adb83a2170, C4<1>, C4<1>;
L_000002adb83a23a0 .functor AND 1, L_000002adb83a2330, L_000002adb83a2020, C4<1>, C4<1>;
L_000002adb83a25d0 .functor OR 1, L_000002adb83a21e0, L_000002adb83a23a0, C4<0>, C4<0>;
v000002adb8327bc0_0 .net "a", 0 0, L_000002adb83a1680;  alias, 1 drivers
v000002adb8327760_0 .net "b", 0 0, L_000002adb83a2330;  alias, 1 drivers
v000002adb8327f80_0 .net "c1", 0 0, L_000002adb83a21e0;  1 drivers
v000002adb83279e0_0 .net "c2", 0 0, L_000002adb83a23a0;  1 drivers
v000002adb8327800_0 .net "out", 0 0, L_000002adb83a25d0;  alias, 1 drivers
v000002adb8329380_0 .net "s", 0 0, L_000002adb83a2020;  alias, 1 drivers
v000002adb8328020_0 .net "s_not", 0 0, L_000002adb83a2170;  1 drivers
S_000002adb8326af0 .scope module, "csa4" "csa_4" 4 55, 4 40 0, S_000002adb81ee480;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v000002adb832e9a0_0 .net "A", 3 0, L_000002adb833de80;  1 drivers
v000002adb832f440_0 .net "B", 3 0, L_000002adb833df20;  1 drivers
v000002adb832e860_0 .net "c_in", 0 0, L_000002adb83a25d0;  alias, 1 drivers
v000002adb832d6e0_0 .net "c_out", 0 0, L_000002adb83a5240;  alias, 1 drivers
v000002adb832ddc0_0 .net "c_out_1", 0 0, L_000002adb83a63c0;  1 drivers
v000002adb832f3a0_0 .net "c_out_2", 0 0, L_000002adb83a6c80;  1 drivers
v000002adb832d780_0 .net "sum", 3 0, L_000002adb833dde0;  1 drivers
v000002adb832d8c0_0 .net "sum_1", 3 0, L_000002adb833fc80;  1 drivers
v000002adb832e900_0 .net "sum_2", 3 0, L_000002adb833fdc0;  1 drivers
S_000002adb8326c80 .scope module, "rca_1" "ripple_carry_adder_4" 4 43, 4 11 0, S_000002adb8326af0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v000002adb8329740_0 .net "A", 3 0, L_000002adb833de80;  alias, 1 drivers
v000002adb83271c0_0 .net "B", 3 0, L_000002adb833df20;  alias, 1 drivers
v000002adb8327260_0 .net "c1", 0 0, L_000002adb83a2d40;  1 drivers
v000002adb832a3c0_0 .net "c2", 0 0, L_000002adb83a6270;  1 drivers
v000002adb832ad20_0 .net "c3", 0 0, L_000002adb83a62e0;  1 drivers
L_000002adb83432d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002adb832ac80_0 .net "c_in", 0 0, L_000002adb83432d8;  1 drivers
v000002adb8329920_0 .net "c_out", 0 0, L_000002adb83a63c0;  alias, 1 drivers
v000002adb8329ba0_0 .net "sum", 3 0, L_000002adb833fc80;  alias, 1 drivers
L_000002adb833e2e0 .part L_000002adb833de80, 0, 1;
L_000002adb833faa0 .part L_000002adb833df20, 0, 1;
L_000002adb833eec0 .part L_000002adb833de80, 1, 1;
L_000002adb833e6a0 .part L_000002adb833df20, 1, 1;
L_000002adb833fb40 .part L_000002adb833de80, 2, 1;
L_000002adb833fbe0 .part L_000002adb833df20, 2, 1;
L_000002adb833eb00 .part L_000002adb833de80, 3, 1;
L_000002adb833e380 .part L_000002adb833df20, 3, 1;
L_000002adb833fc80 .concat8 [ 1 1 1 1], L_000002adb83a2640, L_000002adb83a2f70, L_000002adb83a5b00, L_000002adb83a5710;
S_000002adb832c7f0 .scope module, "f1" "FA" 4 13, 4 1 0, S_000002adb8326c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000002adb83a2640 .functor XOR 1, L_000002adb833e2e0, L_000002adb833faa0, L_000002adb83432d8, C4<0>;
L_000002adb83a2db0 .functor AND 1, L_000002adb833e2e0, L_000002adb833faa0, C4<1>, C4<1>;
L_000002adb83a3050 .functor AND 1, L_000002adb833e2e0, L_000002adb83432d8, C4<1>, C4<1>;
L_000002adb83a2e20 .functor AND 1, L_000002adb833faa0, L_000002adb83432d8, C4<1>, C4<1>;
L_000002adb83a2d40 .functor OR 1, L_000002adb83a2db0, L_000002adb83a3050, L_000002adb83a2e20, C4<0>;
v000002adb8328fc0_0 .net "a", 0 0, L_000002adb833e2e0;  1 drivers
v000002adb8327a80_0 .net "b", 0 0, L_000002adb833faa0;  1 drivers
v000002adb8327b20_0 .net "c1", 0 0, L_000002adb83a2db0;  1 drivers
v000002adb83285c0_0 .net "c2", 0 0, L_000002adb83a3050;  1 drivers
v000002adb8327c60_0 .net "c3", 0 0, L_000002adb83a2e20;  1 drivers
v000002adb83297e0_0 .net "c_in", 0 0, L_000002adb83432d8;  alias, 1 drivers
v000002adb8328200_0 .net "c_out", 0 0, L_000002adb83a2d40;  alias, 1 drivers
v000002adb8327d00_0 .net "sum", 0 0, L_000002adb83a2640;  1 drivers
S_000002adb832b9e0 .scope module, "f2" "FA" 4 14, 4 1 0, S_000002adb8326c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000002adb83a2f70 .functor XOR 1, L_000002adb833eec0, L_000002adb833e6a0, L_000002adb83a2d40, C4<0>;
L_000002adb83a2e90 .functor AND 1, L_000002adb833eec0, L_000002adb833e6a0, C4<1>, C4<1>;
L_000002adb83a2f00 .functor AND 1, L_000002adb833eec0, L_000002adb83a2d40, C4<1>, C4<1>;
L_000002adb83a2fe0 .functor AND 1, L_000002adb833e6a0, L_000002adb83a2d40, C4<1>, C4<1>;
L_000002adb83a6270 .functor OR 1, L_000002adb83a2e90, L_000002adb83a2f00, L_000002adb83a2fe0, C4<0>;
v000002adb83273a0_0 .net "a", 0 0, L_000002adb833eec0;  1 drivers
v000002adb8327120_0 .net "b", 0 0, L_000002adb833e6a0;  1 drivers
v000002adb8328160_0 .net "c1", 0 0, L_000002adb83a2e90;  1 drivers
v000002adb8328480_0 .net "c2", 0 0, L_000002adb83a2f00;  1 drivers
v000002adb8327620_0 .net "c3", 0 0, L_000002adb83a2fe0;  1 drivers
v000002adb8328660_0 .net "c_in", 0 0, L_000002adb83a2d40;  alias, 1 drivers
v000002adb8328980_0 .net "c_out", 0 0, L_000002adb83a6270;  alias, 1 drivers
v000002adb8328de0_0 .net "sum", 0 0, L_000002adb83a2f70;  1 drivers
S_000002adb832bb70 .scope module, "f3" "FA" 4 15, 4 1 0, S_000002adb8326c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000002adb83a5b00 .functor XOR 1, L_000002adb833fb40, L_000002adb833fbe0, L_000002adb83a6270, C4<0>;
L_000002adb83a6a50 .functor AND 1, L_000002adb833fb40, L_000002adb833fbe0, C4<1>, C4<1>;
L_000002adb83a5b70 .functor AND 1, L_000002adb833fb40, L_000002adb83a6270, C4<1>, C4<1>;
L_000002adb83a6c10 .functor AND 1, L_000002adb833fbe0, L_000002adb83a6270, C4<1>, C4<1>;
L_000002adb83a62e0 .functor OR 1, L_000002adb83a6a50, L_000002adb83a5b70, L_000002adb83a6c10, C4<0>;
v000002adb8327440_0 .net "a", 0 0, L_000002adb833fb40;  1 drivers
v000002adb8329600_0 .net "b", 0 0, L_000002adb833fbe0;  1 drivers
v000002adb8329100_0 .net "c1", 0 0, L_000002adb83a6a50;  1 drivers
v000002adb8328ac0_0 .net "c2", 0 0, L_000002adb83a5b70;  1 drivers
v000002adb83278a0_0 .net "c3", 0 0, L_000002adb83a6c10;  1 drivers
v000002adb8327da0_0 .net "c_in", 0 0, L_000002adb83a6270;  alias, 1 drivers
v000002adb8328ca0_0 .net "c_out", 0 0, L_000002adb83a62e0;  alias, 1 drivers
v000002adb83291a0_0 .net "sum", 0 0, L_000002adb83a5b00;  1 drivers
S_000002adb832bd00 .scope module, "f4" "FA" 4 16, 4 1 0, S_000002adb8326c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000002adb83a5710 .functor XOR 1, L_000002adb833eb00, L_000002adb833e380, L_000002adb83a62e0, C4<0>;
L_000002adb83a5390 .functor AND 1, L_000002adb833eb00, L_000002adb833e380, C4<1>, C4<1>;
L_000002adb83a67b0 .functor AND 1, L_000002adb833eb00, L_000002adb83a62e0, C4<1>, C4<1>;
L_000002adb83a5d30 .functor AND 1, L_000002adb833e380, L_000002adb83a62e0, C4<1>, C4<1>;
L_000002adb83a63c0 .functor OR 1, L_000002adb83a5390, L_000002adb83a67b0, L_000002adb83a5d30, C4<0>;
v000002adb8327e40_0 .net "a", 0 0, L_000002adb833eb00;  1 drivers
v000002adb83294c0_0 .net "b", 0 0, L_000002adb833e380;  1 drivers
v000002adb8328b60_0 .net "c1", 0 0, L_000002adb83a5390;  1 drivers
v000002adb8328c00_0 .net "c2", 0 0, L_000002adb83a67b0;  1 drivers
v000002adb8327ee0_0 .net "c3", 0 0, L_000002adb83a5d30;  1 drivers
v000002adb8329240_0 .net "c_in", 0 0, L_000002adb83a62e0;  alias, 1 drivers
v000002adb83292e0_0 .net "c_out", 0 0, L_000002adb83a63c0;  alias, 1 drivers
v000002adb8329420_0 .net "sum", 0 0, L_000002adb83a5710;  1 drivers
S_000002adb832be90 .scope module, "rca_2" "ripple_carry_adder_4" 4 44, 4 11 0, S_000002adb8326af0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v000002adb832dbe0_0 .net "A", 3 0, L_000002adb833de80;  alias, 1 drivers
v000002adb832ea40_0 .net "B", 3 0, L_000002adb833df20;  alias, 1 drivers
v000002adb832dd20_0 .net "c1", 0 0, L_000002adb83a64a0;  1 drivers
v000002adb832d280_0 .net "c2", 0 0, L_000002adb83a6740;  1 drivers
v000002adb832d320_0 .net "c3", 0 0, L_000002adb83a65f0;  1 drivers
L_000002adb8343320 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002adb832e680_0 .net "c_in", 0 0, L_000002adb8343320;  1 drivers
v000002adb832d500_0 .net "c_out", 0 0, L_000002adb83a6c80;  alias, 1 drivers
v000002adb832f580_0 .net "sum", 3 0, L_000002adb833fdc0;  alias, 1 drivers
L_000002adb833f000 .part L_000002adb833de80, 0, 1;
L_000002adb833f0a0 .part L_000002adb833df20, 0, 1;
L_000002adb833e600 .part L_000002adb833de80, 1, 1;
L_000002adb833ece0 .part L_000002adb833df20, 1, 1;
L_000002adb833eba0 .part L_000002adb833de80, 2, 1;
L_000002adb833dd40 .part L_000002adb833df20, 2, 1;
L_000002adb833ec40 .part L_000002adb833de80, 3, 1;
L_000002adb833fd20 .part L_000002adb833df20, 3, 1;
L_000002adb833fdc0 .concat8 [ 1 1 1 1], L_000002adb83a5da0, L_000002adb83a6350, L_000002adb83a6cf0, L_000002adb83a5fd0;
S_000002adb832c020 .scope module, "f1" "FA" 4 13, 4 1 0, S_000002adb832be90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000002adb83a5da0 .functor XOR 1, L_000002adb833f000, L_000002adb833f0a0, L_000002adb8343320, C4<0>;
L_000002adb83a5be0 .functor AND 1, L_000002adb833f000, L_000002adb833f0a0, C4<1>, C4<1>;
L_000002adb83a6580 .functor AND 1, L_000002adb833f000, L_000002adb8343320, C4<1>, C4<1>;
L_000002adb83a5a90 .functor AND 1, L_000002adb833f0a0, L_000002adb8343320, C4<1>, C4<1>;
L_000002adb83a64a0 .functor OR 1, L_000002adb83a5be0, L_000002adb83a6580, L_000002adb83a5a90, C4<0>;
v000002adb8329c40_0 .net "a", 0 0, L_000002adb833f000;  1 drivers
v000002adb832adc0_0 .net "b", 0 0, L_000002adb833f0a0;  1 drivers
v000002adb832a640_0 .net "c1", 0 0, L_000002adb83a5be0;  1 drivers
v000002adb8329f60_0 .net "c2", 0 0, L_000002adb83a6580;  1 drivers
v000002adb832a960_0 .net "c3", 0 0, L_000002adb83a5a90;  1 drivers
v000002adb832a500_0 .net "c_in", 0 0, L_000002adb8343320;  alias, 1 drivers
v000002adb832a460_0 .net "c_out", 0 0, L_000002adb83a64a0;  alias, 1 drivers
v000002adb8329b00_0 .net "sum", 0 0, L_000002adb83a5da0;  1 drivers
S_000002adb832c4d0 .scope module, "f2" "FA" 4 14, 4 1 0, S_000002adb832be90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000002adb83a6350 .functor XOR 1, L_000002adb833e600, L_000002adb833ece0, L_000002adb83a64a0, C4<0>;
L_000002adb83a5470 .functor AND 1, L_000002adb833e600, L_000002adb833ece0, C4<1>, C4<1>;
L_000002adb83a6ac0 .functor AND 1, L_000002adb833e600, L_000002adb83a64a0, C4<1>, C4<1>;
L_000002adb83a6820 .functor AND 1, L_000002adb833ece0, L_000002adb83a64a0, C4<1>, C4<1>;
L_000002adb83a6740 .functor OR 1, L_000002adb83a5470, L_000002adb83a6ac0, L_000002adb83a6820, C4<0>;
v000002adb8329e20_0 .net "a", 0 0, L_000002adb833e600;  1 drivers
v000002adb832ab40_0 .net "b", 0 0, L_000002adb833ece0;  1 drivers
v000002adb832a5a0_0 .net "c1", 0 0, L_000002adb83a5470;  1 drivers
v000002adb8329ce0_0 .net "c2", 0 0, L_000002adb83a6ac0;  1 drivers
v000002adb832a280_0 .net "c3", 0 0, L_000002adb83a6820;  1 drivers
v000002adb8329d80_0 .net "c_in", 0 0, L_000002adb83a64a0;  alias, 1 drivers
v000002adb8329ec0_0 .net "c_out", 0 0, L_000002adb83a6740;  alias, 1 drivers
v000002adb832af00_0 .net "sum", 0 0, L_000002adb83a6350;  1 drivers
S_000002adb832c660 .scope module, "f3" "FA" 4 15, 4 1 0, S_000002adb832be90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000002adb83a6cf0 .functor XOR 1, L_000002adb833eba0, L_000002adb833dd40, L_000002adb83a6740, C4<0>;
L_000002adb83a57f0 .functor AND 1, L_000002adb833eba0, L_000002adb833dd40, C4<1>, C4<1>;
L_000002adb83a5c50 .functor AND 1, L_000002adb833eba0, L_000002adb83a6740, C4<1>, C4<1>;
L_000002adb83a52b0 .functor AND 1, L_000002adb833dd40, L_000002adb83a6740, C4<1>, C4<1>;
L_000002adb83a65f0 .functor OR 1, L_000002adb83a57f0, L_000002adb83a5c50, L_000002adb83a52b0, C4<0>;
v000002adb832a6e0_0 .net "a", 0 0, L_000002adb833eba0;  1 drivers
v000002adb832a8c0_0 .net "b", 0 0, L_000002adb833dd40;  1 drivers
v000002adb832a320_0 .net "c1", 0 0, L_000002adb83a57f0;  1 drivers
v000002adb832a780_0 .net "c2", 0 0, L_000002adb83a5c50;  1 drivers
v000002adb832ae60_0 .net "c3", 0 0, L_000002adb83a52b0;  1 drivers
v000002adb832a000_0 .net "c_in", 0 0, L_000002adb83a6740;  alias, 1 drivers
v000002adb832a820_0 .net "c_out", 0 0, L_000002adb83a65f0;  alias, 1 drivers
v000002adb832a0a0_0 .net "sum", 0 0, L_000002adb83a6cf0;  1 drivers
S_000002adb832c1b0 .scope module, "f4" "FA" 4 16, 4 1 0, S_000002adb832be90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000002adb83a5fd0 .functor XOR 1, L_000002adb833ec40, L_000002adb833fd20, L_000002adb83a65f0, C4<0>;
L_000002adb83a54e0 .functor AND 1, L_000002adb833ec40, L_000002adb833fd20, C4<1>, C4<1>;
L_000002adb83a6970 .functor AND 1, L_000002adb833ec40, L_000002adb83a65f0, C4<1>, C4<1>;
L_000002adb83a5320 .functor AND 1, L_000002adb833fd20, L_000002adb83a65f0, C4<1>, C4<1>;
L_000002adb83a6c80 .functor OR 1, L_000002adb83a54e0, L_000002adb83a6970, L_000002adb83a5320, C4<0>;
v000002adb832aa00_0 .net "a", 0 0, L_000002adb833ec40;  1 drivers
v000002adb832abe0_0 .net "b", 0 0, L_000002adb833fd20;  1 drivers
v000002adb832aaa0_0 .net "c1", 0 0, L_000002adb83a54e0;  1 drivers
v000002adb8329880_0 .net "c2", 0 0, L_000002adb83a6970;  1 drivers
v000002adb832a140_0 .net "c3", 0 0, L_000002adb83a5320;  1 drivers
v000002adb83299c0_0 .net "c_in", 0 0, L_000002adb83a65f0;  alias, 1 drivers
v000002adb8329a60_0 .net "c_out", 0 0, L_000002adb83a6c80;  alias, 1 drivers
v000002adb832a1e0_0 .net "sum", 0 0, L_000002adb83a5fd0;  1 drivers
S_000002adb832c340 .scope module, "result_1" "mux_84" 4 45, 4 30 0, S_000002adb8326af0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 4 "out";
v000002adb832e7c0_0 .net "A", 3 0, L_000002adb833fc80;  alias, 1 drivers
v000002adb832f6c0_0 .net "B", 3 0, L_000002adb833fdc0;  alias, 1 drivers
v000002adb832f120_0 .net "out", 3 0, L_000002adb833dde0;  alias, 1 drivers
v000002adb832d0a0_0 .net "select", 0 0, L_000002adb83a25d0;  alias, 1 drivers
L_000002adb833ed80 .part L_000002adb833fc80, 0, 1;
L_000002adb833ff00 .part L_000002adb833fdc0, 0, 1;
L_000002adb833f280 .part L_000002adb833fc80, 1, 1;
L_000002adb833d8e0 .part L_000002adb833fdc0, 1, 1;
L_000002adb833f320 .part L_000002adb833fc80, 2, 1;
L_000002adb833da20 .part L_000002adb833fdc0, 2, 1;
L_000002adb833dac0 .part L_000002adb833fc80, 3, 1;
L_000002adb833dc00 .part L_000002adb833fdc0, 3, 1;
L_000002adb833dde0 .concat8 [ 1 1 1 1], L_000002adb83a5550, L_000002adb83a6b30, L_000002adb83a6ba0, L_000002adb83a6200;
S_000002adb832c980 .scope generate, "mux_loop[0]" "mux_loop[0]" 4 33, 4 33 0, S_000002adb832c340;
 .timescale 0 0;
P_000002adb82ba780 .param/l "i" 0 4 33, +C4<00>;
S_000002adb832ce30 .scope module, "m" "mux_21" 4 34, 4 20 0, S_000002adb832c980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_000002adb83a6510 .functor NOT 1, L_000002adb83a25d0, C4<0>, C4<0>, C4<0>;
L_000002adb83a6890 .functor AND 1, L_000002adb833ed80, L_000002adb83a6510, C4<1>, C4<1>;
L_000002adb83a69e0 .functor AND 1, L_000002adb833ff00, L_000002adb83a25d0, C4<1>, C4<1>;
L_000002adb83a5550 .functor OR 1, L_000002adb83a6890, L_000002adb83a69e0, C4<0>, C4<0>;
v000002adb832f760_0 .net "a", 0 0, L_000002adb833ed80;  1 drivers
v000002adb832f080_0 .net "b", 0 0, L_000002adb833ff00;  1 drivers
v000002adb832e400_0 .net "c1", 0 0, L_000002adb83a6890;  1 drivers
v000002adb832f260_0 .net "c2", 0 0, L_000002adb83a69e0;  1 drivers
v000002adb832daa0_0 .net "out", 0 0, L_000002adb83a5550;  1 drivers
v000002adb832ecc0_0 .net "s", 0 0, L_000002adb83a25d0;  alias, 1 drivers
v000002adb832d820_0 .net "s_not", 0 0, L_000002adb83a6510;  1 drivers
S_000002adb832cb10 .scope generate, "mux_loop[1]" "mux_loop[1]" 4 33, 4 33 0, S_000002adb832c340;
 .timescale 0 0;
P_000002adb82ba480 .param/l "i" 0 4 33, +C4<01>;
S_000002adb832cca0 .scope module, "m" "mux_21" 4 34, 4 20 0, S_000002adb832cb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_000002adb83a5160 .functor NOT 1, L_000002adb83a25d0, C4<0>, C4<0>, C4<0>;
L_000002adb83a6660 .functor AND 1, L_000002adb833f280, L_000002adb83a5160, C4<1>, C4<1>;
L_000002adb83a55c0 .functor AND 1, L_000002adb833d8e0, L_000002adb83a25d0, C4<1>, C4<1>;
L_000002adb83a6b30 .functor OR 1, L_000002adb83a6660, L_000002adb83a55c0, C4<0>, C4<0>;
v000002adb832d5a0_0 .net "a", 0 0, L_000002adb833f280;  1 drivers
v000002adb832f4e0_0 .net "b", 0 0, L_000002adb833d8e0;  1 drivers
v000002adb832e360_0 .net "c1", 0 0, L_000002adb83a6660;  1 drivers
v000002adb832d140_0 .net "c2", 0 0, L_000002adb83a55c0;  1 drivers
v000002adb832f300_0 .net "out", 0 0, L_000002adb83a6b30;  1 drivers
v000002adb832e5e0_0 .net "s", 0 0, L_000002adb83a25d0;  alias, 1 drivers
v000002adb832db40_0 .net "s_not", 0 0, L_000002adb83a5160;  1 drivers
S_000002adb832b080 .scope generate, "mux_loop[2]" "mux_loop[2]" 4 33, 4 33 0, S_000002adb832c340;
 .timescale 0 0;
P_000002adb82bb040 .param/l "i" 0 4 33, +C4<010>;
S_000002adb832b850 .scope module, "m" "mux_21" 4 34, 4 20 0, S_000002adb832b080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_000002adb83a56a0 .functor NOT 1, L_000002adb83a25d0, C4<0>, C4<0>, C4<0>;
L_000002adb83a59b0 .functor AND 1, L_000002adb833f320, L_000002adb83a56a0, C4<1>, C4<1>;
L_000002adb83a6900 .functor AND 1, L_000002adb833da20, L_000002adb83a25d0, C4<1>, C4<1>;
L_000002adb83a6ba0 .functor OR 1, L_000002adb83a59b0, L_000002adb83a6900, C4<0>, C4<0>;
v000002adb832df00_0 .net "a", 0 0, L_000002adb833f320;  1 drivers
v000002adb832dc80_0 .net "b", 0 0, L_000002adb833da20;  1 drivers
v000002adb832d460_0 .net "c1", 0 0, L_000002adb83a59b0;  1 drivers
v000002adb832f800_0 .net "c2", 0 0, L_000002adb83a6900;  1 drivers
v000002adb832e220_0 .net "out", 0 0, L_000002adb83a6ba0;  1 drivers
v000002adb832ec20_0 .net "s", 0 0, L_000002adb83a25d0;  alias, 1 drivers
v000002adb832e2c0_0 .net "s_not", 0 0, L_000002adb83a56a0;  1 drivers
S_000002adb832b210 .scope generate, "mux_loop[3]" "mux_loop[3]" 4 33, 4 33 0, S_000002adb832c340;
 .timescale 0 0;
P_000002adb82bab40 .param/l "i" 0 4 33, +C4<011>;
S_000002adb832b3a0 .scope module, "m" "mux_21" 4 34, 4 20 0, S_000002adb832b210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_000002adb83a5a20 .functor NOT 1, L_000002adb83a25d0, C4<0>, C4<0>, C4<0>;
L_000002adb83a5780 .functor AND 1, L_000002adb833dac0, L_000002adb83a5a20, C4<1>, C4<1>;
L_000002adb83a51d0 .functor AND 1, L_000002adb833dc00, L_000002adb83a25d0, C4<1>, C4<1>;
L_000002adb83a6200 .functor OR 1, L_000002adb83a5780, L_000002adb83a51d0, C4<0>, C4<0>;
v000002adb832f620_0 .net "a", 0 0, L_000002adb833dac0;  1 drivers
v000002adb832d640_0 .net "b", 0 0, L_000002adb833dc00;  1 drivers
v000002adb832eae0_0 .net "c1", 0 0, L_000002adb83a5780;  1 drivers
v000002adb832dfa0_0 .net "c2", 0 0, L_000002adb83a51d0;  1 drivers
v000002adb832eb80_0 .net "out", 0 0, L_000002adb83a6200;  1 drivers
v000002adb832ee00_0 .net "s", 0 0, L_000002adb83a25d0;  alias, 1 drivers
v000002adb832e180_0 .net "s_not", 0 0, L_000002adb83a5a20;  1 drivers
S_000002adb832b530 .scope module, "result_2" "mux_21" 4 46, 4 20 0, S_000002adb8326af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_000002adb83a5e10 .functor NOT 1, L_000002adb83a25d0, C4<0>, C4<0>, C4<0>;
L_000002adb83a5e80 .functor AND 1, L_000002adb83a63c0, L_000002adb83a5e10, C4<1>, C4<1>;
L_000002adb83a66d0 .functor AND 1, L_000002adb83a6c80, L_000002adb83a25d0, C4<1>, C4<1>;
L_000002adb83a5240 .functor OR 1, L_000002adb83a5e80, L_000002adb83a66d0, C4<0>, C4<0>;
v000002adb832d1e0_0 .net "a", 0 0, L_000002adb83a63c0;  alias, 1 drivers
v000002adb832e4a0_0 .net "b", 0 0, L_000002adb83a6c80;  alias, 1 drivers
v000002adb832d3c0_0 .net "c1", 0 0, L_000002adb83a5e80;  1 drivers
v000002adb832e540_0 .net "c2", 0 0, L_000002adb83a66d0;  1 drivers
v000002adb832e720_0 .net "out", 0 0, L_000002adb83a5240;  alias, 1 drivers
v000002adb832ed60_0 .net "s", 0 0, L_000002adb83a25d0;  alias, 1 drivers
v000002adb832de60_0 .net "s_not", 0 0, L_000002adb83a5e10;  1 drivers
S_000002adb832b6c0 .scope module, "rca1" "ripple_carry_adder_4" 4 52, 4 11 0, S_000002adb81ee480;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v000002adb8330ca0_0 .net "A", 3 0, L_000002adb833b2c0;  1 drivers
v000002adb8330520_0 .net "B", 3 0, L_000002adb833bea0;  1 drivers
v000002adb8330d40_0 .net "c1", 0 0, L_000002adb828d710;  1 drivers
v000002adb83302a0_0 .net "c2", 0 0, L_000002adb839db20;  1 drivers
v000002adb8330de0_0 .net "c3", 0 0, L_000002adb839d180;  1 drivers
v000002adb8330e80_0 .net "c_in", 0 0, L_000002adb8343368;  alias, 1 drivers
v000002adb832f940_0 .net "c_out", 0 0, L_000002adb839dc70;  alias, 1 drivers
v000002adb832f9e0_0 .net "sum", 3 0, L_000002adb833d840;  1 drivers
L_000002adb833bf40 .part L_000002adb833b2c0, 0, 1;
L_000002adb833c6c0 .part L_000002adb833bea0, 0, 1;
L_000002adb833bcc0 .part L_000002adb833b2c0, 1, 1;
L_000002adb833bc20 .part L_000002adb833bea0, 1, 1;
L_000002adb833c760 .part L_000002adb833b2c0, 2, 1;
L_000002adb833b680 .part L_000002adb833bea0, 2, 1;
L_000002adb833cee0 .part L_000002adb833b2c0, 3, 1;
L_000002adb833c8a0 .part L_000002adb833bea0, 3, 1;
L_000002adb833d840 .concat8 [ 1 1 1 1], L_000002adb828e190, L_000002adb828d7f0, L_000002adb839d260, L_000002adb839dc00;
S_000002adb83350b0 .scope module, "f1" "FA" 4 13, 4 1 0, S_000002adb832b6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000002adb828e190 .functor XOR 1, L_000002adb833bf40, L_000002adb833c6c0, L_000002adb8343368, C4<0>;
L_000002adb828e200 .functor AND 1, L_000002adb833bf40, L_000002adb833c6c0, C4<1>, C4<1>;
L_000002adb828d470 .functor AND 1, L_000002adb833bf40, L_000002adb8343368, C4<1>, C4<1>;
L_000002adb828d630 .functor AND 1, L_000002adb833c6c0, L_000002adb8343368, C4<1>, C4<1>;
L_000002adb828d710 .functor OR 1, L_000002adb828e200, L_000002adb828d470, L_000002adb828d630, C4<0>;
v000002adb832eea0_0 .net "a", 0 0, L_000002adb833bf40;  1 drivers
v000002adb832d960_0 .net "b", 0 0, L_000002adb833c6c0;  1 drivers
v000002adb832da00_0 .net "c1", 0 0, L_000002adb828e200;  1 drivers
v000002adb832ef40_0 .net "c2", 0 0, L_000002adb828d470;  1 drivers
v000002adb832e040_0 .net "c3", 0 0, L_000002adb828d630;  1 drivers
v000002adb832efe0_0 .net "c_in", 0 0, L_000002adb8343368;  alias, 1 drivers
v000002adb832f1c0_0 .net "c_out", 0 0, L_000002adb828d710;  alias, 1 drivers
v000002adb832e0e0_0 .net "sum", 0 0, L_000002adb828e190;  1 drivers
S_000002adb8336b40 .scope module, "f2" "FA" 4 14, 4 1 0, S_000002adb832b6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000002adb828d7f0 .functor XOR 1, L_000002adb833bcc0, L_000002adb833bc20, L_000002adb828d710, C4<0>;
L_000002adb828d860 .functor AND 1, L_000002adb833bcc0, L_000002adb833bc20, C4<1>, C4<1>;
L_000002adb839dce0 .functor AND 1, L_000002adb833bcc0, L_000002adb828d710, C4<1>, C4<1>;
L_000002adb839d7a0 .functor AND 1, L_000002adb833bc20, L_000002adb828d710, C4<1>, C4<1>;
L_000002adb839db20 .functor OR 1, L_000002adb828d860, L_000002adb839dce0, L_000002adb839d7a0, C4<0>;
v000002adb8330b60_0 .net "a", 0 0, L_000002adb833bcc0;  1 drivers
v000002adb8330a20_0 .net "b", 0 0, L_000002adb833bc20;  1 drivers
v000002adb83300c0_0 .net "c1", 0 0, L_000002adb828d860;  1 drivers
v000002adb8330840_0 .net "c2", 0 0, L_000002adb839dce0;  1 drivers
v000002adb83308e0_0 .net "c3", 0 0, L_000002adb839d7a0;  1 drivers
v000002adb832fb20_0 .net "c_in", 0 0, L_000002adb828d710;  alias, 1 drivers
v000002adb832fbc0_0 .net "c_out", 0 0, L_000002adb839db20;  alias, 1 drivers
v000002adb832fee0_0 .net "sum", 0 0, L_000002adb828d7f0;  1 drivers
S_000002adb8336690 .scope module, "f3" "FA" 4 15, 4 1 0, S_000002adb832b6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000002adb839d260 .functor XOR 1, L_000002adb833c760, L_000002adb833b680, L_000002adb839db20, C4<0>;
L_000002adb839d810 .functor AND 1, L_000002adb833c760, L_000002adb833b680, C4<1>, C4<1>;
L_000002adb839d420 .functor AND 1, L_000002adb833c760, L_000002adb839db20, C4<1>, C4<1>;
L_000002adb839db90 .functor AND 1, L_000002adb833b680, L_000002adb839db20, C4<1>, C4<1>;
L_000002adb839d180 .functor OR 1, L_000002adb839d810, L_000002adb839d420, L_000002adb839db90, C4<0>;
v000002adb832fc60_0 .net "a", 0 0, L_000002adb833c760;  1 drivers
v000002adb832fda0_0 .net "b", 0 0, L_000002adb833b680;  1 drivers
v000002adb8330980_0 .net "c1", 0 0, L_000002adb839d810;  1 drivers
v000002adb832fd00_0 .net "c2", 0 0, L_000002adb839d420;  1 drivers
v000002adb832fe40_0 .net "c3", 0 0, L_000002adb839db90;  1 drivers
v000002adb8330ac0_0 .net "c_in", 0 0, L_000002adb839db20;  alias, 1 drivers
v000002adb8330c00_0 .net "c_out", 0 0, L_000002adb839d180;  alias, 1 drivers
v000002adb8330660_0 .net "sum", 0 0, L_000002adb839d260;  1 drivers
S_000002adb8336500 .scope module, "f4" "FA" 4 16, 4 1 0, S_000002adb832b6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000002adb839dc00 .functor XOR 1, L_000002adb833cee0, L_000002adb833c8a0, L_000002adb839d180, C4<0>;
L_000002adb839da40 .functor AND 1, L_000002adb833cee0, L_000002adb833c8a0, C4<1>, C4<1>;
L_000002adb839d880 .functor AND 1, L_000002adb833cee0, L_000002adb839d180, C4<1>, C4<1>;
L_000002adb839d730 .functor AND 1, L_000002adb833c8a0, L_000002adb839d180, C4<1>, C4<1>;
L_000002adb839dc70 .functor OR 1, L_000002adb839da40, L_000002adb839d880, L_000002adb839d730, C4<0>;
v000002adb8330f20_0 .net "a", 0 0, L_000002adb833cee0;  1 drivers
v000002adb83303e0_0 .net "b", 0 0, L_000002adb833c8a0;  1 drivers
v000002adb832ff80_0 .net "c1", 0 0, L_000002adb839da40;  1 drivers
v000002adb832f8a0_0 .net "c2", 0 0, L_000002adb839d880;  1 drivers
v000002adb8330700_0 .net "c3", 0 0, L_000002adb839d730;  1 drivers
v000002adb8330020_0 .net "c_in", 0 0, L_000002adb839d180;  alias, 1 drivers
v000002adb8330480_0 .net "c_out", 0 0, L_000002adb839dc70;  alias, 1 drivers
v000002adb83307a0_0 .net "sum", 0 0, L_000002adb839dc00;  1 drivers
S_000002adb83356f0 .scope module, "div" "div_16" 3 30, 5 1 0, S_000002adb82c5d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "dividend";
    .port_info 4 /INPUT 16 "divisor";
    .port_info 5 /OUTPUT 16 "quotient";
    .port_info 6 /OUTPUT 16 "remainder";
    .port_info 7 /OUTPUT 1 "done";
v000002adb83384d0_0 .var "abs_dividend", 15 0;
v000002adb83370d0_0 .var "abs_divisor", 15 0;
v000002adb8338750_0 .net "clk", 0 0, v000002adb833b0e0_0;  alias, 1 drivers
v000002adb8337a30_0 .var "counter", 4 0;
v000002adb8338a70_0 .net/s "dividend", 15 0, v000002adb8339f10_0;  alias, 1 drivers
v000002adb8337d50_0 .net/s "divisor", 15 0, v000002adb8339dd0_0;  alias, 1 drivers
v000002adb83372b0_0 .var "done", 0 0;
v000002adb8337350_0 .var/s "quotient", 15 0;
v000002adb8338390_0 .var/s "remainder", 15 0;
v000002adb83391f0_0 .net "reset", 0 0, v000002adb833bfe0_0;  alias, 1 drivers
v000002adb8338070_0 .var "sign_q", 0 0;
v000002adb8337530_0 .var "sign_r", 0 0;
v000002adb8337850_0 .net "start", 0 0, v000002adb833a410_0;  1 drivers
v000002adb8338f70_0 .var "start_calc_flag", 0 0;
E_000002adb82bb180 .event posedge, v000002adb83391f0_0, v000002adb8338750_0;
S_000002adb8335d30 .scope module, "mul" "karatsuba_mul_16" 3 24, 6 41 0, S_000002adb82c5d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "A";
    .port_info 4 /INPUT 16 "B";
    .port_info 5 /OUTPUT 16 "result";
    .port_info 6 /OUTPUT 1 "done";
v000002adb8339290_0 .net/s "A", 15 0, v000002adb8339f10_0;  alias, 1 drivers
v000002adb8338e30_0 .net/s "B", 15 0, v000002adb8339dd0_0;  alias, 1 drivers
v000002adb8339790_0 .net *"_ivl_11", 7 0, L_000002adb8341d00;  1 drivers
v000002adb8338ed0_0 .net *"_ivl_15", 7 0, L_000002adb8341080;  1 drivers
v000002adb8337210_0 .net *"_ivl_17", 7 0, L_000002adb8340a40;  1 drivers
v000002adb8339150_0 .net *"_ivl_9", 7 0, L_000002adb83420c0;  1 drivers
v000002adb83373f0_0 .var "active", 0 0;
v000002adb8337ad0_0 .net "clk", 0 0, v000002adb833b0e0_0;  alias, 1 drivers
v000002adb8337710_0 .var "done", 0 0;
v000002adb8337b70_0 .net "reset", 0 0, v000002adb833bfe0_0;  alias, 1 drivers
v000002adb8337c10_0 .var/s "result", 15 0;
v000002adb833ab90_0 .net "start", 0 0, v000002adb833af50_0;  1 drivers
v000002adb8339c90_0 .net "z0", 15 0, v000002adb8338570_0;  1 drivers
v000002adb833a9b0_0 .net "z0_done", 0 0, v000002adb8337cb0_0;  1 drivers
v000002adb833a870_0 .net "z1_done", 0 0, v000002adb83381b0_0;  1 drivers
v000002adb833a690_0 .net "z2", 15 0, v000002adb8337670_0;  1 drivers
v000002adb8339fb0_0 .net "z2_done", 0 0, v000002adb83382f0_0;  1 drivers
v000002adb833a910_0 .net "z3", 15 0, v000002adb8338bb0_0;  1 drivers
L_000002adb83425c0 .part v000002adb8339f10_0, 0, 8;
L_000002adb8341e40 .part v000002adb8339dd0_0, 0, 8;
L_000002adb8340fe0 .part v000002adb8339f10_0, 8, 8;
L_000002adb83407c0 .part v000002adb8339dd0_0, 8, 8;
L_000002adb83420c0 .part v000002adb8339f10_0, 8, 8;
L_000002adb8341d00 .part v000002adb8339f10_0, 0, 8;
L_000002adb8340c20 .arith/sum 8, L_000002adb83420c0, L_000002adb8341d00;
L_000002adb8341080 .part v000002adb8339dd0_0, 8, 8;
L_000002adb8340a40 .part v000002adb8339dd0_0, 0, 8;
L_000002adb8342520 .arith/sum 8, L_000002adb8341080, L_000002adb8340a40;
S_000002adb83353d0 .scope module, "z0_unit" "shift_and_add_mul_8" 6 52, 6 1 0, S_000002adb8335d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 8 "A";
    .port_info 4 /INPUT 8 "B";
    .port_info 5 /OUTPUT 16 "result";
    .port_info 6 /OUTPUT 1 "done";
v000002adb83396f0_0 .net "A", 7 0, L_000002adb83425c0;  1 drivers
v000002adb8338110_0 .var "A_shift", 15 0;
v000002adb8339650_0 .net "B", 7 0, L_000002adb8341e40;  1 drivers
v000002adb8337490_0 .var "B_shift", 7 0;
v000002adb83378f0_0 .net "clk", 0 0, v000002adb833b0e0_0;  alias, 1 drivers
v000002adb8337170_0 .var "counter", 3 0;
v000002adb8337cb0_0 .var "done", 0 0;
v000002adb8338d90_0 .var "product", 15 0;
v000002adb83377b0_0 .net "reset", 0 0, v000002adb833bfe0_0;  alias, 1 drivers
v000002adb8338570_0 .var "result", 15 0;
v000002adb83387f0_0 .net "start", 0 0, v000002adb833af50_0;  alias, 1 drivers
v000002adb83389d0_0 .var "start_calc_flag", 0 0;
S_000002adb8335240 .scope module, "z1_unit" "shift_and_add_mul_8" 6 54, 6 1 0, S_000002adb8335d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 8 "A";
    .port_info 4 /INPUT 8 "B";
    .port_info 5 /OUTPUT 16 "result";
    .port_info 6 /OUTPUT 1 "done";
v000002adb8338610_0 .net "A", 7 0, L_000002adb8340c20;  1 drivers
v000002adb8337e90_0 .var "A_shift", 15 0;
v000002adb8337f30_0 .net "B", 7 0, L_000002adb8342520;  1 drivers
v000002adb8339510_0 .var "B_shift", 7 0;
v000002adb8339470_0 .net "clk", 0 0, v000002adb833b0e0_0;  alias, 1 drivers
v000002adb8339330_0 .var "counter", 3 0;
v000002adb83381b0_0 .var "done", 0 0;
v000002adb8338b10_0 .var "product", 15 0;
v000002adb83393d0_0 .net "reset", 0 0, v000002adb833bfe0_0;  alias, 1 drivers
v000002adb8338bb0_0 .var "result", 15 0;
v000002adb8338250_0 .net "start", 0 0, v000002adb833af50_0;  alias, 1 drivers
v000002adb83386b0_0 .var "start_calc_flag", 0 0;
S_000002adb8335ec0 .scope module, "z2_unit" "shift_and_add_mul_8" 6 53, 6 1 0, S_000002adb8335d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 8 "A";
    .port_info 4 /INPUT 8 "B";
    .port_info 5 /OUTPUT 16 "result";
    .port_info 6 /OUTPUT 1 "done";
v000002adb8337df0_0 .net "A", 7 0, L_000002adb8340fe0;  1 drivers
v000002adb8338c50_0 .var "A_shift", 15 0;
v000002adb8338430_0 .net "B", 7 0, L_000002adb83407c0;  1 drivers
v000002adb8338cf0_0 .var "B_shift", 7 0;
v000002adb83375d0_0 .net "clk", 0 0, v000002adb833b0e0_0;  alias, 1 drivers
v000002adb8339010_0 .var "counter", 3 0;
v000002adb83382f0_0 .var "done", 0 0;
v000002adb8338890_0 .var "product", 15 0;
v000002adb8338930_0 .net "reset", 0 0, v000002adb833bfe0_0;  alias, 1 drivers
v000002adb8337670_0 .var "result", 15 0;
v000002adb83390b0_0 .net "start", 0 0, v000002adb833af50_0;  alias, 1 drivers
v000002adb8337990_0 .var "start_calc_flag", 0 0;
    .scope S_000002adb83353d0;
T_0 ;
    %wait E_000002adb82bb180;
    %load/vec4 v000002adb83377b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002adb8337170_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002adb8338570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002adb8337cb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002adb8338d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002adb83389d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002adb83387f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v000002adb83389d0_0;
    %nor/r;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002adb8337170_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002adb8338570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002adb8337cb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002adb8338d90_0, 0;
    %load/vec4 v000002adb83396f0_0;
    %pad/u 16;
    %assign/vec4 v000002adb8338110_0, 0;
    %load/vec4 v000002adb8339650_0;
    %assign/vec4 v000002adb8337490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002adb83389d0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002adb83389d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %load/vec4 v000002adb8337490_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %load/vec4 v000002adb8338d90_0;
    %load/vec4 v000002adb8338110_0;
    %add;
    %store/vec4 v000002adb8338d90_0, 0, 16;
T_0.7 ;
    %load/vec4 v000002adb8338110_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000002adb8338110_0, 0, 16;
    %load/vec4 v000002adb8337490_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002adb8337490_0, 0, 8;
    %load/vec4 v000002adb8337170_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002adb8337170_0, 0;
    %load/vec4 v000002adb8337170_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_0.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002adb8337cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002adb83389d0_0, 0;
    %load/vec4 v000002adb8338d90_0;
    %assign/vec4 v000002adb8338570_0, 0;
T_0.9 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002adb8335ec0;
T_1 ;
    %wait E_000002adb82bb180;
    %load/vec4 v000002adb8338930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002adb8339010_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002adb8337670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002adb83382f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002adb8338890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002adb8337990_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002adb83390b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v000002adb8337990_0;
    %nor/r;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002adb8339010_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002adb8337670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002adb83382f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002adb8338890_0, 0;
    %load/vec4 v000002adb8337df0_0;
    %pad/u 16;
    %assign/vec4 v000002adb8338c50_0, 0;
    %load/vec4 v000002adb8338430_0;
    %assign/vec4 v000002adb8338cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002adb8337990_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000002adb8337990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %load/vec4 v000002adb8338cf0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %load/vec4 v000002adb8338890_0;
    %load/vec4 v000002adb8338c50_0;
    %add;
    %store/vec4 v000002adb8338890_0, 0, 16;
T_1.7 ;
    %load/vec4 v000002adb8338c50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000002adb8338c50_0, 0, 16;
    %load/vec4 v000002adb8338cf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002adb8338cf0_0, 0, 8;
    %load/vec4 v000002adb8339010_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002adb8339010_0, 0;
    %load/vec4 v000002adb8339010_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_1.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002adb83382f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002adb8337990_0, 0;
    %load/vec4 v000002adb8338890_0;
    %assign/vec4 v000002adb8337670_0, 0;
T_1.9 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002adb8335240;
T_2 ;
    %wait E_000002adb82bb180;
    %load/vec4 v000002adb83393d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002adb8339330_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002adb8338bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002adb83381b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002adb8338b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002adb83386b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002adb8338250_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000002adb83386b0_0;
    %nor/r;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002adb8339330_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002adb8338bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002adb83381b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002adb8338b10_0, 0;
    %load/vec4 v000002adb8338610_0;
    %pad/u 16;
    %assign/vec4 v000002adb8337e90_0, 0;
    %load/vec4 v000002adb8337f30_0;
    %assign/vec4 v000002adb8339510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002adb83386b0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000002adb83386b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000002adb8339510_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %load/vec4 v000002adb8338b10_0;
    %load/vec4 v000002adb8337e90_0;
    %add;
    %store/vec4 v000002adb8338b10_0, 0, 16;
T_2.7 ;
    %load/vec4 v000002adb8337e90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000002adb8337e90_0, 0, 16;
    %load/vec4 v000002adb8339510_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002adb8339510_0, 0, 8;
    %load/vec4 v000002adb8339330_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002adb8339330_0, 0;
    %load/vec4 v000002adb8339330_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002adb83381b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002adb83386b0_0, 0;
    %load/vec4 v000002adb8338b10_0;
    %assign/vec4 v000002adb8338bb0_0, 0;
T_2.9 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002adb8335d30;
T_3 ;
    %wait E_000002adb82bb180;
    %load/vec4 v000002adb8337b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002adb8337710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002adb8337c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002adb83373f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002adb833ab90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002adb8337710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002adb8337c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002adb83373f0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000002adb83373f0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_3.8, 11;
    %load/vec4 v000002adb833a9b0_0;
    %and;
T_3.8;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.7, 10;
    %load/vec4 v000002adb833a870_0;
    %and;
T_3.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v000002adb8339fb0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000002adb833a910_0;
    %load/vec4 v000002adb8339c90_0;
    %load/vec4 v000002adb833a690_0;
    %add;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v000002adb8339c90_0;
    %add;
    %assign/vec4 v000002adb8337c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002adb8337710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002adb83373f0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002adb8337710_0, 0;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002adb83356f0;
T_4 ;
    %wait E_000002adb82bb180;
    %load/vec4 v000002adb83391f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002adb8337350_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002adb8338390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002adb83372b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002adb8337a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002adb8338f70_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002adb8337850_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.4, 9;
    %load/vec4 v000002adb8338f70_0;
    %nor/r;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000002adb8337d50_0;
    %pad/s 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.5, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002adb8337350_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002adb8338390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002adb83372b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002adb8338f70_0, 0;
    %jmp T_4.6;
T_4.5 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002adb8337350_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002adb8338390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002adb83372b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002adb8337a30_0, 0;
    %load/vec4 v000002adb8338a70_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_4.7, 8;
    %load/vec4 v000002adb8338a70_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %jmp/1 T_4.8, 8;
T_4.7 ; End of true expr.
    %load/vec4 v000002adb8338a70_0;
    %jmp/0 T_4.8, 8;
 ; End of false expr.
    %blend;
T_4.8;
    %assign/vec4 v000002adb83384d0_0, 0;
    %load/vec4 v000002adb8337d50_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_4.9, 8;
    %load/vec4 v000002adb8337d50_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %jmp/1 T_4.10, 8;
T_4.9 ; End of true expr.
    %load/vec4 v000002adb8337d50_0;
    %jmp/0 T_4.10, 8;
 ; End of false expr.
    %blend;
T_4.10;
    %assign/vec4 v000002adb83370d0_0, 0;
    %load/vec4 v000002adb8338a70_0;
    %parti/s 1, 15, 5;
    %load/vec4 v000002adb8337d50_0;
    %parti/s 1, 15, 5;
    %xor;
    %assign/vec4 v000002adb8338070_0, 0;
    %load/vec4 v000002adb8338a70_0;
    %parti/s 1, 15, 5;
    %assign/vec4 v000002adb8337530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002adb8338f70_0, 0;
T_4.6 ;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000002adb8338f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %load/vec4 v000002adb8337a30_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_4.13, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002adb83372b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002adb8338f70_0, 0;
    %load/vec4 v000002adb8338070_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.15, 8;
    %load/vec4 v000002adb8337350_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %jmp/1 T_4.16, 8;
T_4.15 ; End of true expr.
    %load/vec4 v000002adb8337350_0;
    %jmp/0 T_4.16, 8;
 ; End of false expr.
    %blend;
T_4.16;
    %assign/vec4 v000002adb8337350_0, 0;
    %load/vec4 v000002adb8337530_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.17, 8;
    %load/vec4 v000002adb8338390_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %jmp/1 T_4.18, 8;
T_4.17 ; End of true expr.
    %load/vec4 v000002adb8338390_0;
    %jmp/0 T_4.18, 8;
 ; End of false expr.
    %blend;
T_4.18;
    %assign/vec4 v000002adb8338390_0, 0;
    %jmp T_4.14;
T_4.13 ;
    %load/vec4 v000002adb8338390_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000002adb8338390_0, 0, 16;
    %load/vec4 v000002adb83384d0_0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v000002adb8337a30_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002adb8338390_0, 4, 1;
    %load/vec4 v000002adb8338390_0;
    %load/vec4 v000002adb83370d0_0;
    %sub;
    %store/vec4 v000002adb8338390_0, 0, 16;
    %load/vec4 v000002adb8337350_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000002adb8337350_0, 0, 16;
    %load/vec4 v000002adb8338390_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.19, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002adb8337350_0, 4, 1;
    %load/vec4 v000002adb8338390_0;
    %load/vec4 v000002adb83370d0_0;
    %add;
    %store/vec4 v000002adb8338390_0, 0, 16;
    %jmp T_4.20;
T_4.19 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002adb8337350_0, 4, 1;
T_4.20 ;
    %load/vec4 v000002adb8337a30_0;
    %addi 1, 0, 5;
    %store/vec4 v000002adb8337a30_0, 0, 5;
T_4.14 ;
    %jmp T_4.12;
T_4.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002adb83372b0_0, 0;
T_4.12 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002adb82c5d70;
T_5 ;
    %wait E_000002adb82bb180;
    %load/vec4 v000002adb8339970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002adb833aeb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002adb833a190_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002adb8339d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002adb833af50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002adb833a410_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002adb8339d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002adb833aeb0_0, 0;
    %load/vec4 v000002adb8339ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v000002adb83398d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002adb833a190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002adb833aeb0_0, 0;
    %jmp T_5.14;
T_5.9 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002adb8339d30_0, 0;
    %jmp T_5.14;
T_5.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002adb8339d30_0, 0;
    %jmp T_5.14;
T_5.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002adb833af50_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002adb8339d30_0, 0;
    %jmp T_5.14;
T_5.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002adb833a410_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000002adb8339d30_0, 0;
    %jmp T_5.14;
T_5.14 ;
    %pop/vec4 1;
T_5.7 ;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v000002adb833a230_0;
    %assign/vec4 v000002adb833a190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002adb833aeb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002adb8339d30_0, 0;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002adb833af50_0, 0;
    %load/vec4 v000002adb8339b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v000002adb833a4b0_0;
    %assign/vec4 v000002adb833a190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002adb833aeb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002adb8339d30_0, 0;
T_5.15 ;
    %jmp T_5.6;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002adb833a410_0, 0;
    %load/vec4 v000002adb833ae10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.17, 8;
    %load/vec4 v000002adb833a730_0;
    %assign/vec4 v000002adb833a190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002adb833aeb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002adb8339d30_0, 0;
T_5.17 ;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002adb828ea60;
T_6 ;
    %delay 1, 0;
    %load/vec4 v000002adb833b0e0_0;
    %inv;
    %store/vec4 v000002adb833b0e0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_000002adb828ea60;
T_7 ;
    %vpi_call 2 23 "$dumpfile", "alu_16.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002adb828ea60 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002adb833b0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002adb833c440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002adb833bfe0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002adb833bfe0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 4294934528, 0, 32;
    %store/vec4 v000002adb833d340_0, 0, 32;
T_7.0 ;
    %load/vec4 v000002adb833d340_0;
    %cmpi/s 32768, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 4294934528, 0, 32;
    %store/vec4 v000002adb833d700_0, 0, 32;
T_7.2 ;
    %load/vec4 v000002adb833d700_0;
    %cmpi/s 32768, 0, 32;
    %jmp/0xz T_7.3, 5;
    %load/vec4 v000002adb833d340_0;
    %pad/s 16;
    %store/vec4 v000002adb8339f10_0, 0, 16;
    %load/vec4 v000002adb833d700_0;
    %pad/s 16;
    %store/vec4 v000002adb8339dd0_0, 0, 16;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002adb833ce40_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002adb833d660_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002adb833d660_0, 0, 1;
T_7.4 ;
    %load/vec4 v000002adb833b360_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_7.5, 6;
    %wait E_000002adb82b9240;
    %jmp T_7.4;
T_7.5 ;
    %load/vec4 v000002adb833b400_0;
    %load/vec4 v000002adb833c260_0;
    %cmp/ne;
    %jmp/0xz  T_7.6, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002adb833c440_0, 0, 1;
    %vpi_call 2 44 "$display", "Error: A = %d, B = %d, result = %d , add_exp = %d", v000002adb8339f10_0, v000002adb8339dd0_0, v000002adb833b400_0, v000002adb833c260_0 {0 0 0};
T_7.6 ;
    %delay 2, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002adb833ce40_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002adb833d660_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002adb833d660_0, 0, 1;
T_7.8 ;
    %load/vec4 v000002adb833b360_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_7.9, 6;
    %wait E_000002adb82b9240;
    %jmp T_7.8;
T_7.9 ;
    %load/vec4 v000002adb833b400_0;
    %load/vec4 v000002adb833c120_0;
    %cmp/ne;
    %jmp/0xz  T_7.10, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002adb833c440_0, 0, 1;
    %vpi_call 2 55 "$display", "Error: A = %d, B = %d, result = %d , sub_exp = %d", v000002adb8339f10_0, v000002adb8339dd0_0, v000002adb833b400_0, v000002adb833c120_0 {0 0 0};
T_7.10 ;
    %delay 2, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002adb833ce40_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002adb833d660_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002adb833d660_0, 0, 1;
T_7.12 ;
    %load/vec4 v000002adb833b360_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_7.13, 6;
    %wait E_000002adb82b9240;
    %jmp T_7.12;
T_7.13 ;
    %load/vec4 v000002adb833b400_0;
    %load/vec4 v000002adb833d5c0_0;
    %cmp/ne;
    %jmp/0xz  T_7.14, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002adb833c440_0, 0, 1;
    %vpi_call 2 66 "$display", "Error: A = %d, B = %d, result = %d , mul_exp = %d", v000002adb8339f10_0, v000002adb8339dd0_0, v000002adb833b400_0, v000002adb833d5c0_0 {0 0 0};
T_7.14 ;
    %delay 2, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002adb833ce40_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002adb833d660_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002adb833d660_0, 0, 1;
T_7.16 ;
    %load/vec4 v000002adb833b360_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_7.17, 6;
    %wait E_000002adb82b9240;
    %jmp T_7.16;
T_7.17 ;
    %load/vec4 v000002adb833b400_0;
    %load/vec4 v000002adb833b900_0;
    %cmp/ne;
    %jmp/0xz  T_7.18, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002adb833c440_0, 0, 1;
    %vpi_call 2 77 "$display", "Error: A = %d, B = %d, result = %d , div_exp = %d", v000002adb8339f10_0, v000002adb8339dd0_0, v000002adb833b400_0, v000002adb833b900_0 {0 0 0};
T_7.18 ;
    %delay 2, 0;
    %load/vec4 v000002adb833d700_0;
    %addi 512, 0, 32;
    %store/vec4 v000002adb833d700_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %load/vec4 v000002adb833d340_0;
    %addi 813, 0, 32;
    %store/vec4 v000002adb833d340_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %load/vec4 v000002adb833c440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.20, 8;
    %vpi_call 2 85 "$display", "ERORORORROORRROROR" {0 0 0};
    %jmp T_7.21;
T_7.20 ;
    %vpi_call 2 86 "$display", "-+*/=-+/*===== Great, perfect ALU :) =====-+*/=-+/*=" {0 0 0};
T_7.21 ;
    %vpi_call 2 88 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "alu_16_tb.v";
    "alu_16.v";
    "csa_16.v";
    "div_16.v";
    "mul_16.v";
