<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Mini55 BSP: CLK Exported Constants</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="M0Banner_v2.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Mini55 BSP
   &#160;<span id="projectnumber">V3.02.002</span>
   </div>
   <div id="projectbrief">The Board Support Package for Mini55 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">CLK Exported Constants<div class="ingroups"><a class="el" href="group___m_i_n_i55___device___driver.html">MINI55 Device Driver</a> &raquo; <a class="el" href="group___m_i_n_i55___c_l_k___driver.html">CLK Driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaf22ca3e1b750db0b3ad843b77f43ddda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf22ca3e1b750db0b3ad843b77f43ddda">CLK_PWRCTL_XTL12M</a>&#160;&#160;&#160;0x01UL</td></tr>
<tr class="separator:gaf22ca3e1b750db0b3ad843b77f43ddda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41cea406702f9a2206f220688be0a599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga41cea406702f9a2206f220688be0a599">CLK_PWRCTL_HXT</a>&#160;&#160;&#160;0x01UL</td></tr>
<tr class="separator:ga41cea406702f9a2206f220688be0a599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c1e886129102250630c49e389459b2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5c1e886129102250630c49e389459b2d">CLK_PWRCTL_XTL32K</a>&#160;&#160;&#160;0x02UL</td></tr>
<tr class="separator:ga5c1e886129102250630c49e389459b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadee0b37a25e4ce666c88fe2768bcaf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaadee0b37a25e4ce666c88fe2768bcaf5">CLK_PWRCTL_LXT</a>&#160;&#160;&#160;0x02UL</td></tr>
<tr class="separator:gaadee0b37a25e4ce666c88fe2768bcaf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe5a0d004f874e358cb661f1f9408650"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabe5a0d004f874e358cb661f1f9408650">CLK_CLKSEL0_HCLKSEL_XTAL</a>&#160;&#160;&#160;0x00UL</td></tr>
<tr class="separator:gabe5a0d004f874e358cb661f1f9408650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8939e75a5d1b9249139415d2770ca9ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8939e75a5d1b9249139415d2770ca9ea">CLK_CLKSEL0_HCLKSEL_LIRC</a>&#160;&#160;&#160;0x03UL</td></tr>
<tr class="separator:ga8939e75a5d1b9249139415d2770ca9ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f6f2a7682c3b1378e24c1a6502df356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3f6f2a7682c3b1378e24c1a6502df356">CLK_CLKSEL0_HCLKSEL_HIRC</a>&#160;&#160;&#160;0x07UL</td></tr>
<tr class="separator:ga3f6f2a7682c3b1378e24c1a6502df356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ec32b0a77a634023d085004b09d41dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ec32b0a77a634023d085004b09d41dc">CLK_CLKSEL0_STCLKSEL_XTAL</a>&#160;&#160;&#160;0x00UL</td></tr>
<tr class="separator:ga2ec32b0a77a634023d085004b09d41dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae29f647b2eeb0fcdae17c5ef491c3e48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae29f647b2eeb0fcdae17c5ef491c3e48">CLK_CLKSEL0_STCLKSEL_XTAL_DIV2</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:gae29f647b2eeb0fcdae17c5ef491c3e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d72a0762b1751c3392f5ba24bb4c564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2d72a0762b1751c3392f5ba24bb4c564">CLK_CLKSEL0_STCLKSEL_HCLK_DIV2</a>&#160;&#160;&#160;0x18UL</td></tr>
<tr class="separator:ga2d72a0762b1751c3392f5ba24bb4c564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33a66fd31295ae71accab4ccd18be5ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga33a66fd31295ae71accab4ccd18be5ad">CLK_CLKSEL0_STCLKSEL_HIRC_DIV2</a>&#160;&#160;&#160;0x38UL</td></tr>
<tr class="separator:ga33a66fd31295ae71accab4ccd18be5ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05b43f9775b946d78d652472a03f0d50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga05b43f9775b946d78d652472a03f0d50">CLK_CLKSEL0_STCLKSEL_HCLK</a>&#160;&#160;&#160;(0x01UL&lt;&lt;SysTick_CTRL_CLKSOURCE_Pos)</td></tr>
<tr class="separator:ga05b43f9775b946d78d652472a03f0d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c50c50f92bb0b71d59dbaba649b4d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga68c50c50f92bb0b71d59dbaba649b4d4">CLK_CLKSEL1_WDTSEL_XTAL</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga68c50c50f92bb0b71d59dbaba649b4d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e4e4ecca98a846acc2660320e300ac0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8e4e4ecca98a846acc2660320e300ac0">CLK_CLKSEL1_WDTSEL_HCLK_DIV2048</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga8e4e4ecca98a846acc2660320e300ac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8863b0b842a1d1529700e65f24d38553"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8863b0b842a1d1529700e65f24d38553">CLK_CLKSEL1_WDTSEL_IRC10K</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga8863b0b842a1d1529700e65f24d38553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca285a1210e9d83e0b21e6cc19216dc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaca285a1210e9d83e0b21e6cc19216dc2">CLK_CLKSEL1_WDTSEL_LIRC</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:gaca285a1210e9d83e0b21e6cc19216dc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9a16113402664f6bee36914a4059288"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad9a16113402664f6bee36914a4059288">CLK_CLKSEL1_ADCSEL_XTAL</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gad9a16113402664f6bee36914a4059288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dc4bf7d7427f56c01ea00166c31b543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4dc4bf7d7427f56c01ea00166c31b543">CLK_CLKSEL1_ADCSEL_HCLK</a>&#160;&#160;&#160;0x00000008UL</td></tr>
<tr class="separator:ga4dc4bf7d7427f56c01ea00166c31b543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabecc82b4a09eec656e54443ac6b6aca2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabecc82b4a09eec656e54443ac6b6aca2">CLK_CLKSEL1_ADCSEL_HIRC</a>&#160;&#160;&#160;0x0000000CUL</td></tr>
<tr class="separator:gabecc82b4a09eec656e54443ac6b6aca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga148b8e7463e593ee4cd462721d84774f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga148b8e7463e593ee4cd462721d84774f">CLK_CLKSEL1_SPISEL_HXTorLXT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga148b8e7463e593ee4cd462721d84774f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8ae23a8947b7e0d079345b07a397dc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad8ae23a8947b7e0d079345b07a397dc5">CLK_CLKSEL1_SPISEL_HCLK</a>&#160;&#160;&#160;0x00000010UL</td></tr>
<tr class="separator:gad8ae23a8947b7e0d079345b07a397dc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7abfdaa385bc16dbdcbec6c728770d2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7abfdaa385bc16dbdcbec6c728770d2e">CLK_CLKSEL1_TMR0SEL_XTAL</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga7abfdaa385bc16dbdcbec6c728770d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27f6d58fe38288757fc6dbe97997feb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga27f6d58fe38288757fc6dbe97997feb7">CLK_CLKSEL1_TMR0SEL_LIRC</a>&#160;&#160;&#160;0x00000100UL</td></tr>
<tr class="separator:ga27f6d58fe38288757fc6dbe97997feb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga134a4e57c9e92b1f21a6b18679d913c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga134a4e57c9e92b1f21a6b18679d913c3">CLK_CLKSEL1_TMR0SEL_HCLK</a>&#160;&#160;&#160;0x00000200UL</td></tr>
<tr class="separator:ga134a4e57c9e92b1f21a6b18679d913c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c5fb49e17b87abd576fc7f8d4b534ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8c5fb49e17b87abd576fc7f8d4b534ee">CLK_CLKSEL1_TMR0SEL_HIRC</a>&#160;&#160;&#160;0x00000700UL</td></tr>
<tr class="separator:ga8c5fb49e17b87abd576fc7f8d4b534ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3089f0164d041f3997f5d48e00455343"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3089f0164d041f3997f5d48e00455343">CLK_CLKSEL1_TMR1SEL_XTAL</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga3089f0164d041f3997f5d48e00455343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0327b9388c741a3c2b77404c00a9d565"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0327b9388c741a3c2b77404c00a9d565">CLK_CLKSEL1_TMR1SEL_LIRC</a>&#160;&#160;&#160;0x00001000UL</td></tr>
<tr class="separator:ga0327b9388c741a3c2b77404c00a9d565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4aa930d3195f2d7f4dd8ec61c9a7772"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac4aa930d3195f2d7f4dd8ec61c9a7772">CLK_CLKSEL1_TMR1SEL_HCLK</a>&#160;&#160;&#160;0x00002000UL</td></tr>
<tr class="separator:gac4aa930d3195f2d7f4dd8ec61c9a7772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fe11ba8b825215ccc81c4c77ad79b08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6fe11ba8b825215ccc81c4c77ad79b08">CLK_CLKSEL1_TMR1SEL_HIRC</a>&#160;&#160;&#160;0x00007000UL</td></tr>
<tr class="separator:ga6fe11ba8b825215ccc81c4c77ad79b08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f3eb7a806d91058f22cbcaad957802b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2f3eb7a806d91058f22cbcaad957802b">CLK_CLKSEL1_UART0SEL_XTAL</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga2f3eb7a806d91058f22cbcaad957802b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a39bb8a064e623dc18993f182493b7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7a39bb8a064e623dc18993f182493b7f">CLK_CLKSEL1_UART0SEL_HIRC</a>&#160;&#160;&#160;0x02000000UL</td></tr>
<tr class="separator:ga7a39bb8a064e623dc18993f182493b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67b39c178042498d412bcd748e1488ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga67b39c178042498d412bcd748e1488ee">CLK_CLKSEL1_UART1SEL_XTAL</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga67b39c178042498d412bcd748e1488ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18ab85901565a3d35bfd96ef692b8371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga18ab85901565a3d35bfd96ef692b8371">CLK_CLKSEL1_UART1SEL_HIRC</a>&#160;&#160;&#160;0x08000000UL</td></tr>
<tr class="separator:ga18ab85901565a3d35bfd96ef692b8371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga264ed19ff95fce8c7ad16da13d4345ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga264ed19ff95fce8c7ad16da13d4345ff">CLK_CLKSEL1_PWMCH01SEL_HCLK</a>&#160;&#160;&#160;0x20000000UL</td></tr>
<tr class="separator:ga264ed19ff95fce8c7ad16da13d4345ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ce7755343215926b64c969cdd35aaae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ce7755343215926b64c969cdd35aaae">CLK_CLKSEL1_PWMCH23SEL_HCLK</a>&#160;&#160;&#160;0x80000000UL</td></tr>
<tr class="separator:ga4ce7755343215926b64c969cdd35aaae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae22817e70e2fcd1459441b7e2f711473"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae22817e70e2fcd1459441b7e2f711473">CLK_CLKSEL2_FDIVSEL_XTAL</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gae22817e70e2fcd1459441b7e2f711473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08454ea7e10e8be11c0e28fb57356335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga08454ea7e10e8be11c0e28fb57356335">CLK_CLKSEL2_FDIVSEL_HXT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga08454ea7e10e8be11c0e28fb57356335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae609af69df1c926deb19c870d67a449c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae609af69df1c926deb19c870d67a449c">CLK_CLKSEL2_FDIVSEL_LXT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gae609af69df1c926deb19c870d67a449c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadde65c060ac000b13359501e850eb0e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gadde65c060ac000b13359501e850eb0e2">CLK_CLKSEL2_FDIVSEL_HCLK</a>&#160;&#160;&#160;0x00000008UL</td></tr>
<tr class="separator:gadde65c060ac000b13359501e850eb0e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga318191e807056096163d16ca7de1d728"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga318191e807056096163d16ca7de1d728">CLK_CLKSEL2_FDIVSEL_HIRC</a>&#160;&#160;&#160;0x0000000CUL</td></tr>
<tr class="separator:ga318191e807056096163d16ca7de1d728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c6d79571e4ad0ab4cb1419aade11560"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1c6d79571e4ad0ab4cb1419aade11560">CLK_CLKSEL2_PWMCH45SEL_HCLK</a>&#160;&#160;&#160;0x00000020UL</td></tr>
<tr class="separator:ga1c6d79571e4ad0ab4cb1419aade11560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10106bf426354bec869f0de79ae3ebb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga10106bf426354bec869f0de79ae3ebb1">CLK_CLKDIV_ADC</a>(x)&#160;&#160;&#160;(((x)-1) &lt;&lt; 16)</td></tr>
<tr class="separator:ga10106bf426354bec869f0de79ae3ebb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77d2b6ab80bd6a2daaeac486733fc470"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga77d2b6ab80bd6a2daaeac486733fc470">CLK_CLKDIV_UART</a>(x)&#160;&#160;&#160;(((x)-1) &lt;&lt;  8)</td></tr>
<tr class="separator:ga77d2b6ab80bd6a2daaeac486733fc470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae160204ca905482776a9d32b66bc3752"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae160204ca905482776a9d32b66bc3752">CLK_CLKDIV_UART0</a>(x)&#160;&#160;&#160;(((x)-1) &lt;&lt;  8)</td></tr>
<tr class="separator:gae160204ca905482776a9d32b66bc3752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6316542956312c8b5166b14a61fe7906"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6316542956312c8b5166b14a61fe7906">CLK_CLKDIV_UART1</a>(x)&#160;&#160;&#160;(((x)-1) &lt;&lt; 12)</td></tr>
<tr class="separator:ga6316542956312c8b5166b14a61fe7906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2a696eb99c5cc6d1ead8b68e0c0bae1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa2a696eb99c5cc6d1ead8b68e0c0bae1">CLK_CLKDIV_HCLK</a>(x)&#160;&#160;&#160;((x)-1)</td></tr>
<tr class="separator:gaa2a696eb99c5cc6d1ead8b68e0c0bae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaece48376de6a6e9090b8c394344e8636"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaece48376de6a6e9090b8c394344e8636">MODULE_APBCLK</a>(x)&#160;&#160;&#160;((x &gt;&gt;31) &amp; 0x1)</td></tr>
<tr class="separator:gaece48376de6a6e9090b8c394344e8636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbcd006f65cef4b22d0d1bca3b1afef3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafbcd006f65cef4b22d0d1bca3b1afef3">MODULE_CLKSEL</a>(x)&#160;&#160;&#160;((x &gt;&gt;29) &amp; 0x3)</td></tr>
<tr class="separator:gafbcd006f65cef4b22d0d1bca3b1afef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dc9f42c7ab6aeb4ba024b8fdb16f930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2dc9f42c7ab6aeb4ba024b8fdb16f930">MODULE_CLKSEL_Msk</a>(x)&#160;&#160;&#160;((x &gt;&gt;25) &amp; 0xf)</td></tr>
<tr class="separator:ga2dc9f42c7ab6aeb4ba024b8fdb16f930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b25b61e468527aaaa7f38f09e48121e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9b25b61e468527aaaa7f38f09e48121e">MODULE_CLKSEL_Pos</a>(x)&#160;&#160;&#160;((x &gt;&gt;20) &amp; 0x1f)</td></tr>
<tr class="separator:ga9b25b61e468527aaaa7f38f09e48121e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaea38131f5a6d44c686cc6d5e634493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaeaea38131f5a6d44c686cc6d5e634493">MODULE_CLKDIV</a>(x)&#160;&#160;&#160;((x &gt;&gt;18) &amp; 0x3)</td></tr>
<tr class="separator:gaeaea38131f5a6d44c686cc6d5e634493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd85866b3fa7a302a80aa94c2b394bb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd85866b3fa7a302a80aa94c2b394bb0">MODULE_CLKDIV_Msk</a>(x)&#160;&#160;&#160;((x &gt;&gt;10) &amp; 0xff)</td></tr>
<tr class="separator:gabd85866b3fa7a302a80aa94c2b394bb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab72016bfc37d178f20aeb164b213eaf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab72016bfc37d178f20aeb164b213eaf5">MODULE_CLKDIV_Pos</a>(x)&#160;&#160;&#160;((x &gt;&gt;5 ) &amp; 0x1f)</td></tr>
<tr class="separator:gab72016bfc37d178f20aeb164b213eaf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd693274238f70a5351e2f9e9af43caf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd693274238f70a5351e2f9e9af43caf">MODULE_IP_EN_Pos</a>(x)&#160;&#160;&#160;((x &gt;&gt;0 ) &amp; 0x1f)</td></tr>
<tr class="separator:gabd693274238f70a5351e2f9e9af43caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ba0e54c58638770ff47160b4092ab7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ba0e54c58638770ff47160b4092ab7d">MODULE_NoMsk</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga2ba0e54c58638770ff47160b4092ab7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68eddd535923d17ddbc8bb03bab70b3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga68eddd535923d17ddbc8bb03bab70b3b">NA</a>&#160;&#160;&#160;<a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ba0e54c58638770ff47160b4092ab7d">MODULE_NoMsk</a></td></tr>
<tr class="separator:ga68eddd535923d17ddbc8bb03bab70b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga058b6fe8b3177be8d5031245d52605e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga058b6fe8b3177be8d5031245d52605e2">MODULE_APBCLK_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0x01) &lt;&lt; 31)</td></tr>
<tr class="separator:ga058b6fe8b3177be8d5031245d52605e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae21a33afd5ae9ff3dbc4dd818bade8fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae21a33afd5ae9ff3dbc4dd818bade8fe">MODULE_CLKSEL_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0x03) &lt;&lt; 29)</td></tr>
<tr class="separator:gae21a33afd5ae9ff3dbc4dd818bade8fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86bbe2d7863858d8fbaf6f3e36279ac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga86bbe2d7863858d8fbaf6f3e36279ac4">MODULE_CLKSEL_Msk_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0x0f) &lt;&lt; 25)</td></tr>
<tr class="separator:ga86bbe2d7863858d8fbaf6f3e36279ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd8114dc240d230371500f4d95ac2222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd8114dc240d230371500f4d95ac2222">MODULE_CLKSEL_Pos_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1f) &lt;&lt; 20)</td></tr>
<tr class="separator:gabd8114dc240d230371500f4d95ac2222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eb02ca5a5a7647f4d9b7a09589ea906"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8eb02ca5a5a7647f4d9b7a09589ea906">MODULE_CLKDIV_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0x03) &lt;&lt; 18)</td></tr>
<tr class="separator:ga8eb02ca5a5a7647f4d9b7a09589ea906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac10fc419fc00af3430d8e8d8beccf927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac10fc419fc00af3430d8e8d8beccf927">MODULE_CLKDIV_Msk_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0xff) &lt;&lt; 10)</td></tr>
<tr class="separator:gac10fc419fc00af3430d8e8d8beccf927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53ae78be36ca1ab74a7f2f7a604644de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga53ae78be36ca1ab74a7f2f7a604644de">MODULE_CLKDIV_Pos_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1f) &lt;&lt;  5)</td></tr>
<tr class="separator:ga53ae78be36ca1ab74a7f2f7a604644de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5588dcf5ec13a885715c1ae6fd4d8a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf5588dcf5ec13a885715c1ae6fd4d8a1">MODULE_IP_EN_Pos_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1f) &lt;&lt;  0)</td></tr>
<tr class="separator:gaf5588dcf5ec13a885715c1ae6fd4d8a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefc5c5d4f6d46fa66126a8b471e6b333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaefc5c5d4f6d46fa66126a8b471e6b333">WDT_MODULE</a>&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x1&lt;&lt;29)|(0x3&lt;&lt;25)|( 0&lt;&lt;20)|(0x3&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|(31&lt;&lt;5)|CLK_APBCLK_WDTCKEN_Pos )</td></tr>
<tr class="separator:gaefc5c5d4f6d46fa66126a8b471e6b333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4490f2058973aa7507893ae3040e30ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4490f2058973aa7507893ae3040e30ae">TMR0_MODULE</a>&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x1&lt;&lt;29)|(0x7&lt;&lt;25)|( 8&lt;&lt;20)|(0x3&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|(31&lt;&lt;5)|CLK_APBCLK_TMR0CKEN_Pos)</td></tr>
<tr class="separator:ga4490f2058973aa7507893ae3040e30ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f3c0420befc3fd680c619482c652701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4f3c0420befc3fd680c619482c652701">TMR1_MODULE</a>&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x1&lt;&lt;29)|(0x7&lt;&lt;25)|(12&lt;&lt;20)|(0x3&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|(31&lt;&lt;5)|CLK_APBCLK_TMR1CKEN_Pos)</td></tr>
<tr class="separator:ga4f3c0420befc3fd680c619482c652701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf04f68ef136af432770da8d6b4eabe32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf04f68ef136af432770da8d6b4eabe32">FDIV_MODULE</a>&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x3&lt;&lt;29)|(0x3&lt;&lt;25)|( 2&lt;&lt;20)|(0x3&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|(31&lt;&lt;5)|CLK_APBCLK_CLKOCKEN_Pos)</td></tr>
<tr class="separator:gaf04f68ef136af432770da8d6b4eabe32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf5cad1af05ff8b0deee91d82a02cdf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaf5cad1af05ff8b0deee91d82a02cdf2">I2C_MODULE</a>&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|(31&lt;&lt;20)|(0x3&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|(31&lt;&lt;5)|CLK_APBCLK_I2CCKEN_Pos)</td></tr>
<tr class="separator:gaaf5cad1af05ff8b0deee91d82a02cdf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27134fb16470a6878759a2e69ca68a92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga27134fb16470a6878759a2e69ca68a92">SPI_MODULE</a>&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x1&lt;&lt;29)|(0x1&lt;&lt;25)|( 4&lt;&lt;20)|(0x3&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|(31&lt;&lt;5)|CLK_APBCLK_SPICKEN_Pos)</td></tr>
<tr class="separator:ga27134fb16470a6878759a2e69ca68a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28e1e43abf54cf8f715fead42010e7e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga28e1e43abf54cf8f715fead42010e7e9">UART0_MODULE</a>&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x1&lt;&lt;29)|(0x3&lt;&lt;25)|(24&lt;&lt;20)|(0x0&lt;&lt;18)|(0x0F&lt;&lt;10)|( 8&lt;&lt;5)|CLK_APBCLK_UART0CKEN_Pos)</td></tr>
<tr class="separator:ga28e1e43abf54cf8f715fead42010e7e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga558446e460cc69dfb2ac567e961ab262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga558446e460cc69dfb2ac567e961ab262">UART1_MODULE</a>&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x1&lt;&lt;29)|(0x3&lt;&lt;25)|(26&lt;&lt;20)|(0x0&lt;&lt;18)|(0x0F&lt;&lt;10)|(12&lt;&lt;5)|CLK_APBCLK_UART1CKEN_Pos)</td></tr>
<tr class="separator:ga558446e460cc69dfb2ac567e961ab262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e6e896020dcebab79489c71d3d6c7ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3e6e896020dcebab79489c71d3d6c7ba">PWM01_MODULE</a>&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x1&lt;&lt;29)|(0x3&lt;&lt;25)|(28&lt;&lt;20)|(0x3&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|(31&lt;&lt;5)|CLK_APBCLK_PWMCH01CKEN_Pos)</td></tr>
<tr class="separator:ga3e6e896020dcebab79489c71d3d6c7ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga503fbb130bef38a23562886086fd9612"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga503fbb130bef38a23562886086fd9612">PWM23_MODULE</a>&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x1&lt;&lt;29)|(0x3&lt;&lt;25)|(30&lt;&lt;20)|(0x3&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|(31&lt;&lt;5)|CLK_APBCLK_PWMCH23CKEN_Pos)</td></tr>
<tr class="separator:ga503fbb130bef38a23562886086fd9612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga552401025f845e7a298f8b385558f798"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga552401025f845e7a298f8b385558f798">PWM45_MODULE</a>&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x3&lt;&lt;29)|(0x3&lt;&lt;25)|( 4&lt;&lt;20)|(0x3&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|(31&lt;&lt;5)|CLK_APBCLK_PWMCH45CKEN_Pos)</td></tr>
<tr class="separator:ga552401025f845e7a298f8b385558f798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c7bc484e427369d477792d9e432723e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4c7bc484e427369d477792d9e432723e">ADC_MODULE</a>&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x1&lt;&lt;29)|(0x3&lt;&lt;25)|( 2&lt;&lt;20)|(0x0&lt;&lt;18)|(0xFF&lt;&lt;10)|(16&lt;&lt;5)|CLK_APBCLK_ADCCKEN_Pos)</td></tr>
<tr class="separator:ga4c7bc484e427369d477792d9e432723e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98d02399c4cf4d6a6a88dbfa3d007613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga98d02399c4cf4d6a6a88dbfa3d007613">ACMP_MODULE</a>&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|(31&lt;&lt;20)|(0x3&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|(31&lt;&lt;5)|CLK_APBCLK_ACMPCKEN_Pos)</td></tr>
<tr class="separator:ga98d02399c4cf4d6a6a88dbfa3d007613"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga98d02399c4cf4d6a6a88dbfa3d007613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98d02399c4cf4d6a6a88dbfa3d007613">&#9670;&nbsp;</a></span>ACMP_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ACMP_MODULE&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|(31&lt;&lt;20)|(0x3&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|(31&lt;&lt;5)|CLK_APBCLK_ACMPCKEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACMP Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00140">140</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga4c7bc484e427369d477792d9e432723e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c7bc484e427369d477792d9e432723e">&#9670;&nbsp;</a></span>ADC_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_MODULE&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x1&lt;&lt;29)|(0x3&lt;&lt;25)|( 2&lt;&lt;20)|(0x0&lt;&lt;18)|(0xFF&lt;&lt;10)|(16&lt;&lt;5)|CLK_APBCLK_ADCCKEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00139">139</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga10106bf426354bec869f0de79ae3ebb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10106bf426354bec869f0de79ae3ebb1">&#9670;&nbsp;</a></span>CLK_CLKDIV_ADC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKDIV_ADC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x)-1) &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV Setting for ADC clock divider. It could be 1~256 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00097">97</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaa2a696eb99c5cc6d1ead8b68e0c0bae1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2a696eb99c5cc6d1ead8b68e0c0bae1">&#9670;&nbsp;</a></span>CLK_CLKDIV_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKDIV_HCLK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x)-1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV Setting for HCLK clock divider. It could be 1~16 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00101">101</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga77d2b6ab80bd6a2daaeac486733fc470"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77d2b6ab80bd6a2daaeac486733fc470">&#9670;&nbsp;</a></span>CLK_CLKDIV_UART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKDIV_UART</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x)-1) &lt;&lt;  8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV Setting for UART0 clock divider. It could be 1~16 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00098">98</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gae160204ca905482776a9d32b66bc3752"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae160204ca905482776a9d32b66bc3752">&#9670;&nbsp;</a></span>CLK_CLKDIV_UART0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKDIV_UART0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x)-1) &lt;&lt;  8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV Setting for UART0 clock divider. It could be 1~16 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00099">99</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga6316542956312c8b5166b14a61fe7906"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6316542956312c8b5166b14a61fe7906">&#9670;&nbsp;</a></span>CLK_CLKDIV_UART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKDIV_UART1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x)-1) &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV Setting for UART1 clock divider. It could be 1~16 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00100">100</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga3f6f2a7682c3b1378e24c1a6502df356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f6f2a7682c3b1378e24c1a6502df356">&#9670;&nbsp;</a></span>CLK_CLKSEL0_HCLKSEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_HCLKSEL_HIRC&#160;&#160;&#160;0x07UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting clock source as internal RC clock </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00048">48</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga8939e75a5d1b9249139415d2770ca9ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8939e75a5d1b9249139415d2770ca9ea">&#9670;&nbsp;</a></span>CLK_CLKSEL0_HCLKSEL_LIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_HCLKSEL_LIRC&#160;&#160;&#160;0x03UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting clock source as internal 10KHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00047">47</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gabe5a0d004f874e358cb661f1f9408650"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe5a0d004f874e358cb661f1f9408650">&#9670;&nbsp;</a></span>CLK_CLKSEL0_HCLKSEL_XTAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_HCLKSEL_XTAL&#160;&#160;&#160;0x00UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00046">46</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga05b43f9775b946d78d652472a03f0d50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05b43f9775b946d78d652472a03f0d50">&#9670;&nbsp;</a></span>CLK_CLKSEL0_STCLKSEL_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_STCLKSEL_HCLK&#160;&#160;&#160;(0x01UL&lt;&lt;SysTick_CTRL_CLKSOURCE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting clock source as HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00053">53</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga2d72a0762b1751c3392f5ba24bb4c564"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d72a0762b1751c3392f5ba24bb4c564">&#9670;&nbsp;</a></span>CLK_CLKSEL0_STCLKSEL_HCLK_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_STCLKSEL_HCLK_DIV2&#160;&#160;&#160;0x18UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting clock source as HCLK/2 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00051">51</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga33a66fd31295ae71accab4ccd18be5ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33a66fd31295ae71accab4ccd18be5ad">&#9670;&nbsp;</a></span>CLK_CLKSEL0_STCLKSEL_HIRC_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_STCLKSEL_HIRC_DIV2&#160;&#160;&#160;0x38UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting clock source as internal RC clock/2 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00052">52</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga2ec32b0a77a634023d085004b09d41dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ec32b0a77a634023d085004b09d41dc">&#9670;&nbsp;</a></span>CLK_CLKSEL0_STCLKSEL_XTAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_STCLKSEL_XTAL&#160;&#160;&#160;0x00UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting clock source as HXT or LXT </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00049">49</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gae29f647b2eeb0fcdae17c5ef491c3e48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae29f647b2eeb0fcdae17c5ef491c3e48">&#9670;&nbsp;</a></span>CLK_CLKSEL0_STCLKSEL_XTAL_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_STCLKSEL_XTAL_DIV2&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting clock source as external XTAL/2 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00050">50</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga4dc4bf7d7427f56c01ea00166c31b543"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4dc4bf7d7427f56c01ea00166c31b543">&#9670;&nbsp;</a></span>CLK_CLKSEL1_ADCSEL_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_ADCSEL_HCLK&#160;&#160;&#160;0x00000008UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting ADC clock source as HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00063">63</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gabecc82b4a09eec656e54443ac6b6aca2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabecc82b4a09eec656e54443ac6b6aca2">&#9670;&nbsp;</a></span>CLK_CLKSEL1_ADCSEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_ADCSEL_HIRC&#160;&#160;&#160;0x0000000CUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting ADC clock source as internal RC clock </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00064">64</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gad9a16113402664f6bee36914a4059288"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9a16113402664f6bee36914a4059288">&#9670;&nbsp;</a></span>CLK_CLKSEL1_ADCSEL_XTAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_ADCSEL_XTAL&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting ADC clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00062">62</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga264ed19ff95fce8c7ad16da13d4345ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga264ed19ff95fce8c7ad16da13d4345ff">&#9670;&nbsp;</a></span>CLK_CLKSEL1_PWMCH01SEL_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_PWMCH01SEL_HCLK&#160;&#160;&#160;0x20000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting PWM01 clock source as external HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00079">79</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga4ce7755343215926b64c969cdd35aaae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ce7755343215926b64c969cdd35aaae">&#9670;&nbsp;</a></span>CLK_CLKSEL1_PWMCH23SEL_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_PWMCH23SEL_HCLK&#160;&#160;&#160;0x80000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting PWM23 clock source as external HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00080">80</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gad8ae23a8947b7e0d079345b07a397dc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8ae23a8947b7e0d079345b07a397dc5">&#9670;&nbsp;</a></span>CLK_CLKSEL1_SPISEL_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_SPISEL_HCLK&#160;&#160;&#160;0x00000010UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting SPI clock source as HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00066">66</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga148b8e7463e593ee4cd462721d84774f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga148b8e7463e593ee4cd462721d84774f">&#9670;&nbsp;</a></span>CLK_CLKSEL1_SPISEL_HXTorLXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_SPISEL_HXTorLXT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting SPI clock source as HXT or LXT </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00065">65</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga134a4e57c9e92b1f21a6b18679d913c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga134a4e57c9e92b1f21a6b18679d913c3">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR0SEL_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR0SEL_HCLK&#160;&#160;&#160;0x00000200UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting Timer 0 clock source as HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00069">69</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga8c5fb49e17b87abd576fc7f8d4b534ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c5fb49e17b87abd576fc7f8d4b534ee">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR0SEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR0SEL_HIRC&#160;&#160;&#160;0x00000700UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting Timer 0 clock source as internal RC clock </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00070">70</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga27f6d58fe38288757fc6dbe97997feb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27f6d58fe38288757fc6dbe97997feb7">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR0SEL_LIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR0SEL_LIRC&#160;&#160;&#160;0x00000100UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting Timer 0 clock source as internal 10KHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00068">68</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga7abfdaa385bc16dbdcbec6c728770d2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7abfdaa385bc16dbdcbec6c728770d2e">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR0SEL_XTAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR0SEL_XTAL&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting Timer 0 clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00067">67</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gac4aa930d3195f2d7f4dd8ec61c9a7772"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4aa930d3195f2d7f4dd8ec61c9a7772">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR1SEL_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR1SEL_HCLK&#160;&#160;&#160;0x00002000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting Timer 1 clock source as HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00073">73</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga6fe11ba8b825215ccc81c4c77ad79b08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fe11ba8b825215ccc81c4c77ad79b08">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR1SEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR1SEL_HIRC&#160;&#160;&#160;0x00007000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting Timer 1 clock source as internal RC clock </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00074">74</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga0327b9388c741a3c2b77404c00a9d565"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0327b9388c741a3c2b77404c00a9d565">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR1SEL_LIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR1SEL_LIRC&#160;&#160;&#160;0x00001000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting Timer 1 clock source as internal 10KHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00072">72</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga3089f0164d041f3997f5d48e00455343"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3089f0164d041f3997f5d48e00455343">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR1SEL_XTAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR1SEL_XTAL&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting Timer 1 clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00071">71</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga7a39bb8a064e623dc18993f182493b7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a39bb8a064e623dc18993f182493b7f">&#9670;&nbsp;</a></span>CLK_CLKSEL1_UART0SEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_UART0SEL_HIRC&#160;&#160;&#160;0x02000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting UART0 clock source as external internal RC clock </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00076">76</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga2f3eb7a806d91058f22cbcaad957802b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f3eb7a806d91058f22cbcaad957802b">&#9670;&nbsp;</a></span>CLK_CLKSEL1_UART0SEL_XTAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_UART0SEL_XTAL&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting UART0 clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00075">75</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga18ab85901565a3d35bfd96ef692b8371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18ab85901565a3d35bfd96ef692b8371">&#9670;&nbsp;</a></span>CLK_CLKSEL1_UART1SEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_UART1SEL_HIRC&#160;&#160;&#160;0x08000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting UART1 clock source as external internal RC clock </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00078">78</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga67b39c178042498d412bcd748e1488ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67b39c178042498d412bcd748e1488ee">&#9670;&nbsp;</a></span>CLK_CLKSEL1_UART1SEL_XTAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_UART1SEL_XTAL&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting UART1 clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00077">77</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga8e4e4ecca98a846acc2660320e300ac0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e4e4ecca98a846acc2660320e300ac0">&#9670;&nbsp;</a></span>CLK_CLKSEL1_WDTSEL_HCLK_DIV2048</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_WDTSEL_HCLK_DIV2048&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting WDT clock source as HCLK/2048 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00059">59</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga8863b0b842a1d1529700e65f24d38553"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8863b0b842a1d1529700e65f24d38553">&#9670;&nbsp;</a></span>CLK_CLKSEL1_WDTSEL_IRC10K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_WDTSEL_IRC10K&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting WDT clock source as internal 10KHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00060">60</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaca285a1210e9d83e0b21e6cc19216dc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca285a1210e9d83e0b21e6cc19216dc2">&#9670;&nbsp;</a></span>CLK_CLKSEL1_WDTSEL_LIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_WDTSEL_LIRC&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting WDT clock source as internal 10KHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00061">61</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga68c50c50f92bb0b71d59dbaba649b4d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68c50c50f92bb0b71d59dbaba649b4d4">&#9670;&nbsp;</a></span>CLK_CLKSEL1_WDTSEL_XTAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_WDTSEL_XTAL&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting WDT clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00058">58</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gadde65c060ac000b13359501e850eb0e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadde65c060ac000b13359501e850eb0e2">&#9670;&nbsp;</a></span>CLK_CLKSEL2_FDIVSEL_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_FDIVSEL_HCLK&#160;&#160;&#160;0x00000008UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting FRQDIV clock source as HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00089">89</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga318191e807056096163d16ca7de1d728"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga318191e807056096163d16ca7de1d728">&#9670;&nbsp;</a></span>CLK_CLKSEL2_FDIVSEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_FDIVSEL_HIRC&#160;&#160;&#160;0x0000000CUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting FRQDIV clock source as internal RC clock </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00090">90</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga08454ea7e10e8be11c0e28fb57356335"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08454ea7e10e8be11c0e28fb57356335">&#9670;&nbsp;</a></span>CLK_CLKSEL2_FDIVSEL_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_FDIVSEL_HXT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting FRQDIV clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00087">87</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gae609af69df1c926deb19c870d67a449c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae609af69df1c926deb19c870d67a449c">&#9670;&nbsp;</a></span>CLK_CLKSEL2_FDIVSEL_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_FDIVSEL_LXT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting FRQDIV clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00088">88</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gae22817e70e2fcd1459441b7e2f711473"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae22817e70e2fcd1459441b7e2f711473">&#9670;&nbsp;</a></span>CLK_CLKSEL2_FDIVSEL_XTAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_FDIVSEL_XTAL&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting FRQDIV clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00086">86</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga1c6d79571e4ad0ab4cb1419aade11560"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c6d79571e4ad0ab4cb1419aade11560">&#9670;&nbsp;</a></span>CLK_CLKSEL2_PWMCH45SEL_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_PWMCH45SEL_HCLK&#160;&#160;&#160;0x00000020UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting PWM45 clock source as HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00091">91</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga41cea406702f9a2206f220688be0a599"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41cea406702f9a2206f220688be0a599">&#9670;&nbsp;</a></span>CLK_PWRCTL_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PWRCTL_HXT&#160;&#160;&#160;0x01UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting External Crystal Oscillator as 12MHz </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00039">39</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaadee0b37a25e4ce666c88fe2768bcaf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadee0b37a25e4ce666c88fe2768bcaf5">&#9670;&nbsp;</a></span>CLK_PWRCTL_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PWRCTL_LXT&#160;&#160;&#160;0x02UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting External Crystal Oscillator as 32KHz </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00041">41</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaf22ca3e1b750db0b3ad843b77f43ddda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf22ca3e1b750db0b3ad843b77f43ddda">&#9670;&nbsp;</a></span>CLK_PWRCTL_XTL12M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PWRCTL_XTL12M&#160;&#160;&#160;0x01UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting External Crystal Oscillator as 12MHz </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00038">38</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga5c1e886129102250630c49e389459b2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c1e886129102250630c49e389459b2d">&#9670;&nbsp;</a></span>CLK_PWRCTL_XTL32K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PWRCTL_XTL32K&#160;&#160;&#160;0x02UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting External Crystal Oscillator as 32KHz </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00040">40</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaf04f68ef136af432770da8d6b4eabe32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf04f68ef136af432770da8d6b4eabe32">&#9670;&nbsp;</a></span>FDIV_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FDIV_MODULE&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x3&lt;&lt;29)|(0x3&lt;&lt;25)|( 2&lt;&lt;20)|(0x3&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|(31&lt;&lt;5)|CLK_APBCLK_CLKOCKEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Frequency Divider Output Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00131">131</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaaf5cad1af05ff8b0deee91d82a02cdf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf5cad1af05ff8b0deee91d82a02cdf2">&#9670;&nbsp;</a></span>I2C_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_MODULE&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|(31&lt;&lt;20)|(0x3&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|(31&lt;&lt;5)|CLK_APBCLK_I2CCKEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00132">132</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaece48376de6a6e9090b8c394344e8636"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaece48376de6a6e9090b8c394344e8636">&#9670;&nbsp;</a></span>MODULE_APBCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_APBCLK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x &gt;&gt;31) &amp; 0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate APBCLK offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00106">106</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga058b6fe8b3177be8d5031245d52605e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga058b6fe8b3177be8d5031245d52605e2">&#9670;&nbsp;</a></span>MODULE_APBCLK_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_APBCLK_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x01) &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MODULE index, 0x0:AHBCLK, 0x1:APBCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00117">117</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaeaea38131f5a6d44c686cc6d5e634493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeaea38131f5a6d44c686cc6d5e634493">&#9670;&nbsp;</a></span>MODULE_CLKDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKDIV</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x &gt;&gt;18) &amp; 0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate APBCLK CLKDIV on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00110">110</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga8eb02ca5a5a7647f4d9b7a09589ea906"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8eb02ca5a5a7647f4d9b7a09589ea906">&#9670;&nbsp;</a></span>MODULE_CLKDIV_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKDIV_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x03) &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>APBCLK CLKDIV on MODULE index, 0x0:CLKDIV </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00121">121</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gabd85866b3fa7a302a80aa94c2b394bb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd85866b3fa7a302a80aa94c2b394bb0">&#9670;&nbsp;</a></span>MODULE_CLKDIV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKDIV_Msk</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x &gt;&gt;10) &amp; 0xff)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate CLKDIV mask offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00111">111</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gac10fc419fc00af3430d8e8d8beccf927"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac10fc419fc00af3430d8e8d8beccf927">&#9670;&nbsp;</a></span>MODULE_CLKDIV_Msk_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKDIV_Msk_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xff) &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV mask offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00122">122</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gab72016bfc37d178f20aeb164b213eaf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab72016bfc37d178f20aeb164b213eaf5">&#9670;&nbsp;</a></span>MODULE_CLKDIV_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKDIV_Pos</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x &gt;&gt;5 ) &amp; 0x1f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate CLKDIV position offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00112">112</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga53ae78be36ca1ab74a7f2f7a604644de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53ae78be36ca1ab74a7f2f7a604644de">&#9670;&nbsp;</a></span>MODULE_CLKDIV_Pos_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKDIV_Pos_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1f) &lt;&lt;  5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV position offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00123">123</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gafbcd006f65cef4b22d0d1bca3b1afef3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbcd006f65cef4b22d0d1bca3b1afef3">&#9670;&nbsp;</a></span>MODULE_CLKSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKSEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x &gt;&gt;29) &amp; 0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate CLKSEL offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00107">107</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gae21a33afd5ae9ff3dbc4dd818bade8fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae21a33afd5ae9ff3dbc4dd818bade8fe">&#9670;&nbsp;</a></span>MODULE_CLKSEL_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKSEL_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x03) &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKSEL offset on MODULE index, 0x0:CLKSEL0, 0x1:CLKSEL1 0x3 CLKSEL2 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00118">118</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga2dc9f42c7ab6aeb4ba024b8fdb16f930"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dc9f42c7ab6aeb4ba024b8fdb16f930">&#9670;&nbsp;</a></span>MODULE_CLKSEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKSEL_Msk</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x &gt;&gt;25) &amp; 0xf)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate CLKSEL mask offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00108">108</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga86bbe2d7863858d8fbaf6f3e36279ac4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86bbe2d7863858d8fbaf6f3e36279ac4">&#9670;&nbsp;</a></span>MODULE_CLKSEL_Msk_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKSEL_Msk_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x0f) &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKSEL mask offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00119">119</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga9b25b61e468527aaaa7f38f09e48121e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b25b61e468527aaaa7f38f09e48121e">&#9670;&nbsp;</a></span>MODULE_CLKSEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKSEL_Pos</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x &gt;&gt;20) &amp; 0x1f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate CLKSEL position offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00109">109</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gabd8114dc240d230371500f4d95ac2222"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd8114dc240d230371500f4d95ac2222">&#9670;&nbsp;</a></span>MODULE_CLKSEL_Pos_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKSEL_Pos_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1f) &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKSEL position offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00120">120</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gabd693274238f70a5351e2f9e9af43caf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd693274238f70a5351e2f9e9af43caf">&#9670;&nbsp;</a></span>MODULE_IP_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_IP_EN_Pos</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x &gt;&gt;0 ) &amp; 0x1f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate APBCLK offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00113">113</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaf5588dcf5ec13a885715c1ae6fd4d8a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5588dcf5ec13a885715c1ae6fd4d8a1">&#9670;&nbsp;</a></span>MODULE_IP_EN_Pos_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_IP_EN_Pos_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1f) &lt;&lt;  0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>APBCLK offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00124">124</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga2ba0e54c58638770ff47160b4092ab7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ba0e54c58638770ff47160b4092ab7d">&#9670;&nbsp;</a></span>MODULE_NoMsk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_NoMsk&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Not mask on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00114">114</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga68eddd535923d17ddbc8bb03bab70b3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68eddd535923d17ddbc8bb03bab70b3b">&#9670;&nbsp;</a></span>NA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NA&#160;&#160;&#160;<a class="el" href="group___m_i_n_i55___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ba0e54c58638770ff47160b4092ab7d">MODULE_NoMsk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Not Available </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00115">115</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga3e6e896020dcebab79489c71d3d6c7ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e6e896020dcebab79489c71d3d6c7ba">&#9670;&nbsp;</a></span>PWM01_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM01_MODULE&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x1&lt;&lt;29)|(0x3&lt;&lt;25)|(28&lt;&lt;20)|(0x3&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|(31&lt;&lt;5)|CLK_APBCLK_PWMCH01CKEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM Channel0 and Channel1 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00136">136</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga503fbb130bef38a23562886086fd9612"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga503fbb130bef38a23562886086fd9612">&#9670;&nbsp;</a></span>PWM23_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM23_MODULE&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x1&lt;&lt;29)|(0x3&lt;&lt;25)|(30&lt;&lt;20)|(0x3&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|(31&lt;&lt;5)|CLK_APBCLK_PWMCH23CKEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM Channel2 and Channel3 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00137">137</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga552401025f845e7a298f8b385558f798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga552401025f845e7a298f8b385558f798">&#9670;&nbsp;</a></span>PWM45_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM45_MODULE&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x3&lt;&lt;29)|(0x3&lt;&lt;25)|( 4&lt;&lt;20)|(0x3&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|(31&lt;&lt;5)|CLK_APBCLK_PWMCH45CKEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM Channel4 and Channel5 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00138">138</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga27134fb16470a6878759a2e69ca68a92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27134fb16470a6878759a2e69ca68a92">&#9670;&nbsp;</a></span>SPI_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MODULE&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x1&lt;&lt;29)|(0x1&lt;&lt;25)|( 4&lt;&lt;20)|(0x3&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|(31&lt;&lt;5)|CLK_APBCLK_SPICKEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00133">133</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga4490f2058973aa7507893ae3040e30ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4490f2058973aa7507893ae3040e30ae">&#9670;&nbsp;</a></span>TMR0_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TMR0_MODULE&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x1&lt;&lt;29)|(0x7&lt;&lt;25)|( 8&lt;&lt;20)|(0x3&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|(31&lt;&lt;5)|CLK_APBCLK_TMR0CKEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer0 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00129">129</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga4f3c0420befc3fd680c619482c652701"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f3c0420befc3fd680c619482c652701">&#9670;&nbsp;</a></span>TMR1_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TMR1_MODULE&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x1&lt;&lt;29)|(0x7&lt;&lt;25)|(12&lt;&lt;20)|(0x3&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|(31&lt;&lt;5)|CLK_APBCLK_TMR1CKEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer1 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00130">130</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga28e1e43abf54cf8f715fead42010e7e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28e1e43abf54cf8f715fead42010e7e9">&#9670;&nbsp;</a></span>UART0_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_MODULE&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x1&lt;&lt;29)|(0x3&lt;&lt;25)|(24&lt;&lt;20)|(0x0&lt;&lt;18)|(0x0F&lt;&lt;10)|( 8&lt;&lt;5)|CLK_APBCLK_UART0CKEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART0 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00134">134</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga558446e460cc69dfb2ac567e961ab262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga558446e460cc69dfb2ac567e961ab262">&#9670;&nbsp;</a></span>UART1_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_MODULE&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x1&lt;&lt;29)|(0x3&lt;&lt;25)|(26&lt;&lt;20)|(0x0&lt;&lt;18)|(0x0F&lt;&lt;10)|(12&lt;&lt;5)|CLK_APBCLK_UART1CKEN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART1 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00135">135</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaefc5c5d4f6d46fa66126a8b471e6b333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefc5c5d4f6d46fa66126a8b471e6b333">&#9670;&nbsp;</a></span>WDT_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_MODULE&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x1&lt;&lt;29)|(0x3&lt;&lt;25)|( 0&lt;&lt;20)|(0x3&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|(31&lt;&lt;5)|CLK_APBCLK_WDTCKEN_Pos )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Watchdog Timer Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00128">128</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Oct 5 2020 15:00:34 for Mini55 BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
