
---------- Begin Simulation Statistics ----------
final_tick                                13278946250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    379                       # Simulator instruction rate (inst/s)
host_mem_usage                                8012388                       # Number of bytes of host memory used
host_op_rate                                      387                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21412.10                       # Real time elapsed on the host
host_tick_rate                                 453219                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8109980                       # Number of instructions simulated
sim_ops                                       8291603                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009704                       # Number of seconds simulated
sim_ticks                                  9704368125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.390398                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  381336                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               391554                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                541                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3756                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            391211                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3752                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4356                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              604                       # Number of indirect misses.
system.cpu.branchPred.lookups                  428922                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13134                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          556                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2540406                       # Number of instructions committed
system.cpu.committedOps                       2573318                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.206082                       # CPI: cycles per instruction
system.cpu.discardedOps                          8595                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1370595                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             86676                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           723612                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2456638                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.311907                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      476                       # number of quiesce instructions executed
system.cpu.numCycles                          8144750                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       476                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1745386     67.83%     67.83% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1592      0.06%     67.89% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::MemRead                  88658      3.45%     71.33% # Class of committed instruction
system.cpu.op_class_0::MemWrite                737682     28.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2573318                       # Class of committed instruction
system.cpu.quiesceCycles                      7382239                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5688112                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          218                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2690                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        685235                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              217564                       # Transaction distribution
system.membus.trans_dist::ReadResp             220165                       # Transaction distribution
system.membus.trans_dist::WriteReq             127120                       # Transaction distribution
system.membus.trans_dist::WriteResp            127120                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          300                       # Transaction distribution
system.membus.trans_dist::WriteClean              123                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2255                       # Transaction distribution
system.membus.trans_dist::ReadExReq               138                       # Transaction distribution
system.membus.trans_dist::ReadExResp              138                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2344                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           257                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       339968                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        339968                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         6849                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         6849                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           34                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1904                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       681209                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       690675                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       679936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       679936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1377460                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       150016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       150016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        51328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        66632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     21757952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     21757952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21974600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1027562                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000224                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.014959                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1027332     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     230      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1027562                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1752962256                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9543375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             6724312                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1857000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7451855                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1330891360                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy           11884250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       245760                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       245760                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       437940                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       437940                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7528                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1359872                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1359872                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1367400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     21757952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     21757952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     21768424                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2340303500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.1                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1874526404                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1175220000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       217088                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       217088                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       122880                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       122880                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       679936                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       679936                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21757952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     21757952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       426698                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       426698    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       426698                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1000741500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1208320000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      7864320                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     24117248                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     13893632                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     23330816                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       245760                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4308992                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       434176                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2793472                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1674805386                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    810389703                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2485195088                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    972467643                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1431688475                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2404156118                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2647273029                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2242078178                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4889351206                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       150016                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       151040                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       150016                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       150016                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2344                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           16                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         2360                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     15458606                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       105519                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       15564125                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     15458606                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     15458606                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     15458606                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       105519                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      15564125                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     13893632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          24256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13917888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        27072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      7864320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7891392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       217088                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             379                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              217467                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          423                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       122880                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             123303                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1431688475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2499493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1434187968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2789672                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    810389703                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            813179374                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2789672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2242078178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2499493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2247367342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       423.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    339793.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       376.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000261178250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          129                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          129                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              391621                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             131999                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      217467                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123303                       # Number of write requests accepted
system.mem_ctrls.readBursts                    217467                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123303                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    178                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7700                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7009266305                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1086445000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12713102555                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32257.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58507.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       198                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   202692                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  114773                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                217467                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123303                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  192211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    7626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  20726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  19750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    396                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23132                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    942.328895                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   868.501969                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.926529                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          503      2.17%      2.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          589      2.55%      4.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          376      1.63%      6.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          331      1.43%      7.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          396      1.71%      9.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          333      1.44%     10.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          332      1.44%     12.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          384      1.66%     14.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        19888     85.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23132                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          129                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1684.410853                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    744.250426                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             11      8.53%      8.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.78%      9.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           31     24.03%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            2      1.55%     34.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           76     58.91%     93.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            4      3.10%     96.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            4      3.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           129                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     955.852713                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    775.840794                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    257.670123                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              9      6.98%      6.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            8      6.20%     13.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          112     86.82%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           129                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               13906496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7891520                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                13917888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7891392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1433.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       813.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1434.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    813.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9704295000                       # Total gap between requests
system.mem_ctrls.avgGap                      28477.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     13882432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        24064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        28160                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      7863360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1430534355.373086214066                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2479708.074759375304                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2901786.044931184035                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 810290778.205613493919                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       217088                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          379                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          423                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       122880                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  12697230910                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     15871645                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   8127981375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 169113810250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58488.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41877.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19215085.99                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1376251.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5107237285                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    525000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4075040965                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 952                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           476                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9693453.781513                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2407946.456615                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          476    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5792625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11965375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             476                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      8664862250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   4614084000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1307039                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1307039                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1307039                       # number of overall hits
system.cpu.icache.overall_hits::total         1307039                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2344                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2344                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2344                       # number of overall misses
system.cpu.icache.overall_misses::total          2344                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    101985625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    101985625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    101985625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    101985625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1309383                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1309383                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1309383                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1309383                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001790                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001790                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001790                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001790                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43509.225683                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43509.225683                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43509.225683                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43509.225683                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2344                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2344                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2344                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2344                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     98347250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     98347250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     98347250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     98347250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001790                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001790                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001790                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001790                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41957.017918                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41957.017918                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41957.017918                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41957.017918                       # average overall mshr miss latency
system.cpu.icache.replacements                   2161                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1307039                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1307039                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2344                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2344                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    101985625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    101985625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1309383                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1309383                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001790                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001790                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43509.225683                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43509.225683                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2344                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2344                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     98347250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     98347250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001790                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001790                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41957.017918                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41957.017918                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           333.990696                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              333856                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2161                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            154.491439                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   333.990696                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.652326                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.652326                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          337                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          249                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           76                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.658203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2621110                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2621110                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       140000                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           140000                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       140000                       # number of overall hits
system.cpu.dcache.overall_hits::total          140000                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          524                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            524                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          524                       # number of overall misses
system.cpu.dcache.overall_misses::total           524                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     38869125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     38869125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     38869125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     38869125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       140524                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       140524                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       140524                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       140524                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003729                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003729                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003729                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003729                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74177.719466                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74177.719466                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74177.719466                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74177.719466                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          300                       # number of writebacks
system.cpu.dcache.writebacks::total               300                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          129                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          129                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          129                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          129                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          395                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          395                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          395                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          395                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4716                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4716                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     28934625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     28934625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     28934625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     28934625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     10303125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     10303125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002811                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002811                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002811                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002811                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73252.215190                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73252.215190                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73252.215190                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73252.215190                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2184.716921                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2184.716921                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    394                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        87363                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           87363                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          260                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           260                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20187625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20187625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        87623                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        87623                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002967                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002967                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77644.711538                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77644.711538                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          257                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          257                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          476                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          476                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     19413500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     19413500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     10303125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     10303125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002933                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002933                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75538.910506                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75538.910506                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21645.220588                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21645.220588                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        52637                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          52637                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          264                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          264                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     18681500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     18681500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        52901                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        52901                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004990                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004990                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70763.257576                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70763.257576                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          126                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          126                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          138                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          138                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4240                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4240                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9521125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9521125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002609                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002609                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68993.659420                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68993.659420                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       339968                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       339968                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3544631875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3544631875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10426.369173                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10426.369173                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        68023                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        68023                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       271945                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       271945                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3426058631                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3426058631                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12598.351251                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12598.351251                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           496.978411                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                7659                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               517                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.814313                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   496.978411                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.970661                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.970661                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          390                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          369                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3282235                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3282235                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13278946250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                13279053125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    379                       # Simulator instruction rate (inst/s)
host_mem_usage                                8012388                       # Number of bytes of host memory used
host_op_rate                                      387                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21412.24                       # Real time elapsed on the host
host_tick_rate                                 453221                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8109989                       # Number of instructions simulated
sim_ops                                       8291618                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009704                       # Number of seconds simulated
sim_ticks                                  9704475000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.388913                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  381337                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               391561                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                542                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3758                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            391211                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3752                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4356                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              604                       # Number of indirect misses.
system.cpu.branchPred.lookups                  428931                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13136                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          556                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2540415                       # Number of instructions committed
system.cpu.committedOps                       2573333                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.206138                       # CPI: cycles per instruction
system.cpu.discardedOps                          8601                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1370617                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             86676                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           723612                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2456767                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.311902                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      476                       # number of quiesce instructions executed
system.cpu.numCycles                          8144921                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       476                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1745394     67.83%     67.83% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1592      0.06%     67.89% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.89% # Class of committed instruction
system.cpu.op_class_0::MemRead                  88664      3.45%     71.33% # Class of committed instruction
system.cpu.op_class_0::MemWrite                737682     28.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2573333                       # Class of committed instruction
system.cpu.quiesceCycles                      7382239                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5688154                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          218                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2692                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        685239                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              217564                       # Transaction distribution
system.membus.trans_dist::ReadResp             220167                       # Transaction distribution
system.membus.trans_dist::WriteReq             127120                       # Transaction distribution
system.membus.trans_dist::WriteResp            127120                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          300                       # Transaction distribution
system.membus.trans_dist::WriteClean              123                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2257                       # Transaction distribution
system.membus.trans_dist::ReadExReq               138                       # Transaction distribution
system.membus.trans_dist::ReadExResp              138                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2346                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           257                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       339968                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        339968                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         6855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         6855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           34                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1904                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       681209                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       690675                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       679936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       679936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1377466                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       150144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       150144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        51328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        66632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     21757952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     21757952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21974728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1027564                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000224                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.014959                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1027334     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     230      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1027564                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1752962256                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9543375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             6730062                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1857000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7451855                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1330891360                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy           11894250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       245760                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       245760                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       437940                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       437940                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7528                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1359872                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1359872                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1367400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     21757952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     21757952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     21768424                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2340303500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.1                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1874526404                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1175220000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       217088                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       217088                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       122880                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       122880                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       679936                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       679936                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21757952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     21757952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       426698                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       426698    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       426698                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1000741500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1208320000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      7864320                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     24117248                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     13893632                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     23330816                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       245760                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4308992                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       434176                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2793472                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1674786941                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    810380778                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2485167719                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    972456934                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1431672708                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2404129641                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2647243875                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2242053486                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4889297360                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       150144                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       151168                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       150144                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       150144                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2346                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           16                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         2362                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     15471625                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       105518                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       15577144                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     15471625                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     15471625                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     15471625                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       105518                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      15577144                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     13893632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          24256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13917888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        27072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      7864320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7891392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       217088                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             379                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              217467                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          423                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       122880                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             123303                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1431672708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2499465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1434172173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2789641                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    810380778                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            813170419                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2789641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2242053486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2499465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2247342592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       423.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    339793.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       376.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000261178250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          129                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          129                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              391621                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             131999                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      217467                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123303                       # Number of write requests accepted
system.mem_ctrls.readBursts                    217467                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123303                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    178                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7700                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7009266305                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1086445000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12713102555                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32257.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58507.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       198                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   202692                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  114773                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                217467                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123303                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  192211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    7626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  20726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  19750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    396                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23132                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    942.328895                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   868.501969                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.926529                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          503      2.17%      2.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          589      2.55%      4.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          376      1.63%      6.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          331      1.43%      7.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          396      1.71%      9.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          333      1.44%     10.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          332      1.44%     12.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          384      1.66%     14.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        19888     85.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23132                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          129                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1684.410853                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    744.250426                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             11      8.53%      8.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.78%      9.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           31     24.03%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            2      1.55%     34.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           76     58.91%     93.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            4      3.10%     96.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            4      3.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           129                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     955.852713                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    775.840794                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    257.670123                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              9      6.98%      6.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            8      6.20%     13.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          112     86.82%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           129                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               13906496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7891520                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                13917888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7891392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1433.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       813.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1434.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    813.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9704295000                       # Total gap between requests
system.mem_ctrls.avgGap                      28477.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     13882432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        24064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        28160                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      7863360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1430518600.954714059830                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2479680.765832257457                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2901754.087676045951                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 810281854.505266904831                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       217088                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          379                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          423                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       122880                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  12697230910                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     15871645                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   8127981375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 169113810250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58488.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41877.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19215085.99                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1376251.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5107237285                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    525000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4075147840                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 952                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           476                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9693453.781513                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2407946.456615                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          476    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5792625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11965375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             476                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      8664969125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   4614084000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1307048                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1307048                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1307048                       # number of overall hits
system.cpu.icache.overall_hits::total         1307048                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2346                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2346                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2346                       # number of overall misses
system.cpu.icache.overall_misses::total          2346                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    102071875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    102071875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    102071875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    102071875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1309394                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1309394                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1309394                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1309394                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001792                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001792                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001792                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001792                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43508.898124                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43508.898124                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43508.898124                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43508.898124                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2346                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2346                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2346                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2346                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     98430500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     98430500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     98430500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     98430500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001792                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001792                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001792                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001792                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41956.734868                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41956.734868                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41956.734868                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41956.734868                       # average overall mshr miss latency
system.cpu.icache.replacements                   2163                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1307048                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1307048                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2346                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2346                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    102071875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    102071875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1309394                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1309394                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001792                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001792                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43508.898124                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43508.898124                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2346                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2346                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     98430500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     98430500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001792                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001792                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41956.734868                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41956.734868                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           333.990730                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2903260                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2500                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1161.304000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   333.990730                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.652326                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.652326                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          337                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          247                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           76                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.658203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2621134                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2621134                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       140006                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           140006                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       140006                       # number of overall hits
system.cpu.dcache.overall_hits::total          140006                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          524                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            524                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          524                       # number of overall misses
system.cpu.dcache.overall_misses::total           524                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     38869125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     38869125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     38869125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     38869125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       140530                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       140530                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       140530                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       140530                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003729                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003729                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003729                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003729                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74177.719466                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74177.719466                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74177.719466                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74177.719466                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          300                       # number of writebacks
system.cpu.dcache.writebacks::total               300                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          129                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          129                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          129                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          129                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          395                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          395                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          395                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          395                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4716                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4716                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     28934625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     28934625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     28934625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     28934625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     10303125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     10303125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002811                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002811                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002811                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002811                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73252.215190                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73252.215190                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73252.215190                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73252.215190                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2184.716921                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2184.716921                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    394                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        87369                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           87369                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          260                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           260                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20187625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20187625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        87629                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        87629                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002967                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002967                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77644.711538                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77644.711538                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          257                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          257                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          476                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          476                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     19413500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     19413500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     10303125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     10303125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002933                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002933                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75538.910506                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75538.910506                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21645.220588                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21645.220588                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        52637                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          52637                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          264                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          264                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     18681500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     18681500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        52901                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        52901                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004990                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004990                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70763.257576                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70763.257576                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          126                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          126                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          138                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          138                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4240                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4240                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9521125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9521125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002609                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002609                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68993.659420                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68993.659420                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       339968                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       339968                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3544631875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3544631875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10426.369173                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10426.369173                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        68023                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        68023                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       271945                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       271945                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3426058631                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3426058631                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12598.351251                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12598.351251                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           496.977233                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              144523                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               907                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            159.341786                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   496.977233                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.970659                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.970659                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          390                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          369                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3282259                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3282259                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13279053125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
