```verilog
module andgate (output out, input a, input b, input c, input d, input e);
    assign out = a & b & c & d & e;
endmodule

module top_module (input a, input b, input c, output out);
    wire intermediate;
    
    andgate inst1 (.out(intermediate), .a(1'b1), .b(1'b1), .c(a), .d(b), .e(c));
    assign out = ~intermediate;
endmodule
```