`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 10/26/2025 01:33:30 PM
// Design Name: 
// Module Name: tb_subbytes_shiftrows
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////

module tb_subbytes_shiftrows();

    // Clock v√† Reset
    reg clk;
    reg rst;

    // Input / Output
    reg  [127:0] in;
    wire [127:0] out;

    // Kh·ªüi t·∫°o DUT
    subbytes uut (
        .clk(clk),
        .in(in),
        .out(out)
    );

    // Clock 10ns
    always #5 clk = ~clk;

    // SBOX ROM DUMMY (n·∫øu b·∫°n ch∆∞a c√≥ sbox_rom)
    // üëâ Ch·ªâ d√πng cho test, tr·∫£ v·ªÅ ƒë·∫£o bit ƒë·ªÉ d·ªÖ nh·∫≠n bi·∫øt
    // Thay b·∫±ng ROM th·ª±c t·∫ø khi c·∫ßn.
    genvar i;
    generate
        for (i = 0; i < 16; i = i + 1) begin : srom_inst
            // Dummy S-box implementation
            // N·∫øu b·∫°n ƒë√£ c√≥ module sbox_rom ri√™ng, b·ªè ph·∫ßn n√†y ƒëi
            // v√† ƒë·∫£m b·∫£o file ƒë√≥ ƒë∆∞·ª£c include v√†o project.
            // module sbox_rom (input clk, input [7:0] addr, output reg [7:0] data);
            // ...
        end
    endgenerate

    // M√¥ ph·ªèng ch√≠nh
    initial begin
        // Dump waveform n·∫øu d√πng GTKWave
        $dumpfile("tb_subbytes_shiftrows.vcd");
        $dumpvars(0, tb_subbytes_shiftrows);

        // Kh·ªüi t·∫°o t√≠n hi·ªáu
        clk = 0;
        rst = 1;
        in  = 128'd0;

        // Reset trong 2 chu k·ª≥
        #12 rst = 0;

        // Test vector 1: d·ªØ li·ªáu ƒë∆°n gi·∫£n
        in = 128'h000102030405060708090a0b0c0d0e0f;
        #10;

        // Test vector 2: d·ªØ li·ªáu ng·∫´u nhi√™n
        in = 128'h0f0e0d0c0b0a09080706050403020100;
        #10;

        // Test vector 3: to√†n 1
        in = 128'hffffffffffffffffffffffffffffffff;
        #10;

        // Ch·ªù v√†i chu k·ª≥ ƒë·ªÉ xem pipeline ra
        #100;

        $display("Simulation finished.");
        $finish;
    end

    // Theo d√µi k·∫øt qu·∫£ t·ª´ng chu k·ª≥
    always @(posedge clk) begin
        $display("[%0t] in = %h | out = %h", $time, in, out);
    end

endmodule

