

================================================================
== Vivado HLS Report for 'A_IO_L3_in6'
================================================================
* Date:           Wed Apr 14 11:56:13 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      155|      155| 0.517 us | 0.517 us |  155|  155|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      153|      153|        11|          1|          1|   144|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      174|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      129|    -|
|Register             |        0|      -|      261|       32|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      261|      335|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln19_fu_275_p2                  |     +    |      0|  0|  63|          63|          63|
    |add_ln700_fu_206_p2                 |     +    |      0|  0|   6|           4|           1|
    |add_ln899_fu_186_p2                 |     +    |      0|  0|   8|           8|           1|
    |c2_V_fu_220_p2                      |     +    |      0|  0|   6|           4|           1|
    |ret_V_2_fu_265_p2                   |     +    |      0|  0|  38|          38|          38|
    |ret_V_fu_251_p2                     |     -    |      0|  0|   9|           9|           9|
    |ap_block_state11_pp0_stage0_iter9   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage0_iter10  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln899_1_fu_192_p2              |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln899_fu_180_p2                |   icmp   |      0|  0|  11|           8|           8|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                     |    or    |      0|  0|   2|           1|           1|
    |select_ln215_1_fu_212_p3            |  select  |      0|  0|   4|           1|           4|
    |select_ln215_fu_198_p3              |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 174|         149|         139|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |A_blk_n_AR                           |   9|          2|    1|          2|
    |A_blk_n_R                            |   9|          2|    1|          2|
    |L_out_blk_n                          |   9|          2|    1|          2|
    |U_out_blk_n                          |   9|          2|    1|          2|
    |ap_NS_fsm                            |  21|          4|    1|          4|
    |ap_done                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter10             |   9|          2|    1|          2|
    |ap_phi_mux_p_02_0_i_i_phi_fu_148_p4  |   9|          2|    4|          8|
    |fifo_A_local_out_V_blk_n             |   9|          2|    1|          2|
    |indvar_flatten_i_i_reg_133           |   9|          2|    8|         16|
    |p_02_0_i_i_reg_144                   |   9|          2|    4|          8|
    |p_079_0_i_i_reg_155                  |   9|          2|    4|          8|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 129|         28|   29|         60|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |A_addr_reg_321              |  63|   0|   64|          1|
    |ap_CS_fsm                   |   3|   0|    3|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9     |   1|   0|    1|          0|
    |fifo_data_reg_327           |  32|   0|   32|          0|
    |icmp_ln899_reg_295          |   1|   0|    1|          0|
    |indvar_flatten_i_i_reg_133  |   8|   0|    8|          0|
    |p_02_0_i_i_reg_144          |   4|   0|    4|          0|
    |p_079_0_i_i_reg_155         |   4|   0|    4|          0|
    |select_ln215_1_reg_310      |   4|   0|    4|          0|
    |select_ln215_reg_304        |   4|   0|    4|          0|
    |zext_ln3_cast_i_i_reg_290   |  62|   0|   63|          1|
    |icmp_ln899_reg_295          |  64|  32|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 261|  32|  200|          2|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |     A_IO_L3_in6    | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |     A_IO_L3_in6    | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |     A_IO_L3_in6    | return value |
|ap_done                    | out |    1| ap_ctrl_hs |     A_IO_L3_in6    | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |     A_IO_L3_in6    | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |     A_IO_L3_in6    | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |     A_IO_L3_in6    | return value |
|m_axi_A_AWVALID            | out |    1|    m_axi   |          A         |    pointer   |
|m_axi_A_AWREADY            |  in |    1|    m_axi   |          A         |    pointer   |
|m_axi_A_AWADDR             | out |   64|    m_axi   |          A         |    pointer   |
|m_axi_A_AWID               | out |    1|    m_axi   |          A         |    pointer   |
|m_axi_A_AWLEN              | out |   32|    m_axi   |          A         |    pointer   |
|m_axi_A_AWSIZE             | out |    3|    m_axi   |          A         |    pointer   |
|m_axi_A_AWBURST            | out |    2|    m_axi   |          A         |    pointer   |
|m_axi_A_AWLOCK             | out |    2|    m_axi   |          A         |    pointer   |
|m_axi_A_AWCACHE            | out |    4|    m_axi   |          A         |    pointer   |
|m_axi_A_AWPROT             | out |    3|    m_axi   |          A         |    pointer   |
|m_axi_A_AWQOS              | out |    4|    m_axi   |          A         |    pointer   |
|m_axi_A_AWREGION           | out |    4|    m_axi   |          A         |    pointer   |
|m_axi_A_AWUSER             | out |    1|    m_axi   |          A         |    pointer   |
|m_axi_A_WVALID             | out |    1|    m_axi   |          A         |    pointer   |
|m_axi_A_WREADY             |  in |    1|    m_axi   |          A         |    pointer   |
|m_axi_A_WDATA              | out |   32|    m_axi   |          A         |    pointer   |
|m_axi_A_WSTRB              | out |    4|    m_axi   |          A         |    pointer   |
|m_axi_A_WLAST              | out |    1|    m_axi   |          A         |    pointer   |
|m_axi_A_WID                | out |    1|    m_axi   |          A         |    pointer   |
|m_axi_A_WUSER              | out |    1|    m_axi   |          A         |    pointer   |
|m_axi_A_ARVALID            | out |    1|    m_axi   |          A         |    pointer   |
|m_axi_A_ARREADY            |  in |    1|    m_axi   |          A         |    pointer   |
|m_axi_A_ARADDR             | out |   64|    m_axi   |          A         |    pointer   |
|m_axi_A_ARID               | out |    1|    m_axi   |          A         |    pointer   |
|m_axi_A_ARLEN              | out |   32|    m_axi   |          A         |    pointer   |
|m_axi_A_ARSIZE             | out |    3|    m_axi   |          A         |    pointer   |
|m_axi_A_ARBURST            | out |    2|    m_axi   |          A         |    pointer   |
|m_axi_A_ARLOCK             | out |    2|    m_axi   |          A         |    pointer   |
|m_axi_A_ARCACHE            | out |    4|    m_axi   |          A         |    pointer   |
|m_axi_A_ARPROT             | out |    3|    m_axi   |          A         |    pointer   |
|m_axi_A_ARQOS              | out |    4|    m_axi   |          A         |    pointer   |
|m_axi_A_ARREGION           | out |    4|    m_axi   |          A         |    pointer   |
|m_axi_A_ARUSER             | out |    1|    m_axi   |          A         |    pointer   |
|m_axi_A_RVALID             |  in |    1|    m_axi   |          A         |    pointer   |
|m_axi_A_RREADY             | out |    1|    m_axi   |          A         |    pointer   |
|m_axi_A_RDATA              |  in |   32|    m_axi   |          A         |    pointer   |
|m_axi_A_RLAST              |  in |    1|    m_axi   |          A         |    pointer   |
|m_axi_A_RID                |  in |    1|    m_axi   |          A         |    pointer   |
|m_axi_A_RUSER              |  in |    1|    m_axi   |          A         |    pointer   |
|m_axi_A_RRESP              |  in |    2|    m_axi   |          A         |    pointer   |
|m_axi_A_BVALID             |  in |    1|    m_axi   |          A         |    pointer   |
|m_axi_A_BREADY             | out |    1|    m_axi   |          A         |    pointer   |
|m_axi_A_BRESP              |  in |    2|    m_axi   |          A         |    pointer   |
|m_axi_A_BID                |  in |    1|    m_axi   |          A         |    pointer   |
|m_axi_A_BUSER              |  in |    1|    m_axi   |          A         |    pointer   |
|A_offset                   |  in |   64|   ap_none  |      A_offset      |    scalar    |
|fifo_A_local_out_V_din     | out |   32|   ap_fifo  | fifo_A_local_out_V |    pointer   |
|fifo_A_local_out_V_full_n  |  in |    1|   ap_fifo  | fifo_A_local_out_V |    pointer   |
|fifo_A_local_out_V_write   | out |    1|   ap_fifo  | fifo_A_local_out_V |    pointer   |
|L                          |  in |   64|   ap_none  |          L         |    scalar    |
|U                          |  in |   64|   ap_none  |          U         |    scalar    |
|L_out_din                  | out |   64|   ap_fifo  |        L_out       |    pointer   |
|L_out_full_n               |  in |    1|   ap_fifo  |        L_out       |    pointer   |
|L_out_write                | out |    1|   ap_fifo  |        L_out       |    pointer   |
|U_out_din                  | out |   64|   ap_fifo  |        U_out       |    pointer   |
|U_out_full_n               |  in |    1|   ap_fifo  |        U_out       |    pointer   |
|U_out_write                | out |    1|   ap_fifo  |        U_out       |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 13 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 2 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %A, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [7 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %A, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [7 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_A_local_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_A_local_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %L_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%U_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %U)"   --->   Operation 19 'read' 'U_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%L_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %L)"   --->   Operation 20 'read' 'L_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%A_offset_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %A_offset)"   --->   Operation 21 'read' 'A_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i64P(i64* %L_out, i64 %L_read)"   --->   Operation 22 'write' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %U_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i64P(i64* %U_out, i64 %U_read)"   --->   Operation 24 'write' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %A, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [7 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_A_local_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %A_offset_read, i32 2, i32 63)"   --->   Operation 27 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln3_cast_i_i = zext i62 %tmp to i63"   --->   Operation 28 'zext' 'zext_ln3_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_A_local_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %A, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [7 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.60ns)   --->   "br label %.preheader.i.i" [src/kernel_kernel.cpp:11]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.34>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten_i_i = phi i8 [ 0, %entry ], [ %add_ln899, %hls_label_0 ]" [src/kernel_kernel.cpp:11]   --->   Operation 32 'phi' 'indvar_flatten_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_02_0_i_i = phi i4 [ 0, %entry ], [ %select_ln215_1, %hls_label_0 ]" [src/kernel_kernel.cpp:19]   --->   Operation 33 'phi' 'p_02_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_079_0_i_i = phi i4 [ 0, %entry ], [ %c2_V, %hls_label_0 ]"   --->   Operation 34 'phi' 'p_079_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.58ns)   --->   "%icmp_ln899 = icmp eq i8 %indvar_flatten_i_i, -112" [src/kernel_kernel.cpp:11]   --->   Operation 35 'icmp' 'icmp_ln899' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.48ns)   --->   "%add_ln899 = add i8 %indvar_flatten_i_i, 1" [src/kernel_kernel.cpp:11]   --->   Operation 36 'add' 'add_ln899' <Predicate = true> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln899, label %.exit, label %hls_label_0" [src/kernel_kernel.cpp:11]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.65ns)   --->   "%icmp_ln899_1 = icmp eq i4 %p_079_0_i_i, -4" [src/kernel_kernel.cpp:14]   --->   Operation 38 'icmp' 'icmp_ln899_1' <Predicate = (!icmp_ln899)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.35ns)   --->   "%select_ln215 = select i1 %icmp_ln899_1, i4 0, i4 %p_079_0_i_i" [src/kernel_kernel.cpp:19]   --->   Operation 39 'select' 'select_ln215' <Predicate = (!icmp_ln899)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.33ns)   --->   "%add_ln700 = add i4 %p_02_0_i_i, 1" [src/kernel_kernel.cpp:11]   --->   Operation 40 'add' 'add_ln700' <Predicate = (!icmp_ln899)> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.35ns)   --->   "%select_ln215_1 = select i1 %icmp_ln899_1, i4 %add_ln700, i4 %p_02_0_i_i" [src/kernel_kernel.cpp:19]   --->   Operation 41 'select' 'select_ln215_1' <Predicate = (!icmp_ln899)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.33ns)   --->   "%c2_V = add i4 %select_ln215, 1" [src/kernel_kernel.cpp:14]   --->   Operation 42 'add' 'c2_V' <Predicate = (!icmp_ln899)> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.97>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i4 %select_ln215_1 to i38" [src/kernel_kernel.cpp:19]   --->   Operation 43 'zext' 'zext_ln215' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln_i_i = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %select_ln215, i4 0)" [src/kernel_kernel.cpp:19]   --->   Operation 44 'bitconcatenate' 'shl_ln_i_i' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln1352 = zext i8 %shl_ln_i_i to i9" [src/kernel_kernel.cpp:19]   --->   Operation 45 'zext' 'zext_ln1352' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln1352_2_i_i = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %select_ln215, i2 0)" [src/kernel_kernel.cpp:19]   --->   Operation 46 'bitconcatenate' 'shl_ln1352_2_i_i' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln1352_2 = zext i6 %shl_ln1352_2_i_i to i9" [src/kernel_kernel.cpp:19]   --->   Operation 47 'zext' 'zext_ln1352_2' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.48ns)   --->   "%ret_V = sub i9 %zext_ln1352, %zext_ln1352_2" [src/kernel_kernel.cpp:19]   --->   Operation 48 'sub' 'ret_V' <Predicate = (!icmp_ln899)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1352 = sext i9 %ret_V to i37" [src/kernel_kernel.cpp:19]   --->   Operation 49 'sext' 'sext_ln1352' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%rhs_V = zext i37 %sext_ln1352 to i38" [src/kernel_kernel.cpp:19]   --->   Operation 50 'zext' 'rhs_V' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.66ns)   --->   "%ret_V_2 = add nsw i38 %rhs_V, %zext_ln215" [src/kernel_kernel.cpp:19]   --->   Operation 51 'add' 'ret_V_2' <Predicate = (!icmp_ln899)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i38 %ret_V_2 to i63" [src/kernel_kernel.cpp:19]   --->   Operation 52 'zext' 'zext_ln19' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.82ns)   --->   "%add_ln19 = add i63 %zext_ln19, %zext_ln3_cast_i_i" [src/kernel_kernel.cpp:19]   --->   Operation 53 'add' 'add_ln19' <Predicate = (!icmp_ln899)> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i63 %add_ln19 to i64" [src/kernel_kernel.cpp:19]   --->   Operation 54 'zext' 'zext_ln19_1' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%A_addr = getelementptr float* %A, i64 %zext_ln19_1" [src/kernel_kernel.cpp:19]   --->   Operation 55 'getelementptr' 'A_addr' <Predicate = (!icmp_ln899)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 56 [7/7] (2.43ns)   --->   "%fifo_data_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %A_addr, i32 1)" [src/kernel_kernel.cpp:19]   --->   Operation 56 'readreq' 'fifo_data_i_i_req' <Predicate = (!icmp_ln899)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 57 [6/7] (2.43ns)   --->   "%fifo_data_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %A_addr, i32 1)" [src/kernel_kernel.cpp:19]   --->   Operation 57 'readreq' 'fifo_data_i_i_req' <Predicate = (!icmp_ln899)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 58 [5/7] (2.43ns)   --->   "%fifo_data_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %A_addr, i32 1)" [src/kernel_kernel.cpp:19]   --->   Operation 58 'readreq' 'fifo_data_i_i_req' <Predicate = (!icmp_ln899)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 59 [4/7] (2.43ns)   --->   "%fifo_data_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %A_addr, i32 1)" [src/kernel_kernel.cpp:19]   --->   Operation 59 'readreq' 'fifo_data_i_i_req' <Predicate = (!icmp_ln899)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 60 [3/7] (2.43ns)   --->   "%fifo_data_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %A_addr, i32 1)" [src/kernel_kernel.cpp:19]   --->   Operation 60 'readreq' 'fifo_data_i_i_req' <Predicate = (!icmp_ln899)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 61 [2/7] (2.43ns)   --->   "%fifo_data_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %A_addr, i32 1)" [src/kernel_kernel.cpp:19]   --->   Operation 61 'readreq' 'fifo_data_i_i_req' <Predicate = (!icmp_ln899)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 62 [1/7] (2.43ns)   --->   "%fifo_data_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %A_addr, i32 1)" [src/kernel_kernel.cpp:19]   --->   Operation 62 'readreq' 'fifo_data_i_i_req' <Predicate = (!icmp_ln899)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 63 [1/1] (2.43ns)   --->   "%fifo_data = call float @_ssdm_op_Read.m_axi.floatP(float* %A_addr)" [src/kernel_kernel.cpp:19]   --->   Operation 63 'read' 'fifo_data' <Predicate = (!icmp_ln899)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 1.21>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 144, i64 144, i64 144)"   --->   Operation 64 'speclooptripcount' 'empty' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)" [src/kernel_kernel.cpp:14]   --->   Operation 65 'specregionbegin' 'tmp_i_i' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:15]   --->   Operation 66 'specpipeline' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_A_local_out_V, float %fifo_data)" [src/kernel_kernel.cpp:20]   --->   Operation 67 'write' <Predicate = (!icmp_ln899)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%empty_633 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_i_i)" [src/kernel_kernel.cpp:22]   --->   Operation 68 'specregionend' 'empty_633' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "br label %.preheader.i.i" [src/kernel_kernel.cpp:14]   --->   Operation 69 'br' <Predicate = (!icmp_ln899)> <Delay = 0.00>

State 13 <SV = 2> <Delay = 0.00>
ST_13 : Operation 70 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 70 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fifo_A_local_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ L]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ U]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ L_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ U_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
U_read             (read             ) [ 00000000000000]
L_read             (read             ) [ 00000000000000]
A_offset_read      (read             ) [ 00000000000000]
write_ln0          (write            ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
write_ln0          (write            ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
tmp                (partselect       ) [ 00000000000000]
zext_ln3_cast_i_i  (zext             ) [ 00111111111110]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
br_ln11            (br               ) [ 01111111111110]
indvar_flatten_i_i (phi              ) [ 00100000000000]
p_02_0_i_i         (phi              ) [ 00100000000000]
p_079_0_i_i        (phi              ) [ 00100000000000]
icmp_ln899         (icmp             ) [ 00111111111110]
add_ln899          (add              ) [ 01111111111110]
br_ln11            (br               ) [ 00000000000000]
icmp_ln899_1       (icmp             ) [ 00000000000000]
select_ln215       (select           ) [ 00110000000000]
add_ln700          (add              ) [ 00000000000000]
select_ln215_1     (select           ) [ 01111111111110]
c2_V               (add              ) [ 01111111111110]
zext_ln215         (zext             ) [ 00000000000000]
shl_ln_i_i         (bitconcatenate   ) [ 00000000000000]
zext_ln1352        (zext             ) [ 00000000000000]
shl_ln1352_2_i_i   (bitconcatenate   ) [ 00000000000000]
zext_ln1352_2      (zext             ) [ 00000000000000]
ret_V              (sub              ) [ 00000000000000]
sext_ln1352        (sext             ) [ 00000000000000]
rhs_V              (zext             ) [ 00000000000000]
ret_V_2            (add              ) [ 00000000000000]
zext_ln19          (zext             ) [ 00000000000000]
add_ln19           (add              ) [ 00000000000000]
zext_ln19_1        (zext             ) [ 00000000000000]
A_addr             (getelementptr    ) [ 00101111111100]
fifo_data_i_i_req  (readreq          ) [ 00000000000000]
fifo_data          (read             ) [ 00100000000010]
empty              (speclooptripcount) [ 00000000000000]
tmp_i_i            (specregionbegin  ) [ 00000000000000]
specpipeline_ln15  (specpipeline     ) [ 00000000000000]
write_ln20         (write            ) [ 00000000000000]
empty_633          (specregionend    ) [ 00000000000000]
br_ln14            (br               ) [ 01111111111110]
ret_ln0            (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_A_local_out_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_local_out_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="L">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="U">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="L_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="U_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i64P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="U_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="U_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="L_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="0"/>
<pin id="89" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="L_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="A_offset_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_offset_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln0_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="0" index="2" bw="64" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="write_ln0_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="0" index="2" bw="64" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_readreq_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="1"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="fifo_data_i_i_req/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="fifo_data_read_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="8"/>
<pin id="124" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifo_data/11 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln20_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="32" slack="1"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln20/12 "/>
</bind>
</comp>

<comp id="133" class="1005" name="indvar_flatten_i_i_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="1"/>
<pin id="135" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten_i_i (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="indvar_flatten_i_i_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="8" slack="0"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten_i_i/2 "/>
</bind>
</comp>

<comp id="144" class="1005" name="p_02_0_i_i_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="1"/>
<pin id="146" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_02_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_02_0_i_i_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="4" slack="0"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_02_0_i_i/2 "/>
</bind>
</comp>

<comp id="155" class="1005" name="p_079_0_i_i_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="1"/>
<pin id="157" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_079_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="p_079_0_i_i_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="4" slack="0"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_079_0_i_i/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="62" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="0" index="2" bw="3" slack="0"/>
<pin id="170" dir="0" index="3" bw="7" slack="0"/>
<pin id="171" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln3_cast_i_i_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="62" slack="0"/>
<pin id="178" dir="1" index="1" bw="63" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3_cast_i_i/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln899_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln899_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln899/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln899_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="0" index="1" bw="4" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899_1/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="select_ln215_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="4" slack="0"/>
<pin id="201" dir="0" index="2" bw="4" slack="0"/>
<pin id="202" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ln700_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="select_ln215_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="4" slack="0"/>
<pin id="215" dir="0" index="2" bw="4" slack="0"/>
<pin id="216" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_1/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="c2_V_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c2_V/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln215_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="1"/>
<pin id="228" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="shl_ln_i_i_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="4" slack="1"/>
<pin id="232" dir="0" index="2" bw="1" slack="0"/>
<pin id="233" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln_i_i/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln1352_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1352/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="shl_ln1352_2_i_i_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="6" slack="0"/>
<pin id="242" dir="0" index="1" bw="4" slack="1"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1352_2_i_i/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln1352_2_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="6" slack="0"/>
<pin id="249" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1352_2/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="ret_V_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="0" index="1" bw="6" slack="0"/>
<pin id="254" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="sext_ln1352_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="9" slack="0"/>
<pin id="259" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1352/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="rhs_V_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="9" slack="0"/>
<pin id="263" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="ret_V_2_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="37" slack="0"/>
<pin id="267" dir="0" index="1" bw="4" slack="0"/>
<pin id="268" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln19_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="38" slack="0"/>
<pin id="273" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln19_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="38" slack="0"/>
<pin id="277" dir="0" index="1" bw="62" slack="2"/>
<pin id="278" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln19_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="63" slack="0"/>
<pin id="282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_1/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="A_addr_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="0"/>
<pin id="286" dir="0" index="1" bw="64" slack="0"/>
<pin id="287" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/3 "/>
</bind>
</comp>

<comp id="290" class="1005" name="zext_ln3_cast_i_i_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="63" slack="2"/>
<pin id="292" dir="1" index="1" bw="63" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln3_cast_i_i "/>
</bind>
</comp>

<comp id="295" class="1005" name="icmp_ln899_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln899 "/>
</bind>
</comp>

<comp id="299" class="1005" name="add_ln899_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="0"/>
<pin id="301" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln899 "/>
</bind>
</comp>

<comp id="304" class="1005" name="select_ln215_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="1"/>
<pin id="306" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln215 "/>
</bind>
</comp>

<comp id="310" class="1005" name="select_ln215_1_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="0"/>
<pin id="312" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln215_1 "/>
</bind>
</comp>

<comp id="316" class="1005" name="c2_V_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="0"/>
<pin id="318" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c2_V "/>
</bind>
</comp>

<comp id="321" class="1005" name="A_addr_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="1"/>
<pin id="323" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="327" class="1005" name="fifo_data_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fifo_data "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="84"><net_src comp="34" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="34" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="34" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="36" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="86" pin="2"/><net_sink comp="98" pin=2"/></net>

<net id="111"><net_src comp="36" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="80" pin="2"/><net_sink comp="106" pin=2"/></net>

<net id="119"><net_src comp="60" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="62" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="125"><net_src comp="64" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="76" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="42" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="44" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="44" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="172"><net_src comp="38" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="92" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="174"><net_src comp="30" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="175"><net_src comp="40" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="179"><net_src comp="166" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="137" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="46" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="137" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="48" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="159" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="50" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="192" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="44" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="159" pin="4"/><net_sink comp="198" pin=2"/></net>

<net id="210"><net_src comp="148" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="52" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="192" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="206" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="148" pin="4"/><net_sink comp="212" pin=2"/></net>

<net id="224"><net_src comp="198" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="52" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="234"><net_src comp="54" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="44" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="239"><net_src comp="229" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="56" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="58" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="250"><net_src comp="240" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="236" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="247" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="251" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="257" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="226" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="265" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="275" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="0" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="280" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="176" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="298"><net_src comp="180" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="186" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="307"><net_src comp="198" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="313"><net_src comp="212" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="319"><net_src comp="220" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="324"><net_src comp="284" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="326"><net_src comp="321" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="330"><net_src comp="121" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="126" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {}
	Port: fifo_A_local_out_V | {12 }
	Port: L_out | {1 }
	Port: U_out | {1 }
 - Input state : 
	Port: A_IO_L3_in6 : A | {4 5 6 7 8 9 10 11 }
	Port: A_IO_L3_in6 : A_offset | {1 }
	Port: A_IO_L3_in6 : L | {1 }
	Port: A_IO_L3_in6 : U | {1 }
  - Chain level:
	State 1
		zext_ln3_cast_i_i : 1
	State 2
		icmp_ln899 : 1
		add_ln899 : 1
		br_ln11 : 2
		icmp_ln899_1 : 1
		select_ln215 : 2
		add_ln700 : 1
		select_ln215_1 : 2
		c2_V : 3
	State 3
		zext_ln1352 : 1
		zext_ln1352_2 : 1
		ret_V : 2
		sext_ln1352 : 3
		rhs_V : 4
		ret_V_2 : 5
		zext_ln19 : 6
		add_ln19 : 7
		zext_ln19_1 : 8
		A_addr : 9
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		empty_633 : 1
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     add_ln899_fu_186     |    0    |    8    |
|          |     add_ln700_fu_206     |    0    |    6    |
|    add   |        c2_V_fu_220       |    0    |    6    |
|          |      ret_V_2_fu_265      |    0    |    37   |
|          |      add_ln19_fu_275     |    0    |    62   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln899_fu_180    |    0    |    11   |
|          |    icmp_ln899_1_fu_192   |    0    |    9    |
|----------|--------------------------|---------|---------|
|  select  |    select_ln215_fu_198   |    0    |    4    |
|          |   select_ln215_1_fu_212  |    0    |    4    |
|----------|--------------------------|---------|---------|
|    sub   |       ret_V_fu_251       |    0    |    8    |
|----------|--------------------------|---------|---------|
|          |     U_read_read_fu_80    |    0    |    0    |
|   read   |     L_read_read_fu_86    |    0    |    0    |
|          | A_offset_read_read_fu_92 |    0    |    0    |
|          |   fifo_data_read_fu_121  |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |   write_ln0_write_fu_98  |    0    |    0    |
|   write  |  write_ln0_write_fu_106  |    0    |    0    |
|          |  write_ln20_write_fu_126 |    0    |    0    |
|----------|--------------------------|---------|---------|
|  readreq |    grp_readreq_fu_114    |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|        tmp_fu_166        |    0    |    0    |
|----------|--------------------------|---------|---------|
|          | zext_ln3_cast_i_i_fu_176 |    0    |    0    |
|          |     zext_ln215_fu_226    |    0    |    0    |
|          |    zext_ln1352_fu_236    |    0    |    0    |
|   zext   |   zext_ln1352_2_fu_247   |    0    |    0    |
|          |       rhs_V_fu_261       |    0    |    0    |
|          |     zext_ln19_fu_271     |    0    |    0    |
|          |    zext_ln19_1_fu_280    |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|     shl_ln_i_i_fu_229    |    0    |    0    |
|          |  shl_ln1352_2_i_i_fu_240 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   sext   |    sext_ln1352_fu_257    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   155   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|      A_addr_reg_321      |   32   |
|     add_ln899_reg_299    |    8   |
|       c2_V_reg_316       |    4   |
|     fifo_data_reg_327    |   32   |
|    icmp_ln899_reg_295    |    1   |
|indvar_flatten_i_i_reg_133|    8   |
|    p_02_0_i_i_reg_144    |    4   |
|    p_079_0_i_i_reg_155   |    4   |
|  select_ln215_1_reg_310  |    4   |
|   select_ln215_reg_304   |    4   |
| zext_ln3_cast_i_i_reg_290|   63   |
+--------------------------+--------+
|           Total          |   164  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   155  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   164  |    -   |
+-----------+--------+--------+
|   Total   |   164  |   155  |
+-----------+--------+--------+
