Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon May 12 01:01:08 2025
| Host         : LAPTOP-HUIHR0D6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_test_module_verilog_timing_summary_routed.rpt -pb top_test_module_verilog_timing_summary_routed.pb -rpx top_test_module_verilog_timing_summary_routed.rpx -warn_on_violation
| Design       : top_test_module_verilog
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.427        0.000                      0                18325        0.020        0.000                      0                18325        8.750        0.000                       0                  8743  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.427        0.000                      0                18325        0.020        0.000                      0                18325        8.750        0.000                       0                  8743  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.427ns  (required time - arrival time)
  Source:                 encrypt_inst/key_expansion/round_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypt_inst/key_expansion/round_keys_reg[8][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.194ns  (logic 2.928ns (19.270%)  route 12.266ns (80.730%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 24.942 - 20.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        1.811     5.414    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X35Y40         FDCE                                         r  encrypt_inst/key_expansion/round_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDCE (Prop_fdce_C_Q)         0.456     5.870 r  encrypt_inst/key_expansion/round_reg[3]_rep/Q
                         net (fo=122, routed)         1.155     7.025    encrypt_inst/key_expansion/round_reg[3]_rep_n_0
    SLICE_X39Y35         LUT4 (Prop_lut4_I0_O)        0.124     7.149 r  encrypt_inst/key_expansion/i___62_i_5/O
                         net (fo=154, routed)         1.240     8.388    encrypt_inst/key_expansion/i___62_i_5_n_0
    SLICE_X44Y33         LUT4 (Prop_lut4_I0_O)        0.152     8.540 r  encrypt_inst/key_expansion/i___62_i_3/O
                         net (fo=178, routed)         0.841     9.382    encrypt_inst/key_expansion/i___62_i_3_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I4_O)        0.332     9.714 r  encrypt_inst/key_expansion/i___16_i_1/O
                         net (fo=12, routed)          0.905    10.619    encrypt_inst/key_expansion/i___16_i_1_n_0
    SLICE_X50Y29         LUT4 (Prop_lut4_I2_O)        0.124    10.743 r  encrypt_inst/key_expansion/i___8_i_11/O
                         net (fo=1, routed)           0.689    11.433    encrypt_inst/key_expansion/i___8_i_11_n_0
    SLICE_X50Y29         LUT6 (Prop_lut6_I0_O)        0.124    11.557 r  encrypt_inst/key_expansion/i___8_i_5/O
                         net (fo=2, routed)           0.791    12.347    encrypt_inst/key_expansion/i___8_i_5_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.471 r  encrypt_inst/key_expansion/i___14_i_1/O
                         net (fo=16, routed)          1.179    13.650    encrypt_inst/key_expansion/i___14_i_1_n_0
    SLICE_X33Y39         LUT3 (Prop_lut3_I0_O)        0.153    13.803 f  encrypt_inst/key_expansion/w[41][25]_i_2/O
                         net (fo=4, routed)           0.993    14.796    encrypt_inst/key_expansion/w_reg[41]_38[25]
    SLICE_X32Y42         LUT5 (Prop_lut5_I0_O)        0.327    15.123 r  encrypt_inst/key_expansion/w[43][25]_i_7/O
                         net (fo=11, routed)          0.620    15.743    encrypt_inst/key_expansion/w[43][25]_i_7_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I4_O)        0.124    15.867 r  encrypt_inst/key_expansion/i___11_i_11/O
                         net (fo=1, routed)           0.850    16.717    encrypt_inst/key_expansion/i___11_i_11_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I1_O)        0.124    16.841 r  encrypt_inst/key_expansion/i___11_i_5/O
                         net (fo=3, routed)           0.667    17.508    encrypt_inst/key_expansion/i___11_i_5_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I1_O)        0.124    17.632 f  encrypt_inst/key_expansion/i___12_i_1/O
                         net (fo=16, routed)          0.713    18.345    encrypt_inst/key_expansion/i___12_i_1_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124    18.469 f  encrypt_inst/key_expansion/i___13_i_5/O
                         net (fo=1, routed)           0.000    18.469    encrypt_inst/key_expansion/i___13_i_5_n_0
    SLICE_X36Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    18.686 f  encrypt_inst/key_expansion/i___13_i_1/O
                         net (fo=2, routed)           0.739    19.425    encrypt_inst/key_expansion/i___13_i_1_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I1_O)        0.299    19.724 r  encrypt_inst/key_expansion/round_keys[1][25]_i_1/O
                         net (fo=10, routed)          0.884    20.608    encrypt_inst/key_expansion/p_0_in__0[25]
    SLICE_X41Y52         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[8][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        1.519    24.942    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[8][25]/C
                         clock pessimism              0.187    25.129    
                         clock uncertainty           -0.035    25.093    
    SLICE_X41Y52         FDRE (Setup_fdre_C_D)       -0.058    25.035    encrypt_inst/key_expansion/round_keys_reg[8][25]
  -------------------------------------------------------------------
                         required time                         25.035    
                         arrival time                         -20.608    
  -------------------------------------------------------------------
                         slack                                  4.427    

Slack (MET) :             4.473ns  (required time - arrival time)
  Source:                 encrypt_inst/key_expansion/round_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypt_inst/key_expansion/round_keys_reg[5][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.138ns  (logic 2.928ns (19.342%)  route 12.210ns (80.658%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 24.941 - 20.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        1.811     5.414    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X35Y40         FDCE                                         r  encrypt_inst/key_expansion/round_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDCE (Prop_fdce_C_Q)         0.456     5.870 r  encrypt_inst/key_expansion/round_reg[3]_rep/Q
                         net (fo=122, routed)         1.155     7.025    encrypt_inst/key_expansion/round_reg[3]_rep_n_0
    SLICE_X39Y35         LUT4 (Prop_lut4_I0_O)        0.124     7.149 r  encrypt_inst/key_expansion/i___62_i_5/O
                         net (fo=154, routed)         1.240     8.388    encrypt_inst/key_expansion/i___62_i_5_n_0
    SLICE_X44Y33         LUT4 (Prop_lut4_I0_O)        0.152     8.540 r  encrypt_inst/key_expansion/i___62_i_3/O
                         net (fo=178, routed)         0.841     9.382    encrypt_inst/key_expansion/i___62_i_3_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I4_O)        0.332     9.714 r  encrypt_inst/key_expansion/i___16_i_1/O
                         net (fo=12, routed)          0.905    10.619    encrypt_inst/key_expansion/i___16_i_1_n_0
    SLICE_X50Y29         LUT4 (Prop_lut4_I2_O)        0.124    10.743 r  encrypt_inst/key_expansion/i___8_i_11/O
                         net (fo=1, routed)           0.689    11.433    encrypt_inst/key_expansion/i___8_i_11_n_0
    SLICE_X50Y29         LUT6 (Prop_lut6_I0_O)        0.124    11.557 r  encrypt_inst/key_expansion/i___8_i_5/O
                         net (fo=2, routed)           0.791    12.347    encrypt_inst/key_expansion/i___8_i_5_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.471 r  encrypt_inst/key_expansion/i___14_i_1/O
                         net (fo=16, routed)          1.179    13.650    encrypt_inst/key_expansion/i___14_i_1_n_0
    SLICE_X33Y39         LUT3 (Prop_lut3_I0_O)        0.153    13.803 f  encrypt_inst/key_expansion/w[41][25]_i_2/O
                         net (fo=4, routed)           0.993    14.796    encrypt_inst/key_expansion/w_reg[41]_38[25]
    SLICE_X32Y42         LUT5 (Prop_lut5_I0_O)        0.327    15.123 r  encrypt_inst/key_expansion/w[43][25]_i_7/O
                         net (fo=11, routed)          0.620    15.743    encrypt_inst/key_expansion/w[43][25]_i_7_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I4_O)        0.124    15.867 r  encrypt_inst/key_expansion/i___11_i_11/O
                         net (fo=1, routed)           0.850    16.717    encrypt_inst/key_expansion/i___11_i_11_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I1_O)        0.124    16.841 r  encrypt_inst/key_expansion/i___11_i_5/O
                         net (fo=3, routed)           0.667    17.508    encrypt_inst/key_expansion/i___11_i_5_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I1_O)        0.124    17.632 f  encrypt_inst/key_expansion/i___12_i_1/O
                         net (fo=16, routed)          0.713    18.345    encrypt_inst/key_expansion/i___12_i_1_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124    18.469 f  encrypt_inst/key_expansion/i___13_i_5/O
                         net (fo=1, routed)           0.000    18.469    encrypt_inst/key_expansion/i___13_i_5_n_0
    SLICE_X36Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    18.686 f  encrypt_inst/key_expansion/i___13_i_1/O
                         net (fo=2, routed)           0.739    19.425    encrypt_inst/key_expansion/i___13_i_1_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I1_O)        0.299    19.724 r  encrypt_inst/key_expansion/round_keys[1][25]_i_1/O
                         net (fo=10, routed)          0.828    20.552    encrypt_inst/key_expansion/p_0_in__0[25]
    SLICE_X39Y54         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[5][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        1.518    24.941    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X39Y54         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[5][25]/C
                         clock pessimism              0.187    25.128    
                         clock uncertainty           -0.035    25.092    
    SLICE_X39Y54         FDRE (Setup_fdre_C_D)       -0.067    25.025    encrypt_inst/key_expansion/round_keys_reg[5][25]
  -------------------------------------------------------------------
                         required time                         25.025    
                         arrival time                         -20.552    
  -------------------------------------------------------------------
                         slack                                  4.473    

Slack (MET) :             4.473ns  (required time - arrival time)
  Source:                 encrypt_inst/key_expansion/round_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypt_inst/key_expansion/round_keys_reg[7][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.138ns  (logic 2.928ns (19.342%)  route 12.210ns (80.658%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 24.941 - 20.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        1.811     5.414    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X35Y40         FDCE                                         r  encrypt_inst/key_expansion/round_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDCE (Prop_fdce_C_Q)         0.456     5.870 r  encrypt_inst/key_expansion/round_reg[3]_rep/Q
                         net (fo=122, routed)         1.155     7.025    encrypt_inst/key_expansion/round_reg[3]_rep_n_0
    SLICE_X39Y35         LUT4 (Prop_lut4_I0_O)        0.124     7.149 r  encrypt_inst/key_expansion/i___62_i_5/O
                         net (fo=154, routed)         1.240     8.388    encrypt_inst/key_expansion/i___62_i_5_n_0
    SLICE_X44Y33         LUT4 (Prop_lut4_I0_O)        0.152     8.540 r  encrypt_inst/key_expansion/i___62_i_3/O
                         net (fo=178, routed)         0.841     9.382    encrypt_inst/key_expansion/i___62_i_3_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I4_O)        0.332     9.714 r  encrypt_inst/key_expansion/i___16_i_1/O
                         net (fo=12, routed)          0.905    10.619    encrypt_inst/key_expansion/i___16_i_1_n_0
    SLICE_X50Y29         LUT4 (Prop_lut4_I2_O)        0.124    10.743 r  encrypt_inst/key_expansion/i___8_i_11/O
                         net (fo=1, routed)           0.689    11.433    encrypt_inst/key_expansion/i___8_i_11_n_0
    SLICE_X50Y29         LUT6 (Prop_lut6_I0_O)        0.124    11.557 r  encrypt_inst/key_expansion/i___8_i_5/O
                         net (fo=2, routed)           0.791    12.347    encrypt_inst/key_expansion/i___8_i_5_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.471 r  encrypt_inst/key_expansion/i___14_i_1/O
                         net (fo=16, routed)          1.179    13.650    encrypt_inst/key_expansion/i___14_i_1_n_0
    SLICE_X33Y39         LUT3 (Prop_lut3_I0_O)        0.153    13.803 f  encrypt_inst/key_expansion/w[41][25]_i_2/O
                         net (fo=4, routed)           0.993    14.796    encrypt_inst/key_expansion/w_reg[41]_38[25]
    SLICE_X32Y42         LUT5 (Prop_lut5_I0_O)        0.327    15.123 r  encrypt_inst/key_expansion/w[43][25]_i_7/O
                         net (fo=11, routed)          0.620    15.743    encrypt_inst/key_expansion/w[43][25]_i_7_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I4_O)        0.124    15.867 r  encrypt_inst/key_expansion/i___11_i_11/O
                         net (fo=1, routed)           0.850    16.717    encrypt_inst/key_expansion/i___11_i_11_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I1_O)        0.124    16.841 r  encrypt_inst/key_expansion/i___11_i_5/O
                         net (fo=3, routed)           0.667    17.508    encrypt_inst/key_expansion/i___11_i_5_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I1_O)        0.124    17.632 f  encrypt_inst/key_expansion/i___12_i_1/O
                         net (fo=16, routed)          0.713    18.345    encrypt_inst/key_expansion/i___12_i_1_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124    18.469 f  encrypt_inst/key_expansion/i___13_i_5/O
                         net (fo=1, routed)           0.000    18.469    encrypt_inst/key_expansion/i___13_i_5_n_0
    SLICE_X36Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    18.686 f  encrypt_inst/key_expansion/i___13_i_1/O
                         net (fo=2, routed)           0.739    19.425    encrypt_inst/key_expansion/i___13_i_1_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I1_O)        0.299    19.724 r  encrypt_inst/key_expansion/round_keys[1][25]_i_1/O
                         net (fo=10, routed)          0.828    20.552    encrypt_inst/key_expansion/p_0_in__0[25]
    SLICE_X39Y53         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[7][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        1.518    24.941    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[7][25]/C
                         clock pessimism              0.187    25.128    
                         clock uncertainty           -0.035    25.092    
    SLICE_X39Y53         FDRE (Setup_fdre_C_D)       -0.067    25.025    encrypt_inst/key_expansion/round_keys_reg[7][25]
  -------------------------------------------------------------------
                         required time                         25.025    
                         arrival time                         -20.552    
  -------------------------------------------------------------------
                         slack                                  4.473    

Slack (MET) :             4.560ns  (required time - arrival time)
  Source:                 encrypt_inst/key_expansion/round_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypt_inst/key_expansion/round_keys_reg[4][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.062ns  (logic 2.928ns (19.439%)  route 12.134ns (80.561%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 24.942 - 20.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        1.811     5.414    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X35Y40         FDCE                                         r  encrypt_inst/key_expansion/round_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDCE (Prop_fdce_C_Q)         0.456     5.870 r  encrypt_inst/key_expansion/round_reg[3]_rep/Q
                         net (fo=122, routed)         1.155     7.025    encrypt_inst/key_expansion/round_reg[3]_rep_n_0
    SLICE_X39Y35         LUT4 (Prop_lut4_I0_O)        0.124     7.149 r  encrypt_inst/key_expansion/i___62_i_5/O
                         net (fo=154, routed)         1.240     8.388    encrypt_inst/key_expansion/i___62_i_5_n_0
    SLICE_X44Y33         LUT4 (Prop_lut4_I0_O)        0.152     8.540 r  encrypt_inst/key_expansion/i___62_i_3/O
                         net (fo=178, routed)         0.841     9.382    encrypt_inst/key_expansion/i___62_i_3_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I4_O)        0.332     9.714 r  encrypt_inst/key_expansion/i___16_i_1/O
                         net (fo=12, routed)          0.905    10.619    encrypt_inst/key_expansion/i___16_i_1_n_0
    SLICE_X50Y29         LUT4 (Prop_lut4_I2_O)        0.124    10.743 r  encrypt_inst/key_expansion/i___8_i_11/O
                         net (fo=1, routed)           0.689    11.433    encrypt_inst/key_expansion/i___8_i_11_n_0
    SLICE_X50Y29         LUT6 (Prop_lut6_I0_O)        0.124    11.557 r  encrypt_inst/key_expansion/i___8_i_5/O
                         net (fo=2, routed)           0.791    12.347    encrypt_inst/key_expansion/i___8_i_5_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.471 r  encrypt_inst/key_expansion/i___14_i_1/O
                         net (fo=16, routed)          1.179    13.650    encrypt_inst/key_expansion/i___14_i_1_n_0
    SLICE_X33Y39         LUT3 (Prop_lut3_I0_O)        0.153    13.803 f  encrypt_inst/key_expansion/w[41][25]_i_2/O
                         net (fo=4, routed)           0.993    14.796    encrypt_inst/key_expansion/w_reg[41]_38[25]
    SLICE_X32Y42         LUT5 (Prop_lut5_I0_O)        0.327    15.123 r  encrypt_inst/key_expansion/w[43][25]_i_7/O
                         net (fo=11, routed)          0.620    15.743    encrypt_inst/key_expansion/w[43][25]_i_7_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I4_O)        0.124    15.867 r  encrypt_inst/key_expansion/i___11_i_11/O
                         net (fo=1, routed)           0.850    16.717    encrypt_inst/key_expansion/i___11_i_11_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I1_O)        0.124    16.841 r  encrypt_inst/key_expansion/i___11_i_5/O
                         net (fo=3, routed)           0.667    17.508    encrypt_inst/key_expansion/i___11_i_5_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I1_O)        0.124    17.632 f  encrypt_inst/key_expansion/i___12_i_1/O
                         net (fo=16, routed)          0.713    18.345    encrypt_inst/key_expansion/i___12_i_1_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124    18.469 f  encrypt_inst/key_expansion/i___13_i_5/O
                         net (fo=1, routed)           0.000    18.469    encrypt_inst/key_expansion/i___13_i_5_n_0
    SLICE_X36Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    18.686 f  encrypt_inst/key_expansion/i___13_i_1/O
                         net (fo=2, routed)           0.739    19.425    encrypt_inst/key_expansion/i___13_i_1_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I1_O)        0.299    19.724 r  encrypt_inst/key_expansion/round_keys[1][25]_i_1/O
                         net (fo=10, routed)          0.752    20.476    encrypt_inst/key_expansion/p_0_in__0[25]
    SLICE_X39Y52         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[4][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        1.519    24.942    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[4][25]/C
                         clock pessimism              0.187    25.129    
                         clock uncertainty           -0.035    25.093    
    SLICE_X39Y52         FDRE (Setup_fdre_C_D)       -0.058    25.035    encrypt_inst/key_expansion/round_keys_reg[4][25]
  -------------------------------------------------------------------
                         required time                         25.035    
                         arrival time                         -20.476    
  -------------------------------------------------------------------
                         slack                                  4.560    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 encrypt_inst/key_expansion/round_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypt_inst/key_expansion/round_keys_reg[9][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.054ns  (logic 2.928ns (19.449%)  route 12.126ns (80.551%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 24.941 - 20.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        1.811     5.414    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X35Y40         FDCE                                         r  encrypt_inst/key_expansion/round_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDCE (Prop_fdce_C_Q)         0.456     5.870 r  encrypt_inst/key_expansion/round_reg[3]_rep/Q
                         net (fo=122, routed)         1.155     7.025    encrypt_inst/key_expansion/round_reg[3]_rep_n_0
    SLICE_X39Y35         LUT4 (Prop_lut4_I0_O)        0.124     7.149 r  encrypt_inst/key_expansion/i___62_i_5/O
                         net (fo=154, routed)         1.240     8.388    encrypt_inst/key_expansion/i___62_i_5_n_0
    SLICE_X44Y33         LUT4 (Prop_lut4_I0_O)        0.152     8.540 r  encrypt_inst/key_expansion/i___62_i_3/O
                         net (fo=178, routed)         0.841     9.382    encrypt_inst/key_expansion/i___62_i_3_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I4_O)        0.332     9.714 r  encrypt_inst/key_expansion/i___16_i_1/O
                         net (fo=12, routed)          0.905    10.619    encrypt_inst/key_expansion/i___16_i_1_n_0
    SLICE_X50Y29         LUT4 (Prop_lut4_I2_O)        0.124    10.743 r  encrypt_inst/key_expansion/i___8_i_11/O
                         net (fo=1, routed)           0.689    11.433    encrypt_inst/key_expansion/i___8_i_11_n_0
    SLICE_X50Y29         LUT6 (Prop_lut6_I0_O)        0.124    11.557 r  encrypt_inst/key_expansion/i___8_i_5/O
                         net (fo=2, routed)           0.791    12.347    encrypt_inst/key_expansion/i___8_i_5_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.471 r  encrypt_inst/key_expansion/i___14_i_1/O
                         net (fo=16, routed)          1.179    13.650    encrypt_inst/key_expansion/i___14_i_1_n_0
    SLICE_X33Y39         LUT3 (Prop_lut3_I0_O)        0.153    13.803 f  encrypt_inst/key_expansion/w[41][25]_i_2/O
                         net (fo=4, routed)           0.993    14.796    encrypt_inst/key_expansion/w_reg[41]_38[25]
    SLICE_X32Y42         LUT5 (Prop_lut5_I0_O)        0.327    15.123 r  encrypt_inst/key_expansion/w[43][25]_i_7/O
                         net (fo=11, routed)          0.620    15.743    encrypt_inst/key_expansion/w[43][25]_i_7_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I4_O)        0.124    15.867 r  encrypt_inst/key_expansion/i___11_i_11/O
                         net (fo=1, routed)           0.850    16.717    encrypt_inst/key_expansion/i___11_i_11_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I1_O)        0.124    16.841 r  encrypt_inst/key_expansion/i___11_i_5/O
                         net (fo=3, routed)           0.667    17.508    encrypt_inst/key_expansion/i___11_i_5_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I1_O)        0.124    17.632 f  encrypt_inst/key_expansion/i___12_i_1/O
                         net (fo=16, routed)          0.713    18.345    encrypt_inst/key_expansion/i___12_i_1_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124    18.469 f  encrypt_inst/key_expansion/i___13_i_5/O
                         net (fo=1, routed)           0.000    18.469    encrypt_inst/key_expansion/i___13_i_5_n_0
    SLICE_X36Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    18.686 f  encrypt_inst/key_expansion/i___13_i_1/O
                         net (fo=2, routed)           0.739    19.425    encrypt_inst/key_expansion/i___13_i_1_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I1_O)        0.299    19.724 r  encrypt_inst/key_expansion/round_keys[1][25]_i_1/O
                         net (fo=10, routed)          0.745    20.468    encrypt_inst/key_expansion/p_0_in__0[25]
    SLICE_X41Y53         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[9][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        1.518    24.941    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X41Y53         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[9][25]/C
                         clock pessimism              0.187    25.128    
                         clock uncertainty           -0.035    25.092    
    SLICE_X41Y53         FDRE (Setup_fdre_C_D)       -0.058    25.034    encrypt_inst/key_expansion/round_keys_reg[9][25]
  -------------------------------------------------------------------
                         required time                         25.034    
                         arrival time                         -20.468    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.584ns  (required time - arrival time)
  Source:                 encrypt_inst/key_expansion/round_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypt_inst/key_expansion/round_keys_reg[6][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.039ns  (logic 2.928ns (19.469%)  route 12.111ns (80.531%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 24.943 - 20.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        1.811     5.414    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X35Y40         FDCE                                         r  encrypt_inst/key_expansion/round_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDCE (Prop_fdce_C_Q)         0.456     5.870 r  encrypt_inst/key_expansion/round_reg[3]_rep/Q
                         net (fo=122, routed)         1.155     7.025    encrypt_inst/key_expansion/round_reg[3]_rep_n_0
    SLICE_X39Y35         LUT4 (Prop_lut4_I0_O)        0.124     7.149 r  encrypt_inst/key_expansion/i___62_i_5/O
                         net (fo=154, routed)         1.240     8.388    encrypt_inst/key_expansion/i___62_i_5_n_0
    SLICE_X44Y33         LUT4 (Prop_lut4_I0_O)        0.152     8.540 r  encrypt_inst/key_expansion/i___62_i_3/O
                         net (fo=178, routed)         0.841     9.382    encrypt_inst/key_expansion/i___62_i_3_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I4_O)        0.332     9.714 r  encrypt_inst/key_expansion/i___16_i_1/O
                         net (fo=12, routed)          0.905    10.619    encrypt_inst/key_expansion/i___16_i_1_n_0
    SLICE_X50Y29         LUT4 (Prop_lut4_I2_O)        0.124    10.743 r  encrypt_inst/key_expansion/i___8_i_11/O
                         net (fo=1, routed)           0.689    11.433    encrypt_inst/key_expansion/i___8_i_11_n_0
    SLICE_X50Y29         LUT6 (Prop_lut6_I0_O)        0.124    11.557 r  encrypt_inst/key_expansion/i___8_i_5/O
                         net (fo=2, routed)           0.791    12.347    encrypt_inst/key_expansion/i___8_i_5_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.471 r  encrypt_inst/key_expansion/i___14_i_1/O
                         net (fo=16, routed)          1.179    13.650    encrypt_inst/key_expansion/i___14_i_1_n_0
    SLICE_X33Y39         LUT3 (Prop_lut3_I0_O)        0.153    13.803 f  encrypt_inst/key_expansion/w[41][25]_i_2/O
                         net (fo=4, routed)           0.993    14.796    encrypt_inst/key_expansion/w_reg[41]_38[25]
    SLICE_X32Y42         LUT5 (Prop_lut5_I0_O)        0.327    15.123 r  encrypt_inst/key_expansion/w[43][25]_i_7/O
                         net (fo=11, routed)          0.620    15.743    encrypt_inst/key_expansion/w[43][25]_i_7_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I4_O)        0.124    15.867 r  encrypt_inst/key_expansion/i___11_i_11/O
                         net (fo=1, routed)           0.850    16.717    encrypt_inst/key_expansion/i___11_i_11_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I1_O)        0.124    16.841 r  encrypt_inst/key_expansion/i___11_i_5/O
                         net (fo=3, routed)           0.667    17.508    encrypt_inst/key_expansion/i___11_i_5_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I1_O)        0.124    17.632 f  encrypt_inst/key_expansion/i___12_i_1/O
                         net (fo=16, routed)          0.713    18.345    encrypt_inst/key_expansion/i___12_i_1_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124    18.469 f  encrypt_inst/key_expansion/i___13_i_5/O
                         net (fo=1, routed)           0.000    18.469    encrypt_inst/key_expansion/i___13_i_5_n_0
    SLICE_X36Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    18.686 f  encrypt_inst/key_expansion/i___13_i_1/O
                         net (fo=2, routed)           0.739    19.425    encrypt_inst/key_expansion/i___13_i_1_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I1_O)        0.299    19.724 r  encrypt_inst/key_expansion/round_keys[1][25]_i_1/O
                         net (fo=10, routed)          0.729    20.453    encrypt_inst/key_expansion/p_0_in__0[25]
    SLICE_X37Y52         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[6][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        1.520    24.943    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X37Y52         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[6][25]/C
                         clock pessimism              0.187    25.130    
                         clock uncertainty           -0.035    25.094    
    SLICE_X37Y52         FDRE (Setup_fdre_C_D)       -0.058    25.036    encrypt_inst/key_expansion/round_keys_reg[6][25]
  -------------------------------------------------------------------
                         required time                         25.036    
                         arrival time                         -20.453    
  -------------------------------------------------------------------
                         slack                                  4.584    

Slack (MET) :             4.627ns  (required time - arrival time)
  Source:                 encrypt_inst/key_expansion/round_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypt_inst/key_expansion/round_keys_reg[10][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.991ns  (logic 2.928ns (19.532%)  route 12.063ns (80.468%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 24.942 - 20.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        1.811     5.414    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X35Y40         FDCE                                         r  encrypt_inst/key_expansion/round_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDCE (Prop_fdce_C_Q)         0.456     5.870 r  encrypt_inst/key_expansion/round_reg[3]_rep/Q
                         net (fo=122, routed)         1.155     7.025    encrypt_inst/key_expansion/round_reg[3]_rep_n_0
    SLICE_X39Y35         LUT4 (Prop_lut4_I0_O)        0.124     7.149 r  encrypt_inst/key_expansion/i___62_i_5/O
                         net (fo=154, routed)         1.240     8.388    encrypt_inst/key_expansion/i___62_i_5_n_0
    SLICE_X44Y33         LUT4 (Prop_lut4_I0_O)        0.152     8.540 r  encrypt_inst/key_expansion/i___62_i_3/O
                         net (fo=178, routed)         0.841     9.382    encrypt_inst/key_expansion/i___62_i_3_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I4_O)        0.332     9.714 r  encrypt_inst/key_expansion/i___16_i_1/O
                         net (fo=12, routed)          0.905    10.619    encrypt_inst/key_expansion/i___16_i_1_n_0
    SLICE_X50Y29         LUT4 (Prop_lut4_I2_O)        0.124    10.743 r  encrypt_inst/key_expansion/i___8_i_11/O
                         net (fo=1, routed)           0.689    11.433    encrypt_inst/key_expansion/i___8_i_11_n_0
    SLICE_X50Y29         LUT6 (Prop_lut6_I0_O)        0.124    11.557 r  encrypt_inst/key_expansion/i___8_i_5/O
                         net (fo=2, routed)           0.791    12.347    encrypt_inst/key_expansion/i___8_i_5_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.471 r  encrypt_inst/key_expansion/i___14_i_1/O
                         net (fo=16, routed)          1.179    13.650    encrypt_inst/key_expansion/i___14_i_1_n_0
    SLICE_X33Y39         LUT3 (Prop_lut3_I0_O)        0.153    13.803 f  encrypt_inst/key_expansion/w[41][25]_i_2/O
                         net (fo=4, routed)           0.993    14.796    encrypt_inst/key_expansion/w_reg[41]_38[25]
    SLICE_X32Y42         LUT5 (Prop_lut5_I0_O)        0.327    15.123 r  encrypt_inst/key_expansion/w[43][25]_i_7/O
                         net (fo=11, routed)          0.620    15.743    encrypt_inst/key_expansion/w[43][25]_i_7_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I4_O)        0.124    15.867 r  encrypt_inst/key_expansion/i___11_i_11/O
                         net (fo=1, routed)           0.850    16.717    encrypt_inst/key_expansion/i___11_i_11_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I1_O)        0.124    16.841 r  encrypt_inst/key_expansion/i___11_i_5/O
                         net (fo=3, routed)           0.667    17.508    encrypt_inst/key_expansion/i___11_i_5_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I1_O)        0.124    17.632 f  encrypt_inst/key_expansion/i___12_i_1/O
                         net (fo=16, routed)          0.713    18.345    encrypt_inst/key_expansion/i___12_i_1_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124    18.469 f  encrypt_inst/key_expansion/i___13_i_5/O
                         net (fo=1, routed)           0.000    18.469    encrypt_inst/key_expansion/i___13_i_5_n_0
    SLICE_X36Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    18.686 f  encrypt_inst/key_expansion/i___13_i_1/O
                         net (fo=2, routed)           0.739    19.425    encrypt_inst/key_expansion/i___13_i_1_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I1_O)        0.299    19.724 r  encrypt_inst/key_expansion/round_keys[1][25]_i_1/O
                         net (fo=10, routed)          0.681    20.404    encrypt_inst/key_expansion/p_0_in__0[25]
    SLICE_X40Y52         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[10][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        1.519    24.942    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[10][25]/C
                         clock pessimism              0.187    25.129    
                         clock uncertainty           -0.035    25.093    
    SLICE_X40Y52         FDRE (Setup_fdre_C_D)       -0.062    25.031    encrypt_inst/key_expansion/round_keys_reg[10][25]
  -------------------------------------------------------------------
                         required time                         25.031    
                         arrival time                         -20.404    
  -------------------------------------------------------------------
                         slack                                  4.627    

Slack (MET) :             4.663ns  (required time - arrival time)
  Source:                 encrypt_inst/key_expansion/round_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypt_inst/key_expansion/round_keys_reg[2][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.936ns  (logic 2.928ns (19.603%)  route 12.008ns (80.397%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 24.943 - 20.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        1.811     5.414    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X35Y40         FDCE                                         r  encrypt_inst/key_expansion/round_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDCE (Prop_fdce_C_Q)         0.456     5.870 r  encrypt_inst/key_expansion/round_reg[3]_rep/Q
                         net (fo=122, routed)         1.155     7.025    encrypt_inst/key_expansion/round_reg[3]_rep_n_0
    SLICE_X39Y35         LUT4 (Prop_lut4_I0_O)        0.124     7.149 r  encrypt_inst/key_expansion/i___62_i_5/O
                         net (fo=154, routed)         1.240     8.388    encrypt_inst/key_expansion/i___62_i_5_n_0
    SLICE_X44Y33         LUT4 (Prop_lut4_I0_O)        0.152     8.540 r  encrypt_inst/key_expansion/i___62_i_3/O
                         net (fo=178, routed)         0.841     9.382    encrypt_inst/key_expansion/i___62_i_3_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I4_O)        0.332     9.714 r  encrypt_inst/key_expansion/i___16_i_1/O
                         net (fo=12, routed)          0.905    10.619    encrypt_inst/key_expansion/i___16_i_1_n_0
    SLICE_X50Y29         LUT4 (Prop_lut4_I2_O)        0.124    10.743 r  encrypt_inst/key_expansion/i___8_i_11/O
                         net (fo=1, routed)           0.689    11.433    encrypt_inst/key_expansion/i___8_i_11_n_0
    SLICE_X50Y29         LUT6 (Prop_lut6_I0_O)        0.124    11.557 r  encrypt_inst/key_expansion/i___8_i_5/O
                         net (fo=2, routed)           0.791    12.347    encrypt_inst/key_expansion/i___8_i_5_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.471 r  encrypt_inst/key_expansion/i___14_i_1/O
                         net (fo=16, routed)          1.179    13.650    encrypt_inst/key_expansion/i___14_i_1_n_0
    SLICE_X33Y39         LUT3 (Prop_lut3_I0_O)        0.153    13.803 f  encrypt_inst/key_expansion/w[41][25]_i_2/O
                         net (fo=4, routed)           0.993    14.796    encrypt_inst/key_expansion/w_reg[41]_38[25]
    SLICE_X32Y42         LUT5 (Prop_lut5_I0_O)        0.327    15.123 r  encrypt_inst/key_expansion/w[43][25]_i_7/O
                         net (fo=11, routed)          0.620    15.743    encrypt_inst/key_expansion/w[43][25]_i_7_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I4_O)        0.124    15.867 r  encrypt_inst/key_expansion/i___11_i_11/O
                         net (fo=1, routed)           0.850    16.717    encrypt_inst/key_expansion/i___11_i_11_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I1_O)        0.124    16.841 r  encrypt_inst/key_expansion/i___11_i_5/O
                         net (fo=3, routed)           0.667    17.508    encrypt_inst/key_expansion/i___11_i_5_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I1_O)        0.124    17.632 f  encrypt_inst/key_expansion/i___12_i_1/O
                         net (fo=16, routed)          0.713    18.345    encrypt_inst/key_expansion/i___12_i_1_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124    18.469 f  encrypt_inst/key_expansion/i___13_i_5/O
                         net (fo=1, routed)           0.000    18.469    encrypt_inst/key_expansion/i___13_i_5_n_0
    SLICE_X36Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    18.686 f  encrypt_inst/key_expansion/i___13_i_1/O
                         net (fo=2, routed)           0.739    19.425    encrypt_inst/key_expansion/i___13_i_1_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I1_O)        0.299    19.724 r  encrypt_inst/key_expansion/round_keys[1][25]_i_1/O
                         net (fo=10, routed)          0.626    20.350    encrypt_inst/key_expansion/p_0_in__0[25]
    SLICE_X36Y51         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[2][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        1.520    24.943    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[2][25]/C
                         clock pessimism              0.187    25.130    
                         clock uncertainty           -0.035    25.094    
    SLICE_X36Y51         FDRE (Setup_fdre_C_D)       -0.081    25.013    encrypt_inst/key_expansion/round_keys_reg[2][25]
  -------------------------------------------------------------------
                         required time                         25.013    
                         arrival time                         -20.350    
  -------------------------------------------------------------------
                         slack                                  4.663    

Slack (MET) :             4.771ns  (required time - arrival time)
  Source:                 encrypt_inst/key_expansion/round_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypt_inst/key_expansion/round_keys_reg[1][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.851ns  (logic 2.928ns (19.715%)  route 11.923ns (80.285%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 24.943 - 20.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        1.811     5.414    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X35Y40         FDCE                                         r  encrypt_inst/key_expansion/round_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDCE (Prop_fdce_C_Q)         0.456     5.870 r  encrypt_inst/key_expansion/round_reg[3]_rep/Q
                         net (fo=122, routed)         1.155     7.025    encrypt_inst/key_expansion/round_reg[3]_rep_n_0
    SLICE_X39Y35         LUT4 (Prop_lut4_I0_O)        0.124     7.149 r  encrypt_inst/key_expansion/i___62_i_5/O
                         net (fo=154, routed)         1.240     8.388    encrypt_inst/key_expansion/i___62_i_5_n_0
    SLICE_X44Y33         LUT4 (Prop_lut4_I0_O)        0.152     8.540 r  encrypt_inst/key_expansion/i___62_i_3/O
                         net (fo=178, routed)         0.841     9.382    encrypt_inst/key_expansion/i___62_i_3_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I4_O)        0.332     9.714 r  encrypt_inst/key_expansion/i___16_i_1/O
                         net (fo=12, routed)          0.905    10.619    encrypt_inst/key_expansion/i___16_i_1_n_0
    SLICE_X50Y29         LUT4 (Prop_lut4_I2_O)        0.124    10.743 r  encrypt_inst/key_expansion/i___8_i_11/O
                         net (fo=1, routed)           0.689    11.433    encrypt_inst/key_expansion/i___8_i_11_n_0
    SLICE_X50Y29         LUT6 (Prop_lut6_I0_O)        0.124    11.557 r  encrypt_inst/key_expansion/i___8_i_5/O
                         net (fo=2, routed)           0.791    12.347    encrypt_inst/key_expansion/i___8_i_5_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.471 r  encrypt_inst/key_expansion/i___14_i_1/O
                         net (fo=16, routed)          1.179    13.650    encrypt_inst/key_expansion/i___14_i_1_n_0
    SLICE_X33Y39         LUT3 (Prop_lut3_I0_O)        0.153    13.803 f  encrypt_inst/key_expansion/w[41][25]_i_2/O
                         net (fo=4, routed)           0.993    14.796    encrypt_inst/key_expansion/w_reg[41]_38[25]
    SLICE_X32Y42         LUT5 (Prop_lut5_I0_O)        0.327    15.123 r  encrypt_inst/key_expansion/w[43][25]_i_7/O
                         net (fo=11, routed)          0.620    15.743    encrypt_inst/key_expansion/w[43][25]_i_7_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I4_O)        0.124    15.867 r  encrypt_inst/key_expansion/i___11_i_11/O
                         net (fo=1, routed)           0.850    16.717    encrypt_inst/key_expansion/i___11_i_11_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I1_O)        0.124    16.841 r  encrypt_inst/key_expansion/i___11_i_5/O
                         net (fo=3, routed)           0.667    17.508    encrypt_inst/key_expansion/i___11_i_5_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I1_O)        0.124    17.632 f  encrypt_inst/key_expansion/i___12_i_1/O
                         net (fo=16, routed)          0.713    18.345    encrypt_inst/key_expansion/i___12_i_1_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124    18.469 f  encrypt_inst/key_expansion/i___13_i_5/O
                         net (fo=1, routed)           0.000    18.469    encrypt_inst/key_expansion/i___13_i_5_n_0
    SLICE_X36Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    18.686 f  encrypt_inst/key_expansion/i___13_i_1/O
                         net (fo=2, routed)           0.739    19.425    encrypt_inst/key_expansion/i___13_i_1_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I1_O)        0.299    19.724 r  encrypt_inst/key_expansion/round_keys[1][25]_i_1/O
                         net (fo=10, routed)          0.542    20.265    encrypt_inst/key_expansion/p_0_in__0[25]
    SLICE_X36Y50         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[1][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        1.520    24.943    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[1][25]/C
                         clock pessimism              0.187    25.130    
                         clock uncertainty           -0.035    25.094    
    SLICE_X36Y50         FDRE (Setup_fdre_C_D)       -0.058    25.036    encrypt_inst/key_expansion/round_keys_reg[1][25]
  -------------------------------------------------------------------
                         required time                         25.036    
                         arrival time                         -20.265    
  -------------------------------------------------------------------
                         slack                                  4.771    

Slack (MET) :             4.828ns  (required time - arrival time)
  Source:                 decrypt_inst/key_expansion/round_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            decrypt_inst/key_expansion/round_keys_reg[10][24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.054ns  (logic 2.908ns (19.317%)  route 12.146ns (80.683%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 25.013 - 20.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        1.606     5.208    decrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X61Y116        FDCE                                         r  decrypt_inst/key_expansion/round_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y116        FDCE (Prop_fdce_C_Q)         0.456     5.664 r  decrypt_inst/key_expansion/round_reg[2]/Q
                         net (fo=39, routed)          0.926     6.590    decrypt_inst/key_expansion/round_reg_n_0_[2]
    SLICE_X60Y117        LUT4 (Prop_lut4_I1_O)        0.124     6.714 r  decrypt_inst/key_expansion/i___62_i_5/O
                         net (fo=154, routed)         0.811     7.525    decrypt_inst/key_expansion/i___62_i_5_n_0
    SLICE_X60Y117        LUT4 (Prop_lut4_I0_O)        0.153     7.678 r  decrypt_inst/key_expansion/i___62_i_3/O
                         net (fo=178, routed)         1.659     9.337    decrypt_inst/key_expansion/i___62_i_3_n_0
    SLICE_X74Y114        LUT6 (Prop_lut6_I4_O)        0.331     9.668 r  decrypt_inst/key_expansion/i___7_i_1/O
                         net (fo=12, routed)          0.647    10.315    decrypt_inst/key_expansion/i___7_i_1_n_0
    SLICE_X74Y116        LUT4 (Prop_lut4_I2_O)        0.124    10.439 r  decrypt_inst/key_expansion/i__i_9/O
                         net (fo=1, routed)           0.827    11.266    decrypt_inst/key_expansion/i__i_9_n_0
    SLICE_X75Y116        LUT6 (Prop_lut6_I1_O)        0.124    11.390 r  decrypt_inst/key_expansion/i__i_5/O
                         net (fo=2, routed)           0.725    12.115    decrypt_inst/key_expansion/i__i_5_n_0
    SLICE_X74Y113        LUT6 (Prop_lut6_I2_O)        0.124    12.239 r  decrypt_inst/key_expansion/i___5_i_1/O
                         net (fo=16, routed)          0.955    13.194    decrypt_inst/key_expansion/i___5_i_1_n_0
    SLICE_X66Y106        LUT3 (Prop_lut3_I0_O)        0.117    13.311 f  decrypt_inst/key_expansion/w[41][24]_i_2/O
                         net (fo=4, routed)           0.901    14.212    decrypt_inst/key_expansion/w_reg[41]_38[24]
    SLICE_X66Y106        LUT5 (Prop_lut5_I0_O)        0.348    14.560 r  decrypt_inst/key_expansion/w[43][24]_i_7/O
                         net (fo=11, routed)          0.724    15.284    decrypt_inst/key_expansion/w[43][24]_i_7_n_0
    SLICE_X69Y105        LUT6 (Prop_lut6_I4_O)        0.124    15.408 r  decrypt_inst/key_expansion/i___2_i_11/O
                         net (fo=1, routed)           0.647    16.054    decrypt_inst/key_expansion/i___2_i_11_n_0
    SLICE_X67Y105        LUT6 (Prop_lut6_I1_O)        0.124    16.178 r  decrypt_inst/key_expansion/i___2_i_5/O
                         net (fo=3, routed)           0.605    16.783    decrypt_inst/key_expansion/i___2_i_5_n_0
    SLICE_X69Y104        LUT6 (Prop_lut6_I1_O)        0.124    16.907 f  decrypt_inst/key_expansion/i___3_i_1/O
                         net (fo=16, routed)          0.886    17.794    decrypt_inst/key_expansion/i___3_i_1_n_0
    SLICE_X74Y99         LUT6 (Prop_lut6_I5_O)        0.124    17.918 f  decrypt_inst/key_expansion/i___4_i_8/O
                         net (fo=1, routed)           0.000    17.918    decrypt_inst/key_expansion/i___4_i_8_n_0
    SLICE_X74Y99         MUXF7 (Prop_muxf7_I1_O)      0.214    18.132 f  decrypt_inst/key_expansion/i___4_i_3/O
                         net (fo=2, routed)           0.672    18.804    decrypt_inst/key_expansion/i___4_i_3_n_0
    SLICE_X72Y99         LUT6 (Prop_lut6_I0_O)        0.297    19.101 r  decrypt_inst/key_expansion/round_keys[1][24]_i_1/O
                         net (fo=10, routed)          1.162    20.263    decrypt_inst/key_expansion/p_0_in__0[24]
    SLICE_X72Y85         FDRE                                         r  decrypt_inst/key_expansion/round_keys_reg[10][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        1.590    25.013    decrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X72Y85         FDRE                                         r  decrypt_inst/key_expansion/round_keys_reg[10][24]/C
                         clock pessimism              0.180    25.193    
                         clock uncertainty           -0.035    25.157    
    SLICE_X72Y85         FDRE (Setup_fdre_C_D)       -0.067    25.090    decrypt_inst/key_expansion/round_keys_reg[10][24]
  -------------------------------------------------------------------
                         required time                         25.090    
                         arrival time                         -20.263    
  -------------------------------------------------------------------
                         slack                                  4.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 encrypt_inst/data_out_reg[113]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cipher_text_reg_0_3_113_113/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.140%)  route 0.235ns (58.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        0.554     1.473    encrypt_inst/clk_IBUF_BUFG
    SLICE_X54Y77         FDCE                                         r  encrypt_inst/data_out_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDCE (Prop_fdce_C_Q)         0.164     1.637 r  encrypt_inst/data_out_reg[113]/Q
                         net (fo=1, routed)           0.235     1.872    cipher_text_reg_0_3_113_113/D
    SLICE_X46Y77         RAMS32                                       r  cipher_text_reg_0_3_113_113/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        0.824     1.989    cipher_text_reg_0_3_113_113/WCLK
    SLICE_X46Y77         RAMS32                                       r  cipher_text_reg_0_3_113_113/SP/CLK
                         clock pessimism             -0.250     1.738    
    SLICE_X46Y77         RAMS32 (Hold_rams32_CLK_I)
                                                      0.114     1.852    cipher_text_reg_0_3_113_113/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 decrypt_inst/Core/data_out_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            decrypt_inst/data_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.820%)  route 0.211ns (53.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        0.559     1.478    decrypt_inst/Core/clk_IBUF_BUFG
    SLICE_X53Y83         FDCE                                         r  decrypt_inst/Core/data_out_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  decrypt_inst/Core/data_out_reg_reg[7]/Q
                         net (fo=1, routed)           0.211     1.831    decrypt_inst/Core/encrypt_out[7]
    SLICE_X47Y83         LUT6 (Prop_lut6_I5_O)        0.045     1.876 r  decrypt_inst/Core/data_out[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.876    decrypt_inst/Core_n_476
    SLICE_X47Y83         FDCE                                         r  decrypt_inst/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        0.830     1.995    decrypt_inst/clk_IBUF_BUFG
    SLICE_X47Y83         FDCE                                         r  decrypt_inst/data_out_reg[7]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X47Y83         FDCE (Hold_fdce_C_D)         0.092     1.836    decrypt_inst/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 decrypt_inst/key_expansion/expanded_key_reg[81]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            decrypt_inst/Core/state_reg_reg[81]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.562%)  route 0.251ns (57.438%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        0.566     1.485    decrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X32Y102        FDCE                                         r  decrypt_inst/key_expansion/expanded_key_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDCE (Prop_fdce_C_Q)         0.141     1.626 r  decrypt_inst/key_expansion/expanded_key_reg[81]/Q
                         net (fo=3, routed)           0.251     1.877    decrypt_inst/Core/state_reg_reg[127]_0[81]
    SLICE_X34Y95         LUT6 (Prop_lut6_I0_O)        0.045     1.922 r  decrypt_inst/Core/state_reg[81]_i_1__0/O
                         net (fo=1, routed)           0.000     1.922    decrypt_inst/Core/state_reg[81]_i_1__0_n_0
    SLICE_X34Y95         FDCE                                         r  decrypt_inst/Core/state_reg_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        0.841     2.006    decrypt_inst/Core/clk_IBUF_BUFG
    SLICE_X34Y95         FDCE                                         r  decrypt_inst/Core/state_reg_reg[81]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X34Y95         FDCE (Hold_fdce_C_D)         0.120     1.880    decrypt_inst/Core/state_reg_reg[81]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 encrypt_inst/data_out_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cipher_text_reg_0_3_49_49/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.015%)  route 0.267ns (61.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        0.553     1.472    encrypt_inst/clk_IBUF_BUFG
    SLICE_X56Y73         FDCE                                         r  encrypt_inst/data_out_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDCE (Prop_fdce_C_Q)         0.164     1.636 r  encrypt_inst/data_out_reg[49]/Q
                         net (fo=1, routed)           0.267     1.904    cipher_text_reg_0_3_49_49/D
    SLICE_X50Y77         RAMS32                                       r  cipher_text_reg_0_3_49_49/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        0.822     1.987    cipher_text_reg_0_3_49_49/WCLK
    SLICE_X50Y77         RAMS32                                       r  cipher_text_reg_0_3_49_49/SP/CLK
                         clock pessimism             -0.250     1.736    
    SLICE_X50Y77         RAMS32 (Hold_rams32_CLK_I)
                                                      0.124     1.860    cipher_text_reg_0_3_49_49/SP
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 decrypt_inst/nonce_reg_reg[105]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            decrypt_inst/Core/state_reg_reg[105]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.198%)  route 0.255ns (57.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        0.560     1.479    decrypt_inst/clk_IBUF_BUFG
    SLICE_X49Y103        FDCE                                         r  decrypt_inst/nonce_reg_reg[105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDCE (Prop_fdce_C_Q)         0.141     1.620 r  decrypt_inst/nonce_reg_reg[105]/Q
                         net (fo=2, routed)           0.255     1.875    decrypt_inst/Core/state_reg_reg[127]_1[105]
    SLICE_X46Y95         LUT6 (Prop_lut6_I5_O)        0.045     1.920 r  decrypt_inst/Core/state_reg[105]_i_1__0/O
                         net (fo=1, routed)           0.000     1.920    decrypt_inst/Core/state_reg[105]_i_1__0_n_0
    SLICE_X46Y95         FDCE                                         r  decrypt_inst/Core/state_reg_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        0.837     2.002    decrypt_inst/Core/clk_IBUF_BUFG
    SLICE_X46Y95         FDCE                                         r  decrypt_inst/Core/state_reg_reg[105]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X46Y95         FDCE (Hold_fdce_C_D)         0.120     1.876    decrypt_inst/Core/state_reg_reg[105]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 decrypt_inst/key_expansion/round_keys_reg[10][93]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            decrypt_inst/key_expansion/expanded_key_reg[93]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.246ns (60.133%)  route 0.163ns (39.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        0.571     1.490    decrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X34Y99         FDRE                                         r  decrypt_inst/key_expansion/round_keys_reg[10][93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.148     1.638 r  decrypt_inst/key_expansion/round_keys_reg[10][93]/Q
                         net (fo=1, routed)           0.163     1.801    decrypt_inst/key_expansion/round_keys_reg[10]_24[93]
    SLICE_X32Y100        LUT6 (Prop_lut6_I0_O)        0.098     1.899 r  decrypt_inst/key_expansion/expanded_key[93]_i_1/O
                         net (fo=1, routed)           0.000     1.899    decrypt_inst/key_expansion/round_keys[93]
    SLICE_X32Y100        FDCE                                         r  decrypt_inst/key_expansion/expanded_key_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        0.837     2.002    decrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X32Y100        FDCE                                         r  decrypt_inst/key_expansion/expanded_key_reg[93]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X32Y100        FDCE (Hold_fdce_C_D)         0.092     1.848    decrypt_inst/key_expansion/expanded_key_reg[93]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 encrypt_inst/nonce_reg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypt_inst/Core/state_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.837%)  route 0.229ns (55.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        0.563     1.482    encrypt_inst/clk_IBUF_BUFG
    SLICE_X53Y58         FDCE                                         r  encrypt_inst/nonce_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  encrypt_inst/nonce_reg_reg[31]/Q
                         net (fo=2, routed)           0.229     1.852    encrypt_inst/Core/state_reg_reg[127]_1[31]
    SLICE_X45Y58         LUT6 (Prop_lut6_I5_O)        0.045     1.897 r  encrypt_inst/Core/state_reg[31]_i_1/O
                         net (fo=1, routed)           0.000     1.897    encrypt_inst/Core/state_reg[31]_i_1_n_0
    SLICE_X45Y58         FDCE                                         r  encrypt_inst/Core/state_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        0.837     2.002    encrypt_inst/Core/clk_IBUF_BUFG
    SLICE_X45Y58         FDCE                                         r  encrypt_inst/Core/state_reg_reg[31]/C
                         clock pessimism             -0.250     1.751    
    SLICE_X45Y58         FDCE (Hold_fdce_C_D)         0.092     1.843    encrypt_inst/Core/state_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 encrypt_inst/key_expansion/round_keys_reg[10][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypt_inst/key_expansion/expanded_key_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.452%)  route 0.162ns (46.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        0.639     1.559    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[10][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  encrypt_inst/key_expansion/round_keys_reg[10][15]/Q
                         net (fo=1, routed)           0.162     1.862    encrypt_inst/key_expansion/round_keys_reg[10]_24[15]
    SLICE_X28Y51         LUT6 (Prop_lut6_I0_O)        0.045     1.907 r  encrypt_inst/key_expansion/expanded_key[15]_i_1/O
                         net (fo=1, routed)           0.000     1.907    encrypt_inst/key_expansion/round_keys[15]
    SLICE_X28Y51         FDCE                                         r  encrypt_inst/key_expansion/expanded_key_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        0.843     2.008    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X28Y51         FDCE                                         r  encrypt_inst/key_expansion/expanded_key_reg[15]/C
                         clock pessimism             -0.250     1.757    
    SLICE_X28Y51         FDCE (Hold_fdce_C_D)         0.091     1.848    encrypt_inst/key_expansion/expanded_key_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 decrypt_inst/key_expansion/round_keys_reg[7][44]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            decrypt_inst/key_expansion/expanded_key_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.231ns (50.084%)  route 0.230ns (49.916%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        0.563     1.482    decrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  decrypt_inst/key_expansion/round_keys_reg[7][44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  decrypt_inst/key_expansion/round_keys_reg[7][44]/Q
                         net (fo=1, routed)           0.086     1.709    decrypt_inst/key_expansion/round_keys_reg[7]_21[44]
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.754 r  decrypt_inst/key_expansion/expanded_key[44]_i_3/O
                         net (fo=1, routed)           0.145     1.899    decrypt_inst/key_expansion/expanded_key[44]_i_3_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I3_O)        0.045     1.944 r  decrypt_inst/key_expansion/expanded_key[44]_i_1/O
                         net (fo=1, routed)           0.000     1.944    decrypt_inst/key_expansion/round_keys[44]
    SLICE_X42Y99         FDCE                                         r  decrypt_inst/key_expansion/expanded_key_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        0.839     2.004    decrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X42Y99         FDCE                                         r  decrypt_inst/key_expansion/expanded_key_reg[44]/C
                         clock pessimism             -0.245     1.758    
    SLICE_X42Y99         FDCE (Hold_fdce_C_D)         0.120     1.878    decrypt_inst/key_expansion/expanded_key_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 encrypt_inst/data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cipher_text_reg_0_3_5_5/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.197%)  route 0.297ns (67.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        0.558     1.477    encrypt_inst/clk_IBUF_BUFG
    SLICE_X51Y68         FDCE                                         r  encrypt_inst/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  encrypt_inst/data_out_reg[5]/Q
                         net (fo=1, routed)           0.297     1.915    cipher_text_reg_0_3_5_5/D
    SLICE_X56Y76         RAMS32                                       r  cipher_text_reg_0_3_5_5/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        0.820     1.985    cipher_text_reg_0_3_5_5/WCLK
    SLICE_X56Y76         RAMS32                                       r  cipher_text_reg_0_3_5_5/SP/CLK
                         clock pessimism             -0.250     1.734    
    SLICE_X56Y76         RAMS32 (Hold_rams32_CLK_I)
                                                      0.114     1.848    cipher_text_reg_0_3_5_5/SP
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X28Y78    FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X30Y79    FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X28Y78    FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X52Y82    connection_2_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X39Y80    connection_2_reg[100]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X39Y80    connection_2_reg[101]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X39Y80    connection_2_reg[102]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X39Y80    connection_2_reg[103]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X36Y81    connection_2_reg[104]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y77    cipher_text_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y77    cipher_text_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y74    cipher_text_reg_0_3_100_100/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y74    cipher_text_reg_0_3_100_100/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y74    cipher_text_reg_0_3_101_101/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y74    cipher_text_reg_0_3_101_101/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y74    cipher_text_reg_0_3_102_102/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y74    cipher_text_reg_0_3_102_102/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y74    cipher_text_reg_0_3_103_103/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y74    cipher_text_reg_0_3_103_103/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y77    cipher_text_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y77    cipher_text_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y74    cipher_text_reg_0_3_100_100/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y74    cipher_text_reg_0_3_100_100/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y74    cipher_text_reg_0_3_101_101/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y74    cipher_text_reg_0_3_101_101/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y74    cipher_text_reg_0_3_102_102/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y74    cipher_text_reg_0_3_102_102/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y74    cipher_text_reg_0_3_103_103/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y74    cipher_text_reg_0_3_103_103/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_inst/tx_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.883ns  (logic 4.011ns (45.156%)  route 4.872ns (54.844%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        1.633     5.236    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X28Y82         FDRE                                         r  uart_tx_inst/tx_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  uart_tx_inst/tx_o_reg/Q
                         net (fo=1, routed)           4.872    10.564    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    14.119 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.119    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.907ns  (logic 4.009ns (50.698%)  route 3.898ns (49.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        1.616     5.219    clk_IBUF_BUFG
    SLICE_X49Y73         FDRE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.456     5.675 r  led_reg[1]/Q
                         net (fo=1, routed)           3.898     9.573    led_OBUF[1]
    J13                  OBUF (Prop_obuf_I_O)         3.553    13.126 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.126    led[1]
    J13                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.485ns  (logic 3.991ns (53.325%)  route 3.494ns (46.675%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        1.616     5.219    clk_IBUF_BUFG
    SLICE_X49Y73         FDRE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.456     5.675 r  led_reg[0]/Q
                         net (fo=1, routed)           3.494     9.168    led_OBUF[0]
    K15                  OBUF (Prop_obuf_I_O)         3.535    12.704 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.704    led[0]
    K15                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.205ns  (logic 3.976ns (55.191%)  route 3.228ns (44.809%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        1.629     5.232    clk_IBUF_BUFG
    SLICE_X28Y79         FDRE                                         r  done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.456     5.688 r  done_reg/Q
                         net (fo=1, routed)           3.228     8.916    done_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    12.436 r  done_OBUF_inst/O
                         net (fo=0)                   0.000    12.436    done
    H17                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.178ns  (logic 4.008ns (55.836%)  route 3.170ns (44.164%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        1.616     5.219    clk_IBUF_BUFG
    SLICE_X49Y73         FDRE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.456     5.675 r  led_reg[3]/Q
                         net (fo=1, routed)           3.170     8.845    led_OBUF[3]
    R18                  OBUF (Prop_obuf_I_O)         3.552    12.396 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.396    led[3]
    R18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.126ns  (logic 4.011ns (56.285%)  route 3.115ns (43.715%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        1.616     5.219    clk_IBUF_BUFG
    SLICE_X49Y73         FDRE                                         r  led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.456     5.675 r  led_reg[5]/Q
                         net (fo=1, routed)           3.115     8.790    led_OBUF[5]
    U17                  OBUF (Prop_obuf_I_O)         3.555    12.345 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.345    led[5]
    U17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.699ns  (logic 4.007ns (59.812%)  route 2.692ns (40.188%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        1.624     5.227    clk_IBUF_BUFG
    SLICE_X33Y72         FDRE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.456     5.683 r  led_reg[2]/Q
                         net (fo=1, routed)           2.692     8.375    led_OBUF[2]
    N14                  OBUF (Prop_obuf_I_O)         3.551    11.925 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.925    led[2]
    N14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.649ns  (logic 4.004ns (60.209%)  route 2.646ns (39.791%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        1.624     5.227    clk_IBUF_BUFG
    SLICE_X33Y72         FDRE                                         r  led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.456     5.683 r  led_reg[7]/Q
                         net (fo=1, routed)           2.646     8.329    led_OBUF[7]
    V16                  OBUF (Prop_obuf_I_O)         3.548    11.876 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.876    led[7]
    V16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.648ns  (logic 4.011ns (60.339%)  route 2.637ns (39.661%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        1.624     5.227    clk_IBUF_BUFG
    SLICE_X33Y72         FDRE                                         r  led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.456     5.683 r  led_reg[6]/Q
                         net (fo=1, routed)           2.637     8.319    led_OBUF[6]
    U16                  OBUF (Prop_obuf_I_O)         3.555    11.875 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.875    led[6]
    U16                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.620ns  (logic 4.008ns (60.538%)  route 2.613ns (39.462%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        1.624     5.227    clk_IBUF_BUFG
    SLICE_X33Y72         FDRE                                         r  led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.456     5.683 r  led_reg[4]/Q
                         net (fo=1, routed)           2.613     8.295    led_OBUF[4]
    V17                  OBUF (Prop_obuf_I_O)         3.552    11.847 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.847    led[4]
    V17                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.218ns  (logic 1.393ns (62.825%)  route 0.825ns (37.175%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        0.561     1.480    clk_IBUF_BUFG
    SLICE_X33Y72         FDRE                                         r  led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  led_reg[4]/Q
                         net (fo=1, routed)           0.825     2.446    led_OBUF[4]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.698 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.698    led[4]
    V17                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.252ns  (logic 1.397ns (62.016%)  route 0.856ns (37.984%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        0.561     1.480    clk_IBUF_BUFG
    SLICE_X33Y72         FDRE                                         r  led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  led_reg[6]/Q
                         net (fo=1, routed)           0.856     2.477    led_OBUF[6]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.733 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.733    led[6]
    U16                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.267ns  (logic 1.389ns (61.279%)  route 0.878ns (38.721%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        0.561     1.480    clk_IBUF_BUFG
    SLICE_X33Y72         FDRE                                         r  led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  led_reg[7]/Q
                         net (fo=1, routed)           0.878     2.499    led_OBUF[7]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.748 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.748    led[7]
    V16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 1.392ns (61.002%)  route 0.890ns (38.998%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        0.561     1.480    clk_IBUF_BUFG
    SLICE_X33Y72         FDRE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  led_reg[2]/Q
                         net (fo=1, routed)           0.890     2.511    led_OBUF[2]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.763 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.763    led[2]
    N14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.415ns  (logic 1.397ns (57.833%)  route 1.018ns (42.167%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        0.554     1.473    clk_IBUF_BUFG
    SLICE_X49Y73         FDRE                                         r  led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  led_reg[5]/Q
                         net (fo=1, routed)           1.018     2.633    led_OBUF[5]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.888 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.888    led[5]
    U17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.455ns  (logic 1.393ns (56.749%)  route 1.062ns (43.251%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        0.554     1.473    clk_IBUF_BUFG
    SLICE_X49Y73         FDRE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  led_reg[3]/Q
                         net (fo=1, routed)           1.062     2.676    led_OBUF[3]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.929 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.929    led[3]
    R18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.460ns  (logic 1.362ns (55.387%)  route 1.097ns (44.613%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        0.563     1.482    clk_IBUF_BUFG
    SLICE_X28Y79         FDRE                                         r  done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  done_reg/Q
                         net (fo=1, routed)           1.097     2.721    done_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.942 r  done_OBUF_inst/O
                         net (fo=0)                   0.000     3.942    done
    H17                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.560ns  (logic 1.377ns (53.800%)  route 1.183ns (46.200%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        0.554     1.473    clk_IBUF_BUFG
    SLICE_X49Y73         FDRE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  led_reg[0]/Q
                         net (fo=1, routed)           1.183     2.797    led_OBUF[0]
    K15                  OBUF (Prop_obuf_I_O)         1.236     4.033 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.033    led[0]
    K15                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.721ns  (logic 1.394ns (51.232%)  route 1.327ns (48.768%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        0.554     1.473    clk_IBUF_BUFG
    SLICE_X49Y73         FDRE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  led_reg[1]/Q
                         net (fo=1, routed)           1.327     2.942    led_OBUF[1]
    J13                  OBUF (Prop_obuf_I_O)         1.253     4.195 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.195    led[1]
    J13                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_inst/tx_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.259ns  (logic 1.397ns (42.866%)  route 1.862ns (57.134%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        0.566     1.485    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X28Y82         FDRE                                         r  uart_tx_inst/tx_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  uart_tx_inst/tx_o_reg/Q
                         net (fo=1, routed)           1.862     3.488    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     4.744 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.744    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          9280 Endpoints
Min Delay          9280 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/key_expansion/w_reg[10][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.270ns  (logic 1.602ns (6.599%)  route 22.668ns (93.401%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=2003, routed)       16.779    18.256    encrypt_inst/key_expansion/reset_IBUF
    SLICE_X39Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.380 r  encrypt_inst/key_expansion/w[7][31]_i_1/O
                         net (fo=1280, routed)        5.890    24.270    encrypt_inst/key_expansion/w[7][31]_i_1_n_0
    SLICE_X21Y38         FDRE                                         r  encrypt_inst/key_expansion/w_reg[10][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        1.686     5.108    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X21Y38         FDRE                                         r  encrypt_inst/key_expansion/w_reg[10][2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/key_expansion/w_reg[14][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.270ns  (logic 1.602ns (6.599%)  route 22.668ns (93.401%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=2003, routed)       16.779    18.256    encrypt_inst/key_expansion/reset_IBUF
    SLICE_X39Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.380 r  encrypt_inst/key_expansion/w[7][31]_i_1/O
                         net (fo=1280, routed)        5.890    24.270    encrypt_inst/key_expansion/w[7][31]_i_1_n_0
    SLICE_X21Y38         FDRE                                         r  encrypt_inst/key_expansion/w_reg[14][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        1.686     5.108    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X21Y38         FDRE                                         r  encrypt_inst/key_expansion/w_reg[14][2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/key_expansion/w_reg[42][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.270ns  (logic 1.602ns (6.599%)  route 22.668ns (93.401%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=2003, routed)       16.779    18.256    encrypt_inst/key_expansion/reset_IBUF
    SLICE_X39Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.380 r  encrypt_inst/key_expansion/w[7][31]_i_1/O
                         net (fo=1280, routed)        5.890    24.270    encrypt_inst/key_expansion/w[7][31]_i_1_n_0
    SLICE_X21Y38         FDRE                                         r  encrypt_inst/key_expansion/w_reg[42][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        1.686     5.108    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X21Y38         FDRE                                         r  encrypt_inst/key_expansion/w_reg[42][2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/key_expansion/w_reg[6][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.270ns  (logic 1.602ns (6.599%)  route 22.668ns (93.401%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=2003, routed)       16.779    18.256    encrypt_inst/key_expansion/reset_IBUF
    SLICE_X39Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.380 r  encrypt_inst/key_expansion/w[7][31]_i_1/O
                         net (fo=1280, routed)        5.890    24.270    encrypt_inst/key_expansion/w[7][31]_i_1_n_0
    SLICE_X21Y38         FDRE                                         r  encrypt_inst/key_expansion/w_reg[6][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        1.686     5.108    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X21Y38         FDRE                                         r  encrypt_inst/key_expansion/w_reg[6][2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/key_expansion/w_reg[33][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.918ns  (logic 1.602ns (6.696%)  route 22.317ns (93.304%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=2003, routed)       16.779    18.256    encrypt_inst/key_expansion/reset_IBUF
    SLICE_X39Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.380 r  encrypt_inst/key_expansion/w[7][31]_i_1/O
                         net (fo=1280, routed)        5.538    23.918    encrypt_inst/key_expansion/w[7][31]_i_1_n_0
    SLICE_X19Y31         FDRE                                         r  encrypt_inst/key_expansion/w_reg[33][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        1.679     5.101    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X19Y31         FDRE                                         r  encrypt_inst/key_expansion/w_reg[33][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/key_expansion/w_reg[41][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.918ns  (logic 1.602ns (6.696%)  route 22.317ns (93.304%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=2003, routed)       16.779    18.256    encrypt_inst/key_expansion/reset_IBUF
    SLICE_X39Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.380 r  encrypt_inst/key_expansion/w[7][31]_i_1/O
                         net (fo=1280, routed)        5.538    23.918    encrypt_inst/key_expansion/w[7][31]_i_1_n_0
    SLICE_X19Y31         FDRE                                         r  encrypt_inst/key_expansion/w_reg[41][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        1.679     5.101    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X19Y31         FDRE                                         r  encrypt_inst/key_expansion/w_reg[41][0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/key_expansion/w_reg[41][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.918ns  (logic 1.602ns (6.696%)  route 22.317ns (93.304%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=2003, routed)       16.779    18.256    encrypt_inst/key_expansion/reset_IBUF
    SLICE_X39Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.380 r  encrypt_inst/key_expansion/w[7][31]_i_1/O
                         net (fo=1280, routed)        5.538    23.918    encrypt_inst/key_expansion/w[7][31]_i_1_n_0
    SLICE_X19Y31         FDRE                                         r  encrypt_inst/key_expansion/w_reg[41][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        1.679     5.101    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X19Y31         FDRE                                         r  encrypt_inst/key_expansion/w_reg[41][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/key_expansion/w_reg[4][10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.785ns  (logic 1.602ns (6.734%)  route 22.183ns (93.266%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=2003, routed)       16.779    18.256    encrypt_inst/key_expansion/reset_IBUF
    SLICE_X39Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.380 r  encrypt_inst/key_expansion/w[7][31]_i_1/O
                         net (fo=1280, routed)        5.404    23.785    encrypt_inst/key_expansion/w[7][31]_i_1_n_0
    SLICE_X14Y33         FDRE                                         r  encrypt_inst/key_expansion/w_reg[4][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        1.685     5.107    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X14Y33         FDRE                                         r  encrypt_inst/key_expansion/w_reg[4][10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/key_expansion/w_reg[4][11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.785ns  (logic 1.602ns (6.734%)  route 22.183ns (93.266%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=2003, routed)       16.779    18.256    encrypt_inst/key_expansion/reset_IBUF
    SLICE_X39Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.380 r  encrypt_inst/key_expansion/w[7][31]_i_1/O
                         net (fo=1280, routed)        5.404    23.785    encrypt_inst/key_expansion/w[7][31]_i_1_n_0
    SLICE_X14Y33         FDRE                                         r  encrypt_inst/key_expansion/w_reg[4][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        1.685     5.107    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X14Y33         FDRE                                         r  encrypt_inst/key_expansion/w_reg[4][11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/key_expansion/w_reg[43][12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.692ns  (logic 1.602ns (6.760%)  route 22.090ns (93.240%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=2003, routed)       16.779    18.256    encrypt_inst/key_expansion/reset_IBUF
    SLICE_X39Y36         LUT2 (Prop_lut2_I1_O)        0.124    18.380 r  encrypt_inst/key_expansion/w[7][31]_i_1/O
                         net (fo=1280, routed)        5.312    23.692    encrypt_inst/key_expansion/w[7][31]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  encrypt_inst/key_expansion/w_reg[43][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        1.525     4.948    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r  encrypt_inst/key_expansion/w_reg[43][12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            decrypt_inst/key_expansion/expanded_key_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.015ns  (logic 0.245ns (24.175%)  route 0.770ns (75.825%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=2003, routed)        0.770     1.015    decrypt_inst/key_expansion/reset_IBUF
    SLICE_X28Y105        FDCE                                         f  decrypt_inst/key_expansion/expanded_key_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        0.836     2.001    decrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X28Y105        FDCE                                         r  decrypt_inst/key_expansion/expanded_key_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            decrypt_inst/key_expansion/expanded_key_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.015ns  (logic 0.245ns (24.175%)  route 0.770ns (75.825%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=2003, routed)        0.770     1.015    decrypt_inst/key_expansion/reset_IBUF
    SLICE_X28Y105        FDCE                                         f  decrypt_inst/key_expansion/expanded_key_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        0.836     2.001    decrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X28Y105        FDCE                                         r  decrypt_inst/key_expansion/expanded_key_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            decrypt_inst/Core/last_state_reg_reg[121]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.038ns  (logic 0.245ns (23.638%)  route 0.793ns (76.362%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=2003, routed)        0.793     1.038    decrypt_inst/Core/reset_IBUF
    SLICE_X33Y97         FDCE                                         f  decrypt_inst/Core/last_state_reg_reg[121]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        0.843     2.008    decrypt_inst/Core/clk_IBUF_BUFG
    SLICE_X33Y97         FDCE                                         r  decrypt_inst/Core/last_state_reg_reg[121]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            decrypt_inst/Core/data_out_reg_reg[125]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.043ns  (logic 0.245ns (23.539%)  route 0.797ns (76.461%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=2003, routed)        0.797     1.043    decrypt_inst/Core/reset_IBUF
    SLICE_X32Y97         FDCE                                         f  decrypt_inst/Core/data_out_reg_reg[125]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        0.843     2.008    decrypt_inst/Core/clk_IBUF_BUFG
    SLICE_X32Y97         FDCE                                         r  decrypt_inst/Core/data_out_reg_reg[125]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            decrypt_inst/Core/data_out_reg_reg[121]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.058ns  (logic 0.245ns (23.189%)  route 0.813ns (76.811%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=2003, routed)        0.813     1.058    decrypt_inst/Core/reset_IBUF
    SLICE_X34Y97         FDCE                                         f  decrypt_inst/Core/data_out_reg_reg[121]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        0.842     2.007    decrypt_inst/Core/clk_IBUF_BUFG
    SLICE_X34Y97         FDCE                                         r  decrypt_inst/Core/data_out_reg_reg[121]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            decrypt_inst/Core/last_state_reg_reg[120]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.058ns  (logic 0.245ns (23.189%)  route 0.813ns (76.811%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=2003, routed)        0.813     1.058    decrypt_inst/Core/reset_IBUF
    SLICE_X35Y97         FDCE                                         f  decrypt_inst/Core/last_state_reg_reg[120]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        0.842     2.007    decrypt_inst/Core/clk_IBUF_BUFG
    SLICE_X35Y97         FDCE                                         r  decrypt_inst/Core/last_state_reg_reg[120]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            decrypt_inst/key_expansion/expanded_key_reg[80]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.059ns  (logic 0.245ns (23.181%)  route 0.813ns (76.819%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=2003, routed)        0.813     1.059    decrypt_inst/key_expansion/reset_IBUF
    SLICE_X34Y105        FDCE                                         f  decrypt_inst/key_expansion/expanded_key_reg[80]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        0.835     2.000    decrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X34Y105        FDCE                                         r  decrypt_inst/key_expansion/expanded_key_reg[80]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            decrypt_inst/key_expansion/expanded_key_reg[82]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.059ns  (logic 0.245ns (23.181%)  route 0.813ns (76.819%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=2003, routed)        0.813     1.059    decrypt_inst/key_expansion/reset_IBUF
    SLICE_X34Y105        FDCE                                         f  decrypt_inst/key_expansion/expanded_key_reg[82]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        0.835     2.000    decrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X34Y105        FDCE                                         r  decrypt_inst/key_expansion/expanded_key_reg[82]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            decrypt_inst/Core/last_state_reg_reg[126]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.071ns  (logic 0.245ns (22.911%)  route 0.826ns (77.089%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=2003, routed)        0.826     1.071    decrypt_inst/Core/reset_IBUF
    SLICE_X37Y96         FDCE                                         f  decrypt_inst/Core/last_state_reg_reg[126]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        0.841     2.006    decrypt_inst/Core/clk_IBUF_BUFG
    SLICE_X37Y96         FDCE                                         r  decrypt_inst/Core/last_state_reg_reg[126]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            decrypt_inst/Core/last_state_reg_reg[124]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.245ns (22.818%)  route 0.830ns (77.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=2003, routed)        0.830     1.076    decrypt_inst/Core/reset_IBUF
    SLICE_X36Y96         FDCE                                         f  decrypt_inst/Core/last_state_reg_reg[124]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=8742, routed)        0.841     2.006    decrypt_inst/Core/clk_IBUF_BUFG
    SLICE_X36Y96         FDCE                                         r  decrypt_inst/Core/last_state_reg_reg[124]/C





