{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 05 12:12:27 2018 " "Info: Processing started: Mon Nov 05 12:12:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LightPU -c LightPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LightPU -c LightPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_ANALYZE_DFFEA_LATCHES" "" "Info: Timing Analysis is analyzing one or more registers as latches" { { "Info" "ITDB_DFFEA_LATCH_NODE" "ControllUnit:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register ControllUnit:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[7\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "ControllUnit:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register ControllUnit:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[2\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "ControllUnit:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register ControllUnit:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[6\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "ControllUnit:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register ControllUnit:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[3\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "ControllUnit:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register ControllUnit:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[4\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "ControllUnit:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register ControllUnit:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[5\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "ControllUnit:inst\|lpm_dff2:inst17\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register ControllUnit:inst\|lpm_dff2:inst17\|lpm_ff:lpm_ff_component\|dffs\[5\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "ControllUnit:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register ControllUnit:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[1\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "ControllUnit:inst\|lpm_dff2:inst17\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register ControllUnit:inst\|lpm_dff2:inst17\|lpm_ff:lpm_ff_component\|dffs\[6\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "ControllUnit:inst\|lpm_dff2:inst17\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register ControllUnit:inst\|lpm_dff2:inst17\|lpm_ff:lpm_ff_component\|dffs\[7\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "ControllUnit:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register ControllUnit:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "ControllUnit:inst\|lpm_dff2:inst17\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register ControllUnit:inst\|lpm_dff2:inst17\|lpm_ff:lpm_ff_component\|dffs\[4\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "ControllUnit:inst\|lpm_dff2:inst17\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register ControllUnit:inst\|lpm_dff2:inst17\|lpm_ff:lpm_ff_component\|dffs\[3\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "ControllUnit:inst\|lpm_dff2:inst17\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register ControllUnit:inst\|lpm_dff2:inst17\|lpm_ff:lpm_ff_component\|dffs\[2\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "ControllUnit:inst\|lpm_dff2:inst17\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register ControllUnit:inst\|lpm_dff2:inst17\|lpm_ff:lpm_ff_component\|dffs\[1\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "ControllUnit:inst\|lpm_dff2:inst17\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register ControllUnit:inst\|lpm_dff2:inst17\|lpm_ff:lpm_ff_component\|dffs\[0\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more registers as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "LightPU.bdf" "" { Schematic "C:/Quartus/lab_4/LightPU.bdf" { { -1584 -808 -640 -1568 "clk" "" } { -1408 -224 -168 -1392 "clk" "" } { -1160 -224 -168 -1144 "clk" "" } { -968 -224 -168 -952 "clk" "" } { -1592 -624 -512 -1576 "clk" "" } { -1040 -760 -728 -1024 "clk" "" } { -1408 -872 -840 -1392 "clk" "" } } } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "ControllUnit:inst\|inst67~2 " "Info: Detected gated clock \"ControllUnit:inst\|inst67~2\" as buffer" {  } { { "ControllUnit.bdf" "" { Schematic "C:/Quartus/lab_4/ControllUnit.bdf" { { -2656 -312 -264 -2592 "inst67" "" } } } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControllUnit:inst\|inst67~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControllUnit:inst\|inst67~1 " "Info: Detected gated clock \"ControllUnit:inst\|inst67~1\" as buffer" {  } { { "ControllUnit.bdf" "" { Schematic "C:/Quartus/lab_4/ControllUnit.bdf" { { -2656 -312 -264 -2592 "inst67" "" } } } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControllUnit:inst\|inst67~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ControllUnit:inst\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_6oi:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"ControllUnit:inst\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_6oi:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_6oi.tdf" "" { Text "C:/Quartus/lab_4/db/cntr_6oi.tdf" 55 8 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControllUnit:inst\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_6oi:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ControllUnit:inst\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_6oi:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"ControllUnit:inst\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_6oi:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_6oi.tdf" "" { Text "C:/Quartus/lab_4/db/cntr_6oi.tdf" 55 8 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControllUnit:inst\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_6oi:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControllUnit:inst\|inst23 " "Info: Detected gated clock \"ControllUnit:inst\|inst23\" as buffer" {  } { { "ControllUnit.bdf" "" { Schematic "C:/Quartus/lab_4/ControllUnit.bdf" { { -2656 -440 -392 -2592 "inst23" "" } } } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControllUnit:inst\|inst23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ControllUnit:inst\|lpm_dff3:inst22\|lpm_ff:lpm_ff_component\|dffs\[1\] register GPR:inst134\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[7\] 62.94 MHz 15.888 ns Internal " "Info: Clock \"clk\" has Internal fmax of 62.94 MHz between source register \"ControllUnit:inst\|lpm_dff3:inst22\|lpm_ff:lpm_ff_component\|dffs\[1\]\" and destination register \"GPR:inst134\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[7\]\" (period= 15.888 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.303 ns + Longest register register " "Info: + Longest register to register delay is 3.303 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ControllUnit:inst\|lpm_dff3:inst22\|lpm_ff:lpm_ff_component\|dffs\[1\] 1 REG LCFF_X34_Y11_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y11_N17; Fanout = 4; REG Node = 'ControllUnit:inst\|lpm_dff3:inst22\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControllUnit:inst|lpm_dff3:inst22|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.371 ns) 0.596 ns ControllUnit:inst\|lpm_add_sub2:inst79\|lpm_add_sub:lpm_add_sub_component\|add_sub_flh:auto_generated\|op_1~1 2 COMB LCCOMB_X34_Y11_N0 1 " "Info: 2: + IC(0.225 ns) + CELL(0.371 ns) = 0.596 ns; Loc. = LCCOMB_X34_Y11_N0; Fanout = 1; COMB Node = 'ControllUnit:inst\|lpm_add_sub2:inst79\|lpm_add_sub:lpm_add_sub_component\|add_sub_flh:auto_generated\|op_1~1'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { ControllUnit:inst|lpm_dff3:inst22|lpm_ff:lpm_ff_component|dffs[1] ControllUnit:inst|lpm_add_sub2:inst79|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.053 ns) 1.371 ns ControllUnit:inst\|inst84\[1\]~1 3 COMB LCCOMB_X30_Y11_N2 11 " "Info: 3: + IC(0.722 ns) + CELL(0.053 ns) = 1.371 ns; Loc. = LCCOMB_X30_Y11_N2; Fanout = 11; COMB Node = 'ControllUnit:inst\|inst84\[1\]~1'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.775 ns" { ControllUnit:inst|lpm_add_sub2:inst79|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~1 ControllUnit:inst|inst84[1]~1 } "NODE_NAME" } } { "ControllUnit.bdf" "" { Schematic "C:/Quartus/lab_4/ControllUnit.bdf" { { -2776 800 864 -2728 "inst84" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.426 ns) + CELL(0.228 ns) 2.025 ns GPR:inst134\|inst26~0 4 COMB LCCOMB_X30_Y11_N26 8 " "Info: 4: + IC(0.426 ns) + CELL(0.228 ns) = 2.025 ns; Loc. = LCCOMB_X30_Y11_N26; Fanout = 8; COMB Node = 'GPR:inst134\|inst26~0'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { ControllUnit:inst|inst84[1]~1 GPR:inst134|inst26~0 } "NODE_NAME" } } { "GPR.bdf" "" { Schematic "C:/Quartus/lab_4/GPR.bdf" { { 568 272 336 616 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.746 ns) 3.303 ns GPR:inst134\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[7\] 5 REG LCFF_X30_Y12_N19 2 " "Info: 5: + IC(0.532 ns) + CELL(0.746 ns) = 3.303 ns; Loc. = LCFF_X30_Y12_N19; Fanout = 2; REG Node = 'GPR:inst134\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { GPR:inst134|inst26~0 GPR:inst134|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.398 ns ( 42.33 % ) " "Info: Total cell delay = 1.398 ns ( 42.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.905 ns ( 57.67 % ) " "Info: Total interconnect delay = 1.905 ns ( 57.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.303 ns" { ControllUnit:inst|lpm_dff3:inst22|lpm_ff:lpm_ff_component|dffs[1] ControllUnit:inst|lpm_add_sub2:inst79|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~1 ControllUnit:inst|inst84[1]~1 GPR:inst134|inst26~0 GPR:inst134|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "3.303 ns" { ControllUnit:inst|lpm_dff3:inst22|lpm_ff:lpm_ff_component|dffs[1] {} ControllUnit:inst|lpm_add_sub2:inst79|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~1 {} ControllUnit:inst|inst84[1]~1 {} GPR:inst134|inst26~0 {} GPR:inst134|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.225ns 0.722ns 0.426ns 0.532ns } { 0.000ns 0.371ns 0.053ns 0.228ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.457 ns - Smallest " "Info: - Smallest clock skew is -4.457 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.482 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LightPU.bdf" "" { Schematic "C:/Quartus/lab_4/LightPU.bdf" { { -1584 -808 -640 -1568 "clk" "" } { -1408 -224 -168 -1392 "clk" "" } { -1160 -224 -168 -1144 "clk" "" } { -968 -224 -168 -952 "clk" "" } { -1592 -624 -512 -1576 "clk" "" } { -1040 -760 -728 -1024 "clk" "" } { -1408 -872 -840 -1392 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 106 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 106; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "LightPU.bdf" "" { Schematic "C:/Quartus/lab_4/LightPU.bdf" { { -1584 -808 -640 -1568 "clk" "" } { -1408 -224 -168 -1392 "clk" "" } { -1160 -224 -168 -1144 "clk" "" } { -968 -224 -168 -952 "clk" "" } { -1592 -624 -512 -1576 "clk" "" } { -1040 -760 -728 -1024 "clk" "" } { -1408 -872 -840 -1392 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns GPR:inst134\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[7\] 3 REG LCFF_X30_Y12_N19 2 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X30_Y12_N19; Fanout = 2; REG Node = 'GPR:inst134\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clk~clkctrl GPR:inst134|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk clk~clkctrl GPR:inst134|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk {} clk~combout {} clk~clkctrl {} GPR:inst134|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.939 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LightPU.bdf" "" { Schematic "C:/Quartus/lab_4/LightPU.bdf" { { -1584 -808 -640 -1568 "clk" "" } { -1408 -224 -168 -1392 "clk" "" } { -1160 -224 -168 -1144 "clk" "" } { -968 -224 -168 -952 "clk" "" } { -1592 -624 -512 -1576 "clk" "" } { -1040 -760 -728 -1024 "clk" "" } { -1408 -872 -840 -1392 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.614 ns) + CELL(0.712 ns) 3.180 ns ControllUnit:inst\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_6oi:auto_generated\|safe_q\[1\] 2 REG LCFF_X33_Y11_N3 6 " "Info: 2: + IC(1.614 ns) + CELL(0.712 ns) = 3.180 ns; Loc. = LCFF_X33_Y11_N3; Fanout = 6; REG Node = 'ControllUnit:inst\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_6oi:auto_generated\|safe_q\[1\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.326 ns" { clk ControllUnit:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_6oi.tdf" "" { Text "C:/Quartus/lab_4/db/cntr_6oi.tdf" 55 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.583 ns) + CELL(0.228 ns) 3.991 ns ControllUnit:inst\|inst23 3 COMB LCCOMB_X30_Y11_N10 37 " "Info: 3: + IC(0.583 ns) + CELL(0.228 ns) = 3.991 ns; Loc. = LCCOMB_X30_Y11_N10; Fanout = 37; COMB Node = 'ControllUnit:inst\|inst23'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ControllUnit:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated|safe_q[1] ControllUnit:inst|inst23 } "NODE_NAME" } } { "ControllUnit.bdf" "" { Schematic "C:/Quartus/lab_4/ControllUnit.bdf" { { -2656 -440 -392 -2592 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.630 ns) + CELL(0.000 ns) 5.621 ns ControllUnit:inst\|inst23~clkctrl 4 COMB CLKCTRL_G9 11 " "Info: 4: + IC(1.630 ns) + CELL(0.000 ns) = 5.621 ns; Loc. = CLKCTRL_G9; Fanout = 11; COMB Node = 'ControllUnit:inst\|inst23~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.630 ns" { ControllUnit:inst|inst23 ControllUnit:inst|inst23~clkctrl } "NODE_NAME" } } { "ControllUnit.bdf" "" { Schematic "C:/Quartus/lab_4/ControllUnit.bdf" { { -2656 -440 -392 -2592 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.618 ns) 6.939 ns ControllUnit:inst\|lpm_dff3:inst22\|lpm_ff:lpm_ff_component\|dffs\[1\] 5 REG LCFF_X34_Y11_N17 4 " "Info: 5: + IC(0.700 ns) + CELL(0.618 ns) = 6.939 ns; Loc. = LCFF_X34_Y11_N17; Fanout = 4; REG Node = 'ControllUnit:inst\|lpm_dff3:inst22\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { ControllUnit:inst|inst23~clkctrl ControllUnit:inst|lpm_dff3:inst22|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.412 ns ( 34.76 % ) " "Info: Total cell delay = 2.412 ns ( 34.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.527 ns ( 65.24 % ) " "Info: Total interconnect delay = 4.527 ns ( 65.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.939 ns" { clk ControllUnit:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated|safe_q[1] ControllUnit:inst|inst23 ControllUnit:inst|inst23~clkctrl ControllUnit:inst|lpm_dff3:inst22|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.939 ns" { clk {} clk~combout {} ControllUnit:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated|safe_q[1] {} ControllUnit:inst|inst23 {} ControllUnit:inst|inst23~clkctrl {} ControllUnit:inst|lpm_dff3:inst22|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.614ns 0.583ns 1.630ns 0.700ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk clk~clkctrl GPR:inst134|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk {} clk~combout {} clk~clkctrl {} GPR:inst134|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.939 ns" { clk ControllUnit:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated|safe_q[1] ControllUnit:inst|inst23 ControllUnit:inst|inst23~clkctrl ControllUnit:inst|lpm_dff3:inst22|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.939 ns" { clk {} clk~combout {} ControllUnit:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated|safe_q[1] {} ControllUnit:inst|inst23 {} ControllUnit:inst|inst23~clkctrl {} ControllUnit:inst|lpm_dff3:inst22|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.614ns 0.583ns 1.630ns 0.700ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.303 ns" { ControllUnit:inst|lpm_dff3:inst22|lpm_ff:lpm_ff_component|dffs[1] ControllUnit:inst|lpm_add_sub2:inst79|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~1 ControllUnit:inst|inst84[1]~1 GPR:inst134|inst26~0 GPR:inst134|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "3.303 ns" { ControllUnit:inst|lpm_dff3:inst22|lpm_ff:lpm_ff_component|dffs[1] {} ControllUnit:inst|lpm_add_sub2:inst79|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~1 {} ControllUnit:inst|inst84[1]~1 {} GPR:inst134|inst26~0 {} GPR:inst134|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.225ns 0.722ns 0.426ns 0.532ns } { 0.000ns 0.371ns 0.053ns 0.228ns 0.746ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk clk~clkctrl GPR:inst134|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk {} clk~combout {} clk~clkctrl {} GPR:inst134|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.939 ns" { clk ControllUnit:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated|safe_q[1] ControllUnit:inst|inst23 ControllUnit:inst|inst23~clkctrl ControllUnit:inst|lpm_dff3:inst22|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.939 ns" { clk {} clk~combout {} ControllUnit:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated|safe_q[1] {} ControllUnit:inst|inst23 {} ControllUnit:inst|inst23~clkctrl {} ControllUnit:inst|lpm_dff3:inst22|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.614ns 0.583ns 1.630ns 0.700ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "lpm_rom0:inst132\|altsyncram:altsyncram_component\|altsyncram_n161:auto_generated\|q_a\[3\] ControllUnit:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[3\] clk 2.138 ns " "Info: Found hold time violation between source  pin or register \"lpm_rom0:inst132\|altsyncram:altsyncram_component\|altsyncram_n161:auto_generated\|q_a\[3\]\" and destination pin or register \"ControllUnit:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[3\]\" for clock \"clk\" (Hold time is 2.138 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.935 ns + Largest " "Info: + Largest clock skew is 3.935 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.278 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.278 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LightPU.bdf" "" { Schematic "C:/Quartus/lab_4/LightPU.bdf" { { -1584 -808 -640 -1568 "clk" "" } { -1408 -224 -168 -1392 "clk" "" } { -1160 -224 -168 -1144 "clk" "" } { -968 -224 -168 -952 "clk" "" } { -1592 -624 -512 -1576 "clk" "" } { -1040 -760 -728 -1024 "clk" "" } { -1408 -872 -840 -1392 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.614 ns) + CELL(0.712 ns) 3.180 ns ControllUnit:inst\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_6oi:auto_generated\|safe_q\[1\] 2 REG LCFF_X33_Y11_N3 6 " "Info: 2: + IC(1.614 ns) + CELL(0.712 ns) = 3.180 ns; Loc. = LCFF_X33_Y11_N3; Fanout = 6; REG Node = 'ControllUnit:inst\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_6oi:auto_generated\|safe_q\[1\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.326 ns" { clk ControllUnit:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_6oi.tdf" "" { Text "C:/Quartus/lab_4/db/cntr_6oi.tdf" 55 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.225 ns) 3.638 ns ControllUnit:inst\|inst67~1 3 COMB LCCOMB_X33_Y11_N8 1 " "Info: 3: + IC(0.233 ns) + CELL(0.225 ns) = 3.638 ns; Loc. = LCCOMB_X33_Y11_N8; Fanout = 1; COMB Node = 'ControllUnit:inst\|inst67~1'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ControllUnit:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated|safe_q[1] ControllUnit:inst|inst67~1 } "NODE_NAME" } } { "ControllUnit.bdf" "" { Schematic "C:/Quartus/lab_4/ControllUnit.bdf" { { -2656 -312 -264 -2592 "inst67" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.000 ns) 4.667 ns ControllUnit:inst\|inst67~1clkctrl 4 COMB CLKCTRL_G10 8 " "Info: 4: + IC(1.029 ns) + CELL(0.000 ns) = 4.667 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'ControllUnit:inst\|inst67~1clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.029 ns" { ControllUnit:inst|inst67~1 ControllUnit:inst|inst67~1clkctrl } "NODE_NAME" } } { "ControllUnit.bdf" "" { Schematic "C:/Quartus/lab_4/ControllUnit.bdf" { { -2656 -312 -264 -2592 "inst67" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.944 ns) + CELL(0.667 ns) 6.278 ns ControllUnit:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[3\] 5 REG LCFF_X31_Y13_N5 4 " "Info: 5: + IC(0.944 ns) + CELL(0.667 ns) = 6.278 ns; Loc. = LCFF_X31_Y13_N5; Fanout = 4; REG Node = 'ControllUnit:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.611 ns" { ControllUnit:inst|inst67~1clkctrl ControllUnit:inst|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.458 ns ( 39.15 % ) " "Info: Total cell delay = 2.458 ns ( 39.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.820 ns ( 60.85 % ) " "Info: Total interconnect delay = 3.820 ns ( 60.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.278 ns" { clk ControllUnit:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated|safe_q[1] ControllUnit:inst|inst67~1 ControllUnit:inst|inst67~1clkctrl ControllUnit:inst|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.278 ns" { clk {} clk~combout {} ControllUnit:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated|safe_q[1] {} ControllUnit:inst|inst67~1 {} ControllUnit:inst|inst67~1clkctrl {} ControllUnit:inst|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.614ns 0.233ns 1.029ns 0.944ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.667ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.343 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to source memory is 2.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LightPU.bdf" "" { Schematic "C:/Quartus/lab_4/LightPU.bdf" { { -1584 -808 -640 -1568 "clk" "" } { -1408 -224 -168 -1392 "clk" "" } { -1160 -224 -168 -1144 "clk" "" } { -968 -224 -168 -952 "clk" "" } { -1592 -624 -512 -1576 "clk" "" } { -1040 -760 -728 -1024 "clk" "" } { -1408 -872 -840 -1392 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 106 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 106; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "LightPU.bdf" "" { Schematic "C:/Quartus/lab_4/LightPU.bdf" { { -1584 -808 -640 -1568 "clk" "" } { -1408 -224 -168 -1392 "clk" "" } { -1160 -224 -168 -1144 "clk" "" } { -968 -224 -168 -952 "clk" "" } { -1592 -624 -512 -1576 "clk" "" } { -1040 -760 -728 -1024 "clk" "" } { -1408 -872 -840 -1392 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.472 ns) 2.343 ns lpm_rom0:inst132\|altsyncram:altsyncram_component\|altsyncram_n161:auto_generated\|q_a\[3\] 3 MEM M4K_X32_Y11 1 " "Info: 3: + IC(0.674 ns) + CELL(0.472 ns) = 2.343 ns; Loc. = M4K_X32_Y11; Fanout = 1; MEM Node = 'lpm_rom0:inst132\|altsyncram:altsyncram_component\|altsyncram_n161:auto_generated\|q_a\[3\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.146 ns" { clk~clkctrl lpm_rom0:inst132|altsyncram:altsyncram_component|altsyncram_n161:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_n161.tdf" "" { Text "C:/Quartus/lab_4/db/altsyncram_n161.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.326 ns ( 56.59 % ) " "Info: Total cell delay = 1.326 ns ( 56.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 43.41 % ) " "Info: Total interconnect delay = 1.017 ns ( 43.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { clk clk~clkctrl lpm_rom0:inst132|altsyncram:altsyncram_component|altsyncram_n161:auto_generated|q_a[3] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom0:inst132|altsyncram:altsyncram_component|altsyncram_n161:auto_generated|q_a[3] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.278 ns" { clk ControllUnit:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated|safe_q[1] ControllUnit:inst|inst67~1 ControllUnit:inst|inst67~1clkctrl ControllUnit:inst|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.278 ns" { clk {} clk~combout {} ControllUnit:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated|safe_q[1] {} ControllUnit:inst|inst67~1 {} ControllUnit:inst|inst67~1clkctrl {} ControllUnit:inst|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.614ns 0.233ns 1.029ns 0.944ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.667ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { clk clk~clkctrl lpm_rom0:inst132|altsyncram:altsyncram_component|altsyncram_n161:auto_generated|q_a[3] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom0:inst132|altsyncram:altsyncram_component|altsyncram_n161:auto_generated|q_a[3] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns - " "Info: - Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_n161.tdf" "" { Text "C:/Quartus/lab_4/db/altsyncram_n161.tdf" 32 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.810 ns - Shortest memory register " "Info: - Shortest memory to register delay is 1.810 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.051 ns) 0.051 ns lpm_rom0:inst132\|altsyncram:altsyncram_component\|altsyncram_n161:auto_generated\|q_a\[3\] 1 MEM M4K_X32_Y11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.051 ns) = 0.051 ns; Loc. = M4K_X32_Y11; Fanout = 1; MEM Node = 'lpm_rom0:inst132\|altsyncram:altsyncram_component\|altsyncram_n161:auto_generated\|q_a\[3\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom0:inst132|altsyncram:altsyncram_component|altsyncram_n161:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_n161.tdf" "" { Text "C:/Quartus/lab_4/db/altsyncram_n161.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.570 ns) + CELL(0.053 ns) 0.674 ns inst122\[3\]~16 2 COMB LCCOMB_X31_Y13_N24 4 " "Info: 2: + IC(0.570 ns) + CELL(0.053 ns) = 0.674 ns; Loc. = LCCOMB_X31_Y13_N24; Fanout = 4; COMB Node = 'inst122\[3\]~16'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { lpm_rom0:inst132|altsyncram:altsyncram_component|altsyncram_n161:auto_generated|q_a[3] inst122[3]~16 } "NODE_NAME" } } { "LightPU.bdf" "" { Schematic "C:/Quartus/lab_4/LightPU.bdf" { { -1480 -144 -96 -1448 "inst122" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.154 ns) 1.060 ns inst122\[3\]~17 3 COMB LCCOMB_X31_Y13_N4 4 " "Info: 3: + IC(0.232 ns) + CELL(0.154 ns) = 1.060 ns; Loc. = LCCOMB_X31_Y13_N4; Fanout = 4; COMB Node = 'inst122\[3\]~17'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.386 ns" { inst122[3]~16 inst122[3]~17 } "NODE_NAME" } } { "LightPU.bdf" "" { Schematic "C:/Quartus/lab_4/LightPU.bdf" { { -1480 -144 -96 -1448 "inst122" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.204 ns) + CELL(0.546 ns) 1.810 ns ControllUnit:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[3\] 4 REG LCFF_X31_Y13_N5 4 " "Info: 4: + IC(0.204 ns) + CELL(0.546 ns) = 1.810 ns; Loc. = LCFF_X31_Y13_N5; Fanout = 4; REG Node = 'ControllUnit:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { inst122[3]~17 ControllUnit:inst|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.804 ns ( 44.42 % ) " "Info: Total cell delay = 0.804 ns ( 44.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 55.58 % ) " "Info: Total interconnect delay = 1.006 ns ( 55.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.810 ns" { lpm_rom0:inst132|altsyncram:altsyncram_component|altsyncram_n161:auto_generated|q_a[3] inst122[3]~16 inst122[3]~17 ControllUnit:inst|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "1.810 ns" { lpm_rom0:inst132|altsyncram:altsyncram_component|altsyncram_n161:auto_generated|q_a[3] {} inst122[3]~16 {} inst122[3]~17 {} ControllUnit:inst|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.570ns 0.232ns 0.204ns } { 0.051ns 0.053ns 0.154ns 0.546ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.278 ns" { clk ControllUnit:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated|safe_q[1] ControllUnit:inst|inst67~1 ControllUnit:inst|inst67~1clkctrl ControllUnit:inst|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.278 ns" { clk {} clk~combout {} ControllUnit:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated|safe_q[1] {} ControllUnit:inst|inst67~1 {} ControllUnit:inst|inst67~1clkctrl {} ControllUnit:inst|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.614ns 0.233ns 1.029ns 0.944ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.667ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { clk clk~clkctrl lpm_rom0:inst132|altsyncram:altsyncram_component|altsyncram_n161:auto_generated|q_a[3] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom0:inst132|altsyncram:altsyncram_component|altsyncram_n161:auto_generated|q_a[3] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.810 ns" { lpm_rom0:inst132|altsyncram:altsyncram_component|altsyncram_n161:auto_generated|q_a[3] inst122[3]~16 inst122[3]~17 ControllUnit:inst|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "1.810 ns" { lpm_rom0:inst132|altsyncram:altsyncram_component|altsyncram_n161:auto_generated|q_a[3] {} inst122[3]~16 {} inst122[3]~17 {} ControllUnit:inst|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.570ns 0.232ns 0.204ns } { 0.051ns 0.053ns 0.154ns 0.546ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk data\[5\] ControllUnit:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[7\] 13.077 ns register " "Info: tco from clock \"clk\" to destination pin \"data\[5\]\" through register \"ControllUnit:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]\" is 13.077 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.291 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.291 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LightPU.bdf" "" { Schematic "C:/Quartus/lab_4/LightPU.bdf" { { -1584 -808 -640 -1568 "clk" "" } { -1408 -224 -168 -1392 "clk" "" } { -1160 -224 -168 -1144 "clk" "" } { -968 -224 -168 -952 "clk" "" } { -1592 -624 -512 -1576 "clk" "" } { -1040 -760 -728 -1024 "clk" "" } { -1408 -872 -840 -1392 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.614 ns) + CELL(0.712 ns) 3.180 ns ControllUnit:inst\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_6oi:auto_generated\|safe_q\[1\] 2 REG LCFF_X33_Y11_N3 6 " "Info: 2: + IC(1.614 ns) + CELL(0.712 ns) = 3.180 ns; Loc. = LCFF_X33_Y11_N3; Fanout = 6; REG Node = 'ControllUnit:inst\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_6oi:auto_generated\|safe_q\[1\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.326 ns" { clk ControllUnit:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_6oi.tdf" "" { Text "C:/Quartus/lab_4/db/cntr_6oi.tdf" 55 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.225 ns) 3.638 ns ControllUnit:inst\|inst67~1 3 COMB LCCOMB_X33_Y11_N8 1 " "Info: 3: + IC(0.233 ns) + CELL(0.225 ns) = 3.638 ns; Loc. = LCCOMB_X33_Y11_N8; Fanout = 1; COMB Node = 'ControllUnit:inst\|inst67~1'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ControllUnit:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated|safe_q[1] ControllUnit:inst|inst67~1 } "NODE_NAME" } } { "ControllUnit.bdf" "" { Schematic "C:/Quartus/lab_4/ControllUnit.bdf" { { -2656 -312 -264 -2592 "inst67" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.000 ns) 4.667 ns ControllUnit:inst\|inst67~1clkctrl 4 COMB CLKCTRL_G10 8 " "Info: 4: + IC(1.029 ns) + CELL(0.000 ns) = 4.667 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'ControllUnit:inst\|inst67~1clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.029 ns" { ControllUnit:inst|inst67~1 ControllUnit:inst|inst67~1clkctrl } "NODE_NAME" } } { "ControllUnit.bdf" "" { Schematic "C:/Quartus/lab_4/ControllUnit.bdf" { { -2656 -312 -264 -2592 "inst67" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.667 ns) 6.291 ns ControllUnit:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[7\] 5 REG LCFF_X30_Y11_N23 17 " "Info: 5: + IC(0.957 ns) + CELL(0.667 ns) = 6.291 ns; Loc. = LCFF_X30_Y11_N23; Fanout = 17; REG Node = 'ControllUnit:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { ControllUnit:inst|inst67~1clkctrl ControllUnit:inst|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.458 ns ( 39.07 % ) " "Info: Total cell delay = 2.458 ns ( 39.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.833 ns ( 60.93 % ) " "Info: Total interconnect delay = 3.833 ns ( 60.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.291 ns" { clk ControllUnit:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated|safe_q[1] ControllUnit:inst|inst67~1 ControllUnit:inst|inst67~1clkctrl ControllUnit:inst|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.291 ns" { clk {} clk~combout {} ControllUnit:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated|safe_q[1] {} ControllUnit:inst|inst67~1 {} ControllUnit:inst|inst67~1clkctrl {} ControllUnit:inst|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.614ns 0.233ns 1.029ns 0.957ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.667ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.692 ns + Longest register pin " "Info: + Longest register to pin delay is 6.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ControllUnit:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[7\] 1 REG LCFF_X30_Y11_N23 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y11_N23; Fanout = 17; REG Node = 'ControllUnit:inst\|lpm_dff2:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControllUnit:inst|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.624 ns) + CELL(0.225 ns) 0.849 ns inst133 2 COMB LCCOMB_X30_Y12_N16 30 " "Info: 2: + IC(0.624 ns) + CELL(0.225 ns) = 0.849 ns; Loc. = LCCOMB_X30_Y12_N16; Fanout = 30; COMB Node = 'inst133'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.849 ns" { ControllUnit:inst|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[7] inst133 } "NODE_NAME" } } { "LightPU.bdf" "" { Schematic "C:/Quartus/lab_4/LightPU.bdf" { { -1496 -488 -440 -1432 "inst133" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.272 ns) 2.469 ns inst122\[5\]~13 3 COMB LCCOMB_X30_Y10_N16 4 " "Info: 3: + IC(1.348 ns) + CELL(0.272 ns) = 2.469 ns; Loc. = LCCOMB_X30_Y10_N16; Fanout = 4; COMB Node = 'inst122\[5\]~13'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.620 ns" { inst133 inst122[5]~13 } "NODE_NAME" } } { "LightPU.bdf" "" { Schematic "C:/Quartus/lab_4/LightPU.bdf" { { -1480 -144 -96 -1448 "inst122" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.271 ns) + CELL(1.952 ns) 6.692 ns data\[5\] 4 PIN PIN_E10 0 " "Info: 4: + IC(2.271 ns) + CELL(1.952 ns) = 6.692 ns; Loc. = PIN_E10; Fanout = 0; PIN Node = 'data\[5\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.223 ns" { inst122[5]~13 data[5] } "NODE_NAME" } } { "LightPU.bdf" "" { Schematic "C:/Quartus/lab_4/LightPU.bdf" { { -1560 -160 16 -1544 "data\[7..0\]" "" } { -1568 -272 -160 -1552 "data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.449 ns ( 36.60 % ) " "Info: Total cell delay = 2.449 ns ( 36.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.243 ns ( 63.40 % ) " "Info: Total interconnect delay = 4.243 ns ( 63.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.692 ns" { ControllUnit:inst|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[7] inst133 inst122[5]~13 data[5] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.692 ns" { ControllUnit:inst|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[7] {} inst133 {} inst122[5]~13 {} data[5] {} } { 0.000ns 0.624ns 1.348ns 2.271ns } { 0.000ns 0.225ns 0.272ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.291 ns" { clk ControllUnit:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated|safe_q[1] ControllUnit:inst|inst67~1 ControllUnit:inst|inst67~1clkctrl ControllUnit:inst|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.291 ns" { clk {} clk~combout {} ControllUnit:inst|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_6oi:auto_generated|safe_q[1] {} ControllUnit:inst|inst67~1 {} ControllUnit:inst|inst67~1clkctrl {} ControllUnit:inst|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.614ns 0.233ns 1.029ns 0.957ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.667ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.692 ns" { ControllUnit:inst|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[7] inst133 inst122[5]~13 data[5] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.692 ns" { ControllUnit:inst|lpm_dff2:inst|lpm_ff:lpm_ff_component|dffs[7] {} inst133 {} inst122[5]~13 {} data[5] {} } { 0.000ns 0.624ns 1.348ns 2.271ns } { 0.000ns 0.225ns 0.272ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 05 12:12:27 2018 " "Info: Processing ended: Mon Nov 05 12:12:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
