#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Sep 14 16:23:26 2023
# Process ID: 22432
# Current directory: D:/Files/VivadoProjects/CMV2000_ctrl
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18152 D:\Files\VivadoProjects\CMV2000_ctrl\CMV2000_ctrl.xpr
# Log file: D:/Files/VivadoProjects/CMV2000_ctrl/vivado.log
# Journal file: D:/Files/VivadoProjects/CMV2000_ctrl\vivado.jou
# Running On: dagou5254, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 24, Host memory: 34158 MB
#-----------------------------------------------------------
start_gui
open_project D:/Files/VivadoProjects/CMV2000_ctrl/CMV2000_ctrl.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/ProgramFiles/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/ProgramFiles/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/ProgramFiles/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/ProgramFiles/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/ProgramFiles/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/ProgramFiles/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/ProgramFiles/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/ProgramFiles/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/ProgramFiles/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Files/VivadoProjects/CMV2000_ctrl/CMV2000_ctrl.srcs/sources_1/new/assert.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ProgramFiles/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1794.129 ; gain = 303.281
update_compile_order -fileset sources_1
open_bd_design {D:/Files/VivadoProjects/CMV2000_ctrl/CMV2000_ctrl.srcs/sources_1/bd/system/system.bd}
Reading block design file <D:/Files/VivadoProjects/CMV2000_ctrl/CMV2000_ctrl.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:module_ref:assert:1.0 - assert_0
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/assert_0'.
Given inputs for module-source, Top-module name : assert, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Successfully read diagram <system> from block design file <D:/Files/VivadoProjects/CMV2000_ctrl/CMV2000_ctrl.srcs/sources_1/bd/system/system.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 14 16:25:19 2023...
