<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="cpu.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="comp_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="control_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpu_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cpu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="cpu_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpu_lib.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="cpu_lib.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="cpu_lib.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpu_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="reg_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="regarray_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shift_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1723067885" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1723067885">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1723068761" xil_pn:in_ck="2242242445735851591" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1723068761">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="comp.vhd"/>
      <outfile xil_pn:name="control.vhd"/>
      <outfile xil_pn:name="cpu.vhd"/>
      <outfile xil_pn:name="reg.vhd"/>
      <outfile xil_pn:name="regarray.vhd"/>
      <outfile xil_pn:name="shift.vhd"/>
      <outfile xil_pn:name="trireg.vhd"/>
      <outfile xil_pn:name="w.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1723068723" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8883993522033152576" xil_pn:start_ts="1723068723">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1723068723" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1980715951448434258" xil_pn:start_ts="1723068723">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1723068723" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-32696839417011302" xil_pn:start_ts="1723068723">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1723068767" xil_pn:in_ck="2242242445735851591" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1723068767">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="comp.vhd"/>
      <outfile xil_pn:name="control.vhd"/>
      <outfile xil_pn:name="cpu.vhd"/>
      <outfile xil_pn:name="reg.vhd"/>
      <outfile xil_pn:name="regarray.vhd"/>
      <outfile xil_pn:name="shift.vhd"/>
      <outfile xil_pn:name="trireg.vhd"/>
      <outfile xil_pn:name="w.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1723070188" xil_pn:in_ck="2242242445735851591" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8009006601690402566" xil_pn:start_ts="1723070185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="cpu_beh.prj"/>
      <outfile xil_pn:name="cpu_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1723070189" xil_pn:in_ck="5150097921835538711" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5034989475119470067" xil_pn:start_ts="1723070188">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="cpu_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
