{"vcs1":{"timestamp_begin":1696240562.918254295, "rt":17.91, "ut":15.98, "st":0.78}}
{"vcselab":{"timestamp_begin":1696240580.923039075, "rt":1.72, "ut":0.44, "st":0.17}}
{"link":{"timestamp_begin":1696240582.722986288, "rt":0.69, "ut":0.45, "st":0.27}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696240562.094802276}
{"VCS_COMP_START_TIME": 1696240562.094802276}
{"VCS_COMP_END_TIME": 1696240583.583128458}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -assert svaext +vcs+lic+wait -f compile.f ../TOP/ei_tdp_ram_top.sv +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 391904}}
{"stitch_vcselab": {"peak_mem": 227828}}
