<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_merlin_master_translator_192/sim/my_sys_altera_merlin_master_translator_192_lykd4la.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_master_translator_192" />
 <file
   path="altera_merlin_slave_translator_191/sim/my_sys_altera_merlin_slave_translator_191_x56fcki.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_translator_191" />
 <file
   path="altera_merlin_master_agent_191/sim/my_sys_altera_merlin_master_agent_191_mpbm6tq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_master_agent_191" />
 <file
   path="altera_merlin_slave_agent_191/sim/my_sys_altera_merlin_slave_agent_191_ncfkfri.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_agent_191" />
 <file
   path="altera_merlin_slave_agent_191/sim/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_agent_191" />
 <file
   path="altera_avalon_sc_fifo_1931/sim/my_sys_altera_avalon_sc_fifo_1931_vhmcgqy.v"
   type="VERILOG"
   library="altera_avalon_sc_fifo_1931" />
 <file
   path="altera_merlin_router_1921/sim/my_sys_altera_merlin_router_1921_go6fhha.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_router_1921/sim/my_sys_altera_merlin_router_1921_pyad5ji.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_avalon_st_pipeline_stage_1930/sim/my_sys_altera_avalon_st_pipeline_stage_1930_bv2ucky.sv"
   type="SYSTEM_VERILOG"
   library="altera_avalon_st_pipeline_stage_1930" />
 <file
   path="altera_avalon_st_pipeline_stage_1930/sim/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="altera_avalon_st_pipeline_stage_1930" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/my_sys_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_dd2ygra.v"
   type="VERILOG"
   library="altera_merlin_burst_adapter_1923"
   hasInlineConfiguration="true" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/my_sys_altera_merlin_burst_adapter_1923_g6aiebi.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_burst_adapter_1923/sim/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1923" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/my_sys_altera_merlin_demultiplexer_1921_4bpriii.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/my_sys_altera_merlin_multiplexer_1921_qz7nzsi.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/my_sys_altera_merlin_multiplexer_1921_bzawx5y.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1921" />
 <file
   path="altera_mm_interconnect_1920/sim/my_sys_altera_mm_interconnect_1920_anjtiai.v"
   type="VERILOG"
   library="altera_mm_interconnect_1920"
   hasInlineConfiguration="true" />
 <file
   path="altera_reset_controller_1921/sim/altera_reset_controller.v"
   type="VERILOG"
   library="altera_reset_controller_1921" />
 <file
   path="altera_reset_controller_1921/sim/altera_reset_synchronizer.v"
   type="VERILOG"
   library="altera_reset_controller_1921" />
 <file
   path="altera_reset_controller_1921/sim/altera_reset_controller.sdc"
   type="SDC_ENTITY"
   library="altera_reset_controller_1921" />
 <file
   path="sim/my_sys.v"
   type="VERILOG"
   library="my_sys"
   hasInlineConfiguration="true" />
 <topLevel name="my_sys.my_sys" />
 <deviceFamily name="agilex7" />
 <device name="AGFB014R24A3E3VR0" />
 <modelMap
   controllerPath="my_sys.onchip_memory2_0"
   modelPath="my_sys.onchip_memory2_0" />
</simPackage>
