# Common RISC Platform Initialisation System

Any work on the coreboot implementation, inter-chip communication,
out-of-band signalling and hardware enumeration must go here