#ifndef __DTS_MARVELL_PXA1928_CLOCK_H
#define __DTS_MARVELL_PXA1928_CLOCK_H

#define PXA1928_CLK_CLK32		1
#define PXA1928_CLK_VCTCXO		2
#define PXA1928_CLK_PLL1_624		3
#define PXA1928_CLK_PLL1_416		4
#define PXA1928_CLK_USB_PLL		5
#define PXA1928_CLK_VCTCXO_2		6
#define PXA1928_CLK_VCTCXO_4		7
#define PXA1928_CLK_PLL1_2		8
#define PXA1928_CLK_PLL1_9		9
#define PXA1928_CLK_PLL1_12		10
#define PXA1928_CLK_PLL1_16		11
#define PXA1928_CLK_PLL1_20		12
#define PXA1928_CLK_UART_PLL		13

#define PXA1928_CLK_DDR			30
#define PXA1928_CLK_AXI			31

#define PXA1928_CLK_TWSI0		60
#define PXA1928_CLK_TWSI1		61
#define PXA1928_CLK_TWSI2		62
#define PXA1928_CLK_TWSI3		63
#define PXA1928_CLK_TWSI4		64
#define PXA1928_CLK_TWSI5		65
#define PXA1928_CLK_GPIO		66
#define PXA1928_CLK_KPC			67
#define PXA1928_CLK_RTC			68
#define PXA1928_CLK_PWM0		69
#define PXA1928_CLK_PWM1		70
#define PXA1928_CLK_PWM2		71
#define PXA1928_CLK_PWM3		72
#define PXA1928_CLK_UART0		73
#define PXA1928_CLK_UART1		74
#define PXA1928_CLK_UART2		75
#define PXA1928_CLK_UART3		76
#define PXA1928_CLK_DBGCLK		77
#define PXA1928_CLK_TRACECLK		78
#define PXA1928_CLK_THSEN_G		79
#define PXA1928_CLK_THSEN_VPU		80
#define PXA1928_CLK_THSEN_CPU		81
#define PXA1928_CLK_THSEN_GC		82
#define PXA1928_CLK_IPC_RST		83
#define PXA1928_CLK_RIPC_RST		84

#define PXA1928_CLK_USB			100
#define PXA1928_CLK_SDH0		101
#define PXA1928_CLK_SDH1		102
#define PXA1928_CLK_SDH2		103
#define PXA1928_CLK_SDH3		104
#define PXA1928_CLK_DISP_DISP1_EN		105
#define PXA1928_CLK_DISP_DISP1_CLK	106
#define PXA1928_CLK_DISP_ESC_CLK		107
#define PXA1928_CLK_DISP_VDMA_EN		108
#define PXA1928_CLK_DISP_VDMA_CLK		109
#define PXA1928_CLK_DISP_AXI_CLK		110
#define PXA1928_CLK_SC2_MCLK1_CLK		111
#define PXA1928_CLK_SC2_MCLK2_CLK		112
#define PXA1928_CLK_SC2_CSI_MIX_CLK		113
#define PXA1928_CLK_SC2_CSI_GATE_CLK		114
#define PXA1928_CLK_SC2_4X_MIX_CLK		115
#define PXA1928_CLK_SC2_4X_GATE_CLK		116
#define PXA1928_CLK_SC2_DPHY2LN_CLK		117
#define PXA1928_CLK_SC2_DPHY4LN_CLK		118
#define PXA1928_CLK_SC2_AXI_MIX_CLK		119
#define PXA1928_CLK_SC2_AXI_GATE_CLK		120
#define PXA1928_CLK_ISP_PIPE_MIX_CLK		121
#define PXA1928_CLK_ISP_PIPE_GATE_CLK		122
#define PXA1928_CLK_ISP_CORE_MIX_CLK		123
#define PXA1928_CLK_ISP_CORE_GATE_CLK		124
#define PXA1928_CLK_GC3DBUS		125
#define PXA1928_CLK_GC3D1X		126
#define PXA1928_CLK_GC3DSH		127
#define PXA1928_CLK_GC2D		128
#define PXA1928_CLK_VPUBUS		129
#define PXA1928_CLK_VPUDEC		130
#define PXA1928_CLK_VPUENC		131

#define PXA1928_CLK_PLL2		125
#define PXA1928_CLK_PLL2P		126
#define PXA1928_CLK_PLL3		127
#define PXA1928_CLK_PLL3P		128
#define PXA1928_CLK_PLL4		129
#define PXA1928_CLK_PLL4P		130
#define PXA1928_CLK_PLL5		131
#define PXA1928_CLK_PLL5P		132
#define PXA1928_CLK_PLL6		133
#define PXA1928_CLK_PLL6P		134
#define PXA1928_CLK_PLL7		135
#define PXA1928_CLK_PLL7P		136

#define PXA1928_NR_CLKS			200

#endif
