{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 27 13:58:43 2021 " "Info: Processing started: Sat Feb 27 13:58:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "F:/quartus/bin/summator.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file F:/quartus/bin/summator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 summator " "Info: Found entity 1: summator" {  } { { "F:/quartus/bin/summator.bdf" "" { Schematic "F:/quartus/bin/summator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Lab1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1 " "Info: Found entity 1: Lab1" {  } { { "Lab1.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/Нова папка/Lab1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Verilog1.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_4bit " "Info: Found entity 1: full_adder_4bit" {  } { { "Verilog1.v" "" { Text "C:/Users/user/OneDrive/Рабочий стол/Нова папка/Verilog1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UA.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file UA.v" { { "Info" "ISGN_ENTITY_NAME" "1 UA " "Info: Found entity 1: UA" {  } { { "UA.v" "" { Text "C:/Users/user/OneDrive/Рабочий стол/Нова папка/UA.v" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab1 " "Info: Elaborating entity \"Lab1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "summator summator:inst11 " "Info: Elaborating entity \"summator\" for hierarchy \"summator:inst11\"" {  } { { "Lab1.bdf" "inst11" { Schematic "C:/Users/user/OneDrive/Рабочий стол/Нова папка/Lab1.bdf" { { 328 376 472 424 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Info: Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Info: Implemented 5 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Info: Implemented 8 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4379 " "Info: Allocated 4379 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 27 13:58:50 2021 " "Info: Processing ended: Sat Feb 27 13:58:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
