0.7
2020.2
May  7 2023
15:10:42
/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab0/Lab0.sim/sim_1/synth/timing/xsim/circuito_tb_time_synth.v,1694200005,verilog,,,,circuito;control;datapath;glbl,,,,,,,,
/home/jbcr/Desktop/IST/MEng/PSD/Projects/Lab0/circuito_tb.vhd,1694125960,vhdl,,,,circuito_tb,,,,,,,,
