{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "niosLab2.qsys niosLab2.BAK.qsys " "Backing up file \"niosLab2.qsys\" to \"niosLab2.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1725402706274 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "niosLab2/synthesis/niosLab2.vhd niosLab2.BAK.vhd " "Backing up file \"niosLab2/synthesis/niosLab2.vhd\" to \"niosLab2.BAK.vhd\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1725402706276 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys niosLab2.qsys " "Started upgrading IP component Qsys with file \"niosLab2.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1725402706276 ""}
{ "Info" "" "" "2024.09.03.19:31:48 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2024.09.03.19:31:48 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1725402708574 ""}
{ "Info" "" "" "2024.09.03.19:31:48 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2024.09.03.19:31:48 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1725402708578 ""}
{ "Info" "niosLab2_generation.rpt" "" "2024.09.03.19:31:50 Info: Saving generation log to /home/ariel/insper/24_2/soc/lab-2/niosLab2" {  } {  } 0 0 "2024.09.03.19:31:50 Info: Saving generation log to /home/ariel/insper/24_2/soc/lab-2/niosLab2" 0 0 "Shell" 0 -1 1725402710766 ""}
{ "Info" "" "" "2024.09.03.19:31:50 Info: Starting: Create simulation model" {  } {  } 0 0 "2024.09.03.19:31:50 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1725402710766 ""}
{ "Info" "simulation --family="Cyclone V" --part=5CSXFC6D6F31C6" "" "2024.09.03.19:31:50 Info: qsys-generate /home/ariel/insper/24_2/soc/lab-2/niosLab2.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=/home/ariel/insper/24_2/soc/lab-2/niosLab2" {  } {  } 0 0 "2024.09.03.19:31:50 Info: qsys-generate /home/ariel/insper/24_2/soc/lab-2/niosLab2.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=/home/ariel/insper/24_2/soc/lab-2/niosLab2" 0 0 "Shell" 0 -1 1725402710768 ""}
{ "Info" "niosLab2.qsys" "" "2024.09.03.19:31:50 Info: Loading lab-2" {  } {  } 0 0 "2024.09.03.19:31:50 Info: Loading lab-2" 0 0 "Shell" 0 -1 1725402710780 ""}
{ "Info" "" "" "2024.09.03.19:31:50 Info: Reading input file" {  } {  } 0 0 "2024.09.03.19:31:50 Info: Reading input file" 0 0 "Shell" 0 -1 1725402710787 ""}
{ "Info" "" "" "2024.09.03.19:31:50 Info: Adding clk_0 \[clock_source 23.1\]" {  } {  } 0 0 "2024.09.03.19:31:50 Info: Adding clk_0 \[clock_source 23.1\]" 0 0 "Shell" 0 -1 1725402710789 ""}
{ "Info" "" "" "2024.09.03.19:31:50 Info: Parameterizing module clk_0" {  } {  } 0 0 "2024.09.03.19:31:50 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1725402710789 ""}
{ "Info" "" "" "2024.09.03.19:31:50 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 23.1\]" {  } {  } 0 0 "2024.09.03.19:31:50 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 23.1\]" 0 0 "Shell" 0 -1 1725402710789 ""}
{ "Info" "" "" "2024.09.03.19:31:50 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2024.09.03.19:31:50 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1725402710790 ""}
{ "Info" "" "" "2024.09.03.19:31:50 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 23.1\]" {  } {  } 0 0 "2024.09.03.19:31:50 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 23.1\]" 0 0 "Shell" 0 -1 1725402710790 ""}
{ "Info" "" "" "2024.09.03.19:31:50 Info: Parameterizing module nios2_gen2_0" {  } {  } 0 0 "2024.09.03.19:31:50 Info: Parameterizing module nios2_gen2_0" 0 0 "Shell" 0 -1 1725402710790 ""}
{ "Info" "" "" "2024.09.03.19:31:50 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 23.1\]" {  } {  } 0 0 "2024.09.03.19:31:50 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 23.1\]" 0 0 "Shell" 0 -1 1725402710791 ""}
{ "Info" "" "" "2024.09.03.19:31:50 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2024.09.03.19:31:50 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1725402710791 ""}
{ "Info" "" "" "2024.09.03.19:31:50 Info: Adding onchip_memory_0 \[altera_avalon_onchip_memory2 23.1\]" {  } {  } 0 0 "2024.09.03.19:31:50 Info: Adding onchip_memory_0 \[altera_avalon_onchip_memory2 23.1\]" 0 0 "Shell" 0 -1 1725402710792 ""}
{ "Info" "" "" "2024.09.03.19:31:50 Info: Parameterizing module onchip_memory_0" {  } {  } 0 0 "2024.09.03.19:31:50 Info: Parameterizing module onchip_memory_0" 0 0 "Shell" 0 -1 1725402710792 ""}
{ "Info" "" "" "2024.09.03.19:31:50 Info: Adding pio_0 \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.09.03.19:31:50 Info: Adding pio_0 \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1725402710792 ""}
{ "Info" "" "" "2024.09.03.19:31:50 Info: Parameterizing module pio_0" {  } {  } 0 0 "2024.09.03.19:31:50 Info: Parameterizing module pio_0" 0 0 "Shell" 0 -1 1725402710793 ""}
{ "Info" "" "" "2024.09.03.19:31:50 Info: Building connections" {  } {  } 0 0 "2024.09.03.19:31:50 Info: Building connections" 0 0 "Shell" 0 -1 1725402710793 ""}
{ "Info" "" "" "2024.09.03.19:31:50 Info: Parameterizing connections" {  } {  } 0 0 "2024.09.03.19:31:50 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1725402710795 ""}
{ "Info" "" "" "2024.09.03.19:31:50 Info: Validating" {  } {  } 0 0 "2024.09.03.19:31:50 Info: Validating" 0 0 "Shell" 0 -1 1725402710795 ""}
{ "Info" "" "" "2024.09.03.19:31:50 Info: Done reading input file" {  } {  } 0 0 "2024.09.03.19:31:50 Info: Done reading input file" 0 0 "Shell" 0 -1 1725402710917 ""}
{ "Info" "" "" "2024.09.03.19:31:51 Info: niosLab2.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2024.09.03.19:31:51 Info: niosLab2.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1725402711063 ""}
{ "Warning" "" "" "2024.09.03.19:31:51 Warning: niosLab2.nios2_gen2_0: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable." {  } {  } 0 0 "2024.09.03.19:31:51 Warning: niosLab2.nios2_gen2_0: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable." 0 0 "Shell" 0 -1 1725402711063 ""}
{ "Info" "" "" "2024.09.03.19:31:51 Info: niosLab2: Generating niosLab2 \"niosLab2\" for SIM_VHDL" {  } {  } 0 0 "2024.09.03.19:31:51 Info: niosLab2: Generating niosLab2 \"niosLab2\" for SIM_VHDL" 0 0 "Shell" 0 -1 1725402711167 ""}
{ "Info" "" "" "2024.09.03.19:31:52 Info: jtag_uart_0: Starting RTL generation for module 'niosLab2_jtag_uart_0'" {  } {  } 0 0 "2024.09.03.19:31:52 Info: jtag_uart_0: Starting RTL generation for module 'niosLab2_jtag_uart_0'" 0 0 "Shell" 0 -1 1725402712164 ""}
{ "Info" "  ]" "" "2024.09.03.19:31:52 Info: jtag_uart_0:   Generation command is \[exec /home/ariel/intelFPGA_lite/23.1std/quartus/linux64/perl/bin/perl -I /home/ariel/intelFPGA_lite/23.1std/quartus/linux64/perl/lib -I /home/ariel/intelFPGA_lite/23.1std/quartus/sopc_builder/bin/europa -I /home/ariel/intelFPGA_lite/23.1std/quartus/sopc_builder/bin -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosLab2_jtag_uart_0 --dir=/tmp/alt9969_9035905938109853654.dir/0002_jtag_uart_0_gen/ --quartus_dir=/home/ariel/intelFPGA_lite/23.1std/quartus --vhdl --config=/tmp/alt9969_9035905938109853654.dir/0002_jtag_uart_0_gen//niosLab2_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9969_9035905938109853654.dir/0002_jtag_uart_0_gen" {  } {  } 0 0 "2024.09.03.19:31:52 Info: jtag_uart_0:   Generation command is \[exec /home/ariel/intelFPGA_lite/23.1std/quartus/linux64/perl/bin/perl -I /home/ariel/intelFPGA_lite/23.1std/quartus/linux64/perl/lib -I /home/ariel/intelFPGA_lite/23.1std/quartus/sopc_builder/bin/europa -I /home/ariel/intelFPGA_lite/23.1std/quartus/sopc_builder/bin -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosLab2_jtag_uart_0 --dir=/tmp/alt9969_9035905938109853654.dir/0002_jtag_uart_0_gen/ --quartus_dir=/home/ariel/intelFPGA_lite/23.1std/quartus --vhdl --config=/tmp/alt9969_9035905938109853654.dir/0002_jtag_uart_0_gen//niosLab2_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9969_9035905938109853654.dir/0002_jtag_uart_0_gen" 0 0 "Shell" 0 -1 1725402712164 ""}
{ "Info" "" "" "2024.09.03.19:31:52 Info: jtag_uart_0: Done RTL generation for module 'niosLab2_jtag_uart_0'" {  } {  } 0 0 "2024.09.03.19:31:52 Info: jtag_uart_0: Done RTL generation for module 'niosLab2_jtag_uart_0'" 0 0 "Shell" 0 -1 1725402712296 ""}
{ "Info" "" "" "2024.09.03.19:31:52 Info: jtag_uart_0: \"niosLab2\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 0 "2024.09.03.19:31:52 Info: jtag_uart_0: \"niosLab2\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" 0 0 "Shell" 0 -1 1725402712298 ""}
{ "Info" "" "" "2024.09.03.19:31:52 Info: nios2_gen2_0: \"niosLab2\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 0 "2024.09.03.19:31:52 Info: nios2_gen2_0: \"niosLab2\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" 0 0 "Shell" 0 -1 1725402712333 ""}
{ "Info" "" "" "2024.09.03.19:31:52 Info: onchip_memory2_0: Starting RTL generation for module 'niosLab2_onchip_memory2_0'" {  } {  } 0 0 "2024.09.03.19:31:52 Info: onchip_memory2_0: Starting RTL generation for module 'niosLab2_onchip_memory2_0'" 0 0 "Shell" 0 -1 1725402712338 ""}
{ "Info" "  ]" "" "2024.09.03.19:31:52 Info: onchip_memory2_0:   Generation command is \[exec /home/ariel/intelFPGA_lite/23.1std/quartus/linux64/perl/bin/perl -I /home/ariel/intelFPGA_lite/23.1std/quartus/linux64/perl/lib -I /home/ariel/intelFPGA_lite/23.1std/quartus/sopc_builder/bin/europa -I /home/ariel/intelFPGA_lite/23.1std/quartus/sopc_builder/bin -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosLab2_onchip_memory2_0 --dir=/tmp/alt9969_9035905938109853654.dir/0003_onchip_memory2_0_gen/ --quartus_dir=/home/ariel/intelFPGA_lite/23.1std/quartus --vhdl --config=/tmp/alt9969_9035905938109853654.dir/0003_onchip_memory2_0_gen//niosLab2_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9969_9035905938109853654.dir/0003_onchip_memory2_0_gen" {  } {  } 0 0 "2024.09.03.19:31:52 Info: onchip_memory2_0:   Generation command is \[exec /home/ariel/intelFPGA_lite/23.1std/quartus/linux64/perl/bin/perl -I /home/ariel/intelFPGA_lite/23.1std/quartus/linux64/perl/lib -I /home/ariel/intelFPGA_lite/23.1std/quartus/sopc_builder/bin/europa -I /home/ariel/intelFPGA_lite/23.1std/quartus/sopc_builder/bin -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosLab2_onchip_memory2_0 --dir=/tmp/alt9969_9035905938109853654.dir/0003_onchip_memory2_0_gen/ --quartus_dir=/home/ariel/intelFPGA_lite/23.1std/quartus --vhdl --config=/tmp/alt9969_9035905938109853654.dir/0003_onchip_memory2_0_gen//niosLab2_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9969_9035905938109853654.dir/0003_onchip_memory2_0_gen" 0 0 "Shell" 0 -1 1725402712339 ""}
{ "Info" "" "" "2024.09.03.19:31:52 Info: onchip_memory2_0: Done RTL generation for module 'niosLab2_onchip_memory2_0'" {  } {  } 0 0 "2024.09.03.19:31:52 Info: onchip_memory2_0: Done RTL generation for module 'niosLab2_onchip_memory2_0'" 0 0 "Shell" 0 -1 1725402712431 ""}
{ "Info" "" "" "2024.09.03.19:31:52 Info: onchip_memory2_0: \"niosLab2\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2024.09.03.19:31:52 Info: onchip_memory2_0: \"niosLab2\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1725402712433 ""}
{ "Info" "" "" "2024.09.03.19:31:52 Info: onchip_memory_0: Starting RTL generation for module 'niosLab2_onchip_memory_0'" {  } {  } 0 0 "2024.09.03.19:31:52 Info: onchip_memory_0: Starting RTL generation for module 'niosLab2_onchip_memory_0'" 0 0 "Shell" 0 -1 1725402712439 ""}
{ "Info" "  ]" "" "2024.09.03.19:31:52 Info: onchip_memory_0:   Generation command is \[exec /home/ariel/intelFPGA_lite/23.1std/quartus/linux64/perl/bin/perl -I /home/ariel/intelFPGA_lite/23.1std/quartus/linux64/perl/lib -I /home/ariel/intelFPGA_lite/23.1std/quartus/sopc_builder/bin/europa -I /home/ariel/intelFPGA_lite/23.1std/quartus/sopc_builder/bin -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosLab2_onchip_memory_0 --dir=/tmp/alt9969_9035905938109853654.dir/0004_onchip_memory_0_gen/ --quartus_dir=/home/ariel/intelFPGA_lite/23.1std/quartus --vhdl --config=/tmp/alt9969_9035905938109853654.dir/0004_onchip_memory_0_gen//niosLab2_onchip_memory_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9969_9035905938109853654.dir/0004_onchip_memory_0_gen" {  } {  } 0 0 "2024.09.03.19:31:52 Info: onchip_memory_0:   Generation command is \[exec /home/ariel/intelFPGA_lite/23.1std/quartus/linux64/perl/bin/perl -I /home/ariel/intelFPGA_lite/23.1std/quartus/linux64/perl/lib -I /home/ariel/intelFPGA_lite/23.1std/quartus/sopc_builder/bin/europa -I /home/ariel/intelFPGA_lite/23.1std/quartus/sopc_builder/bin -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosLab2_onchip_memory_0 --dir=/tmp/alt9969_9035905938109853654.dir/0004_onchip_memory_0_gen/ --quartus_dir=/home/ariel/intelFPGA_lite/23.1std/quartus --vhdl --config=/tmp/alt9969_9035905938109853654.dir/0004_onchip_memory_0_gen//niosLab2_onchip_memory_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9969_9035905938109853654.dir/0004_onchip_memory_0_gen" 0 0 "Shell" 0 -1 1725402712439 ""}
{ "Info" "" "" "2024.09.03.19:31:52 Info: onchip_memory_0: Done RTL generation for module 'niosLab2_onchip_memory_0'" {  } {  } 0 0 "2024.09.03.19:31:52 Info: onchip_memory_0: Done RTL generation for module 'niosLab2_onchip_memory_0'" 0 0 "Shell" 0 -1 1725402712531 ""}
{ "Info" "" "" "2024.09.03.19:31:52 Info: onchip_memory_0: \"niosLab2\" instantiated altera_avalon_onchip_memory2 \"onchip_memory_0\"" {  } {  } 0 0 "2024.09.03.19:31:52 Info: onchip_memory_0: \"niosLab2\" instantiated altera_avalon_onchip_memory2 \"onchip_memory_0\"" 0 0 "Shell" 0 -1 1725402712532 ""}
{ "Info" "" "" "2024.09.03.19:31:52 Info: pio_0: Starting RTL generation for module 'niosLab2_pio_0'" {  } {  } 0 0 "2024.09.03.19:31:52 Info: pio_0: Starting RTL generation for module 'niosLab2_pio_0'" 0 0 "Shell" 0 -1 1725402712536 ""}
{ "Info" "  ]" "" "2024.09.03.19:31:52 Info: pio_0:   Generation command is \[exec /home/ariel/intelFPGA_lite/23.1std/quartus/linux64/perl/bin/perl -I /home/ariel/intelFPGA_lite/23.1std/quartus/linux64/perl/lib -I /home/ariel/intelFPGA_lite/23.1std/quartus/sopc_builder/bin/europa -I /home/ariel/intelFPGA_lite/23.1std/quartus/sopc_builder/bin -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosLab2_pio_0 --dir=/tmp/alt9969_9035905938109853654.dir/0005_pio_0_gen/ --quartus_dir=/home/ariel/intelFPGA_lite/23.1std/quartus --vhdl --config=/tmp/alt9969_9035905938109853654.dir/0005_pio_0_gen//niosLab2_pio_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9969_9035905938109853654.dir/0005_pio_0_gen" {  } {  } 0 0 "2024.09.03.19:31:52 Info: pio_0:   Generation command is \[exec /home/ariel/intelFPGA_lite/23.1std/quartus/linux64/perl/bin/perl -I /home/ariel/intelFPGA_lite/23.1std/quartus/linux64/perl/lib -I /home/ariel/intelFPGA_lite/23.1std/quartus/sopc_builder/bin/europa -I /home/ariel/intelFPGA_lite/23.1std/quartus/sopc_builder/bin -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosLab2_pio_0 --dir=/tmp/alt9969_9035905938109853654.dir/0005_pio_0_gen/ --quartus_dir=/home/ariel/intelFPGA_lite/23.1std/quartus --vhdl --config=/tmp/alt9969_9035905938109853654.dir/0005_pio_0_gen//niosLab2_pio_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9969_9035905938109853654.dir/0005_pio_0_gen" 0 0 "Shell" 0 -1 1725402712536 ""}
{ "Info" "" "" "2024.09.03.19:31:52 Info: pio_0: Done RTL generation for module 'niosLab2_pio_0'" {  } {  } 0 0 "2024.09.03.19:31:52 Info: pio_0: Done RTL generation for module 'niosLab2_pio_0'" 0 0 "Shell" 0 -1 1725402712597 ""}
{ "Info" "" "" "2024.09.03.19:31:52 Info: pio_0: \"niosLab2\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 0 "2024.09.03.19:31:52 Info: pio_0: \"niosLab2\" instantiated altera_avalon_pio \"pio_0\"" 0 0 "Shell" 0 -1 1725402712598 ""}
{ "Info" "" "" "2024.09.03.19:31:52 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.09.03.19:31:52 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1725402712884 ""}
{ "Info" "" "" "2024.09.03.19:31:52 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.09.03.19:31:52 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1725402712906 ""}
{ "Info" "" "" "2024.09.03.19:31:52 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.09.03.19:31:52 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1725402712933 ""}
{ "Info" "" "" "2024.09.03.19:31:52 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.09.03.19:31:52 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1725402712958 ""}
{ "Info" "" "" "2024.09.03.19:31:52 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.09.03.19:31:52 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1725402712977 ""}
{ "Info" "" "" "2024.09.03.19:31:53 Info: mm_interconnect_0: \"niosLab2\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2024.09.03.19:31:53 Info: mm_interconnect_0: \"niosLab2\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1725402713137 ""}
{ "Info" "" "" "2024.09.03.19:31:53 Info: irq_mapper: \"niosLab2\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2024.09.03.19:31:53 Info: irq_mapper: \"niosLab2\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1725402713141 ""}
{ "Info" "" "" "2024.09.03.19:31:53 Info: rst_controller: \"niosLab2\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2024.09.03.19:31:53 Info: rst_controller: \"niosLab2\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1725402713143 ""}
{ "Info" "" "" "2024.09.03.19:31:53 Info: cpu: Starting RTL generation for module 'niosLab2_nios2_gen2_0_cpu'" {  } {  } 0 0 "2024.09.03.19:31:53 Info: cpu: Starting RTL generation for module 'niosLab2_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1725402713149 ""}
{ "Info" "  ]" "" "2024.09.03.19:31:53 Info: cpu:   Generation command is \[exec /home/ariel/intelFPGA_lite/23.1std/quartus/linux64//perl/bin/perl -I /home/ariel/intelFPGA_lite/23.1std/quartus/linux64//perl/lib -I /home/ariel/intelFPGA_lite/23.1std/quartus/sopc_builder/bin/europa -I /home/ariel/intelFPGA_lite/23.1std/quartus/sopc_builder/bin -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=niosLab2_nios2_gen2_0_cpu --dir=/tmp/alt9969_9035905938109853654.dir/0008_cpu_gen/ --quartus_bindir=/home/ariel/intelFPGA_lite/23.1std/quartus/linux64/ --verilog --config=/tmp/alt9969_9035905938109853654.dir/0008_cpu_gen//niosLab2_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9969_9035905938109853654.dir/0008_cpu_gen" {  } {  } 0 0 "2024.09.03.19:31:53 Info: cpu:   Generation command is \[exec /home/ariel/intelFPGA_lite/23.1std/quartus/linux64//perl/bin/perl -I /home/ariel/intelFPGA_lite/23.1std/quartus/linux64//perl/lib -I /home/ariel/intelFPGA_lite/23.1std/quartus/sopc_builder/bin/europa -I /home/ariel/intelFPGA_lite/23.1std/quartus/sopc_builder/bin -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=niosLab2_nios2_gen2_0_cpu --dir=/tmp/alt9969_9035905938109853654.dir/0008_cpu_gen/ --quartus_bindir=/home/ariel/intelFPGA_lite/23.1std/quartus/linux64/ --verilog --config=/tmp/alt9969_9035905938109853654.dir/0008_cpu_gen//niosLab2_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9969_9035905938109853654.dir/0008_cpu_gen" 0 0 "Shell" 0 -1 1725402713150 ""}
{ "Info" "" "" "2024.09.03.19:31:53 Info: cpu: # 2024.09.03 19:31:53 (*) Starting Nios II generation" {  } {  } 0 0 "2024.09.03.19:31:53 Info: cpu: # 2024.09.03 19:31:53 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1725402713716 ""}
{ "Info" "" "" "2024.09.03.19:31:53 Info: cpu: # 2024.09.03 19:31:53 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2024.09.03.19:31:53 Info: cpu: # 2024.09.03 19:31:53 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1725402713716 ""}
{ "Info" "" "" "2024.09.03.19:31:53 Info: cpu: # 2024.09.03 19:31:53 (*)   Creating all objects for CPU" {  } {  } 0 0 "2024.09.03.19:31:53 Info: cpu: # 2024.09.03 19:31:53 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1725402713717 ""}
{ "Info" "niosLab2_nios2_gen2_0_cpu_nios2_waves.do'" "" "2024.09.03.19:31:53 Info: cpu: # 2024.09.03 19:31:53 (*)   Creating '/tmp/alt9969_9035905938109853654.dir/0008_cpu_gen/" {  } {  } 0 0 "2024.09.03.19:31:53 Info: cpu: # 2024.09.03 19:31:53 (*)   Creating '/tmp/alt9969_9035905938109853654.dir/0008_cpu_gen/" 0 0 "Shell" 0 -1 1725402713717 ""}
{ "Info" "" "" "2024.09.03.19:31:53 Info: cpu: # 2024.09.03 19:31:53 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2024.09.03.19:31:53 Info: cpu: # 2024.09.03 19:31:53 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1725402713717 ""}
{ "Info" "" "" "2024.09.03.19:31:53 Info: cpu: # 2024.09.03 19:31:53 (*)   Creating plain-text RTL" {  } {  } 0 0 "2024.09.03.19:31:53 Info: cpu: # 2024.09.03 19:31:53 (*)   Creating plain-text RTL" 0 0 "Shell" 0 -1 1725402713718 ""}
{ "Info" "" "" "2024.09.03.19:31:53 Info: cpu: # 2024.09.03 19:31:53 (*) Done Nios II generation" {  } {  } 0 0 "2024.09.03.19:31:53 Info: cpu: # 2024.09.03 19:31:53 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1725402713718 ""}
{ "Info" "" "" "2024.09.03.19:31:53 Info: cpu: Done RTL generation for module 'niosLab2_nios2_gen2_0_cpu'" {  } {  } 0 0 "2024.09.03.19:31:53 Info: cpu: Done RTL generation for module 'niosLab2_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1725402713718 ""}
{ "Info" "" "" "2024.09.03.19:31:53 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2024.09.03.19:31:53 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1725402713721 ""}
{ "Info" "" "" "2024.09.03.19:31:53 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 0 "2024.09.03.19:31:53 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" 0 0 "Shell" 0 -1 1725402713721 ""}
{ "Info" "" "" "2024.09.03.19:31:53 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2024.09.03.19:31:53 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1725402713722 ""}
{ "Info" "" "" "2024.09.03.19:31:53 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 0 "2024.09.03.19:31:53 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" 0 0 "Shell" 0 -1 1725402713722 ""}
{ "Info" "" "" "2024.09.03.19:31:53 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2024.09.03.19:31:53 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1725402713723 ""}
{ "Info" "" "" "2024.09.03.19:31:53 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2024.09.03.19:31:53 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1725402713723 ""}
{ "Info" "" "" "2024.09.03.19:31:53 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2024.09.03.19:31:53 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1725402713728 ""}
{ "Info" "" "" "2024.09.03.19:31:53 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2024.09.03.19:31:53 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1725402713730 ""}
{ "Info" "" "" "2024.09.03.19:31:53 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2024.09.03.19:31:53 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1725402713733 ""}
{ "Info" "" "" "2024.09.03.19:31:53 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2024.09.03.19:31:53 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1725402713735 ""}
{ "Info" "" "" "2024.09.03.19:31:53 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2024.09.03.19:31:53 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1725402713738 ""}
{ "Info" "" "" "2024.09.03.19:31:53 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2024.09.03.19:31:53 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1725402713739 ""}
{ "Info" "" "" "2024.09.03.19:31:53 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2024.09.03.19:31:53 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1725402713754 ""}
{ "Info" "" "" "2024.09.03.19:31:53 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2024.09.03.19:31:53 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1725402713770 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.09.03.19:31:53 Info: Reusing file /home/ariel/insper/24_2/soc/lab-2/niosLab2/simulation/submodules" {  } {  } 0 0 "2024.09.03.19:31:53 Info: Reusing file /home/ariel/insper/24_2/soc/lab-2/niosLab2/simulation/submodules" 0 0 "Shell" 0 -1 1725402713770 ""}
{ "Info" "" "" "2024.09.03.19:31:53 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2024.09.03.19:31:53 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1725402713772 ""}
{ "Info" "" "" "2024.09.03.19:31:53 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2024.09.03.19:31:53 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1725402713775 ""}
{ "Info" "" "" "2024.09.03.19:31:53 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2024.09.03.19:31:53 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1725402713784 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.09.03.19:31:53 Info: Reusing file /home/ariel/insper/24_2/soc/lab-2/niosLab2/simulation/submodules" {  } {  } 0 0 "2024.09.03.19:31:53 Info: Reusing file /home/ariel/insper/24_2/soc/lab-2/niosLab2/simulation/submodules" 0 0 "Shell" 0 -1 1725402713784 ""}
{ "Info" "" "" "2024.09.03.19:31:53 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2024.09.03.19:31:53 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1725402713794 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.09.03.19:31:53 Info: Reusing file /home/ariel/insper/24_2/soc/lab-2/niosLab2/simulation/submodules" {  } {  } 0 0 "2024.09.03.19:31:53 Info: Reusing file /home/ariel/insper/24_2/soc/lab-2/niosLab2/simulation/submodules" 0 0 "Shell" 0 -1 1725402713794 ""}
{ "Info" "" "" "2024.09.03.19:31:53 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2024.09.03.19:31:53 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1725402713810 ""}
{ "Info" "" "" "2024.09.03.19:31:53 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2024.09.03.19:31:53 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1725402713812 ""}
{ "Info" "" "" "2024.09.03.19:31:53 Info: niosLab2: Done \"niosLab2\" with 29 modules, 52 files" {  } {  } 0 0 "2024.09.03.19:31:53 Info: niosLab2: Done \"niosLab2\" with 29 modules, 52 files" 0 0 "Shell" 0 -1 1725402713812 ""}
{ "Info" "" "" "2024.09.03.19:31:53 Info: qsys-generate succeeded." {  } {  } 0 0 "2024.09.03.19:31:53 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1725402713824 ""}
{ "Info" "" "" "2024.09.03.19:31:53 Info: Finished: Create simulation model" {  } {  } 0 0 "2024.09.03.19:31:53 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1725402713824 ""}
{ "Info" "" "" "2024.09.03.19:31:53 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2024.09.03.19:31:53 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1725402713825 ""}
{ "Info" " --use-relative-paths=true" "" "2024.09.03.19:31:53 Info: sim-script-gen --spd=/home/ariel/insper/24_2/soc/lab-2/niosLab2/niosLab2.spd --output-directory=/home/ariel/insper/24_2/soc/lab-2/niosLab2/simulation" {  } {  } 0 0 "2024.09.03.19:31:53 Info: sim-script-gen --spd=/home/ariel/insper/24_2/soc/lab-2/niosLab2/niosLab2.spd --output-directory=/home/ariel/insper/24_2/soc/lab-2/niosLab2/simulation" 0 0 "Shell" 0 -1 1725402713825 ""}
{ "Info" " --use-relative-paths=true" "" "2024.09.03.19:31:53 Info: Doing: ip-make-simscript --spd=/home/ariel/insper/24_2/soc/lab-2/niosLab2/niosLab2.spd --output-directory=/home/ariel/insper/24_2/soc/lab-2/niosLab2/simulation" {  } {  } 0 0 "2024.09.03.19:31:53 Info: Doing: ip-make-simscript --spd=/home/ariel/insper/24_2/soc/lab-2/niosLab2/niosLab2.spd --output-directory=/home/ariel/insper/24_2/soc/lab-2/niosLab2/simulation" 0 0 "Shell" 0 -1 1725402713827 ""}
{ "Info" " directory:" "" "2024.09.03.19:31:54 Info: Generating the following file(s) for VCSMX simulator in /home/ariel/insper/24_2/soc/lab-2/niosLab2/simulation" {  } {  } 0 0 "2024.09.03.19:31:54 Info: Generating the following file(s) for VCSMX simulator in /home/ariel/insper/24_2/soc/lab-2/niosLab2/simulation" 0 0 "Shell" 0 -1 1725402714153 ""}
{ "Info" "synopsys_sim.setup" "" "2024.09.03.19:31:54 Info:     synopsys/vcsmx" {  } {  } 0 0 "2024.09.03.19:31:54 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1725402714153 ""}
{ "Info" "vcsmx_setup.sh" "" "2024.09.03.19:31:54 Info:     synopsys/vcsmx" {  } {  } 0 0 "2024.09.03.19:31:54 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1725402714153 ""}
{ "Info" " directory:" "" "2024.09.03.19:31:54 Info: Generating the following file(s) for XCELIUM simulator in /home/ariel/insper/24_2/soc/lab-2/niosLab2/simulation" {  } {  } 0 0 "2024.09.03.19:31:54 Info: Generating the following file(s) for XCELIUM simulator in /home/ariel/insper/24_2/soc/lab-2/niosLab2/simulation" 0 0 "Shell" 0 -1 1725402714159 ""}
{ "Info" "cds.lib" "" "2024.09.03.19:31:54 Info:     xcelium" {  } {  } 0 0 "2024.09.03.19:31:54 Info:     xcelium" 0 0 "Shell" 0 -1 1725402714159 ""}
{ "Info" "hdl.var" "" "2024.09.03.19:31:54 Info:     xcelium" {  } {  } 0 0 "2024.09.03.19:31:54 Info:     xcelium" 0 0 "Shell" 0 -1 1725402714160 ""}
{ "Info" "xcelium_setup.sh" "" "2024.09.03.19:31:54 Info:     xcelium" {  } {  } 0 0 "2024.09.03.19:31:54 Info:     xcelium" 0 0 "Shell" 0 -1 1725402714160 ""}
{ "Info" " directory" "" "2024.09.03.19:31:54 Info:     28 .cds.lib files in xcelium/cds_libs" {  } {  } 0 0 "2024.09.03.19:31:54 Info:     28 .cds.lib files in xcelium/cds_libs" 0 0 "Shell" 0 -1 1725402714160 ""}
{ "Info" " directory:" "" "2024.09.03.19:31:54 Info: Generating the following file(s) for MODELSIM simulator in /home/ariel/insper/24_2/soc/lab-2/niosLab2/simulation" {  } {  } 0 0 "2024.09.03.19:31:54 Info: Generating the following file(s) for MODELSIM simulator in /home/ariel/insper/24_2/soc/lab-2/niosLab2/simulation" 0 0 "Shell" 0 -1 1725402714164 ""}
{ "Info" "msim_setup.tcl" "" "2024.09.03.19:31:54 Info:     mentor" {  } {  } 0 0 "2024.09.03.19:31:54 Info:     mentor" 0 0 "Shell" 0 -1 1725402714164 ""}
{ "Info" "altera_syn_attributes.vhd is required for simulation" "" "2024.09.03.19:31:54 Info: Skipping VCS script generation since VHDL file \$QUARTUS_INSTALL_DIR/eda/sim_lib" {  } {  } 0 0 "2024.09.03.19:31:54 Info: Skipping VCS script generation since VHDL file \$QUARTUS_INSTALL_DIR/eda/sim_lib" 0 0 "Shell" 0 -1 1725402714166 ""}
{ "Info" " directory:" "" "2024.09.03.19:31:54 Info: Generating the following file(s) for RIVIERA simulator in /home/ariel/insper/24_2/soc/lab-2/niosLab2/simulation" {  } {  } 0 0 "2024.09.03.19:31:54 Info: Generating the following file(s) for RIVIERA simulator in /home/ariel/insper/24_2/soc/lab-2/niosLab2/simulation" 0 0 "Shell" 0 -1 1725402714168 ""}
{ "Info" "rivierapro_setup.tcl" "" "2024.09.03.19:31:54 Info:     aldec" {  } {  } 0 0 "2024.09.03.19:31:54 Info:     aldec" 0 0 "Shell" 0 -1 1725402714168 ""}
{ "Info" "." "" "2024.09.03.19:31:54 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/ariel/insper/24_2/soc/lab-2/niosLab2/simulation" {  } {  } 0 0 "2024.09.03.19:31:54 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/ariel/insper/24_2/soc/lab-2/niosLab2/simulation" 0 0 "Shell" 0 -1 1725402714168 ""}
{ "Info" "" "" "2024.09.03.19:31:54 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2024.09.03.19:31:54 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1725402714168 ""}
{ "Info" "" "" "2024.09.03.19:31:54 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2024.09.03.19:31:54 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1725402714168 ""}
{ "Info" "" "" "2024.09.03.19:31:54 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2024.09.03.19:31:54 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1725402714168 ""}
{ "Info" "niosLab2 --family="Cyclone V" --part=5CSXFC6D6F31C6" "" "2024.09.03.19:31:54 Info: qsys-generate /home/ariel/insper/24_2/soc/lab-2/niosLab2.qsys --block-symbol-file --output-directory=/home/ariel/insper/24_2/soc/lab-2" {  } {  } 0 0 "2024.09.03.19:31:54 Info: qsys-generate /home/ariel/insper/24_2/soc/lab-2/niosLab2.qsys --block-symbol-file --output-directory=/home/ariel/insper/24_2/soc/lab-2" 0 0 "Shell" 0 -1 1725402714168 ""}
{ "Info" "niosLab2.qsys" "" "2024.09.03.19:31:54 Info: Loading lab-2" {  } {  } 0 0 "2024.09.03.19:31:54 Info: Loading lab-2" 0 0 "Shell" 0 -1 1725402714170 ""}
{ "Info" "" "" "2024.09.03.19:31:54 Info: Reading input file" {  } {  } 0 0 "2024.09.03.19:31:54 Info: Reading input file" 0 0 "Shell" 0 -1 1725402714174 ""}
{ "Info" "" "" "2024.09.03.19:31:54 Info: Adding clk_0 \[clock_source 23.1\]" {  } {  } 0 0 "2024.09.03.19:31:54 Info: Adding clk_0 \[clock_source 23.1\]" 0 0 "Shell" 0 -1 1725402714175 ""}
{ "Info" "" "" "2024.09.03.19:31:54 Info: Parameterizing module clk_0" {  } {  } 0 0 "2024.09.03.19:31:54 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1725402714175 ""}
{ "Info" "" "" "2024.09.03.19:31:54 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 23.1\]" {  } {  } 0 0 "2024.09.03.19:31:54 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 23.1\]" 0 0 "Shell" 0 -1 1725402714175 ""}
{ "Info" "" "" "2024.09.03.19:31:54 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2024.09.03.19:31:54 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1725402714175 ""}
{ "Info" "" "" "2024.09.03.19:31:54 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 23.1\]" {  } {  } 0 0 "2024.09.03.19:31:54 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 23.1\]" 0 0 "Shell" 0 -1 1725402714175 ""}
{ "Info" "" "" "2024.09.03.19:31:54 Info: Parameterizing module nios2_gen2_0" {  } {  } 0 0 "2024.09.03.19:31:54 Info: Parameterizing module nios2_gen2_0" 0 0 "Shell" 0 -1 1725402714175 ""}
{ "Info" "" "" "2024.09.03.19:31:54 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 23.1\]" {  } {  } 0 0 "2024.09.03.19:31:54 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 23.1\]" 0 0 "Shell" 0 -1 1725402714176 ""}
{ "Info" "" "" "2024.09.03.19:31:54 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2024.09.03.19:31:54 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1725402714176 ""}
{ "Info" "" "" "2024.09.03.19:31:54 Info: Adding onchip_memory_0 \[altera_avalon_onchip_memory2 23.1\]" {  } {  } 0 0 "2024.09.03.19:31:54 Info: Adding onchip_memory_0 \[altera_avalon_onchip_memory2 23.1\]" 0 0 "Shell" 0 -1 1725402714176 ""}
{ "Info" "" "" "2024.09.03.19:31:54 Info: Parameterizing module onchip_memory_0" {  } {  } 0 0 "2024.09.03.19:31:54 Info: Parameterizing module onchip_memory_0" 0 0 "Shell" 0 -1 1725402714176 ""}
{ "Info" "" "" "2024.09.03.19:31:54 Info: Adding pio_0 \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.09.03.19:31:54 Info: Adding pio_0 \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1725402714176 ""}
{ "Info" "" "" "2024.09.03.19:31:54 Info: Parameterizing module pio_0" {  } {  } 0 0 "2024.09.03.19:31:54 Info: Parameterizing module pio_0" 0 0 "Shell" 0 -1 1725402714176 ""}
{ "Info" "" "" "2024.09.03.19:31:54 Info: Building connections" {  } {  } 0 0 "2024.09.03.19:31:54 Info: Building connections" 0 0 "Shell" 0 -1 1725402714177 ""}
{ "Info" "" "" "2024.09.03.19:31:54 Info: Parameterizing connections" {  } {  } 0 0 "2024.09.03.19:31:54 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1725402714177 ""}
{ "Info" "" "" "2024.09.03.19:31:54 Info: Validating" {  } {  } 0 0 "2024.09.03.19:31:54 Info: Validating" 0 0 "Shell" 0 -1 1725402714178 ""}
{ "Info" "" "" "2024.09.03.19:31:54 Info: Done reading input file" {  } {  } 0 0 "2024.09.03.19:31:54 Info: Done reading input file" 0 0 "Shell" 0 -1 1725402714222 ""}
{ "Warning" "" "" "2024.09.03.19:31:54 Info: niosLab2.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board\n2024.09.03.19:31:54 Warning: niosLab2.nios2_gen2_0: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable." {  } {  } 0 0 "2024.09.03.19:31:54 Info: niosLab2.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board\n2024.09.03.19:31:54 Warning: niosLab2.nios2_gen2_0: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable." 0 0 "Shell" 0 -1 1725402714291 ""}
{ "Info" "" "" "2024.09.03.19:31:54 Info: qsys-generate succeeded." {  } {  } 0 0 "2024.09.03.19:31:54 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1725402714490 ""}
{ "Info" "" "" "2024.09.03.19:31:54 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2024.09.03.19:31:54 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1725402714490 ""}
{ "Info" "" "" "2024.09.03.19:31:54 Info:" {  } {  } 0 0 "2024.09.03.19:31:54 Info:" 0 0 "Shell" 0 -1 1725402714490 ""}
{ "Info" "" "" "2024.09.03.19:31:54 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2024.09.03.19:31:54 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1725402714491 ""}
{ "Info" "synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6" "" "2024.09.03.19:31:54 Info: qsys-generate /home/ariel/insper/24_2/soc/lab-2/niosLab2.qsys --synthesis=VHDL --output-directory=/home/ariel/insper/24_2/soc/lab-2/niosLab2" {  } {  } 0 0 "2024.09.03.19:31:54 Info: qsys-generate /home/ariel/insper/24_2/soc/lab-2/niosLab2.qsys --synthesis=VHDL --output-directory=/home/ariel/insper/24_2/soc/lab-2/niosLab2" 0 0 "Shell" 0 -1 1725402714491 ""}
{ "Info" "niosLab2.qsys" "" "2024.09.03.19:31:54 Info: Loading lab-2" {  } {  } 0 0 "2024.09.03.19:31:54 Info: Loading lab-2" 0 0 "Shell" 0 -1 1725402714493 ""}
{ "Info" "" "" "2024.09.03.19:31:54 Info: Reading input file" {  } {  } 0 0 "2024.09.03.19:31:54 Info: Reading input file" 0 0 "Shell" 0 -1 1725402714497 ""}
{ "Info" "" "" "2024.09.03.19:31:54 Info: Adding clk_0 \[clock_source 23.1\]" {  } {  } 0 0 "2024.09.03.19:31:54 Info: Adding clk_0 \[clock_source 23.1\]" 0 0 "Shell" 0 -1 1725402714498 ""}
{ "Info" "" "" "2024.09.03.19:31:54 Info: Parameterizing module clk_0" {  } {  } 0 0 "2024.09.03.19:31:54 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1725402714498 ""}
{ "Info" "" "" "2024.09.03.19:31:54 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 23.1\]" {  } {  } 0 0 "2024.09.03.19:31:54 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 23.1\]" 0 0 "Shell" 0 -1 1725402714498 ""}
{ "Info" "" "" "2024.09.03.19:31:54 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2024.09.03.19:31:54 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1725402714498 ""}
{ "Info" "" "" "2024.09.03.19:31:54 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 23.1\]" {  } {  } 0 0 "2024.09.03.19:31:54 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 23.1\]" 0 0 "Shell" 0 -1 1725402714498 ""}
{ "Info" "" "" "2024.09.03.19:31:54 Info: Parameterizing module nios2_gen2_0" {  } {  } 0 0 "2024.09.03.19:31:54 Info: Parameterizing module nios2_gen2_0" 0 0 "Shell" 0 -1 1725402714498 ""}
{ "Info" "" "" "2024.09.03.19:31:54 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 23.1\]\n2024.09.03.19:31:54 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2024.09.03.19:31:54 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 23.1\]\n2024.09.03.19:31:54 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1725402714499 ""}
{ "Info" "" "" "2024.09.03.19:31:54 Info: Adding onchip_memory_0 \[altera_avalon_onchip_memory2 23.1\]" {  } {  } 0 0 "2024.09.03.19:31:54 Info: Adding onchip_memory_0 \[altera_avalon_onchip_memory2 23.1\]" 0 0 "Shell" 0 -1 1725402714499 ""}
{ "Info" "" "" "2024.09.03.19:31:54 Info: Parameterizing module onchip_memory_0" {  } {  } 0 0 "2024.09.03.19:31:54 Info: Parameterizing module onchip_memory_0" 0 0 "Shell" 0 -1 1725402714499 ""}
{ "Info" "" "" "2024.09.03.19:31:54 Info: Adding pio_0 \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.09.03.19:31:54 Info: Adding pio_0 \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1725402714499 ""}
{ "Info" "" "" "2024.09.03.19:31:54 Info: Parameterizing module pio_0" {  } {  } 0 0 "2024.09.03.19:31:54 Info: Parameterizing module pio_0" 0 0 "Shell" 0 -1 1725402714499 ""}
{ "Info" "" "" "2024.09.03.19:31:54 Info: Building connections" {  } {  } 0 0 "2024.09.03.19:31:54 Info: Building connections" 0 0 "Shell" 0 -1 1725402714500 ""}
{ "Info" "" "" "2024.09.03.19:31:54 Info: Parameterizing connections" {  } {  } 0 0 "2024.09.03.19:31:54 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1725402714500 ""}
{ "Info" "" "" "2024.09.03.19:31:54 Info: Validating" {  } {  } 0 0 "2024.09.03.19:31:54 Info: Validating" 0 0 "Shell" 0 -1 1725402714501 ""}
{ "Info" "" "" "2024.09.03.19:31:54 Info: Done reading input file" {  } {  } 0 0 "2024.09.03.19:31:54 Info: Done reading input file" 0 0 "Shell" 0 -1 1725402714544 ""}
{ "Warning" "" "" "2024.09.03.19:31:54 Info: niosLab2.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board\n2024.09.03.19:31:54 Warning: niosLab2.nios2_gen2_0: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable." {  } {  } 0 0 "2024.09.03.19:31:54 Info: niosLab2.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board\n2024.09.03.19:31:54 Warning: niosLab2.nios2_gen2_0: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable." 0 0 "Shell" 0 -1 1725402714614 ""}
{ "Info" "" "" "2024.09.03.19:31:54 Info: niosLab2: Generating niosLab2 \"niosLab2\" for QUARTUS_SYNTH" {  } {  } 0 0 "2024.09.03.19:31:54 Info: niosLab2: Generating niosLab2 \"niosLab2\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1725402714690 ""}
{ "Info" "" "" "2024.09.03.19:31:55 Info: jtag_uart_0: Starting RTL generation for module 'niosLab2_jtag_uart_0'" {  } {  } 0 0 "2024.09.03.19:31:55 Info: jtag_uart_0: Starting RTL generation for module 'niosLab2_jtag_uart_0'" 0 0 "Shell" 0 -1 1725402715208 ""}
{ "Info" "niosLab2_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]" "" "2024.09.03.19:31:55 Info: jtag_uart_0:   Generation command is \[exec /home/ariel/intelFPGA_lite/23.1std/quartus/linux64/perl/bin/perl -I /home/ariel/intelFPGA_lite/23.1std/quartus/linux64/perl/lib -I /home/ariel/intelFPGA_lite/23.1std/quartus/sopc_builder/bin/europa -I /home/ariel/intelFPGA_lite/23.1std/quartus/sopc_builder/bin -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosLab2_jtag_uart_0 --dir=/tmp/alt9969_9035905938109853654.dir/0028_jtag_uart_0_gen/ --quartus_dir=/home/ariel/intelFPGA_lite/23.1std/quartus --verilog --config=/tmp/alt9969_9035905938109853654.dir/0028_jtag_uart_0_gen/" {  } {  } 0 0 "2024.09.03.19:31:55 Info: jtag_uart_0:   Generation command is \[exec /home/ariel/intelFPGA_lite/23.1std/quartus/linux64/perl/bin/perl -I /home/ariel/intelFPGA_lite/23.1std/quartus/linux64/perl/lib -I /home/ariel/intelFPGA_lite/23.1std/quartus/sopc_builder/bin/europa -I /home/ariel/intelFPGA_lite/23.1std/quartus/sopc_builder/bin -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosLab2_jtag_uart_0 --dir=/tmp/alt9969_9035905938109853654.dir/0028_jtag_uart_0_gen/ --quartus_dir=/home/ariel/intelFPGA_lite/23.1std/quartus --verilog --config=/tmp/alt9969_9035905938109853654.dir/0028_jtag_uart_0_gen/" 0 0 "Shell" 0 -1 1725402715208 ""}
{ "Info" "" "" "2024.09.03.19:31:55 Info: jtag_uart_0: Done RTL generation for module 'niosLab2_jtag_uart_0'" {  } {  } 0 0 "2024.09.03.19:31:55 Info: jtag_uart_0: Done RTL generation for module 'niosLab2_jtag_uart_0'" 0 0 "Shell" 0 -1 1725402715288 ""}
{ "Info" "" "" "2024.09.03.19:31:55 Info: jtag_uart_0: \"niosLab2\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 0 "2024.09.03.19:31:55 Info: jtag_uart_0: \"niosLab2\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" 0 0 "Shell" 0 -1 1725402715288 ""}
{ "Info" "" "" "2024.09.03.19:31:55 Info: nios2_gen2_0: \"niosLab2\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 0 "2024.09.03.19:31:55 Info: nios2_gen2_0: \"niosLab2\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" 0 0 "Shell" 0 -1 1725402715312 ""}
{ "Info" "niosLab2_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]" "" "2024.09.03.19:31:55 Info: onchip_memory2_0: Starting RTL generation for module 'niosLab2_onchip_memory2_0'\n2024.09.03.19:31:55 Info: onchip_memory2_0:   Generation command is \[exec /home/ariel/intelFPGA_lite/23.1std/quartus/linux64/perl/bin/perl -I /home/ariel/intelFPGA_lite/23.1std/quartus/linux64/perl/lib -I /home/ariel/intelFPGA_lite/23.1std/quartus/sopc_builder/bin/europa -I /home/ariel/intelFPGA_lite/23.1std/quartus/sopc_builder/bin -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosLab2_onchip_memory2_0 --dir=/tmp/alt9969_9035905938109853654.dir/0029_onchip_memory2_0_gen/ --quartus_dir=/home/ariel/intelFPGA_lite/23.1std/quartus --verilog --config=/tmp/alt9969_9035905938109853654.dir/0029_onchip_memory2_0_gen/" {  } {  } 0 0 "2024.09.03.19:31:55 Info: onchip_memory2_0: Starting RTL generation for module 'niosLab2_onchip_memory2_0'\n2024.09.03.19:31:55 Info: onchip_memory2_0:   Generation command is \[exec /home/ariel/intelFPGA_lite/23.1std/quartus/linux64/perl/bin/perl -I /home/ariel/intelFPGA_lite/23.1std/quartus/linux64/perl/lib -I /home/ariel/intelFPGA_lite/23.1std/quartus/sopc_builder/bin/europa -I /home/ariel/intelFPGA_lite/23.1std/quartus/sopc_builder/bin -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosLab2_onchip_memory2_0 --dir=/tmp/alt9969_9035905938109853654.dir/0029_onchip_memory2_0_gen/ --quartus_dir=/home/ariel/intelFPGA_lite/23.1std/quartus --verilog --config=/tmp/alt9969_9035905938109853654.dir/0029_onchip_memory2_0_gen/" 0 0 "Shell" 0 -1 1725402715315 ""}
{ "Info" "" "" "2024.09.03.19:31:55 Info: onchip_memory2_0: Done RTL generation for module 'niosLab2_onchip_memory2_0'" {  } {  } 0 0 "2024.09.03.19:31:55 Info: onchip_memory2_0: Done RTL generation for module 'niosLab2_onchip_memory2_0'" 0 0 "Shell" 0 -1 1725402715397 ""}
{ "Info" "" "" "2024.09.03.19:31:55 Info: onchip_memory2_0: \"niosLab2\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2024.09.03.19:31:55 Info: onchip_memory2_0: \"niosLab2\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1725402715398 ""}
{ "Info" "niosLab2_onchip_memory_0_component_configuration.pl  --do_build_sim=0  ]" "" "2024.09.03.19:31:55 Info: onchip_memory_0: Starting RTL generation for module 'niosLab2_onchip_memory_0'\n2024.09.03.19:31:55 Info: onchip_memory_0:   Generation command is \[exec /home/ariel/intelFPGA_lite/23.1std/quartus/linux64/perl/bin/perl -I /home/ariel/intelFPGA_lite/23.1std/quartus/linux64/perl/lib -I /home/ariel/intelFPGA_lite/23.1std/quartus/sopc_builder/bin/europa -I /home/ariel/intelFPGA_lite/23.1std/quartus/sopc_builder/bin -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosLab2_onchip_memory_0 --dir=/tmp/alt9969_9035905938109853654.dir/0030_onchip_memory_0_gen/ --quartus_dir=/home/ariel/intelFPGA_lite/23.1std/quartus --verilog --config=/tmp/alt9969_9035905938109853654.dir/0030_onchip_memory_0_gen/" {  } {  } 0 0 "2024.09.03.19:31:55 Info: onchip_memory_0: Starting RTL generation for module 'niosLab2_onchip_memory_0'\n2024.09.03.19:31:55 Info: onchip_memory_0:   Generation command is \[exec /home/ariel/intelFPGA_lite/23.1std/quartus/linux64/perl/bin/perl -I /home/ariel/intelFPGA_lite/23.1std/quartus/linux64/perl/lib -I /home/ariel/intelFPGA_lite/23.1std/quartus/sopc_builder/bin/europa -I /home/ariel/intelFPGA_lite/23.1std/quartus/sopc_builder/bin -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosLab2_onchip_memory_0 --dir=/tmp/alt9969_9035905938109853654.dir/0030_onchip_memory_0_gen/ --quartus_dir=/home/ariel/intelFPGA_lite/23.1std/quartus --verilog --config=/tmp/alt9969_9035905938109853654.dir/0030_onchip_memory_0_gen/" 0 0 "Shell" 0 -1 1725402715402 ""}
{ "Info" "" "" "2024.09.03.19:31:55 Info: onchip_memory_0: Done RTL generation for module 'niosLab2_onchip_memory_0'" {  } {  } 0 0 "2024.09.03.19:31:55 Info: onchip_memory_0: Done RTL generation for module 'niosLab2_onchip_memory_0'" 0 0 "Shell" 0 -1 1725402715484 ""}
{ "Info" "" "" "2024.09.03.19:31:55 Info: onchip_memory_0: \"niosLab2\" instantiated altera_avalon_onchip_memory2 \"onchip_memory_0\"" {  } {  } 0 0 "2024.09.03.19:31:55 Info: onchip_memory_0: \"niosLab2\" instantiated altera_avalon_onchip_memory2 \"onchip_memory_0\"" 0 0 "Shell" 0 -1 1725402715485 ""}
{ "Info" "niosLab2_pio_0_component_configuration.pl  --do_build_sim=0  ]" "" "2024.09.03.19:31:55 Info: pio_0: Starting RTL generation for module 'niosLab2_pio_0'\n2024.09.03.19:31:55 Info: pio_0:   Generation command is \[exec /home/ariel/intelFPGA_lite/23.1std/quartus/linux64/perl/bin/perl -I /home/ariel/intelFPGA_lite/23.1std/quartus/linux64/perl/lib -I /home/ariel/intelFPGA_lite/23.1std/quartus/sopc_builder/bin/europa -I /home/ariel/intelFPGA_lite/23.1std/quartus/sopc_builder/bin -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosLab2_pio_0 --dir=/tmp/alt9969_9035905938109853654.dir/0031_pio_0_gen/ --quartus_dir=/home/ariel/intelFPGA_lite/23.1std/quartus --verilog --config=/tmp/alt9969_9035905938109853654.dir/0031_pio_0_gen/" {  } {  } 0 0 "2024.09.03.19:31:55 Info: pio_0: Starting RTL generation for module 'niosLab2_pio_0'\n2024.09.03.19:31:55 Info: pio_0:   Generation command is \[exec /home/ariel/intelFPGA_lite/23.1std/quartus/linux64/perl/bin/perl -I /home/ariel/intelFPGA_lite/23.1std/quartus/linux64/perl/lib -I /home/ariel/intelFPGA_lite/23.1std/quartus/sopc_builder/bin/europa -I /home/ariel/intelFPGA_lite/23.1std/quartus/sopc_builder/bin -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosLab2_pio_0 --dir=/tmp/alt9969_9035905938109853654.dir/0031_pio_0_gen/ --quartus_dir=/home/ariel/intelFPGA_lite/23.1std/quartus --verilog --config=/tmp/alt9969_9035905938109853654.dir/0031_pio_0_gen/" 0 0 "Shell" 0 -1 1725402715489 ""}
{ "Info" "" "" "2024.09.03.19:31:55 Info: pio_0: Done RTL generation for module 'niosLab2_pio_0'" {  } {  } 0 0 "2024.09.03.19:31:55 Info: pio_0: Done RTL generation for module 'niosLab2_pio_0'" 0 0 "Shell" 0 -1 1725402715548 ""}
{ "Info" "" "" "2024.09.03.19:31:55 Info: pio_0: \"niosLab2\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 0 "2024.09.03.19:31:55 Info: pio_0: \"niosLab2\" instantiated altera_avalon_pio \"pio_0\"" 0 0 "Shell" 0 -1 1725402715549 ""}
{ "Info" "" "" "2024.09.03.19:31:55 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.09.03.19:31:55 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1725402715812 ""}
{ "Info" "" "" "2024.09.03.19:31:55 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.09.03.19:31:55 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1725402715828 ""}
{ "Info" "" "" "2024.09.03.19:31:55 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.09.03.19:31:55 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1725402715843 ""}
{ "Info" "" "" "2024.09.03.19:31:55 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.09.03.19:31:55 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1725402715863 ""}
{ "Info" "" "" "2024.09.03.19:31:55 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.09.03.19:31:55 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1725402715877 ""}
{ "Info" "" "" "2024.09.03.19:31:56 Info: mm_interconnect_0: \"niosLab2\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2024.09.03.19:31:56 Info: mm_interconnect_0: \"niosLab2\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1725402716002 ""}
{ "Info" "" "" "2024.09.03.19:31:56 Info: irq_mapper: \"niosLab2\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2024.09.03.19:31:56 Info: irq_mapper: \"niosLab2\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1725402716005 ""}
{ "Info" "" "" "2024.09.03.19:31:56 Info: rst_controller: \"niosLab2\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2024.09.03.19:31:56 Info: rst_controller: \"niosLab2\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1725402716006 ""}
{ "Info" "" "" "2024.09.03.19:31:56 Info: cpu: Starting RTL generation for module 'niosLab2_nios2_gen2_0_cpu'" {  } {  } 0 0 "2024.09.03.19:31:56 Info: cpu: Starting RTL generation for module 'niosLab2_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1725402716013 ""}
{ "Info" "niosLab2_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]" "" "2024.09.03.19:31:56 Info: cpu:   Generation command is \[exec /home/ariel/intelFPGA_lite/23.1std/quartus/linux64//perl/bin/perl -I /home/ariel/intelFPGA_lite/23.1std/quartus/linux64//perl/lib -I /home/ariel/intelFPGA_lite/23.1std/quartus/sopc_builder/bin/europa -I /home/ariel/intelFPGA_lite/23.1std/quartus/sopc_builder/bin -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=niosLab2_nios2_gen2_0_cpu --dir=/tmp/alt9969_9035905938109853654.dir/0034_cpu_gen/ --quartus_bindir=/home/ariel/intelFPGA_lite/23.1std/quartus/linux64/ --verilog --config=/tmp/alt9969_9035905938109853654.dir/0034_cpu_gen/" {  } {  } 0 0 "2024.09.03.19:31:56 Info: cpu:   Generation command is \[exec /home/ariel/intelFPGA_lite/23.1std/quartus/linux64//perl/bin/perl -I /home/ariel/intelFPGA_lite/23.1std/quartus/linux64//perl/lib -I /home/ariel/intelFPGA_lite/23.1std/quartus/sopc_builder/bin/europa -I /home/ariel/intelFPGA_lite/23.1std/quartus/sopc_builder/bin -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/ariel/intelFPGA_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=niosLab2_nios2_gen2_0_cpu --dir=/tmp/alt9969_9035905938109853654.dir/0034_cpu_gen/ --quartus_bindir=/home/ariel/intelFPGA_lite/23.1std/quartus/linux64/ --verilog --config=/tmp/alt9969_9035905938109853654.dir/0034_cpu_gen/" 0 0 "Shell" 0 -1 1725402716013 ""}
{ "Info" "" "" "2024.09.03.19:31:56 Info: cpu: # 2024.09.03 19:31:56 (*) Starting Nios II generation" {  } {  } 0 0 "2024.09.03.19:31:56 Info: cpu: # 2024.09.03 19:31:56 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1725402716563 ""}
{ "Info" "" "" "2024.09.03.19:31:56 Info: cpu: # 2024.09.03 19:31:56 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2024.09.03.19:31:56 Info: cpu: # 2024.09.03 19:31:56 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1725402716563 ""}
{ "Info" "" "" "2024.09.03.19:31:56 Info: cpu: # 2024.09.03 19:31:56 (*)   Creating all objects for CPU" {  } {  } 0 0 "2024.09.03.19:31:56 Info: cpu: # 2024.09.03 19:31:56 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1725402716563 ""}
{ "Info" "" "" "2024.09.03.19:31:56 Info: cpu: # 2024.09.03 19:31:56 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2024.09.03.19:31:56 Info: cpu: # 2024.09.03 19:31:56 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1725402716563 ""}
{ "Info" "" "" "2024.09.03.19:31:56 Info: cpu: # 2024.09.03 19:31:56 (*)   Creating plain-text RTL" {  } {  } 0 0 "2024.09.03.19:31:56 Info: cpu: # 2024.09.03 19:31:56 (*)   Creating plain-text RTL" 0 0 "Shell" 0 -1 1725402716563 ""}
{ "Info" "" "" "2024.09.03.19:31:56 Info: cpu: # 2024.09.03 19:31:56 (*) Done Nios II generation" {  } {  } 0 0 "2024.09.03.19:31:56 Info: cpu: # 2024.09.03 19:31:56 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1725402716563 ""}
{ "Info" "" "" "2024.09.03.19:31:56 Info: cpu: Done RTL generation for module 'niosLab2_nios2_gen2_0_cpu'" {  } {  } 0 0 "2024.09.03.19:31:56 Info: cpu: Done RTL generation for module 'niosLab2_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1725402716563 ""}
{ "Info" "" "" "2024.09.03.19:31:56 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2024.09.03.19:31:56 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1725402716565 ""}
{ "Info" "" "" "2024.09.03.19:31:56 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 0 "2024.09.03.19:31:56 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" 0 0 "Shell" 0 -1 1725402716565 ""}
{ "Info" "" "" "2024.09.03.19:31:56 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2024.09.03.19:31:56 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1725402716566 ""}
{ "Info" "" "" "2024.09.03.19:31:56 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 0 "2024.09.03.19:31:56 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" 0 0 "Shell" 0 -1 1725402716566 ""}
{ "Info" "" "" "2024.09.03.19:31:56 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2024.09.03.19:31:56 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1725402716566 ""}
{ "Info" "" "" "2024.09.03.19:31:56 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2024.09.03.19:31:56 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1725402716567 ""}
{ "Info" "" "" "2024.09.03.19:31:56 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2024.09.03.19:31:56 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1725402716569 ""}
{ "Info" "" "" "2024.09.03.19:31:56 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2024.09.03.19:31:56 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1725402716572 ""}
{ "Info" "" "" "2024.09.03.19:31:56 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2024.09.03.19:31:56 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1725402716575 ""}
{ "Info" "" "" "2024.09.03.19:31:56 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2024.09.03.19:31:56 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1725402716577 ""}
{ "Info" "" "" "2024.09.03.19:31:56 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2024.09.03.19:31:56 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1725402716579 ""}
{ "Info" "" "" "2024.09.03.19:31:56 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2024.09.03.19:31:56 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1725402716580 ""}
{ "Info" "" "" "2024.09.03.19:31:56 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2024.09.03.19:31:56 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1725402716583 ""}
{ "Info" "" "" "2024.09.03.19:31:56 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2024.09.03.19:31:56 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1725402716587 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.09.03.19:31:56 Info: Reusing file /home/ariel/insper/24_2/soc/lab-2/niosLab2/synthesis/submodules" {  } {  } 0 0 "2024.09.03.19:31:56 Info: Reusing file /home/ariel/insper/24_2/soc/lab-2/niosLab2/synthesis/submodules" 0 0 "Shell" 0 -1 1725402716588 ""}
{ "Info" "" "" "2024.09.03.19:31:56 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2024.09.03.19:31:56 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1725402716589 ""}
{ "Info" "" "" "2024.09.03.19:31:56 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2024.09.03.19:31:56 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1725402716590 ""}
{ "Info" "" "" "2024.09.03.19:31:56 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2024.09.03.19:31:56 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1725402716594 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.09.03.19:31:56 Info: Reusing file /home/ariel/insper/24_2/soc/lab-2/niosLab2/synthesis/submodules" {  } {  } 0 0 "2024.09.03.19:31:56 Info: Reusing file /home/ariel/insper/24_2/soc/lab-2/niosLab2/synthesis/submodules" 0 0 "Shell" 0 -1 1725402716594 ""}
{ "Info" "" "" "2024.09.03.19:31:56 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2024.09.03.19:31:56 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1725402716601 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.09.03.19:31:56 Info: Reusing file /home/ariel/insper/24_2/soc/lab-2/niosLab2/synthesis/submodules" {  } {  } 0 0 "2024.09.03.19:31:56 Info: Reusing file /home/ariel/insper/24_2/soc/lab-2/niosLab2/synthesis/submodules" 0 0 "Shell" 0 -1 1725402716601 ""}
{ "Info" "" "" "2024.09.03.19:31:56 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2024.09.03.19:31:56 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1725402716622 ""}
{ "Info" "" "" "2024.09.03.19:31:56 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2024.09.03.19:31:56 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1725402716623 ""}
{ "Info" "" "" "2024.09.03.19:31:56 Info: niosLab2: Done \"niosLab2\" with 29 modules, 45 files" {  } {  } 0 0 "2024.09.03.19:31:56 Info: niosLab2: Done \"niosLab2\" with 29 modules, 45 files" 0 0 "Shell" 0 -1 1725402716624 ""}
{ "Info" "" "" "2024.09.03.19:31:56 Info: qsys-generate succeeded." {  } {  } 0 0 "2024.09.03.19:31:56 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1725402716712 ""}
{ "Info" "" "" "2024.09.03.19:31:56 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2024.09.03.19:31:56 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1725402716712 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys niosLab2.qsys " "Completed upgrading IP component Qsys with file \"niosLab2.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1725402716820 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/home/ariel/intelFPGA_lite/23.1std/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script /home/ariel/intelFPGA_lite/23.1std/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1725402717103 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 3 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "619 " "Peak virtual memory: 619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725402717103 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep  3 19:31:57 2024 " "Processing ended: Tue Sep  3 19:31:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725402717103 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725402717103 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725402717103 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1725402717103 ""}
