// Seed: 938107130
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output uwire id_2;
  input wire id_1;
  always @(posedge -1) for (id_2 = id_1; {id_1}; id_2++) $signed(98);
  ;
  assign module_1.id_12 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd39,
    parameter id_7 = 32'd43,
    parameter id_8 = 32'd38
) (
    input wor id_0,
    output wor id_1,
    input wor id_2,
    input tri id_3,
    input supply1 id_4,
    input supply1 id_5,
    input uwire _id_6,
    output supply1 _id_7,
    output tri _id_8,
    input wand id_9,
    input supply0 id_10,
    input wor id_11,
    output tri id_12,
    input wire id_13,
    output wand id_14,
    output wire id_15,
    output tri id_16,
    output tri1 id_17,
    output tri0 id_18
);
  integer [1 : id_8] id_20[id_6  +  1  <  id_7 : 1];
  logic id_21;
  ;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20
  );
endmodule
