<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="idea_rcs1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="keygen_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="keygen_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mulop_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_control_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_control_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_control_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_control_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_idea_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_idea_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_idea_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_idea_single_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_idea_single_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_idea_single_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_idea_single_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_idea_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_keygen_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_keygen_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_mulitplexer_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_mulitplexer_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_reg_sync_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_reg_sync_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1447515064" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1447515064">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447648605" xil_pn:in_ck="-3092422362182204192" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1447648604">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../Exercise1/direct_implementation/addop.vhd"/>
      <outfile xil_pn:name="../../Exercise1/direct_implementation/idea.vhd"/>
      <outfile xil_pn:name="../../Exercise1/direct_implementation/mulop.vhd"/>
      <outfile xil_pn:name="../../Exercise1/direct_implementation/round.vhd"/>
      <outfile xil_pn:name="../../Exercise1/direct_implementation/tb_addop.vhd"/>
      <outfile xil_pn:name="../../Exercise1/direct_implementation/tb_idea.vhd"/>
      <outfile xil_pn:name="../../Exercise1/direct_implementation/tb_mulop.vhd"/>
      <outfile xil_pn:name="../../Exercise1/direct_implementation/tb_round.vhd"/>
      <outfile xil_pn:name="../../Exercise1/direct_implementation/tb_trafo.vhd"/>
      <outfile xil_pn:name="../../Exercise1/direct_implementation/tb_xorop.vhd"/>
      <outfile xil_pn:name="../../Exercise1/direct_implementation/trafo.vhd"/>
      <outfile xil_pn:name="../../Exercise1/direct_implementation/xorop.vhd"/>
      <outfile xil_pn:name="control.vhd"/>
      <outfile xil_pn:name="idea_single.vhd"/>
      <outfile xil_pn:name="keygen.vhd"/>
      <outfile xil_pn:name="multiplexer.vhd"/>
      <outfile xil_pn:name="register.vhd"/>
      <outfile xil_pn:name="tb_control.vhd"/>
      <outfile xil_pn:name="tb_idea_single.vhd"/>
      <outfile xil_pn:name="tb_keygen.vhd"/>
      <outfile xil_pn:name="tb_mulitplexer.vhd"/>
      <outfile xil_pn:name="tb_register_16bit.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1447647588" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-992959120340351969" xil_pn:start_ts="1447647588">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447647588" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="437823467375006689" xil_pn:start_ts="1447647588">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447515064" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-36424632853870981" xil_pn:start_ts="1447515064">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447648609" xil_pn:in_ck="-3092422362182204192" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1447648609">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../Exercise1/direct_implementation/addop.vhd"/>
      <outfile xil_pn:name="../../Exercise1/direct_implementation/idea.vhd"/>
      <outfile xil_pn:name="../../Exercise1/direct_implementation/mulop.vhd"/>
      <outfile xil_pn:name="../../Exercise1/direct_implementation/round.vhd"/>
      <outfile xil_pn:name="../../Exercise1/direct_implementation/tb_addop.vhd"/>
      <outfile xil_pn:name="../../Exercise1/direct_implementation/tb_idea.vhd"/>
      <outfile xil_pn:name="../../Exercise1/direct_implementation/tb_mulop.vhd"/>
      <outfile xil_pn:name="../../Exercise1/direct_implementation/tb_round.vhd"/>
      <outfile xil_pn:name="../../Exercise1/direct_implementation/tb_trafo.vhd"/>
      <outfile xil_pn:name="../../Exercise1/direct_implementation/tb_xorop.vhd"/>
      <outfile xil_pn:name="../../Exercise1/direct_implementation/trafo.vhd"/>
      <outfile xil_pn:name="../../Exercise1/direct_implementation/xorop.vhd"/>
      <outfile xil_pn:name="control.vhd"/>
      <outfile xil_pn:name="idea_single.vhd"/>
      <outfile xil_pn:name="keygen.vhd"/>
      <outfile xil_pn:name="multiplexer.vhd"/>
      <outfile xil_pn:name="register.vhd"/>
      <outfile xil_pn:name="tb_control.vhd"/>
      <outfile xil_pn:name="tb_idea_single.vhd"/>
      <outfile xil_pn:name="tb_keygen.vhd"/>
      <outfile xil_pn:name="tb_mulitplexer.vhd"/>
      <outfile xil_pn:name="tb_register_16bit.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1447648616" xil_pn:in_ck="-3092422362182204192" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1306674441119496512" xil_pn:start_ts="1447648609">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_idea_single_beh.prj"/>
      <outfile xil_pn:name="tb_idea_single_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1447648846" xil_pn:in_ck="1352214766707969642" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7667346061822588115" xil_pn:start_ts="1447648846">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_idea_single_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
