

================================================================
== Synthesis Summary Report of 'doitgen'
================================================================
+ General Information: 
    * Date:           Mon May  5 08:32:31 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        doitgen
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+
    |                    Modules                    | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |             |            |     |
    |                    & Loops                    | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |      FF     |     LUT    | URAM|
    +-----------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+
    |+ doitgen                                      |     -|  0.00|     3047|  1.524e+04|         -|     3048|     -|        no|     -|  275 (3%)|  105769 (4%)|  96727 (7%)|    -|
    | + doitgen_Pipeline_MAIN_LOOP_VITIS_LOOP_82_1  |     -|  0.00|     3046|  1.523e+04|         -|     3046|     -|        no|     -|  275 (3%)|   63206 (2%)|  30241 (2%)|    -|
    |  o MAIN_LOOP_VITIS_LOOP_82_1                  |    II|  3.65|     3044|  1.522e+04|        51|        6|   500|       yes|     -|         -|            -|           -|    -|
    +-----------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface     | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|               | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem_0  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_1  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_10 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_11 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_12 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_13 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_14 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_15 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_16 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_17 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_18 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_19 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_2  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_20 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_21 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_22 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_23 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_24 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_25 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_26 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_27 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_28 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_29 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_3  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_4  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_5  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_6  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_7  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_8  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_9  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 11            | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | nr       | 0x10   | 32    | W      | Data signal of nr                |                                                                      |
| s_axi_control | nq       | 0x18   | 32    | W      | Data signal of nq                |                                                                      |
| s_axi_control | np       | 0x20   | 32    | W      | Data signal of np                |                                                                      |
| s_axi_control | A_0_1    | 0x28   | 32    | W      | Data signal of A_0               |                                                                      |
| s_axi_control | A_0_2    | 0x2c   | 32    | W      | Data signal of A_0               |                                                                      |
| s_axi_control | A_1_1    | 0x34   | 32    | W      | Data signal of A_1               |                                                                      |
| s_axi_control | A_1_2    | 0x38   | 32    | W      | Data signal of A_1               |                                                                      |
| s_axi_control | A_2_1    | 0x40   | 32    | W      | Data signal of A_2               |                                                                      |
| s_axi_control | A_2_2    | 0x44   | 32    | W      | Data signal of A_2               |                                                                      |
| s_axi_control | A_3_1    | 0x4c   | 32    | W      | Data signal of A_3               |                                                                      |
| s_axi_control | A_3_2    | 0x50   | 32    | W      | Data signal of A_3               |                                                                      |
| s_axi_control | A_4_1    | 0x58   | 32    | W      | Data signal of A_4               |                                                                      |
| s_axi_control | A_4_2    | 0x5c   | 32    | W      | Data signal of A_4               |                                                                      |
| s_axi_control | A_5_1    | 0x64   | 32    | W      | Data signal of A_5               |                                                                      |
| s_axi_control | A_5_2    | 0x68   | 32    | W      | Data signal of A_5               |                                                                      |
| s_axi_control | A_6_1    | 0x70   | 32    | W      | Data signal of A_6               |                                                                      |
| s_axi_control | A_6_2    | 0x74   | 32    | W      | Data signal of A_6               |                                                                      |
| s_axi_control | A_7_1    | 0x7c   | 32    | W      | Data signal of A_7               |                                                                      |
| s_axi_control | A_7_2    | 0x80   | 32    | W      | Data signal of A_7               |                                                                      |
| s_axi_control | A_8_1    | 0x88   | 32    | W      | Data signal of A_8               |                                                                      |
| s_axi_control | A_8_2    | 0x8c   | 32    | W      | Data signal of A_8               |                                                                      |
| s_axi_control | A_9_1    | 0x94   | 32    | W      | Data signal of A_9               |                                                                      |
| s_axi_control | A_9_2    | 0x98   | 32    | W      | Data signal of A_9               |                                                                      |
| s_axi_control | A_10_1   | 0xa0   | 32    | W      | Data signal of A_10              |                                                                      |
| s_axi_control | A_10_2   | 0xa4   | 32    | W      | Data signal of A_10              |                                                                      |
| s_axi_control | A_11_1   | 0xac   | 32    | W      | Data signal of A_11              |                                                                      |
| s_axi_control | A_11_2   | 0xb0   | 32    | W      | Data signal of A_11              |                                                                      |
| s_axi_control | A_12_1   | 0xb8   | 32    | W      | Data signal of A_12              |                                                                      |
| s_axi_control | A_12_2   | 0xbc   | 32    | W      | Data signal of A_12              |                                                                      |
| s_axi_control | A_13_1   | 0xc4   | 32    | W      | Data signal of A_13              |                                                                      |
| s_axi_control | A_13_2   | 0xc8   | 32    | W      | Data signal of A_13              |                                                                      |
| s_axi_control | A_14_1   | 0xd0   | 32    | W      | Data signal of A_14              |                                                                      |
| s_axi_control | A_14_2   | 0xd4   | 32    | W      | Data signal of A_14              |                                                                      |
| s_axi_control | A_15_1   | 0xdc   | 32    | W      | Data signal of A_15              |                                                                      |
| s_axi_control | A_15_2   | 0xe0   | 32    | W      | Data signal of A_15              |                                                                      |
| s_axi_control | A_16_1   | 0xe8   | 32    | W      | Data signal of A_16              |                                                                      |
| s_axi_control | A_16_2   | 0xec   | 32    | W      | Data signal of A_16              |                                                                      |
| s_axi_control | A_17_1   | 0xf4   | 32    | W      | Data signal of A_17              |                                                                      |
| s_axi_control | A_17_2   | 0xf8   | 32    | W      | Data signal of A_17              |                                                                      |
| s_axi_control | A_18_1   | 0x100  | 32    | W      | Data signal of A_18              |                                                                      |
| s_axi_control | A_18_2   | 0x104  | 32    | W      | Data signal of A_18              |                                                                      |
| s_axi_control | A_19_1   | 0x10c  | 32    | W      | Data signal of A_19              |                                                                      |
| s_axi_control | A_19_2   | 0x110  | 32    | W      | Data signal of A_19              |                                                                      |
| s_axi_control | A_20_1   | 0x118  | 32    | W      | Data signal of A_20              |                                                                      |
| s_axi_control | A_20_2   | 0x11c  | 32    | W      | Data signal of A_20              |                                                                      |
| s_axi_control | A_21_1   | 0x124  | 32    | W      | Data signal of A_21              |                                                                      |
| s_axi_control | A_21_2   | 0x128  | 32    | W      | Data signal of A_21              |                                                                      |
| s_axi_control | A_22_1   | 0x130  | 32    | W      | Data signal of A_22              |                                                                      |
| s_axi_control | A_22_2   | 0x134  | 32    | W      | Data signal of A_22              |                                                                      |
| s_axi_control | A_23_1   | 0x13c  | 32    | W      | Data signal of A_23              |                                                                      |
| s_axi_control | A_23_2   | 0x140  | 32    | W      | Data signal of A_23              |                                                                      |
| s_axi_control | A_24_1   | 0x148  | 32    | W      | Data signal of A_24              |                                                                      |
| s_axi_control | A_24_2   | 0x14c  | 32    | W      | Data signal of A_24              |                                                                      |
| s_axi_control | A_25_1   | 0x154  | 32    | W      | Data signal of A_25              |                                                                      |
| s_axi_control | A_25_2   | 0x158  | 32    | W      | Data signal of A_25              |                                                                      |
| s_axi_control | A_26_1   | 0x160  | 32    | W      | Data signal of A_26              |                                                                      |
| s_axi_control | A_26_2   | 0x164  | 32    | W      | Data signal of A_26              |                                                                      |
| s_axi_control | A_27_1   | 0x16c  | 32    | W      | Data signal of A_27              |                                                                      |
| s_axi_control | A_27_2   | 0x170  | 32    | W      | Data signal of A_27              |                                                                      |
| s_axi_control | A_28_1   | 0x178  | 32    | W      | Data signal of A_28              |                                                                      |
| s_axi_control | A_28_2   | 0x17c  | 32    | W      | Data signal of A_28              |                                                                      |
| s_axi_control | A_29_1   | 0x184  | 32    | W      | Data signal of A_29              |                                                                      |
| s_axi_control | A_29_2   | 0x188  | 32    | W      | Data signal of A_29              |                                                                      |
| s_axi_control | C4_0_1   | 0x190  | 32    | W      | Data signal of C4_0              |                                                                      |
| s_axi_control | C4_0_2   | 0x194  | 32    | W      | Data signal of C4_0              |                                                                      |
| s_axi_control | C4_1_1   | 0x19c  | 32    | W      | Data signal of C4_1              |                                                                      |
| s_axi_control | C4_1_2   | 0x1a0  | 32    | W      | Data signal of C4_1              |                                                                      |
| s_axi_control | C4_2_1   | 0x1a8  | 32    | W      | Data signal of C4_2              |                                                                      |
| s_axi_control | C4_2_2   | 0x1ac  | 32    | W      | Data signal of C4_2              |                                                                      |
| s_axi_control | C4_3_1   | 0x1b4  | 32    | W      | Data signal of C4_3              |                                                                      |
| s_axi_control | C4_3_2   | 0x1b8  | 32    | W      | Data signal of C4_3              |                                                                      |
| s_axi_control | C4_4_1   | 0x1c0  | 32    | W      | Data signal of C4_4              |                                                                      |
| s_axi_control | C4_4_2   | 0x1c4  | 32    | W      | Data signal of C4_4              |                                                                      |
| s_axi_control | C4_5_1   | 0x1cc  | 32    | W      | Data signal of C4_5              |                                                                      |
| s_axi_control | C4_5_2   | 0x1d0  | 32    | W      | Data signal of C4_5              |                                                                      |
| s_axi_control | C4_6_1   | 0x1d8  | 32    | W      | Data signal of C4_6              |                                                                      |
| s_axi_control | C4_6_2   | 0x1dc  | 32    | W      | Data signal of C4_6              |                                                                      |
| s_axi_control | C4_7_1   | 0x1e4  | 32    | W      | Data signal of C4_7              |                                                                      |
| s_axi_control | C4_7_2   | 0x1e8  | 32    | W      | Data signal of C4_7              |                                                                      |
| s_axi_control | C4_8_1   | 0x1f0  | 32    | W      | Data signal of C4_8              |                                                                      |
| s_axi_control | C4_8_2   | 0x1f4  | 32    | W      | Data signal of C4_8              |                                                                      |
| s_axi_control | C4_9_1   | 0x1fc  | 32    | W      | Data signal of C4_9              |                                                                      |
| s_axi_control | C4_9_2   | 0x200  | 32    | W      | Data signal of C4_9              |                                                                      |
| s_axi_control | C4_10_1  | 0x208  | 32    | W      | Data signal of C4_10             |                                                                      |
| s_axi_control | C4_10_2  | 0x20c  | 32    | W      | Data signal of C4_10             |                                                                      |
| s_axi_control | C4_11_1  | 0x214  | 32    | W      | Data signal of C4_11             |                                                                      |
| s_axi_control | C4_11_2  | 0x218  | 32    | W      | Data signal of C4_11             |                                                                      |
| s_axi_control | C4_12_1  | 0x220  | 32    | W      | Data signal of C4_12             |                                                                      |
| s_axi_control | C4_12_2  | 0x224  | 32    | W      | Data signal of C4_12             |                                                                      |
| s_axi_control | C4_13_1  | 0x22c  | 32    | W      | Data signal of C4_13             |                                                                      |
| s_axi_control | C4_13_2  | 0x230  | 32    | W      | Data signal of C4_13             |                                                                      |
| s_axi_control | C4_14_1  | 0x238  | 32    | W      | Data signal of C4_14             |                                                                      |
| s_axi_control | C4_14_2  | 0x23c  | 32    | W      | Data signal of C4_14             |                                                                      |
| s_axi_control | C4_15_1  | 0x244  | 32    | W      | Data signal of C4_15             |                                                                      |
| s_axi_control | C4_15_2  | 0x248  | 32    | W      | Data signal of C4_15             |                                                                      |
| s_axi_control | C4_16_1  | 0x250  | 32    | W      | Data signal of C4_16             |                                                                      |
| s_axi_control | C4_16_2  | 0x254  | 32    | W      | Data signal of C4_16             |                                                                      |
| s_axi_control | C4_17_1  | 0x25c  | 32    | W      | Data signal of C4_17             |                                                                      |
| s_axi_control | C4_17_2  | 0x260  | 32    | W      | Data signal of C4_17             |                                                                      |
| s_axi_control | C4_18_1  | 0x268  | 32    | W      | Data signal of C4_18             |                                                                      |
| s_axi_control | C4_18_2  | 0x26c  | 32    | W      | Data signal of C4_18             |                                                                      |
| s_axi_control | C4_19_1  | 0x274  | 32    | W      | Data signal of C4_19             |                                                                      |
| s_axi_control | C4_19_2  | 0x278  | 32    | W      | Data signal of C4_19             |                                                                      |
| s_axi_control | C4_20_1  | 0x280  | 32    | W      | Data signal of C4_20             |                                                                      |
| s_axi_control | C4_20_2  | 0x284  | 32    | W      | Data signal of C4_20             |                                                                      |
| s_axi_control | C4_21_1  | 0x28c  | 32    | W      | Data signal of C4_21             |                                                                      |
| s_axi_control | C4_21_2  | 0x290  | 32    | W      | Data signal of C4_21             |                                                                      |
| s_axi_control | C4_22_1  | 0x298  | 32    | W      | Data signal of C4_22             |                                                                      |
| s_axi_control | C4_22_2  | 0x29c  | 32    | W      | Data signal of C4_22             |                                                                      |
| s_axi_control | C4_23_1  | 0x2a4  | 32    | W      | Data signal of C4_23             |                                                                      |
| s_axi_control | C4_23_2  | 0x2a8  | 32    | W      | Data signal of C4_23             |                                                                      |
| s_axi_control | C4_24_1  | 0x2b0  | 32    | W      | Data signal of C4_24             |                                                                      |
| s_axi_control | C4_24_2  | 0x2b4  | 32    | W      | Data signal of C4_24             |                                                                      |
| s_axi_control | C4_25_1  | 0x2bc  | 32    | W      | Data signal of C4_25             |                                                                      |
| s_axi_control | C4_25_2  | 0x2c0  | 32    | W      | Data signal of C4_25             |                                                                      |
| s_axi_control | C4_26_1  | 0x2c8  | 32    | W      | Data signal of C4_26             |                                                                      |
| s_axi_control | C4_26_2  | 0x2cc  | 32    | W      | Data signal of C4_26             |                                                                      |
| s_axi_control | C4_27_1  | 0x2d4  | 32    | W      | Data signal of C4_27             |                                                                      |
| s_axi_control | C4_27_2  | 0x2d8  | 32    | W      | Data signal of C4_27             |                                                                      |
| s_axi_control | C4_28_1  | 0x2e0  | 32    | W      | Data signal of C4_28             |                                                                      |
| s_axi_control | C4_28_2  | 0x2e4  | 32    | W      | Data signal of C4_28             |                                                                      |
| s_axi_control | C4_29_1  | 0x2ec  | 32    | W      | Data signal of C4_29             |                                                                      |
| s_axi_control | C4_29_2  | 0x2f0  | 32    | W      | Data signal of C4_29             |                                                                      |
| s_axi_control | sum_0_1  | 0x2f8  | 32    | W      | Data signal of sum_0             |                                                                      |
| s_axi_control | sum_0_2  | 0x2fc  | 32    | W      | Data signal of sum_0             |                                                                      |
| s_axi_control | sum_1_1  | 0x304  | 32    | W      | Data signal of sum_1             |                                                                      |
| s_axi_control | sum_1_2  | 0x308  | 32    | W      | Data signal of sum_1             |                                                                      |
| s_axi_control | sum_2_1  | 0x310  | 32    | W      | Data signal of sum_2             |                                                                      |
| s_axi_control | sum_2_2  | 0x314  | 32    | W      | Data signal of sum_2             |                                                                      |
| s_axi_control | sum_3_1  | 0x31c  | 32    | W      | Data signal of sum_3             |                                                                      |
| s_axi_control | sum_3_2  | 0x320  | 32    | W      | Data signal of sum_3             |                                                                      |
| s_axi_control | sum_4_1  | 0x328  | 32    | W      | Data signal of sum_4             |                                                                      |
| s_axi_control | sum_4_2  | 0x32c  | 32    | W      | Data signal of sum_4             |                                                                      |
| s_axi_control | sum_5_1  | 0x334  | 32    | W      | Data signal of sum_5             |                                                                      |
| s_axi_control | sum_5_2  | 0x338  | 32    | W      | Data signal of sum_5             |                                                                      |
| s_axi_control | sum_6_1  | 0x340  | 32    | W      | Data signal of sum_6             |                                                                      |
| s_axi_control | sum_6_2  | 0x344  | 32    | W      | Data signal of sum_6             |                                                                      |
| s_axi_control | sum_7_1  | 0x34c  | 32    | W      | Data signal of sum_7             |                                                                      |
| s_axi_control | sum_7_2  | 0x350  | 32    | W      | Data signal of sum_7             |                                                                      |
| s_axi_control | sum_8_1  | 0x358  | 32    | W      | Data signal of sum_8             |                                                                      |
| s_axi_control | sum_8_2  | 0x35c  | 32    | W      | Data signal of sum_8             |                                                                      |
| s_axi_control | sum_9_1  | 0x364  | 32    | W      | Data signal of sum_9             |                                                                      |
| s_axi_control | sum_9_2  | 0x368  | 32    | W      | Data signal of sum_9             |                                                                      |
| s_axi_control | sum_10_1 | 0x370  | 32    | W      | Data signal of sum_10            |                                                                      |
| s_axi_control | sum_10_2 | 0x374  | 32    | W      | Data signal of sum_10            |                                                                      |
| s_axi_control | sum_11_1 | 0x37c  | 32    | W      | Data signal of sum_11            |                                                                      |
| s_axi_control | sum_11_2 | 0x380  | 32    | W      | Data signal of sum_11            |                                                                      |
| s_axi_control | sum_12_1 | 0x388  | 32    | W      | Data signal of sum_12            |                                                                      |
| s_axi_control | sum_12_2 | 0x38c  | 32    | W      | Data signal of sum_12            |                                                                      |
| s_axi_control | sum_13_1 | 0x394  | 32    | W      | Data signal of sum_13            |                                                                      |
| s_axi_control | sum_13_2 | 0x398  | 32    | W      | Data signal of sum_13            |                                                                      |
| s_axi_control | sum_14_1 | 0x3a0  | 32    | W      | Data signal of sum_14            |                                                                      |
| s_axi_control | sum_14_2 | 0x3a4  | 32    | W      | Data signal of sum_14            |                                                                      |
| s_axi_control | sum_15_1 | 0x3ac  | 32    | W      | Data signal of sum_15            |                                                                      |
| s_axi_control | sum_15_2 | 0x3b0  | 32    | W      | Data signal of sum_15            |                                                                      |
| s_axi_control | sum_16_1 | 0x3b8  | 32    | W      | Data signal of sum_16            |                                                                      |
| s_axi_control | sum_16_2 | 0x3bc  | 32    | W      | Data signal of sum_16            |                                                                      |
| s_axi_control | sum_17_1 | 0x3c4  | 32    | W      | Data signal of sum_17            |                                                                      |
| s_axi_control | sum_17_2 | 0x3c8  | 32    | W      | Data signal of sum_17            |                                                                      |
| s_axi_control | sum_18_1 | 0x3d0  | 32    | W      | Data signal of sum_18            |                                                                      |
| s_axi_control | sum_18_2 | 0x3d4  | 32    | W      | Data signal of sum_18            |                                                                      |
| s_axi_control | sum_19_1 | 0x3dc  | 32    | W      | Data signal of sum_19            |                                                                      |
| s_axi_control | sum_19_2 | 0x3e0  | 32    | W      | Data signal of sum_19            |                                                                      |
| s_axi_control | sum_20_1 | 0x3e8  | 32    | W      | Data signal of sum_20            |                                                                      |
| s_axi_control | sum_20_2 | 0x3ec  | 32    | W      | Data signal of sum_20            |                                                                      |
| s_axi_control | sum_21_1 | 0x3f4  | 32    | W      | Data signal of sum_21            |                                                                      |
| s_axi_control | sum_21_2 | 0x3f8  | 32    | W      | Data signal of sum_21            |                                                                      |
| s_axi_control | sum_22_1 | 0x400  | 32    | W      | Data signal of sum_22            |                                                                      |
| s_axi_control | sum_22_2 | 0x404  | 32    | W      | Data signal of sum_22            |                                                                      |
| s_axi_control | sum_23_1 | 0x40c  | 32    | W      | Data signal of sum_23            |                                                                      |
| s_axi_control | sum_23_2 | 0x410  | 32    | W      | Data signal of sum_23            |                                                                      |
| s_axi_control | sum_24_1 | 0x418  | 32    | W      | Data signal of sum_24            |                                                                      |
| s_axi_control | sum_24_2 | 0x41c  | 32    | W      | Data signal of sum_24            |                                                                      |
| s_axi_control | sum_25_1 | 0x424  | 32    | W      | Data signal of sum_25            |                                                                      |
| s_axi_control | sum_25_2 | 0x428  | 32    | W      | Data signal of sum_25            |                                                                      |
| s_axi_control | sum_26_1 | 0x430  | 32    | W      | Data signal of sum_26            |                                                                      |
| s_axi_control | sum_26_2 | 0x434  | 32    | W      | Data signal of sum_26            |                                                                      |
| s_axi_control | sum_27_1 | 0x43c  | 32    | W      | Data signal of sum_27            |                                                                      |
| s_axi_control | sum_27_2 | 0x440  | 32    | W      | Data signal of sum_27            |                                                                      |
| s_axi_control | sum_28_1 | 0x448  | 32    | W      | Data signal of sum_28            |                                                                      |
| s_axi_control | sum_28_2 | 0x44c  | 32    | W      | Data signal of sum_28            |                                                                      |
| s_axi_control | sum_29_1 | 0x454  | 32    | W      | Data signal of sum_29            |                                                                      |
| s_axi_control | sum_29_2 | 0x458  | 32    | W      | Data signal of sum_29            |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| nr       | in        | int      |
| nq       | in        | int      |
| np       | in        | int      |
| A        | inout     | double*  |
| C4       | inout     | double*  |
| sum      | inout     | double*  |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                      |
+----------+---------------+-----------+----------+------------------------------+
| nr       | s_axi_control | register  |          | name=nr offset=0x10 range=32 |
| nq       | s_axi_control | register  |          | name=nq offset=0x18 range=32 |
| np       | s_axi_control | register  |          | name=np offset=0x20 range=32 |
| A        | m_axi_gmem_0  | interface |          |                              |
| A        | s_axi_control | interface | offset   |                              |
| A        | m_axi_gmem_1  | interface |          |                              |
| A        | s_axi_control | interface | offset   |                              |
| A        | m_axi_gmem_2  | interface |          |                              |
| A        | s_axi_control | interface | offset   |                              |
| A        | m_axi_gmem_3  | interface |          |                              |
| A        | s_axi_control | interface | offset   |                              |
| A        | m_axi_gmem_4  | interface |          |                              |
| A        | s_axi_control | interface | offset   |                              |
| A        | m_axi_gmem_5  | interface |          |                              |
| A        | s_axi_control | interface | offset   |                              |
| A        | m_axi_gmem_6  | interface |          |                              |
| A        | s_axi_control | interface | offset   |                              |
| A        | m_axi_gmem_7  | interface |          |                              |
| A        | s_axi_control | interface | offset   |                              |
| A        | m_axi_gmem_8  | interface |          |                              |
| A        | s_axi_control | interface | offset   |                              |
| A        | m_axi_gmem_9  | interface |          |                              |
| A        | s_axi_control | interface | offset   |                              |
| A        | m_axi_gmem_10 | interface |          |                              |
| A        | s_axi_control | interface | offset   |                              |
| A        | m_axi_gmem_11 | interface |          |                              |
| A        | s_axi_control | interface | offset   |                              |
| A        | m_axi_gmem_12 | interface |          |                              |
| A        | s_axi_control | interface | offset   |                              |
| A        | m_axi_gmem_13 | interface |          |                              |
| A        | s_axi_control | interface | offset   |                              |
| A        | m_axi_gmem_14 | interface |          |                              |
| A        | s_axi_control | interface | offset   |                              |
| A        | m_axi_gmem_15 | interface |          |                              |
| A        | s_axi_control | interface | offset   |                              |
| A        | m_axi_gmem_16 | interface |          |                              |
| A        | s_axi_control | interface | offset   |                              |
| A        | m_axi_gmem_17 | interface |          |                              |
| A        | s_axi_control | interface | offset   |                              |
| A        | m_axi_gmem_18 | interface |          |                              |
| A        | s_axi_control | interface | offset   |                              |
| A        | m_axi_gmem_19 | interface |          |                              |
| A        | s_axi_control | interface | offset   |                              |
| A        | m_axi_gmem_20 | interface |          |                              |
| A        | s_axi_control | interface | offset   |                              |
| A        | m_axi_gmem_21 | interface |          |                              |
| A        | s_axi_control | interface | offset   |                              |
| A        | m_axi_gmem_22 | interface |          |                              |
| A        | s_axi_control | interface | offset   |                              |
| A        | m_axi_gmem_23 | interface |          |                              |
| A        | s_axi_control | interface | offset   |                              |
| A        | m_axi_gmem_24 | interface |          |                              |
| A        | s_axi_control | interface | offset   |                              |
| A        | m_axi_gmem_25 | interface |          |                              |
| A        | s_axi_control | interface | offset   |                              |
| A        | m_axi_gmem_26 | interface |          |                              |
| A        | s_axi_control | interface | offset   |                              |
| A        | m_axi_gmem_27 | interface |          |                              |
| A        | s_axi_control | interface | offset   |                              |
| A        | m_axi_gmem_28 | interface |          |                              |
| A        | s_axi_control | interface | offset   |                              |
| A        | m_axi_gmem_29 | interface |          |                              |
| A        | s_axi_control | interface | offset   |                              |
| C4       | m_axi_gmem_0  | interface |          |                              |
| C4       | s_axi_control | interface | offset   |                              |
| C4       | m_axi_gmem_1  | interface |          |                              |
| C4       | s_axi_control | interface | offset   |                              |
| C4       | m_axi_gmem_2  | interface |          |                              |
| C4       | s_axi_control | interface | offset   |                              |
| C4       | m_axi_gmem_3  | interface |          |                              |
| C4       | s_axi_control | interface | offset   |                              |
| C4       | m_axi_gmem_4  | interface |          |                              |
| C4       | s_axi_control | interface | offset   |                              |
| C4       | m_axi_gmem_5  | interface |          |                              |
| C4       | s_axi_control | interface | offset   |                              |
| C4       | m_axi_gmem_6  | interface |          |                              |
| C4       | s_axi_control | interface | offset   |                              |
| C4       | m_axi_gmem_7  | interface |          |                              |
| C4       | s_axi_control | interface | offset   |                              |
| C4       | m_axi_gmem_8  | interface |          |                              |
| C4       | s_axi_control | interface | offset   |                              |
| C4       | m_axi_gmem_9  | interface |          |                              |
| C4       | s_axi_control | interface | offset   |                              |
| C4       | m_axi_gmem_10 | interface |          |                              |
| C4       | s_axi_control | interface | offset   |                              |
| C4       | m_axi_gmem_11 | interface |          |                              |
| C4       | s_axi_control | interface | offset   |                              |
| C4       | m_axi_gmem_12 | interface |          |                              |
| C4       | s_axi_control | interface | offset   |                              |
| C4       | m_axi_gmem_13 | interface |          |                              |
| C4       | s_axi_control | interface | offset   |                              |
| C4       | m_axi_gmem_14 | interface |          |                              |
| C4       | s_axi_control | interface | offset   |                              |
| C4       | m_axi_gmem_15 | interface |          |                              |
| C4       | s_axi_control | interface | offset   |                              |
| C4       | m_axi_gmem_16 | interface |          |                              |
| C4       | s_axi_control | interface | offset   |                              |
| C4       | m_axi_gmem_17 | interface |          |                              |
| C4       | s_axi_control | interface | offset   |                              |
| C4       | m_axi_gmem_18 | interface |          |                              |
| C4       | s_axi_control | interface | offset   |                              |
| C4       | m_axi_gmem_19 | interface |          |                              |
| C4       | s_axi_control | interface | offset   |                              |
| C4       | m_axi_gmem_20 | interface |          |                              |
| C4       | s_axi_control | interface | offset   |                              |
| C4       | m_axi_gmem_21 | interface |          |                              |
| C4       | s_axi_control | interface | offset   |                              |
| C4       | m_axi_gmem_22 | interface |          |                              |
| C4       | s_axi_control | interface | offset   |                              |
| C4       | m_axi_gmem_23 | interface |          |                              |
| C4       | s_axi_control | interface | offset   |                              |
| C4       | m_axi_gmem_24 | interface |          |                              |
| C4       | s_axi_control | interface | offset   |                              |
| C4       | m_axi_gmem_25 | interface |          |                              |
| C4       | s_axi_control | interface | offset   |                              |
| C4       | m_axi_gmem_26 | interface |          |                              |
| C4       | s_axi_control | interface | offset   |                              |
| C4       | m_axi_gmem_27 | interface |          |                              |
| C4       | s_axi_control | interface | offset   |                              |
| C4       | m_axi_gmem_28 | interface |          |                              |
| C4       | s_axi_control | interface | offset   |                              |
| C4       | m_axi_gmem_29 | interface |          |                              |
| C4       | s_axi_control | interface | offset   |                              |
| sum      | m_axi_gmem_0  | interface |          |                              |
| sum      | s_axi_control | interface | offset   |                              |
| sum      | m_axi_gmem_1  | interface |          |                              |
| sum      | s_axi_control | interface | offset   |                              |
| sum      | m_axi_gmem_2  | interface |          |                              |
| sum      | s_axi_control | interface | offset   |                              |
| sum      | m_axi_gmem_3  | interface |          |                              |
| sum      | s_axi_control | interface | offset   |                              |
| sum      | m_axi_gmem_4  | interface |          |                              |
| sum      | s_axi_control | interface | offset   |                              |
| sum      | m_axi_gmem_5  | interface |          |                              |
| sum      | s_axi_control | interface | offset   |                              |
| sum      | m_axi_gmem_6  | interface |          |                              |
| sum      | s_axi_control | interface | offset   |                              |
| sum      | m_axi_gmem_7  | interface |          |                              |
| sum      | s_axi_control | interface | offset   |                              |
| sum      | m_axi_gmem_8  | interface |          |                              |
| sum      | s_axi_control | interface | offset   |                              |
| sum      | m_axi_gmem_9  | interface |          |                              |
| sum      | s_axi_control | interface | offset   |                              |
| sum      | m_axi_gmem_10 | interface |          |                              |
| sum      | s_axi_control | interface | offset   |                              |
| sum      | m_axi_gmem_11 | interface |          |                              |
| sum      | s_axi_control | interface | offset   |                              |
| sum      | m_axi_gmem_12 | interface |          |                              |
| sum      | s_axi_control | interface | offset   |                              |
| sum      | m_axi_gmem_13 | interface |          |                              |
| sum      | s_axi_control | interface | offset   |                              |
| sum      | m_axi_gmem_14 | interface |          |                              |
| sum      | s_axi_control | interface | offset   |                              |
| sum      | m_axi_gmem_15 | interface |          |                              |
| sum      | s_axi_control | interface | offset   |                              |
| sum      | m_axi_gmem_16 | interface |          |                              |
| sum      | s_axi_control | interface | offset   |                              |
| sum      | m_axi_gmem_17 | interface |          |                              |
| sum      | s_axi_control | interface | offset   |                              |
| sum      | m_axi_gmem_18 | interface |          |                              |
| sum      | s_axi_control | interface | offset   |                              |
| sum      | m_axi_gmem_19 | interface |          |                              |
| sum      | s_axi_control | interface | offset   |                              |
| sum      | m_axi_gmem_20 | interface |          |                              |
| sum      | s_axi_control | interface | offset   |                              |
| sum      | m_axi_gmem_21 | interface |          |                              |
| sum      | s_axi_control | interface | offset   |                              |
| sum      | m_axi_gmem_22 | interface |          |                              |
| sum      | s_axi_control | interface | offset   |                              |
| sum      | m_axi_gmem_23 | interface |          |                              |
| sum      | s_axi_control | interface | offset   |                              |
| sum      | m_axi_gmem_24 | interface |          |                              |
| sum      | s_axi_control | interface | offset   |                              |
| sum      | m_axi_gmem_25 | interface |          |                              |
| sum      | s_axi_control | interface | offset   |                              |
| sum      | m_axi_gmem_26 | interface |          |                              |
| sum      | s_axi_control | interface | offset   |                              |
| sum      | m_axi_gmem_27 | interface |          |                              |
| sum      | s_axi_control | interface | offset   |                              |
| sum      | m_axi_gmem_28 | interface |          |                              |
| sum      | s_axi_control | interface | offset   |                              |
| sum      | m_axi_gmem_29 | interface |          |                              |
| sum      | s_axi_control | interface | offset   |                              |
+----------+---------------+-----------+----------+------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+---------------+-----------+--------+-------+------------------------------------------------------------------------------------------+
| HW Interface  | Direction | Length | Width | Location                                                                                 |
+---------------+-----------+--------+-------+------------------------------------------------------------------------------------------+
| m_axi_gmem_0  | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_1  | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_2  | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_3  | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_4  | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_5  | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_6  | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_7  | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_8  | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_9  | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_10 | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_11 | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_12 | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_13 | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_14 | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_15 | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_16 | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_17 | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_18 | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_19 | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_20 | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_21 | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_22 | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_23 | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_24 | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_25 | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_26 | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_27 | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_28 | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_29 | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
+---------------+-----------+--------+-------+------------------------------------------------------------------------------------------+

* Inferred Bursts and Widening Missed
+---------------+----------+-----------------+----------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+
| HW Interface  | Variable | Loop            | Problem                                                                                                  | Resolution | Location                                                                                 |
+---------------+----------+-----------------+----------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+
| m_axi_gmem_25 | A_25     |                 | Access is clobbered by store                                                                             | 214-231    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:31:23 |
| m_axi_gmem_0  | C4_0     | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_1  | C4_1     | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_2  | C4_2     | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_3  | C4_3     | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_4  | C4_4     | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_5  | C4_5     | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_6  | C4_6     | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_7  | C4_7     | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_8  | C4_8     | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_9  | C4_9     | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_10 | C4_10    | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_11 | C4_11    | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_12 | C4_12    | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_13 | C4_13    | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_14 | C4_14    | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_15 | C4_15    | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_16 | C4_16    | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_17 | C4_17    | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_18 | C4_18    | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_19 | C4_19    | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_20 | C4_20    | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_21 | C4_21    | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_22 | C4_22    | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_23 | C4_23    | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_24 | C4_24    | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_25 | C4_25    | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_26 | C4_26    | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_27 | C4_27    | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_28 | C4_28    | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_29 | C4_29    | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_26 | A_26     |                 | Access is clobbered by store                                                                             | 214-231    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:31:23 |
| m_axi_gmem_27 | A_27     |                 | Access is clobbered by store                                                                             | 214-231    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:31:23 |
| m_axi_gmem_28 | A_28     |                 | Access is clobbered by store                                                                             | 214-231    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:31:23 |
| m_axi_gmem_29 | A_29     |                 | Access is clobbered by store                                                                             | 214-231    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:31:23 |
| m_axi_gmem_0  | sum_0    | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_1  | sum_1    | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_2  | sum_2    | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_3  | sum_3    | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_4  | sum_4    | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_5  | sum_5    | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_6  | sum_6    | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_7  | sum_7    | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_8  | sum_8    | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_9  | sum_9    | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_10 | sum_10   | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_11 | sum_11   | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_12 | sum_12   | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_13 | sum_13   | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_14 | sum_14   | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_15 | sum_15   | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_16 | sum_16   | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_17 | sum_17   | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_18 | sum_18   | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_19 | sum_19   | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_20 | sum_20   | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_21 | sum_21   | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_22 | sum_22   | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_23 | sum_23   | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_24 | sum_24   | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_25 | sum_25   | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_26 | sum_26   | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_27 | sum_27   | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_28 | sum_28   | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_29 | sum_29   | VITIS_LOOP_82_1 | Could not analyze pattern                                                                                | 214-229    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_25 | A_25     |                 | Access is clobbered by a_val                                                                             | 214-231    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:63:13 |
| m_axi_gmem_26 | A_26     |                 | Access is clobbered by a_val                                                                             | 214-231    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:63:13 |
| m_axi_gmem_27 | A_27     |                 | Access is clobbered by a_val                                                                             | 214-231    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:63:13 |
| m_axi_gmem_28 | A_28     |                 | Access is clobbered by a_val                                                                             | 214-231    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:63:13 |
| m_axi_gmem_29 | A_29     |                 | Access is clobbered by a_val                                                                             | 214-231    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:63:13 |
| m_axi_gmem_0  | C4_0     |                 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_1  | C4_1     |                 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_2  | C4_2     |                 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_3  | C4_3     |                 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_4  | C4_4     |                 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_5  | C4_5     |                 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_6  | C4_6     |                 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_7  | C4_7     |                 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_8  | C4_8     |                 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_9  | C4_9     |                 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_10 | C4_10    |                 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_11 | C4_11    |                 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_12 | C4_12    |                 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_13 | C4_13    |                 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_14 | C4_14    |                 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_15 | C4_15    |                 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_16 | C4_16    |                 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_17 | C4_17    |                 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_18 | C4_18    |                 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_19 | C4_19    |                 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_20 | C4_20    |                 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_21 | C4_21    |                 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_22 | C4_22    |                 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_23 | C4_23    |                 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_24 | C4_24    |                 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_25 | C4_25    |                 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_26 | C4_26    |                 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_27 | C4_27    |                 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_28 | C4_28    |                 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_29 | C4_29    |                 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:34:27 |
| m_axi_gmem_0  | A_0      | VITIS_LOOP_82_1 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_1  | A_1      | VITIS_LOOP_82_1 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_2  | A_2      | VITIS_LOOP_82_1 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_3  | A_3      | VITIS_LOOP_82_1 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_4  | A_4      | VITIS_LOOP_82_1 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_5  | A_5      | VITIS_LOOP_82_1 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_6  | A_6      | VITIS_LOOP_82_1 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_7  | A_7      | VITIS_LOOP_82_1 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_8  | A_8      | VITIS_LOOP_82_1 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_9  | A_9      | VITIS_LOOP_82_1 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_10 | A_10     | VITIS_LOOP_82_1 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_11 | A_11     | VITIS_LOOP_82_1 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_12 | A_12     | VITIS_LOOP_82_1 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_13 | A_13     | VITIS_LOOP_82_1 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_14 | A_14     | VITIS_LOOP_82_1 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_15 | A_15     | VITIS_LOOP_82_1 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_16 | A_16     | VITIS_LOOP_82_1 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_17 | A_17     | VITIS_LOOP_82_1 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_18 | A_18     | VITIS_LOOP_82_1 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_19 | A_19     | VITIS_LOOP_82_1 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_20 | A_20     | VITIS_LOOP_82_1 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_21 | A_21     | VITIS_LOOP_82_1 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_22 | A_22     | VITIS_LOOP_82_1 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_23 | A_23     | VITIS_LOOP_82_1 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_24 | A_24     | VITIS_LOOP_82_1 | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:82:19 |
| m_axi_gmem_0  |          |                 | Could not burst due to multiple potential writes to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:80:13 |
| m_axi_gmem_1  |          |                 | Could not burst due to multiple potential writes to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:80:13 |
| m_axi_gmem_2  |          |                 | Could not burst due to multiple potential writes to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:80:13 |
| m_axi_gmem_3  |          |                 | Could not burst due to multiple potential writes to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:80:13 |
| m_axi_gmem_4  |          |                 | Could not burst due to multiple potential writes to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:80:13 |
| m_axi_gmem_5  |          |                 | Could not burst due to multiple potential writes to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:80:13 |
| m_axi_gmem_6  |          |                 | Could not burst due to multiple potential writes to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:80:13 |
| m_axi_gmem_7  |          |                 | Could not burst due to multiple potential writes to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:80:13 |
| m_axi_gmem_8  |          |                 | Could not burst due to multiple potential writes to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:80:13 |
| m_axi_gmem_9  |          |                 | Could not burst due to multiple potential writes to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:80:13 |
| m_axi_gmem_10 |          |                 | Could not burst due to multiple potential writes to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:80:13 |
| m_axi_gmem_11 |          |                 | Could not burst due to multiple potential writes to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:80:13 |
| m_axi_gmem_12 |          |                 | Could not burst due to multiple potential writes to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:80:13 |
| m_axi_gmem_13 |          |                 | Could not burst due to multiple potential writes to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:80:13 |
| m_axi_gmem_14 |          |                 | Could not burst due to multiple potential writes to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:80:13 |
| m_axi_gmem_15 |          |                 | Could not burst due to multiple potential writes to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:80:13 |
| m_axi_gmem_16 |          |                 | Could not burst due to multiple potential writes to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:80:13 |
| m_axi_gmem_17 |          |                 | Could not burst due to multiple potential writes to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:80:13 |
| m_axi_gmem_18 |          |                 | Could not burst due to multiple potential writes to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:80:13 |
| m_axi_gmem_19 |          |                 | Could not burst due to multiple potential writes to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:80:13 |
| m_axi_gmem_20 |          |                 | Could not burst due to multiple potential writes to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:80:13 |
| m_axi_gmem_21 |          |                 | Could not burst due to multiple potential writes to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:80:13 |
| m_axi_gmem_22 |          |                 | Could not burst due to multiple potential writes to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:80:13 |
| m_axi_gmem_23 |          |                 | Could not burst due to multiple potential writes to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:80:13 |
| m_axi_gmem_24 |          |                 | Could not burst due to multiple potential writes to the same bundle in the same region.                  | 214-224    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:80:13 |
+---------------+----------+-----------------+----------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-----------------------------------------------+-----+--------+---------------+------+---------+---------+
| Name                                          | DSP | Pragma | Variable      | Op   | Impl    | Latency |
+-----------------------------------------------+-----+--------+---------------+------+---------+---------+
| + doitgen                                     | 275 |        |               |      |         |         |
|   add_ln80_fu_1261_p2                         | -   |        | add_ln80      | add  | fabric  | 0       |
|   add_ln80_1_fu_1267_p2                       | -   |        | add_ln80_1    | add  | fabric  | 0       |
|   add_ln80_2_fu_1273_p2                       | -   |        | add_ln80_2    | add  | fabric  | 0       |
|   add_ln80_3_fu_1279_p2                       | -   |        | add_ln80_3    | add  | fabric  | 0       |
|   add_ln80_4_fu_1285_p2                       | -   |        | add_ln80_4    | add  | fabric  | 0       |
|   add_ln80_5_fu_1291_p2                       | -   |        | add_ln80_5    | add  | fabric  | 0       |
|   add_ln80_6_fu_1297_p2                       | -   |        | add_ln80_6    | add  | fabric  | 0       |
|   add_ln80_7_fu_1303_p2                       | -   |        | add_ln80_7    | add  | fabric  | 0       |
|   add_ln80_8_fu_1309_p2                       | -   |        | add_ln80_8    | add  | fabric  | 0       |
|   add_ln80_9_fu_1315_p2                       | -   |        | add_ln80_9    | add  | fabric  | 0       |
|   add_ln80_10_fu_1321_p2                      | -   |        | add_ln80_10   | add  | fabric  | 0       |
|   add_ln80_11_fu_1327_p2                      | -   |        | add_ln80_11   | add  | fabric  | 0       |
|   add_ln80_12_fu_1333_p2                      | -   |        | add_ln80_12   | add  | fabric  | 0       |
|   add_ln80_13_fu_1339_p2                      | -   |        | add_ln80_13   | add  | fabric  | 0       |
|   add_ln80_14_fu_1345_p2                      | -   |        | add_ln80_14   | add  | fabric  | 0       |
|   add_ln80_15_fu_1351_p2                      | -   |        | add_ln80_15   | add  | fabric  | 0       |
|   add_ln80_16_fu_1357_p2                      | -   |        | add_ln80_16   | add  | fabric  | 0       |
|   add_ln80_17_fu_1363_p2                      | -   |        | add_ln80_17   | add  | fabric  | 0       |
|   add_ln80_18_fu_1369_p2                      | -   |        | add_ln80_18   | add  | fabric  | 0       |
|   add_ln80_19_fu_1375_p2                      | -   |        | add_ln80_19   | add  | fabric  | 0       |
|   add_ln80_20_fu_1381_p2                      | -   |        | add_ln80_20   | add  | fabric  | 0       |
|   add_ln80_21_fu_1387_p2                      | -   |        | add_ln80_21   | add  | fabric  | 0       |
|   add_ln80_22_fu_1393_p2                      | -   |        | add_ln80_22   | add  | fabric  | 0       |
|   add_ln80_23_fu_1399_p2                      | -   |        | add_ln80_23   | add  | fabric  | 0       |
|   add_ln80_24_fu_1405_p2                      | -   |        | add_ln80_24   | add  | fabric  | 0       |
|   add_ln80_25_fu_1411_p2                      | -   |        | add_ln80_25   | add  | fabric  | 0       |
|   add_ln80_26_fu_1417_p2                      | -   |        | add_ln80_26   | add  | fabric  | 0       |
|   add_ln80_27_fu_1423_p2                      | -   |        | add_ln80_27   | add  | fabric  | 0       |
|   add_ln80_28_fu_1429_p2                      | -   |        | add_ln80_28   | add  | fabric  | 0       |
|   add_ln80_29_fu_1435_p2                      | -   |        | add_ln80_29   | add  | fabric  | 0       |
|  + doitgen_Pipeline_MAIN_LOOP_VITIS_LOOP_82_1 | 275 |        |               |      |         |         |
|    add_ln80_fu_3346_p2                        | -   |        | add_ln80      | add  | fabric  | 0       |
|    add_ln80_1_fu_3372_p2                      | -   |        | add_ln80_1    | add  | fabric  | 0       |
|    add_ln31_fu_3426_p2                        | -   |        | add_ln31      | add  | fabric  | 0       |
|    add_ln3_1_fu_3436_p2                       | -   |        | add_ln3_1     | add  | fabric  | 0       |
|    add_ln3_fu_3446_p2                         | -   |        | add_ln3       | add  | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U26          | 8   |        | mul97_i       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1          | 3   |        | add100_i      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U27          | 8   |        | mul97_i_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2          | 3   |        | add100_i_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U28          | 8   |        | mul97_i_30    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3          | 3   |        | add100_i_30   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U29          | 8   |        | mul97_i_31    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4          | 3   |        | add100_i_31   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U30          | 8   |        | mul97_i_32    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5          | 3   |        | add100_i_32   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U31          | 8   |        | mul97_i_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6          | 3   |        | add100_i_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U32          | 8   |        | mul97_i_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7          | 3   |        | add100_i_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U33          | 8   |        | mul97_i_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8          | 3   |        | add100_i_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U34          | 8   |        | mul97_i_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9          | 3   |        | add100_i_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U35          | 8   |        | mul97_i_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10         | 3   |        | add100_i_9    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U36          | 8   |        | mul97_i_10    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11         | 3   |        | add100_i_10   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U37          | 8   |        | mul97_i_11    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12         | 3   |        | add100_i_11   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U38          | 8   |        | mul97_i_12    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13         | 3   |        | add100_i_12   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U39          | 8   |        | mul97_i_13    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14         | 3   |        | add100_i_13   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U40          | 8   |        | mul97_i_14    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15         | 3   |        | add100_i_14   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U41          | 8   |        | mul97_i_15    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16         | 3   |        | add100_i_15   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U42          | 8   |        | mul97_i_16    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17         | 3   |        | add100_i_16   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U43          | 8   |        | mul97_i_17    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18         | 3   |        | add100_i_17   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U44          | 8   |        | mul97_i_18    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19         | 3   |        | add100_i_18   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U45          | 8   |        | mul97_i_19    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20         | 3   |        | add100_i_19   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U46          | 8   |        | mul97_i_20    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21         | 3   |        | add100_i_20   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U47          | 8   |        | mul97_i_21    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22         | 3   |        | add100_i_21   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U48          | 8   |        | mul97_i_22    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23         | 3   |        | add100_i_22   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U49          | 8   |        | mul97_i_23    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24         | 3   |        | add100_i_23   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U50          | 8   |        | mul97_i_24    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25         | 3   |        | add100_i_24   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U26          | 8   |        | mul97_i_25    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1          | 3   |        | add100_i_25   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U27          | 8   |        | mul97_i_26    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2          | 3   |        | add100_i_26   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U28          | 8   |        | mul97_i_27    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3          | 3   |        | add100_i_27   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U29          | 8   |        | mul97_i_28    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4          | 3   |        | add100_i_28   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U30          | 8   |        | mul97_i_29    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5          | 3   |        | add100_i_29   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U26          | 8   |        | mul97_i_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1          | 3   |        | add100_i_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U27          | 8   |        | mul97_i_1_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2          | 3   |        | add100_i_1_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U28          | 8   |        | mul97_i_1_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3          | 3   |        | add100_i_1_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U29          | 8   |        | mul97_i_1_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4          | 3   |        | add100_i_1_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U30          | 8   |        | mul97_i_1_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5          | 3   |        | add100_i_1_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U31          | 8   |        | mul97_i_1_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6          | 3   |        | add100_i_1_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U32          | 8   |        | mul97_i_1_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7          | 3   |        | add100_i_1_6  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U33          | 8   |        | mul97_i_1_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8          | 3   |        | add100_i_1_7  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U34          | 8   |        | mul97_i_1_8   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9          | 3   |        | add100_i_1_8  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U35          | 8   |        | mul97_i_1_9   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10         | 3   |        | add100_i_1_9  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U36          | 8   |        | mul97_i_1_s   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11         | 3   |        | add100_i_1_s  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U37          | 8   |        | mul97_i_1_10  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12         | 3   |        | add100_i_1_10 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U38          | 8   |        | mul97_i_1_11  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13         | 3   |        | add100_i_1_11 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U39          | 8   |        | mul97_i_1_12  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14         | 3   |        | add100_i_1_12 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U40          | 8   |        | mul97_i_1_13  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15         | 3   |        | add100_i_1_13 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U41          | 8   |        | mul97_i_1_14  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16         | 3   |        | add100_i_1_14 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U42          | 8   |        | mul97_i_1_15  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17         | 3   |        | add100_i_1_15 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U43          | 8   |        | mul97_i_1_16  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18         | 3   |        | add100_i_1_16 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U44          | 8   |        | mul97_i_1_17  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19         | 3   |        | add100_i_1_17 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U45          | 8   |        | mul97_i_1_18  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20         | 3   |        | add100_i_1_18 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U46          | 8   |        | mul97_i_1_19  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21         | 3   |        | add100_i_1_19 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U47          | 8   |        | mul97_i_1_20  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22         | 3   |        | add100_i_1_20 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U48          | 8   |        | mul97_i_1_21  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23         | 3   |        | add100_i_1_21 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U49          | 8   |        | mul97_i_1_22  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24         | 3   |        | add100_i_1_22 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U50          | 8   |        | mul97_i_1_23  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25         | 3   |        | add100_i_1_23 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U31          | 8   |        | mul97_i_1_24  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6          | 3   |        | add100_i_1_24 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U32          | 8   |        | mul97_i_1_25  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7          | 3   |        | add100_i_1_25 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U33          | 8   |        | mul97_i_1_26  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8          | 3   |        | add100_i_1_26 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U34          | 8   |        | mul97_i_1_27  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9          | 3   |        | add100_i_1_27 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U35          | 8   |        | mul97_i_1_28  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10         | 3   |        | add100_i_1_28 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U36          | 8   |        | mul97_i_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1          | 3   |        | add100_i_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U37          | 8   |        | mul97_i_2_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2          | 3   |        | add100_i_2_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U38          | 8   |        | mul97_i_2_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3          | 3   |        | add100_i_2_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U39          | 8   |        | mul97_i_2_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4          | 3   |        | add100_i_2_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U40          | 8   |        | mul97_i_2_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5          | 3   |        | add100_i_2_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U41          | 8   |        | mul97_i_2_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6          | 3   |        | add100_i_2_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U42          | 8   |        | mul97_i_2_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7          | 3   |        | add100_i_2_6  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U43          | 8   |        | mul97_i_2_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8          | 3   |        | add100_i_2_7  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U44          | 8   |        | mul97_i_2_8   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9          | 3   |        | add100_i_2_8  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U45          | 8   |        | mul97_i_2_9   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10         | 3   |        | add100_i_2_9  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U46          | 8   |        | mul97_i_2_s   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11         | 3   |        | add100_i_2_s  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U47          | 8   |        | mul97_i_2_10  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12         | 3   |        | add100_i_2_10 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U48          | 8   |        | mul97_i_2_11  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13         | 3   |        | add100_i_2_11 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U49          | 8   |        | mul97_i_2_12  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14         | 3   |        | add100_i_2_12 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U50          | 8   |        | mul97_i_2_13  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15         | 3   |        | add100_i_2_13 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U26          | 8   |        | mul97_i_2_14  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16         | 3   |        | add100_i_2_14 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U27          | 8   |        | mul97_i_2_15  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17         | 3   |        | add100_i_2_15 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U28          | 8   |        | mul97_i_2_16  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18         | 3   |        | add100_i_2_16 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U29          | 8   |        | mul97_i_2_17  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19         | 3   |        | add100_i_2_17 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U30          | 8   |        | mul97_i_2_18  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20         | 3   |        | add100_i_2_18 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U31          | 8   |        | mul97_i_2_19  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21         | 3   |        | add100_i_2_19 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U32          | 8   |        | mul97_i_2_20  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22         | 3   |        | add100_i_2_20 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U33          | 8   |        | mul97_i_2_21  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23         | 3   |        | add100_i_2_21 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U34          | 8   |        | mul97_i_2_22  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24         | 3   |        | add100_i_2_22 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U35          | 8   |        | mul97_i_2_23  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25         | 3   |        | add100_i_2_23 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U36          | 8   |        | mul97_i_2_24  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11         | 3   |        | add100_i_2_24 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U37          | 8   |        | mul97_i_2_25  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12         | 3   |        | add100_i_2_25 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U38          | 8   |        | mul97_i_2_26  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13         | 3   |        | add100_i_2_26 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U39          | 8   |        | mul97_i_2_27  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14         | 3   |        | add100_i_2_27 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U40          | 8   |        | mul97_i_2_28  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15         | 3   |        | add100_i_2_28 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U41          | 8   |        | mul97_i_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1          | 3   |        | add100_i_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U42          | 8   |        | mul97_i_3_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2          | 3   |        | add100_i_3_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U43          | 8   |        | mul97_i_3_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3          | 3   |        | add100_i_3_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U44          | 8   |        | mul97_i_3_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4          | 3   |        | add100_i_3_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U45          | 8   |        | mul97_i_3_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5          | 3   |        | add100_i_3_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U46          | 8   |        | mul97_i_3_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6          | 3   |        | add100_i_3_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U47          | 8   |        | mul97_i_3_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7          | 3   |        | add100_i_3_6  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U48          | 8   |        | mul97_i_3_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8          | 3   |        | add100_i_3_7  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U49          | 8   |        | mul97_i_3_8   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9          | 3   |        | add100_i_3_8  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U50          | 8   |        | mul97_i_3_9   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10         | 3   |        | add100_i_3_9  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U26          | 8   |        | mul97_i_3_s   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11         | 3   |        | add100_i_3_s  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U27          | 8   |        | mul97_i_3_10  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12         | 3   |        | add100_i_3_10 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U28          | 8   |        | mul97_i_3_11  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13         | 3   |        | add100_i_3_11 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U29          | 8   |        | mul97_i_3_12  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14         | 3   |        | add100_i_3_12 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U30          | 8   |        | mul97_i_3_13  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15         | 3   |        | add100_i_3_13 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U31          | 8   |        | mul97_i_3_14  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16         | 3   |        | add100_i_3_14 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U32          | 8   |        | mul97_i_3_15  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17         | 3   |        | add100_i_3_15 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U33          | 8   |        | mul97_i_3_16  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18         | 3   |        | add100_i_3_16 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U34          | 8   |        | mul97_i_3_17  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19         | 3   |        | add100_i_3_17 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U35          | 8   |        | mul97_i_3_18  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20         | 3   |        | add100_i_3_18 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U36          | 8   |        | mul97_i_3_19  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21         | 3   |        | add100_i_3_19 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U37          | 8   |        | mul97_i_3_20  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22         | 3   |        | add100_i_3_20 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U38          | 8   |        | mul97_i_3_21  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23         | 3   |        | add100_i_3_21 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U39          | 8   |        | mul97_i_3_22  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24         | 3   |        | add100_i_3_22 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U40          | 8   |        | mul97_i_3_23  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25         | 3   |        | add100_i_3_23 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U41          | 8   |        | mul97_i_3_24  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16         | 3   |        | add100_i_3_24 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U42          | 8   |        | mul97_i_3_25  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17         | 3   |        | add100_i_3_25 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U43          | 8   |        | mul97_i_3_26  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18         | 3   |        | add100_i_3_26 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U44          | 8   |        | mul97_i_3_27  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19         | 3   |        | add100_i_3_27 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U45          | 8   |        | mul97_i_3_28  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20         | 3   |        | add100_i_3_28 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U46          | 8   |        | mul97_i_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1          | 3   |        | add100_i_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U47          | 8   |        | mul97_i_4_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2          | 3   |        | add100_i_4_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U48          | 8   |        | mul97_i_4_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3          | 3   |        | add100_i_4_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U49          | 8   |        | mul97_i_4_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4          | 3   |        | add100_i_4_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U50          | 8   |        | mul97_i_4_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5          | 3   |        | add100_i_4_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U26          | 8   |        | mul97_i_4_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6          | 3   |        | add100_i_4_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U27          | 8   |        | mul97_i_4_6   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7          | 3   |        | add100_i_4_6  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U28          | 8   |        | mul97_i_4_7   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8          | 3   |        | add100_i_4_7  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U29          | 8   |        | mul97_i_4_8   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9          | 3   |        | add100_i_4_8  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U30          | 8   |        | mul97_i_4_9   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10         | 3   |        | add100_i_4_9  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U31          | 8   |        | mul97_i_4_s   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11         | 3   |        | add100_i_4_s  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U32          | 8   |        | mul97_i_4_10  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12         | 3   |        | add100_i_4_10 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U33          | 8   |        | mul97_i_4_11  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13         | 3   |        | add100_i_4_11 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U34          | 8   |        | mul97_i_4_12  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14         | 3   |        | add100_i_4_12 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U35          | 8   |        | mul97_i_4_13  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15         | 3   |        | add100_i_4_13 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U36          | 8   |        | mul97_i_4_14  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16         | 3   |        | add100_i_4_14 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U37          | 8   |        | mul97_i_4_15  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17         | 3   |        | add100_i_4_15 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U38          | 8   |        | mul97_i_4_16  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18         | 3   |        | add100_i_4_16 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U39          | 8   |        | mul97_i_4_17  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19         | 3   |        | add100_i_4_17 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U40          | 8   |        | mul97_i_4_18  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20         | 3   |        | add100_i_4_18 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U41          | 8   |        | mul97_i_4_19  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21         | 3   |        | add100_i_4_19 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U42          | 8   |        | mul97_i_4_20  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22         | 3   |        | add100_i_4_20 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U43          | 8   |        | mul97_i_4_21  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23         | 3   |        | add100_i_4_21 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U44          | 8   |        | mul97_i_4_22  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24         | 3   |        | add100_i_4_22 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U45          | 8   |        | mul97_i_4_23  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25         | 3   |        | add100_i_4_23 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U46          | 8   |        | mul97_i_4_24  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21         | 3   |        | add100_i_4_24 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U47          | 8   |        | mul97_i_4_25  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22         | 3   |        | add100_i_4_25 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U48          | 8   |        | mul97_i_4_26  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23         | 3   |        | add100_i_4_26 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U49          | 8   |        | mul97_i_4_27  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24         | 3   |        | add100_i_4_27 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U50          | 8   |        | mul97_i_4_28  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25         | 3   |        | add100_i_4_28 | dadd | fulldsp | 4       |
|    add_ln63_fu_4711_p2                        | -   |        | add_ln63      | add  | fabric  | 0       |
|    add_ln63_1_fu_4716_p2                      | -   |        | add_ln63_1    | add  | fabric  | 0       |
|    add_ln63_2_fu_4721_p2                      | -   |        | add_ln63_2    | add  | fabric  | 0       |
|    add_ln63_3_fu_4726_p2                      | -   |        | add_ln63_3    | add  | fabric  | 0       |
|    add_ln63_4_fu_4731_p2                      | -   |        | add_ln63_4    | add  | fabric  | 0       |
|    add_ln63_5_fu_4736_p2                      | -   |        | add_ln63_5    | add  | fabric  | 0       |
|    add_ln63_6_fu_4741_p2                      | -   |        | add_ln63_6    | add  | fabric  | 0       |
|    add_ln63_7_fu_4746_p2                      | -   |        | add_ln63_7    | add  | fabric  | 0       |
|    add_ln63_8_fu_4751_p2                      | -   |        | add_ln63_8    | add  | fabric  | 0       |
|    add_ln63_9_fu_4756_p2                      | -   |        | add_ln63_9    | add  | fabric  | 0       |
|    add_ln63_10_fu_4761_p2                     | -   |        | add_ln63_10   | add  | fabric  | 0       |
|    add_ln63_11_fu_4766_p2                     | -   |        | add_ln63_11   | add  | fabric  | 0       |
|    add_ln63_12_fu_4771_p2                     | -   |        | add_ln63_12   | add  | fabric  | 0       |
|    add_ln63_13_fu_4776_p2                     | -   |        | add_ln63_13   | add  | fabric  | 0       |
|    add_ln63_14_fu_4781_p2                     | -   |        | add_ln63_14   | add  | fabric  | 0       |
|    add_ln63_15_fu_4786_p2                     | -   |        | add_ln63_15   | add  | fabric  | 0       |
|    add_ln63_16_fu_4791_p2                     | -   |        | add_ln63_16   | add  | fabric  | 0       |
|    add_ln63_17_fu_4796_p2                     | -   |        | add_ln63_17   | add  | fabric  | 0       |
|    add_ln63_18_fu_4801_p2                     | -   |        | add_ln63_18   | add  | fabric  | 0       |
|    add_ln63_19_fu_4806_p2                     | -   |        | add_ln63_19   | add  | fabric  | 0       |
|    add_ln63_20_fu_4811_p2                     | -   |        | add_ln63_20   | add  | fabric  | 0       |
|    add_ln63_21_fu_4816_p2                     | -   |        | add_ln63_21   | add  | fabric  | 0       |
|    add_ln63_22_fu_4821_p2                     | -   |        | add_ln63_22   | add  | fabric  | 0       |
|    add_ln63_23_fu_4826_p2                     | -   |        | add_ln63_23   | add  | fabric  | 0       |
|    add_ln63_24_fu_4831_p2                     | -   |        | add_ln63_24   | add  | fabric  | 0       |
|    add_ln82_fu_3486_p2                        | -   |        | add_ln82      | add  | fabric  | 0       |
+-----------------------------------------------+-----+--------+---------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-----------------------------------------+------------------------------------------------------------+
| Type            | Options                                 | Location                                                   |
+-----------------+-----------------------------------------+------------------------------------------------------------+
| inline          |                                         | ../doitgen/generate/doitgen.cpp:4 in compute_tile          |
| unroll          | factor=30                               | ../doitgen/generate/doitgen.cpp:8 in compute_tile          |
| loop_flatten    |                                         | ../doitgen/generate/doitgen.cpp:14 in compute_tile         |
| pipeline        | II=1                                    | ../doitgen/generate/doitgen.cpp:15 in compute_tile         |
| array_partition | variable=A_buf complete dim=0           | ../doitgen/generate/doitgen.cpp:20 in compute_tile, A_buf  |
| array_partition | variable=C4_buf complete dim=0          | ../doitgen/generate/doitgen.cpp:21 in compute_tile, C4_buf |
| pipeline        | II=1                                    | ../doitgen/generate/doitgen.cpp:30 in compute_tile         |
| unroll          | factor=30                               | ../doitgen/generate/doitgen.cpp:33 in compute_tile         |
| pipeline        | II=1                                    | ../doitgen/generate/doitgen.cpp:41 in compute_tile         |
| unroll          | factor=30                               | ../doitgen/generate/doitgen.cpp:44 in compute_tile         |
| pipeline        | II=1                                    | ../doitgen/generate/doitgen.cpp:53 in compute_tile         |
| unroll          | factor=30                               | ../doitgen/generate/doitgen.cpp:56 in compute_tile         |
| unroll          | factor=30                               | ../doitgen/generate/doitgen.cpp:62 in compute_tile         |
| interface       | m_axi port=A offset=slave bundle=gmem   | ../doitgen/generate/doitgen.cpp:68 in doitgen, A           |
| interface       | m_axi port=C4 offset=slave bundle=gmem  | ../doitgen/generate/doitgen.cpp:69 in doitgen, C4          |
| interface       | m_axi port=sum offset=slave bundle=gmem | ../doitgen/generate/doitgen.cpp:70 in doitgen, sum         |
| interface       | s_axilite port=nr                       | ../doitgen/generate/doitgen.cpp:71 in doitgen, nr          |
| interface       | s_axilite port=nq                       | ../doitgen/generate/doitgen.cpp:72 in doitgen, nq          |
| interface       | s_axilite port=np                       | ../doitgen/generate/doitgen.cpp:73 in doitgen, np          |
| interface       | s_axilite port=return                   | ../doitgen/generate/doitgen.cpp:74 in doitgen, return      |
| array_partition | variable=sum cyclic factor=30           | ../doitgen/generate/doitgen.cpp:76 in doitgen, sum         |
| array_partition | variable=C4 cyclic factor=30 dim=2      | ../doitgen/generate/doitgen.cpp:77 in doitgen, C4          |
| array_partition | variable=A cyclic factor=30 dim=3       | ../doitgen/generate/doitgen.cpp:78 in doitgen, A           |
| loop_flatten    |                                         | ../doitgen/generate/doitgen.cpp:81 in doitgen              |
| pipeline        | II=1                                    | ../doitgen/generate/doitgen.cpp:83 in doitgen              |
+-----------------+-----------------------------------------+------------------------------------------------------------+


