#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Aug 23 20:43:22 2021
# Process ID: 2828
# Current directory: C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17180 C:\Users\seanj\Documents\Kent_0\Kent_0\Kent_0\Kent_0.xpr
# Log file: C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/vivado.log
# Journal file: C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.xpr
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv w ]
add_files -fileset sim_1 C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv
update_compile_order -fileset sim_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name random_access_memory -dir c:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {random_access_memory} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {256} CONFIG.Read_Width_A {8} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8}] [get_ips random_access_memory]
generate_target {instantiation_template} [get_files c:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/random_access_memory/random_access_memory.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/random_access_memory/random_access_memory.xci]
catch { config_ip_cache -export [get_ips -all random_access_memory] }
export_ip_user_files -of_objects [get_files c:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/random_access_memory/random_access_memory.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/random_access_memory/random_access_memory.xci]
launch_runs -jobs 10 random_access_memory_synth_1
export_simulation -of_objects [get_files c:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/random_access_memory/random_access_memory.xci] -directory C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.ip_user_files -ipstatic_source_dir C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.cache/compile_simlib/modelsim} {questa=C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.cache/compile_simlib/questa} {riviera=C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.cache/compile_simlib/riviera} {activehdl=C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top random_access_memory_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source random_access_memory_tb.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close [ open C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/top_old.sv w ]
add_files C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/top_old.sv
update_compile_order -fileset sources_1
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top central_processing_unit_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source central_processing_unit_tb.tcl
close_sim
