library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity RAM_1P_Demo is

	port(	CLOCK_50	: in std_logic;--writeClk	
			SW			: in std_logic_vector(12 downto 0);--writeEnable writeData address
			LEDR		: out std_logic_vector(7 downto 0));-- readData

end RAM_1P_Demo;

architecture Behavioral of RAM_1P_Demo is
	signal s_CLK: std_logic;

begin
	
	ram16x8 : entity work.RAM_1P_16_8(Behavioral)
				 port map( writeClk => s_CLK,
							  writeEnable => SW(),
							  writeData => SW(),
							  address => SW(),
							  readData => LEDR(7..0));
	
end Behavioral;
