# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Basys-3-XADC.gen/xadc_wiz_0/ip/xadc_wiz_0/xadc_wiz_0.v" \
"../../../../Basys-3-XADC.srcs/sources_1/imports/hdl/DigitToSeg.v" \
"../../../../Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v" \
"../../../../Basys-3-XADC.srcs/sources_1/imports/hdl/bin2dec.v" \
"../../../../Basys-3-XADC.srcs/sources_1/imports/hdl/counter3bit.v" \
"../../../../Basys-3-XADC.srcs/sources_1/imports/hdl/decoder3_8.v" \
"../../../../Basys-3-XADC.srcs/sources_1/imports/hdl/mux4_4bus.v" \
"../../../../Basys-3-XADC.srcs/sources_1/imports/hdl/segClkDevider.v" \
"../../../../Basys-3-XADC.srcs/sources_1/imports/hdl/sevensegdecoder.v" \
"../../../../Basys-3-XADC.srcs/sim_1/new/XADCdemo_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
