#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: D:\pds right\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.26100
#Hostname: yanxi
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Thu Nov  6 03:16:37 2025
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {adc1_clk} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {adc1_clk} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {adc2_clk} LOC=V14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE
Executing : def_port {adc2_clk} LOC=V14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {hmi_tx} LOC=U22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE
Executing : def_port {hmi_tx} LOC=U22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led[0]} LOC=A20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[0]} LOC=A20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[1]} LOC=C18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[1]} LOC=C18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[2]} LOC=C19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[2]} LOC=C19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[3]} LOC=E18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[3]} LOC=E18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[4]} LOC=A17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[4]} LOC=A17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[5]} LOC=A18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[5]} LOC=A18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[6]} LOC=C17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[6]} LOC=C17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[7]} LOC=B17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[7]} LOC=B17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {A1} LOC=AA25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {A1} LOC=AA25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {B1} LOC=Y25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {B1} LOC=Y25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[0]} LOC=V16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[0]} LOC=V16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[1]} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[1]} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[2]} LOC=T17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[2]} LOC=T17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[3]} LOC=T18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[3]} LOC=T18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[4]} LOC=V19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[4]} LOC=V19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[5]} LOC=W19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[5]} LOC=W19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[6]} LOC=U25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[6]} LOC=U25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[7]} LOC=U26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[7]} LOC=U26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[8]} LOC=AA24 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[8]} LOC=AA24 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[9]} LOC=AB25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[9]} LOC=AB25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[10]} LOC=AA22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[10]} LOC=AA22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[11]} LOC=AA23 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[11]} LOC=AA23 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[0]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[0]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[1]} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[1]} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[2]} LOC=W21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[2]} LOC=W21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[3]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[3]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[4]} LOC=T14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[4]} LOC=T14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[5]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[5]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[6]} LOC=V18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[6]} LOC=V18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[7]} LOC=U20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[7]} LOC=U20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[8]} LOC=T20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[8]} LOC=T20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[9]} LOC=Y26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[9]} LOC=Y26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[10]} LOC=W25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[10]} LOC=W25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[11]} LOC=AC24 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[11]} LOC=AC24 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {hmi_rx} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {hmi_rx} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rst} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rst} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
W: ConstraintEditor-4019: Port 'esp8266_rx' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'esp8266_tx' unspecified I/O constraint.
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_87_316.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_88_312.
Mapping instance PLL/u_gpll/gpll_inst to GPLL_7_1075.
Phase 1.1 1st GP placement started.
Design Utilization : 68%.
First map gop timing takes 10.45 sec
Worst slack after clock region global placement is 2104
Wirelength after clock region global placement is 642056 and checksum is B99FBD593243888D.
1st GP placement takes 31.42 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_23/gopclkbufg to USCM_215_624.
Mapping instance clkbufg_24/gopclkbufg to USCM_215_627.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_88_312 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_25/gopclkbufg to USCM_215_576.
Clock placement takes 0.36 sec.

Wirelength after Pre Global Placement is 642056 and checksum is B99FBD593243888D.
Pre global placement takes 32.66 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst A1_ibuf/opit_1 on IOLHR_16_240.
Placed fixed group with base inst B1_ibuf/opit_1 on IOLHR_16_246.
Placed fixed group with base inst adc1_clk_obuf/opit_1 on IOLHR_16_138.
Placed fixed group with base inst adc1_ibuf[0]/opit_1 on IOLHR_16_12.
Placed fixed group with base inst adc1_ibuf[1]/opit_1 on IOLHR_16_6.
Placed fixed group with base inst adc1_ibuf[2]/opit_1 on IOLHR_16_48.
Placed fixed group with base inst adc1_ibuf[3]/opit_1 on IOLHR_16_42.
Placed fixed group with base inst adc1_ibuf[4]/opit_1 on IOLHR_16_84.
Placed fixed group with base inst adc1_ibuf[5]/opit_1 on IOLHR_16_78.
Placed fixed group with base inst adc1_ibuf[6]/opit_1 on IOLHR_16_294.
Placed fixed group with base inst adc1_ibuf[7]/opit_1 on IOLHR_16_288.
Placed fixed group with base inst adc1_ibuf[8]/opit_1 on IOLHR_16_222.
Placed fixed group with base inst adc1_ibuf[9]/opit_1 on IOLHR_16_216.
Placed fixed group with base inst adc1_ibuf[10]/opit_1 on IOLHR_16_210.
Placed fixed group with base inst adc1_ibuf[11]/opit_1 on IOLHR_16_204.
Placed fixed group with base inst adc2_clk_obuf/opit_1 on IOLHR_16_18.
Placed fixed group with base inst adc2_ibuf[0]/opit_1 on IOLHR_16_24.
Placed fixed group with base inst adc2_ibuf[1]/opit_1 on IOLHR_16_126.
Placed fixed group with base inst adc2_ibuf[2]/opit_1 on IOLHR_16_132.
Placed fixed group with base inst adc2_ibuf[3]/opit_1 on IOLHR_16_54.
Placed fixed group with base inst adc2_ibuf[4]/opit_1 on IOLHR_16_60.
Placed fixed group with base inst adc2_ibuf[5]/opit_1 on IOLHR_16_66.
Placed fixed group with base inst adc2_ibuf[6]/opit_1 on IOLHR_16_72.
Placed fixed group with base inst adc2_ibuf[7]/opit_1 on IOLHR_16_114.
Placed fixed group with base inst adc2_ibuf[8]/opit_1 on IOLHR_16_120.
Placed fixed group with base inst adc2_ibuf[9]/opit_1 on IOLHR_16_252.
Placed fixed group with base inst adc2_ibuf[10]/opit_1 on IOLHR_16_258.
Placed fixed group with base inst adc2_ibuf[11]/opit_1 on IOLHR_16_192.
Placed fixed group with base inst clk_ibuf/opit_1 on IOLHR_16_1080.
Placed fixed group with base inst hmi_rx_ibuf/opit_1 on IOLHR_16_156.
Placed fixed group with base inst hmi_tx_obuf/opit_1 on IOLHR_16_162.
Placed fixed group with base inst led_obuf[0]/opit_1 on IOLHR_16_1032.
Placed fixed group with base inst led_obuf[1]/opit_1 on IOLHR_16_1074.
Placed fixed group with base inst led_obuf[2]/opit_1 on IOLHR_16_1056.
Placed fixed group with base inst led_obuf[3]/opit_1 on IOLHR_16_1086.
Placed fixed group with base inst led_obuf[4]/opit_1 on IOLHR_16_1116.
Placed fixed group with base inst led_obuf[5]/opit_1 on IOLHR_16_1110.
Placed fixed group with base inst led_obuf[6]/opit_1 on IOLHR_16_1140.
Placed fixed group with base inst led_obuf[7]/opit_1 on IOLHR_16_1134.
Placed fixed group with base inst rst_ibuf/opit_1 on IOLHR_16_990.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_316.
Placed fixed instance PLL/u_gpll/gpll_inst on GPLL_7_1075.
Placed fixed instance clkbufg_23/gopclkbufg on USCM_215_624.
Placed fixed instance clkbufg_24/gopclkbufg on USCM_215_627.
Placed fixed instance clkbufg_25/gopclkbufg on USCM_215_576.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_88_312.
Placed fixed instance BKCL_auto_0 on BKCL_1_952.
Placed fixed instance BKCL_auto_1 on BKCL_1_34.
Fixed placement takes 1.50 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.59 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack -3025.
	5 iterations finished.
	Final slack -541.
Super clustering done.
Design Utilization : 68%.
Worst slack after global placement is 2057
2nd GP placement takes 20.89 sec.

Wirelength after global placement is 616742 and checksum is 7DA001C0E101BBC4.
Global placement takes 22.98 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 2094 LUT6 in collection, pack success:98
Packing LUT6D takes 2.09 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Ram placement takes 0.00 sec.
Wirelength after macro cell placement is 897659 and checksum is 855A76CF18173B19.
Macro cell placement takes 0.31 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack -3025.
	3 iterations finished.
	Final slack -1418.
Super clustering done.
Design Utilization : 68%.
Worst slack after post global placement is 1688
3rd GP placement takes 19.38 sec.

Wirelength after post global placement is 929932 and checksum is 135750DB5DC5FB7B.
Packing LUT6D started.
I: LUT6D pack result: There are 1898 LUT6 in collection, pack success:7
Packing LUT6D takes 1.91 sec.
Post global placement takes 23.73 sec.

Phase 4 Legalization started.
The average distance in LP is 0.718654.
Wirelength after legalization is 954886 and checksum is 405D5C0D4949E102.
Legalization takes 1.09 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 1441.
Replication placement takes 1.44 sec.

Wirelength after replication placement is 954886 and checksum is 405D5C0D4949E102.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 1441, TNS before detailed placement is 0. 
Worst slack after detailed placement is 1441, TNS after detailed placement is 0. 
Swapping placement takes 1.55 sec.

Wirelength after detailed placement is 954886 and checksum is 405D5C0D4949E102.
Timing-driven detailed placement takes 3.03 sec.

Worst slack is 1441, TNS after placement is 0.
Placement done.
Total placement takes 94.28 sec.
Finished placement.

Routing started.
Building routing graph takes 5.36 sec.
Worst slack is 1441, TNS before global route is 0.
Processing design graph takes 3.16 sec.
Total memory for routing:
	272.390643 M.
Total nets for routing : 82885.
Global Routing step 1 processed 0 nets, it takes 16.98 sec.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 42 nets, it takes 0.06 sec.
Unrouted nets 183 at the end of iteration 0.
Unrouted nets 103 at the end of iteration 1.
Unrouted nets 67 at the end of iteration 2.
Unrouted nets 40 at the end of iteration 3.
Unrouted nets 26 at the end of iteration 4.
Unrouted nets 21 at the end of iteration 5.
Unrouted nets 11 at the end of iteration 6.
Unrouted nets 6 at the end of iteration 7.
Unrouted nets 5 at the end of iteration 8.
Unrouted nets 1 at the end of iteration 9.
Unrouted nets 1 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 1 at the end of iteration 12.
Unrouted nets 1 at the end of iteration 13.
Unrouted nets 1 at the end of iteration 14.
Unrouted nets 1 at the end of iteration 15.
Unrouted nets 1 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 0 at the end of iteration 18.
Global Routing step 2 processed 745 nets, it takes 0.81 sec.
Unrouted nets 27 at the end of iteration 0.
Unrouted nets 22 at the end of iteration 1.
Unrouted nets 13 at the end of iteration 2.
Unrouted nets 4 at the end of iteration 3.
Unrouted nets 0 at the end of iteration 4.
Global Routing step 3 processed 32 nets, it takes 0.70 sec.
Unrouted nets 2306 at the end of iteration 0.
Unrouted nets 1683 at the end of iteration 1.
Unrouted nets 1349 at the end of iteration 2.
Unrouted nets 1085 at the end of iteration 3.
Unrouted nets 934 at the end of iteration 4.
Unrouted nets 844 at the end of iteration 5.
Unrouted nets 693 at the end of iteration 6.
Unrouted nets 572 at the end of iteration 7.
Unrouted nets 508 at the end of iteration 8.
Unrouted nets 462 at the end of iteration 9.
Unrouted nets 436 at the end of iteration 10.
Unrouted nets 348 at the end of iteration 11.
Unrouted nets 299 at the end of iteration 12.
Unrouted nets 263 at the end of iteration 13.
Unrouted nets 239 at the end of iteration 14.
Unrouted nets 196 at the end of iteration 15.
Unrouted nets 135 at the end of iteration 16.
Unrouted nets 129 at the end of iteration 17.
Unrouted nets 130 at the end of iteration 18.
Unrouted nets 118 at the end of iteration 19.
Unrouted nets 106 at the end of iteration 20.
Unrouted nets 91 at the end of iteration 21.
Unrouted nets 64 at the end of iteration 22.
Unrouted nets 48 at the end of iteration 23.
Unrouted nets 44 at the end of iteration 24.
Unrouted nets 43 at the end of iteration 25.
Unrouted nets 32 at the end of iteration 26.
Unrouted nets 29 at the end of iteration 27.
Unrouted nets 22 at the end of iteration 28.
Unrouted nets 25 at the end of iteration 29.
Unrouted nets 24 at the end of iteration 30.
Unrouted nets 14 at the end of iteration 31.
Unrouted nets 7 at the end of iteration 32.
Unrouted nets 4 at the end of iteration 33.
Unrouted nets 3 at the end of iteration 34.
Unrouted nets 4 at the end of iteration 35.
Unrouted nets 7 at the end of iteration 36.
Unrouted nets 5 at the end of iteration 37.
Unrouted nets 6 at the end of iteration 38.
Unrouted nets 3 at the end of iteration 39.
Unrouted nets 0 at the end of iteration 40.
Global Routing step 4 processed 3212 nets, it takes 18.08 sec.
Global routing takes 19.72 sec.
Total 90354 subnets.
    forward max bucket size 35451 , backward 1143.
        Unrouted nets 59438 at the end of iteration 0.
    route iteration 0, CPU time elapsed 10.265625 sec.
    forward max bucket size 35302 , backward 1192.
        Unrouted nets 48272 at the end of iteration 1.
    route iteration 1, CPU time elapsed 9.140625 sec.
    forward max bucket size 1845 , backward 1629.
        Unrouted nets 40678 at the end of iteration 2.
    route iteration 2, CPU time elapsed 8.671875 sec.
    forward max bucket size 2706 , backward 1620.
        Unrouted nets 34471 at the end of iteration 3.
    route iteration 3, CPU time elapsed 8.343750 sec.
    forward max bucket size 3116 , backward 2288.
        Unrouted nets 29033 at the end of iteration 4.
    route iteration 4, CPU time elapsed 8.140625 sec.
    forward max bucket size 2932 , backward 2241.
        Unrouted nets 24255 at the end of iteration 5.
    route iteration 5, CPU time elapsed 7.578125 sec.
    forward max bucket size 3448 , backward 4254.
        Unrouted nets 24340 at the end of iteration 6.
    route iteration 6, CPU time elapsed 6.546875 sec.
    forward max bucket size 3677 , backward 3363.
        Unrouted nets 22211 at the end of iteration 7.
    route iteration 7, CPU time elapsed 5.968750 sec.
    forward max bucket size 3930 , backward 3947.
        Unrouted nets 19630 at the end of iteration 8.
    route iteration 8, CPU time elapsed 5.421875 sec.
    forward max bucket size 3633 , backward 3294.
        Unrouted nets 17042 at the end of iteration 9.
    route iteration 9, CPU time elapsed 4.656250 sec.
    forward max bucket size 3848 , backward 4513.
        Unrouted nets 14915 at the end of iteration 10.
    route iteration 10, CPU time elapsed 4.171875 sec.
    forward max bucket size 2965 , backward 2938.
        Unrouted nets 12820 at the end of iteration 11.
    route iteration 11, CPU time elapsed 3.781250 sec.
    forward max bucket size 3754 , backward 4004.
        Unrouted nets 10892 at the end of iteration 12.
    route iteration 12, CPU time elapsed 3.203125 sec.
    forward max bucket size 4232 , backward 3298.
        Unrouted nets 9379 at the end of iteration 13.
    route iteration 13, CPU time elapsed 3.000000 sec.
    forward max bucket size 3042 , backward 2396.
        Unrouted nets 8056 at the end of iteration 14.
    route iteration 14, CPU time elapsed 2.734375 sec.
    forward max bucket size 3635 , backward 3466.
        Unrouted nets 7003 at the end of iteration 15.
    route iteration 15, CPU time elapsed 2.437500 sec.
    forward max bucket size 2865 , backward 3866.
        Unrouted nets 5926 at the end of iteration 16.
    route iteration 16, CPU time elapsed 2.187500 sec.
    forward max bucket size 3358 , backward 2377.
        Unrouted nets 5167 at the end of iteration 17.
    route iteration 17, CPU time elapsed 1.890625 sec.
    forward max bucket size 2822 , backward 2839.
        Unrouted nets 4457 at the end of iteration 18.
    route iteration 18, CPU time elapsed 1.703125 sec.
    forward max bucket size 2988 , backward 3852.
        Unrouted nets 3799 at the end of iteration 19.
    route iteration 19, CPU time elapsed 1.515625 sec.
    forward max bucket size 4218 , backward 3113.
        Unrouted nets 3314 at the end of iteration 20.
    route iteration 20, CPU time elapsed 1.375000 sec.
    forward max bucket size 3424 , backward 3445.
        Unrouted nets 2822 at the end of iteration 21.
    route iteration 21, CPU time elapsed 1.203125 sec.
    forward max bucket size 2742 , backward 2719.
        Unrouted nets 2492 at the end of iteration 22.
    route iteration 22, CPU time elapsed 1.109375 sec.
    forward max bucket size 2800 , backward 3487.
        Unrouted nets 2136 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.921875 sec.
    forward max bucket size 3334 , backward 3010.
        Unrouted nets 1821 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.890625 sec.
    forward max bucket size 2017 , backward 2580.
        Unrouted nets 1607 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.828125 sec.
    forward max bucket size 3235 , backward 2025.
        Unrouted nets 1306 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.625000 sec.
    forward max bucket size 2975 , backward 2641.
        Unrouted nets 1228 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.578125 sec.
    forward max bucket size 2350 , backward 3143.
        Unrouted nets 1028 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.546875 sec.
    forward max bucket size 1958 , backward 2833.
        Unrouted nets 980 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.531250 sec.
    forward max bucket size 2940 , backward 2673.
        Unrouted nets 790 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.515625 sec.
    forward max bucket size 2664 , backward 3173.
        Unrouted nets 700 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.468750 sec.
    forward max bucket size 3134 , backward 1851.
        Unrouted nets 602 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.421875 sec.
    forward max bucket size 3102 , backward 2377.
        Unrouted nets 499 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.406250 sec.
    forward max bucket size 2222 , backward 2522.
        Unrouted nets 371 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.328125 sec.
    forward max bucket size 3210 , backward 1632.
        Unrouted nets 280 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.296875 sec.
    forward max bucket size 2480 , backward 2290.
        Unrouted nets 237 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.281250 sec.
    forward max bucket size 1885 , backward 964.
        Unrouted nets 195 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.265625 sec.
    forward max bucket size 2640 , backward 1340.
        Unrouted nets 143 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.234375 sec.
    forward max bucket size 1613 , backward 1329.
        Unrouted nets 140 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.281250 sec.
    forward max bucket size 3290 , backward 2415.
        Unrouted nets 133 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.265625 sec.
    forward max bucket size 3288 , backward 971.
        Unrouted nets 119 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.250000 sec.
    forward max bucket size 1674 , backward 870.
        Unrouted nets 101 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.234375 sec.
    forward max bucket size 1372 , backward 1506.
        Unrouted nets 92 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.218750 sec.
    forward max bucket size 1202 , backward 1169.
        Unrouted nets 59 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.218750 sec.
    forward max bucket size 1122 , backward 605.
        Unrouted nets 51 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.203125 sec.
    forward max bucket size 698 , backward 489.
        Unrouted nets 48 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.187500 sec.
    forward max bucket size 1853 , backward 258.
        Unrouted nets 39 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.187500 sec.
    forward max bucket size 1112 , backward 996.
        Unrouted nets 41 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.218750 sec.
    forward max bucket size 595 , backward 445.
        Unrouted nets 32 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.171875 sec.
    forward max bucket size 346 , backward 95.
        Unrouted nets 33 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.203125 sec.
    forward max bucket size 1328 , backward 1033.
        Unrouted nets 32 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.203125 sec.
    forward max bucket size 1526 , backward 928.
        Unrouted nets 32 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.203125 sec.
    forward max bucket size 2152 , backward 1360.
        Unrouted nets 25 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.203125 sec.
    forward max bucket size 301 , backward 154.
        Unrouted nets 21 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.187500 sec.
    forward max bucket size 1869 , backward 388.
        Unrouted nets 20 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.171875 sec.
    forward max bucket size 44 , backward 30.
        Unrouted nets 14 at the end of iteration 56.
    route iteration 56, CPU time elapsed 0.203125 sec.
    forward max bucket size 31 , backward 17.
        Unrouted nets 13 at the end of iteration 57.
    route iteration 57, CPU time elapsed 0.187500 sec.
    forward max bucket size 166 , backward 42.
        Unrouted nets 8 at the end of iteration 58.
    route iteration 58, CPU time elapsed 0.203125 sec.
    forward max bucket size 289 , backward 177.
        Unrouted nets 4 at the end of iteration 59.
    route iteration 59, CPU time elapsed 0.171875 sec.
    forward max bucket size 23 , backward 12.
        Unrouted nets 2 at the end of iteration 60.
    route iteration 60, CPU time elapsed 0.203125 sec.
    forward max bucket size 10 , backward 14.
        Unrouted nets 0 at the end of iteration 61.
    route iteration 61, CPU time elapsed 0.187500 sec.
Detailed routing takes 61 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK1 to clkbufg_25/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPTUREDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv:CLK is routed by SRB.
I: Design net ntclkbufg_2 is routed by general path.
C: Route-2036: The clock path from clkbufg_25/gopclkbufg:CLKOUT to u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[38]/opit_0_inv_L6QL5Q:CLK is routed by SRB.
Detailed routing takes 123.23 sec.
Start fix hold violation.
Build tmp routing results takes 0.62 sec.
Timing analysis takes 0.78 sec.
Hold violation fix iter 0 takes 1.72 sec, total_step_forward 74935.
Incremental timing analysis takes 0.45 sec.
Hold violation fix iter 1 takes 0.05 sec, total_step_forward 603.
Incremental timing analysis takes 0.48 sec.
Hold violation fix iter 2 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 3 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 14.94 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 3.31 sec.
Used SRB routing arc is 700213.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 188.34 sec.


Device Utilization Summary :
+-------------------------------------------------------------------------------+
| Logic Utilization           | Used      | Available     | Utilization(%)     
+-------------------------------------------------------------------------------+
| Use of ADC                  | 0         | 1             | 0                  
| Use of ANALOG               | 0         | 1             | 0                  
| Use of APM                  | 216       | 240           | 90                 
| Use of BKCL                 | 2         | 6             | 34                 
| Use of CCS                  | 1         | 1             | 100                
| Use of CLMA                 | 8790      | 11675         | 76                 
|   FF                        | 27155     | 93400         | 30                 
|   LUT                       | 31567     | 46700         | 68                 
|   LUT-FF pairs              | 16670     | 46700         | 36                 
| Use of CLMS                 | 3777      | 4975          | 76                 
|   FF                        | 11775     | 39800         | 30                 
|   LUT                       | 13483     | 19900         | 68                 
|   LUT-FF pairs              | 7054      | 19900         | 36                 
|   Distributed RAM           | 75        | 19900         | 1                  
| Use of DDRPHY_CPD           | 0         | 12            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0         | 6             | 0                  
| Use of DDR_PHY              | 0         | 24            | 0                  
| Use of DRM                  | 16.5      | 155           | 11                 
| Use of GPLL                 | 1         | 6             | 17                 
| Use of GSEB                 | 0         | 218           | 0                  
| Use of HARD0                | 5056      | 10550         | 48                 
| Use of HCKB                 | 19        | 96            | 20                 
|  HCKB dataused              | 3         | 96            | 4                  
| Use of HCKMUX_TEST          | 0         | 8             | 0                  
| Use of HSSTLP               | 0         | 2             | 0                  
| Use of IO                   | 42        | 300           | 14                 
|   IOBD                      | 19        | 144           | 14                 
|   IOBS                      | 23        | 156           | 15                 
| Use of IOCKB                | 0         | 24            | 0                  
| Use of IOCKMUX_TEST         | 0         | 6             | 0                  
| Use of IOLHR                | 42        | 300           | 14                 
| Use of KEYRAM               | 0         | 1             | 0                  
| Use of MFG_TEST             | 0         | 1             | 0                  
| Use of MRCKB                | 0         | 12            | 0                  
| Use of MRCKMUX_TEST         | 0         | 6             | 0                  
| Use of MRPOSTMUX_TEST       | 0         | 6             | 0                  
| Use of PCIE                 | 0         | 1             | 0                  
| Use of PCKMUX_TEST          | 0         | 12            | 0                  
| Use of PLLMRMUX_TEST        | 0         | 6             | 0                  
| Use of PLLREFMUX_TEST       | 0         | 6             | 0                  
| Use of PPLL                 | 0         | 6             | 0                  
| Use of PREGMUXC_TEST        | 0         | 4             | 0                  
| Use of PREGMUXLR_TEST       | 0         | 6             | 0                  
| Use of RCKB                 | 9         | 24            | 38                 
|  RCKB dataused              | 9         | 24            | 38                 
| Use of RCKMUX_TEST          | 0         | 6             | 0                  
| Use of SCANCHAIN            | 1         | 1             | 100                
| Use of SCKMUX_TEST          | 0         | 12            | 0                  
| Use of SFB                  | 0         | 2225          | 0                  
| Use of SPAD                 | 0         | 8             | 0                  
| Use of TSERDES              | 0         | 48            | 0                  
| Use of USCM                 | 3         | 32            | 10                 
|  USCM dataused              | 0         | 32            | 0                  
| Use of USCMMUX_TEST         | 0         | 32            | 0                  
+-------------------------------------------------------------------------------+

Finished routing.
Design 'top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:7m:58s
Action pnr: CPU time elapsed is 0h:6m:47s
Action pnr: Process CPU time elapsed is 0h:8m:49s
Current time: Thu Nov  6 03:24:33 2025
Action pnr: Peak memory pool usage is 3,789 MB
