

================================================================
== Vitis HLS Report for 'write_output_stream'
================================================================
* Date:           Thu Nov 21 15:11:47 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        final_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.603 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_208_1   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_214_2  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    555|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    154|    -|
|Register         |        -|    -|     240|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     240|    709|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln214_1_fu_269_p2             |         +|   0|  0|   10|           3|           3|
    |add_ln214_2_fu_303_p2             |         +|   0|  0|   39|          32|          32|
    |add_ln214_3_fu_293_p2             |         +|   0|  0|   37|          30|           1|
    |add_ln214_fu_263_p2               |         +|   0|  0|   39|          32|           3|
    |bit_count_1_fu_168_p2             |         +|   0|  0|   39|          32|           4|
    |bit_count_3_fu_244_p2             |         +|   0|  0|   39|          32|           5|
    |size_3_fu_222_p2                  |         +|   0|  0|   39|          32|           1|
    |sub_ln223_fu_205_p2               |         -|   0|  0|   39|           4|          32|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|    2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |       and|   0|  0|    2|           1|           1|
    |ap_condition_273                  |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op40_write_state2    |       and|   0|  0|    2|           1|           1|
    |tmp_nbreadreq_fu_70_p3            |       and|   0|  0|    2|           1|           0|
    |icmp_ln214_1_fu_238_p2            |      icmp|   0|  0|   18|          29|           1|
    |icmp_ln214_fu_184_p2              |      icmp|   0|  0|   18|          29|           1|
    |icmp_ln222_fu_199_p2              |      icmp|   0|  0|   20|          32|           1|
    |lshr_ln215_fu_250_p2              |      lshr|   0|  0|  100|          32|          32|
    |ap_block_state1                   |        or|   0|  0|    2|           1|           1|
    |ap_block_state2                   |        or|   0|  0|    2|           1|           1|
    |shl_ln223_fu_211_p2               |       shl|   0|  0|  100|          32|          32|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|    2|           2|           1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0|  555|         361|         157|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  31|          6|    1|          6|
    |ap_done                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |  14|          3|    1|          3|
    |ap_phi_mux_bit_count_2_phi_fu_112_p4  |   9|          2|   32|         64|
    |bit_buffer_reg_98                     |   9|          2|   19|         38|
    |bit_count_2_reg_109                   |   9|          2|   32|         64|
    |bit_count_fu_62                       |  14|          3|   32|         96|
    |codeword_stream_blk_n                 |   9|          2|    1|          2|
    |compressed_size_stream_blk_n          |   9|          2|    1|          2|
    |output_hw_stream_blk_n                |   9|          2|    1|          2|
    |output_hw_stream_din                  |  14|          3|    8|         24|
    |size_4_reg_118                        |   9|          2|   32|         64|
    |size_fu_66                            |   9|          2|   32|         64|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 154|         33|  193|        431|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   5|   0|    5|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |bit_buffer_1_reg_342     |  32|   0|   32|          0|
    |bit_buffer_reg_98        |  19|   0|   19|          0|
    |bit_count_2_reg_109      |  32|   0|   32|          0|
    |bit_count_3_reg_373      |  32|   0|   32|          0|
    |bit_count_fu_62          |  32|   0|   32|          0|
    |icmp_ln214_1_reg_369     |   1|   0|    1|          0|
    |icmp_ln214_reg_357       |   1|   0|    1|          0|
    |size_4_reg_118           |  32|   0|   32|          0|
    |size_fu_66               |  32|   0|   32|          0|
    |trunc_ln_reg_347         |  19|   0|   19|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 240|   0|  240|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|     write_output_stream|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|     write_output_stream|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|     write_output_stream|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|     write_output_stream|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|     write_output_stream|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|     write_output_stream|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|     write_output_stream|  return value|
|codeword_stream_dout           |   in|   16|     ap_fifo|         codeword_stream|       pointer|
|codeword_stream_empty_n        |   in|    1|     ap_fifo|         codeword_stream|       pointer|
|codeword_stream_read           |  out|    1|     ap_fifo|         codeword_stream|       pointer|
|output_hw_stream_din           |  out|    8|     ap_fifo|        output_hw_stream|       pointer|
|output_hw_stream_full_n        |   in|    1|     ap_fifo|        output_hw_stream|       pointer|
|output_hw_stream_write         |  out|    1|     ap_fifo|        output_hw_stream|       pointer|
|compressed_size_stream_din     |  out|   32|     ap_fifo|  compressed_size_stream|       pointer|
|compressed_size_stream_full_n  |   in|    1|     ap_fifo|  compressed_size_stream|       pointer|
|compressed_size_stream_write   |  out|    1|     ap_fifo|  compressed_size_stream|       pointer|
+-------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 6 
3 --> 5 4 
4 --> 3 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.54>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%bit_count = alloca i32 1"   --->   Operation 7 'alloca' 'bit_count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%size = alloca i32 1"   --->   Operation 8 'alloca' 'size' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compressed_size_stream, void @empty_23, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_hw_stream, void @empty_23, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %codeword_stream, void @empty_23, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%store_ln208 = store i32 0, i32 %size" [Server/p3/lzw.cpp:208]   --->   Operation 12 'store' 'store_ln208' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 13 [1/1] (0.54ns)   --->   "%store_ln208 = store i32 0, i32 %bit_count" [Server/p3/lzw.cpp:208]   --->   Operation 13 'store' 'store_ln208' <Predicate = true> <Delay = 0.54>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%br_ln208 = br void" [Server/p3/lzw.cpp:208]   --->   Operation 14 'br' 'br_ln208' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 4.60>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%bit_buffer = phi i19 0, void, i19 %trunc_ln, void %._crit_edge" [Server/p3/lzw.cpp:204]   --->   Operation 15 'phi' 'bit_buffer' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%size_2 = load i32 %size" [Server/p3/lzw.cpp:225]   --->   Operation 16 'load' 'size_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %codeword_stream, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 17 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1024> <FIFO>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln208 = br i1 %tmp, void, void" [Server/p3/lzw.cpp:208]   --->   Operation 18 'br' 'br_ln208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%bit_count_load_1 = load i32 %bit_count" [Server/p3/lzw.cpp:212]   --->   Operation 19 'load' 'bit_count_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 20 'specloopname' 'specloopname_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.94ns)   --->   "%tmp_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %codeword_stream" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'read' 'tmp_V' <Predicate = (tmp)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1024> <FIFO>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%code_1 = trunc i16 %tmp_V" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155]   --->   Operation 22 'trunc' 'code_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%bit_buffer_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %bit_buffer, i13 %code_1" [Server/p3/lzw.cpp:211]   --->   Operation 23 'bitconcatenate' 'bit_buffer_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln204 = trunc i19 %bit_buffer" [Server/p3/lzw.cpp:204]   --->   Operation 24 'trunc' 'trunc_ln204' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i6.i13, i6 %trunc_ln204, i13 %code_1" [Server/p3/lzw.cpp:204]   --->   Operation 25 'bitconcatenate' 'trunc_ln' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.20ns)   --->   "%bit_count_1 = add i32 %bit_count_load_1, i32 13" [Server/p3/lzw.cpp:212]   --->   Operation 26 'add' 'bit_count_1' <Predicate = (tmp)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %bit_count_1, i32 3, i32 31" [Server/p3/lzw.cpp:214]   --->   Operation 27 'partselect' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.06ns)   --->   "%icmp_ln214 = icmp_sgt  i29 %tmp_1, i29 0" [Server/p3/lzw.cpp:214]   --->   Operation 28 'icmp' 'icmp_ln214' <Predicate = (tmp)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln214 = br i1 %icmp_ln214, void %.._crit_edge_crit_edge, void %.lr.ph.preheader" [Server/p3/lzw.cpp:214]   --->   Operation 29 'br' 'br_ln214' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.54ns)   --->   "%store_ln214 = store i32 %bit_count_1, i32 %bit_count" [Server/p3/lzw.cpp:214]   --->   Operation 30 'store' 'store_ln214' <Predicate = (tmp & !icmp_ln214)> <Delay = 0.54>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln214 = br void %._crit_edge" [Server/p3/lzw.cpp:214]   --->   Operation 31 'br' 'br_ln214' <Predicate = (tmp & !icmp_ln214)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 32 'br' 'br_ln0' <Predicate = (tmp & icmp_ln214)> <Delay = 0.48>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%bit_count_load11 = load i32 %bit_count" [Server/p3/lzw.cpp:222]   --->   Operation 33 'load' 'bit_count_load11' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln206 = zext i19 %bit_buffer" [Server/p3/lzw.cpp:206]   --->   Operation 34 'zext' 'zext_ln206' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.11ns)   --->   "%icmp_ln222 = icmp_sgt  i32 %bit_count_load11, i32 0" [Server/p3/lzw.cpp:222]   --->   Operation 35 'icmp' 'icmp_ln222' <Predicate = (!tmp)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.48ns)   --->   "%br_ln222 = br i1 %icmp_ln222, void %._crit_edge1, void" [Server/p3/lzw.cpp:222]   --->   Operation 36 'br' 'br_ln222' <Predicate = (!tmp)> <Delay = 0.48>
ST_2 : Operation 37 [1/1] (1.20ns)   --->   "%sub_ln223 = sub i32 8, i32 %bit_count_load11" [Server/p3/lzw.cpp:223]   --->   Operation 37 'sub' 'sub_ln223' <Predicate = (!tmp & icmp_ln222)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.45ns)   --->   "%shl_ln223 = shl i32 %zext_ln206, i32 %sub_ln223" [Server/p3/lzw.cpp:223]   --->   Operation 38 'shl' 'shl_ln223' <Predicate = (!tmp & icmp_ln222)> <Delay = 1.45> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%byte = trunc i32 %shl_ln223" [Server/p3/lzw.cpp:223]   --->   Operation 39 'trunc' 'byte' <Predicate = (!tmp & icmp_ln222)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.94ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %output_hw_stream, i8 %byte" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 40 'write' 'write_ln174' <Predicate = (!tmp & icmp_ln222)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1024> <FIFO>
ST_2 : Operation 41 [1/1] (1.20ns)   --->   "%size_3 = add i32 %size_2, i32 1" [Server/p3/lzw.cpp:225]   --->   Operation 41 'add' 'size_3' <Predicate = (!tmp & icmp_ln222)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.48ns)   --->   "%br_ln226 = br void %._crit_edge1" [Server/p3/lzw.cpp:226]   --->   Operation 42 'br' 'br_ln226' <Predicate = (!tmp & icmp_ln222)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 1.20>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%bit_count_2 = phi i32 %bit_count_3, void %.split, i32 %bit_count_1, void %.lr.ph.preheader"   --->   Operation 43 'phi' 'bit_count_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 44 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %bit_count_2, i32 3, i32 31" [Server/p3/lzw.cpp:214]   --->   Operation 45 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.06ns)   --->   "%icmp_ln214_1 = icmp_sgt  i29 %tmp_2, i29 0" [Server/p3/lzw.cpp:214]   --->   Operation 46 'icmp' 'icmp_ln214_1' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln214 = br i1 %icmp_ln214_1, void %._crit_edge.loopexit, void %.split" [Server/p3/lzw.cpp:214]   --->   Operation 47 'br' 'br_ln214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.20ns)   --->   "%bit_count_3 = add i32 %bit_count_2, i32 4294967288" [Server/p3/lzw.cpp:215]   --->   Operation 48 'add' 'bit_count_3' <Predicate = (icmp_ln214_1)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.40>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln205 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [Server/p3/lzw.cpp:205]   --->   Operation 49 'specloopname' 'specloopname_ln205' <Predicate = (icmp_ln214_1)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.45ns)   --->   "%lshr_ln215 = lshr i32 %bit_buffer_1, i32 %bit_count_3" [Server/p3/lzw.cpp:215]   --->   Operation 50 'lshr' 'lshr_ln215' <Predicate = (icmp_ln214_1)> <Delay = 1.45> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%byte_1 = trunc i32 %lshr_ln215" [Server/p3/lzw.cpp:215]   --->   Operation 51 'trunc' 'byte_1' <Predicate = (icmp_ln214_1)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.94ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %output_hw_stream, i8 %byte_1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 52 'write' 'write_ln174' <Predicate = (icmp_ln214_1)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1024> <FIFO>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 53 'br' 'br_ln0' <Predicate = (icmp_ln214_1)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 4.06>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%bit_count_load = load i32 %bit_count" [Server/p3/lzw.cpp:214]   --->   Operation 54 'load' 'bit_count_load' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln214 = trunc i32 %bit_count_load" [Server/p3/lzw.cpp:214]   --->   Operation 55 'trunc' 'trunc_ln214' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.20ns)   --->   "%add_ln214 = add i32 %bit_count_load, i32 5" [Server/p3/lzw.cpp:214]   --->   Operation 56 'add' 'add_ln214' <Predicate = (icmp_ln214)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.74ns)   --->   "%add_ln214_1 = add i3 %trunc_ln214, i3 5" [Server/p3/lzw.cpp:214]   --->   Operation 57 'add' 'add_ln214_1' <Predicate = (icmp_ln214)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln214, i32 3, i32 31" [Server/p3/lzw.cpp:214]   --->   Operation 58 'partselect' 'trunc_ln1' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln214_1 = zext i29 %trunc_ln1" [Server/p3/lzw.cpp:214]   --->   Operation 59 'zext' 'zext_ln214_1' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln214 = zext i3 %add_ln214_1" [Server/p3/lzw.cpp:214]   --->   Operation 60 'zext' 'zext_ln214' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (1.16ns)   --->   "%add_ln214_3 = add i30 %zext_ln214_1, i30 1" [Server/p3/lzw.cpp:214]   --->   Operation 61 'add' 'add_ln214_3' <Predicate = (icmp_ln214)> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln214_2 = zext i30 %add_ln214_3" [Server/p3/lzw.cpp:214]   --->   Operation 62 'zext' 'zext_ln214_2' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.20ns)   --->   "%add_ln214_2 = add i32 %zext_ln214_2, i32 %size_2" [Server/p3/lzw.cpp:214]   --->   Operation 63 'add' 'add_ln214_2' <Predicate = (icmp_ln214)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.48ns)   --->   "%store_ln208 = store i32 %add_ln214_2, i32 %size" [Server/p3/lzw.cpp:208]   --->   Operation 64 'store' 'store_ln208' <Predicate = (icmp_ln214)> <Delay = 0.48>
ST_5 : Operation 65 [1/1] (0.54ns)   --->   "%store_ln208 = store i32 %zext_ln214, i32 %bit_count" [Server/p3/lzw.cpp:208]   --->   Operation 65 'store' 'store_ln208' <Predicate = (icmp_ln214)> <Delay = 0.54>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln208 = br void %._crit_edge" [Server/p3/lzw.cpp:208]   --->   Operation 66 'br' 'br_ln208' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln208 = br void" [Server/p3/lzw.cpp:208]   --->   Operation 67 'br' 'br_ln208' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 1.94>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%size_4 = phi i32 %size_3, void, i32 %size_2, void"   --->   Operation 68 'phi' 'size_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (1.94ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %compressed_size_stream, i32 %size_4" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 69 'write' 'write_ln174' <Predicate = true> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln229 = ret" [Server/p3/lzw.cpp:229]   --->   Operation 70 'ret' 'ret_ln229' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ codeword_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_hw_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ compressed_size_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bit_count          (alloca        ) [ 0111110]
size               (alloca        ) [ 0111110]
specinterface_ln0  (specinterface ) [ 0000000]
specinterface_ln0  (specinterface ) [ 0000000]
specinterface_ln0  (specinterface ) [ 0000000]
store_ln208        (store         ) [ 0000000]
store_ln208        (store         ) [ 0000000]
br_ln208           (br            ) [ 0111110]
bit_buffer         (phi           ) [ 0010000]
size_2             (load          ) [ 0011111]
tmp                (nbreadreq     ) [ 0011110]
br_ln208           (br            ) [ 0000000]
bit_count_load_1   (load          ) [ 0000000]
specloopname_ln0   (specloopname  ) [ 0000000]
tmp_V              (read          ) [ 0000000]
code_1             (trunc         ) [ 0000000]
bit_buffer_1       (bitconcatenate) [ 0001100]
trunc_ln204        (trunc         ) [ 0000000]
trunc_ln           (bitconcatenate) [ 0111110]
bit_count_1        (add           ) [ 0011110]
tmp_1              (partselect    ) [ 0000000]
icmp_ln214         (icmp          ) [ 0011110]
br_ln214           (br            ) [ 0000000]
store_ln214        (store         ) [ 0000000]
br_ln214           (br            ) [ 0000000]
br_ln0             (br            ) [ 0011110]
bit_count_load11   (load          ) [ 0000000]
zext_ln206         (zext          ) [ 0000000]
icmp_ln222         (icmp          ) [ 0011110]
br_ln222           (br            ) [ 0011111]
sub_ln223          (sub           ) [ 0000000]
shl_ln223          (shl           ) [ 0000000]
byte               (trunc         ) [ 0000000]
write_ln174        (write         ) [ 0000000]
size_3             (add           ) [ 0011111]
br_ln226           (br            ) [ 0011111]
bit_count_2        (phi           ) [ 0001000]
specpipeline_ln0   (specpipeline  ) [ 0000000]
tmp_2              (partselect    ) [ 0000000]
icmp_ln214_1       (icmp          ) [ 0011110]
br_ln214           (br            ) [ 0000000]
bit_count_3        (add           ) [ 0011110]
specloopname_ln205 (specloopname  ) [ 0000000]
lshr_ln215         (lshr          ) [ 0000000]
byte_1             (trunc         ) [ 0000000]
write_ln174        (write         ) [ 0000000]
br_ln0             (br            ) [ 0011110]
bit_count_load     (load          ) [ 0000000]
trunc_ln214        (trunc         ) [ 0000000]
add_ln214          (add           ) [ 0000000]
add_ln214_1        (add           ) [ 0000000]
trunc_ln1          (partselect    ) [ 0000000]
zext_ln214_1       (zext          ) [ 0000000]
zext_ln214         (zext          ) [ 0000000]
add_ln214_3        (add           ) [ 0000000]
zext_ln214_2       (zext          ) [ 0000000]
add_ln214_2        (add           ) [ 0000000]
store_ln208        (store         ) [ 0000000]
store_ln208        (store         ) [ 0000000]
br_ln208           (br            ) [ 0000000]
br_ln208           (br            ) [ 0111110]
size_4             (phi           ) [ 0000001]
write_ln174        (write         ) [ 0000000]
ret_ln229          (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="codeword_stream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codeword_stream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_hw_stream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_hw_stream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="compressed_size_stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compressed_size_stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i19.i13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i6.i13"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="bit_count_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bit_count/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="size_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="size/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_nbreadreq_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_V_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="0" index="2" bw="8" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 write_ln174/4 "/>
</bind>
</comp>

<comp id="91" class="1004" name="write_ln174_write_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="0" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="0" index="2" bw="32" slack="0"/>
<pin id="95" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/6 "/>
</bind>
</comp>

<comp id="98" class="1005" name="bit_buffer_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="19" slack="1"/>
<pin id="100" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="bit_buffer (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="bit_buffer_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="1"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="19" slack="0"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bit_buffer/2 "/>
</bind>
</comp>

<comp id="109" class="1005" name="bit_count_2_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="111" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="bit_count_2 (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="bit_count_2_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="32" slack="1"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bit_count_2/3 "/>
</bind>
</comp>

<comp id="118" class="1005" name="size_4_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="120" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="size_4 (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="size_4_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="1"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="32" slack="1"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="size_4/6 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="1"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bit_count_load_1/2 bit_count_load11/2 bit_count_load/5 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln208_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln208/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln208_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln208/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="size_2_load_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="size_2/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="code_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="code_1/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="bit_buffer_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="19" slack="0"/>
<pin id="151" dir="0" index="2" bw="13" slack="0"/>
<pin id="152" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="bit_buffer_1/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="trunc_ln204_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="19" slack="0"/>
<pin id="158" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln204/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="trunc_ln_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="19" slack="0"/>
<pin id="162" dir="0" index="1" bw="6" slack="0"/>
<pin id="163" dir="0" index="2" bw="13" slack="0"/>
<pin id="164" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="bit_count_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="5" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bit_count_1/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="29" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="3" slack="0"/>
<pin id="178" dir="0" index="3" bw="6" slack="0"/>
<pin id="179" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln214_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="29" slack="0"/>
<pin id="186" dir="0" index="1" bw="29" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln214/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln214_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="1"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln206_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="19" slack="0"/>
<pin id="197" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln206/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="icmp_ln222_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln222/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="sub_ln223_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="5" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln223/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="shl_ln223_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="19" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln223/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="byte_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="byte/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="size_3_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="size_3/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_2_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="29" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="0" index="2" bw="3" slack="0"/>
<pin id="232" dir="0" index="3" bw="6" slack="0"/>
<pin id="233" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="icmp_ln214_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="29" slack="0"/>
<pin id="240" dir="0" index="1" bw="29" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln214_1/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="bit_count_3_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="4" slack="0"/>
<pin id="247" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bit_count_3/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="lshr_ln215_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="2"/>
<pin id="252" dir="0" index="1" bw="32" slack="1"/>
<pin id="253" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln215/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="byte_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="byte_1/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="trunc_ln214_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln214/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln214_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="4" slack="0"/>
<pin id="266" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="add_ln214_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="3" slack="0"/>
<pin id="271" dir="0" index="1" bw="3" slack="0"/>
<pin id="272" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214_1/5 "/>
</bind>
</comp>

<comp id="275" class="1004" name="trunc_ln1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="29" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="0" index="2" bw="3" slack="0"/>
<pin id="279" dir="0" index="3" bw="6" slack="0"/>
<pin id="280" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/5 "/>
</bind>
</comp>

<comp id="285" class="1004" name="zext_ln214_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="29" slack="0"/>
<pin id="287" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln214_1/5 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln214_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="3" slack="0"/>
<pin id="291" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln214/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="add_ln214_3_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="29" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214_3/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln214_2_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="30" slack="0"/>
<pin id="301" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln214_2/5 "/>
</bind>
</comp>

<comp id="303" class="1004" name="add_ln214_2_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="30" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="306" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214_2/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln208_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="3"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln208/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln208_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="3" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="3"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln208/5 "/>
</bind>
</comp>

<comp id="318" class="1005" name="bit_count_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="bit_count "/>
</bind>
</comp>

<comp id="326" class="1005" name="size_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="size "/>
</bind>
</comp>

<comp id="333" class="1005" name="size_2_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="1"/>
<pin id="335" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="size_2 "/>
</bind>
</comp>

<comp id="338" class="1005" name="tmp_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="1"/>
<pin id="340" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="342" class="1005" name="bit_buffer_1_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="2"/>
<pin id="344" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="bit_buffer_1 "/>
</bind>
</comp>

<comp id="347" class="1005" name="trunc_ln_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="19" slack="0"/>
<pin id="349" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="352" class="1005" name="bit_count_1_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bit_count_1 "/>
</bind>
</comp>

<comp id="357" class="1005" name="icmp_ln214_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="1"/>
<pin id="359" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln214 "/>
</bind>
</comp>

<comp id="364" class="1005" name="size_3_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="size_3 "/>
</bind>
</comp>

<comp id="369" class="1005" name="icmp_ln214_1_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="1"/>
<pin id="371" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln214_1 "/>
</bind>
</comp>

<comp id="373" class="1005" name="bit_count_3_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="bit_count_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="82"><net_src comp="24" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="42" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="60" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="127"><net_src comp="121" pin="4"/><net_sink comp="91" pin=2"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="78" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="102" pin="4"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="144" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="159"><net_src comp="102" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="28" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="144" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="172"><net_src comp="128" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="30" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="32" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="168" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="182"><net_src comp="34" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="183"><net_src comp="36" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="188"><net_src comp="174" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="38" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="168" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="102" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="128" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="12" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="40" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="128" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="195" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="205" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="211" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="226"><net_src comp="141" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="6" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="32" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="112" pin="4"/><net_sink comp="228" pin=1"/></net>

<net id="236"><net_src comp="34" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="237"><net_src comp="36" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="242"><net_src comp="228" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="38" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="112" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="50" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="257"><net_src comp="250" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="262"><net_src comp="128" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="128" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="54" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="259" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="56" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="281"><net_src comp="32" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="263" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="283"><net_src comp="34" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="284"><net_src comp="36" pin="0"/><net_sink comp="275" pin=3"/></net>

<net id="288"><net_src comp="275" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="269" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="285" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="58" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="293" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="299" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="303" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="289" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="62" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="324"><net_src comp="318" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="325"><net_src comp="318" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="329"><net_src comp="66" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="332"><net_src comp="326" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="336"><net_src comp="141" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="341"><net_src comp="70" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="148" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="350"><net_src comp="160" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="355"><net_src comp="168" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="360"><net_src comp="184" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="367"><net_src comp="222" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="372"><net_src comp="238" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="244" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="250" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_hw_stream | {2 4 }
	Port: compressed_size_stream | {6 }
 - Input state : 
	Port: write_output_stream : codeword_stream | {2 }
  - Chain level:
	State 1
		store_ln208 : 1
		store_ln208 : 1
	State 2
		bit_buffer_1 : 1
		trunc_ln204 : 1
		trunc_ln : 1
		bit_count_1 : 1
		tmp_1 : 2
		icmp_ln214 : 3
		br_ln214 : 4
		store_ln214 : 2
		zext_ln206 : 1
		icmp_ln222 : 1
		br_ln222 : 2
		sub_ln223 : 1
		shl_ln223 : 2
		byte : 3
		write_ln174 : 4
		size_3 : 1
	State 3
		tmp_2 : 1
		icmp_ln214_1 : 2
		br_ln214 : 3
		bit_count_3 : 1
	State 4
		byte_1 : 1
		write_ln174 : 2
	State 5
		trunc_ln214 : 1
		add_ln214 : 1
		add_ln214_1 : 2
		trunc_ln1 : 2
		zext_ln214_1 : 3
		zext_ln214 : 3
		add_ln214_3 : 4
		zext_ln214_2 : 5
		add_ln214_2 : 6
		store_ln208 : 7
		store_ln208 : 4
	State 6
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |    bit_count_1_fu_168   |    0    |    39   |
|          |      size_3_fu_222      |    0    |    39   |
|          |    bit_count_3_fu_244   |    0    |    39   |
|    add   |     add_ln214_fu_263    |    0    |    39   |
|          |    add_ln214_1_fu_269   |    0    |    10   |
|          |    add_ln214_3_fu_293   |    0    |    36   |
|          |    add_ln214_2_fu_303   |    0    |    39   |
|----------|-------------------------|---------|---------|
|    shl   |     shl_ln223_fu_211    |    0    |   100   |
|----------|-------------------------|---------|---------|
|   lshr   |    lshr_ln215_fu_250    |    0    |   100   |
|----------|-------------------------|---------|---------|
|          |    icmp_ln214_fu_184    |    0    |    18   |
|   icmp   |    icmp_ln222_fu_199    |    0    |    20   |
|          |   icmp_ln214_1_fu_238   |    0    |    18   |
|----------|-------------------------|---------|---------|
|    sub   |     sub_ln223_fu_205    |    0    |    39   |
|----------|-------------------------|---------|---------|
| nbreadreq|   tmp_nbreadreq_fu_70   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   read   |     tmp_V_read_fu_78    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  |     grp_write_fu_84     |    0    |    0    |
|          | write_ln174_write_fu_91 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |      code_1_fu_144      |    0    |    0    |
|          |    trunc_ln204_fu_156   |    0    |    0    |
|   trunc  |       byte_fu_217       |    0    |    0    |
|          |      byte_1_fu_254      |    0    |    0    |
|          |    trunc_ln214_fu_259   |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|   bit_buffer_1_fu_148   |    0    |    0    |
|          |     trunc_ln_fu_160     |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |       tmp_1_fu_174      |    0    |    0    |
|partselect|       tmp_2_fu_228      |    0    |    0    |
|          |     trunc_ln1_fu_275    |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    zext_ln206_fu_195    |    0    |    0    |
|   zext   |   zext_ln214_1_fu_285   |    0    |    0    |
|          |    zext_ln214_fu_289    |    0    |    0    |
|          |   zext_ln214_2_fu_299   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   536   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|bit_buffer_1_reg_342|   32   |
|  bit_buffer_reg_98 |   19   |
| bit_count_1_reg_352|   32   |
| bit_count_2_reg_109|   32   |
| bit_count_3_reg_373|   32   |
|  bit_count_reg_318 |   32   |
|icmp_ln214_1_reg_369|    1   |
| icmp_ln214_reg_357 |    1   |
|   size_2_reg_333   |   32   |
|   size_3_reg_364   |   32   |
|   size_4_reg_118   |   32   |
|    size_reg_326    |   32   |
|     tmp_reg_338    |    1   |
|  trunc_ln_reg_347  |   19   |
+--------------------+--------+
|        Total       |   329  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_84 |  p2  |   2  |   8  |   16   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   16   ||  0.489  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   536  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   329  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   329  |   545  |
+-----------+--------+--------+--------+
