Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Sep  8 13:46:53 2023
| Host         : nicolas-suse running 64-bit openSUSE Tumbleweed
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bft_timing_summary_routed.rpt -pb bft_timing_summary_routed.pb -rpx bft_timing_summary_routed.rpx -warn_on_violation
| Design       : bft
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-9   Warning   Unknown CDC Logic              1           
TIMING-18  Warning   Missing input or output delay  69          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (35)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (35)
-------------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.431        0.000                      0                 7556        0.029        0.000                      0                 7556        1.313        0.000                       0                  1436  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
bftClk  {0.000 2.500}        5.000           200.000         
wbClk   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
bftClk              0.431        0.000                      0                 5961        0.035        0.000                      0                 5961        1.313        0.000                       0                   731  
wbClk               3.945        0.000                      0                 1595        0.029        0.000                      0                 1595        4.500        0.000                       0                   705  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        wbClk         bftClk        
(none)        bftClk        wbClk         


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        wbClk                       
(none)                      bftClk        
(none)                      wbClk         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  bftClk
  To Clock:  bftClk

Setup :            0  Failing Endpoints,  Worst Slack        0.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 arnd2/ct6/xOutReg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            arnd3/transformLoop[0].ct1/xOutStepReg_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (bftClk rise@5.000ns - bftClk rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.558ns (14.767%)  route 3.221ns (85.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.209ns = ( 11.209 - 5.000 ) 
    Source Clock Delay      (SCD):    7.147ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.887     7.147    arnd2/ct6/clk
    DSP48_X3Y18          DSP48E1                                      r  arnd2/ct6/xOutReg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.434     7.581 r  arnd2/ct6/xOutReg_reg/P[18]
                         net (fo=1, routed)           1.063     8.644    arnd2/ct6/xOutReg_reg_n_87
    SLICE_X92Y45         LUT2 (Prop_lut2_I0_O)        0.124     8.768 r  arnd2/ct6/xOutReg_reg_i_14/O
                         net (fo=2, routed)           2.157    10.926    arnd3/transformLoop[0].ct1/xOutStepReg_reg_0[2]
    DSP48_X2Y10          DSP48E1                                      r  arnd3/transformLoop[0].ct1/xOutStepReg_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     5.000     5.000 r  
    H15                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.430     6.430 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.120     9.550    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.641 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.568    11.209    arnd3/transformLoop[0].ct1/clk
    DSP48_X2Y10          DSP48E1                                      r  arnd3/transformLoop[0].ct1/xOutStepReg_reg/CLK
                         clock pessimism              0.634    11.842    
                         clock uncertainty           -0.035    11.807    
    DSP48_X2Y10          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450    11.357    arnd3/transformLoop[0].ct1/xOutStepReg_reg
  -------------------------------------------------------------------
                         required time                         11.357    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            arnd1/transformLoop[6].ct/xOutStepReg_reg/C[17]
                            (rising edge-triggered cell DSP48E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (bftClk rise@5.000ns - bftClk rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 2.454ns (58.427%)  route 1.746ns (41.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.334ns = ( 11.334 - 5.000 ) 
    Source Clock Delay      (SCD):    7.084ns
    Clock Pessimism Removal (CPR):    0.734ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.823     7.084    ingressLoop[6].ingressFifo/buffer_fifo/clk
    RAMB36_X4Y12         RAMB36E1                                     r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     9.538 r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[15]
                         net (fo=66, routed)          1.746    11.284    arnd1/transformLoop[6].ct/xOutStepReg_reg_0[15]
    DSP48_X3Y25          DSP48E1                                      r  arnd1/transformLoop[6].ct/xOutStepReg_reg/C[17]
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     5.000     5.000 r  
    H15                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.430     6.430 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.120     9.550    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.641 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.693    11.334    arnd1/transformLoop[6].ct/clk
    DSP48_X3Y25          DSP48E1                                      r  arnd1/transformLoop[6].ct/xOutStepReg_reg/CLK
                         clock pessimism              0.734    12.068    
                         clock uncertainty           -0.035    12.033    
    DSP48_X3Y25          DSP48E1 (Setup_dsp48e1_CLK_C[17])
                                                     -0.233    11.800    arnd1/transformLoop[6].ct/xOutStepReg_reg
  -------------------------------------------------------------------
                         required time                         11.800    
                         arrival time                         -11.284    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            arnd1/transformLoop[6].ct/xOutStepReg_reg/C[32]
                            (rising edge-triggered cell DSP48E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (bftClk rise@5.000ns - bftClk rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 2.454ns (58.427%)  route 1.746ns (41.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.334ns = ( 11.334 - 5.000 ) 
    Source Clock Delay      (SCD):    7.084ns
    Clock Pessimism Removal (CPR):    0.734ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.823     7.084    ingressLoop[6].ingressFifo/buffer_fifo/clk
    RAMB36_X4Y12         RAMB36E1                                     r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     9.538 r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[15]
                         net (fo=66, routed)          1.746    11.284    arnd1/transformLoop[6].ct/xOutStepReg_reg_0[15]
    DSP48_X3Y25          DSP48E1                                      r  arnd1/transformLoop[6].ct/xOutStepReg_reg/C[32]
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     5.000     5.000 r  
    H15                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.430     6.430 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.120     9.550    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.641 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.693    11.334    arnd1/transformLoop[6].ct/clk
    DSP48_X3Y25          DSP48E1                                      r  arnd1/transformLoop[6].ct/xOutStepReg_reg/CLK
                         clock pessimism              0.734    12.068    
                         clock uncertainty           -0.035    12.033    
    DSP48_X3Y25          DSP48E1 (Setup_dsp48e1_CLK_C[32])
                                                     -0.233    11.800    arnd1/transformLoop[6].ct/xOutStepReg_reg
  -------------------------------------------------------------------
                         required time                         11.800    
                         arrival time                         -11.284    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            arnd1/transformLoop[6].ct/xOutStepReg_reg/C[37]
                            (rising edge-triggered cell DSP48E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (bftClk rise@5.000ns - bftClk rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 2.454ns (58.427%)  route 1.746ns (41.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.334ns = ( 11.334 - 5.000 ) 
    Source Clock Delay      (SCD):    7.084ns
    Clock Pessimism Removal (CPR):    0.734ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.823     7.084    ingressLoop[6].ingressFifo/buffer_fifo/clk
    RAMB36_X4Y12         RAMB36E1                                     r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     9.538 r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[15]
                         net (fo=66, routed)          1.746    11.284    arnd1/transformLoop[6].ct/xOutStepReg_reg_0[15]
    DSP48_X3Y25          DSP48E1                                      r  arnd1/transformLoop[6].ct/xOutStepReg_reg/C[37]
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     5.000     5.000 r  
    H15                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.430     6.430 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.120     9.550    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.641 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.693    11.334    arnd1/transformLoop[6].ct/clk
    DSP48_X3Y25          DSP48E1                                      r  arnd1/transformLoop[6].ct/xOutStepReg_reg/CLK
                         clock pessimism              0.734    12.068    
                         clock uncertainty           -0.035    12.033    
    DSP48_X3Y25          DSP48E1 (Setup_dsp48e1_CLK_C[37])
                                                     -0.233    11.800    arnd1/transformLoop[6].ct/xOutStepReg_reg
  -------------------------------------------------------------------
                         required time                         11.800    
                         arrival time                         -11.284    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            arnd1/transformLoop[6].ct/xOutStepReg_reg/C[46]
                            (rising edge-triggered cell DSP48E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (bftClk rise@5.000ns - bftClk rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 2.454ns (58.427%)  route 1.746ns (41.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.334ns = ( 11.334 - 5.000 ) 
    Source Clock Delay      (SCD):    7.084ns
    Clock Pessimism Removal (CPR):    0.734ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.823     7.084    ingressLoop[6].ingressFifo/buffer_fifo/clk
    RAMB36_X4Y12         RAMB36E1                                     r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     9.538 r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[15]
                         net (fo=66, routed)          1.746    11.284    arnd1/transformLoop[6].ct/xOutStepReg_reg_0[15]
    DSP48_X3Y25          DSP48E1                                      r  arnd1/transformLoop[6].ct/xOutStepReg_reg/C[46]
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     5.000     5.000 r  
    H15                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.430     6.430 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.120     9.550    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.641 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.693    11.334    arnd1/transformLoop[6].ct/clk
    DSP48_X3Y25          DSP48E1                                      r  arnd1/transformLoop[6].ct/xOutStepReg_reg/CLK
                         clock pessimism              0.734    12.068    
                         clock uncertainty           -0.035    12.033    
    DSP48_X3Y25          DSP48E1 (Setup_dsp48e1_CLK_C[46])
                                                     -0.233    11.800    arnd1/transformLoop[6].ct/xOutStepReg_reg
  -------------------------------------------------------------------
                         required time                         11.800    
                         arrival time                         -11.284    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            arnd1/transformLoop[6].ct/xOutReg_reg/C[17]
                            (rising edge-triggered cell DSP48E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (bftClk rise@5.000ns - bftClk rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 2.454ns (58.427%)  route 1.746ns (41.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 11.336 - 5.000 ) 
    Source Clock Delay      (SCD):    7.084ns
    Clock Pessimism Removal (CPR):    0.734ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.823     7.084    ingressLoop[6].ingressFifo/buffer_fifo/clk
    RAMB36_X4Y12         RAMB36E1                                     r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     9.538 r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[15]
                         net (fo=66, routed)          1.746    11.284    arnd1/transformLoop[6].ct/xOutStepReg_reg_0[15]
    DSP48_X3Y24          DSP48E1                                      r  arnd1/transformLoop[6].ct/xOutReg_reg/C[17]
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     5.000     5.000 r  
    H15                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.430     6.430 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.120     9.550    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.641 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.695    11.336    arnd1/transformLoop[6].ct/clk
    DSP48_X3Y24          DSP48E1                                      r  arnd1/transformLoop[6].ct/xOutReg_reg/CLK
                         clock pessimism              0.734    12.070    
                         clock uncertainty           -0.035    12.035    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_C[17])
                                                     -0.233    11.802    arnd1/transformLoop[6].ct/xOutReg_reg
  -------------------------------------------------------------------
                         required time                         11.802    
                         arrival time                         -11.284    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            arnd1/transformLoop[6].ct/xOutReg_reg/C[32]
                            (rising edge-triggered cell DSP48E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (bftClk rise@5.000ns - bftClk rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 2.454ns (58.427%)  route 1.746ns (41.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 11.336 - 5.000 ) 
    Source Clock Delay      (SCD):    7.084ns
    Clock Pessimism Removal (CPR):    0.734ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.823     7.084    ingressLoop[6].ingressFifo/buffer_fifo/clk
    RAMB36_X4Y12         RAMB36E1                                     r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     9.538 r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[15]
                         net (fo=66, routed)          1.746    11.284    arnd1/transformLoop[6].ct/xOutStepReg_reg_0[15]
    DSP48_X3Y24          DSP48E1                                      r  arnd1/transformLoop[6].ct/xOutReg_reg/C[32]
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     5.000     5.000 r  
    H15                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.430     6.430 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.120     9.550    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.641 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.695    11.336    arnd1/transformLoop[6].ct/clk
    DSP48_X3Y24          DSP48E1                                      r  arnd1/transformLoop[6].ct/xOutReg_reg/CLK
                         clock pessimism              0.734    12.070    
                         clock uncertainty           -0.035    12.035    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_C[32])
                                                     -0.233    11.802    arnd1/transformLoop[6].ct/xOutReg_reg
  -------------------------------------------------------------------
                         required time                         11.802    
                         arrival time                         -11.284    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            arnd1/transformLoop[6].ct/xOutReg_reg/C[37]
                            (rising edge-triggered cell DSP48E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (bftClk rise@5.000ns - bftClk rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 2.454ns (58.427%)  route 1.746ns (41.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 11.336 - 5.000 ) 
    Source Clock Delay      (SCD):    7.084ns
    Clock Pessimism Removal (CPR):    0.734ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.823     7.084    ingressLoop[6].ingressFifo/buffer_fifo/clk
    RAMB36_X4Y12         RAMB36E1                                     r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     9.538 r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[15]
                         net (fo=66, routed)          1.746    11.284    arnd1/transformLoop[6].ct/xOutStepReg_reg_0[15]
    DSP48_X3Y24          DSP48E1                                      r  arnd1/transformLoop[6].ct/xOutReg_reg/C[37]
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     5.000     5.000 r  
    H15                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.430     6.430 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.120     9.550    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.641 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.695    11.336    arnd1/transformLoop[6].ct/clk
    DSP48_X3Y24          DSP48E1                                      r  arnd1/transformLoop[6].ct/xOutReg_reg/CLK
                         clock pessimism              0.734    12.070    
                         clock uncertainty           -0.035    12.035    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_C[37])
                                                     -0.233    11.802    arnd1/transformLoop[6].ct/xOutReg_reg
  -------------------------------------------------------------------
                         required time                         11.802    
                         arrival time                         -11.284    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            arnd1/transformLoop[6].ct/xOutReg_reg/C[46]
                            (rising edge-triggered cell DSP48E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (bftClk rise@5.000ns - bftClk rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 2.454ns (58.427%)  route 1.746ns (41.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 11.336 - 5.000 ) 
    Source Clock Delay      (SCD):    7.084ns
    Clock Pessimism Removal (CPR):    0.734ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.823     7.084    ingressLoop[6].ingressFifo/buffer_fifo/clk
    RAMB36_X4Y12         RAMB36E1                                     r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     9.538 r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[15]
                         net (fo=66, routed)          1.746    11.284    arnd1/transformLoop[6].ct/xOutStepReg_reg_0[15]
    DSP48_X3Y24          DSP48E1                                      r  arnd1/transformLoop[6].ct/xOutReg_reg/C[46]
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     5.000     5.000 r  
    H15                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.430     6.430 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.120     9.550    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.641 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.695    11.336    arnd1/transformLoop[6].ct/clk
    DSP48_X3Y24          DSP48E1                                      r  arnd1/transformLoop[6].ct/xOutReg_reg/CLK
                         clock pessimism              0.734    12.070    
                         clock uncertainty           -0.035    12.035    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_C[46])
                                                     -0.233    11.802    arnd1/transformLoop[6].ct/xOutReg_reg
  -------------------------------------------------------------------
                         required time                         11.802    
                         arrival time                         -11.284    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 arnd3/transformLoop[3].ct1/xOutReg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            arnd4/transformLoop[3].ct/xOutReg_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (bftClk rise@5.000ns - bftClk rise@0.000ns)
  Data Path Delay:        3.696ns  (logic 0.558ns (15.099%)  route 3.138ns (84.901%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.214ns = ( 11.214 - 5.000 ) 
    Source Clock Delay      (SCD):    7.139ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.879     7.139    arnd3/transformLoop[3].ct1/clk
    DSP48_X3Y6           DSP48E1                                      r  arnd3/transformLoop[3].ct1/xOutReg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y6           DSP48E1 (Prop_dsp48e1_CLK_P[31])
                                                      0.434     7.573 r  arnd3/transformLoop[3].ct1/xOutReg_reg/P[31]
                         net (fo=1, routed)           2.127     9.700    arnd3/transformLoop[3].ct1/xOutReg_reg_n_74
    SLICE_X37Y23         LUT2 (Prop_lut2_I0_O)        0.124     9.824 r  arnd3/transformLoop[3].ct1/xOutReg_reg_i_1/O
                         net (fo=6, routed)           1.010    10.835    arnd4/transformLoop[3].ct/xOutStepReg_reg_1[15]
    DSP48_X2Y12          DSP48E1                                      r  arnd4/transformLoop[3].ct/xOutReg_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     5.000     5.000 r  
    H15                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.430     6.430 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.120     9.550    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.641 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.573    11.214    arnd4/transformLoop[3].ct/clk
    DSP48_X2Y12          DSP48E1                                      r  arnd4/transformLoop[3].ct/xOutReg_reg/CLK
                         clock pessimism              0.634    11.847    
                         clock uncertainty           -0.035    11.812    
    DSP48_X2Y12          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.450    11.362    arnd4/transformLoop[3].ct/xOutReg_reg
  -------------------------------------------------------------------
                         required time                         11.362    
                         arrival time                         -10.835    
  -------------------------------------------------------------------
                         slack                                  0.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 egressLoop[2].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            egressLoop[2].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bftClk rise@0.000ns - bftClk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.359%)  route 0.161ns (55.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.070ns
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.559     2.369    egressLoop[2].egressFifo/buffer_fifo/clk
    SLICE_X49Y46         FDCE                                         r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDCE (Prop_fdce_C_Q)         0.128     2.497 r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[3]/Q
                         net (fo=2, routed)           0.161     2.657    egressLoop[2].egressFifo/buffer_fifo/infer_fifo.next_wr_addr[3]
    SLICE_X51Y45         FDCE                                         r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.823     3.070    egressLoop[2].egressFifo/buffer_fifo/clk
    SLICE_X51Y45         FDCE                                         r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[3]/C
                         clock pessimism             -0.442     2.628    
    SLICE_X51Y45         FDCE (Hold_fdce_C_D)        -0.006     2.622    egressLoop[2].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.622    
                         arrival time                           2.657    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 egressLoop[2].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            egressLoop[2].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bftClk rise@0.000ns - bftClk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (44.048%)  route 0.163ns (55.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.070ns
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.559     2.369    egressLoop[2].egressFifo/buffer_fifo/clk
    SLICE_X49Y46         FDPE                                         r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDPE (Prop_fdpe_C_Q)         0.128     2.497 r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[0]/Q
                         net (fo=2, routed)           0.163     2.659    egressLoop[2].egressFifo/buffer_fifo/infer_fifo.next_wr_addr[0]
    SLICE_X51Y45         FDCE                                         r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.823     3.070    egressLoop[2].egressFifo/buffer_fifo/clk
    SLICE_X51Y45         FDCE                                         r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[0]/C
                         clock pessimism             -0.442     2.628    
    SLICE_X51Y45         FDCE (Hold_fdce_C_D)        -0.007     2.621    egressLoop[2].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.621    
                         arrival time                           2.659    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 egressLoop[2].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            egressLoop[2].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bftClk rise@0.000ns - bftClk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.770%)  route 0.223ns (61.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.070ns
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.559     2.369    egressLoop[2].egressFifo/buffer_fifo/clk
    SLICE_X49Y46         FDCE                                         r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDCE (Prop_fdce_C_Q)         0.141     2.510 r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[4]/Q
                         net (fo=2, routed)           0.223     2.732    egressLoop[2].egressFifo/buffer_fifo/infer_fifo.next_wr_addr[4]
    SLICE_X51Y45         FDCE                                         r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.823     3.070    egressLoop[2].egressFifo/buffer_fifo/clk
    SLICE_X51Y45         FDCE                                         r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[4]/C
                         clock pessimism             -0.442     2.628    
    SLICE_X51Y45         FDCE (Hold_fdce_C_D)         0.047     2.675    egressLoop[2].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.675    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 egressLoop[0].egressFifo/buffer_fifo/infer_fifo.wr_addr_tmp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            egressLoop[0].egressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bftClk rise@0.000ns - bftClk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.227ns (54.589%)  route 0.189ns (45.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.070ns
    Source Clock Delay      (SCD):    2.367ns
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.557     2.367    egressLoop[0].egressFifo/buffer_fifo/clk
    SLICE_X51Y49         FDCE                                         r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.wr_addr_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDCE (Prop_fdce_C_Q)         0.128     2.495 r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.wr_addr_tmp_reg[2]/Q
                         net (fo=7, routed)           0.189     2.684    egressLoop[0].egressFifo/buffer_fifo/infer_fifo.wr_addr_tmp_reg__0[2]
    SLICE_X51Y50         LUT2 (Prop_lut2_I1_O)        0.099     2.783 r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.two_wr_addr[1]_i_1__7/O
                         net (fo=1, routed)           0.000     2.783    egressLoop[0].egressFifo/buffer_fifo/infer_fifo.two_wr_addr0[1]
    SLICE_X51Y50         FDPE                                         r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.823     3.070    egressLoop[0].egressFifo/buffer_fifo/clk
    SLICE_X51Y50         FDPE                                         r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[1]/C
                         clock pessimism             -0.437     2.633    
    SLICE_X51Y50         FDPE (Hold_fdpe_C_D)         0.091     2.724    egressLoop[0].egressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.724    
                         arrival time                           2.783    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 egressLoop[0].egressFifo/buffer_fifo/infer_fifo.wr_addr_tmp_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            egressLoop[0].egressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bftClk rise@0.000ns - bftClk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.555%)  route 0.262ns (58.445%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.070ns
    Source Clock Delay      (SCD):    2.367ns
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.557     2.367    egressLoop[0].egressFifo/buffer_fifo/clk
    SLICE_X51Y49         FDCE                                         r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.wr_addr_tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDCE (Prop_fdce_C_Q)         0.141     2.508 r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.wr_addr_tmp_reg[5]/Q
                         net (fo=4, routed)           0.262     2.769    egressLoop[0].egressFifo/buffer_fifo/infer_fifo.wr_addr_tmp_reg__0[5]
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.045     2.814 r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.two_wr_addr[5]_i_1__7/O
                         net (fo=1, routed)           0.000     2.814    egressLoop[0].egressFifo/buffer_fifo/infer_fifo.two_wr_addr0[5]
    SLICE_X50Y50         FDCE                                         r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.823     3.070    egressLoop[0].egressFifo/buffer_fifo/clk
    SLICE_X50Y50         FDCE                                         r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[5]/C
                         clock pessimism             -0.437     2.633    
    SLICE_X50Y50         FDCE (Hold_fdce_C_D)         0.120     2.753    egressLoop[0].egressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.753    
                         arrival time                           2.814    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 egressLoop[5].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            egressLoop[5].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bftClk rise@0.000ns - bftClk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.945%)  route 0.187ns (57.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.116ns
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.558     2.368    egressLoop[5].egressFifo/buffer_fifo/clk
    SLICE_X35Y36         FDCE                                         r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDCE (Prop_fdce_C_Q)         0.141     2.509 r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[8]/Q
                         net (fo=3, routed)           0.187     2.696    egressLoop[5].egressFifo/buffer_fifo/infer_fifo.wr_addr[8]
    RAMB36_X2Y7          RAMB36E1                                     r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.868     3.116    egressLoop[5].egressFifo/buffer_fifo/clk
    RAMB36_X2Y7          RAMB36E1                                     r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKARDCLK
                         clock pessimism             -0.670     2.445    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.628    egressLoop[5].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg
  -------------------------------------------------------------------
                         required time                         -2.628    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bftClk rise@0.000ns - bftClk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.407%)  route 0.177ns (55.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.169ns
    Source Clock Delay      (SCD):    2.418ns
    Clock Pessimism Removal (CPR):    0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.608     2.418    ingressLoop[7].ingressFifo/buffer_fifo/clk
    SLICE_X91Y53         FDCE                                         r  ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y53         FDCE (Prop_fdce_C_Q)         0.141     2.559 r  ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[4]/Q
                         net (fo=3, routed)           0.177     2.735    ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.rd_addr[4]
    RAMB36_X4Y10         RAMB36E1                                     r  ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.921     3.169    ingressLoop[7].ingressFifo/buffer_fifo/clk
    RAMB36_X4Y10         RAMB36E1                                     r  ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                         clock pessimism             -0.691     2.477    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     2.660    ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg
  -------------------------------------------------------------------
                         required time                         -2.660    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 egressLoop[0].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            egressLoop[0].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bftClk rise@0.000ns - bftClk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.032%)  route 0.237ns (64.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.070ns
    Source Clock Delay      (SCD):    2.367ns
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.557     2.367    egressLoop[0].egressFifo/buffer_fifo/clk
    SLICE_X51Y49         FDCE                                         r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDCE (Prop_fdce_C_Q)         0.128     2.495 r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[2]/Q
                         net (fo=2, routed)           0.237     2.732    egressLoop[0].egressFifo/buffer_fifo/infer_fifo.next_wr_addr[2]
    SLICE_X51Y50         FDCE                                         r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.823     3.070    egressLoop[0].egressFifo/buffer_fifo/clk
    SLICE_X51Y50         FDCE                                         r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[2]/C
                         clock pessimism             -0.437     2.633    
    SLICE_X51Y50         FDCE (Hold_fdce_C_D)         0.018     2.651    egressLoop[0].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.651    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 egressLoop[0].egressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            egressLoop[0].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bftClk rise@0.000ns - bftClk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.804%)  route 0.238ns (59.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.070ns
    Source Clock Delay      (SCD):    2.367ns
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.557     2.367    egressLoop[0].egressFifo/buffer_fifo/clk
    SLICE_X50Y49         FDPE                                         r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDPE (Prop_fdpe_C_Q)         0.164     2.531 r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[0]/Q
                         net (fo=8, routed)           0.238     2.769    egressLoop[0].egressFifo/buffer_fifo/infer_fifo.two_wr_addr[0]
    SLICE_X50Y50         FDPE                                         r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.823     3.070    egressLoop[0].egressFifo/buffer_fifo/clk
    SLICE_X50Y50         FDPE                                         r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[0]/C
                         clock pessimism             -0.437     2.633    
    SLICE_X50Y50         FDPE (Hold_fdpe_C_D)         0.052     2.685    egressLoop[0].egressFifo/buffer_fifo/infer_fifo.next_wr_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.685    
                         arrival time                           2.769    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 validForEgressFifo_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            egressLoop[6].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bftClk rise@0.000ns - bftClk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.273%)  route 0.254ns (57.727%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.069ns
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.559     2.369    bftClk_IBUF_BUFG
    SLICE_X49Y44         FDRE                                         r  validForEgressFifo_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.141     2.510 r  validForEgressFifo_reg[9]/Q
                         net (fo=24, routed)          0.254     2.764    egressLoop[6].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg_0[0]
    SLICE_X53Y42         LUT4 (Prop_lut4_I1_O)        0.045     2.809 r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.full_reg_i_1__13/O
                         net (fo=1, routed)           0.000     2.809    egressLoop[6].egressFifo/buffer_fifo/infer_fifo.full_reg_reg0
    SLICE_X53Y42         FDCE                                         r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.822     3.069    egressLoop[6].egressFifo/buffer_fifo/clk
    SLICE_X53Y42         FDCE                                         r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/C
                         clock pessimism             -0.442     2.627    
    SLICE_X53Y42         FDCE (Hold_fdce_C_D)         0.091     2.718    egressLoop[6].egressFifo/buffer_fifo/infer_fifo.full_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.718    
                         arrival time                           2.809    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bftClk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { bftClk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.687         5.000       1.313      DSP48_X1Y18   arnd1/transformLoop[0].ct/xOutReg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         5.000       1.313      DSP48_X1Y19   arnd1/transformLoop[0].ct/xOutStepReg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         5.000       1.313      DSP48_X2Y22   arnd1/transformLoop[1].ct/xOutReg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         5.000       1.313      DSP48_X2Y21   arnd1/transformLoop[1].ct/xOutStepReg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         5.000       1.313      DSP48_X2Y30   arnd1/transformLoop[2].ct/xOutReg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         5.000       1.313      DSP48_X2Y31   arnd1/transformLoop[2].ct/xOutStepReg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         5.000       1.313      DSP48_X2Y28   arnd1/transformLoop[3].ct/xOutReg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         5.000       1.313      DSP48_X2Y29   arnd1/transformLoop[3].ct/xOutStepReg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         5.000       1.313      DSP48_X3Y13   arnd1/transformLoop[4].ct/xOutReg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         5.000       1.313      DSP48_X3Y11   arnd1/transformLoop[4].ct/xOutStepReg_reg/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X62Y61  validForEgressFifo_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X62Y61  validForEgressFifo_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X62Y59  validForEgressFifo_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X62Y59  validForEgressFifo_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X62Y57  validForEgressFifo_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X62Y57  validForEgressFifo_reg[2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X60Y55  validForEgressFifo_reg[3]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X60Y55  validForEgressFifo_reg[3]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X60Y52  validForEgressFifo_reg[4]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X60Y52  validForEgressFifo_reg[4]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X62Y61  validForEgressFifo_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X62Y61  validForEgressFifo_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X62Y59  validForEgressFifo_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X62Y59  validForEgressFifo_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X62Y57  validForEgressFifo_reg[2]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X62Y57  validForEgressFifo_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X60Y55  validForEgressFifo_reg[3]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X60Y55  validForEgressFifo_reg[3]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X60Y52  validForEgressFifo_reg[4]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X60Y52  validForEgressFifo_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  wbClk
  To Clock:  wbClk

Setup :            0  Failing Endpoints,  Worst Slack        3.945ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.945ns  (required time - arrival time)
  Source:                 egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbOutputData_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wbClk rise@10.000ns - wbClk rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 2.702ns (45.792%)  route 3.199ns (54.208%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.318ns = ( 15.318 - 10.000 ) 
    Source Clock Delay      (SCD):    5.827ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.753     5.827    egressLoop[4].egressFifo/buffer_fifo/rd_clk
    RAMB36_X3Y11         RAMB36E1                                     r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     8.281 r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[13]
                         net (fo=1, routed)           1.874    10.155    egressLoop[3].egressFifo/buffer_fifo/wbOutputData_reg[31]_1[13]
    SLICE_X54Y40         LUT6 (Prop_lut6_I5_O)        0.124    10.279 r  egressLoop[3].egressFifo/buffer_fifo/wbOutputData[13]_i_2/O
                         net (fo=1, routed)           1.325    11.604    egressLoop[3].egressFifo/buffer_fifo/wbOutputData[13]_i_2_n_0
    SLICE_X54Y44         LUT6 (Prop_lut6_I0_O)        0.124    11.728 r  egressLoop[3].egressFifo/buffer_fifo/wbOutputData[13]_i_1/O
                         net (fo=1, routed)           0.000    11.728    egressLoop[3].egressFifo_n_19
    SLICE_X54Y44         FDRE                                         r  wbOutputData_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  wbClk (IN)
                         net (fo=0)                   0.000    10.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.553    15.318    wbClk_IBUF_BUFG
    SLICE_X54Y44         FDRE                                         r  wbOutputData_reg[13]/C
                         clock pessimism              0.309    15.627    
                         clock uncertainty           -0.035    15.592    
    SLICE_X54Y44         FDRE (Setup_fdre_C_D)        0.081    15.673    wbOutputData_reg[13]
  -------------------------------------------------------------------
                         required time                         15.673    
                         arrival time                         -11.728    
  -------------------------------------------------------------------
                         slack                                  3.945    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 egressLoop[5].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbOutputData_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wbClk rise@10.000ns - wbClk rise@0.000ns)
  Data Path Delay:        5.814ns  (logic 2.702ns (46.476%)  route 3.112ns (53.524%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.318ns = ( 15.318 - 10.000 ) 
    Source Clock Delay      (SCD):    5.780ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.706     5.780    egressLoop[5].egressFifo/buffer_fifo/rd_clk
    RAMB36_X2Y7          RAMB36E1                                     r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     8.234 r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[21]
                         net (fo=1, routed)           1.787    10.021    egressLoop[3].egressFifo/buffer_fifo/wbOutputData_reg[31]_0[21]
    SLICE_X54Y39         LUT6 (Prop_lut6_I3_O)        0.124    10.145 r  egressLoop[3].egressFifo/buffer_fifo/wbOutputData[21]_i_2/O
                         net (fo=1, routed)           1.325    11.470    egressLoop[3].egressFifo/buffer_fifo/wbOutputData[21]_i_2_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124    11.594 r  egressLoop[3].egressFifo/buffer_fifo/wbOutputData[21]_i_1/O
                         net (fo=1, routed)           0.000    11.594    egressLoop[3].egressFifo_n_11
    SLICE_X54Y43         FDRE                                         r  wbOutputData_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  wbClk (IN)
                         net (fo=0)                   0.000    10.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.553    15.318    wbClk_IBUF_BUFG
    SLICE_X54Y43         FDRE                                         r  wbOutputData_reg[21]/C
                         clock pessimism              0.323    15.641    
                         clock uncertainty           -0.035    15.606    
    SLICE_X54Y43         FDRE (Setup_fdre_C_D)        0.081    15.687    wbOutputData_reg[21]
  -------------------------------------------------------------------
                         required time                         15.687    
                         arrival time                         -11.594    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.136ns  (required time - arrival time)
  Source:                 egressLoop[5].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbOutputData_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wbClk rise@10.000ns - wbClk rise@0.000ns)
  Data Path Delay:        5.720ns  (logic 2.702ns (47.241%)  route 3.018ns (52.759%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.317ns = ( 15.317 - 10.000 ) 
    Source Clock Delay      (SCD):    5.780ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.706     5.780    egressLoop[5].egressFifo/buffer_fifo/rd_clk
    RAMB36_X2Y7          RAMB36E1                                     r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[24])
                                                      2.454     8.234 r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[24]
                         net (fo=1, routed)           1.932    10.166    egressLoop[3].egressFifo/buffer_fifo/wbOutputData_reg[31]_0[24]
    SLICE_X55Y38         LUT6 (Prop_lut6_I3_O)        0.124    10.290 r  egressLoop[3].egressFifo/buffer_fifo/wbOutputData[24]_i_2/O
                         net (fo=1, routed)           1.086    11.376    egressLoop[3].egressFifo/buffer_fifo/wbOutputData[24]_i_2_n_0
    SLICE_X55Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.500 r  egressLoop[3].egressFifo/buffer_fifo/wbOutputData[24]_i_1/O
                         net (fo=1, routed)           0.000    11.500    egressLoop[3].egressFifo_n_8
    SLICE_X55Y41         FDRE                                         r  wbOutputData_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  wbClk (IN)
                         net (fo=0)                   0.000    10.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.552    15.317    wbClk_IBUF_BUFG
    SLICE_X55Y41         FDRE                                         r  wbOutputData_reg[24]/C
                         clock pessimism              0.323    15.640    
                         clock uncertainty           -0.035    15.605    
    SLICE_X55Y41         FDRE (Setup_fdre_C_D)        0.031    15.636    wbOutputData_reg[24]
  -------------------------------------------------------------------
                         required time                         15.636    
                         arrival time                         -11.500    
  -------------------------------------------------------------------
                         slack                                  4.136    

Slack (MET) :             4.262ns  (required time - arrival time)
  Source:                 egressLoop[5].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbOutputData_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wbClk rise@10.000ns - wbClk rise@0.000ns)
  Data Path Delay:        5.592ns  (logic 2.702ns (48.318%)  route 2.890ns (51.682%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.316ns = ( 15.316 - 10.000 ) 
    Source Clock Delay      (SCD):    5.780ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.706     5.780    egressLoop[5].egressFifo/buffer_fifo/rd_clk
    RAMB36_X2Y7          RAMB36E1                                     r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     8.234 r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[20]
                         net (fo=1, routed)           1.939    10.173    egressLoop[3].egressFifo/buffer_fifo/wbOutputData_reg[31]_0[20]
    SLICE_X55Y37         LUT6 (Prop_lut6_I3_O)        0.124    10.297 r  egressLoop[3].egressFifo/buffer_fifo/wbOutputData[20]_i_2/O
                         net (fo=1, routed)           0.951    11.248    egressLoop[3].egressFifo/buffer_fifo/wbOutputData[20]_i_2_n_0
    SLICE_X55Y40         LUT6 (Prop_lut6_I0_O)        0.124    11.372 r  egressLoop[3].egressFifo/buffer_fifo/wbOutputData[20]_i_1/O
                         net (fo=1, routed)           0.000    11.372    egressLoop[3].egressFifo_n_12
    SLICE_X55Y40         FDRE                                         r  wbOutputData_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  wbClk (IN)
                         net (fo=0)                   0.000    10.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.551    15.316    wbClk_IBUF_BUFG
    SLICE_X55Y40         FDRE                                         r  wbOutputData_reg[20]/C
                         clock pessimism              0.323    15.639    
                         clock uncertainty           -0.035    15.604    
    SLICE_X55Y40         FDRE (Setup_fdre_C_D)        0.031    15.635    wbOutputData_reg[20]
  -------------------------------------------------------------------
                         required time                         15.635    
                         arrival time                         -11.372    
  -------------------------------------------------------------------
                         slack                                  4.262    

Slack (MET) :             4.267ns  (required time - arrival time)
  Source:                 egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbOutputData_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wbClk rise@10.000ns - wbClk rise@0.000ns)
  Data Path Delay:        5.576ns  (logic 2.702ns (48.457%)  route 2.874ns (51.543%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.317ns = ( 15.317 - 10.000 ) 
    Source Clock Delay      (SCD):    5.827ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.753     5.827    egressLoop[4].egressFifo/buffer_fifo/rd_clk
    RAMB36_X3Y11         RAMB36E1                                     r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[28])
                                                      2.454     8.281 r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[28]
                         net (fo=1, routed)           1.922    10.203    egressLoop[3].egressFifo/buffer_fifo/wbOutputData_reg[31]_1[28]
    SLICE_X54Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.327 r  egressLoop[3].egressFifo/buffer_fifo/wbOutputData[28]_i_2/O
                         net (fo=1, routed)           0.952    11.279    egressLoop[3].egressFifo/buffer_fifo/wbOutputData[28]_i_2_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.403 r  egressLoop[3].egressFifo/buffer_fifo/wbOutputData[28]_i_1/O
                         net (fo=1, routed)           0.000    11.403    egressLoop[3].egressFifo_n_4
    SLICE_X54Y41         FDRE                                         r  wbOutputData_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  wbClk (IN)
                         net (fo=0)                   0.000    10.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.552    15.317    wbClk_IBUF_BUFG
    SLICE_X54Y41         FDRE                                         r  wbOutputData_reg[28]/C
                         clock pessimism              0.309    15.626    
                         clock uncertainty           -0.035    15.591    
    SLICE_X54Y41         FDRE (Setup_fdre_C_D)        0.079    15.670    wbOutputData_reg[28]
  -------------------------------------------------------------------
                         required time                         15.670    
                         arrival time                         -11.403    
  -------------------------------------------------------------------
                         slack                                  4.267    

Slack (MET) :             4.299ns  (required time - arrival time)
  Source:                 egressLoop[5].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbOutputData_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wbClk rise@10.000ns - wbClk rise@0.000ns)
  Data Path Delay:        5.558ns  (logic 2.702ns (48.616%)  route 2.856ns (51.384%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.318ns = ( 15.318 - 10.000 ) 
    Source Clock Delay      (SCD):    5.780ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.706     5.780    egressLoop[5].egressFifo/buffer_fifo/rd_clk
    RAMB36_X2Y7          RAMB36E1                                     r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      2.454     8.234 r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[9]
                         net (fo=1, routed)           1.945    10.179    egressLoop[3].egressFifo/buffer_fifo/wbOutputData_reg[31]_0[9]
    SLICE_X54Y40         LUT6 (Prop_lut6_I3_O)        0.124    10.303 r  egressLoop[3].egressFifo/buffer_fifo/wbOutputData[9]_i_2/O
                         net (fo=1, routed)           0.911    11.214    egressLoop[3].egressFifo/buffer_fifo/wbOutputData[9]_i_2_n_0
    SLICE_X55Y44         LUT6 (Prop_lut6_I0_O)        0.124    11.338 r  egressLoop[3].egressFifo/buffer_fifo/wbOutputData[9]_i_1/O
                         net (fo=1, routed)           0.000    11.338    egressLoop[3].egressFifo_n_23
    SLICE_X55Y44         FDRE                                         r  wbOutputData_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  wbClk (IN)
                         net (fo=0)                   0.000    10.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.553    15.318    wbClk_IBUF_BUFG
    SLICE_X55Y44         FDRE                                         r  wbOutputData_reg[9]/C
                         clock pessimism              0.323    15.641    
                         clock uncertainty           -0.035    15.606    
    SLICE_X55Y44         FDRE (Setup_fdre_C_D)        0.031    15.637    wbOutputData_reg[9]
  -------------------------------------------------------------------
                         required time                         15.637    
                         arrival time                         -11.338    
  -------------------------------------------------------------------
                         slack                                  4.299    

Slack (MET) :             4.324ns  (required time - arrival time)
  Source:                 egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbOutputData_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wbClk rise@10.000ns - wbClk rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 2.702ns (49.407%)  route 2.767ns (50.593%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.317ns = ( 15.317 - 10.000 ) 
    Source Clock Delay      (SCD):    5.827ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.753     5.827    egressLoop[4].egressFifo/buffer_fifo/rd_clk
    RAMB36_X3Y11         RAMB36E1                                     r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      2.454     8.281 r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[14]
                         net (fo=1, routed)           1.773    10.054    egressLoop[3].egressFifo/buffer_fifo/wbOutputData_reg[31]_1[14]
    SLICE_X55Y37         LUT6 (Prop_lut6_I5_O)        0.124    10.178 r  egressLoop[3].egressFifo/buffer_fifo/wbOutputData[14]_i_2/O
                         net (fo=1, routed)           0.994    11.172    egressLoop[3].egressFifo/buffer_fifo/wbOutputData[14]_i_2_n_0
    SLICE_X55Y42         LUT6 (Prop_lut6_I0_O)        0.124    11.296 r  egressLoop[3].egressFifo/buffer_fifo/wbOutputData[14]_i_1/O
                         net (fo=1, routed)           0.000    11.296    egressLoop[3].egressFifo_n_18
    SLICE_X55Y42         FDRE                                         r  wbOutputData_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  wbClk (IN)
                         net (fo=0)                   0.000    10.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.552    15.317    wbClk_IBUF_BUFG
    SLICE_X55Y42         FDRE                                         r  wbOutputData_reg[14]/C
                         clock pessimism              0.309    15.626    
                         clock uncertainty           -0.035    15.591    
    SLICE_X55Y42         FDRE (Setup_fdre_C_D)        0.029    15.620    wbOutputData_reg[14]
  -------------------------------------------------------------------
                         required time                         15.620    
                         arrival time                         -11.296    
  -------------------------------------------------------------------
                         slack                                  4.324    

Slack (MET) :             4.387ns  (required time - arrival time)
  Source:                 egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbOutputData_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wbClk rise@10.000ns - wbClk rise@0.000ns)
  Data Path Delay:        5.407ns  (logic 2.702ns (49.971%)  route 2.705ns (50.029%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.317ns = ( 15.317 - 10.000 ) 
    Source Clock Delay      (SCD):    5.827ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.753     5.827    egressLoop[4].egressFifo/buffer_fifo/rd_clk
    RAMB36_X3Y11         RAMB36E1                                     r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454     8.281 r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[17]
                         net (fo=1, routed)           1.925    10.206    egressLoop[3].egressFifo/buffer_fifo/wbOutputData_reg[31]_1[17]
    SLICE_X55Y39         LUT6 (Prop_lut6_I5_O)        0.124    10.330 r  egressLoop[3].egressFifo/buffer_fifo/wbOutputData[17]_i_2/O
                         net (fo=1, routed)           0.780    11.110    egressLoop[3].egressFifo/buffer_fifo/wbOutputData[17]_i_2_n_0
    SLICE_X55Y42         LUT6 (Prop_lut6_I0_O)        0.124    11.234 r  egressLoop[3].egressFifo/buffer_fifo/wbOutputData[17]_i_1/O
                         net (fo=1, routed)           0.000    11.234    egressLoop[3].egressFifo_n_15
    SLICE_X55Y42         FDRE                                         r  wbOutputData_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  wbClk (IN)
                         net (fo=0)                   0.000    10.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.552    15.317    wbClk_IBUF_BUFG
    SLICE_X55Y42         FDRE                                         r  wbOutputData_reg[17]/C
                         clock pessimism              0.309    15.626    
                         clock uncertainty           -0.035    15.591    
    SLICE_X55Y42         FDRE (Setup_fdre_C_D)        0.031    15.622    wbOutputData_reg[17]
  -------------------------------------------------------------------
                         required time                         15.622    
                         arrival time                         -11.234    
  -------------------------------------------------------------------
                         slack                                  4.387    

Slack (MET) :             4.436ns  (required time - arrival time)
  Source:                 egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbOutputData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wbClk rise@10.000ns - wbClk rise@0.000ns)
  Data Path Delay:        5.407ns  (logic 2.702ns (49.977%)  route 2.705ns (50.023%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.317ns = ( 15.317 - 10.000 ) 
    Source Clock Delay      (SCD):    5.827ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.753     5.827    egressLoop[4].egressFifo/buffer_fifo/rd_clk
    RAMB36_X3Y11         RAMB36E1                                     r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     8.281 r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[8]
                         net (fo=1, routed)           1.798    10.079    egressLoop[3].egressFifo/buffer_fifo/wbOutputData_reg[31]_1[8]
    SLICE_X54Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.203 r  egressLoop[3].egressFifo/buffer_fifo/wbOutputData[8]_i_2/O
                         net (fo=1, routed)           0.906    11.110    egressLoop[3].egressFifo/buffer_fifo/wbOutputData[8]_i_2_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.234 r  egressLoop[3].egressFifo/buffer_fifo/wbOutputData[8]_i_1/O
                         net (fo=1, routed)           0.000    11.234    egressLoop[3].egressFifo_n_24
    SLICE_X54Y41         FDRE                                         r  wbOutputData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  wbClk (IN)
                         net (fo=0)                   0.000    10.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.552    15.317    wbClk_IBUF_BUFG
    SLICE_X54Y41         FDRE                                         r  wbOutputData_reg[8]/C
                         clock pessimism              0.309    15.626    
                         clock uncertainty           -0.035    15.591    
    SLICE_X54Y41         FDRE (Setup_fdre_C_D)        0.079    15.670    wbOutputData_reg[8]
  -------------------------------------------------------------------
                         required time                         15.670    
                         arrival time                         -11.234    
  -------------------------------------------------------------------
                         slack                                  4.436    

Slack (MET) :             4.491ns  (required time - arrival time)
  Source:                 egressLoop[5].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbOutputData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wbClk rise@10.000ns - wbClk rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 2.702ns (50.369%)  route 2.662ns (49.631%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.316ns = ( 15.316 - 10.000 ) 
    Source Clock Delay      (SCD):    5.780ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.706     5.780    egressLoop[5].egressFifo/buffer_fifo/rd_clk
    RAMB36_X2Y7          RAMB36E1                                     r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     8.234 r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[4]
                         net (fo=1, routed)           1.942    10.176    egressLoop[3].egressFifo/buffer_fifo/wbOutputData_reg[31]_0[4]
    SLICE_X55Y38         LUT6 (Prop_lut6_I3_O)        0.124    10.300 r  egressLoop[3].egressFifo/buffer_fifo/wbOutputData[4]_i_2/O
                         net (fo=1, routed)           0.720    11.021    egressLoop[3].egressFifo/buffer_fifo/wbOutputData[4]_i_2_n_0
    SLICE_X55Y40         LUT6 (Prop_lut6_I0_O)        0.124    11.145 r  egressLoop[3].egressFifo/buffer_fifo/wbOutputData[4]_i_1/O
                         net (fo=1, routed)           0.000    11.145    egressLoop[3].egressFifo_n_28
    SLICE_X55Y40         FDRE                                         r  wbOutputData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  wbClk (IN)
                         net (fo=0)                   0.000    10.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.551    15.316    wbClk_IBUF_BUFG
    SLICE_X55Y40         FDRE                                         r  wbOutputData_reg[4]/C
                         clock pessimism              0.323    15.639    
                         clock uncertainty           -0.035    15.604    
    SLICE_X55Y40         FDRE (Setup_fdre_C_D)        0.032    15.636    wbOutputData_reg[4]
  -------------------------------------------------------------------
                         required time                         15.636    
                         arrival time                         -11.145    
  -------------------------------------------------------------------
                         slack                                  4.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 egressLoop[2].egressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            egressLoop[2].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wbClk rise@0.000ns - wbClk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.855%)  route 0.186ns (53.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.562     1.648    egressLoop[2].egressFifo/buffer_fifo/rd_clk
    SLICE_X46Y44         FDCE                                         r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDCE (Prop_fdce_C_Q)         0.164     1.812 r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[2]/Q
                         net (fo=2, routed)           0.186     1.998    egressLoop[2].egressFifo/buffer_fifo/infer_fifo.next_rd_addr[2]
    SLICE_X50Y44         FDCE                                         r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.825     2.167    egressLoop[2].egressFifo/buffer_fifo/rd_clk
    SLICE_X50Y44         FDCE                                         r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[2]/C
                         clock pessimism             -0.261     1.906    
    SLICE_X50Y44         FDCE (Hold_fdce_C_D)         0.063     1.969    egressLoop[2].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 egressLoop[0].egressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            egressLoop[0].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wbClk rise@0.000ns - wbClk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.671%)  route 0.172ns (57.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.556     1.642    egressLoop[0].egressFifo/buffer_fifo/rd_clk
    SLICE_X48Y52         FDCE                                         r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDCE (Prop_fdce_C_Q)         0.128     1.770 r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[8]/Q
                         net (fo=2, routed)           0.172     1.942    egressLoop[0].egressFifo/buffer_fifo/infer_fifo.next_rd_addr[8]
    SLICE_X50Y51         FDCE                                         r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.821     2.163    egressLoop[0].egressFifo/buffer_fifo/rd_clk
    SLICE_X50Y51         FDCE                                         r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[8]/C
                         clock pessimism             -0.261     1.902    
    SLICE_X50Y51         FDCE (Hold_fdce_C_D)         0.010     1.912    egressLoop[0].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 egressLoop[0].egressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            egressLoop[0].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wbClk rise@0.000ns - wbClk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.326%)  route 0.189ns (59.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.556     1.642    egressLoop[0].egressFifo/buffer_fifo/rd_clk
    SLICE_X48Y51         FDCE                                         r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDCE (Prop_fdce_C_Q)         0.128     1.770 r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[4]/Q
                         net (fo=2, routed)           0.189     1.960    egressLoop[0].egressFifo/buffer_fifo/infer_fifo.next_rd_addr[4]
    SLICE_X51Y52         FDCE                                         r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.821     2.163    egressLoop[0].egressFifo/buffer_fifo/rd_clk
    SLICE_X51Y52         FDCE                                         r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[4]/C
                         clock pessimism             -0.261     1.902    
    SLICE_X51Y52         FDCE (Hold_fdce_C_D)         0.013     1.915    egressLoop[0].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 egressLoop[2].egressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            egressLoop[2].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wbClk rise@0.000ns - wbClk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.410%)  route 0.236ns (62.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.562     1.648    egressLoop[2].egressFifo/buffer_fifo/rd_clk
    SLICE_X47Y44         FDCE                                         r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDCE (Prop_fdce_C_Q)         0.141     1.789 r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[8]/Q
                         net (fo=2, routed)           0.236     2.025    egressLoop[2].egressFifo/buffer_fifo/infer_fifo.next_rd_addr[8]
    SLICE_X51Y44         FDCE                                         r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.825     2.167    egressLoop[2].egressFifo/buffer_fifo/rd_clk
    SLICE_X51Y44         FDCE                                         r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[8]/C
                         clock pessimism             -0.261     1.906    
    SLICE_X51Y44         FDCE (Hold_fdce_C_D)         0.070     1.976    egressLoop[2].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 egressLoop[2].egressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            egressLoop[2].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wbClk rise@0.000ns - wbClk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.759%)  route 0.194ns (60.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.562     1.648    egressLoop[2].egressFifo/buffer_fifo/rd_clk
    SLICE_X45Y44         FDPE                                         r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDPE (Prop_fdpe_C_Q)         0.128     1.776 r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[0]/Q
                         net (fo=2, routed)           0.194     1.970    egressLoop[2].egressFifo/buffer_fifo/infer_fifo.next_rd_addr[0]
    SLICE_X50Y44         FDCE                                         r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.825     2.167    egressLoop[2].egressFifo/buffer_fifo/rd_clk
    SLICE_X50Y44         FDCE                                         r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[0]/C
                         clock pessimism             -0.261     1.906    
    SLICE_X50Y44         FDCE (Hold_fdce_C_D)         0.006     1.912    egressLoop[2].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 egressLoop[2].egressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            egressLoop[2].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wbClk rise@0.000ns - wbClk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.865%)  route 0.237ns (59.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.562     1.648    egressLoop[2].egressFifo/buffer_fifo/rd_clk
    SLICE_X46Y44         FDCE                                         r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDCE (Prop_fdce_C_Q)         0.164     1.812 r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[3]/Q
                         net (fo=2, routed)           0.237     2.049    egressLoop[2].egressFifo/buffer_fifo/infer_fifo.next_rd_addr[3]
    SLICE_X50Y44         FDCE                                         r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.825     2.167    egressLoop[2].egressFifo/buffer_fifo/rd_clk
    SLICE_X50Y44         FDCE                                         r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[3]/C
                         clock pessimism             -0.261     1.906    
    SLICE_X50Y44         FDCE (Hold_fdce_C_D)         0.063     1.969    egressLoop[2].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.wr_addr_tmp_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wbClk rise@0.000ns - wbClk rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.209ns (47.574%)  route 0.230ns (52.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.565     1.651    ingressLoop[1].ingressFifo/buffer_fifo/rd_clk
    SLICE_X34Y49         FDPE                                         r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.815 r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[0]/Q
                         net (fo=8, routed)           0.230     2.045    ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.two_wr_addr[0]
    SLICE_X33Y50         LUT6 (Prop_lut6_I1_O)        0.045     2.090 r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.wr_addr_tmp[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.090    ingressLoop[1].ingressFifo/buffer_fifo/p_0_in__2[5]
    SLICE_X33Y50         FDCE                                         r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.wr_addr_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.826     2.168    ingressLoop[1].ingressFifo/buffer_fifo/rd_clk
    SLICE_X33Y50         FDCE                                         r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.wr_addr_tmp_reg[5]/C
                         clock pessimism             -0.256     1.912    
    SLICE_X33Y50         FDCE (Hold_fdce_C_D)         0.092     2.004    ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.wr_addr_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 egressLoop[2].egressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            egressLoop[2].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wbClk rise@0.000ns - wbClk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.112%)  route 0.235ns (58.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.562     1.648    egressLoop[2].egressFifo/buffer_fifo/rd_clk
    SLICE_X46Y44         FDCE                                         r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDCE (Prop_fdce_C_Q)         0.164     1.812 r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[1]/Q
                         net (fo=2, routed)           0.235     2.047    egressLoop[2].egressFifo/buffer_fifo/infer_fifo.next_rd_addr[1]
    SLICE_X50Y44         FDCE                                         r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.825     2.167    egressLoop[2].egressFifo/buffer_fifo/rd_clk
    SLICE_X50Y44         FDCE                                         r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[1]/C
                         clock pessimism             -0.261     1.906    
    SLICE_X50Y44         FDCE (Hold_fdce_C_D)         0.052     1.958    egressLoop[2].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wbClk rise@0.000ns - wbClk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.262%)  route 0.169ns (50.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.259ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.607     1.693    ingressLoop[4].ingressFifo/buffer_fifo/rd_clk
    SLICE_X90Y33         FDCE                                         r  ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y33         FDCE (Prop_fdce_C_Q)         0.164     1.857 r  ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[2]/Q
                         net (fo=3, routed)           0.169     2.026    ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.wr_addr[2]
    RAMB36_X4Y6          RAMB36E1                                     r  ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.916     2.259    ingressLoop[4].ingressFifo/buffer_fifo/rd_clk
    RAMB36_X4Y6          RAMB36E1                                     r  ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKARDCLK
                         clock pessimism             -0.509     1.750    
    RAMB36_X4Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.933    ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 egressLoop[5].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            egressLoop[5].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wbClk rise@0.000ns - wbClk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.063%)  route 0.170ns (50.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.560     1.646    egressLoop[5].egressFifo/buffer_fifo/rd_clk
    SLICE_X32Y35         FDCE                                         r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDCE (Prop_fdce_C_Q)         0.164     1.810 r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[3]/Q
                         net (fo=3, routed)           0.170     1.980    egressLoop[5].egressFifo/buffer_fifo/infer_fifo.rd_addr[3]
    RAMB36_X2Y7          RAMB36E1                                     r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.867     2.210    egressLoop[5].egressFifo/buffer_fifo/rd_clk
    RAMB36_X2Y7          RAMB36E1                                     r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                         clock pessimism             -0.506     1.704    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.887    egressLoop[5].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wbClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wbClk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y10  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y7   egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y9   egressLoop[2].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y5   egressLoop[3].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y11  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   egressLoop[5].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y7   egressLoop[6].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y6   egressLoop[7].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9   ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y59  FSM_sequential_loadState_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y59  FSM_sequential_loadState_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y61  FSM_sequential_loadState_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y61  FSM_sequential_loadState_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y61  FSM_sequential_loadState_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y61  FSM_sequential_loadState_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y45  demuxState_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y45  demuxState_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y43  error_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y43  error_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y59  FSM_sequential_loadState_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y59  FSM_sequential_loadState_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y61  FSM_sequential_loadState_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y61  FSM_sequential_loadState_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y61  FSM_sequential_loadState_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y61  FSM_sequential_loadState_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y45  demuxState_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y45  demuxState_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y43  error_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y43  error_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  wbClk
  To Clock:  bftClk

Max Delay           336 Endpoints
Min Delay           336 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ingressFifoWrEn_reg/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.175ns  (logic 0.580ns (13.892%)  route 3.595ns (86.108%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.261ns
    Source Clock Delay      (SCD):    5.786ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.712     5.786    wbClk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  ingressFifoWrEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.456     6.242 r  ingressFifoWrEn_reg/Q
                         net (fo=24, routed)          2.847     9.088    ingressLoop[5].ingressFifo/buffer_fifo/ingressFifoWrEn
    SLICE_X100Y38        LUT2 (Prop_lut2_I0_O)        0.124     9.212 r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr[9]_i_1__4/O
                         net (fo=39, routed)          0.748     9.961    ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr[9]_i_1__4_n_0
    SLICE_X99Y39         FDCE                                         r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.620     6.261    ingressLoop[5].ingressFifo/buffer_fifo/clk
    SLICE_X99Y39         FDCE                                         r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[9]/C

Slack:                    inf
  Source:                 ingressFifoWrEn_reg/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.175ns  (logic 0.580ns (13.892%)  route 3.595ns (86.108%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.261ns
    Source Clock Delay      (SCD):    5.786ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.712     5.786    wbClk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  ingressFifoWrEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.456     6.242 r  ingressFifoWrEn_reg/Q
                         net (fo=24, routed)          2.847     9.088    ingressLoop[5].ingressFifo/buffer_fifo/ingressFifoWrEn
    SLICE_X100Y38        LUT2 (Prop_lut2_I0_O)        0.124     9.212 r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr[9]_i_1__4/O
                         net (fo=39, routed)          0.748     9.961    ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr[9]_i_1__4_n_0
    SLICE_X99Y39         FDCE                                         r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.620     6.261    ingressLoop[5].ingressFifo/buffer_fifo/clk
    SLICE_X99Y39         FDCE                                         r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[5]/C

Slack:                    inf
  Source:                 ingressFifoWrEn_reg/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.175ns  (logic 0.580ns (13.892%)  route 3.595ns (86.108%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.261ns
    Source Clock Delay      (SCD):    5.786ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.712     5.786    wbClk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  ingressFifoWrEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.456     6.242 r  ingressFifoWrEn_reg/Q
                         net (fo=24, routed)          2.847     9.088    ingressLoop[5].ingressFifo/buffer_fifo/ingressFifoWrEn
    SLICE_X100Y38        LUT2 (Prop_lut2_I0_O)        0.124     9.212 r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr[9]_i_1__4/O
                         net (fo=39, routed)          0.748     9.961    ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr[9]_i_1__4_n_0
    SLICE_X99Y39         FDCE                                         r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.620     6.261    ingressLoop[5].ingressFifo/buffer_fifo/clk
    SLICE_X99Y39         FDCE                                         r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[6]/C

Slack:                    inf
  Source:                 ingressFifoWrEn_reg/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.175ns  (logic 0.580ns (13.892%)  route 3.595ns (86.108%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.261ns
    Source Clock Delay      (SCD):    5.786ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.712     5.786    wbClk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  ingressFifoWrEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.456     6.242 r  ingressFifoWrEn_reg/Q
                         net (fo=24, routed)          2.847     9.088    ingressLoop[5].ingressFifo/buffer_fifo/ingressFifoWrEn
    SLICE_X100Y38        LUT2 (Prop_lut2_I0_O)        0.124     9.212 r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr[9]_i_1__4/O
                         net (fo=39, routed)          0.748     9.961    ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr[9]_i_1__4_n_0
    SLICE_X99Y39         FDCE                                         r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.620     6.261    ingressLoop[5].ingressFifo/buffer_fifo/clk
    SLICE_X99Y39         FDCE                                         r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[9]/C

Slack:                    inf
  Source:                 ingressFifoWrEn_reg/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.144ns  (logic 0.606ns (14.625%)  route 3.538ns (85.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.302ns
    Source Clock Delay      (SCD):    5.786ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.712     5.786    wbClk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  ingressFifoWrEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.456     6.242 r  ingressFifoWrEn_reg/Q
                         net (fo=24, routed)          2.847     9.088    ingressLoop[5].ingressFifo/buffer_fifo/ingressFifoWrEn
    SLICE_X100Y38        LUT3 (Prop_lut3_I2_O)        0.150     9.238 r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg_i_2__4/O
                         net (fo=1, routed)           0.691     9.929    ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg_i_2__4_n_0
    RAMB36_X5Y7          RAMB36E1                                     r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.661     6.302    ingressLoop[5].ingressFifo/buffer_fifo/clk
    RAMB36_X5Y7          RAMB36E1                                     r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK

Slack:                    inf
  Source:                 ingressFifoWrEn_reg/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.104ns  (logic 0.580ns (14.131%)  route 3.524ns (85.869%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns
    Source Clock Delay      (SCD):    5.786ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.712     5.786    wbClk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  ingressFifoWrEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.456     6.242 r  ingressFifoWrEn_reg/Q
                         net (fo=24, routed)          2.847     9.088    ingressLoop[5].ingressFifo/buffer_fifo/ingressFifoWrEn
    SLICE_X100Y38        LUT2 (Prop_lut2_I0_O)        0.124     9.212 r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr[9]_i_1__4/O
                         net (fo=39, routed)          0.678     9.890    ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr[9]_i_1__4_n_0
    SLICE_X101Y37        FDCE                                         r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.618     6.259    ingressLoop[5].ingressFifo/buffer_fifo/clk
    SLICE_X101Y37        FDCE                                         r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[0]/C

Slack:                    inf
  Source:                 ingressFifoWrEn_reg/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.104ns  (logic 0.580ns (14.131%)  route 3.524ns (85.869%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns
    Source Clock Delay      (SCD):    5.786ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.712     5.786    wbClk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  ingressFifoWrEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.456     6.242 r  ingressFifoWrEn_reg/Q
                         net (fo=24, routed)          2.847     9.088    ingressLoop[5].ingressFifo/buffer_fifo/ingressFifoWrEn
    SLICE_X100Y38        LUT2 (Prop_lut2_I0_O)        0.124     9.212 r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr[9]_i_1__4/O
                         net (fo=39, routed)          0.678     9.890    ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr[9]_i_1__4_n_0
    SLICE_X101Y37        FDCE                                         r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.618     6.259    ingressLoop[5].ingressFifo/buffer_fifo/clk
    SLICE_X101Y37        FDCE                                         r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[1]/C

Slack:                    inf
  Source:                 ingressFifoWrEn_reg/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.104ns  (logic 0.580ns (14.131%)  route 3.524ns (85.869%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns
    Source Clock Delay      (SCD):    5.786ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.712     5.786    wbClk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  ingressFifoWrEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.456     6.242 r  ingressFifoWrEn_reg/Q
                         net (fo=24, routed)          2.847     9.088    ingressLoop[5].ingressFifo/buffer_fifo/ingressFifoWrEn
    SLICE_X100Y38        LUT2 (Prop_lut2_I0_O)        0.124     9.212 r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr[9]_i_1__4/O
                         net (fo=39, routed)          0.678     9.890    ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr[9]_i_1__4_n_0
    SLICE_X101Y37        FDCE                                         r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.618     6.259    ingressLoop[5].ingressFifo/buffer_fifo/clk
    SLICE_X101Y37        FDCE                                         r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[2]/C

Slack:                    inf
  Source:                 ingressFifoWrEn_reg/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.104ns  (logic 0.580ns (14.131%)  route 3.524ns (85.869%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns
    Source Clock Delay      (SCD):    5.786ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.712     5.786    wbClk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  ingressFifoWrEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.456     6.242 r  ingressFifoWrEn_reg/Q
                         net (fo=24, routed)          2.847     9.088    ingressLoop[5].ingressFifo/buffer_fifo/ingressFifoWrEn
    SLICE_X100Y38        LUT2 (Prop_lut2_I0_O)        0.124     9.212 r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr[9]_i_1__4/O
                         net (fo=39, routed)          0.678     9.890    ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr[9]_i_1__4_n_0
    SLICE_X101Y37        FDCE                                         r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.618     6.259    ingressLoop[5].ingressFifo/buffer_fifo/clk
    SLICE_X101Y37        FDCE                                         r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[3]/C

Slack:                    inf
  Source:                 ingressFifoWrEn_reg/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.104ns  (logic 0.580ns (14.131%)  route 3.524ns (85.869%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns
    Source Clock Delay      (SCD):    5.786ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.712     5.786    wbClk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  ingressFifoWrEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.456     6.242 r  ingressFifoWrEn_reg/Q
                         net (fo=24, routed)          2.847     9.088    ingressLoop[5].ingressFifo/buffer_fifo/ingressFifoWrEn
    SLICE_X100Y38        LUT2 (Prop_lut2_I0_O)        0.124     9.212 r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr[9]_i_1__4/O
                         net (fo=39, routed)          0.678     9.890    ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr[9]_i_1__4_n_0
    SLICE_X101Y37        FDCE                                         r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.618     6.259    ingressLoop[5].ingressFifo/buffer_fifo/clk
    SLICE_X101Y37        FDCE                                         r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.387ns (54.390%)  route 0.325ns (45.610%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.068ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.552     1.638    ingressLoop[3].ingressFifo/buffer_fifo/rd_clk
    SLICE_X39Y64         FDCE                                         r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDCE (Prop_fdce_C_Q)         0.128     1.766 r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[6]/Q
                         net (fo=3, routed)           0.117     1.883    ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.wr_addr[6]
    SLICE_X39Y65         LUT6 (Prop_lut6_I1_O)        0.099     1.982 r  ingressLoop[3].ingressFifo/buffer_fifo/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000     1.982    ingressLoop[3].ingressFifo/buffer_fifo/i__carry_i_2__2_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.097 r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.208     2.305    ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg20_out
    SLICE_X36Y64         LUT4 (Prop_lut4_I0_O)        0.045     2.350 r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.empty_reg_i_1__2/O
                         net (fo=1, routed)           0.000     2.350    ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg0
    SLICE_X36Y64         FDPE                                         r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.821     3.068    ingressLoop[3].ingressFifo/buffer_fifo/clk
    SLICE_X36Y64         FDPE                                         r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg/C

Slack:                    inf
  Source:                 egressLoop[3].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            egressLoop[3].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.369ns (51.755%)  route 0.344ns (48.245%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.088ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.575     1.661    egressLoop[3].egressFifo/buffer_fifo/rd_clk
    SLICE_X54Y31         FDCE                                         r  egressLoop[3].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164     1.825 r  egressLoop[3].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[7]/Q
                         net (fo=3, routed)           0.122     1.947    egressLoop[3].egressFifo/buffer_fifo/infer_fifo.rd_addr[7]
    SLICE_X55Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.992 r  egressLoop[3].egressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry_i_2__10/O
                         net (fo=1, routed)           0.000     1.992    egressLoop[3].egressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry_i_2__10_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.107 r  egressLoop[3].egressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry/CO[3]
                         net (fo=1, routed)           0.222     2.329    egressLoop[3].egressFifo/buffer_fifo/infer_fifo.full_reg_reg2
    SLICE_X57Y31         LUT4 (Prop_lut4_I0_O)        0.045     2.374 r  egressLoop[3].egressFifo/buffer_fifo/infer_fifo.full_reg_i_1__10/O
                         net (fo=1, routed)           0.000     2.374    egressLoop[3].egressFifo/buffer_fifo/infer_fifo.full_reg_reg0
    SLICE_X57Y31         FDCE                                         r  egressLoop[3].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.841     3.088    egressLoop[3].egressFifo/buffer_fifo/clk
    SLICE_X57Y31         FDCE                                         r  egressLoop[3].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/C

Slack:                    inf
  Source:                 egressLoop[0].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            egressLoop[0].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.748ns  (logic 0.346ns (46.270%)  route 0.402ns (53.730%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.071ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.553     1.639    egressLoop[0].egressFifo/buffer_fifo/rd_clk
    SLICE_X51Y52         FDCE                                         r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDCE (Prop_fdce_C_Q)         0.141     1.780 r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[9]/Q
                         net (fo=3, routed)           0.162     1.942    egressLoop[0].egressFifo/buffer_fifo/infer_fifo.rd_addr[9]
    SLICE_X52Y51         LUT2 (Prop_lut2_I0_O)        0.045     1.987 r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_1__6/O
                         net (fo=1, routed)           0.000     1.987    egressLoop[0].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_1__6_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.102 r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry/CO[3]
                         net (fo=2, routed)           0.240     2.342    egressLoop[0].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2
    SLICE_X52Y49         LUT4 (Prop_lut4_I2_O)        0.045     2.387 r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.full_reg_i_1__7/O
                         net (fo=1, routed)           0.000     2.387    egressLoop[0].egressFifo/buffer_fifo/infer_fifo.full_reg_reg0
    SLICE_X52Y49         FDCE                                         r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.824     3.071    egressLoop[0].egressFifo/buffer_fifo/clk
    SLICE_X52Y49         FDCE                                         r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/C

Slack:                    inf
  Source:                 ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.776ns  (logic 0.409ns (52.707%)  route 0.367ns (47.293%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.065ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.551     1.637    ingressLoop[2].ingressFifo/buffer_fifo/rd_clk
    SLICE_X32Y68         FDCE                                         r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y68         FDCE (Prop_fdce_C_Q)         0.164     1.801 r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[5]/Q
                         net (fo=3, routed)           0.150     1.952    ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.wr_addr[5]
    SLICE_X33Y69         LUT6 (Prop_lut6_I2_O)        0.045     1.997 r  ingressLoop[2].ingressFifo/buffer_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.997    ingressLoop[2].ingressFifo/buffer_fifo/i__carry_i_3__1_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.152 r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.217     2.368    ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg20_out
    SLICE_X33Y68         LUT4 (Prop_lut4_I0_O)        0.045     2.413 r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.empty_reg_i_1__1/O
                         net (fo=1, routed)           0.000     2.413    ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg0
    SLICE_X33Y68         FDPE                                         r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.818     3.065    ingressLoop[2].ingressFifo/buffer_fifo/clk
    SLICE_X33Y68         FDPE                                         r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg/C

Slack:                    inf
  Source:                 egressLoop[2].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            egressLoop[2].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.774ns  (logic 0.342ns (44.182%)  route 0.432ns (55.818%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.071ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.558     1.644    egressLoop[2].egressFifo/buffer_fifo/rd_clk
    SLICE_X51Y44         FDCE                                         r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDCE (Prop_fdce_C_Q)         0.141     1.785 r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[7]/Q
                         net (fo=3, routed)           0.122     1.907    egressLoop[2].egressFifo/buffer_fifo/infer_fifo.rd_addr[7]
    SLICE_X50Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.952 r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry_i_2__9/O
                         net (fo=1, routed)           0.000     1.952    egressLoop[2].egressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry_i_2__9_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     2.063 r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry/CO[3]
                         net (fo=1, routed)           0.310     2.373    egressLoop[2].egressFifo/buffer_fifo/infer_fifo.full_reg_reg2
    SLICE_X52Y47         LUT4 (Prop_lut4_I0_O)        0.045     2.418 r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.full_reg_i_1__9/O
                         net (fo=1, routed)           0.000     2.418    egressLoop[2].egressFifo/buffer_fifo/infer_fifo.full_reg_reg0
    SLICE_X52Y47         FDCE                                         r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.824     3.071    egressLoop[2].egressFifo/buffer_fifo/clk
    SLICE_X52Y47         FDCE                                         r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/C

Slack:                    inf
  Source:                 egressLoop[6].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            egressLoop[6].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.383ns (47.754%)  route 0.419ns (52.246%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.069ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.557     1.643    egressLoop[6].egressFifo/buffer_fifo/rd_clk
    SLICE_X51Y40         FDCE                                         r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDCE (Prop_fdce_C_Q)         0.141     1.784 r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[1]/Q
                         net (fo=3, routed)           0.119     1.903    egressLoop[6].egressFifo/buffer_fifo/infer_fifo.rd_addr[1]
    SLICE_X53Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.948 r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry_i_4__13/O
                         net (fo=1, routed)           0.000     1.948    egressLoop[6].egressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry_i_4__13_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.100 r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry/CO[3]
                         net (fo=1, routed)           0.300     2.400    egressLoop[6].egressFifo/buffer_fifo/infer_fifo.full_reg_reg2
    SLICE_X53Y42         LUT4 (Prop_lut4_I0_O)        0.045     2.445 r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.full_reg_i_1__13/O
                         net (fo=1, routed)           0.000     2.445    egressLoop[6].egressFifo/buffer_fifo/infer_fifo.full_reg_reg0
    SLICE_X53Y42         FDCE                                         r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.822     3.069    egressLoop[6].egressFifo/buffer_fifo/clk
    SLICE_X53Y42         FDCE                                         r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/C

Slack:                    inf
  Source:                 egressLoop[4].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            egressLoop[4].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.795ns  (logic 0.346ns (43.507%)  route 0.449ns (56.493%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.098ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.585     1.671    egressLoop[4].egressFifo/buffer_fifo/rd_clk
    SLICE_X64Y46         FDCE                                         r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDCE (Prop_fdce_C_Q)         0.141     1.812 r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[8]/Q
                         net (fo=3, routed)           0.169     1.981    egressLoop[4].egressFifo/buffer_fifo/infer_fifo.rd_addr[8]
    SLICE_X61Y46         LUT6 (Prop_lut6_I2_O)        0.045     2.026 r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_2__11/O
                         net (fo=1, routed)           0.000     2.026    egressLoop[4].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_2__11_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.141 r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry/CO[3]
                         net (fo=2, routed)           0.281     2.421    egressLoop[4].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2
    SLICE_X60Y46         LUT4 (Prop_lut4_I2_O)        0.045     2.466 r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.full_reg_i_1__11/O
                         net (fo=1, routed)           0.000     2.466    egressLoop[4].egressFifo/buffer_fifo/infer_fifo.full_reg_reg0
    SLICE_X60Y46         FDCE                                         r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.851     3.098    egressLoop[4].egressFifo/buffer_fifo/clk
    SLICE_X60Y46         FDCE                                         r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/C

Slack:                    inf
  Source:                 ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.795ns  (logic 0.409ns (51.477%)  route 0.386ns (48.523%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.104ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.591     1.677    ingressLoop[0].ingressFifo/buffer_fifo/rd_clk
    SLICE_X26Y45         FDCE                                         r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDCE (Prop_fdce_C_Q)         0.164     1.841 r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[3]/Q
                         net (fo=3, routed)           0.114     1.955    ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.wr_addr[3]
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.045     2.000 r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_3/O
                         net (fo=1, routed)           0.000     2.000    ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_3_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.155 r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry/CO[3]
                         net (fo=2, routed)           0.272     2.427    ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2
    SLICE_X24Y46         LUT4 (Prop_lut4_I2_O)        0.045     2.472 r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.empty_reg_i_1/O
                         net (fo=1, routed)           0.000     2.472    ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg0
    SLICE_X24Y46         FDPE                                         r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.857     3.104    ingressLoop[0].ingressFifo/buffer_fifo/clk
    SLICE_X24Y46         FDPE                                         r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg/C

Slack:                    inf
  Source:                 ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.794ns  (logic 0.369ns (46.454%)  route 0.425ns (53.546%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.126ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.610     1.696    ingressLoop[5].ingressFifo/buffer_fifo/rd_clk
    SLICE_X100Y36        FDCE                                         r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y36        FDCE (Prop_fdce_C_Q)         0.164     1.860 r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[6]/Q
                         net (fo=3, routed)           0.106     1.967    ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.wr_addr[6]
    SLICE_X101Y36        LUT6 (Prop_lut6_I0_O)        0.045     2.012 r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.012    ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_2__4_n_0
    SLICE_X101Y36        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.127 r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry/CO[3]
                         net (fo=2, routed)           0.319     2.445    ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2
    SLICE_X100Y38        LUT4 (Prop_lut4_I2_O)        0.045     2.490 r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.empty_reg_i_1__4/O
                         net (fo=1, routed)           0.000     2.490    ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg0
    SLICE_X100Y38        FDPE                                         r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.879     3.126    ingressLoop[5].ingressFifo/buffer_fifo/clk
    SLICE_X100Y38        FDPE                                         r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg/C

Slack:                    inf
  Source:                 ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.382ns (47.019%)  route 0.430ns (52.981%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.123ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.608     1.694    ingressLoop[4].ingressFifo/buffer_fifo/rd_clk
    SLICE_X91Y36         FDCE                                         r  ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y36         FDCE (Prop_fdce_C_Q)         0.128     1.822 r  ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[8]/Q
                         net (fo=3, routed)           0.123     1.946    ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.wr_addr[8]
    SLICE_X90Y35         LUT6 (Prop_lut6_I2_O)        0.098     2.044 r  ingressLoop[4].ingressFifo/buffer_fifo/i__carry_i_2__3/O
                         net (fo=1, routed)           0.000     2.044    ingressLoop[4].ingressFifo/buffer_fifo/i__carry_i_2__3_n_0
    SLICE_X90Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     2.155 r  ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.307     2.462    ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg20_out
    SLICE_X93Y37         LUT4 (Prop_lut4_I0_O)        0.045     2.507 r  ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.empty_reg_i_1__3/O
                         net (fo=1, routed)           0.000     2.507    ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg0
    SLICE_X93Y37         FDPE                                         r  ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.876     3.123    ingressLoop[4].ingressFifo/buffer_fifo/clk
    SLICE_X93Y37         FDPE                                         r  ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  bftClk
  To Clock:  wbClk

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 egressLoop[0].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            egressLoop[0].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.229ns  (logic 1.254ns (29.656%)  route 2.975ns (70.344%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.248ns
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.654     6.914    egressLoop[0].egressFifo/buffer_fifo/clk
    SLICE_X52Y48         FDCE                                         r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y48         FDCE (Prop_fdce_C_Q)         0.456     7.370 r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[3]/Q
                         net (fo=3, routed)           1.853     9.223    egressLoop[0].egressFifo/buffer_fifo/infer_fifo.wr_addr[3]
    SLICE_X52Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.347 r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_3__7/O
                         net (fo=1, routed)           0.000     9.347    egressLoop[0].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_3__7_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.897 r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry/CO[3]
                         net (fo=2, routed)           1.122    11.019    egressLoop[0].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2
    SLICE_X53Y49         LUT4 (Prop_lut4_I2_O)        0.124    11.143 r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.empty_reg_i_1__7/O
                         net (fo=1, routed)           0.000    11.143    egressLoop[0].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg0
    SLICE_X53Y49         FDPE                                         r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.483     5.248    egressLoop[0].egressFifo/buffer_fifo/rd_clk
    SLICE_X53Y49         FDPE                                         r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/C

Slack:                    inf
  Source:                 ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.807ns  (logic 1.390ns (36.512%)  route 2.417ns (63.488%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns
    Source Clock Delay      (SCD):    7.044ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.784     7.044    ingressLoop[7].ingressFifo/buffer_fifo/clk
    SLICE_X91Y54         FDCE                                         r  ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y54         FDCE (Prop_fdce_C_Q)         0.419     7.463 r  ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[3]/Q
                         net (fo=3, routed)           1.057     8.521    ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.rd_addr[3]
    SLICE_X89Y53         LUT6 (Prop_lut6_I1_O)        0.297     8.818 r  ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_3__6/O
                         net (fo=1, routed)           0.000     8.818    ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_3__6_n_0
    SLICE_X89Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.368 r  ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry/CO[3]
                         net (fo=2, routed)           1.360    10.727    ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2
    SLICE_X90Y55         LUT4 (Prop_lut4_I2_O)        0.124    10.851 r  ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.full_reg_i_1__2/O
                         net (fo=1, routed)           0.000    10.851    ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg0
    SLICE_X90Y55         FDCE                                         r  ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.605     5.369    ingressLoop[7].ingressFifo/buffer_fifo/rd_clk
    SLICE_X90Y55         FDCE                                         r  ingressLoop[7].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/C

Slack:                    inf
  Source:                 ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.756ns  (logic 1.236ns (32.906%)  route 2.520ns (67.094%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.383ns
    Source Clock Delay      (SCD):    7.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.792     7.052    ingressLoop[4].ingressFifo/buffer_fifo/clk
    SLICE_X91Y35         FDCE                                         r  ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y35         FDCE (Prop_fdce_C_Q)         0.456     7.508 r  ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[1]/Q
                         net (fo=3, routed)           1.655     9.163    ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.rd_addr[1]
    SLICE_X91Y34         LUT6 (Prop_lut6_I4_O)        0.124     9.287 r  ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry_i_4__3/O
                         net (fo=1, routed)           0.000     9.287    ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry_i_4__3_n_0
    SLICE_X91Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.819 r  ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry/CO[3]
                         net (fo=1, routed)           0.866    10.685    ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg2
    SLICE_X90Y37         LUT4 (Prop_lut4_I0_O)        0.124    10.809 r  ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.full_reg_i_1__5/O
                         net (fo=1, routed)           0.000    10.809    ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg0
    SLICE_X90Y37         FDCE                                         r  ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.618     5.383    ingressLoop[4].ingressFifo/buffer_fifo/rd_clk
    SLICE_X90Y37         FDCE                                         r  ingressLoop[4].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/C

Slack:                    inf
  Source:                 ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.723ns  (logic 1.279ns (34.355%)  route 2.444ns (65.645%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns
    Source Clock Delay      (SCD):    6.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.702     6.962    ingressLoop[1].ingressFifo/buffer_fifo/clk
    SLICE_X30Y53         FDCE                                         r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDCE (Prop_fdce_C_Q)         0.518     7.480 r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[2]/Q
                         net (fo=3, routed)           1.200     8.680    ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr[2]
    SLICE_X32Y53         LUT6 (Prop_lut6_I2_O)        0.124     8.804 r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry_i_4__0/O
                         net (fo=1, routed)           0.000     8.804    ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry_i_4__0_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.317 r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry/CO[3]
                         net (fo=1, routed)           1.244    10.561    ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg2
    SLICE_X33Y54         LUT4 (Prop_lut4_I0_O)        0.124    10.685 r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.full_reg_i_1/O
                         net (fo=1, routed)           0.000    10.685    ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg0
    SLICE_X33Y54         FDCE                                         r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.479     5.243    ingressLoop[1].ingressFifo/buffer_fifo/rd_clk
    SLICE_X33Y54         FDCE                                         r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/C

Slack:                    inf
  Source:                 egressLoop[2].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            egressLoop[2].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.720ns  (logic 1.238ns (33.279%)  route 2.482ns (66.721%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns
    Source Clock Delay      (SCD):    6.913ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.653     6.913    egressLoop[2].egressFifo/buffer_fifo/clk
    SLICE_X51Y45         FDCE                                         r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDCE (Prop_fdce_C_Q)         0.419     7.332 r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[7]/Q
                         net (fo=3, routed)           1.585     8.917    egressLoop[2].egressFifo/buffer_fifo/infer_fifo.wr_addr[7]
    SLICE_X52Y44         LUT6 (Prop_lut6_I4_O)        0.297     9.214 r  egressLoop[2].egressFifo/buffer_fifo/i__carry_i_2__9/O
                         net (fo=1, routed)           0.000     9.214    egressLoop[2].egressFifo/buffer_fifo/i__carry_i_2__9_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.612 r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.897    10.510    egressLoop[2].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg20_out
    SLICE_X52Y46         LUT4 (Prop_lut4_I0_O)        0.124    10.634 r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.empty_reg_i_1__9/O
                         net (fo=1, routed)           0.000    10.634    egressLoop[2].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg0
    SLICE_X52Y46         FDPE                                         r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.482     5.247    egressLoop[2].egressFifo/buffer_fifo/rd_clk
    SLICE_X52Y46         FDPE                                         r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/C

Slack:                    inf
  Source:                 ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.674ns  (logic 1.316ns (35.815%)  route 2.358ns (64.185%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.238ns
    Source Clock Delay      (SCD):    6.908ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.648     6.908    ingressLoop[3].ingressFifo/buffer_fifo/clk
    SLICE_X38Y65         FDCE                                         r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDCE (Prop_fdce_C_Q)         0.518     7.426 r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[4]/Q
                         net (fo=3, routed)           1.091     8.517    ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr[4]
    SLICE_X37Y65         LUT6 (Prop_lut6_I4_O)        0.124     8.641 r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_3__2/O
                         net (fo=1, routed)           0.000     8.641    ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_3__2_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.191 r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry/CO[3]
                         net (fo=2, routed)           1.268    10.459    ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2
    SLICE_X38Y63         LUT4 (Prop_lut4_I2_O)        0.124    10.583 r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.full_reg_i_1__1/O
                         net (fo=1, routed)           0.000    10.583    ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg0
    SLICE_X38Y63         FDCE                                         r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.474     5.238    ingressLoop[3].ingressFifo/buffer_fifo/rd_clk
    SLICE_X38Y63         FDCE                                         r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/C

Slack:                    inf
  Source:                 egressLoop[3].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            egressLoop[3].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.570ns  (logic 1.278ns (35.794%)  route 2.292ns (64.205%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.307ns
    Source Clock Delay      (SCD):    6.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.715     6.975    egressLoop[3].egressFifo/buffer_fifo/clk
    SLICE_X58Y31         FDCE                                         r  egressLoop[3].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y31         FDCE (Prop_fdce_C_Q)         0.478     7.453 r  egressLoop[3].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[7]/Q
                         net (fo=3, routed)           1.396     8.849    egressLoop[3].egressFifo/buffer_fifo/infer_fifo.wr_addr[7]
    SLICE_X54Y31         LUT6 (Prop_lut6_I4_O)        0.296     9.145 r  egressLoop[3].egressFifo/buffer_fifo/i__carry_i_2__10/O
                         net (fo=1, routed)           0.000     9.145    egressLoop[3].egressFifo/buffer_fifo/i__carry_i_2__10_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.525 r  egressLoop[3].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.897    10.422    egressLoop[3].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg20_out
    SLICE_X54Y30         LUT4 (Prop_lut4_I0_O)        0.124    10.546 r  egressLoop[3].egressFifo/buffer_fifo/infer_fifo.empty_reg_i_1__10/O
                         net (fo=1, routed)           0.000    10.546    egressLoop[3].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg0
    SLICE_X54Y30         FDPE                                         r  egressLoop[3].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.542     5.307    egressLoop[3].egressFifo/buffer_fifo/rd_clk
    SLICE_X54Y30         FDPE                                         r  egressLoop[3].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/C

Slack:                    inf
  Source:                 ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.470ns  (logic 1.217ns (35.068%)  route 2.253ns (64.932%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.735ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.307ns
    Source Clock Delay      (SCD):    7.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.782     7.042    ingressLoop[6].ingressFifo/buffer_fifo/clk
    SLICE_X91Y59         FDCE                                         r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y59         FDCE (Prop_fdce_C_Q)         0.456     7.498 r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[2]/Q
                         net (fo=3, routed)           1.078     8.576    ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.rd_addr[2]
    SLICE_X90Y60         LUT6 (Prop_lut6_I2_O)        0.124     8.700 r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_4__5/O
                         net (fo=1, routed)           0.000     8.700    ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_4__5_n_0
    SLICE_X90Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.213 r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry/CO[3]
                         net (fo=2, routed)           1.176    10.389    ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2
    SLICE_X88Y61         LUT4 (Prop_lut4_I2_O)        0.124    10.513 r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.full_reg_i_1__6/O
                         net (fo=1, routed)           0.000    10.513    ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg0
    SLICE_X88Y61         FDCE                                         r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.543     5.307    ingressLoop[6].ingressFifo/buffer_fifo/rd_clk
    SLICE_X88Y61         FDCE                                         r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/C

Slack:                    inf
  Source:                 egressLoop[5].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            egressLoop[5].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.590ns  (logic 1.316ns (36.659%)  route 2.274ns (63.341%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.256ns
    Source Clock Delay      (SCD):    6.919ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.659     6.919    egressLoop[5].egressFifo/buffer_fifo/clk
    SLICE_X34Y34         FDCE                                         r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDCE (Prop_fdce_C_Q)         0.518     7.437 r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[3]/Q
                         net (fo=3, routed)           0.969     8.407    egressLoop[5].egressFifo/buffer_fifo/infer_fifo.wr_addr[3]
    SLICE_X33Y36         LUT6 (Prop_lut6_I0_O)        0.124     8.531 r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_3__12/O
                         net (fo=1, routed)           0.000     8.531    egressLoop[5].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_3__12_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.081 r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry/CO[3]
                         net (fo=2, routed)           1.305    10.385    egressLoop[5].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2
    SLICE_X36Y37         LUT4 (Prop_lut4_I2_O)        0.124    10.509 r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.empty_reg_i_1__12/O
                         net (fo=1, routed)           0.000    10.509    egressLoop[5].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg0
    SLICE_X36Y37         FDPE                                         r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.491     5.256    egressLoop[5].egressFifo/buffer_fifo/rd_clk
    SLICE_X36Y37         FDPE                                         r  egressLoop[5].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/C

Slack:                    inf
  Source:                 ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.568ns  (logic 1.279ns (35.847%)  route 2.289ns (64.153%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns
    Source Clock Delay      (SCD):    6.903ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.643     6.903    ingressLoop[2].ingressFifo/buffer_fifo/clk
    SLICE_X34Y69         FDCE                                         r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDCE (Prop_fdce_C_Q)         0.518     7.421 r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[1]/Q
                         net (fo=3, routed)           1.570     8.992    ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.rd_addr[1]
    SLICE_X32Y69         LUT6 (Prop_lut6_I4_O)        0.124     9.116 r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry_i_4__1/O
                         net (fo=1, routed)           0.000     9.116    ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry_i_4__1_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.629 r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry/CO[3]
                         net (fo=1, routed)           0.719    10.347    ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg2
    SLICE_X32Y70         LUT4 (Prop_lut4_I0_O)        0.124    10.471 r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.full_reg_i_1__4/O
                         net (fo=1, routed)           0.000    10.471    ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg0
    SLICE_X32Y70         FDCE                                         r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.468     5.232    ingressLoop[2].ingressFifo/buffer_fifo/rd_clk
    SLICE_X32Y70         FDCE                                         r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 egressLoop[1].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            error_reg/D
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.392%)  route 0.263ns (58.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.553     2.363    egressLoop[1].egressFifo/buffer_fifo/clk
    SLICE_X51Y37         FDCE                                         r  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDCE (Prop_fdce_C_Q)         0.141     2.504 r  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/Q
                         net (fo=4, routed)           0.263     2.767    egressLoop[1].egressFifo/buffer_fifo/infer_fifo.full_reg
    SLICE_X52Y43         LUT5 (Prop_lut5_I0_O)        0.045     2.812 r  egressLoop[1].egressFifo/buffer_fifo/error_i_1/O
                         net (fo=1, routed)           0.000     2.812    egressLoop[1].egressFifo_n_0
    SLICE_X52Y43         FDRE                                         r  error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.825     2.167    wbClk_IBUF_BUFG
    SLICE_X52Y43         FDRE                                         r  error_reg/C

Slack:                    inf
  Source:                 egressLoop[2].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            egressLoop[2].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.346ns (45.845%)  route 0.409ns (54.155%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    2.366ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.556     2.366    egressLoop[2].egressFifo/buffer_fifo/clk
    SLICE_X51Y46         FDCE                                         r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDCE (Prop_fdce_C_Q)         0.141     2.507 r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[8]/Q
                         net (fo=3, routed)           0.114     2.621    egressLoop[2].egressFifo/buffer_fifo/infer_fifo.wr_addr[8]
    SLICE_X52Y45         LUT6 (Prop_lut6_I3_O)        0.045     2.666 r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_2__9/O
                         net (fo=1, routed)           0.000     2.666    egressLoop[2].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_2__9_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.781 r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry/CO[3]
                         net (fo=2, routed)           0.295     3.075    egressLoop[2].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2
    SLICE_X52Y46         LUT4 (Prop_lut4_I2_O)        0.045     3.120 r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.empty_reg_i_1__9/O
                         net (fo=1, routed)           0.000     3.120    egressLoop[2].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg0
    SLICE_X52Y46         FDPE                                         r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.825     2.167    egressLoop[2].egressFifo/buffer_fifo/rd_clk
    SLICE_X52Y46         FDPE                                         r  egressLoop[2].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/C

Slack:                    inf
  Source:                 egressLoop[6].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            egressLoop[6].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.346ns (45.292%)  route 0.418ns (54.708%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    2.365ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.555     2.365    egressLoop[6].egressFifo/buffer_fifo/clk
    SLICE_X53Y40         FDCE                                         r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y40         FDCE (Prop_fdce_C_Q)         0.141     2.506 r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[7]/Q
                         net (fo=3, routed)           0.123     2.629    egressLoop[6].egressFifo/buffer_fifo/infer_fifo.wr_addr[7]
    SLICE_X52Y40         LUT6 (Prop_lut6_I5_O)        0.045     2.674 r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_2__13/O
                         net (fo=1, routed)           0.000     2.674    egressLoop[6].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_2__13_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.789 r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry/CO[3]
                         net (fo=2, routed)           0.295     3.084    egressLoop[6].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2
    SLICE_X52Y41         LUT4 (Prop_lut4_I2_O)        0.045     3.129 r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.empty_reg_i_1__13/O
                         net (fo=1, routed)           0.000     3.129    egressLoop[6].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg0
    SLICE_X52Y41         FDPE                                         r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.824     2.166    egressLoop[6].egressFifo/buffer_fifo/rd_clk
    SLICE_X52Y41         FDPE                                         r  egressLoop[6].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/C

Slack:                    inf
  Source:                 ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.771ns  (logic 0.342ns (44.353%)  route 0.429ns (55.647%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.554     2.364    ingressLoop[3].ingressFifo/buffer_fifo/clk
    SLICE_X40Y65         FDCE                                         r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDCE (Prop_fdce_C_Q)         0.141     2.505 r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[7]/Q
                         net (fo=3, routed)           0.127     2.632    ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr[7]
    SLICE_X38Y64         LUT6 (Prop_lut6_I4_O)        0.045     2.677 r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry_i_2__2/O
                         net (fo=1, routed)           0.000     2.677    ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry_i_2__2_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     2.788 r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry/CO[3]
                         net (fo=1, routed)           0.302     3.090    ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg2
    SLICE_X38Y63         LUT4 (Prop_lut4_I0_O)        0.045     3.135 r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.full_reg_i_1__1/O
                         net (fo=1, routed)           0.000     3.135    ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg0
    SLICE_X38Y63         FDCE                                         r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.819     2.161    ingressLoop[3].ingressFifo/buffer_fifo/rd_clk
    SLICE_X38Y63         FDCE                                         r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/C

Slack:                    inf
  Source:                 egressLoop[7].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            egressLoop[7].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.754ns  (logic 0.383ns (50.795%)  route 0.371ns (49.205%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    2.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.576     2.386    egressLoop[7].egressFifo/buffer_fifo/clk
    SLICE_X55Y35         FDCE                                         r  egressLoop[7].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141     2.527 r  egressLoop[7].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[4]/Q
                         net (fo=3, routed)           0.066     2.593    egressLoop[7].egressFifo/buffer_fifo/infer_fifo.wr_addr[4]
    SLICE_X54Y35         LUT6 (Prop_lut6_I4_O)        0.045     2.638 r  egressLoop[7].egressFifo/buffer_fifo/i__carry_i_3__14/O
                         net (fo=1, routed)           0.000     2.638    egressLoop[7].egressFifo/buffer_fifo/i__carry_i_3__14_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152     2.790 r  egressLoop[7].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.305     3.095    egressLoop[7].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg20_out
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.045     3.140 r  egressLoop[7].egressFifo/buffer_fifo/infer_fifo.empty_reg_i_1__14/O
                         net (fo=1, routed)           0.000     3.140    egressLoop[7].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg0
    SLICE_X54Y37         FDPE                                         r  egressLoop[7].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.846     2.188    egressLoop[7].egressFifo/buffer_fifo/rd_clk
    SLICE_X54Y37         FDPE                                         r  egressLoop[7].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/C

Slack:                    inf
  Source:                 egressLoop[4].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            egressLoop[4].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.756ns  (logic 0.386ns (51.051%)  route 0.370ns (48.949%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    2.393ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.583     2.393    egressLoop[4].egressFifo/buffer_fifo/clk
    SLICE_X63Y46         FDCE                                         r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDCE (Prop_fdce_C_Q)         0.128     2.521 r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[7]/Q
                         net (fo=3, routed)           0.158     2.679    egressLoop[4].egressFifo/buffer_fifo/infer_fifo.wr_addr[7]
    SLICE_X63Y45         LUT6 (Prop_lut6_I4_O)        0.098     2.777 r  egressLoop[4].egressFifo/buffer_fifo/i__carry_i_2__11/O
                         net (fo=1, routed)           0.000     2.777    egressLoop[4].egressFifo/buffer_fifo/i__carry_i_2__11_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.892 r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.212     3.104    egressLoop[4].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg20_out
    SLICE_X60Y45         LUT4 (Prop_lut4_I0_O)        0.045     3.149 r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.empty_reg_i_1__11/O
                         net (fo=1, routed)           0.000     3.149    egressLoop[4].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg0
    SLICE_X60Y45         FDPE                                         r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.853     2.195    egressLoop[4].egressFifo/buffer_fifo/rd_clk
    SLICE_X60Y45         FDPE                                         r  egressLoop[4].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/C

Slack:                    inf
  Source:                 ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.383ns (50.863%)  route 0.370ns (49.137%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.609     2.419    ingressLoop[5].ingressFifo/buffer_fifo/clk
    SLICE_X101Y37        FDCE                                         r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y37        FDCE (Prop_fdce_C_Q)         0.141     2.560 r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[1]/Q
                         net (fo=3, routed)           0.120     2.680    ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.rd_addr[1]
    SLICE_X99Y37         LUT6 (Prop_lut6_I4_O)        0.045     2.725 r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry_i_4__4/O
                         net (fo=1, routed)           0.000     2.725    ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry_i_4__4_n_0
    SLICE_X99Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.877 r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry/CO[3]
                         net (fo=1, routed)           0.250     3.127    ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg2
    SLICE_X98Y38         LUT4 (Prop_lut4_I0_O)        0.045     3.172 r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.full_reg_i_1__0/O
                         net (fo=1, routed)           0.000     3.172    ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg0
    SLICE_X98Y38         FDCE                                         r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.881     2.223    ingressLoop[5].ingressFifo/buffer_fifo/rd_clk
    SLICE_X98Y38         FDCE                                         r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/C

Slack:                    inf
  Source:                 ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.402ns (49.398%)  route 0.412ns (50.602%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.552     2.362    ingressLoop[2].ingressFifo/buffer_fifo/clk
    SLICE_X34Y69         FDCE                                         r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDCE (Prop_fdce_C_Q)         0.148     2.510 r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[6]/Q
                         net (fo=3, routed)           0.163     2.673    ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.rd_addr[6]
    SLICE_X32Y69         LUT6 (Prop_lut6_I1_O)        0.098     2.771 r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry_i_2__1/O
                         net (fo=1, routed)           0.000     2.771    ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry_i_2__1_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     2.882 r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg2_carry/CO[3]
                         net (fo=1, routed)           0.249     3.131    ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg2
    SLICE_X32Y70         LUT4 (Prop_lut4_I0_O)        0.045     3.176 r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.full_reg_i_1__4/O
                         net (fo=1, routed)           0.000     3.176    ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg0
    SLICE_X32Y70         FDCE                                         r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.814     2.156    ingressLoop[2].ingressFifo/buffer_fifo/rd_clk
    SLICE_X32Y70         FDCE                                         r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/C

Slack:                    inf
  Source:                 ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.376ns (46.413%)  route 0.434ns (53.587%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    2.370ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.560     2.370    ingressLoop[1].ingressFifo/buffer_fifo/clk
    SLICE_X33Y53         FDCE                                         r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDCE (Prop_fdce_C_Q)         0.141     2.511 r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr_reg[0]/Q
                         net (fo=3, routed)           0.169     2.679    ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.rd_addr[0]
    SLICE_X32Y54         LUT6 (Prop_lut6_I1_O)        0.045     2.724 r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.724    ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_4__0_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.869 r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry/CO[3]
                         net (fo=2, routed)           0.265     3.135    ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2
    SLICE_X33Y54         LUT4 (Prop_lut4_I2_O)        0.045     3.180 r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.full_reg_i_1/O
                         net (fo=1, routed)           0.000     3.180    ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg0
    SLICE_X33Y54         FDCE                                         r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.825     2.167    ingressLoop[1].ingressFifo/buffer_fifo/rd_clk
    SLICE_X33Y54         FDCE                                         r  ingressLoop[1].ingressFifo/buffer_fifo/infer_fifo.full_reg_reg/C

Slack:                    inf
  Source:                 egressLoop[1].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            egressLoop[1].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.832ns  (logic 0.386ns (46.374%)  route 0.446ns (53.626%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    2.366ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.556     2.366    egressLoop[1].egressFifo/buffer_fifo/clk
    SLICE_X47Y36         FDCE                                         r  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDCE (Prop_fdce_C_Q)         0.141     2.507 r  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[4]/Q
                         net (fo=3, routed)           0.122     2.628    egressLoop[1].egressFifo/buffer_fifo/infer_fifo.wr_addr[4]
    SLICE_X49Y35         LUT6 (Prop_lut6_I4_O)        0.045     2.673 r  egressLoop[1].egressFifo/buffer_fifo/i__carry_i_3__8/O
                         net (fo=1, routed)           0.000     2.673    egressLoop[1].egressFifo/buffer_fifo/i__carry_i_3__8_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.828 r  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.325     3.153    egressLoop[1].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg20_out
    SLICE_X50Y37         LUT4 (Prop_lut4_I0_O)        0.045     3.198 r  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.empty_reg_i_1__8/O
                         net (fo=1, routed)           0.000     3.198    egressLoop[1].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg0
    SLICE_X50Y37         FDPE                                         r  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.821     2.163    egressLoop[1].egressFifo/buffer_fifo/rd_clk
    SLICE_X50Y37         FDPE                                         r  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  wbClk
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 error_reg/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            error
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.974ns  (logic 3.961ns (39.719%)  route 6.012ns (60.281%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.656     5.730    wbClk_IBUF_BUFG
    SLICE_X52Y43         FDRE                                         r  error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDRE (Prop_fdre_C_Q)         0.456     6.186 r  error_reg/Q
                         net (fo=1, routed)           6.012    12.198    error_OBUF
    F16                  OBUF (Prop_obuf_I_O)         3.505    15.703 r  error_OBUF_inst/O
                         net (fo=0)                   0.000    15.703    error
    F16                                                               r  error (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbDataForOutput_reg/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbDataForOutput
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.226ns  (logic 4.105ns (44.496%)  route 5.121ns (55.504%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.729     5.803    wbClk_IBUF_BUFG
    SLICE_X58Y46         FDRE                                         r  wbDataForOutput_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDRE (Prop_fdre_C_Q)         0.518     6.321 r  wbDataForOutput_reg/Q
                         net (fo=1, routed)           5.121    11.442    wbDataForOutput_OBUF
    M19                  OBUF (Prop_obuf_I_O)         3.587    15.029 r  wbDataForOutput_OBUF_inst/O
                         net (fo=0)                   0.000    15.029    wbDataForOutput
    M19                                                               r  wbDataForOutput (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbOutputData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbOutputData[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.953ns  (logic 4.080ns (45.569%)  route 4.873ns (54.431%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.726     5.800    wbClk_IBUF_BUFG
    SLICE_X55Y39         FDRE                                         r  wbOutputData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.456     6.256 r  wbOutputData_reg[2]/Q
                         net (fo=1, routed)           4.873    11.129    wbOutputData_OBUF[2]
    U13                  OBUF (Prop_obuf_I_O)         3.624    14.752 r  wbOutputData_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.752    wbOutputData[2]
    U13                                                               r  wbOutputData[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbOutputData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbOutputData[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.937ns  (logic 4.075ns (45.599%)  route 4.862ns (54.401%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.727     5.801    wbClk_IBUF_BUFG
    SLICE_X56Y40         FDRE                                         r  wbOutputData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDRE (Prop_fdre_C_Q)         0.456     6.257 r  wbOutputData_reg[0]/Q
                         net (fo=1, routed)           4.862    11.119    wbOutputData_OBUF[0]
    T12                  OBUF (Prop_obuf_I_O)         3.619    14.738 r  wbOutputData_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.738    wbOutputData[0]
    T12                                                               r  wbOutputData[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbOutputData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbOutputData[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.868ns  (logic 4.057ns (45.750%)  route 4.811ns (54.250%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.726     5.800    wbClk_IBUF_BUFG
    SLICE_X55Y40         FDRE                                         r  wbOutputData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.456     6.256 r  wbOutputData_reg[4]/Q
                         net (fo=1, routed)           4.811    11.067    wbOutputData_OBUF[4]
    V12                  OBUF (Prop_obuf_I_O)         3.601    14.668 r  wbOutputData_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.668    wbOutputData[4]
    V12                                                               r  wbOutputData[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbOutputData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbOutputData[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.841ns  (logic 4.042ns (45.722%)  route 4.799ns (54.278%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.729     5.803    wbClk_IBUF_BUFG
    SLICE_X56Y43         FDRE                                         r  wbOutputData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDRE (Prop_fdre_C_Q)         0.456     6.259 r  wbOutputData_reg[3]/Q
                         net (fo=1, routed)           4.799    11.057    wbOutputData_OBUF[3]
    W13                  OBUF (Prop_obuf_I_O)         3.586    14.644 r  wbOutputData_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.644    wbOutputData[3]
    W13                                                               r  wbOutputData[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbOutputData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbOutputData[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.810ns  (logic 4.101ns (46.551%)  route 4.709ns (53.449%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.726     5.800    wbClk_IBUF_BUFG
    SLICE_X54Y39         FDRE                                         r  wbOutputData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDRE (Prop_fdre_C_Q)         0.518     6.318 r  wbOutputData_reg[6]/Q
                         net (fo=1, routed)           4.709    11.027    wbOutputData_OBUF[6]
    T14                  OBUF (Prop_obuf_I_O)         3.583    14.610 r  wbOutputData_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.610    wbOutputData[6]
    T14                                                               r  wbOutputData[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbOutputData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbOutputData[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.764ns  (logic 4.081ns (46.567%)  route 4.683ns (53.433%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.728     5.802    wbClk_IBUF_BUFG
    SLICE_X55Y43         FDRE                                         r  wbOutputData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y43         FDRE (Prop_fdre_C_Q)         0.456     6.258 r  wbOutputData_reg[1]/Q
                         net (fo=1, routed)           4.683    10.940    wbOutputData_OBUF[1]
    V13                  OBUF (Prop_obuf_I_O)         3.625    14.565 r  wbOutputData_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.565    wbOutputData[1]
    V13                                                               r  wbOutputData[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbOutputData_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbOutputData[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.749ns  (logic 4.111ns (46.989%)  route 4.638ns (53.011%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.727     5.801    wbClk_IBUF_BUFG
    SLICE_X55Y41         FDRE                                         r  wbOutputData_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.456     6.257 r  wbOutputData_reg[12]/Q
                         net (fo=1, routed)           4.638    10.894    wbOutputData_OBUF[12]
    W14                  OBUF (Prop_obuf_I_O)         3.655    14.549 r  wbOutputData_OBUF[12]_inst/O
                         net (fo=0)                   0.000    14.549    wbOutputData[12]
    W14                                                               r  wbOutputData[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbOutputData_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbOutputData[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.715ns  (logic 4.080ns (46.818%)  route 4.635ns (53.182%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.727     5.801    wbClk_IBUF_BUFG
    SLICE_X55Y41         FDRE                                         r  wbOutputData_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.456     6.257 r  wbOutputData_reg[10]/Q
                         net (fo=1, routed)           4.635    10.891    wbOutputData_OBUF[10]
    Y16                  OBUF (Prop_obuf_I_O)         3.624    14.515 r  wbOutputData_OBUF[10]_inst/O
                         net (fo=0)                   0.000    14.515    wbOutputData[10]
    Y16                                                               r  wbOutputData[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbOutputData_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbOutputData[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.467ns  (logic 1.418ns (57.482%)  route 1.049ns (42.518%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.582     1.668    wbClk_IBUF_BUFG
    SLICE_X54Y44         FDRE                                         r  wbOutputData_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y44         FDRE (Prop_fdre_C_Q)         0.164     1.832 r  wbOutputData_reg[31]/Q
                         net (fo=1, routed)           1.049     2.881    wbOutputData_OBUF[31]
    W16                  OBUF (Prop_obuf_I_O)         1.254     4.135 r  wbOutputData_OBUF[31]_inst/O
                         net (fo=0)                   0.000     4.135    wbOutputData[31]
    W16                                                               r  wbOutputData[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbOutputData_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbOutputData[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.745ns  (logic 1.415ns (51.534%)  route 1.331ns (48.466%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.582     1.668    wbClk_IBUF_BUFG
    SLICE_X55Y44         FDRE                                         r  wbOutputData_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.141     1.809 r  wbOutputData_reg[29]/Q
                         net (fo=1, routed)           1.331     3.140    wbOutputData_OBUF[29]
    Y19                  OBUF (Prop_obuf_I_O)         1.274     4.413 r  wbOutputData_OBUF[29]_inst/O
                         net (fo=0)                   0.000     4.413    wbOutputData[29]
    Y19                                                               r  wbOutputData[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbOutputData_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbOutputData[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.749ns  (logic 1.425ns (51.826%)  route 1.324ns (48.174%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.582     1.668    wbClk_IBUF_BUFG
    SLICE_X55Y44         FDRE                                         r  wbOutputData_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.141     1.809 r  wbOutputData_reg[27]/Q
                         net (fo=1, routed)           1.324     3.133    wbOutputData_OBUF[27]
    W20                  OBUF (Prop_obuf_I_O)         1.284     4.417 r  wbOutputData_OBUF[27]_inst/O
                         net (fo=0)                   0.000     4.417    wbOutputData[27]
    W20                                                               r  wbOutputData[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbOutputData_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbOutputData[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.830ns  (logic 1.405ns (49.633%)  route 1.426ns (50.367%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.582     1.668    wbClk_IBUF_BUFG
    SLICE_X54Y44         FDRE                                         r  wbOutputData_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y44         FDRE (Prop_fdre_C_Q)         0.164     1.832 r  wbOutputData_reg[25]/Q
                         net (fo=1, routed)           1.426     3.258    wbOutputData_OBUF[25]
    U20                  OBUF (Prop_obuf_I_O)         1.241     4.499 r  wbOutputData_OBUF[25]_inst/O
                         net (fo=0)                   0.000     4.499    wbOutputData[25]
    U20                                                               r  wbOutputData[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbOutputData_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbOutputData[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.859ns  (logic 1.396ns (48.823%)  route 1.463ns (51.177%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.582     1.668    wbClk_IBUF_BUFG
    SLICE_X54Y43         FDRE                                         r  wbOutputData_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.164     1.832 r  wbOutputData_reg[21]/Q
                         net (fo=1, routed)           1.463     3.295    wbOutputData_OBUF[21]
    P19                  OBUF (Prop_obuf_I_O)         1.232     4.527 r  wbOutputData_OBUF[21]_inst/O
                         net (fo=0)                   0.000     4.527    wbOutputData[21]
    P19                                                               r  wbOutputData[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbOutputData_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbOutputData[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.862ns  (logic 1.404ns (49.069%)  route 1.458ns (50.931%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.581     1.667    wbClk_IBUF_BUFG
    SLICE_X54Y41         FDRE                                         r  wbOutputData_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.164     1.831 r  wbOutputData_reg[26]/Q
                         net (fo=1, routed)           1.458     3.289    wbOutputData_OBUF[26]
    T20                  OBUF (Prop_obuf_I_O)         1.240     4.529 r  wbOutputData_OBUF[26]_inst/O
                         net (fo=0)                   0.000     4.529    wbOutputData[26]
    T20                                                               r  wbOutputData[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbOutputData_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbOutputData[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.862ns  (logic 1.351ns (47.221%)  route 1.511ns (52.779%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.581     1.667    wbClk_IBUF_BUFG
    SLICE_X55Y41         FDRE                                         r  wbOutputData_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.141     1.808 r  wbOutputData_reg[24]/Q
                         net (fo=1, routed)           1.511     3.319    wbOutputData_OBUF[24]
    N20                  OBUF (Prop_obuf_I_O)         1.210     4.529 r  wbOutputData_OBUF[24]_inst/O
                         net (fo=0)                   0.000     4.529    wbOutputData[24]
    N20                                                               r  wbOutputData[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbOutputData_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbOutputData[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.862ns  (logic 1.383ns (48.302%)  route 1.480ns (51.698%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.582     1.668    wbClk_IBUF_BUFG
    SLICE_X54Y43         FDRE                                         r  wbOutputData_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.164     1.832 r  wbOutputData_reg[23]/Q
                         net (fo=1, routed)           1.480     3.312    wbOutputData_OBUF[23]
    P20                  OBUF (Prop_obuf_I_O)         1.219     4.530 r  wbOutputData_OBUF[23]_inst/O
                         net (fo=0)                   0.000     4.530    wbOutputData[23]
    P20                                                               r  wbOutputData[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbOutputData_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbOutputData[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.874ns  (logic 1.421ns (49.443%)  route 1.453ns (50.557%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.581     1.667    wbClk_IBUF_BUFG
    SLICE_X55Y42         FDRE                                         r  wbOutputData_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDRE (Prop_fdre_C_Q)         0.141     1.808 r  wbOutputData_reg[30]/Q
                         net (fo=1, routed)           1.453     3.261    wbOutputData_OBUF[30]
    Y18                  OBUF (Prop_obuf_I_O)         1.280     4.541 r  wbOutputData_OBUF[30]_inst/O
                         net (fo=0)                   0.000     4.541    wbOutputData[30]
    Y18                                                               r  wbOutputData[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbOutputData_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbOutputData[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.907ns  (logic 1.442ns (49.604%)  route 1.465ns (50.396%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.581     1.667    wbClk_IBUF_BUFG
    SLICE_X54Y41         FDRE                                         r  wbOutputData_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.164     1.831 r  wbOutputData_reg[28]/Q
                         net (fo=1, routed)           1.465     3.296    wbOutputData_OBUF[28]
    V20                  OBUF (Prop_obuf_I_O)         1.278     4.574 r  wbOutputData_OBUF[28]_inst/O
                         net (fo=0)                   0.000     4.574    wbOutputData[28]
    V20                                                               r  wbOutputData[28] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  bftClk

Max Delay           667 Endpoints
Min Delay           667 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.501ns  (logic 1.694ns (10.267%)  route 14.807ns (89.733%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        6.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.153ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_IBUF_inst/O
                         net (fo=1331, routed)       13.881    15.423    ingressLoop[2].ingressFifo/buffer_fifo/reset_IBUF
    SLICE_X33Y68         LUT3 (Prop_lut3_I0_O)        0.152    15.575 r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg_i_2__1/O
                         net (fo=1, routed)           0.926    16.501    ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg_i_2__1_n_0
    RAMB36_X2Y14         RAMB36E1                                     r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.512     6.153    ingressLoop[2].ingressFifo/buffer_fifo/clk
    RAMB36_X2Y14         RAMB36E1                                     r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[5]/CLR
                            (recovery check against rising-edge clock bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.203ns  (logic 1.542ns (10.144%)  route 13.661ns (89.856%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=1331, routed)       13.661    15.203    ingressLoop[3].ingressFifo/buffer_fifo/reset_IBUF
    SLICE_X44Y64         FDCE                                         f  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.476     6.116    ingressLoop[3].ingressFifo/buffer_fifo/clk
    SLICE_X44Y64         FDCE                                         r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[6]/CLR
                            (recovery check against rising-edge clock bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.203ns  (logic 1.542ns (10.144%)  route 13.661ns (89.856%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=1331, routed)       13.661    15.203    ingressLoop[3].ingressFifo/buffer_fifo/reset_IBUF
    SLICE_X44Y64         FDCE                                         f  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.476     6.116    ingressLoop[3].ingressFifo/buffer_fifo/clk
    SLICE_X44Y64         FDCE                                         r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[7]/CLR
                            (recovery check against rising-edge clock bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.203ns  (logic 1.542ns (10.144%)  route 13.661ns (89.856%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=1331, routed)       13.661    15.203    ingressLoop[3].ingressFifo/buffer_fifo/reset_IBUF
    SLICE_X44Y64         FDCE                                         f  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.476     6.116    ingressLoop[3].ingressFifo/buffer_fifo/clk
    SLICE_X44Y64         FDCE                                         r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[5]/CLR
                            (recovery check against rising-edge clock bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.203ns  (logic 1.542ns (10.144%)  route 13.661ns (89.856%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=1331, routed)       13.661    15.203    ingressLoop[3].ingressFifo/buffer_fifo/reset_IBUF
    SLICE_X44Y64         FDCE                                         f  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.476     6.116    ingressLoop[3].ingressFifo/buffer_fifo/clk
    SLICE_X44Y64         FDCE                                         r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[6]/CLR
                            (recovery check against rising-edge clock bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.203ns  (logic 1.542ns (10.144%)  route 13.661ns (89.856%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=1331, routed)       13.661    15.203    ingressLoop[3].ingressFifo/buffer_fifo/reset_IBUF
    SLICE_X44Y64         FDCE                                         f  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.476     6.116    ingressLoop[3].ingressFifo/buffer_fifo/clk
    SLICE_X44Y64         FDCE                                         r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[8]/CLR
                            (recovery check against rising-edge clock bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.199ns  (logic 1.542ns (10.147%)  route 13.657ns (89.853%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=1331, routed)       13.657    15.199    ingressLoop[3].ingressFifo/buffer_fifo/reset_IBUF
    SLICE_X45Y64         FDCE                                         f  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.476     6.116    ingressLoop[3].ingressFifo/buffer_fifo/clk
    SLICE_X45Y64         FDCE                                         r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[9]/CLR
                            (recovery check against rising-edge clock bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.199ns  (logic 1.542ns (10.147%)  route 13.657ns (89.853%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=1331, routed)       13.657    15.199    ingressLoop[3].ingressFifo/buffer_fifo/reset_IBUF
    SLICE_X45Y64         FDCE                                         f  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.476     6.116    ingressLoop[3].ingressFifo/buffer_fifo/clk
    SLICE_X45Y64         FDCE                                         r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[7]/CLR
                            (recovery check against rising-edge clock bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.199ns  (logic 1.542ns (10.147%)  route 13.657ns (89.853%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=1331, routed)       13.657    15.199    ingressLoop[3].ingressFifo/buffer_fifo/reset_IBUF
    SLICE_X45Y64         FDCE                                         f  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.476     6.116    ingressLoop[3].ingressFifo/buffer_fifo/clk
    SLICE_X45Y64         FDCE                                         r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[8]/CLR
                            (recovery check against rising-edge clock bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.199ns  (logic 1.542ns (10.147%)  route 13.657ns (89.853%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=1331, routed)       13.657    15.199    ingressLoop[3].ingressFifo/buffer_fifo/reset_IBUF
    SLICE_X45Y64         FDCE                                         f  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.476     6.116    ingressLoop[3].ingressFifo/buffer_fifo/clk
    SLICE_X45Y64         FDCE                                         r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[6]/CLR
                            (removal check against rising-edge clock bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.670ns  (logic 0.309ns (18.528%)  route 1.361ns (81.472%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=1331, routed)        1.361     1.670    ingressLoop[6].ingressFifo/buffer_fifo/reset_IBUF
    SLICE_X92Y61         FDCE                                         f  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.876     3.123    ingressLoop[6].ingressFifo/buffer_fifo/clk
    SLICE_X92Y61         FDCE                                         r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[7]/CLR
                            (removal check against rising-edge clock bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.670ns  (logic 0.309ns (18.528%)  route 1.361ns (81.472%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=1331, routed)        1.361     1.670    ingressLoop[6].ingressFifo/buffer_fifo/reset_IBUF
    SLICE_X92Y61         FDCE                                         f  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.876     3.123    ingressLoop[6].ingressFifo/buffer_fifo/clk
    SLICE_X92Y61         FDCE                                         r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[8]/CLR
                            (removal check against rising-edge clock bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.670ns  (logic 0.309ns (18.528%)  route 1.361ns (81.472%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=1331, routed)        1.361     1.670    ingressLoop[6].ingressFifo/buffer_fifo/reset_IBUF
    SLICE_X92Y61         FDCE                                         f  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.876     3.123    ingressLoop[6].ingressFifo/buffer_fifo/clk
    SLICE_X92Y61         FDCE                                         r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[9]/CLR
                            (removal check against rising-edge clock bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.670ns  (logic 0.309ns (18.528%)  route 1.361ns (81.472%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=1331, routed)        1.361     1.670    ingressLoop[6].ingressFifo/buffer_fifo/reset_IBUF
    SLICE_X92Y61         FDCE                                         f  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.876     3.123    ingressLoop[6].ingressFifo/buffer_fifo/clk
    SLICE_X92Y61         FDCE                                         r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.rd_addr_tmp_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[5]/CLR
                            (removal check against rising-edge clock bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.670ns  (logic 0.309ns (18.528%)  route 1.361ns (81.472%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=1331, routed)        1.361     1.670    ingressLoop[6].ingressFifo/buffer_fifo/reset_IBUF
    SLICE_X92Y61         FDCE                                         f  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.876     3.123    ingressLoop[6].ingressFifo/buffer_fifo/clk
    SLICE_X92Y61         FDCE                                         r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[6]/CLR
                            (removal check against rising-edge clock bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.670ns  (logic 0.309ns (18.528%)  route 1.361ns (81.472%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=1331, routed)        1.361     1.670    ingressLoop[6].ingressFifo/buffer_fifo/reset_IBUF
    SLICE_X92Y61         FDCE                                         f  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.876     3.123    ingressLoop[6].ingressFifo/buffer_fifo/clk
    SLICE_X92Y61         FDCE                                         r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[7]/CLR
                            (removal check against rising-edge clock bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.670ns  (logic 0.309ns (18.528%)  route 1.361ns (81.472%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=1331, routed)        1.361     1.670    ingressLoop[6].ingressFifo/buffer_fifo/reset_IBUF
    SLICE_X92Y61         FDCE                                         f  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.876     3.123    ingressLoop[6].ingressFifo/buffer_fifo/clk
    SLICE_X92Y61         FDCE                                         r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[8]/CLR
                            (removal check against rising-edge clock bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.670ns  (logic 0.309ns (18.528%)  route 1.361ns (81.472%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=1331, routed)        1.361     1.670    ingressLoop[6].ingressFifo/buffer_fifo/reset_IBUF
    SLICE_X92Y61         FDCE                                         f  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.876     3.123    ingressLoop[6].ingressFifo/buffer_fifo/clk
    SLICE_X92Y61         FDCE                                         r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.two_rd_addr_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[2]/CLR
                            (removal check against rising-edge clock bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.732ns  (logic 0.309ns (17.866%)  route 1.423ns (82.134%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=1331, routed)        1.423     1.732    ingressLoop[6].ingressFifo/buffer_fifo/reset_IBUF
    SLICE_X93Y60         FDCE                                         f  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.876     3.123    ingressLoop[6].ingressFifo/buffer_fifo/clk
    SLICE_X93Y60         FDCE                                         r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[4]/CLR
                            (removal check against rising-edge clock bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.732ns  (logic 0.309ns (17.866%)  route 1.423ns (82.134%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=1331, routed)        1.423     1.732    ingressLoop[6].ingressFifo/buffer_fifo/reset_IBUF
    SLICE_X93Y60         FDCE                                         f  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    H15                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  bftClk_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    bftClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.876     3.123    ingressLoop[6].ingressFifo/buffer_fifo/clk
    SLICE_X93Y60         FDCE                                         r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.next_rd_addr_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  wbClk

Max Delay           962 Endpoints
Min Delay           962 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[0]/CLR
                            (recovery check against rising-edge clock wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.231ns  (logic 1.542ns (10.125%)  route 13.689ns (89.875%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.237ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=1331, routed)       13.689    15.231    ingressLoop[3].ingressFifo/buffer_fifo/reset_IBUF
    SLICE_X36Y65         FDCE                                         f  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.473     5.237    ingressLoop[3].ingressFifo/buffer_fifo/rd_clk
    SLICE_X36Y65         FDCE                                         r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[9]/CLR
                            (recovery check against rising-edge clock wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.231ns  (logic 1.542ns (10.125%)  route 13.689ns (89.875%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.237ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=1331, routed)       13.689    15.231    ingressLoop[3].ingressFifo/buffer_fifo/reset_IBUF
    SLICE_X36Y65         FDCE                                         f  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.473     5.237    ingressLoop[3].ingressFifo/buffer_fifo/rd_clk
    SLICE_X36Y65         FDCE                                         r  ingressLoop[3].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[0]/PRE
                            (recovery check against rising-edge clock wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.221ns  (logic 1.542ns (10.132%)  route 13.679ns (89.868%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=1331, routed)       13.679    15.221    ingressLoop[2].ingressFifo/buffer_fifo/reset_IBUF
    SLICE_X30Y66         FDPE                                         f  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.518     5.282    ingressLoop[2].ingressFifo/buffer_fifo/rd_clk
    SLICE_X30Y66         FDPE                                         r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[1]/PRE
                            (recovery check against rising-edge clock wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.221ns  (logic 1.542ns (10.132%)  route 13.679ns (89.868%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=1331, routed)       13.679    15.221    ingressLoop[2].ingressFifo/buffer_fifo/reset_IBUF
    SLICE_X30Y66         FDPE                                         f  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.518     5.282    ingressLoop[2].ingressFifo/buffer_fifo/rd_clk
    SLICE_X30Y66         FDPE                                         r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[2]/CLR
                            (recovery check against rising-edge clock wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.221ns  (logic 1.542ns (10.132%)  route 13.679ns (89.868%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=1331, routed)       13.679    15.221    ingressLoop[2].ingressFifo/buffer_fifo/reset_IBUF
    SLICE_X31Y66         FDCE                                         f  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.518     5.282    ingressLoop[2].ingressFifo/buffer_fifo/rd_clk
    SLICE_X31Y66         FDCE                                         r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[3]/CLR
                            (recovery check against rising-edge clock wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.221ns  (logic 1.542ns (10.132%)  route 13.679ns (89.868%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=1331, routed)       13.679    15.221    ingressLoop[2].ingressFifo/buffer_fifo/reset_IBUF
    SLICE_X31Y66         FDCE                                         f  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.518     5.282    ingressLoop[2].ingressFifo/buffer_fifo/rd_clk
    SLICE_X31Y66         FDCE                                         r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[4]/CLR
                            (recovery check against rising-edge clock wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.221ns  (logic 1.542ns (10.132%)  route 13.679ns (89.868%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=1331, routed)       13.679    15.221    ingressLoop[2].ingressFifo/buffer_fifo/reset_IBUF
    SLICE_X31Y66         FDCE                                         f  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.518     5.282    ingressLoop[2].ingressFifo/buffer_fifo/rd_clk
    SLICE_X31Y66         FDCE                                         r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.two_wr_addr_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.wr_addr_tmp_reg[0]/PRE
                            (recovery check against rising-edge clock wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.221ns  (logic 1.542ns (10.132%)  route 13.679ns (89.868%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=1331, routed)       13.679    15.221    ingressLoop[2].ingressFifo/buffer_fifo/reset_IBUF
    SLICE_X30Y66         FDPE                                         f  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.wr_addr_tmp_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.518     5.282    ingressLoop[2].ingressFifo/buffer_fifo/rd_clk
    SLICE_X30Y66         FDPE                                         r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.wr_addr_tmp_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.wr_addr_tmp_reg[2]/CLR
                            (recovery check against rising-edge clock wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.221ns  (logic 1.542ns (10.132%)  route 13.679ns (89.868%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=1331, routed)       13.679    15.221    ingressLoop[2].ingressFifo/buffer_fifo/reset_IBUF
    SLICE_X31Y66         FDCE                                         f  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.wr_addr_tmp_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.518     5.282    ingressLoop[2].ingressFifo/buffer_fifo/rd_clk
    SLICE_X31Y66         FDCE                                         r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.wr_addr_tmp_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.wr_addr_tmp_reg[3]/CLR
                            (recovery check against rising-edge clock wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.221ns  (logic 1.542ns (10.132%)  route 13.679ns (89.868%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=1331, routed)       13.679    15.221    ingressLoop[2].ingressFifo/buffer_fifo/reset_IBUF
    SLICE_X30Y66         FDCE                                         f  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.wr_addr_tmp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         1.518     5.282    ingressLoop[2].ingressFifo/buffer_fifo/rd_clk
    SLICE_X30Y66         FDCE                                         r  ingressLoop[2].ingressFifo/buffer_fifo/infer_fifo.wr_addr_tmp_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbInputData[15]
                            (input port)
  Destination:            ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.896ns  (logic 0.252ns (28.191%)  route 0.643ns (71.809%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  wbInputData[15] (IN)
                         net (fo=0)                   0.000     0.000    wbInputData[15]
    P16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  wbInputData_IBUF[15]_inst/O
                         net (fo=8, routed)           0.643     0.896    ingressLoop[5].ingressFifo/buffer_fifo/din[15]
    RAMB36_X5Y7          RAMB36E1                                     r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.924     2.267    ingressLoop[5].ingressFifo/buffer_fifo/rd_clk
    RAMB36_X5Y7          RAMB36E1                                     r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbInputData[14]
                            (input port)
  Destination:            ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.254ns (28.121%)  route 0.650ns (71.879%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  wbInputData[14] (IN)
                         net (fo=0)                   0.000     0.000    wbInputData[14]
    T19                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  wbInputData_IBUF[14]_inst/O
                         net (fo=8, routed)           0.650     0.904    ingressLoop[5].ingressFifo/buffer_fifo/din[14]
    RAMB36_X5Y7          RAMB36E1                                     r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.924     2.267    ingressLoop[5].ingressFifo/buffer_fifo/rd_clk
    RAMB36_X5Y7          RAMB36E1                                     r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbInputData[17]
                            (input port)
  Destination:            ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.915ns  (logic 0.229ns (25.026%)  route 0.686ns (74.974%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  wbInputData[17] (IN)
                         net (fo=0)                   0.000     0.000    wbInputData[17]
    P18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  wbInputData_IBUF[17]_inst/O
                         net (fo=8, routed)           0.686     0.915    ingressLoop[5].ingressFifo/buffer_fifo/din[17]
    RAMB36_X5Y7          RAMB36E1                                     r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.924     2.267    ingressLoop[5].ingressFifo/buffer_fifo/rd_clk
    RAMB36_X5Y7          RAMB36E1                                     r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbInputData[16]
                            (input port)
  Destination:            ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.967ns  (logic 0.248ns (25.604%)  route 0.719ns (74.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  wbInputData[16] (IN)
                         net (fo=0)                   0.000     0.000    wbInputData[16]
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  wbInputData_IBUF[16]_inst/O
                         net (fo=8, routed)           0.719     0.967    ingressLoop[5].ingressFifo/buffer_fifo/din[16]
    RAMB36_X5Y7          RAMB36E1                                     r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.924     2.267    ingressLoop[5].ingressFifo/buffer_fifo/rd_clk
    RAMB36_X5Y7          RAMB36E1                                     r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbInputData[19]
                            (input port)
  Destination:            ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.974ns  (logic 0.255ns (26.146%)  route 0.719ns (73.854%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  wbInputData[19] (IN)
                         net (fo=0)                   0.000     0.000    wbInputData[19]
    W19                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  wbInputData_IBUF[19]_inst/O
                         net (fo=8, routed)           0.719     0.974    ingressLoop[5].ingressFifo/buffer_fifo/din[19]
    RAMB36_X5Y7          RAMB36E1                                     r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.924     2.267    ingressLoop[5].ingressFifo/buffer_fifo/rd_clk
    RAMB36_X5Y7          RAMB36E1                                     r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbInputData[18]
                            (input port)
  Destination:            ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.982ns  (logic 0.244ns (24.860%)  route 0.738ns (75.140%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  wbInputData[18] (IN)
                         net (fo=0)                   0.000     0.000    wbInputData[18]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  wbInputData_IBUF[18]_inst/O
                         net (fo=8, routed)           0.738     0.982    ingressLoop[5].ingressFifo/buffer_fifo/din[18]
    RAMB36_X5Y7          RAMB36E1                                     r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.924     2.267    ingressLoop[5].ingressFifo/buffer_fifo/rd_clk
    RAMB36_X5Y7          RAMB36E1                                     r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbInputData[30]
                            (input port)
  Destination:            ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.008ns  (logic 0.271ns (26.879%)  route 0.737ns (73.121%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  wbInputData[30] (IN)
                         net (fo=0)                   0.000     0.000    wbInputData[30]
    V18                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  wbInputData_IBUF[30]_inst/O
                         net (fo=8, routed)           0.737     1.008    ingressLoop[5].ingressFifo/buffer_fifo/din[30]
    RAMB36_X5Y7          RAMB36E1                                     r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.924     2.267    ingressLoop[5].ingressFifo/buffer_fifo/rd_clk
    RAMB36_X5Y7          RAMB36E1                                     r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbInputData[31]
                            (input port)
  Destination:            ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.009ns  (logic 0.279ns (27.598%)  route 0.731ns (72.402%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  wbInputData[31] (IN)
                         net (fo=0)                   0.000     0.000    wbInputData[31]
    V17                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  wbInputData_IBUF[31]_inst/O
                         net (fo=8, routed)           0.731     1.009    ingressLoop[5].ingressFifo/buffer_fifo/din[31]
    RAMB36_X5Y7          RAMB36E1                                     r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.924     2.267    ingressLoop[5].ingressFifo/buffer_fifo/rd_clk
    RAMB36_X5Y7          RAMB36E1                                     r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbInputData[25]
                            (input port)
  Destination:            ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.017ns  (logic 0.266ns (26.144%)  route 0.751ns (73.856%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  wbInputData[25] (IN)
                         net (fo=0)                   0.000     0.000    wbInputData[25]
    V16                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  wbInputData_IBUF[25]_inst/O
                         net (fo=8, routed)           0.751     1.017    ingressLoop[6].ingressFifo/buffer_fifo/din[25]
    RAMB36_X4Y12         RAMB36E1                                     r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.913     2.256    ingressLoop[6].ingressFifo/buffer_fifo/rd_clk
    RAMB36_X4Y12         RAMB36E1                                     r  ingressLoop[6].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 wbInputData[20]
                            (input port)
  Destination:            ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.032ns  (logic 0.258ns (25.002%)  route 0.774ns (74.998%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  wbInputData[20] (IN)
                         net (fo=0)                   0.000     0.000    wbInputData[20]
    W18                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  wbInputData_IBUF[20]_inst/O
                         net (fo=8, routed)           0.774     1.032    ingressLoop[5].ingressFifo/buffer_fifo/din[20]
    RAMB36_X5Y7          RAMB36E1                                     r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  wbClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    wbClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=704, routed)         0.924     2.267    ingressLoop[5].ingressFifo/buffer_fifo/rd_clk
    RAMB36_X5Y7          RAMB36E1                                     r  ingressLoop[5].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKARDCLK





