// Seed: 199586447
module module_0 (
    input supply0 id_0,
    output tri1 id_1,
    input wire id_2
);
  wire id_4;
  ;
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    input tri0 id_2,
    input tri0 id_3,
    output wand id_4,
    input wand id_5
    , id_19,
    input tri1 id_6,
    input wor id_7,
    output logic id_8,
    output wand id_9,
    output supply0 id_10,
    input wor id_11,
    input wor id_12,
    output wire id_13,
    output tri1 id_14,
    input tri1 id_15,
    input supply0 id_16#(1),
    input wor id_17
);
  always id_8 = -1 - id_2;
  assign id_13 = 1'b0;
  assign id_8  = -1;
  reg id_20;
  module_0 modCall_1 (
      id_15,
      id_14,
      id_6
  );
  assign modCall_1.id_1 = 0;
  wire id_21;
  assign id_19 = -1;
  always id_20 = id_20;
  assign id_19 = 1;
  wire id_22;
  parameter id_23 = 1;
  wire id_24;
endmodule
