\hypertarget{power5p_8hh_source}{}\doxysection{power5p.\+hh}
\label{power5p_8hh_source}\index{power5p.hh@{power5p.hh}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001 \textcolor{preprocessor}{\#pragma once}}
\DoxyCodeLine{00002 \textcolor{preprocessor}{\#include <cstdint>}}
\DoxyCodeLine{00003 \textcolor{keyword}{namespace }optkit::ibm::power5p\{}
\DoxyCodeLine{00004     \textcolor{keyword}{enum} power5p : uint64\_t \{}
\DoxyCodeLine{00005         PM\_LSU\_REJECT\_RELOAD\_CDF = 0x2c4090, \textcolor{comment}{// LSU reject due to reload CDF or tag update collision}}
\DoxyCodeLine{00006         PM\_FPU1\_SINGLE = 0x20e7, \textcolor{comment}{// FPU1 executed single precision instruction}}
\DoxyCodeLine{00007         PM\_L3SB\_REF = 0x701c4, \textcolor{comment}{// L3 slice B references}}
\DoxyCodeLine{00008         PM\_THRD\_PRIO\_DIFF\_3or4\_CYC = 0x430e5, \textcolor{comment}{// Cycles thread priority difference is 3 or 4}}
\DoxyCodeLine{00009         PM\_INST\_FROM\_L275\_SHR = 0x322096, \textcolor{comment}{// Instruction fetched from L2.75 shared}}
\DoxyCodeLine{00010         PM\_MRK\_DATA\_FROM\_L375\_MOD = 0x1c70a7, \textcolor{comment}{// Marked data loaded from L3.75 modified}}
\DoxyCodeLine{00011         PM\_DTLB\_MISS\_4K = 0x1c208d, \textcolor{comment}{// Data TLB miss for 4K page}}
\DoxyCodeLine{00012         PM\_CLB\_FULL\_CYC = 0x220e5, \textcolor{comment}{// Cycles CLB full}}
\DoxyCodeLine{00013         PM\_MRK\_ST\_CMPL = 0x100003, \textcolor{comment}{// Marked store instruction completed}}
\DoxyCodeLine{00014         PM\_LSU\_FLUSH\_LRQ\_FULL = 0x320e7, \textcolor{comment}{// Flush caused by LRQ full}}
\DoxyCodeLine{00015         PM\_MRK\_DATA\_FROM\_L275\_SHR = 0x3c7097, \textcolor{comment}{// Marked data loaded from L2.75 shared}}
\DoxyCodeLine{00016         PM\_1INST\_CLB\_CYC = 0x400c1, \textcolor{comment}{// Cycles 1 instruction in CLB}}
\DoxyCodeLine{00017         PM\_MEM\_SPEC\_RD\_CANCEL = 0x721e6, \textcolor{comment}{// Speculative memory read cancelled}}
\DoxyCodeLine{00018         PM\_MRK\_DTLB\_MISS\_16M = 0x3c608d, \textcolor{comment}{// Marked Data TLB misses for 16M page}}
\DoxyCodeLine{00019         PM\_FPU\_FDIV = 0x100088, \textcolor{comment}{// FPU executed FDIV instruction}}
\DoxyCodeLine{00020         PM\_FPU\_SINGLE = 0x102090, \textcolor{comment}{// FPU executed single precision instruction}}
\DoxyCodeLine{00021         PM\_FPU0\_FMA = 0xc1, \textcolor{comment}{// FPU0 executed multiply-\/add instruction}}
\DoxyCodeLine{00022         PM\_SLB\_MISS = 0x280088, \textcolor{comment}{// SLB misses}}
\DoxyCodeLine{00023         PM\_LSU1\_FLUSH\_LRQ = 0xc00c6, \textcolor{comment}{// LSU1 LRQ flushes}}
\DoxyCodeLine{00024         PM\_L2SA\_ST\_HIT = 0x733e0, \textcolor{comment}{// L2 slice A store hits}}
\DoxyCodeLine{00025         PM\_DTLB\_MISS = 0x800c4, \textcolor{comment}{// Data TLB misses}}
\DoxyCodeLine{00026         PM\_BR\_PRED\_TA = 0x230e3, \textcolor{comment}{// A conditional branch was predicted}}
\DoxyCodeLine{00027         PM\_MRK\_DATA\_FROM\_L375\_MOD\_CYC = 0x4c70a7, \textcolor{comment}{// Marked load latency from L3.75 modified}}
\DoxyCodeLine{00028         PM\_CMPLU\_STALL\_FXU = 0x211099, \textcolor{comment}{// Completion stall caused by FXU instruction}}
\DoxyCodeLine{00029         PM\_EXT\_INT = 0x400003, \textcolor{comment}{// External interrupts}}
\DoxyCodeLine{00030         PM\_MRK\_LSU1\_FLUSH\_LRQ = 0x810c6, \textcolor{comment}{// LSU1 marked LRQ flushes}}
\DoxyCodeLine{00031         PM\_MRK\_ST\_GPS = 0x200003, \textcolor{comment}{// Marked store sent to GPS}}
\DoxyCodeLine{00032         PM\_LSU1\_LDF = 0xc50c4, \textcolor{comment}{// LSU1 executed Floating Point load instruction}}
\DoxyCodeLine{00033         PM\_FAB\_CMD\_ISSUED = 0x700c7, \textcolor{comment}{// Fabric command issued}}
\DoxyCodeLine{00034         PM\_LSU0\_SRQ\_STFWD = 0xc60e1, \textcolor{comment}{// LSU0 SRQ store forwarded}}
\DoxyCodeLine{00035         PM\_CR\_MAP\_FULL\_CYC = 0x100c4, \textcolor{comment}{// Cycles CR logical operation mapper full}}
\DoxyCodeLine{00036         PM\_L2SA\_RCST\_DISP\_FAIL\_RC\_FULL = 0x722e0, \textcolor{comment}{// L2 slice A RC store dispatch attempt failed due to all RC full}}
\DoxyCodeLine{00037         PM\_MRK\_LSU0\_FLUSH\_ULD = 0x810c1, \textcolor{comment}{// LSU0 marked unaligned load flushes}}
\DoxyCodeLine{00038         PM\_LSU\_FLUSH\_SRQ\_FULL = 0x330e0, \textcolor{comment}{// Flush caused by SRQ full}}
\DoxyCodeLine{00039         PM\_MEM\_RQ\_DISP\_Q16to19 = 0x727e6, \textcolor{comment}{// Memory read queue dispatched to queues 16-\/19}}
\DoxyCodeLine{00040         PM\_FLUSH\_IMBAL = 0x330e3, \textcolor{comment}{// Flush caused by thread GCT imbalance}}
\DoxyCodeLine{00041         PM\_THRD\_PRIO\_DIFF\_minus3or4\_CYC = 0x430e1, \textcolor{comment}{// Cycles thread priority difference is -\/3 or -\/4}}
\DoxyCodeLine{00042         PM\_DATA\_FROM\_L35\_MOD = 0x2c309e, \textcolor{comment}{// Data loaded from L3.5 modified}}
\DoxyCodeLine{00043         PM\_MEM\_HI\_PRIO\_WR\_CMPL = 0x726e6, \textcolor{comment}{// High priority write completed}}
\DoxyCodeLine{00044         PM\_FPU1\_FDIV = 0xc4, \textcolor{comment}{// FPU1 executed FDIV instruction}}
\DoxyCodeLine{00045         PM\_MEM\_RQ\_DISP = 0x701c6, \textcolor{comment}{// Memory read queue dispatched}}
\DoxyCodeLine{00046         PM\_FPU0\_FRSP\_FCONV = 0x10c1, \textcolor{comment}{// FPU0 executed FRSP or FCONV instructions}}
\DoxyCodeLine{00047         PM\_LWSYNC\_HELD = 0x130e0, \textcolor{comment}{// LWSYNC held at dispatch}}
\DoxyCodeLine{00048         PM\_FXU\_FIN = 0x313088, \textcolor{comment}{// FXU produced a result}}
\DoxyCodeLine{00049         PM\_DSLB\_MISS = 0x800c5, \textcolor{comment}{// Data SLB misses}}
\DoxyCodeLine{00050         PM\_DATA\_FROM\_L275\_SHR = 0x3c3097, \textcolor{comment}{// Data loaded from L2.75 shared}}
\DoxyCodeLine{00051         PM\_FXLS1\_FULL\_CYC = 0x110c4, \textcolor{comment}{// Cycles FXU1/LS1 queue full}}
\DoxyCodeLine{00052         PM\_THRD\_SEL\_T0 = 0x410c0, \textcolor{comment}{// Decode selected thread 0}}
\DoxyCodeLine{00053         PM\_PTEG\_RELOAD\_VALID = 0x830e4, \textcolor{comment}{// PTEG reload valid}}
\DoxyCodeLine{00054         PM\_MRK\_STCX\_FAIL = 0x820e6, \textcolor{comment}{// Marked STCX failed}}
\DoxyCodeLine{00055         PM\_LSU\_LMQ\_LHR\_MERGE = 0xc70e5, \textcolor{comment}{// LMQ LHR merges}}
\DoxyCodeLine{00056         PM\_2INST\_CLB\_CYC = 0x400c2, \textcolor{comment}{// Cycles 2 instructions in CLB}}
\DoxyCodeLine{00057         PM\_FAB\_PNtoVN\_DIRECT = 0x723e7, \textcolor{comment}{// PN to VN beat went straight to its destination}}
\DoxyCodeLine{00058         PM\_PTEG\_FROM\_L2MISS = 0x38309b, \textcolor{comment}{// PTEG loaded from L2 miss}}
\DoxyCodeLine{00059         PM\_CMPLU\_STALL\_LSU = 0x211098, \textcolor{comment}{// Completion stall caused by LSU instruction}}
\DoxyCodeLine{00060         PM\_MRK\_DSLB\_MISS = 0xc50c7, \textcolor{comment}{// Marked Data SLB misses}}
\DoxyCodeLine{00061         PM\_LSU\_FLUSH\_ULD = 0x1c0088, \textcolor{comment}{// LRQ unaligned load flushes}}
\DoxyCodeLine{00062         PM\_PTEG\_FROM\_LMEM = 0x283087, \textcolor{comment}{// PTEG loaded from local memory}}
\DoxyCodeLine{00063         PM\_MRK\_BRU\_FIN = 0x200005, \textcolor{comment}{// Marked instruction BRU processing finished}}
\DoxyCodeLine{00064         PM\_MEM\_WQ\_DISP\_WRITE = 0x703c6, \textcolor{comment}{// Memory write queue dispatched due to write}}
\DoxyCodeLine{00065         PM\_MRK\_DATA\_FROM\_L275\_MOD\_CYC = 0x4c70a3, \textcolor{comment}{// Marked load latency from L2.75 modified}}
\DoxyCodeLine{00066         PM\_LSU1\_NCLD = 0xc50c5, \textcolor{comment}{// LSU1 non-\/cacheable loads}}
\DoxyCodeLine{00067         PM\_L2SA\_RCLD\_DISP\_FAIL\_OTHER = 0x731e0, \textcolor{comment}{// L2 slice A RC load dispatch attempt failed due to other reasons}}
\DoxyCodeLine{00068         PM\_SNOOP\_PW\_RETRY\_WQ\_PWQ = 0x717c6, \textcolor{comment}{// Snoop partial-\/write retry due to collision with active write or partial-\/write queue}}
\DoxyCodeLine{00069         PM\_FPU1\_FULL\_CYC = 0x100c7, \textcolor{comment}{// Cycles FPU1 issue queue full}}
\DoxyCodeLine{00070         PM\_FPR\_MAP\_FULL\_CYC = 0x100c1, \textcolor{comment}{// Cycles FPR mapper full}}
\DoxyCodeLine{00071         PM\_L3SA\_ALL\_BUSY = 0x721e3, \textcolor{comment}{// L3 slice A active for every cycle all CI/CO machines busy}}
\DoxyCodeLine{00072         PM\_3INST\_CLB\_CYC = 0x400c3, \textcolor{comment}{// Cycles 3 instructions in CLB}}
\DoxyCodeLine{00073         PM\_MEM\_PWQ\_DISP\_Q2or3 = 0x734e6, \textcolor{comment}{// Memory partial-\/write queue dispatched to Write Queue 2 or 3}}
\DoxyCodeLine{00074         PM\_L2SA\_SHR\_INV = 0x710c0, \textcolor{comment}{// L2 slice A transition from shared to invalid}}
\DoxyCodeLine{00075         PM\_THRESH\_TIMEO = 0x30000b, \textcolor{comment}{// Threshold timeout}}
\DoxyCodeLine{00076         PM\_L2SA\_RC\_DISP\_FAIL\_CO\_BUSY\_ALL = 0x713c0, \textcolor{comment}{// L2 slice A RC dispatch attempt failed due to all CO busy}}
\DoxyCodeLine{00077         PM\_THRD\_SEL\_OVER\_GCT\_IMBAL = 0x410c4, \textcolor{comment}{// Thread selection overrides caused by GCT imbalance}}
\DoxyCodeLine{00078         PM\_FPU\_FSQRT = 0x200090, \textcolor{comment}{// FPU executed FSQRT instruction}}
\DoxyCodeLine{00079         PM\_PMC1\_OVERFLOW = 0x20000a, \textcolor{comment}{// PMC1 Overflow}}
\DoxyCodeLine{00080         PM\_MRK\_LSU0\_FLUSH\_LRQ = 0x810c2, \textcolor{comment}{// LSU0 marked LRQ flushes}}
\DoxyCodeLine{00081         PM\_L3SC\_SNOOP\_RETRY = 0x731e5, \textcolor{comment}{// L3 slice C snoop retries}}
\DoxyCodeLine{00082         PM\_DATA\_TABLEWALK\_CYC = 0x800c7, \textcolor{comment}{// Cycles doing data tablewalks}}
\DoxyCodeLine{00083         PM\_THRD\_PRIO\_6\_CYC = 0x420e5, \textcolor{comment}{// Cycles thread running at priority level 6}}
\DoxyCodeLine{00084         PM\_FPU\_FEST = 0x1010a8, \textcolor{comment}{// FPU executed FEST instruction}}
\DoxyCodeLine{00085         PM\_FAB\_M1toP1\_SIDECAR\_EMPTY = 0x702c7, \textcolor{comment}{// M1 to P1 sidecar empty}}
\DoxyCodeLine{00086         PM\_MRK\_DATA\_FROM\_RMEM = 0x1c70a1, \textcolor{comment}{// Marked data loaded from remote memory}}
\DoxyCodeLine{00087         PM\_MRK\_DATA\_FROM\_L35\_MOD\_CYC = 0x4c70a6, \textcolor{comment}{// Marked load latency from L3.5 modified}}
\DoxyCodeLine{00088         PM\_MEM\_PWQ\_DISP = 0x704c6, \textcolor{comment}{// Memory partial-\/write queue dispatched}}
\DoxyCodeLine{00089         PM\_FAB\_P1toM1\_SIDECAR\_EMPTY = 0x701c7, \textcolor{comment}{// P1 to M1 sidecar empty}}
\DoxyCodeLine{00090         PM\_LD\_MISS\_L1\_LSU0 = 0xc10c2, \textcolor{comment}{// LSU0 L1 D cache load misses}}
\DoxyCodeLine{00091         PM\_SNOOP\_PARTIAL\_RTRY\_QFULL = 0x730e6, \textcolor{comment}{// Snoop partial write retry due to partial-\/write queues full}}
\DoxyCodeLine{00092         PM\_FPU1\_STALL3 = 0x20e5, \textcolor{comment}{// FPU1 stalled in pipe3}}
\DoxyCodeLine{00093         PM\_GCT\_USAGE\_80to99\_CYC = 0x30001f, \textcolor{comment}{// Cycles GCT 80-\/99\% full}}
\DoxyCodeLine{00094         PM\_WORK\_HELD = 0x40000c, \textcolor{comment}{// Work held}}
\DoxyCodeLine{00095         PM\_INST\_CMPL = 0x100009, \textcolor{comment}{// Instructions completed}}
\DoxyCodeLine{00096         PM\_LSU1\_FLUSH\_UST = 0xc00c5, \textcolor{comment}{// LSU1 unaligned store flushes}}
\DoxyCodeLine{00097         PM\_FXU\_IDLE = 0x100012, \textcolor{comment}{// FXU idle}}
\DoxyCodeLine{00098         PM\_LSU0\_FLUSH\_ULD = 0xc00c0, \textcolor{comment}{// LSU0 unaligned load flushes}}
\DoxyCodeLine{00099         PM\_LSU1\_REJECT\_LMQ\_FULL = 0xc40c5, \textcolor{comment}{// LSU1 reject due to LMQ full or missed data coming}}
\DoxyCodeLine{00100         PM\_GRP\_DISP\_REJECT = 0x120e4, \textcolor{comment}{// Group dispatch rejected}}
\DoxyCodeLine{00101         PM\_PTEG\_FROM\_L25\_SHR = 0x183097, \textcolor{comment}{// PTEG loaded from L2.5 shared}}
\DoxyCodeLine{00102         PM\_L2SA\_MOD\_INV = 0x730e0, \textcolor{comment}{// L2 slice A transition from modified to invalid}}
\DoxyCodeLine{00103         PM\_FAB\_CMD\_RETRIED = 0x710c7, \textcolor{comment}{// Fabric command retried}}
\DoxyCodeLine{00104         PM\_L3SA\_SHR\_INV = 0x710c3, \textcolor{comment}{// L3 slice A transition from shared to invalid}}
\DoxyCodeLine{00105         PM\_L2SB\_RC\_DISP\_FAIL\_CO\_BUSY\_ALL = 0x713c1, \textcolor{comment}{// L2 slice B RC dispatch attempt failed due to all CO busy}}
\DoxyCodeLine{00106         PM\_L2SA\_RCST\_DISP\_FAIL\_ADDR = 0x712c0, \textcolor{comment}{// L2 slice A RC store dispatch attempt failed due to address collision with RC/CO/SN/SQ}}
\DoxyCodeLine{00107         PM\_L2SA\_RCLD\_DISP\_FAIL\_RC\_FULL = 0x721e0, \textcolor{comment}{// L2 slice A RC load dispatch attempt failed due to all RC full}}
\DoxyCodeLine{00108         PM\_PTEG\_FROM\_L375\_MOD = 0x1830a7, \textcolor{comment}{// PTEG loaded from L3.75 modified}}
\DoxyCodeLine{00109         PM\_MRK\_LSU1\_FLUSH\_UST = 0x810c5, \textcolor{comment}{// LSU1 marked unaligned store flushes}}
\DoxyCodeLine{00110         PM\_BR\_ISSUED = 0x230e4, \textcolor{comment}{// Branches issued}}
\DoxyCodeLine{00111         PM\_MRK\_GRP\_BR\_REDIR = 0x212091, \textcolor{comment}{// Group experienced marked branch redirect}}
\DoxyCodeLine{00112         PM\_EE\_OFF = 0x130e3, \textcolor{comment}{// Cycles MSR(EE) bit off}}
\DoxyCodeLine{00113         PM\_IERAT\_XLATE\_WR\_LP = 0x210c6, \textcolor{comment}{// Large page translation written to ierat}}
\DoxyCodeLine{00114         PM\_DTLB\_REF\_64K = 0x2c2086, \textcolor{comment}{// Data TLB reference for 64K page}}
\DoxyCodeLine{00115         PM\_MEM\_RQ\_DISP\_Q4to7 = 0x712c6, \textcolor{comment}{// Memory read queue dispatched to queues 4-\/7}}
\DoxyCodeLine{00116         PM\_MEM\_FAST\_PATH\_RD\_DISP = 0x731e6, \textcolor{comment}{// Fast path memory read dispatched}}
\DoxyCodeLine{00117         PM\_INST\_FROM\_L3 = 0x12208d, \textcolor{comment}{// Instruction fetched from L3}}
\DoxyCodeLine{00118         PM\_ITLB\_MISS = 0x800c0, \textcolor{comment}{// Instruction TLB misses}}
\DoxyCodeLine{00119         PM\_FXU1\_BUSY\_FXU0\_IDLE = 0x400012, \textcolor{comment}{// FXU1 busy FXU0 idle}}
\DoxyCodeLine{00120         PM\_DTLB\_REF\_4K = 0x1c2086, \textcolor{comment}{// Data TLB reference for 4K page}}
\DoxyCodeLine{00121         PM\_FXLS\_FULL\_CYC = 0x1110a8, \textcolor{comment}{// Cycles FXLS queue is full}}
\DoxyCodeLine{00122         PM\_GRP\_DISP\_VALID = 0x120e3, \textcolor{comment}{// Group dispatch valid}}
\DoxyCodeLine{00123         PM\_LSU\_FLUSH\_UST = 0x2c0088, \textcolor{comment}{// SRQ unaligned store flushes}}
\DoxyCodeLine{00124         PM\_FXU1\_FIN = 0x130e6, \textcolor{comment}{// FXU1 produced a result}}
\DoxyCodeLine{00125         PM\_THRD\_PRIO\_4\_CYC = 0x420e3, \textcolor{comment}{// Cycles thread running at priority level 4}}
\DoxyCodeLine{00126         PM\_MRK\_DATA\_FROM\_L35\_MOD = 0x2c709e, \textcolor{comment}{// Marked data loaded from L3.5 modified}}
\DoxyCodeLine{00127         PM\_4INST\_CLB\_CYC = 0x400c4, \textcolor{comment}{// Cycles 4 instructions in CLB}}
\DoxyCodeLine{00128         PM\_MRK\_DTLB\_REF\_16M = 0x3c6086, \textcolor{comment}{// Marked Data TLB reference for 16M page}}
\DoxyCodeLine{00129         PM\_INST\_FROM\_L375\_MOD = 0x42209d, \textcolor{comment}{// Instruction fetched from L3.75 modified}}
\DoxyCodeLine{00130         PM\_GRP\_CMPL = 0x300013, \textcolor{comment}{// Group completed}}
\DoxyCodeLine{00131         PM\_L2SC\_RCST\_DISP\_FAIL\_ADDR = 0x712c2, \textcolor{comment}{// L2 slice C RC store dispatch attempt failed due to address collision with RC/CO/SN/SQ}}
\DoxyCodeLine{00132         PM\_FPU1\_1FLOP = 0xc7, \textcolor{comment}{// FPU1 executed add}}
\DoxyCodeLine{00133         PM\_FPU\_FRSP\_FCONV = 0x2010a8, \textcolor{comment}{// FPU executed FRSP or FCONV instructions}}
\DoxyCodeLine{00134         PM\_L3SC\_REF = 0x701c5, \textcolor{comment}{// L3 slice C references}}
\DoxyCodeLine{00135         PM\_5INST\_CLB\_CYC = 0x400c5, \textcolor{comment}{// Cycles 5 instructions in CLB}}
\DoxyCodeLine{00136         PM\_THRD\_L2MISS\_BOTH\_CYC = 0x410c7, \textcolor{comment}{// Cycles both threads in L2 misses}}
\DoxyCodeLine{00137         PM\_MEM\_PW\_GATH = 0x714c6, \textcolor{comment}{// Memory partial-\/write gathered}}
\DoxyCodeLine{00138         PM\_DTLB\_REF\_16G = 0x4c2086, \textcolor{comment}{// Data TLB reference for 16G page}}
\DoxyCodeLine{00139         PM\_FAB\_DCLAIM\_ISSUED = 0x720e7, \textcolor{comment}{// dclaim issued}}
\DoxyCodeLine{00140         PM\_FAB\_PNtoNN\_SIDECAR = 0x713c7, \textcolor{comment}{// PN to NN beat went to sidecar first}}
\DoxyCodeLine{00141         PM\_GRP\_IC\_MISS = 0x120e7, \textcolor{comment}{// Group experienced I cache miss}}
\DoxyCodeLine{00142         PM\_INST\_FROM\_L35\_SHR = 0x12209d, \textcolor{comment}{// Instruction fetched from L3.5 shared}}
\DoxyCodeLine{00143         PM\_LSU\_LMQ\_FULL\_CYC = 0xc30e7, \textcolor{comment}{// Cycles LMQ full}}
\DoxyCodeLine{00144         PM\_MRK\_DATA\_FROM\_L2\_CYC = 0x2c70a0, \textcolor{comment}{// Marked load latency from L2}}
\DoxyCodeLine{00145         PM\_LSU\_SRQ\_SYNC\_CYC = 0x830e5, \textcolor{comment}{// SRQ sync duration}}
\DoxyCodeLine{00146         PM\_LSU0\_BUSY\_REJECT = 0xc20e1, \textcolor{comment}{// LSU0 busy due to reject}}
\DoxyCodeLine{00147         PM\_LSU\_REJECT\_ERAT\_MISS = 0x1c4090, \textcolor{comment}{// LSU reject due to ERAT miss}}
\DoxyCodeLine{00148         PM\_MRK\_DATA\_FROM\_RMEM\_CYC = 0x4c70a1, \textcolor{comment}{// Marked load latency from remote memory}}
\DoxyCodeLine{00149         PM\_DATA\_FROM\_L375\_SHR = 0x3c309e, \textcolor{comment}{// Data loaded from L3.75 shared}}
\DoxyCodeLine{00150         PM\_PTEG\_FROM\_L25\_MOD = 0x283097, \textcolor{comment}{// PTEG loaded from L2.5 modified}}
\DoxyCodeLine{00151         PM\_FPU0\_FMOV\_FEST = 0x10c0, \textcolor{comment}{// FPU0 executed FMOV or FEST instructions}}
\DoxyCodeLine{00152         PM\_THRD\_PRIO\_7\_CYC = 0x420e6, \textcolor{comment}{// Cycles thread running at priority level 7}}
\DoxyCodeLine{00153         PM\_LSU1\_FLUSH\_SRQ = 0xc00c7, \textcolor{comment}{// LSU1 SRQ lhs flushes}}
\DoxyCodeLine{00154         PM\_LD\_REF\_L1\_LSU0 = 0xc10c0, \textcolor{comment}{// LSU0 L1 D cache load references}}
\DoxyCodeLine{00155         PM\_L2SC\_RCST\_DISP = 0x702c2, \textcolor{comment}{// L2 slice C RC store dispatch attempt}}
\DoxyCodeLine{00156         PM\_CMPLU\_STALL\_DIV = 0x411099, \textcolor{comment}{// Completion stall caused by DIV instruction}}
\DoxyCodeLine{00157         PM\_MEM\_RQ\_DISP\_Q12to15 = 0x732e6, \textcolor{comment}{// Memory read queue dispatched to queues 12-\/15}}
\DoxyCodeLine{00158         PM\_INST\_FROM\_L375\_SHR = 0x32209d, \textcolor{comment}{// Instruction fetched from L3.75 shared}}
\DoxyCodeLine{00159         PM\_ST\_REF\_L1 = 0x2c10a8, \textcolor{comment}{// L1 D cache store references}}
\DoxyCodeLine{00160         PM\_L3SB\_ALL\_BUSY = 0x721e4, \textcolor{comment}{// L3 slice B active for every cycle all CI/CO machines busy}}
\DoxyCodeLine{00161         PM\_FAB\_P1toVNorNN\_SIDECAR\_EMPTY = 0x711c7, \textcolor{comment}{// P1 to VN/NN sidecar empty}}
\DoxyCodeLine{00162         PM\_MRK\_DATA\_FROM\_L275\_SHR\_CYC = 0x2c70a3, \textcolor{comment}{// Marked load latency from L2.75 shared}}
\DoxyCodeLine{00163         PM\_FAB\_HOLDtoNN\_EMPTY = 0x722e7, \textcolor{comment}{// Hold buffer to NN empty}}
\DoxyCodeLine{00164         PM\_DATA\_FROM\_LMEM = 0x2c3087, \textcolor{comment}{// Data loaded from local memory}}
\DoxyCodeLine{00165         PM\_RUN\_CYC = 0x100005, \textcolor{comment}{// Run cycles}}
\DoxyCodeLine{00166         PM\_PTEG\_FROM\_RMEM = 0x1830a1, \textcolor{comment}{// PTEG loaded from remote memory}}
\DoxyCodeLine{00167         PM\_L2SC\_RCLD\_DISP = 0x701c2, \textcolor{comment}{// L2 slice C RC load dispatch attempt}}
\DoxyCodeLine{00168         PM\_LSU\_LRQ\_S0\_VALID = 0xc60e6, \textcolor{comment}{// LRQ slot 0 valid}}
\DoxyCodeLine{00169         PM\_LSU0\_LDF = 0xc50c0, \textcolor{comment}{// LSU0 executed Floating Point load instruction}}
\DoxyCodeLine{00170         PM\_PMC3\_OVERFLOW = 0x40000a, \textcolor{comment}{// PMC3 Overflow}}
\DoxyCodeLine{00171         PM\_MRK\_IMR\_RELOAD = 0x820e2, \textcolor{comment}{// Marked IMR reloaded}}
\DoxyCodeLine{00172         PM\_MRK\_GRP\_TIMEO = 0x40000b, \textcolor{comment}{// Marked group completion timeout}}
\DoxyCodeLine{00173         PM\_ST\_MISS\_L1 = 0xc10c3, \textcolor{comment}{// L1 D cache store misses}}
\DoxyCodeLine{00174         PM\_STOP\_COMPLETION = 0x300018, \textcolor{comment}{// Completion stopped}}
\DoxyCodeLine{00175         PM\_LSU\_BUSY\_REJECT = 0x2c2088, \textcolor{comment}{// LSU busy due to reject}}
\DoxyCodeLine{00176         PM\_ISLB\_MISS = 0x800c1, \textcolor{comment}{// Instruction SLB misses}}
\DoxyCodeLine{00177         PM\_CYC = 0xf, \textcolor{comment}{// Processor cycles}}
\DoxyCodeLine{00178         PM\_THRD\_ONE\_RUN\_CYC = 0x10000b, \textcolor{comment}{// One of the threads in run cycles}}
\DoxyCodeLine{00179         PM\_GRP\_BR\_REDIR\_NONSPEC = 0x112091, \textcolor{comment}{// Group experienced non-\/speculative branch redirect}}
\DoxyCodeLine{00180         PM\_LSU1\_SRQ\_STFWD = 0xc60e5, \textcolor{comment}{// LSU1 SRQ store forwarded}}
\DoxyCodeLine{00181         PM\_L3SC\_MOD\_INV = 0x730e5, \textcolor{comment}{// L3 slice C transition from modified to invalid}}
\DoxyCodeLine{00182         PM\_L2\_PREF = 0xc50c3, \textcolor{comment}{// L2 cache prefetches}}
\DoxyCodeLine{00183         PM\_GCT\_NOSLOT\_BR\_MPRED = 0x41009c, \textcolor{comment}{// No slot in GCT caused by branch mispredict}}
\DoxyCodeLine{00184         PM\_MRK\_DATA\_FROM\_L25\_MOD = 0x2c7097, \textcolor{comment}{// Marked data loaded from L2.5 modified}}
\DoxyCodeLine{00185         PM\_L2SB\_ST\_REQ = 0x723e1, \textcolor{comment}{// L2 slice B store requests}}
\DoxyCodeLine{00186         PM\_L2SB\_MOD\_INV = 0x730e1, \textcolor{comment}{// L2 slice B transition from modified to invalid}}
\DoxyCodeLine{00187         PM\_MRK\_L1\_RELOAD\_VALID = 0xc70e4, \textcolor{comment}{// Marked L1 reload data source valid}}
\DoxyCodeLine{00188         PM\_L3SB\_HIT = 0x711c4, \textcolor{comment}{// L3 slice B hits}}
\DoxyCodeLine{00189         PM\_L2SB\_SHR\_MOD = 0x700c1, \textcolor{comment}{// L2 slice B transition from shared to modified}}
\DoxyCodeLine{00190         PM\_EE\_OFF\_EXT\_INT = 0x130e7, \textcolor{comment}{// Cycles MSR(EE) bit off and external interrupt pending}}
\DoxyCodeLine{00191         PM\_1PLUS\_PPC\_CMPL = 0x100013, \textcolor{comment}{// One or more PPC instruction completed}}
\DoxyCodeLine{00192         PM\_L2SC\_SHR\_MOD = 0x700c2, \textcolor{comment}{// L2 slice C transition from shared to modified}}
\DoxyCodeLine{00193         PM\_PMC6\_OVERFLOW = 0x30001a, \textcolor{comment}{// PMC6 Overflow}}
\DoxyCodeLine{00194         PM\_IC\_PREF\_INSTALL = 0x210c7, \textcolor{comment}{// Instruction prefetched installed in prefetch buffer}}
\DoxyCodeLine{00195         PM\_LSU\_LRQ\_FULL\_CYC = 0x110c2, \textcolor{comment}{// Cycles LRQ full}}
\DoxyCodeLine{00196         PM\_TLB\_MISS = 0x180088, \textcolor{comment}{// TLB misses}}
\DoxyCodeLine{00197         PM\_GCT\_FULL\_CYC = 0x100c0, \textcolor{comment}{// Cycles GCT full}}
\DoxyCodeLine{00198         PM\_FXU\_BUSY = 0x200012, \textcolor{comment}{// FXU busy}}
\DoxyCodeLine{00199         PM\_MRK\_DATA\_FROM\_L3\_CYC = 0x2c70a4, \textcolor{comment}{// Marked load latency from L3}}
\DoxyCodeLine{00200         PM\_LSU\_REJECT\_LMQ\_FULL = 0x2c4088, \textcolor{comment}{// LSU reject due to LMQ full or missed data coming}}
\DoxyCodeLine{00201         PM\_LSU\_SRQ\_S0\_ALLOC = 0xc20e7, \textcolor{comment}{// SRQ slot 0 allocated}}
\DoxyCodeLine{00202         PM\_GRP\_MRK = 0x100014, \textcolor{comment}{// Group marked in IDU}}
\DoxyCodeLine{00203         PM\_INST\_FROM\_L25\_SHR = 0x122096, \textcolor{comment}{// Instruction fetched from L2.5 shared}}
\DoxyCodeLine{00204         PM\_DC\_PREF\_STREAM\_ALLOC = 0x830e7, \textcolor{comment}{// D cache new prefetch stream allocated}}
\DoxyCodeLine{00205         PM\_FPU1\_FIN = 0x10c7, \textcolor{comment}{// FPU1 produced a result}}
\DoxyCodeLine{00206         PM\_BR\_MPRED\_TA = 0x230e6, \textcolor{comment}{// Branch mispredictions due to target address}}
\DoxyCodeLine{00207         PM\_MRK\_DTLB\_REF\_64K = 0x2c6086, \textcolor{comment}{// Marked Data TLB reference for 64K page}}
\DoxyCodeLine{00208         PM\_RUN\_INST\_CMPL = 0x500009, \textcolor{comment}{// Run instructions completed}}
\DoxyCodeLine{00209         PM\_CRQ\_FULL\_CYC = 0x110c1, \textcolor{comment}{// Cycles CR issue queue full}}
\DoxyCodeLine{00210         PM\_L2SA\_RCLD\_DISP = 0x701c0, \textcolor{comment}{// L2 slice A RC load dispatch attempt}}
\DoxyCodeLine{00211         PM\_SNOOP\_WR\_RETRY\_QFULL = 0x710c6, \textcolor{comment}{// Snoop read retry due to read queue full}}
\DoxyCodeLine{00212         PM\_MRK\_DTLB\_REF\_4K = 0x1c6086, \textcolor{comment}{// Marked Data TLB reference for 4K page}}
\DoxyCodeLine{00213         PM\_LSU\_SRQ\_S0\_VALID = 0xc20e6, \textcolor{comment}{// SRQ slot 0 valid}}
\DoxyCodeLine{00214         PM\_LSU0\_FLUSH\_LRQ = 0xc00c2, \textcolor{comment}{// LSU0 LRQ flushes}}
\DoxyCodeLine{00215         PM\_INST\_FROM\_L275\_MOD = 0x422096, \textcolor{comment}{// Instruction fetched from L2.75 modified}}
\DoxyCodeLine{00216         PM\_GCT\_EMPTY\_CYC = 0x200004, \textcolor{comment}{// Cycles GCT empty}}
\DoxyCodeLine{00217         PM\_LARX\_LSU0 = 0x820e7, \textcolor{comment}{// Larx executed on LSU0}}
\DoxyCodeLine{00218         PM\_THRD\_PRIO\_DIFF\_5or6\_CYC = 0x430e6, \textcolor{comment}{// Cycles thread priority difference is 5 or 6}}
\DoxyCodeLine{00219         PM\_SNOOP\_RETRY\_1AHEAD = 0x725e6, \textcolor{comment}{// Snoop retry due to one ahead collision}}
\DoxyCodeLine{00220         PM\_FPU1\_FSQRT = 0xc6, \textcolor{comment}{// FPU1 executed FSQRT instruction}}
\DoxyCodeLine{00221         PM\_MRK\_LD\_MISS\_L1\_LSU1 = 0x820e4, \textcolor{comment}{// LSU1 marked L1 D cache load misses}}
\DoxyCodeLine{00222         PM\_MRK\_FPU\_FIN = 0x300014, \textcolor{comment}{// Marked instruction FPU processing finished}}
\DoxyCodeLine{00223         PM\_THRD\_PRIO\_5\_CYC = 0x420e4, \textcolor{comment}{// Cycles thread running at priority level 5}}
\DoxyCodeLine{00224         PM\_MRK\_DATA\_FROM\_LMEM = 0x2c7087, \textcolor{comment}{// Marked data loaded from local memory}}
\DoxyCodeLine{00225         PM\_SNOOP\_TLBIE = 0x800c3, \textcolor{comment}{// Snoop TLBIE}}
\DoxyCodeLine{00226         PM\_FPU1\_FRSP\_FCONV = 0x10c5, \textcolor{comment}{// FPU1 executed FRSP or FCONV instructions}}
\DoxyCodeLine{00227         PM\_DTLB\_MISS\_16G = 0x4c208d, \textcolor{comment}{// Data TLB miss for 16G page}}
\DoxyCodeLine{00228         PM\_L3SB\_SNOOP\_RETRY = 0x731e4, \textcolor{comment}{// L3 slice B snoop retries}}
\DoxyCodeLine{00229         PM\_FAB\_VBYPASS\_EMPTY = 0x731e7, \textcolor{comment}{// Vertical bypass buffer empty}}
\DoxyCodeLine{00230         PM\_MRK\_DATA\_FROM\_L275\_MOD = 0x1c70a3, \textcolor{comment}{// Marked data loaded from L2.75 modified}}
\DoxyCodeLine{00231         PM\_L2SB\_RCST\_DISP = 0x702c1, \textcolor{comment}{// L2 slice B RC store dispatch attempt}}
\DoxyCodeLine{00232         PM\_6INST\_CLB\_CYC = 0x400c6, \textcolor{comment}{// Cycles 6 instructions in CLB}}
\DoxyCodeLine{00233         PM\_FLUSH = 0x110c7, \textcolor{comment}{// Flushes}}
\DoxyCodeLine{00234         PM\_L2SC\_MOD\_INV = 0x730e2, \textcolor{comment}{// L2 slice C transition from modified to invalid}}
\DoxyCodeLine{00235         PM\_FPU\_DENORM = 0x102088, \textcolor{comment}{// FPU received denormalized data}}
\DoxyCodeLine{00236         PM\_L3SC\_HIT = 0x711c5, \textcolor{comment}{// L3 slice C hits}}
\DoxyCodeLine{00237         PM\_SNOOP\_WR\_RETRY\_RQ = 0x706c6, \textcolor{comment}{// Snoop write/dclaim retry due to collision with active read queue}}
\DoxyCodeLine{00238         PM\_LSU1\_REJECT\_SRQ = 0xc40c4, \textcolor{comment}{// LSU1 SRQ lhs rejects}}
\DoxyCodeLine{00239         PM\_L3SC\_ALL\_BUSY = 0x721e5, \textcolor{comment}{// L3 slice C active for every cycle all CI/CO machines busy}}
\DoxyCodeLine{00240         PM\_IC\_PREF\_REQ = 0x220e6, \textcolor{comment}{// Instruction prefetch requests}}
\DoxyCodeLine{00241         PM\_MRK\_GRP\_IC\_MISS = 0x412091, \textcolor{comment}{// Group experienced marked I cache miss}}
\DoxyCodeLine{00242         PM\_GCT\_NOSLOT\_IC\_MISS = 0x21009c, \textcolor{comment}{// No slot in GCT caused by I cache miss}}
\DoxyCodeLine{00243         PM\_MRK\_DATA\_FROM\_L3 = 0x1c708e, \textcolor{comment}{// Marked data loaded from L3}}
\DoxyCodeLine{00244         PM\_GCT\_NOSLOT\_SRQ\_FULL = 0x310084, \textcolor{comment}{// No slot in GCT caused by SRQ full}}
\DoxyCodeLine{00245         PM\_CMPLU\_STALL\_DCACHE\_MISS = 0x21109a, \textcolor{comment}{// Completion stall caused by D cache miss}}
\DoxyCodeLine{00246         PM\_THRD\_SEL\_OVER\_ISU\_HOLD = 0x410c5, \textcolor{comment}{// Thread selection overrides caused by ISU holds}}
\DoxyCodeLine{00247         PM\_LSU\_FLUSH\_LRQ = 0x2c0090, \textcolor{comment}{// LRQ flushes}}
\DoxyCodeLine{00248         PM\_THRD\_PRIO\_2\_CYC = 0x420e1, \textcolor{comment}{// Cycles thread running at priority level 2}}
\DoxyCodeLine{00249         PM\_L3SA\_MOD\_INV = 0x730e3, \textcolor{comment}{// L3 slice A transition from modified to invalid}}
\DoxyCodeLine{00250         PM\_LSU\_FLUSH\_SRQ = 0x1c0090, \textcolor{comment}{// SRQ flushes}}
\DoxyCodeLine{00251         PM\_MRK\_LSU\_SRQ\_INST\_VALID = 0xc70e6, \textcolor{comment}{// Marked instruction valid in SRQ}}
\DoxyCodeLine{00252         PM\_L3SA\_REF = 0x701c3, \textcolor{comment}{// L3 slice A references}}
\DoxyCodeLine{00253         PM\_L2SC\_RC\_DISP\_FAIL\_CO\_BUSY\_ALL = 0x713c2, \textcolor{comment}{// L2 slice C RC dispatch attempt failed due to all CO busy}}
\DoxyCodeLine{00254         PM\_FPU0\_STALL3 = 0x20e1, \textcolor{comment}{// FPU0 stalled in pipe3}}
\DoxyCodeLine{00255         PM\_TB\_BIT\_TRANS = 0x100018, \textcolor{comment}{// Time Base bit transition}}
\DoxyCodeLine{00256         PM\_GPR\_MAP\_FULL\_CYC = 0x130e5, \textcolor{comment}{// Cycles GPR mapper full}}
\DoxyCodeLine{00257         PM\_MRK\_LSU\_FLUSH\_LRQ = 0x381088, \textcolor{comment}{// Marked LRQ flushes}}
\DoxyCodeLine{00258         PM\_FPU0\_STF = 0x20e2, \textcolor{comment}{// FPU0 executed store instruction}}
\DoxyCodeLine{00259         PM\_MRK\_DTLB\_MISS = 0xc50c6, \textcolor{comment}{// Marked Data TLB misses}}
\DoxyCodeLine{00260         PM\_FPU1\_FMA = 0xc5, \textcolor{comment}{// FPU1 executed multiply-\/add instruction}}
\DoxyCodeLine{00261         PM\_L2SA\_MOD\_TAG = 0x720e0, \textcolor{comment}{// L2 slice A transition from modified to tagged}}
\DoxyCodeLine{00262         PM\_LSU1\_FLUSH\_ULD = 0xc00c4, \textcolor{comment}{// LSU1 unaligned load flushes}}
\DoxyCodeLine{00263         PM\_MRK\_INST\_FIN = 0x300005, \textcolor{comment}{// Marked instruction finished}}
\DoxyCodeLine{00264         PM\_MRK\_LSU0\_FLUSH\_UST = 0x810c0, \textcolor{comment}{// LSU0 marked unaligned store flushes}}
\DoxyCodeLine{00265         PM\_FPU0\_FULL\_CYC = 0x100c3, \textcolor{comment}{// Cycles FPU0 issue queue full}}
\DoxyCodeLine{00266         PM\_LSU\_LRQ\_S0\_ALLOC = 0xc60e7, \textcolor{comment}{// LRQ slot 0 allocated}}
\DoxyCodeLine{00267         PM\_MRK\_LSU1\_FLUSH\_ULD = 0x810c4, \textcolor{comment}{// LSU1 marked unaligned load flushes}}
\DoxyCodeLine{00268         PM\_MRK\_DTLB\_REF = 0xc60e4, \textcolor{comment}{// Marked Data TLB reference}}
\DoxyCodeLine{00269         PM\_BR\_UNCOND = 0x123087, \textcolor{comment}{// Unconditional branch}}
\DoxyCodeLine{00270         PM\_THRD\_SEL\_OVER\_L2MISS = 0x410c3, \textcolor{comment}{// Thread selection overrides caused by L2 misses}}
\DoxyCodeLine{00271         PM\_L2SB\_SHR\_INV = 0x710c1, \textcolor{comment}{// L2 slice B transition from shared to invalid}}
\DoxyCodeLine{00272         PM\_MEM\_LO\_PRIO\_WR\_CMPL = 0x736e6, \textcolor{comment}{// Low priority write completed}}
\DoxyCodeLine{00273         PM\_MRK\_DTLB\_MISS\_64K = 0x2c608d, \textcolor{comment}{// Marked Data TLB misses for 64K page}}
\DoxyCodeLine{00274         PM\_MRK\_ST\_MISS\_L1 = 0x820e3, \textcolor{comment}{// Marked L1 D cache store misses}}
\DoxyCodeLine{00275         PM\_L3SC\_MOD\_TAG = 0x720e5, \textcolor{comment}{// L3 slice C transition from modified to TAG}}
\DoxyCodeLine{00276         PM\_GRP\_DISP\_SUCCESS = 0x300002, \textcolor{comment}{// Group dispatch success}}
\DoxyCodeLine{00277         PM\_THRD\_PRIO\_DIFF\_1or2\_CYC = 0x430e4, \textcolor{comment}{// Cycles thread priority difference is 1 or 2}}
\DoxyCodeLine{00278         PM\_IC\_DEMAND\_L2\_BHT\_REDIRECT = 0x230e0, \textcolor{comment}{// L2 I cache demand request due to BHT redirect}}
\DoxyCodeLine{00279         PM\_LSU\_DERAT\_MISS = 0x280090, \textcolor{comment}{// DERAT misses}}
\DoxyCodeLine{00280         PM\_MEM\_WQ\_DISP\_Q8to15 = 0x733e6, \textcolor{comment}{// Memory write queue dispatched to queues 8-\/15}}
\DoxyCodeLine{00281         PM\_FPU0\_SINGLE = 0x20e3, \textcolor{comment}{// FPU0 executed single precision instruction}}
\DoxyCodeLine{00282         PM\_THRD\_PRIO\_1\_CYC = 0x420e0, \textcolor{comment}{// Cycles thread running at priority level 1}}
\DoxyCodeLine{00283         PM\_L2SC\_RCST\_DISP\_FAIL\_OTHER = 0x732e2, \textcolor{comment}{// L2 slice C RC store dispatch attempt failed due to other reasons}}
\DoxyCodeLine{00284         PM\_SNOOP\_RD\_RETRY\_RQ = 0x705c6, \textcolor{comment}{// Snoop read retry due to collision with active read queue}}
\DoxyCodeLine{00285         PM\_FAB\_HOLDtoVN\_EMPTY = 0x721e7, \textcolor{comment}{// Hold buffer to VN empty}}
\DoxyCodeLine{00286         PM\_FPU1\_FEST = 0x10c6, \textcolor{comment}{// FPU1 executed FEST instruction}}
\DoxyCodeLine{00287         PM\_SNOOP\_DCLAIM\_RETRY\_QFULL = 0x720e6, \textcolor{comment}{// Snoop dclaim/flush retry due to write/dclaim queues full}}
\DoxyCodeLine{00288         PM\_MRK\_DATA\_FROM\_L25\_SHR\_CYC = 0x2c70a2, \textcolor{comment}{// Marked load latency from L2.5 shared}}
\DoxyCodeLine{00289         PM\_MRK\_ST\_CMPL\_INT = 0x300003, \textcolor{comment}{// Marked store completed with intervention}}
\DoxyCodeLine{00290         PM\_FLUSH\_BR\_MPRED = 0x110c6, \textcolor{comment}{// Flush caused by branch mispredict}}
\DoxyCodeLine{00291         PM\_MRK\_DTLB\_MISS\_16G = 0x4c608d, \textcolor{comment}{// Marked Data TLB misses for 16G page}}
\DoxyCodeLine{00292         PM\_FPU\_STF = 0x202090, \textcolor{comment}{// FPU executed store instruction}}
\DoxyCodeLine{00293         PM\_L2SB\_RCLD\_DISP\_FAIL\_ADDR = 0x711c1, \textcolor{comment}{// L2 slice B RC load dispatch attempt failed due to address collision with RC/CO/SN/SQ}}
\DoxyCodeLine{00294         PM\_CMPLU\_STALL\_FPU = 0x411098, \textcolor{comment}{// Completion stall caused by FPU instruction}}
\DoxyCodeLine{00295         PM\_THRD\_PRIO\_DIFF\_minus1or2\_CYC = 0x430e2, \textcolor{comment}{// Cycles thread priority difference is -\/1 or -\/2}}
\DoxyCodeLine{00296         PM\_GCT\_NOSLOT\_CYC = 0x100004, \textcolor{comment}{// Cycles no GCT slot allocated}}
\DoxyCodeLine{00297         PM\_FXU0\_BUSY\_FXU1\_IDLE = 0x300012, \textcolor{comment}{// FXU0 busy FXU1 idle}}
\DoxyCodeLine{00298         PM\_PTEG\_FROM\_L35\_SHR = 0x18309e, \textcolor{comment}{// PTEG loaded from L3.5 shared}}
\DoxyCodeLine{00299         PM\_MRK\_DTLB\_REF\_16G = 0x4c6086, \textcolor{comment}{// Marked Data TLB reference for 16G page}}
\DoxyCodeLine{00300         PM\_MRK\_LSU\_FLUSH\_UST = 0x2810a8, \textcolor{comment}{// Marked unaligned store flushes}}
\DoxyCodeLine{00301         PM\_MRK\_DATA\_FROM\_L25\_SHR = 0x1c7097, \textcolor{comment}{// Marked data loaded from L2.5 shared}}
\DoxyCodeLine{00302         PM\_L3SA\_HIT = 0x711c3, \textcolor{comment}{// L3 slice A hits}}
\DoxyCodeLine{00303         PM\_MRK\_DATA\_FROM\_L35\_SHR = 0x1c709e, \textcolor{comment}{// Marked data loaded from L3.5 shared}}
\DoxyCodeLine{00304         PM\_L2SB\_RCST\_DISP\_FAIL\_ADDR = 0x712c1, \textcolor{comment}{// L2 slice B RC store dispatch attempt failed due to address collision with RC/CO/SN/SQ}}
\DoxyCodeLine{00305         PM\_IERAT\_XLATE\_WR = 0x220e7, \textcolor{comment}{// Translation written to ierat}}
\DoxyCodeLine{00306         PM\_L2SA\_ST\_REQ = 0x723e0, \textcolor{comment}{// L2 slice A store requests}}
\DoxyCodeLine{00307         PM\_INST\_FROM\_LMEM = 0x222086, \textcolor{comment}{// Instruction fetched from local memory}}
\DoxyCodeLine{00308         PM\_THRD\_SEL\_T1 = 0x410c1, \textcolor{comment}{// Decode selected thread 1}}
\DoxyCodeLine{00309         PM\_IC\_DEMAND\_L2\_BR\_REDIRECT = 0x230e1, \textcolor{comment}{// L2 I cache demand request due to branch redirect}}
\DoxyCodeLine{00310         PM\_MRK\_DATA\_FROM\_L35\_SHR\_CYC = 0x2c70a6, \textcolor{comment}{// Marked load latency from L3.5 shared}}
\DoxyCodeLine{00311         PM\_FPU0\_1FLOP = 0xc3, \textcolor{comment}{// FPU0 executed add}}
\DoxyCodeLine{00312         PM\_PTEG\_FROM\_L2 = 0x183087, \textcolor{comment}{// PTEG loaded from L2}}
\DoxyCodeLine{00313         PM\_MEM\_PW\_CMPL = 0x724e6, \textcolor{comment}{// Memory partial-\/write completed}}
\DoxyCodeLine{00314         PM\_THRD\_PRIO\_DIFF\_minus5or6\_CYC = 0x430e0, \textcolor{comment}{// Cycles thread priority difference is -\/5 or -\/6}}
\DoxyCodeLine{00315         PM\_L2SB\_RCLD\_DISP\_FAIL\_OTHER = 0x731e1, \textcolor{comment}{// L2 slice B RC load dispatch attempt failed due to other reasons}}
\DoxyCodeLine{00316         PM\_MRK\_DTLB\_MISS\_4K = 0x1c608d, \textcolor{comment}{// Marked Data TLB misses for 4K page}}
\DoxyCodeLine{00317         PM\_FPU0\_FIN = 0x10c3, \textcolor{comment}{// FPU0 produced a result}}
\DoxyCodeLine{00318         PM\_L3SC\_SHR\_INV = 0x710c5, \textcolor{comment}{// L3 slice C transition from shared to invalid}}
\DoxyCodeLine{00319         PM\_GRP\_BR\_REDIR = 0x120e6, \textcolor{comment}{// Group experienced branch redirect}}
\DoxyCodeLine{00320         PM\_L2SC\_RCLD\_DISP\_FAIL\_RC\_FULL = 0x721e2, \textcolor{comment}{// L2 slice C RC load dispatch attempt failed due to all RC full}}
\DoxyCodeLine{00321         PM\_MRK\_LSU\_FLUSH\_SRQ = 0x481088, \textcolor{comment}{// Marked SRQ lhs flushes}}
\DoxyCodeLine{00322         PM\_PTEG\_FROM\_L275\_SHR = 0x383097, \textcolor{comment}{// PTEG loaded from L2.75 shared}}
\DoxyCodeLine{00323         PM\_L2SB\_RCLD\_DISP\_FAIL\_RC\_FULL = 0x721e1, \textcolor{comment}{// L2 slice B RC load dispatch attempt failed due to all RC full}}
\DoxyCodeLine{00324         PM\_SNOOP\_RD\_RETRY\_WQ = 0x715c6, \textcolor{comment}{// Snoop read retry due to collision with active write queue}}
\DoxyCodeLine{00325         PM\_FAB\_DCLAIM\_RETRIED = 0x730e7, \textcolor{comment}{// dclaim retried}}
\DoxyCodeLine{00326         PM\_LSU0\_NCLD = 0xc50c1, \textcolor{comment}{// LSU0 non-\/cacheable loads}}
\DoxyCodeLine{00327         PM\_LSU1\_BUSY\_REJECT = 0xc20e5, \textcolor{comment}{// LSU1 busy due to reject}}
\DoxyCodeLine{00328         PM\_FXLS0\_FULL\_CYC = 0x110c0, \textcolor{comment}{// Cycles FXU0/LS0 queue full}}
\DoxyCodeLine{00329         PM\_DTLB\_REF\_16M = 0x3c2086, \textcolor{comment}{// Data TLB reference for 16M page}}
\DoxyCodeLine{00330         PM\_FPU0\_FEST = 0x10c2, \textcolor{comment}{// FPU0 executed FEST instruction}}
\DoxyCodeLine{00331         PM\_GCT\_USAGE\_60to79\_CYC = 0x20001f, \textcolor{comment}{// Cycles GCT 60-\/79\% full}}
\DoxyCodeLine{00332         PM\_DATA\_FROM\_L25\_MOD = 0x2c3097, \textcolor{comment}{// Data loaded from L2.5 modified}}
\DoxyCodeLine{00333         PM\_L2SC\_RCLD\_DISP\_FAIL\_ADDR = 0x711c2, \textcolor{comment}{// L2 slice C RC load dispatch attempt failed due to address collision with RC/CO/SN/SQ}}
\DoxyCodeLine{00334         PM\_LSU0\_REJECT\_ERAT\_MISS = 0xc40c3, \textcolor{comment}{// LSU0 reject due to ERAT miss}}
\DoxyCodeLine{00335         PM\_DATA\_FROM\_L375\_MOD = 0x1c30a7, \textcolor{comment}{// Data loaded from L3.75 modified}}
\DoxyCodeLine{00336         PM\_LSU\_LMQ\_SRQ\_EMPTY\_CYC = 0x200015, \textcolor{comment}{// Cycles LMQ and SRQ empty}}
\DoxyCodeLine{00337         PM\_DTLB\_MISS\_64K = 0x2c208d, \textcolor{comment}{// Data TLB miss for 64K page}}
\DoxyCodeLine{00338         PM\_LSU0\_REJECT\_RELOAD\_CDF = 0xc40c2, \textcolor{comment}{// LSU0 reject due to reload CDF or tag update collision}}
\DoxyCodeLine{00339         PM\_0INST\_FETCH = 0x42208d, \textcolor{comment}{// No instructions fetched}}
\DoxyCodeLine{00340         PM\_LSU1\_REJECT\_RELOAD\_CDF = 0xc40c6, \textcolor{comment}{// LSU1 reject due to reload CDF or tag update collision}}
\DoxyCodeLine{00341         PM\_MEM\_WQ\_DISP\_Q0to7 = 0x723e6, \textcolor{comment}{// Memory write queue dispatched to queues 0-\/7}}
\DoxyCodeLine{00342         PM\_L1\_PREF = 0xc70e7, \textcolor{comment}{// L1 cache data prefetches}}
\DoxyCodeLine{00343         PM\_MRK\_DATA\_FROM\_LMEM\_CYC = 0x4c70a0, \textcolor{comment}{// Marked load latency from local memory}}
\DoxyCodeLine{00344         PM\_BRQ\_FULL\_CYC = 0x100c5, \textcolor{comment}{// Cycles branch queue full}}
\DoxyCodeLine{00345         PM\_GRP\_IC\_MISS\_NONSPEC = 0x112099, \textcolor{comment}{// Group experienced non-\/speculative I cache miss}}
\DoxyCodeLine{00346         PM\_PTEG\_FROM\_L275\_MOD = 0x1830a3, \textcolor{comment}{// PTEG loaded from L2.75 modified}}
\DoxyCodeLine{00347         PM\_MRK\_LD\_MISS\_L1\_LSU0 = 0x820e0, \textcolor{comment}{// LSU0 marked L1 D cache load misses}}
\DoxyCodeLine{00348         PM\_MRK\_DATA\_FROM\_L375\_SHR\_CYC = 0x2c70a7, \textcolor{comment}{// Marked load latency from L3.75 shared}}
\DoxyCodeLine{00349         PM\_DATA\_FROM\_L3 = 0x1c308e, \textcolor{comment}{// Data loaded from L3}}
\DoxyCodeLine{00350         PM\_INST\_FROM\_L2 = 0x122086, \textcolor{comment}{// Instruction fetched from L2}}
\DoxyCodeLine{00351         PM\_LSU\_FLUSH = 0x110c5, \textcolor{comment}{// Flush initiated by LSU}}
\DoxyCodeLine{00352         PM\_PMC2\_OVERFLOW = 0x30000a, \textcolor{comment}{// PMC2 Overflow}}
\DoxyCodeLine{00353         PM\_FPU0\_DENORM = 0x20e0, \textcolor{comment}{// FPU0 received denormalized data}}
\DoxyCodeLine{00354         PM\_FPU1\_FMOV\_FEST = 0x10c4, \textcolor{comment}{// FPU1 executed FMOV or FEST instructions}}
\DoxyCodeLine{00355         PM\_INST\_FETCH\_CYC = 0x220e4, \textcolor{comment}{// Cycles at least 1 instruction fetched}}
\DoxyCodeLine{00356         PM\_INST\_DISP = 0x300009, \textcolor{comment}{// Instructions dispatched}}
\DoxyCodeLine{00357         PM\_LSU\_LDF = 0x1c50a8, \textcolor{comment}{// LSU executed Floating Point load instruction}}
\DoxyCodeLine{00358         PM\_DATA\_FROM\_L25\_SHR = 0x1c3097, \textcolor{comment}{// Data loaded from L2.5 shared}}
\DoxyCodeLine{00359         PM\_L1\_DCACHE\_RELOAD\_VALID = 0xc30e4, \textcolor{comment}{// L1 reload data source valid}}
\DoxyCodeLine{00360         PM\_MEM\_WQ\_DISP\_DCLAIM = 0x713c6, \textcolor{comment}{// Memory write queue dispatched due to dclaim/flush}}
\DoxyCodeLine{00361         PM\_MRK\_GRP\_ISSUED = 0x100015, \textcolor{comment}{// Marked group issued}}
\DoxyCodeLine{00362         PM\_FPU\_FULL\_CYC = 0x110090, \textcolor{comment}{// Cycles FPU issue queue full}}
\DoxyCodeLine{00363         PM\_INST\_FROM\_L35\_MOD = 0x22209d, \textcolor{comment}{// Instruction fetched from L3.5 modified}}
\DoxyCodeLine{00364         PM\_FPU\_FMA = 0x200088, \textcolor{comment}{// FPU executed multiply-\/add instruction}}
\DoxyCodeLine{00365         PM\_THRD\_PRIO\_3\_CYC = 0x420e2, \textcolor{comment}{// Cycles thread running at priority level 3}}
\DoxyCodeLine{00366         PM\_MRK\_CRU\_FIN = 0x400005, \textcolor{comment}{// Marked instruction CRU processing finished}}
\DoxyCodeLine{00367         PM\_SNOOP\_WR\_RETRY\_WQ = 0x716c6, \textcolor{comment}{// Snoop write/dclaim retry due to collision with active write queue}}
\DoxyCodeLine{00368         PM\_CMPLU\_STALL\_REJECT = 0x41109a, \textcolor{comment}{// Completion stall caused by reject}}
\DoxyCodeLine{00369         PM\_MRK\_FXU\_FIN = 0x200014, \textcolor{comment}{// Marked instruction FXU processing finished}}
\DoxyCodeLine{00370         PM\_LSU1\_REJECT\_ERAT\_MISS = 0xc40c7, \textcolor{comment}{// LSU1 reject due to ERAT miss}}
\DoxyCodeLine{00371         PM\_L2SB\_RCST\_DISP\_FAIL\_OTHER = 0x732e1, \textcolor{comment}{// L2 slice B RC store dispatch attempt failed due to other reasons}}
\DoxyCodeLine{00372         PM\_L2SC\_RC\_DISP\_FAIL\_CO\_BUSY = 0x703c2, \textcolor{comment}{// L2 slice C RC dispatch attempt failed due to RC/CO pair chosen was miss and CO already busy}}
\DoxyCodeLine{00373         PM\_PMC4\_OVERFLOW = 0x10000a, \textcolor{comment}{// PMC4 Overflow}}
\DoxyCodeLine{00374         PM\_L3SA\_SNOOP\_RETRY = 0x731e3, \textcolor{comment}{// L3 slice A snoop retries}}
\DoxyCodeLine{00375         PM\_PTEG\_FROM\_L35\_MOD = 0x28309e, \textcolor{comment}{// PTEG loaded from L3.5 modified}}
\DoxyCodeLine{00376         PM\_INST\_FROM\_L25\_MOD = 0x222096, \textcolor{comment}{// Instruction fetched from L2.5 modified}}
\DoxyCodeLine{00377         PM\_THRD\_SMT\_HANG = 0x330e7, \textcolor{comment}{// SMT hang detected}}
\DoxyCodeLine{00378         PM\_CMPLU\_STALL\_ERAT\_MISS = 0x41109b, \textcolor{comment}{// Completion stall caused by ERAT miss}}
\DoxyCodeLine{00379         PM\_L3SA\_MOD\_TAG = 0x720e3, \textcolor{comment}{// L3 slice A transition from modified to TAG}}
\DoxyCodeLine{00380         PM\_INST\_FROM\_L2MISS = 0x12209b, \textcolor{comment}{// Instruction fetched missed L2}}
\DoxyCodeLine{00381         PM\_FLUSH\_SYNC = 0x330e1, \textcolor{comment}{// Flush caused by sync}}
\DoxyCodeLine{00382         PM\_MRK\_GRP\_DISP = 0x100002, \textcolor{comment}{// Marked group dispatched}}
\DoxyCodeLine{00383         PM\_MEM\_RQ\_DISP\_Q8to11 = 0x722e6, \textcolor{comment}{// Memory read queue dispatched to queues 8-\/11}}
\DoxyCodeLine{00384         PM\_L2SC\_ST\_HIT = 0x733e2, \textcolor{comment}{// L2 slice C store hits}}
\DoxyCodeLine{00385         PM\_L2SB\_MOD\_TAG = 0x720e1, \textcolor{comment}{// L2 slice B transition from modified to tagged}}
\DoxyCodeLine{00386         PM\_CLB\_EMPTY\_CYC = 0x410c6, \textcolor{comment}{// Cycles CLB empty}}
\DoxyCodeLine{00387         PM\_L2SB\_ST\_HIT = 0x733e1, \textcolor{comment}{// L2 slice B store hits}}
\DoxyCodeLine{00388         PM\_MEM\_NONSPEC\_RD\_CANCEL = 0x711c6, \textcolor{comment}{// Non speculative memory read cancelled}}
\DoxyCodeLine{00389         PM\_BR\_PRED\_CR\_TA = 0x423087, \textcolor{comment}{// A conditional branch was predicted}}
\DoxyCodeLine{00390         PM\_MRK\_LSU0\_FLUSH\_SRQ = 0x810c3, \textcolor{comment}{// LSU0 marked SRQ lhs flushes}}
\DoxyCodeLine{00391         PM\_MRK\_LSU\_FLUSH\_ULD = 0x1810a8, \textcolor{comment}{// Marked unaligned load flushes}}
\DoxyCodeLine{00392         PM\_INST\_DISP\_ATTEMPT = 0x120e1, \textcolor{comment}{// Instructions dispatch attempted}}
\DoxyCodeLine{00393         PM\_INST\_FROM\_RMEM = 0x422086, \textcolor{comment}{// Instruction fetched from remote memory}}
\DoxyCodeLine{00394         PM\_ST\_REF\_L1\_LSU0 = 0xc10c1, \textcolor{comment}{// LSU0 L1 D cache store references}}
\DoxyCodeLine{00395         PM\_LSU0\_DERAT\_MISS = 0x800c2, \textcolor{comment}{// LSU0 DERAT misses}}
\DoxyCodeLine{00396         PM\_FPU\_STALL3 = 0x202088, \textcolor{comment}{// FPU stalled in pipe3}}
\DoxyCodeLine{00397         PM\_L2SB\_RCLD\_DISP = 0x701c1, \textcolor{comment}{// L2 slice B RC load dispatch attempt}}
\DoxyCodeLine{00398         PM\_BR\_PRED\_CR = 0x230e2, \textcolor{comment}{// A conditional branch was predicted}}
\DoxyCodeLine{00399         PM\_MRK\_DATA\_FROM\_L2 = 0x1c7087, \textcolor{comment}{// Marked data loaded from L2}}
\DoxyCodeLine{00400         PM\_LSU0\_FLUSH\_SRQ = 0xc00c3, \textcolor{comment}{// LSU0 SRQ lhs flushes}}
\DoxyCodeLine{00401         PM\_FAB\_PNtoNN\_DIRECT = 0x703c7, \textcolor{comment}{// PN to NN beat went straight to its destination}}
\DoxyCodeLine{00402         PM\_IOPS\_CMPL = 0x1, \textcolor{comment}{// Internal operations completed}}
\DoxyCodeLine{00403         PM\_L2SA\_RCST\_DISP = 0x702c0, \textcolor{comment}{// L2 slice A RC store dispatch attempt}}
\DoxyCodeLine{00404         PM\_L2SA\_RCST\_DISP\_FAIL\_OTHER = 0x732e0, \textcolor{comment}{// L2 slice A RC store dispatch attempt failed due to other reasons}}
\DoxyCodeLine{00405         PM\_L2SC\_SHR\_INV = 0x710c2, \textcolor{comment}{// L2 slice C transition from shared to invalid}}
\DoxyCodeLine{00406         PM\_SNOOP\_RETRY\_AB\_COLLISION = 0x735e6, \textcolor{comment}{// Snoop retry due to a b collision}}
\DoxyCodeLine{00407         PM\_FAB\_PNtoVN\_SIDECAR = 0x733e7, \textcolor{comment}{// PN to VN beat went to sidecar first}}
\DoxyCodeLine{00408         PM\_LSU0\_REJECT\_LMQ\_FULL = 0xc40c1, \textcolor{comment}{// LSU0 reject due to LMQ full or missed data coming}}
\DoxyCodeLine{00409         PM\_LSU\_LMQ\_S0\_ALLOC = 0xc30e6, \textcolor{comment}{// LMQ slot 0 allocated}}
\DoxyCodeLine{00410         PM\_SNOOP\_PW\_RETRY\_RQ = 0x707c6, \textcolor{comment}{// Snoop partial-\/write retry due to collision with active read queue}}
\DoxyCodeLine{00411         PM\_DTLB\_REF = 0xc20e4, \textcolor{comment}{// Data TLB references}}
\DoxyCodeLine{00412         PM\_PTEG\_FROM\_L3 = 0x18308e, \textcolor{comment}{// PTEG loaded from L3}}
\DoxyCodeLine{00413         PM\_FAB\_M1toVNorNN\_SIDECAR\_EMPTY = 0x712c7, \textcolor{comment}{// M1 to VN/NN sidecar empty}}
\DoxyCodeLine{00414         PM\_LSU\_SRQ\_EMPTY\_CYC = 0x400015, \textcolor{comment}{// Cycles SRQ empty}}
\DoxyCodeLine{00415         PM\_FPU1\_STF = 0x20e6, \textcolor{comment}{// FPU1 executed store instruction}}
\DoxyCodeLine{00416         PM\_LSU\_LMQ\_S0\_VALID = 0xc30e5, \textcolor{comment}{// LMQ slot 0 valid}}
\DoxyCodeLine{00417         PM\_GCT\_USAGE\_00to59\_CYC = 0x10001f, \textcolor{comment}{// Cycles GCT less than 60\% full}}
\DoxyCodeLine{00418         PM\_FPU\_FMOV\_FEST = 0x301088, \textcolor{comment}{// FPU executed FMOV or FEST instructions}}
\DoxyCodeLine{00419         PM\_DATA\_FROM\_L2MISS = 0x3c309b, \textcolor{comment}{// Data loaded missed L2}}
\DoxyCodeLine{00420         PM\_XER\_MAP\_FULL\_CYC = 0x100c2, \textcolor{comment}{// Cycles XER mapper full}}
\DoxyCodeLine{00421         PM\_GRP\_DISP\_BLK\_SB\_CYC = 0x130e1, \textcolor{comment}{// Cycles group dispatch blocked by scoreboard}}
\DoxyCodeLine{00422         PM\_FLUSH\_SB = 0x330e2, \textcolor{comment}{// Flush caused by scoreboard operation}}
\DoxyCodeLine{00423         PM\_MRK\_DATA\_FROM\_L375\_SHR = 0x3c709e, \textcolor{comment}{// Marked data loaded from L3.75 shared}}
\DoxyCodeLine{00424         PM\_MRK\_GRP\_CMPL = 0x400013, \textcolor{comment}{// Marked group completed}}
\DoxyCodeLine{00425         PM\_SUSPENDED = 0x0, \textcolor{comment}{// Suspended}}
\DoxyCodeLine{00426         PM\_SNOOP\_RD\_RETRY\_QFULL = 0x700c6, \textcolor{comment}{// Snoop read retry due to read queue full}}
\DoxyCodeLine{00427         PM\_GRP\_IC\_MISS\_BR\_REDIR\_NONSPEC = 0x120e5, \textcolor{comment}{// Group experienced non-\/speculative I cache miss or branch redirect}}
\DoxyCodeLine{00428         PM\_DATA\_FROM\_L35\_SHR = 0x1c309e, \textcolor{comment}{// Data loaded from L3.5 shared}}
\DoxyCodeLine{00429         PM\_L3SB\_MOD\_INV = 0x730e4, \textcolor{comment}{// L3 slice B transition from modified to invalid}}
\DoxyCodeLine{00430         PM\_STCX\_FAIL = 0x820e1, \textcolor{comment}{// STCX failed}}
\DoxyCodeLine{00431         PM\_LD\_MISS\_L1\_LSU1 = 0xc10c5, \textcolor{comment}{// LSU1 L1 D cache load misses}}
\DoxyCodeLine{00432         PM\_GRP\_DISP = 0x200002, \textcolor{comment}{// Group dispatches}}
\DoxyCodeLine{00433         PM\_DC\_PREF\_DST = 0x830e6, \textcolor{comment}{// DST (Data Stream Touch) stream start}}
\DoxyCodeLine{00434         PM\_FPU1\_DENORM = 0x20e4, \textcolor{comment}{// FPU1 received denormalized data}}
\DoxyCodeLine{00435         PM\_FPU0\_FPSCR = 0x30e0, \textcolor{comment}{// FPU0 executed FPSCR instruction}}
\DoxyCodeLine{00436         PM\_DATA\_FROM\_L2 = 0x1c3087, \textcolor{comment}{// Data loaded from L2}}
\DoxyCodeLine{00437         PM\_L2SA\_RCLD\_DISP\_FAIL\_ADDR = 0x711c0, \textcolor{comment}{// L2 slice A RC load dispatch attempt failed due to address collision with RC/CO/SN/SQ}}
\DoxyCodeLine{00438         PM\_FPU\_1FLOP = 0x100090, \textcolor{comment}{// FPU executed one flop instruction}}
\DoxyCodeLine{00439         PM\_L2SC\_RCLD\_DISP\_FAIL\_OTHER = 0x731e2, \textcolor{comment}{// L2 slice C RC load dispatch attempt failed due to other reasons}}
\DoxyCodeLine{00440         PM\_FPU0\_FSQRT = 0xc2, \textcolor{comment}{// FPU0 executed FSQRT instruction}}
\DoxyCodeLine{00441         PM\_L2SC\_RCST\_DISP\_FAIL\_RC\_FULL = 0x722e1, \textcolor{comment}{// L2 slice C RC store dispatch attempt failed due to all RC full}}
\DoxyCodeLine{00442         PM\_LD\_REF\_L1 = 0x1c10a8, \textcolor{comment}{// L1 D cache load references}}
\DoxyCodeLine{00443         PM\_INST\_FROM\_L1 = 0x22208d, \textcolor{comment}{// Instruction fetched from L1}}
\DoxyCodeLine{00444         PM\_TLBIE\_HELD = 0x130e4, \textcolor{comment}{// TLBIE held at dispatch}}
\DoxyCodeLine{00445         PM\_DC\_PREF\_OUT\_OF\_STREAMS = 0xc50c2, \textcolor{comment}{// D cache out of prefetch streams}}
\DoxyCodeLine{00446         PM\_MRK\_DATA\_FROM\_L25\_MOD\_CYC = 0x4c70a2, \textcolor{comment}{// Marked load latency from L2.5 modified}}
\DoxyCodeLine{00447         PM\_MRK\_LSU1\_FLUSH\_SRQ = 0x810c7, \textcolor{comment}{// LSU1 marked SRQ lhs flushes}}
\DoxyCodeLine{00448         PM\_MEM\_RQ\_DISP\_Q0to3 = 0x702c6, \textcolor{comment}{// Memory read queue dispatched to queues 0-\/3}}
\DoxyCodeLine{00449         PM\_ST\_REF\_L1\_LSU1 = 0xc10c4, \textcolor{comment}{// LSU1 L1 D cache store references}}
\DoxyCodeLine{00450         PM\_MRK\_LD\_MISS\_L1 = 0x182088, \textcolor{comment}{// Marked L1 D cache load misses}}
\DoxyCodeLine{00451         PM\_L1\_WRITE\_CYC = 0x230e7, \textcolor{comment}{// Cycles writing to instruction L1}}
\DoxyCodeLine{00452         PM\_L2SC\_ST\_REQ = 0x723e2, \textcolor{comment}{// L2 slice C store requests}}
\DoxyCodeLine{00453         PM\_CMPLU\_STALL\_FDIV = 0x21109b, \textcolor{comment}{// Completion stall caused by FDIV or FQRT instruction}}
\DoxyCodeLine{00454         PM\_THRD\_SEL\_OVER\_CLB\_EMPTY = 0x410c2, \textcolor{comment}{// Thread selection overrides caused by CLB empty}}
\DoxyCodeLine{00455         PM\_BR\_MPRED\_CR = 0x230e5, \textcolor{comment}{// Branch mispredictions due to CR bit setting}}
\DoxyCodeLine{00456         PM\_L3SB\_MOD\_TAG = 0x720e4, \textcolor{comment}{// L3 slice B transition from modified to TAG}}
\DoxyCodeLine{00457         PM\_MRK\_DATA\_FROM\_L2MISS = 0x3c709b, \textcolor{comment}{// Marked data loaded missed L2}}
\DoxyCodeLine{00458         PM\_LSU\_REJECT\_SRQ = 0x1c4088, \textcolor{comment}{// LSU SRQ lhs rejects}}
\DoxyCodeLine{00459         PM\_LD\_MISS\_L1 = 0x3c1088, \textcolor{comment}{// L1 D cache load misses}}
\DoxyCodeLine{00460         PM\_INST\_FROM\_PREF = 0x32208d, \textcolor{comment}{// Instruction fetched from prefetch}}
\DoxyCodeLine{00461         PM\_STCX\_PASS = 0x820e5, \textcolor{comment}{// Stcx passes}}
\DoxyCodeLine{00462         PM\_DC\_INV\_L2 = 0xc10c7, \textcolor{comment}{// L1 D cache entries invalidated from L2}}
\DoxyCodeLine{00463         PM\_LSU\_SRQ\_FULL\_CYC = 0x110c3, \textcolor{comment}{// Cycles SRQ full}}
\DoxyCodeLine{00464         PM\_FPU\_FIN = 0x401088, \textcolor{comment}{// FPU produced a result}}
\DoxyCodeLine{00465         PM\_LSU\_SRQ\_STFWD = 0x2c6088, \textcolor{comment}{// SRQ store forwarded}}
\DoxyCodeLine{00466         PM\_L2SA\_SHR\_MOD = 0x700c0, \textcolor{comment}{// L2 slice A transition from shared to modified}}
\DoxyCodeLine{00467         PM\_0INST\_CLB\_CYC = 0x400c0, \textcolor{comment}{// Cycles no instructions in CLB}}
\DoxyCodeLine{00468         PM\_FXU0\_FIN = 0x130e2, \textcolor{comment}{// FXU0 produced a result}}
\DoxyCodeLine{00469         PM\_L2SB\_RCST\_DISP\_FAIL\_RC\_FULL = 0x722e2, \textcolor{comment}{// L2 slice B RC store dispatch attempt failed due to all RC full}}
\DoxyCodeLine{00470         PM\_THRD\_GRP\_CMPL\_BOTH\_CYC = 0x200013, \textcolor{comment}{// Cycles group completed by both threads}}
\DoxyCodeLine{00471         PM\_PMC5\_OVERFLOW = 0x10001a, \textcolor{comment}{// PMC5 Overflow}}
\DoxyCodeLine{00472         PM\_FPU0\_FDIV = 0xc0, \textcolor{comment}{// FPU0 executed FDIV instruction}}
\DoxyCodeLine{00473         PM\_PTEG\_FROM\_L375\_SHR = 0x38309e, \textcolor{comment}{// PTEG loaded from L3.75 shared}}
\DoxyCodeLine{00474         PM\_HV\_CYC = 0x20000b, \textcolor{comment}{// Hypervisor Cycles}}
\DoxyCodeLine{00475         PM\_L2SA\_RC\_DISP\_FAIL\_CO\_BUSY = 0x703c0, \textcolor{comment}{// L2 slice A RC dispatch attempt failed due to RC/CO pair chosen was miss and CO already busy}}
\DoxyCodeLine{00476         PM\_THRD\_PRIO\_DIFF\_0\_CYC = 0x430e3, \textcolor{comment}{// Cycles no thread priority difference}}
\DoxyCodeLine{00477         PM\_LR\_CTR\_MAP\_FULL\_CYC = 0x100c6, \textcolor{comment}{// Cycles LR/CTR mapper full}}
\DoxyCodeLine{00478         PM\_L3SB\_SHR\_INV = 0x710c4, \textcolor{comment}{// L3 slice B transition from shared to invalid}}
\DoxyCodeLine{00479         PM\_DATA\_FROM\_RMEM = 0x1c30a1, \textcolor{comment}{// Data loaded from remote memory}}
\DoxyCodeLine{00480         PM\_DATA\_FROM\_L275\_MOD = 0x1c30a3, \textcolor{comment}{// Data loaded from L2.75 modified}}
\DoxyCodeLine{00481         PM\_LSU0\_REJECT\_SRQ = 0xc40c0, \textcolor{comment}{// LSU0 SRQ lhs rejects}}
\DoxyCodeLine{00482         PM\_LSU1\_DERAT\_MISS = 0x800c6, \textcolor{comment}{// LSU1 DERAT misses}}
\DoxyCodeLine{00483         PM\_MRK\_LSU\_FIN = 0x400014, \textcolor{comment}{// Marked instruction LSU processing finished}}
\DoxyCodeLine{00484         PM\_DTLB\_MISS\_16M = 0x3c208d, \textcolor{comment}{// Data TLB miss for 16M page}}
\DoxyCodeLine{00485         PM\_LSU0\_FLUSH\_UST = 0xc00c1, \textcolor{comment}{// LSU0 unaligned store flushes}}
\DoxyCodeLine{00486         PM\_L2SB\_RC\_DISP\_FAIL\_CO\_BUSY = 0x703c1, \textcolor{comment}{// L2 slice B RC dispatch attempt failed due to RC/CO pair chosen was miss and CO already busy}}
\DoxyCodeLine{00487         }
\DoxyCodeLine{00488     \};}
\DoxyCodeLine{00489 \};}
\DoxyCodeLine{00490 }
\DoxyCodeLine{00491 \textcolor{keyword}{namespace }power5p = optkit::ibm::power5p;}

\end{DoxyCode}
