vhdl xil_defaultlib  \
"../../../../linux_base.srcs/sources_1/bd/design_1/ipshared/9097/src/axi_dynclk_S00_AXI.vhd" \
"../../../../linux_base.srcs/sources_1/bd/design_1/ipshared/9097/src/axi_dynclk.vhd" \
"../../../bd/design_1/ip/design_1_axi_dynclk_0_0/sim/design_1_axi_dynclk_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/sim/bd_929b_eth_buf_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0_axi4_lite_ipif_top.vhd" \
"../../../bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_2/sim/bd_929b_c_shift_ram_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_3/sim/bd_929b_c_counter_binary_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_ethernet_0_dma_0/sim/design_1_axi_ethernet_0_dma_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_btn_0/sim/design_1_axi_gpio_btn_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_led_0/sim/design_1_axi_gpio_led_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_vdma_0_0/sim/design_1_axi_vdma_0_0.vhd" \
"../../../bd/design_1/ip/design_1_hdmi_rst_0/sim/design_1_hdmi_rst_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/sim/design_1_rst_processing_system7_0_100M_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_processing_system7_0_150M_0/sim/design_1_rst_processing_system7_0_150M_0.vhd" \
"../../../bd/design_1/ip/design_1_v_tc_0_0/sim/design_1_v_tc_0_0.vhd" \

nosort
