; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_per_fused_add_log_mean_mul_neg_sum_0(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, i32 %5) local_unnamed_addr !dbg !7 {
  %7 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !10
  %8 = and i32 %7, 63, !dbg !10
  %9 = zext nneg i32 %8 to i64, !dbg !11
  %10 = getelementptr float, ptr addrspace(1) %1, i64 %9, !dbg !11
  %11 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %10, i1 true) #4, !dbg !12
  %12 = getelementptr float, ptr addrspace(1) %2, i64 %9, !dbg !13
  %13 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %12, i1 true) #4, !dbg !14
  %14 = shl nuw nsw i32 %8, 2, !dbg !15
  %15 = zext nneg i32 %14 to i64, !dbg !16
  %16 = getelementptr float, ptr addrspace(1) %3, i64 %15, !dbg !16
  %17 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %16, i1 true) #4, !dbg !17
  %18 = getelementptr float, ptr addrspace(1) %4, i64 %15, !dbg !18
  %19 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %18, i1 true) #4, !dbg !19
  %20 = bitcast i32 %19 to float, !dbg !19
  %21 = or disjoint i32 %14, 1, !dbg !20
  %22 = zext nneg i32 %21 to i64, !dbg !21
  %23 = getelementptr float, ptr addrspace(1) %3, i64 %22, !dbg !21
  %24 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %23, i1 true) #4, !dbg !22
  %25 = getelementptr float, ptr addrspace(1) %4, i64 %22, !dbg !23
  %26 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %25, i1 true) #4, !dbg !24
  %27 = bitcast i32 %26 to float, !dbg !24
  %28 = or disjoint i32 %14, 2, !dbg !25
  %29 = zext nneg i32 %28 to i64, !dbg !26
  %30 = getelementptr float, ptr addrspace(1) %3, i64 %29, !dbg !26
  %31 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %30, i1 true) #4, !dbg !27
  %32 = getelementptr float, ptr addrspace(1) %4, i64 %29, !dbg !28
  %33 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %32, i1 true) #4, !dbg !29
  %34 = bitcast i32 %33 to float, !dbg !29
  %35 = or disjoint i32 %14, 3, !dbg !30
  %36 = zext nneg i32 %35 to i64, !dbg !31
  %37 = getelementptr float, ptr addrspace(1) %3, i64 %36, !dbg !31
  %38 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %37, i1 true) #4, !dbg !32
  %39 = getelementptr float, ptr addrspace(1) %4, i64 %36, !dbg !33
  %40 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %39, i1 true) #4, !dbg !34
  %41 = bitcast i32 %40 to float, !dbg !34
  %42 = fadd float %20, 0x3EB0C6F7A0000000, !dbg !35
  %43 = fcmp olt float %42, 0x3810000000000000, !dbg !36
  %44 = fmul float %42, 0x4160000000000000, !dbg !36
  %.02.i = select i1 %43, float %44, float %42, !dbg !36
  %i.i.0.i = select i1 %43, float -2.300000e+01, float 0.000000e+00, !dbg !36
  %45 = bitcast float %.02.i to i32, !dbg !36
  %46 = add i32 %45, -1059760811, !dbg !36
  %47 = and i32 %46, -8388608, !dbg !36
  %48 = sub i32 %45, %47, !dbg !36
  %49 = bitcast i32 %48 to float, !dbg !36
  %50 = sitofp i32 %47 to float, !dbg !36
  %51 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !36
  %.not.i = icmp eq i32 %51, 0, !dbg !36
  %52 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %50, float 0x3E80000000000000, float %i.i.0.i) #4, !dbg !36
  %53 = tail call float @llvm.nvvm.fma.rn.f(float %50, float 0x3E80000000000000, float %i.i.0.i) #4, !dbg !36
  %.08.i = select i1 %.not.i, float %53, float %52, !dbg !36
  %54 = fadd float %49, -1.000000e+00, !dbg !36
  %55 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !36
  %.not1.i = icmp eq i32 %55, 0, !dbg !36
  %56 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0xBFC0AA04E0000000, float %54, float 0x3FC2073EC0000000) #4, !dbg !36
  %57 = tail call float @llvm.nvvm.fma.rn.f(float 0xBFC0AA04E0000000, float %54, float 0x3FC2073EC0000000) #4, !dbg !36
  %.010.i = select i1 %.not1.i, float %57, float %56, !dbg !36
  %58 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !36
  %.not2.i = icmp eq i32 %58, 0, !dbg !36
  %59 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.010.i, float %54, float 0xBFBF19B980000000) #4, !dbg !36
  %60 = tail call float @llvm.nvvm.fma.rn.f(float %.010.i, float %54, float 0xBFBF19B980000000) #4, !dbg !36
  %.011.i = select i1 %.not2.i, float %60, float %59, !dbg !36
  %61 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !36
  %.not3.i = icmp eq i32 %61, 0, !dbg !36
  %62 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.011.i, float %54, float 0x3FC1E52AA0000000) #4, !dbg !36
  %63 = tail call float @llvm.nvvm.fma.rn.f(float %.011.i, float %54, float 0x3FC1E52AA0000000) #4, !dbg !36
  %.012.i = select i1 %.not3.i, float %63, float %62, !dbg !36
  %64 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !36
  %.not4.i = icmp eq i32 %64, 0, !dbg !36
  %65 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.012.i, float %54, float 0xBFC55B1720000000) #4, !dbg !36
  %66 = tail call float @llvm.nvvm.fma.rn.f(float %.012.i, float %54, float 0xBFC55B1720000000) #4, !dbg !36
  %.09.i = select i1 %.not4.i, float %66, float %65, !dbg !36
  %67 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !36
  %.not5.i = icmp eq i32 %67, 0, !dbg !36
  %68 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.09.i, float %54, float 0x3FC99DA160000000) #4, !dbg !36
  %69 = tail call float @llvm.nvvm.fma.rn.f(float %.09.i, float %54, float 0x3FC99DA160000000) #4, !dbg !36
  %.05.i = select i1 %.not5.i, float %69, float %68, !dbg !36
  %70 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !36
  %.not6.i = icmp eq i32 %70, 0, !dbg !36
  %71 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i, float %54, float 0xBFCFFFE440000000) #4, !dbg !36
  %72 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i, float %54, float 0xBFCFFFE440000000) #4, !dbg !36
  %.01.i = select i1 %.not6.i, float %72, float %71, !dbg !36
  %73 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !36
  %.not7.i = icmp eq i32 %73, 0, !dbg !36
  %74 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.01.i, float %54, float 0x3FD5554F00000000) #4, !dbg !36
  %75 = tail call float @llvm.nvvm.fma.rn.f(float %.01.i, float %54, float 0x3FD5554F00000000) #4, !dbg !36
  %.0.i = select i1 %.not7.i, float %75, float %74, !dbg !36
  %76 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !36
  %.not8.i = icmp eq i32 %76, 0, !dbg !36
  %77 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i, float %54, float -5.000000e-01) #4, !dbg !36
  %78 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i, float %54, float -5.000000e-01) #4, !dbg !36
  %.07.i = select i1 %.not8.i, float %78, float %77, !dbg !36
  %79 = fmul float %54, %.07.i, !dbg !36
  %80 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !36
  %.not9.i = icmp eq i32 %80, 0, !dbg !36
  %81 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %79, float %54, float %54) #4, !dbg !36
  %82 = tail call float @llvm.nvvm.fma.rn.f(float %79, float %54, float %54) #4, !dbg !36
  %.06.i = select i1 %.not9.i, float %82, float %81, !dbg !36
  %83 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !36
  %.not10.i = icmp eq i32 %83, 0, !dbg !36
  %84 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.08.i, float 0x3FE62E4300000000, float %.06.i) #4, !dbg !36
  %85 = tail call float @llvm.nvvm.fma.rn.f(float %.08.i, float 0x3FE62E4300000000, float %.06.i) #4, !dbg !36
  %.04.i = select i1 %.not10.i, float %85, float %84, !dbg !36
  %86 = icmp ugt i32 %45, 2139095039, !dbg !36
  br i1 %86, label %__nv_fmaf_rn.exit.i.i, label %__nv_logf.exit, !dbg !36

__nv_fmaf_rn.exit.i.i:                            ; preds = %6
  %87 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !36
  %.not11.i = icmp eq i32 %87, 0, !dbg !36
  %88 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.02.i, float 0x7FF0000000000000, float 0x7FF0000000000000) #4, !dbg !36
  %89 = tail call float @llvm.nvvm.fma.rn.f(float %.02.i, float 0x7FF0000000000000, float 0x7FF0000000000000) #4, !dbg !36
  %.03.i = select i1 %.not11.i, float %89, float %88, !dbg !36
  br label %__nv_logf.exit, !dbg !36

__nv_logf.exit:                                   ; preds = %6, %__nv_fmaf_rn.exit.i.i
  %r.i.0.i = phi float [ %.03.i, %__nv_fmaf_rn.exit.i.i ], [ %.04.i, %6 ], !dbg !36
  %90 = fadd float %27, 0x3EB0C6F7A0000000, !dbg !37
  %91 = fcmp olt float %90, 0x3810000000000000, !dbg !38
  %92 = fmul float %90, 0x4160000000000000, !dbg !38
  %.02.i1 = select i1 %91, float %92, float %90, !dbg !38
  %i.i.0.i2 = select i1 %91, float -2.300000e+01, float 0.000000e+00, !dbg !38
  %93 = bitcast float %.02.i1 to i32, !dbg !38
  %94 = add i32 %93, -1059760811, !dbg !38
  %95 = and i32 %94, -8388608, !dbg !38
  %96 = sub i32 %93, %95, !dbg !38
  %97 = bitcast i32 %96 to float, !dbg !38
  %98 = sitofp i32 %95 to float, !dbg !38
  %99 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !38
  %.not.i3 = icmp eq i32 %99, 0, !dbg !38
  %100 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %98, float 0x3E80000000000000, float %i.i.0.i2) #4, !dbg !38
  %101 = tail call float @llvm.nvvm.fma.rn.f(float %98, float 0x3E80000000000000, float %i.i.0.i2) #4, !dbg !38
  %.08.i4 = select i1 %.not.i3, float %101, float %100, !dbg !38
  %102 = fadd float %97, -1.000000e+00, !dbg !38
  %103 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !38
  %.not1.i5 = icmp eq i32 %103, 0, !dbg !38
  %104 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0xBFC0AA04E0000000, float %102, float 0x3FC2073EC0000000) #4, !dbg !38
  %105 = tail call float @llvm.nvvm.fma.rn.f(float 0xBFC0AA04E0000000, float %102, float 0x3FC2073EC0000000) #4, !dbg !38
  %.010.i6 = select i1 %.not1.i5, float %105, float %104, !dbg !38
  %106 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !38
  %.not2.i7 = icmp eq i32 %106, 0, !dbg !38
  %107 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.010.i6, float %102, float 0xBFBF19B980000000) #4, !dbg !38
  %108 = tail call float @llvm.nvvm.fma.rn.f(float %.010.i6, float %102, float 0xBFBF19B980000000) #4, !dbg !38
  %.011.i8 = select i1 %.not2.i7, float %108, float %107, !dbg !38
  %109 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !38
  %.not3.i9 = icmp eq i32 %109, 0, !dbg !38
  %110 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.011.i8, float %102, float 0x3FC1E52AA0000000) #4, !dbg !38
  %111 = tail call float @llvm.nvvm.fma.rn.f(float %.011.i8, float %102, float 0x3FC1E52AA0000000) #4, !dbg !38
  %.012.i10 = select i1 %.not3.i9, float %111, float %110, !dbg !38
  %112 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !38
  %.not4.i11 = icmp eq i32 %112, 0, !dbg !38
  %113 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.012.i10, float %102, float 0xBFC55B1720000000) #4, !dbg !38
  %114 = tail call float @llvm.nvvm.fma.rn.f(float %.012.i10, float %102, float 0xBFC55B1720000000) #4, !dbg !38
  %.09.i12 = select i1 %.not4.i11, float %114, float %113, !dbg !38
  %115 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !38
  %.not5.i13 = icmp eq i32 %115, 0, !dbg !38
  %116 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.09.i12, float %102, float 0x3FC99DA160000000) #4, !dbg !38
  %117 = tail call float @llvm.nvvm.fma.rn.f(float %.09.i12, float %102, float 0x3FC99DA160000000) #4, !dbg !38
  %.05.i14 = select i1 %.not5.i13, float %117, float %116, !dbg !38
  %118 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !38
  %.not6.i15 = icmp eq i32 %118, 0, !dbg !38
  %119 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i14, float %102, float 0xBFCFFFE440000000) #4, !dbg !38
  %120 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i14, float %102, float 0xBFCFFFE440000000) #4, !dbg !38
  %.01.i16 = select i1 %.not6.i15, float %120, float %119, !dbg !38
  %121 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !38
  %.not7.i17 = icmp eq i32 %121, 0, !dbg !38
  %122 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.01.i16, float %102, float 0x3FD5554F00000000) #4, !dbg !38
  %123 = tail call float @llvm.nvvm.fma.rn.f(float %.01.i16, float %102, float 0x3FD5554F00000000) #4, !dbg !38
  %.0.i18 = select i1 %.not7.i17, float %123, float %122, !dbg !38
  %124 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !38
  %.not8.i19 = icmp eq i32 %124, 0, !dbg !38
  %125 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i18, float %102, float -5.000000e-01) #4, !dbg !38
  %126 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i18, float %102, float -5.000000e-01) #4, !dbg !38
  %.07.i20 = select i1 %.not8.i19, float %126, float %125, !dbg !38
  %127 = fmul float %102, %.07.i20, !dbg !38
  %128 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !38
  %.not9.i21 = icmp eq i32 %128, 0, !dbg !38
  %129 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %127, float %102, float %102) #4, !dbg !38
  %130 = tail call float @llvm.nvvm.fma.rn.f(float %127, float %102, float %102) #4, !dbg !38
  %.06.i22 = select i1 %.not9.i21, float %130, float %129, !dbg !38
  %131 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !38
  %.not10.i23 = icmp eq i32 %131, 0, !dbg !38
  %132 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.08.i4, float 0x3FE62E4300000000, float %.06.i22) #4, !dbg !38
  %133 = tail call float @llvm.nvvm.fma.rn.f(float %.08.i4, float 0x3FE62E4300000000, float %.06.i22) #4, !dbg !38
  %.04.i24 = select i1 %.not10.i23, float %133, float %132, !dbg !38
  %134 = icmp ugt i32 %93, 2139095039, !dbg !38
  br i1 %134, label %__nv_fmaf_rn.exit.i.i27, label %__nv_logf.exit30, !dbg !38

__nv_fmaf_rn.exit.i.i27:                          ; preds = %__nv_logf.exit
  %135 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !38
  %.not11.i28 = icmp eq i32 %135, 0, !dbg !38
  %136 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.02.i1, float 0x7FF0000000000000, float 0x7FF0000000000000) #4, !dbg !38
  %137 = tail call float @llvm.nvvm.fma.rn.f(float %.02.i1, float 0x7FF0000000000000, float 0x7FF0000000000000) #4, !dbg !38
  %.03.i29 = select i1 %.not11.i28, float %137, float %136, !dbg !38
  br label %__nv_logf.exit30, !dbg !38

__nv_logf.exit30:                                 ; preds = %__nv_logf.exit, %__nv_fmaf_rn.exit.i.i27
  %r.i.0.i25 = phi float [ %.03.i29, %__nv_fmaf_rn.exit.i.i27 ], [ %.04.i24, %__nv_logf.exit ], !dbg !38
  %138 = fadd float %34, 0x3EB0C6F7A0000000, !dbg !39
  %139 = fcmp olt float %138, 0x3810000000000000, !dbg !40
  %140 = fmul float %138, 0x4160000000000000, !dbg !40
  %.02.i31 = select i1 %139, float %140, float %138, !dbg !40
  %i.i.0.i32 = select i1 %139, float -2.300000e+01, float 0.000000e+00, !dbg !40
  %141 = bitcast float %.02.i31 to i32, !dbg !40
  %142 = add i32 %141, -1059760811, !dbg !40
  %143 = and i32 %142, -8388608, !dbg !40
  %144 = sub i32 %141, %143, !dbg !40
  %145 = bitcast i32 %144 to float, !dbg !40
  %146 = sitofp i32 %143 to float, !dbg !40
  %147 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !40
  %.not.i33 = icmp eq i32 %147, 0, !dbg !40
  %148 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %146, float 0x3E80000000000000, float %i.i.0.i32) #4, !dbg !40
  %149 = tail call float @llvm.nvvm.fma.rn.f(float %146, float 0x3E80000000000000, float %i.i.0.i32) #4, !dbg !40
  %.08.i34 = select i1 %.not.i33, float %149, float %148, !dbg !40
  %150 = fadd float %145, -1.000000e+00, !dbg !40
  %151 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !40
  %.not1.i35 = icmp eq i32 %151, 0, !dbg !40
  %152 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0xBFC0AA04E0000000, float %150, float 0x3FC2073EC0000000) #4, !dbg !40
  %153 = tail call float @llvm.nvvm.fma.rn.f(float 0xBFC0AA04E0000000, float %150, float 0x3FC2073EC0000000) #4, !dbg !40
  %.010.i36 = select i1 %.not1.i35, float %153, float %152, !dbg !40
  %154 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !40
  %.not2.i37 = icmp eq i32 %154, 0, !dbg !40
  %155 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.010.i36, float %150, float 0xBFBF19B980000000) #4, !dbg !40
  %156 = tail call float @llvm.nvvm.fma.rn.f(float %.010.i36, float %150, float 0xBFBF19B980000000) #4, !dbg !40
  %.011.i38 = select i1 %.not2.i37, float %156, float %155, !dbg !40
  %157 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !40
  %.not3.i39 = icmp eq i32 %157, 0, !dbg !40
  %158 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.011.i38, float %150, float 0x3FC1E52AA0000000) #4, !dbg !40
  %159 = tail call float @llvm.nvvm.fma.rn.f(float %.011.i38, float %150, float 0x3FC1E52AA0000000) #4, !dbg !40
  %.012.i40 = select i1 %.not3.i39, float %159, float %158, !dbg !40
  %160 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !40
  %.not4.i41 = icmp eq i32 %160, 0, !dbg !40
  %161 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.012.i40, float %150, float 0xBFC55B1720000000) #4, !dbg !40
  %162 = tail call float @llvm.nvvm.fma.rn.f(float %.012.i40, float %150, float 0xBFC55B1720000000) #4, !dbg !40
  %.09.i42 = select i1 %.not4.i41, float %162, float %161, !dbg !40
  %163 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !40
  %.not5.i43 = icmp eq i32 %163, 0, !dbg !40
  %164 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.09.i42, float %150, float 0x3FC99DA160000000) #4, !dbg !40
  %165 = tail call float @llvm.nvvm.fma.rn.f(float %.09.i42, float %150, float 0x3FC99DA160000000) #4, !dbg !40
  %.05.i44 = select i1 %.not5.i43, float %165, float %164, !dbg !40
  %166 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !40
  %.not6.i45 = icmp eq i32 %166, 0, !dbg !40
  %167 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i44, float %150, float 0xBFCFFFE440000000) #4, !dbg !40
  %168 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i44, float %150, float 0xBFCFFFE440000000) #4, !dbg !40
  %.01.i46 = select i1 %.not6.i45, float %168, float %167, !dbg !40
  %169 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !40
  %.not7.i47 = icmp eq i32 %169, 0, !dbg !40
  %170 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.01.i46, float %150, float 0x3FD5554F00000000) #4, !dbg !40
  %171 = tail call float @llvm.nvvm.fma.rn.f(float %.01.i46, float %150, float 0x3FD5554F00000000) #4, !dbg !40
  %.0.i48 = select i1 %.not7.i47, float %171, float %170, !dbg !40
  %172 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !40
  %.not8.i49 = icmp eq i32 %172, 0, !dbg !40
  %173 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i48, float %150, float -5.000000e-01) #4, !dbg !40
  %174 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i48, float %150, float -5.000000e-01) #4, !dbg !40
  %.07.i50 = select i1 %.not8.i49, float %174, float %173, !dbg !40
  %175 = fmul float %150, %.07.i50, !dbg !40
  %176 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !40
  %.not9.i51 = icmp eq i32 %176, 0, !dbg !40
  %177 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %175, float %150, float %150) #4, !dbg !40
  %178 = tail call float @llvm.nvvm.fma.rn.f(float %175, float %150, float %150) #4, !dbg !40
  %.06.i52 = select i1 %.not9.i51, float %178, float %177, !dbg !40
  %179 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !40
  %.not10.i53 = icmp eq i32 %179, 0, !dbg !40
  %180 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.08.i34, float 0x3FE62E4300000000, float %.06.i52) #4, !dbg !40
  %181 = tail call float @llvm.nvvm.fma.rn.f(float %.08.i34, float 0x3FE62E4300000000, float %.06.i52) #4, !dbg !40
  %.04.i54 = select i1 %.not10.i53, float %181, float %180, !dbg !40
  %182 = icmp ugt i32 %141, 2139095039, !dbg !40
  br i1 %182, label %__nv_fmaf_rn.exit.i.i57, label %__nv_logf.exit60, !dbg !40

__nv_fmaf_rn.exit.i.i57:                          ; preds = %__nv_logf.exit30
  %183 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !40
  %.not11.i58 = icmp eq i32 %183, 0, !dbg !40
  %184 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.02.i31, float 0x7FF0000000000000, float 0x7FF0000000000000) #4, !dbg !40
  %185 = tail call float @llvm.nvvm.fma.rn.f(float %.02.i31, float 0x7FF0000000000000, float 0x7FF0000000000000) #4, !dbg !40
  %.03.i59 = select i1 %.not11.i58, float %185, float %184, !dbg !40
  br label %__nv_logf.exit60, !dbg !40

__nv_logf.exit60:                                 ; preds = %__nv_logf.exit30, %__nv_fmaf_rn.exit.i.i57
  %r.i.0.i55 = phi float [ %.03.i59, %__nv_fmaf_rn.exit.i.i57 ], [ %.04.i54, %__nv_logf.exit30 ], !dbg !40
  %186 = fadd float %41, 0x3EB0C6F7A0000000, !dbg !41
  %187 = fcmp olt float %186, 0x3810000000000000, !dbg !42
  %188 = fmul float %186, 0x4160000000000000, !dbg !42
  %.02.i61 = select i1 %187, float %188, float %186, !dbg !42
  %i.i.0.i62 = select i1 %187, float -2.300000e+01, float 0.000000e+00, !dbg !42
  %189 = bitcast float %.02.i61 to i32, !dbg !42
  %190 = add i32 %189, -1059760811, !dbg !42
  %191 = and i32 %190, -8388608, !dbg !42
  %192 = sub i32 %189, %191, !dbg !42
  %193 = bitcast i32 %192 to float, !dbg !42
  %194 = sitofp i32 %191 to float, !dbg !42
  %195 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !42
  %.not.i63 = icmp eq i32 %195, 0, !dbg !42
  %196 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %194, float 0x3E80000000000000, float %i.i.0.i62) #4, !dbg !42
  %197 = tail call float @llvm.nvvm.fma.rn.f(float %194, float 0x3E80000000000000, float %i.i.0.i62) #4, !dbg !42
  %.08.i64 = select i1 %.not.i63, float %197, float %196, !dbg !42
  %198 = fadd float %193, -1.000000e+00, !dbg !42
  %199 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !42
  %.not1.i65 = icmp eq i32 %199, 0, !dbg !42
  %200 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0xBFC0AA04E0000000, float %198, float 0x3FC2073EC0000000) #4, !dbg !42
  %201 = tail call float @llvm.nvvm.fma.rn.f(float 0xBFC0AA04E0000000, float %198, float 0x3FC2073EC0000000) #4, !dbg !42
  %.010.i66 = select i1 %.not1.i65, float %201, float %200, !dbg !42
  %202 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !42
  %.not2.i67 = icmp eq i32 %202, 0, !dbg !42
  %203 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.010.i66, float %198, float 0xBFBF19B980000000) #4, !dbg !42
  %204 = tail call float @llvm.nvvm.fma.rn.f(float %.010.i66, float %198, float 0xBFBF19B980000000) #4, !dbg !42
  %.011.i68 = select i1 %.not2.i67, float %204, float %203, !dbg !42
  %205 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !42
  %.not3.i69 = icmp eq i32 %205, 0, !dbg !42
  %206 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.011.i68, float %198, float 0x3FC1E52AA0000000) #4, !dbg !42
  %207 = tail call float @llvm.nvvm.fma.rn.f(float %.011.i68, float %198, float 0x3FC1E52AA0000000) #4, !dbg !42
  %.012.i70 = select i1 %.not3.i69, float %207, float %206, !dbg !42
  %208 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !42
  %.not4.i71 = icmp eq i32 %208, 0, !dbg !42
  %209 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.012.i70, float %198, float 0xBFC55B1720000000) #4, !dbg !42
  %210 = tail call float @llvm.nvvm.fma.rn.f(float %.012.i70, float %198, float 0xBFC55B1720000000) #4, !dbg !42
  %.09.i72 = select i1 %.not4.i71, float %210, float %209, !dbg !42
  %211 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !42
  %.not5.i73 = icmp eq i32 %211, 0, !dbg !42
  %212 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.09.i72, float %198, float 0x3FC99DA160000000) #4, !dbg !42
  %213 = tail call float @llvm.nvvm.fma.rn.f(float %.09.i72, float %198, float 0x3FC99DA160000000) #4, !dbg !42
  %.05.i74 = select i1 %.not5.i73, float %213, float %212, !dbg !42
  %214 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !42
  %.not6.i75 = icmp eq i32 %214, 0, !dbg !42
  %215 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i74, float %198, float 0xBFCFFFE440000000) #4, !dbg !42
  %216 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i74, float %198, float 0xBFCFFFE440000000) #4, !dbg !42
  %.01.i76 = select i1 %.not6.i75, float %216, float %215, !dbg !42
  %217 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !42
  %.not7.i77 = icmp eq i32 %217, 0, !dbg !42
  %218 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.01.i76, float %198, float 0x3FD5554F00000000) #4, !dbg !42
  %219 = tail call float @llvm.nvvm.fma.rn.f(float %.01.i76, float %198, float 0x3FD5554F00000000) #4, !dbg !42
  %.0.i78 = select i1 %.not7.i77, float %219, float %218, !dbg !42
  %220 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !42
  %.not8.i79 = icmp eq i32 %220, 0, !dbg !42
  %221 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i78, float %198, float -5.000000e-01) #4, !dbg !42
  %222 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i78, float %198, float -5.000000e-01) #4, !dbg !42
  %.07.i80 = select i1 %.not8.i79, float %222, float %221, !dbg !42
  %223 = fmul float %198, %.07.i80, !dbg !42
  %224 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !42
  %.not9.i81 = icmp eq i32 %224, 0, !dbg !42
  %225 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %223, float %198, float %198) #4, !dbg !42
  %226 = tail call float @llvm.nvvm.fma.rn.f(float %223, float %198, float %198) #4, !dbg !42
  %.06.i82 = select i1 %.not9.i81, float %226, float %225, !dbg !42
  %227 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !42
  %.not10.i83 = icmp eq i32 %227, 0, !dbg !42
  %228 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.08.i64, float 0x3FE62E4300000000, float %.06.i82) #4, !dbg !42
  %229 = tail call float @llvm.nvvm.fma.rn.f(float %.08.i64, float 0x3FE62E4300000000, float %.06.i82) #4, !dbg !42
  %.04.i84 = select i1 %.not10.i83, float %229, float %228, !dbg !42
  %230 = icmp ugt i32 %189, 2139095039, !dbg !42
  br i1 %230, label %__nv_fmaf_rn.exit.i.i87, label %__nv_logf.exit90, !dbg !42

__nv_fmaf_rn.exit.i.i87:                          ; preds = %__nv_logf.exit60
  %231 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !42
  %.not11.i88 = icmp eq i32 %231, 0, !dbg !42
  %232 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.02.i61, float 0x7FF0000000000000, float 0x7FF0000000000000) #4, !dbg !42
  %233 = tail call float @llvm.nvvm.fma.rn.f(float %.02.i61, float 0x7FF0000000000000, float 0x7FF0000000000000) #4, !dbg !42
  %.03.i89 = select i1 %.not11.i88, float %233, float %232, !dbg !42
  br label %__nv_logf.exit90, !dbg !42

__nv_logf.exit90:                                 ; preds = %__nv_logf.exit60, %__nv_fmaf_rn.exit.i.i87
  %r.i.0.i85 = phi float [ %.03.i89, %__nv_fmaf_rn.exit.i.i87 ], [ %.04.i84, %__nv_logf.exit60 ], !dbg !42
  %234 = insertelement <2 x i32> poison, i32 %31, i64 0, !dbg !27
  %235 = insertelement <2 x i32> %234, i32 %38, i64 1, !dbg !27
  %236 = bitcast <2 x i32> %235 to <2 x float>, !dbg !27
  %237 = insertelement <2 x i32> poison, i32 %17, i64 0, !dbg !17
  %238 = insertelement <2 x i32> %237, i32 %24, i64 1, !dbg !17
  %239 = bitcast <2 x i32> %238 to <2 x float>, !dbg !17
  %240 = insertelement <2 x float> poison, float %.02.i, i64 0, !dbg !36
  %241 = insertelement <2 x float> %240, float %.02.i1, i64 1, !dbg !36
  %242 = fcmp oeq <2 x float> %241, zeroinitializer, !dbg !36
  %243 = fsub <2 x float> zeroinitializer, %239, !dbg !43
  %244 = insertelement <2 x float> poison, float %r.i.0.i, i64 0, !dbg !36
  %245 = insertelement <2 x float> %244, float %r.i.0.i25, i64 1, !dbg !36
  %246 = select <2 x i1> %242, <2 x float> splat (float 0xFFF0000000000000), <2 x float> %245, !dbg !36
  %247 = fmul <2 x float> %243, %246, !dbg !44
  %shift = shufflevector <2 x float> %247, <2 x float> poison, <2 x i32> <i32 1, i32 poison>, !dbg !45
  %248 = fadd <2 x float> %247, %shift, !dbg !45
  %249 = insertelement <2 x float> poison, float %.02.i31, i64 0, !dbg !40
  %250 = insertelement <2 x float> %249, float %.02.i61, i64 1, !dbg !40
  %251 = fcmp oeq <2 x float> %250, zeroinitializer, !dbg !40
  %252 = bitcast i32 %11 to float, !dbg !12
  %253 = bitcast i32 %13 to float, !dbg !14
  %254 = fsub float %252, %253, !dbg !46
  %255 = fmul float %254, %254, !dbg !47
  %256 = lshr i32 %7, 5, !dbg !10
  %257 = and i32 %7, 31, !dbg !10
  %258 = fsub <2 x float> zeroinitializer, %236, !dbg !48
  %259 = insertelement <2 x float> poison, float %r.i.0.i55, i64 0, !dbg !40
  %260 = insertelement <2 x float> %259, float %r.i.0.i85, i64 1, !dbg !40
  %261 = select <2 x i1> %251, <2 x float> splat (float 0xFFF0000000000000), <2 x float> %260, !dbg !40
  %262 = fmul <2 x float> %258, %261, !dbg !49
  %263 = fadd <2 x float> %248, %262, !dbg !50
  %shift91 = shufflevector <2 x float> %262, <2 x float> poison, <2 x i32> <i32 1, i32 poison>, !dbg !51
  %264 = fadd <2 x float> %263, %shift91, !dbg !51
  %265 = extractelement <2 x float> %264, i64 0, !dbg !51
  %266 = fadd float %255, %265, !dbg !52
  %267 = bitcast float %266 to i32, !dbg !53
  %268 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %267, i32 16, i32 31), !dbg !53
  %269 = bitcast i32 %268 to float, !dbg !53
  %270 = fadd float %266, %269, !dbg !57
  %271 = bitcast float %270 to i32, !dbg !53
  %272 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %271, i32 8, i32 31), !dbg !53
  %273 = bitcast i32 %272 to float, !dbg !53
  %274 = fadd float %270, %273, !dbg !57
  %275 = bitcast float %274 to i32, !dbg !53
  %276 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %275, i32 4, i32 31), !dbg !53
  %277 = bitcast i32 %276 to float, !dbg !53
  %278 = fadd float %274, %277, !dbg !57
  %279 = bitcast float %278 to i32, !dbg !53
  %280 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %279, i32 2, i32 31), !dbg !53
  %281 = bitcast i32 %280 to float, !dbg !53
  %282 = fadd float %278, %281, !dbg !57
  %283 = bitcast float %282 to i32, !dbg !53
  %284 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %283, i32 1, i32 31), !dbg !53
  %285 = bitcast i32 %284 to float, !dbg !53
  %286 = fadd float %282, %285, !dbg !57
  %287 = icmp eq i32 %257, 0, !dbg !53
  %288 = and i32 %256, 1, !dbg !53
  %289 = zext nneg i32 %288 to i64, !dbg !53
  %290 = getelementptr float, ptr addrspace(3) @global_smem, i64 %289, !dbg !53
  %291 = bitcast float %286 to <1 x i32>, !dbg !53
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %290, <1 x i32> %291, i1 %287) #4, !dbg !53
  tail call void @llvm.nvvm.barrier0(), !dbg !53
  %292 = icmp slt i32 %7, 2, !dbg !53
  %293 = sext i32 %7 to i64, !dbg !53
  %294 = getelementptr float, ptr addrspace(3) @global_smem, i64 %293, !dbg !53
  %295 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %294, i1 %292) #4, !dbg !53
  %296 = bitcast i32 %295 to float, !dbg !53
  %297 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %295, i32 1, i32 31), !dbg !53
  %298 = bitcast i32 %297 to float, !dbg !53
  %299 = fadd float %296, %298, !dbg !57
  %300 = and i32 %7, 1, !dbg !53
  %301 = icmp eq i32 %300, 0, !dbg !53
  %302 = and i1 %292, %301, !dbg !53
  %303 = bitcast float %299 to <1 x i32>, !dbg !53
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %294, <1 x i32> %303, i1 %302) #4, !dbg !53
  tail call void @llvm.nvvm.barrier0(), !dbg !53
  %304 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !53
  %305 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %304, float 6.400000e+01) #4, !dbg !59
  tail call void @llvm.nvvm.barrier0(), !dbg !60
  %306 = icmp eq i32 %8, 0, !dbg !61
  %307 = bitcast float %305 to i32, !dbg !61
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %307, ptr addrspace(1) %0, i1 %306) #4, !dbg !61
  ret void, !dbg !62
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.ftz.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.f(float, float, float) #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #4 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cswhefg2vohlf7sa7ii2bgib5ibomafvasgyzpazdmzpgsgbwxn3.py", directory: "inductor_cache/sw")
!4 = !{ptr @triton_per_fused_add_log_mean_mul_neg_sum_0, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused_add_log_mean_mul_neg_sum_0, !"reqntidx", i32 64}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused_add_log_mean_mul_neg_sum_0", linkageName: "triton_per_fused_add_log_mean_mul_neg_sum_0", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 26, column: 34, scope: !7)
!11 = !DILocation(line: 30, column: 30, scope: !7)
!12 = !DILocation(line: 30, column: 35, scope: !7)
!13 = !DILocation(line: 31, column: 30, scope: !7)
!14 = !DILocation(line: 31, column: 35, scope: !7)
!15 = !DILocation(line: 32, column: 32, scope: !7)
!16 = !DILocation(line: 32, column: 30, scope: !7)
!17 = !DILocation(line: 32, column: 37, scope: !7)
!18 = !DILocation(line: 33, column: 30, scope: !7)
!19 = !DILocation(line: 33, column: 37, scope: !7)
!20 = !DILocation(line: 34, column: 35, scope: !7)
!21 = !DILocation(line: 34, column: 31, scope: !7)
!22 = !DILocation(line: 34, column: 42, scope: !7)
!23 = !DILocation(line: 35, column: 31, scope: !7)
!24 = !DILocation(line: 35, column: 42, scope: !7)
!25 = !DILocation(line: 36, column: 35, scope: !7)
!26 = !DILocation(line: 36, column: 31, scope: !7)
!27 = !DILocation(line: 36, column: 42, scope: !7)
!28 = !DILocation(line: 37, column: 31, scope: !7)
!29 = !DILocation(line: 37, column: 42, scope: !7)
!30 = !DILocation(line: 38, column: 35, scope: !7)
!31 = !DILocation(line: 38, column: 31, scope: !7)
!32 = !DILocation(line: 38, column: 42, scope: !7)
!33 = !DILocation(line: 39, column: 31, scope: !7)
!34 = !DILocation(line: 39, column: 42, scope: !7)
!35 = !DILocation(line: 44, column: 18, scope: !7)
!36 = !DILocation(line: 45, column: 23, scope: !7)
!37 = !DILocation(line: 48, column: 20, scope: !7)
!38 = !DILocation(line: 49, column: 24, scope: !7)
!39 = !DILocation(line: 53, column: 20, scope: !7)
!40 = !DILocation(line: 54, column: 24, scope: !7)
!41 = !DILocation(line: 58, column: 20, scope: !7)
!42 = !DILocation(line: 59, column: 24, scope: !7)
!43 = !DILocation(line: 42, column: 12, scope: !7)
!44 = !DILocation(line: 46, column: 19, scope: !7)
!45 = !DILocation(line: 51, column: 20, scope: !7)
!46 = !DILocation(line: 40, column: 18, scope: !7)
!47 = !DILocation(line: 41, column: 18, scope: !7)
!48 = !DILocation(line: 52, column: 13, scope: !7)
!49 = !DILocation(line: 55, column: 20, scope: !7)
!50 = !DILocation(line: 56, column: 20, scope: !7)
!51 = !DILocation(line: 61, column: 20, scope: !7)
!52 = !DILocation(line: 62, column: 19, scope: !7)
!53 = !DILocation(line: 267, column: 36, scope: !54, inlinedAt: !56)
!54 = distinct !DILexicalBlockFile(scope: !7, file: !55, discriminator: 0)
!55 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!56 = !DILocation(line: 64, column: 26, scope: !7)
!57 = !DILocation(line: 256, column: 15, scope: !58, inlinedAt: !56)
!58 = distinct !DILexicalBlockFile(scope: !54, file: !55, discriminator: 0)
!59 = !DILocation(line: 66, column: 20, scope: !7)
!60 = !DILocation(line: 67, column: 4, scope: !7)
!61 = !DILocation(line: 68, column: 71, scope: !7)
!62 = !DILocation(line: 68, column: 4, scope: !7)
