Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr  1 12:57:06 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-16  Warning   Large setup violation                       256         
TIMING-18  Warning   Missing input or output delay               58          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (47)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (47)
--------------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.362     -547.385                    275                 1149        0.046        0.000                      0                 1149        3.750        0.000                       0                   435  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -4.362     -547.385                    275                 1145        0.046        0.000                      0                 1145        3.750        0.000                       0                   435  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    4.784        0.000                      0                    4        1.443        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          275  Failing Endpoints,  Worst Slack       -4.362ns,  Total Violation     -547.385ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.362ns  (required time - arrival time)
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.247ns  (logic 2.936ns (20.608%)  route 11.311ns (79.392%))
  Logic Levels:           20  (LUT4=1 LUT5=5 LUT6=14)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.550     5.134    display/clk_IBUF_BUFG
    SLICE_X47Y22         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=18, routed)          0.847     6.438    display/matlat_OBUF
    SLICE_X44Y22         LUT6 (Prop_lut6_I2_O)        0.124     6.562 f  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=16, routed)          0.357     6.918    display/D_sclk_counter_q_reg[4]_0
    SLICE_X42Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.042 f  display/mem_reg_0_3_0_0_i_5/O
                         net (fo=56, routed)          0.907     7.950    sm/M_display_reading
    SLICE_X41Y24         LUT5 (Prop_lut5_I0_O)        0.124     8.074 f  sm/D_registers_q[7][31]_i_162/O
                         net (fo=1, routed)           0.759     8.833    sm/D_registers_q[7][31]_i_162_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.957 r  sm/D_registers_q[7][31]_i_131/O
                         net (fo=1, routed)           0.649     9.606    sm/D_registers_q[7][31]_i_131_n_0
    SLICE_X38Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.730 r  sm/D_registers_q[7][31]_i_86/O
                         net (fo=72, routed)          0.950    10.680    sm/D_states_q_reg[6]_0[0]
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124    10.804 f  sm/D_registers_q[7][12]_i_23/O
                         net (fo=1, routed)           0.665    11.470    sm/D_registers_q[7][12]_i_23_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.594 f  sm/D_registers_q[7][12]_i_21/O
                         net (fo=1, routed)           0.295    11.888    sm/D_registers_q[7][12]_i_21_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I1_O)        0.124    12.012 r  sm/D_registers_q[7][12]_i_18/O
                         net (fo=2, routed)           0.160    12.172    sm/D_registers_q[7][12]_i_18_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I5_O)        0.124    12.296 f  sm/D_registers_q[7][17]_i_28/O
                         net (fo=1, routed)           0.154    12.450    sm/D_registers_q[7][17]_i_28_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I1_O)        0.124    12.574 r  sm/D_registers_q[7][17]_i_25/O
                         net (fo=2, routed)           0.418    12.992    sm/D_registers_q[7][12]_i_8_0
    SLICE_X39Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.116 r  sm/D_registers_q[7][17]_i_21/O
                         net (fo=2, routed)           0.305    13.421    sm/D_registers_q[7][17]_i_21_n_0
    SLICE_X39Y29         LUT5 (Prop_lut5_I0_O)        0.124    13.545 r  sm/D_registers_q[7][17]_i_11/O
                         net (fo=3, routed)           0.550    14.095    sm/D_registers_q[7][17]_i_11_n_0
    SLICE_X38Y29         LUT5 (Prop_lut5_I0_O)        0.124    14.219 r  sm/D_registers_q[7][19]_i_11/O
                         net (fo=5, routed)           0.796    15.015    sm/D_registers_q[7][19]_i_11_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.139 r  sm/D_registers_q[7][0]_i_24_comp/O
                         net (fo=1, routed)           0.598    15.736    L_reg/D_registers_q[7][0]_i_24_n_0_alias
    SLICE_X40Y29         LUT6 (Prop_lut6_I3_O)        0.124    15.860 f  L_reg/D_registers_q[7][0]_i_20_comp_1/O
                         net (fo=2, routed)           0.352    16.213    L_reg/D_registers_q[7][0]_i_20_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I2_O)        0.124    16.337 f  L_reg/D_registers_q[7][0]_i_17/O
                         net (fo=1, routed)           0.459    16.796    sm/D_registers_q[7][0]_i_17_n_0_alias
    SLICE_X42Y29         LUT6 (Prop_lut6_I5_O)        0.124    16.920 r  sm/D_registers_q[7][0]_i_6_comp/O
                         net (fo=3, routed)           0.466    17.386    sm/D_registers_q[7][0]_i_6_n_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I2_O)        0.124    17.510 f  sm/D_registers_q[7][0]_i_3_comp_2/O
                         net (fo=22, routed)          0.690    18.200    sm/M_alum_out[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124    18.324 r  sm/D_states_q[2]_i_3_comp/O
                         net (fo=1, routed)           0.595    18.919    sm/D_states_q[2]_i_3_n_0
    SLICE_X45Y26         LUT6 (Prop_lut6_I1_O)        0.124    19.043 r  sm/D_states_q[2]_i_1_comp/O
                         net (fo=1, routed)           0.339    19.381    sm/D_states_d__0[2]
    SLICE_X43Y25         FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.430    14.835    sm/clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.259    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X43Y25         FDRE (Setup_fdre_C_D)       -0.040    15.019    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -19.381    
  -------------------------------------------------------------------
                         slack                                 -4.362    

Slack (VIOLATED) :        -4.334ns  (required time - arrival time)
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.191ns  (logic 2.936ns (20.689%)  route 11.255ns (79.311%))
  Logic Levels:           20  (LUT4=1 LUT5=5 LUT6=14)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.550     5.134    display/clk_IBUF_BUFG
    SLICE_X47Y22         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=18, routed)          0.847     6.438    display/matlat_OBUF
    SLICE_X44Y22         LUT6 (Prop_lut6_I2_O)        0.124     6.562 f  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=16, routed)          0.357     6.918    display/D_sclk_counter_q_reg[4]_0
    SLICE_X42Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.042 f  display/mem_reg_0_3_0_0_i_5/O
                         net (fo=56, routed)          0.907     7.950    sm/M_display_reading
    SLICE_X41Y24         LUT5 (Prop_lut5_I0_O)        0.124     8.074 f  sm/D_registers_q[7][31]_i_162/O
                         net (fo=1, routed)           0.759     8.833    sm/D_registers_q[7][31]_i_162_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.957 r  sm/D_registers_q[7][31]_i_131/O
                         net (fo=1, routed)           0.649     9.606    sm/D_registers_q[7][31]_i_131_n_0
    SLICE_X38Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.730 r  sm/D_registers_q[7][31]_i_86/O
                         net (fo=72, routed)          0.950    10.680    sm/D_states_q_reg[6]_0[0]
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124    10.804 f  sm/D_registers_q[7][12]_i_23/O
                         net (fo=1, routed)           0.665    11.470    sm/D_registers_q[7][12]_i_23_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.594 f  sm/D_registers_q[7][12]_i_21/O
                         net (fo=1, routed)           0.295    11.888    sm/D_registers_q[7][12]_i_21_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I1_O)        0.124    12.012 r  sm/D_registers_q[7][12]_i_18/O
                         net (fo=2, routed)           0.160    12.172    sm/D_registers_q[7][12]_i_18_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I5_O)        0.124    12.296 f  sm/D_registers_q[7][17]_i_28/O
                         net (fo=1, routed)           0.154    12.450    sm/D_registers_q[7][17]_i_28_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I1_O)        0.124    12.574 r  sm/D_registers_q[7][17]_i_25/O
                         net (fo=2, routed)           0.418    12.992    sm/D_registers_q[7][12]_i_8_0
    SLICE_X39Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.116 r  sm/D_registers_q[7][17]_i_21/O
                         net (fo=2, routed)           0.305    13.421    sm/D_registers_q[7][17]_i_21_n_0
    SLICE_X39Y29         LUT5 (Prop_lut5_I0_O)        0.124    13.545 r  sm/D_registers_q[7][17]_i_11/O
                         net (fo=3, routed)           0.550    14.095    sm/D_registers_q[7][17]_i_11_n_0
    SLICE_X38Y29         LUT5 (Prop_lut5_I0_O)        0.124    14.219 r  sm/D_registers_q[7][19]_i_11/O
                         net (fo=5, routed)           0.796    15.015    sm/D_registers_q[7][19]_i_11_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.139 r  sm/D_registers_q[7][0]_i_24_comp/O
                         net (fo=1, routed)           0.598    15.736    L_reg/D_registers_q[7][0]_i_24_n_0_alias
    SLICE_X40Y29         LUT6 (Prop_lut6_I3_O)        0.124    15.860 r  L_reg/D_registers_q[7][0]_i_20_comp_1/O
                         net (fo=2, routed)           0.352    16.213    L_reg/D_registers_q[7][0]_i_20_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I2_O)        0.124    16.337 r  L_reg/D_registers_q[7][0]_i_17/O
                         net (fo=1, routed)           0.459    16.796    sm/D_registers_q[7][0]_i_17_n_0_alias
    SLICE_X42Y29         LUT6 (Prop_lut6_I5_O)        0.124    16.920 f  sm/D_registers_q[7][0]_i_6_comp/O
                         net (fo=3, routed)           0.466    17.386    sm/D_registers_q[7][0]_i_6_n_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I2_O)        0.124    17.510 r  sm/D_registers_q[7][0]_i_3_comp_2/O
                         net (fo=22, routed)          0.535    18.045    sm/M_alum_out[0]
    SLICE_X47Y26         LUT6 (Prop_lut6_I2_O)        0.124    18.169 f  sm/D_states_q[0]_i_3/O
                         net (fo=1, routed)           0.553    18.723    sm/D_states_q[0]_i_3_n_0
    SLICE_X45Y26         LUT6 (Prop_lut6_I1_O)        0.124    18.847 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.479    19.326    sm/D_states_d__0[0]
    SLICE_X43Y25         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.430    14.835    sm/clk_IBUF_BUFG
    SLICE_X43Y25         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.259    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X43Y25         FDSE (Setup_fdse_C_D)       -0.067    14.992    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                         -19.326    
  -------------------------------------------------------------------
                         slack                                 -4.334    

Slack (VIOLATED) :        -4.327ns  (required time - arrival time)
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.285ns  (logic 3.060ns (21.421%)  route 11.225ns (78.579%))
  Logic Levels:           21  (LUT4=1 LUT5=6 LUT6=14)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.550     5.134    display/clk_IBUF_BUFG
    SLICE_X47Y22         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=18, routed)          0.847     6.438    display/matlat_OBUF
    SLICE_X44Y22         LUT6 (Prop_lut6_I2_O)        0.124     6.562 f  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=16, routed)          0.357     6.918    display/D_sclk_counter_q_reg[4]_0
    SLICE_X42Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.042 f  display/mem_reg_0_3_0_0_i_5/O
                         net (fo=56, routed)          0.907     7.950    sm/M_display_reading
    SLICE_X41Y24         LUT5 (Prop_lut5_I0_O)        0.124     8.074 f  sm/D_registers_q[7][31]_i_162/O
                         net (fo=1, routed)           0.759     8.833    sm/D_registers_q[7][31]_i_162_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.957 r  sm/D_registers_q[7][31]_i_131/O
                         net (fo=1, routed)           0.649     9.606    sm/D_registers_q[7][31]_i_131_n_0
    SLICE_X38Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.730 r  sm/D_registers_q[7][31]_i_86/O
                         net (fo=72, routed)          0.950    10.680    sm/D_states_q_reg[6]_0[0]
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124    10.804 f  sm/D_registers_q[7][12]_i_23/O
                         net (fo=1, routed)           0.665    11.470    sm/D_registers_q[7][12]_i_23_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.594 f  sm/D_registers_q[7][12]_i_21/O
                         net (fo=1, routed)           0.295    11.888    sm/D_registers_q[7][12]_i_21_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I1_O)        0.124    12.012 r  sm/D_registers_q[7][12]_i_18/O
                         net (fo=2, routed)           0.160    12.172    sm/D_registers_q[7][12]_i_18_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I5_O)        0.124    12.296 f  sm/D_registers_q[7][17]_i_28/O
                         net (fo=1, routed)           0.154    12.450    sm/D_registers_q[7][17]_i_28_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I1_O)        0.124    12.574 r  sm/D_registers_q[7][17]_i_25/O
                         net (fo=2, routed)           0.418    12.992    sm/D_registers_q[7][12]_i_8_0
    SLICE_X39Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.116 r  sm/D_registers_q[7][17]_i_21/O
                         net (fo=2, routed)           0.305    13.421    sm/D_registers_q[7][17]_i_21_n_0
    SLICE_X39Y29         LUT5 (Prop_lut5_I0_O)        0.124    13.545 r  sm/D_registers_q[7][17]_i_11/O
                         net (fo=3, routed)           0.550    14.095    sm/D_registers_q[7][17]_i_11_n_0
    SLICE_X38Y29         LUT5 (Prop_lut5_I0_O)        0.124    14.219 r  sm/D_registers_q[7][19]_i_11/O
                         net (fo=5, routed)           0.796    15.015    sm/D_registers_q[7][19]_i_11_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.139 r  sm/D_registers_q[7][0]_i_24_comp/O
                         net (fo=1, routed)           0.598    15.736    L_reg/D_registers_q[7][0]_i_24_n_0_alias
    SLICE_X40Y29         LUT6 (Prop_lut6_I3_O)        0.124    15.860 r  L_reg/D_registers_q[7][0]_i_20_comp_1/O
                         net (fo=2, routed)           0.352    16.213    L_reg/D_registers_q[7][0]_i_20_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I2_O)        0.124    16.337 r  L_reg/D_registers_q[7][0]_i_17/O
                         net (fo=1, routed)           0.459    16.796    sm/D_registers_q[7][0]_i_17_n_0_alias
    SLICE_X42Y29         LUT6 (Prop_lut6_I5_O)        0.124    16.920 f  sm/D_registers_q[7][0]_i_6_comp/O
                         net (fo=3, routed)           0.466    17.386    sm/D_registers_q[7][0]_i_6_n_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I2_O)        0.124    17.510 r  sm/D_registers_q[7][0]_i_3_comp_2/O
                         net (fo=22, routed)          0.393    17.903    sm/M_alum_out[0]
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.124    18.027 f  sm/D_states_q[1]_i_21/O
                         net (fo=1, routed)           0.348    18.374    sm/D_states_q[1]_i_21_n_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I0_O)        0.124    18.498 r  sm/D_states_q[1]_i_6/O
                         net (fo=1, routed)           0.797    19.295    sm/D_states_q[1]_i_6_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124    19.419 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000    19.419    sm/D_states_d__0[1]
    SLICE_X44Y27         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.434    14.839    sm/clk_IBUF_BUFG
    SLICE_X44Y27         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.259    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X44Y27         FDRE (Setup_fdre_C_D)        0.029    15.092    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -19.419    
  -------------------------------------------------------------------
                         slack                                 -4.327    

Slack (VIOLATED) :        -4.310ns  (required time - arrival time)
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.210ns  (logic 2.936ns (20.662%)  route 11.274ns (79.338%))
  Logic Levels:           20  (LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.550     5.134    display/clk_IBUF_BUFG
    SLICE_X47Y22         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=18, routed)          0.847     6.438    display/matlat_OBUF
    SLICE_X44Y22         LUT6 (Prop_lut6_I2_O)        0.124     6.562 f  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=16, routed)          0.357     6.918    display/D_sclk_counter_q_reg[4]_0
    SLICE_X42Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.042 f  display/mem_reg_0_3_0_0_i_5/O
                         net (fo=56, routed)          0.907     7.950    sm/M_display_reading
    SLICE_X41Y24         LUT5 (Prop_lut5_I0_O)        0.124     8.074 f  sm/D_registers_q[7][31]_i_162/O
                         net (fo=1, routed)           0.759     8.833    sm/D_registers_q[7][31]_i_162_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.957 r  sm/D_registers_q[7][31]_i_131/O
                         net (fo=1, routed)           0.649     9.606    sm/D_registers_q[7][31]_i_131_n_0
    SLICE_X38Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.730 r  sm/D_registers_q[7][31]_i_86/O
                         net (fo=72, routed)          0.950    10.680    sm/D_states_q_reg[6]_0[0]
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124    10.804 f  sm/D_registers_q[7][12]_i_23/O
                         net (fo=1, routed)           0.665    11.470    sm/D_registers_q[7][12]_i_23_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.594 f  sm/D_registers_q[7][12]_i_21/O
                         net (fo=1, routed)           0.295    11.888    sm/D_registers_q[7][12]_i_21_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I1_O)        0.124    12.012 r  sm/D_registers_q[7][12]_i_18/O
                         net (fo=2, routed)           0.160    12.172    sm/D_registers_q[7][12]_i_18_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I5_O)        0.124    12.296 f  sm/D_registers_q[7][17]_i_28/O
                         net (fo=1, routed)           0.154    12.450    sm/D_registers_q[7][17]_i_28_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I1_O)        0.124    12.574 r  sm/D_registers_q[7][17]_i_25/O
                         net (fo=2, routed)           0.418    12.992    sm/D_registers_q[7][12]_i_8_0
    SLICE_X39Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.116 r  sm/D_registers_q[7][17]_i_21/O
                         net (fo=2, routed)           0.305    13.421    sm/D_registers_q[7][17]_i_21_n_0
    SLICE_X39Y29         LUT5 (Prop_lut5_I0_O)        0.124    13.545 r  sm/D_registers_q[7][17]_i_11/O
                         net (fo=3, routed)           0.550    14.095    sm/D_registers_q[7][17]_i_11_n_0
    SLICE_X38Y29         LUT5 (Prop_lut5_I0_O)        0.124    14.219 r  sm/D_registers_q[7][19]_i_11/O
                         net (fo=5, routed)           0.796    15.015    sm/D_registers_q[7][19]_i_11_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.139 r  sm/D_registers_q[7][0]_i_24_comp/O
                         net (fo=1, routed)           0.598    15.736    L_reg/D_registers_q[7][0]_i_24_n_0_alias
    SLICE_X40Y29         LUT6 (Prop_lut6_I3_O)        0.124    15.860 r  L_reg/D_registers_q[7][0]_i_20_comp_1/O
                         net (fo=2, routed)           0.352    16.213    L_reg/D_registers_q[7][0]_i_20_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I2_O)        0.124    16.337 r  L_reg/D_registers_q[7][0]_i_17/O
                         net (fo=1, routed)           0.459    16.796    sm/D_registers_q[7][0]_i_17_n_0_alias
    SLICE_X42Y29         LUT6 (Prop_lut6_I5_O)        0.124    16.920 f  sm/D_registers_q[7][0]_i_6_comp/O
                         net (fo=3, routed)           0.466    17.386    sm/D_registers_q[7][0]_i_6_n_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I2_O)        0.124    17.510 r  sm/D_registers_q[7][0]_i_3_comp_2/O
                         net (fo=22, routed)          0.550    18.060    sm/M_alum_out[0]
    SLICE_X44Y27         LUT5 (Prop_lut5_I4_O)        0.124    18.184 f  sm/D_states_q[7]_i_9/O
                         net (fo=2, routed)           0.515    18.698    sm/D_states_q[7]_i_9_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I4_O)        0.124    18.822 r  sm/D_states_q[6]_i_1_comp/O
                         net (fo=1, routed)           0.522    19.344    sm/D_states_d__0[6]
    SLICE_X42Y27         FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.433    14.838    sm/clk_IBUF_BUFG
    SLICE_X42Y27         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.259    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X42Y27         FDRE (Setup_fdre_C_D)       -0.028    15.034    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -19.344    
  -------------------------------------------------------------------
                         slack                                 -4.310    

Slack (VIOLATED) :        -4.300ns  (required time - arrival time)
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.144ns  (logic 2.936ns (20.757%)  route 11.208ns (79.243%))
  Logic Levels:           20  (LUT4=1 LUT5=5 LUT6=14)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.550     5.134    display/clk_IBUF_BUFG
    SLICE_X47Y22         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=18, routed)          0.847     6.438    display/matlat_OBUF
    SLICE_X44Y22         LUT6 (Prop_lut6_I2_O)        0.124     6.562 f  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=16, routed)          0.357     6.918    display/D_sclk_counter_q_reg[4]_0
    SLICE_X42Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.042 f  display/mem_reg_0_3_0_0_i_5/O
                         net (fo=56, routed)          0.907     7.950    sm/M_display_reading
    SLICE_X41Y24         LUT5 (Prop_lut5_I0_O)        0.124     8.074 f  sm/D_registers_q[7][31]_i_162/O
                         net (fo=1, routed)           0.759     8.833    sm/D_registers_q[7][31]_i_162_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.957 r  sm/D_registers_q[7][31]_i_131/O
                         net (fo=1, routed)           0.649     9.606    sm/D_registers_q[7][31]_i_131_n_0
    SLICE_X38Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.730 r  sm/D_registers_q[7][31]_i_86/O
                         net (fo=72, routed)          0.950    10.680    sm/D_states_q_reg[6]_0[0]
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124    10.804 f  sm/D_registers_q[7][12]_i_23/O
                         net (fo=1, routed)           0.665    11.470    sm/D_registers_q[7][12]_i_23_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.594 f  sm/D_registers_q[7][12]_i_21/O
                         net (fo=1, routed)           0.295    11.888    sm/D_registers_q[7][12]_i_21_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I1_O)        0.124    12.012 r  sm/D_registers_q[7][12]_i_18/O
                         net (fo=2, routed)           0.160    12.172    sm/D_registers_q[7][12]_i_18_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I5_O)        0.124    12.296 f  sm/D_registers_q[7][17]_i_28/O
                         net (fo=1, routed)           0.154    12.450    sm/D_registers_q[7][17]_i_28_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I1_O)        0.124    12.574 r  sm/D_registers_q[7][17]_i_25/O
                         net (fo=2, routed)           0.418    12.992    sm/D_registers_q[7][12]_i_8_0
    SLICE_X39Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.116 r  sm/D_registers_q[7][17]_i_21/O
                         net (fo=2, routed)           0.305    13.421    sm/D_registers_q[7][17]_i_21_n_0
    SLICE_X39Y29         LUT5 (Prop_lut5_I0_O)        0.124    13.545 r  sm/D_registers_q[7][17]_i_11/O
                         net (fo=3, routed)           0.550    14.095    sm/D_registers_q[7][17]_i_11_n_0
    SLICE_X38Y29         LUT5 (Prop_lut5_I0_O)        0.124    14.219 r  sm/D_registers_q[7][19]_i_11/O
                         net (fo=5, routed)           0.796    15.015    sm/D_registers_q[7][19]_i_11_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.139 r  sm/D_registers_q[7][0]_i_24_comp/O
                         net (fo=1, routed)           0.598    15.736    L_reg/D_registers_q[7][0]_i_24_n_0_alias
    SLICE_X40Y29         LUT6 (Prop_lut6_I3_O)        0.124    15.860 r  L_reg/D_registers_q[7][0]_i_20_comp_1/O
                         net (fo=2, routed)           0.352    16.213    L_reg/D_registers_q[7][0]_i_20_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I2_O)        0.124    16.337 r  L_reg/D_registers_q[7][0]_i_17/O
                         net (fo=1, routed)           0.459    16.796    sm/D_registers_q[7][0]_i_17_n_0_alias
    SLICE_X42Y29         LUT6 (Prop_lut6_I5_O)        0.124    16.920 f  sm/D_registers_q[7][0]_i_6_comp/O
                         net (fo=3, routed)           0.466    17.386    sm/D_registers_q[7][0]_i_6_n_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I2_O)        0.124    17.510 r  sm/D_registers_q[7][0]_i_3_comp_2/O
                         net (fo=22, routed)          0.400    17.910    sm/M_alum_out[0]
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124    18.034 r  sm/D_states_q[4]_i_3/O
                         net (fo=1, routed)           0.787    18.821    sm/D_states_q[4]_i_3_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I2_O)        0.124    18.945 r  sm/D_states_q[4]_i_1_comp_1/O
                         net (fo=1, routed)           0.334    19.279    sm/D_states_d__0[4]
    SLICE_X45Y25         FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.431    14.836    sm/clk_IBUF_BUFG
    SLICE_X45Y25         FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.259    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X45Y25         FDSE (Setup_fdse_C_D)       -0.081    14.979    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.979    
                         arrival time                         -19.279    
  -------------------------------------------------------------------
                         slack                                 -4.300    

Slack (VIOLATED) :        -4.246ns  (required time - arrival time)
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.661ns  (logic 2.812ns (20.584%)  route 10.849ns (79.416%))
  Logic Levels:           19  (LUT4=1 LUT5=5 LUT6=13)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.550     5.134    display/clk_IBUF_BUFG
    SLICE_X47Y22         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=18, routed)          0.847     6.438    display/matlat_OBUF
    SLICE_X44Y22         LUT6 (Prop_lut6_I2_O)        0.124     6.562 f  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=16, routed)          0.357     6.918    display/D_sclk_counter_q_reg[4]_0
    SLICE_X42Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.042 f  display/mem_reg_0_3_0_0_i_5/O
                         net (fo=56, routed)          0.907     7.950    sm/M_display_reading
    SLICE_X41Y24         LUT5 (Prop_lut5_I0_O)        0.124     8.074 f  sm/D_registers_q[7][31]_i_162/O
                         net (fo=1, routed)           0.759     8.833    sm/D_registers_q[7][31]_i_162_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.957 r  sm/D_registers_q[7][31]_i_131/O
                         net (fo=1, routed)           0.649     9.606    sm/D_registers_q[7][31]_i_131_n_0
    SLICE_X38Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.730 r  sm/D_registers_q[7][31]_i_86/O
                         net (fo=72, routed)          0.950    10.680    sm/D_states_q_reg[6]_0[0]
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124    10.804 f  sm/D_registers_q[7][12]_i_23/O
                         net (fo=1, routed)           0.665    11.470    sm/D_registers_q[7][12]_i_23_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.594 f  sm/D_registers_q[7][12]_i_21/O
                         net (fo=1, routed)           0.295    11.888    sm/D_registers_q[7][12]_i_21_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I1_O)        0.124    12.012 r  sm/D_registers_q[7][12]_i_18/O
                         net (fo=2, routed)           0.160    12.172    sm/D_registers_q[7][12]_i_18_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I5_O)        0.124    12.296 f  sm/D_registers_q[7][17]_i_28/O
                         net (fo=1, routed)           0.154    12.450    sm/D_registers_q[7][17]_i_28_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I1_O)        0.124    12.574 r  sm/D_registers_q[7][17]_i_25/O
                         net (fo=2, routed)           0.418    12.992    sm/D_registers_q[7][12]_i_8_0
    SLICE_X39Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.116 r  sm/D_registers_q[7][17]_i_21/O
                         net (fo=2, routed)           0.305    13.421    sm/D_registers_q[7][17]_i_21_n_0
    SLICE_X39Y29         LUT5 (Prop_lut5_I0_O)        0.124    13.545 r  sm/D_registers_q[7][17]_i_11/O
                         net (fo=3, routed)           0.550    14.095    sm/D_registers_q[7][17]_i_11_n_0
    SLICE_X38Y29         LUT5 (Prop_lut5_I0_O)        0.124    14.219 r  sm/D_registers_q[7][19]_i_11/O
                         net (fo=5, routed)           0.796    15.015    sm/D_registers_q[7][19]_i_11_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.139 r  sm/D_registers_q[7][0]_i_24_comp/O
                         net (fo=1, routed)           0.598    15.736    L_reg/D_registers_q[7][0]_i_24_n_0_alias
    SLICE_X40Y29         LUT6 (Prop_lut6_I3_O)        0.124    15.860 r  L_reg/D_registers_q[7][0]_i_20_comp_1/O
                         net (fo=2, routed)           0.352    16.213    L_reg/D_registers_q[7][0]_i_20_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I2_O)        0.124    16.337 r  L_reg/D_registers_q[7][0]_i_17/O
                         net (fo=1, routed)           0.459    16.796    sm/D_registers_q[7][0]_i_17_n_0_alias
    SLICE_X42Y29         LUT6 (Prop_lut6_I5_O)        0.124    16.920 f  sm/D_registers_q[7][0]_i_6_comp/O
                         net (fo=3, routed)           0.466    17.386    sm/D_registers_q[7][0]_i_6_n_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I2_O)        0.124    17.510 r  sm/D_registers_q[7][0]_i_3_comp_2/O
                         net (fo=22, routed)          0.587    18.097    sm/M_alum_out[0]
    SLICE_X49Y30         LUT6 (Prop_lut6_I4_O)        0.124    18.221 r  sm/ram_reg_i_13_comp_1/O
                         net (fo=1, routed)           0.575    18.795    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y13         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.487    14.891    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y13         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.151    
                         clock uncertainty           -0.035    15.116    
    RAMB18_X1Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    14.550    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                         -18.795    
  -------------------------------------------------------------------
                         slack                                 -4.246    

Slack (VIOLATED) :        -4.230ns  (required time - arrival time)
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.091ns  (logic 2.936ns (20.836%)  route 11.155ns (79.164%))
  Logic Levels:           20  (LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.550     5.134    display/clk_IBUF_BUFG
    SLICE_X47Y22         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=18, routed)          0.847     6.438    display/matlat_OBUF
    SLICE_X44Y22         LUT6 (Prop_lut6_I2_O)        0.124     6.562 f  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=16, routed)          0.357     6.918    display/D_sclk_counter_q_reg[4]_0
    SLICE_X42Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.042 f  display/mem_reg_0_3_0_0_i_5/O
                         net (fo=56, routed)          0.907     7.950    sm/M_display_reading
    SLICE_X41Y24         LUT5 (Prop_lut5_I0_O)        0.124     8.074 f  sm/D_registers_q[7][31]_i_162/O
                         net (fo=1, routed)           0.759     8.833    sm/D_registers_q[7][31]_i_162_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.957 r  sm/D_registers_q[7][31]_i_131/O
                         net (fo=1, routed)           0.649     9.606    sm/D_registers_q[7][31]_i_131_n_0
    SLICE_X38Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.730 r  sm/D_registers_q[7][31]_i_86/O
                         net (fo=72, routed)          0.950    10.680    sm/D_states_q_reg[6]_0[0]
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124    10.804 f  sm/D_registers_q[7][12]_i_23/O
                         net (fo=1, routed)           0.665    11.470    sm/D_registers_q[7][12]_i_23_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.594 f  sm/D_registers_q[7][12]_i_21/O
                         net (fo=1, routed)           0.295    11.888    sm/D_registers_q[7][12]_i_21_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I1_O)        0.124    12.012 r  sm/D_registers_q[7][12]_i_18/O
                         net (fo=2, routed)           0.160    12.172    sm/D_registers_q[7][12]_i_18_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I5_O)        0.124    12.296 f  sm/D_registers_q[7][17]_i_28/O
                         net (fo=1, routed)           0.154    12.450    sm/D_registers_q[7][17]_i_28_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I1_O)        0.124    12.574 r  sm/D_registers_q[7][17]_i_25/O
                         net (fo=2, routed)           0.418    12.992    sm/D_registers_q[7][12]_i_8_0
    SLICE_X39Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.116 r  sm/D_registers_q[7][17]_i_21/O
                         net (fo=2, routed)           0.305    13.421    sm/D_registers_q[7][17]_i_21_n_0
    SLICE_X39Y29         LUT5 (Prop_lut5_I0_O)        0.124    13.545 r  sm/D_registers_q[7][17]_i_11/O
                         net (fo=3, routed)           0.550    14.095    sm/D_registers_q[7][17]_i_11_n_0
    SLICE_X38Y29         LUT5 (Prop_lut5_I0_O)        0.124    14.219 r  sm/D_registers_q[7][19]_i_11/O
                         net (fo=5, routed)           0.796    15.015    sm/D_registers_q[7][19]_i_11_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.139 r  sm/D_registers_q[7][0]_i_24_comp/O
                         net (fo=1, routed)           0.598    15.736    L_reg/D_registers_q[7][0]_i_24_n_0_alias
    SLICE_X40Y29         LUT6 (Prop_lut6_I3_O)        0.124    15.860 f  L_reg/D_registers_q[7][0]_i_20_comp_1/O
                         net (fo=2, routed)           0.352    16.213    L_reg/D_registers_q[7][0]_i_20_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I2_O)        0.124    16.337 f  L_reg/D_registers_q[7][0]_i_17/O
                         net (fo=1, routed)           0.459    16.796    sm/D_registers_q[7][0]_i_17_n_0_alias
    SLICE_X42Y29         LUT6 (Prop_lut6_I5_O)        0.124    16.920 r  sm/D_registers_q[7][0]_i_6_comp/O
                         net (fo=3, routed)           0.466    17.386    sm/D_registers_q[7][0]_i_6_n_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I2_O)        0.124    17.510 f  sm/D_registers_q[7][0]_i_3_comp_2/O
                         net (fo=22, routed)          0.550    18.060    sm/M_alum_out[0]
    SLICE_X44Y27         LUT5 (Prop_lut5_I4_O)        0.124    18.184 r  sm/D_states_q[7]_i_9/O
                         net (fo=2, routed)           0.292    18.475    sm/D_states_q[7]_i_9_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I2_O)        0.124    18.599 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.626    19.225    sm/D_states_d__0[7]
    SLICE_X43Y27         FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.433    14.838    sm/clk_IBUF_BUFG
    SLICE_X43Y27         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.259    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X43Y27         FDSE (Setup_fdse_C_D)       -0.067    14.995    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                         -19.225    
  -------------------------------------------------------------------
                         slack                                 -4.230    

Slack (VIOLATED) :        -4.209ns  (required time - arrival time)
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.165ns  (logic 3.308ns (23.354%)  route 10.857ns (76.646%))
  Logic Levels:           23  (LUT4=1 LUT5=4 LUT6=18)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.550     5.134    display/clk_IBUF_BUFG
    SLICE_X47Y22         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=18, routed)          0.847     6.438    display/matlat_OBUF
    SLICE_X44Y22         LUT6 (Prop_lut6_I2_O)        0.124     6.562 f  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=16, routed)          0.357     6.918    display/D_sclk_counter_q_reg[4]_0
    SLICE_X42Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.042 f  display/mem_reg_0_3_0_0_i_5/O
                         net (fo=56, routed)          0.907     7.950    sm/M_display_reading
    SLICE_X41Y24         LUT5 (Prop_lut5_I0_O)        0.124     8.074 f  sm/D_registers_q[7][31]_i_162/O
                         net (fo=1, routed)           0.759     8.833    sm/D_registers_q[7][31]_i_162_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.957 r  sm/D_registers_q[7][31]_i_131/O
                         net (fo=1, routed)           0.649     9.606    sm/D_registers_q[7][31]_i_131_n_0
    SLICE_X38Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.730 r  sm/D_registers_q[7][31]_i_86/O
                         net (fo=72, routed)          0.950    10.680    sm/D_states_q_reg[6]_0[0]
    SLICE_X39Y25         LUT5 (Prop_lut5_I4_O)        0.124    10.804 f  sm/D_registers_q[7][12]_i_23/O
                         net (fo=1, routed)           0.665    11.470    sm/D_registers_q[7][12]_i_23_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.594 f  sm/D_registers_q[7][12]_i_21/O
                         net (fo=1, routed)           0.295    11.888    sm/D_registers_q[7][12]_i_21_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I1_O)        0.124    12.012 r  sm/D_registers_q[7][12]_i_18/O
                         net (fo=2, routed)           0.160    12.172    sm/D_registers_q[7][12]_i_18_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I5_O)        0.124    12.296 f  sm/D_registers_q[7][17]_i_28/O
                         net (fo=1, routed)           0.154    12.450    sm/D_registers_q[7][17]_i_28_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I1_O)        0.124    12.574 r  sm/D_registers_q[7][17]_i_25/O
                         net (fo=2, routed)           0.320    12.894    L_reg/D_registers_q[7][22]_i_25_2
    SLICE_X40Y27         LUT6 (Prop_lut6_I5_O)        0.124    13.018 f  L_reg/D_registers_q[7][22]_i_28/O
                         net (fo=1, routed)           0.444    13.462    L_reg/D_registers_q[7][22]_i_28_n_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.586 r  L_reg/D_registers_q[7][22]_i_25/O
                         net (fo=3, routed)           0.433    14.019    L_reg/D_registers_q[7][22]_i_25_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I5_O)        0.124    14.143 f  L_reg/D_registers_q[7][27]_i_29/O
                         net (fo=1, routed)           0.303    14.446    sm/D_registers_q[7][31]_i_181
    SLICE_X40Y30         LUT6 (Prop_lut6_I1_O)        0.124    14.570 r  sm/D_registers_q[7][27]_i_27/O
                         net (fo=4, routed)           0.379    14.949    L_reg/D_registers_q[7][31]_i_161_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.073 f  L_reg/D_registers_q[7][31]_i_181/O
                         net (fo=1, routed)           0.298    15.371    L_reg/D_registers_q[7][31]_i_181_n_0
    SLICE_X42Y30         LUT6 (Prop_lut6_I1_O)        0.124    15.495 r  L_reg/D_registers_q[7][31]_i_161/O
                         net (fo=3, routed)           0.331    15.826    L_reg/D_registers_q[7][31]_i_161_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I5_O)        0.124    15.950 f  L_reg/D_registers_q[7][0]_i_15/O
                         net (fo=1, routed)           0.291    16.241    L_reg/D_registers_q[7][0]_i_15_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I1_O)        0.124    16.365 r  L_reg/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.166    16.531    sm/D_states_q[3]_i_23_1
    SLICE_X45Y30         LUT5 (Prop_lut5_I1_O)        0.124    16.655 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.828    17.483    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124    17.607 r  sm/D_states_q[3]_i_21/O
                         net (fo=1, routed)           0.432    18.039    sm/D_states_q[3]_i_21_n_0
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124    18.163 r  sm/D_states_q[3]_i_13/O
                         net (fo=1, routed)           0.295    18.458    sm/D_states_q[3]_i_13_n_0
    SLICE_X45Y28         LUT6 (Prop_lut6_I5_O)        0.124    18.582 r  sm/D_states_q[3]_i_4_comp_1/O
                         net (fo=1, routed)           0.594    19.175    sm/D_states_q[3]_i_4_n_0
    SLICE_X43Y26         LUT5 (Prop_lut5_I2_O)        0.124    19.299 r  sm/D_states_q[3]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    19.299    sm/D_states_d__0[3]
    SLICE_X43Y26         FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.432    14.837    sm/clk_IBUF_BUFG
    SLICE_X43Y26         FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.259    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X43Y26         FDSE (Setup_fdse_C_D)        0.029    15.090    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -19.299    
  -------------------------------------------------------------------
                         slack                                 -4.209    

Slack (VIOLATED) :        -4.038ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.797ns  (logic 2.579ns (18.692%)  route 11.218ns (81.308%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X44Y27         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         1.457     7.047    sm/D_states_q[1]
    SLICE_X45Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.171 f  sm/D_registers_q[7][31]_i_182/O
                         net (fo=1, routed)           0.445     7.615    sm/D_registers_q[7][31]_i_182_n_0
    SLICE_X45Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.739 r  sm/D_registers_q[7][31]_i_172/O
                         net (fo=1, routed)           0.447     8.187    sm/D_registers_q[7][31]_i_172_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.311 f  sm/D_registers_q[7][31]_i_151/O
                         net (fo=1, routed)           0.647     8.958    sm/D_registers_q[7][31]_i_151_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.082 r  sm/D_registers_q[7][31]_i_117/O
                         net (fo=38, routed)          1.045    10.127    sm/M_sm_bsel[0]
    SLICE_X41Y25         LUT5 (Prop_lut5_I3_O)        0.124    10.251 r  sm/D_registers_q[7][1]_i_8/O
                         net (fo=86, routed)          1.668    11.919    L_reg/M_alum_b[1]
    SLICE_X46Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.043 f  L_reg/D_registers_q[7][7]_i_14/O
                         net (fo=2, routed)           0.507    12.550    L_reg/D_registers_q[7][7]_i_14_n_0
    SLICE_X47Y32         LUT3 (Prop_lut3_I2_O)        0.124    12.674 f  L_reg/D_registers_q[7][3]_i_8/O
                         net (fo=2, routed)           0.275    12.949    sm/D_registers_q[7][11]_i_6_1
    SLICE_X47Y32         LUT5 (Prop_lut5_I1_O)        0.124    13.073 f  sm/D_registers_q[7][11]_i_8/O
                         net (fo=1, routed)           0.799    13.873    sm/D_registers_q[7][11]_i_8_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I4_O)        0.124    13.997 f  sm/D_registers_q[7][11]_i_6_comp/O
                         net (fo=1, routed)           0.515    14.512    sm/D_registers_q[7][11]_i_6_n_0
    SLICE_X39Y29         LUT6 (Prop_lut6_I4_O)        0.124    14.636 f  sm/D_registers_q[7][11]_i_3/O
                         net (fo=1, routed)           0.000    14.636    sm/D_registers_q[7][11]_i_3_n_0
    SLICE_X39Y29         MUXF7 (Prop_muxf7_I0_O)      0.212    14.848 f  sm/D_registers_q_reg[7][11]_i_2/O
                         net (fo=2, routed)           0.829    15.677    sm/M_alum_out[11]
    SLICE_X44Y29         LUT6 (Prop_lut6_I1_O)        0.299    15.976 f  sm/D_states_q[7]_i_40_comp/O
                         net (fo=1, routed)           0.807    16.783    sm/D_states_q[7]_i_40_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124    16.907 f  sm/D_states_q[7]_i_28_comp_1/O
                         net (fo=2, routed)           0.415    17.322    sm/D_states_q[7]_i_28_n_0
    SLICE_X43Y29         LUT4 (Prop_lut4_I3_O)        0.124    17.446 r  sm/D_states_q[7]_i_17_comp_4/O
                         net (fo=1, routed)           0.796    18.243    sm/D_states_q[7]_i_17_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124    18.367 r  sm/D_states_q[7]_i_1_comp_2/O
                         net (fo=8, routed)           0.565    18.932    sm/D_states_q[7]_i_1_n_0
    SLICE_X44Y27         FDRE                                         r  sm/D_states_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.434    14.839    sm/clk_IBUF_BUFG
    SLICE_X44Y27         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.295    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X44Y27         FDRE (Setup_fdre_C_CE)      -0.205    14.894    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                         -18.932    
  -------------------------------------------------------------------
                         slack                                 -4.038    

Slack (VIOLATED) :        -4.036ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.795ns  (logic 2.579ns (18.695%)  route 11.216ns (81.305%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X44Y27         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         1.457     7.047    sm/D_states_q[1]
    SLICE_X45Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.171 f  sm/D_registers_q[7][31]_i_182/O
                         net (fo=1, routed)           0.445     7.615    sm/D_registers_q[7][31]_i_182_n_0
    SLICE_X45Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.739 r  sm/D_registers_q[7][31]_i_172/O
                         net (fo=1, routed)           0.447     8.187    sm/D_registers_q[7][31]_i_172_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.311 f  sm/D_registers_q[7][31]_i_151/O
                         net (fo=1, routed)           0.647     8.958    sm/D_registers_q[7][31]_i_151_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.082 r  sm/D_registers_q[7][31]_i_117/O
                         net (fo=38, routed)          1.045    10.127    sm/M_sm_bsel[0]
    SLICE_X41Y25         LUT5 (Prop_lut5_I3_O)        0.124    10.251 r  sm/D_registers_q[7][1]_i_8/O
                         net (fo=86, routed)          1.668    11.919    L_reg/M_alum_b[1]
    SLICE_X46Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.043 f  L_reg/D_registers_q[7][7]_i_14/O
                         net (fo=2, routed)           0.507    12.550    L_reg/D_registers_q[7][7]_i_14_n_0
    SLICE_X47Y32         LUT3 (Prop_lut3_I2_O)        0.124    12.674 f  L_reg/D_registers_q[7][3]_i_8/O
                         net (fo=2, routed)           0.275    12.949    sm/D_registers_q[7][11]_i_6_1
    SLICE_X47Y32         LUT5 (Prop_lut5_I1_O)        0.124    13.073 f  sm/D_registers_q[7][11]_i_8/O
                         net (fo=1, routed)           0.799    13.873    sm/D_registers_q[7][11]_i_8_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I4_O)        0.124    13.997 f  sm/D_registers_q[7][11]_i_6_comp/O
                         net (fo=1, routed)           0.515    14.512    sm/D_registers_q[7][11]_i_6_n_0
    SLICE_X39Y29         LUT6 (Prop_lut6_I4_O)        0.124    14.636 f  sm/D_registers_q[7][11]_i_3/O
                         net (fo=1, routed)           0.000    14.636    sm/D_registers_q[7][11]_i_3_n_0
    SLICE_X39Y29         MUXF7 (Prop_muxf7_I0_O)      0.212    14.848 f  sm/D_registers_q_reg[7][11]_i_2/O
                         net (fo=2, routed)           0.829    15.677    sm/M_alum_out[11]
    SLICE_X44Y29         LUT6 (Prop_lut6_I1_O)        0.299    15.976 f  sm/D_states_q[7]_i_40_comp/O
                         net (fo=1, routed)           0.807    16.783    sm/D_states_q[7]_i_40_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124    16.907 f  sm/D_states_q[7]_i_28_comp_1/O
                         net (fo=2, routed)           0.415    17.322    sm/D_states_q[7]_i_28_n_0
    SLICE_X43Y29         LUT4 (Prop_lut4_I3_O)        0.124    17.446 r  sm/D_states_q[7]_i_17_comp_4/O
                         net (fo=1, routed)           0.796    18.243    sm/D_states_q[7]_i_17_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.124    18.367 r  sm/D_states_q[7]_i_1_comp_2/O
                         net (fo=8, routed)           0.563    18.929    sm/D_states_q[7]_i_1_n_0
    SLICE_X42Y27         FDRE                                         r  sm/D_states_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.433    14.838    sm/clk_IBUF_BUFG
    SLICE_X42Y27         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.259    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X42Y27         FDRE (Setup_fdre_C_CE)      -0.169    14.893    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                         -18.929    
  -------------------------------------------------------------------
                         slack                                 -4.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X31Y45         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.876    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y45         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y45         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X30Y45         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X31Y45         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.876    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y45         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y45         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X30Y45         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X31Y45         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.876    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y45         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y45         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X30Y45         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X31Y45         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.876    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y45         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y45         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X30Y45         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.943%)  route 0.274ns (66.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X32Y41         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.274     1.921    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y41         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.831     2.021    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y41         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.522    
    SLICE_X30Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.832    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.943%)  route 0.274ns (66.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X32Y41         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.274     1.921    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y41         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.831     2.021    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y41         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.522    
    SLICE_X30Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.832    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.943%)  route 0.274ns (66.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X32Y41         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.274     1.921    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y41         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.831     2.021    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y41         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.522    
    SLICE_X30Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.832    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.943%)  route 0.274ns (66.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X32Y41         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.274     1.921    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y41         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.831     2.021    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y41         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.522    
    SLICE_X30Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.832    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (35.001%)  route 0.238ns (64.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X31Y45         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.872    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y45         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y45         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X30Y45         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.775    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (35.001%)  route 0.238ns (64.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X31Y45         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.872    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y45         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y45         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X30Y45         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.775    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y12   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y13   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y29   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y20   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y20   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y25   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y20   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y23   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y25   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y43   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y43   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y43   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y43   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y43   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y43   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y43   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y43   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y41   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y41   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y43   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y43   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y43   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y43   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y43   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y43   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y43   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y43   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y41   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y41   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.784ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.443ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.784ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.797ns  (logic 1.072ns (22.349%)  route 3.725ns (77.651%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.419     5.549 r  sm/D_states_q_reg[2]/Q
                         net (fo=228, routed)         2.184     7.734    sm/D_states_q_reg[5]_0[1]
    SLICE_X34Y35         LUT2 (Prop_lut2_I1_O)        0.325     8.059 r  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           0.755     8.814    sm/D_states_q_reg[0]_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I5_O)        0.328     9.142 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.785     9.927    fifo_reset_cond/AS[0]
    SLICE_X36Y37         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.441    14.846    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y37         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X36Y37         FDPE (Recov_fdpe_C_PRE)     -0.359    14.711    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                          -9.927    
  -------------------------------------------------------------------
                         slack                                  4.784    

Slack (MET) :             4.784ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.797ns  (logic 1.072ns (22.349%)  route 3.725ns (77.651%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.419     5.549 r  sm/D_states_q_reg[2]/Q
                         net (fo=228, routed)         2.184     7.734    sm/D_states_q_reg[5]_0[1]
    SLICE_X34Y35         LUT2 (Prop_lut2_I1_O)        0.325     8.059 r  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           0.755     8.814    sm/D_states_q_reg[0]_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I5_O)        0.328     9.142 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.785     9.927    fifo_reset_cond/AS[0]
    SLICE_X36Y37         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.441    14.846    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y37         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X36Y37         FDPE (Recov_fdpe_C_PRE)     -0.359    14.711    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                          -9.927    
  -------------------------------------------------------------------
                         slack                                  4.784    

Slack (MET) :             4.784ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.797ns  (logic 1.072ns (22.349%)  route 3.725ns (77.651%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.419     5.549 r  sm/D_states_q_reg[2]/Q
                         net (fo=228, routed)         2.184     7.734    sm/D_states_q_reg[5]_0[1]
    SLICE_X34Y35         LUT2 (Prop_lut2_I1_O)        0.325     8.059 r  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           0.755     8.814    sm/D_states_q_reg[0]_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I5_O)        0.328     9.142 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.785     9.927    fifo_reset_cond/AS[0]
    SLICE_X36Y37         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.441    14.846    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y37         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X36Y37         FDPE (Recov_fdpe_C_PRE)     -0.359    14.711    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                          -9.927    
  -------------------------------------------------------------------
                         slack                                  4.784    

Slack (MET) :             4.784ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.797ns  (logic 1.072ns (22.349%)  route 3.725ns (77.651%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.419     5.549 r  sm/D_states_q_reg[2]/Q
                         net (fo=228, routed)         2.184     7.734    sm/D_states_q_reg[5]_0[1]
    SLICE_X34Y35         LUT2 (Prop_lut2_I1_O)        0.325     8.059 r  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           0.755     8.814    sm/D_states_q_reg[0]_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I5_O)        0.328     9.142 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.785     9.927    fifo_reset_cond/AS[0]
    SLICE_X36Y37         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.441    14.846    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y37         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X36Y37         FDPE (Recov_fdpe_C_PRE)     -0.359    14.711    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                          -9.927    
  -------------------------------------------------------------------
                         slack                                  4.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.443ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.391ns  (logic 0.231ns (16.603%)  route 1.160ns (83.397%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.551     1.495    sm/clk_IBUF_BUFG
    SLICE_X43Y26         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDSE (Prop_fdse_C_Q)         0.141     1.636 f  sm/D_states_q_reg[3]/Q
                         net (fo=207, routed)         0.286     1.922    sm/D_states_q[3]
    SLICE_X42Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.967 f  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           0.587     2.553    sm/D_stage_q[3]_i_2_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.045     2.598 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.288     2.886    fifo_reset_cond/AS[0]
    SLICE_X36Y37         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.828     2.018    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y37         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.538    
    SLICE_X36Y37         FDPE (Remov_fdpe_C_PRE)     -0.095     1.443    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.886    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.443ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.391ns  (logic 0.231ns (16.603%)  route 1.160ns (83.397%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.551     1.495    sm/clk_IBUF_BUFG
    SLICE_X43Y26         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDSE (Prop_fdse_C_Q)         0.141     1.636 f  sm/D_states_q_reg[3]/Q
                         net (fo=207, routed)         0.286     1.922    sm/D_states_q[3]
    SLICE_X42Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.967 f  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           0.587     2.553    sm/D_stage_q[3]_i_2_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.045     2.598 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.288     2.886    fifo_reset_cond/AS[0]
    SLICE_X36Y37         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.828     2.018    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y37         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.538    
    SLICE_X36Y37         FDPE (Remov_fdpe_C_PRE)     -0.095     1.443    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.886    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.443ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.391ns  (logic 0.231ns (16.603%)  route 1.160ns (83.397%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.551     1.495    sm/clk_IBUF_BUFG
    SLICE_X43Y26         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDSE (Prop_fdse_C_Q)         0.141     1.636 f  sm/D_states_q_reg[3]/Q
                         net (fo=207, routed)         0.286     1.922    sm/D_states_q[3]
    SLICE_X42Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.967 f  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           0.587     2.553    sm/D_stage_q[3]_i_2_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.045     2.598 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.288     2.886    fifo_reset_cond/AS[0]
    SLICE_X36Y37         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.828     2.018    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y37         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.538    
    SLICE_X36Y37         FDPE (Remov_fdpe_C_PRE)     -0.095     1.443    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.886    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.443ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.391ns  (logic 0.231ns (16.603%)  route 1.160ns (83.397%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.551     1.495    sm/clk_IBUF_BUFG
    SLICE_X43Y26         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDSE (Prop_fdse_C_Q)         0.141     1.636 f  sm/D_states_q_reg[3]/Q
                         net (fo=207, routed)         0.286     1.922    sm/D_states_q[3]
    SLICE_X42Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.967 f  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           0.587     2.553    sm/D_stage_q[3]_i_2_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.045     2.598 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.288     2.886    fifo_reset_cond/AS[0]
    SLICE_X36Y37         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.828     2.018    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y37         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.538    
    SLICE_X36Y37         FDPE (Remov_fdpe_C_PRE)     -0.095     1.443    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.886    
  -------------------------------------------------------------------
                         slack                                  1.443    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.328ns  (logic 10.924ns (29.266%)  route 26.404ns (70.734%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=7 LUT4=3 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.547     5.131    L_reg/clk_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  L_reg/D_registers_q_reg[6][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  L_reg/D_registers_q_reg[6][10]/Q
                         net (fo=12, routed)          1.721     7.308    L_reg/M_sm_timer[10]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.124     7.432 r  L_reg/L_111f8f8f_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           1.300     8.732    L_reg/L_111f8f8f_remainder0_carry_i_21__1_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.856 f  L_reg/L_111f8f8f_remainder0_carry_i_17__1/O
                         net (fo=4, routed)           1.609    10.465    L_reg/L_111f8f8f_remainder0_carry_i_17__1_n_0
    SLICE_X41Y18         LUT3 (Prop_lut3_I2_O)        0.152    10.617 f  L_reg/L_111f8f8f_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.669    11.286    L_reg/L_111f8f8f_remainder0_carry_i_19__1_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I3_O)        0.360    11.646 r  L_reg/L_111f8f8f_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.580    12.226    L_reg/L_111f8f8f_remainder0_carry_i_10__1_n_0
    SLICE_X43Y18         LUT2 (Prop_lut2_I1_O)        0.326    12.552 r  L_reg/L_111f8f8f_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.552    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.084 r  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.084    timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_carry_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.306 f  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.966    14.272    L_reg/L_111f8f8f_remainder0_3[4]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.327    14.599 f  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.497    16.097    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I4_O)        0.332    16.429 r  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           1.176    17.604    L_reg/i__carry_i_16__4_n_0
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.152    17.756 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.879    18.635    L_reg/i__carry_i_20__4_n_0
    SLICE_X46Y18         LUT4 (Prop_lut4_I3_O)        0.326    18.961 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.696    19.657    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X47Y18         LUT4 (Prop_lut4_I3_O)        0.124    19.781 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           1.199    20.981    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X47Y20         LUT6 (Prop_lut6_I2_O)        0.124    21.105 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    21.105    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.503 r  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.503    timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.725 f  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.036    22.761    L_reg/L_111f8f8f_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X48Y22         LUT5 (Prop_lut5_I2_O)        0.299    23.060 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.496    23.555    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.124    23.679 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.998    24.677    L_reg/i__carry_i_14__1_0
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.124    24.801 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.160    24.961    L_reg/i__carry_i_25__3_n_0
    SLICE_X51Y20         LUT6 (Prop_lut6_I0_O)        0.124    25.085 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.347    26.432    L_reg/i__carry_i_14__1_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I3_O)        0.124    26.556 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.831    27.386    L_reg/i__carry_i_13__3_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.152    27.538 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.418    27.956    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X49Y21         LUT5 (Prop_lut5_I0_O)        0.326    28.282 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.282    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.832 r  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.832    timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.946 r  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.946    timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.060 r  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.060    timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.282 r  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    30.110    timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.299    30.409 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.037    31.446    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I1_O)        0.124    31.570 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.832    32.402    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y20         LUT3 (Prop_lut3_I1_O)        0.124    32.526 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.049    33.574    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I4_O)        0.124    33.698 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.867    34.565    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X52Y21         LUT4 (Prop_lut4_I1_O)        0.124    34.689 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.215    38.904    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    42.460 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.460    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.321ns  (logic 11.154ns (29.886%)  route 26.167ns (70.114%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=6 LUT4=3 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.547     5.131    L_reg/clk_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  L_reg/D_registers_q_reg[6][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  L_reg/D_registers_q_reg[6][10]/Q
                         net (fo=12, routed)          1.721     7.308    L_reg/M_sm_timer[10]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.124     7.432 r  L_reg/L_111f8f8f_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           1.300     8.732    L_reg/L_111f8f8f_remainder0_carry_i_21__1_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.856 f  L_reg/L_111f8f8f_remainder0_carry_i_17__1/O
                         net (fo=4, routed)           1.609    10.465    L_reg/L_111f8f8f_remainder0_carry_i_17__1_n_0
    SLICE_X41Y18         LUT3 (Prop_lut3_I2_O)        0.152    10.617 f  L_reg/L_111f8f8f_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.669    11.286    L_reg/L_111f8f8f_remainder0_carry_i_19__1_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I3_O)        0.360    11.646 r  L_reg/L_111f8f8f_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.580    12.226    L_reg/L_111f8f8f_remainder0_carry_i_10__1_n_0
    SLICE_X43Y18         LUT2 (Prop_lut2_I1_O)        0.326    12.552 r  L_reg/L_111f8f8f_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.552    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.084 r  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.084    timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_carry_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.306 f  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.966    14.272    L_reg/L_111f8f8f_remainder0_3[4]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.327    14.599 f  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.497    16.097    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I4_O)        0.332    16.429 r  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           1.176    17.604    L_reg/i__carry_i_16__4_n_0
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.152    17.756 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.879    18.635    L_reg/i__carry_i_20__4_n_0
    SLICE_X46Y18         LUT4 (Prop_lut4_I3_O)        0.326    18.961 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.696    19.657    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X47Y18         LUT4 (Prop_lut4_I3_O)        0.124    19.781 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           1.199    20.981    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X47Y20         LUT6 (Prop_lut6_I2_O)        0.124    21.105 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    21.105    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.503 r  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.503    timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.725 f  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.036    22.761    L_reg/L_111f8f8f_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X48Y22         LUT5 (Prop_lut5_I2_O)        0.299    23.060 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.496    23.555    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.124    23.679 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.998    24.677    L_reg/i__carry_i_14__1_0
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.124    24.801 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.160    24.961    L_reg/i__carry_i_25__3_n_0
    SLICE_X51Y20         LUT6 (Prop_lut6_I0_O)        0.124    25.085 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.347    26.432    L_reg/i__carry_i_14__1_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I3_O)        0.124    26.556 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.831    27.386    L_reg/i__carry_i_13__3_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.152    27.538 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.418    27.956    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X49Y21         LUT5 (Prop_lut5_I0_O)        0.326    28.282 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.282    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.832 r  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.832    timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.946 r  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.946    timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.060 r  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.060    timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.282 r  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    30.110    timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.299    30.409 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.037    31.446    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I1_O)        0.124    31.570 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.660    32.230    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y20         LUT6 (Prop_lut6_I2_O)        0.124    32.354 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           1.037    33.391    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124    33.515 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.816    34.331    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X52Y21         LUT4 (Prop_lut4_I1_O)        0.146    34.477 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.212    38.689    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    42.452 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.452    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.192ns  (logic 11.170ns (30.033%)  route 26.022ns (69.967%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=6 LUT4=3 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.547     5.131    L_reg/clk_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  L_reg/D_registers_q_reg[6][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  L_reg/D_registers_q_reg[6][10]/Q
                         net (fo=12, routed)          1.721     7.308    L_reg/M_sm_timer[10]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.124     7.432 r  L_reg/L_111f8f8f_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           1.300     8.732    L_reg/L_111f8f8f_remainder0_carry_i_21__1_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.856 f  L_reg/L_111f8f8f_remainder0_carry_i_17__1/O
                         net (fo=4, routed)           1.609    10.465    L_reg/L_111f8f8f_remainder0_carry_i_17__1_n_0
    SLICE_X41Y18         LUT3 (Prop_lut3_I2_O)        0.152    10.617 f  L_reg/L_111f8f8f_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.669    11.286    L_reg/L_111f8f8f_remainder0_carry_i_19__1_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I3_O)        0.360    11.646 r  L_reg/L_111f8f8f_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.580    12.226    L_reg/L_111f8f8f_remainder0_carry_i_10__1_n_0
    SLICE_X43Y18         LUT2 (Prop_lut2_I1_O)        0.326    12.552 r  L_reg/L_111f8f8f_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.552    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.084 r  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.084    timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_carry_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.306 f  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.966    14.272    L_reg/L_111f8f8f_remainder0_3[4]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.327    14.599 f  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.497    16.097    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I4_O)        0.332    16.429 r  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           1.176    17.604    L_reg/i__carry_i_16__4_n_0
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.152    17.756 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.879    18.635    L_reg/i__carry_i_20__4_n_0
    SLICE_X46Y18         LUT4 (Prop_lut4_I3_O)        0.326    18.961 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.696    19.657    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X47Y18         LUT4 (Prop_lut4_I3_O)        0.124    19.781 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           1.199    20.981    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X47Y20         LUT6 (Prop_lut6_I2_O)        0.124    21.105 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    21.105    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.503 r  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.503    timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.725 f  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.036    22.761    L_reg/L_111f8f8f_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X48Y22         LUT5 (Prop_lut5_I2_O)        0.299    23.060 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.496    23.555    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.124    23.679 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.998    24.677    L_reg/i__carry_i_14__1_0
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.124    24.801 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.160    24.961    L_reg/i__carry_i_25__3_n_0
    SLICE_X51Y20         LUT6 (Prop_lut6_I0_O)        0.124    25.085 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.347    26.432    L_reg/i__carry_i_14__1_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I3_O)        0.124    26.556 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.831    27.386    L_reg/i__carry_i_13__3_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.152    27.538 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.418    27.956    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X49Y21         LUT5 (Prop_lut5_I0_O)        0.326    28.282 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.282    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.832 r  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.832    timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.946 r  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.946    timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.060 r  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.060    timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.282 f  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    30.110    timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.299    30.409 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.037    31.446    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I1_O)        0.124    31.570 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.660    32.230    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y20         LUT6 (Prop_lut6_I2_O)        0.124    32.354 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           1.037    33.391    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124    33.515 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.808    34.323    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X52Y21         LUT4 (Prop_lut4_I0_O)        0.152    34.475 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.075    38.551    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    42.323 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.323    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.959ns  (logic 11.152ns (30.175%)  route 25.807ns (69.825%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=7 LUT4=3 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.547     5.131    L_reg/clk_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  L_reg/D_registers_q_reg[6][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  L_reg/D_registers_q_reg[6][10]/Q
                         net (fo=12, routed)          1.721     7.308    L_reg/M_sm_timer[10]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.124     7.432 r  L_reg/L_111f8f8f_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           1.300     8.732    L_reg/L_111f8f8f_remainder0_carry_i_21__1_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.856 f  L_reg/L_111f8f8f_remainder0_carry_i_17__1/O
                         net (fo=4, routed)           1.609    10.465    L_reg/L_111f8f8f_remainder0_carry_i_17__1_n_0
    SLICE_X41Y18         LUT3 (Prop_lut3_I2_O)        0.152    10.617 f  L_reg/L_111f8f8f_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.669    11.286    L_reg/L_111f8f8f_remainder0_carry_i_19__1_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I3_O)        0.360    11.646 r  L_reg/L_111f8f8f_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.580    12.226    L_reg/L_111f8f8f_remainder0_carry_i_10__1_n_0
    SLICE_X43Y18         LUT2 (Prop_lut2_I1_O)        0.326    12.552 r  L_reg/L_111f8f8f_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.552    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.084 r  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.084    timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_carry_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.306 f  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.966    14.272    L_reg/L_111f8f8f_remainder0_3[4]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.327    14.599 f  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.497    16.097    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I4_O)        0.332    16.429 r  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           1.176    17.604    L_reg/i__carry_i_16__4_n_0
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.152    17.756 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.879    18.635    L_reg/i__carry_i_20__4_n_0
    SLICE_X46Y18         LUT4 (Prop_lut4_I3_O)        0.326    18.961 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.696    19.657    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X47Y18         LUT4 (Prop_lut4_I3_O)        0.124    19.781 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           1.199    20.981    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X47Y20         LUT6 (Prop_lut6_I2_O)        0.124    21.105 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    21.105    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.503 r  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.503    timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.725 f  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.036    22.761    L_reg/L_111f8f8f_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X48Y22         LUT5 (Prop_lut5_I2_O)        0.299    23.060 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.496    23.555    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.124    23.679 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.998    24.677    L_reg/i__carry_i_14__1_0
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.124    24.801 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.160    24.961    L_reg/i__carry_i_25__3_n_0
    SLICE_X51Y20         LUT6 (Prop_lut6_I0_O)        0.124    25.085 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.347    26.432    L_reg/i__carry_i_14__1_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I3_O)        0.124    26.556 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.831    27.386    L_reg/i__carry_i_13__3_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.152    27.538 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.418    27.956    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X49Y21         LUT5 (Prop_lut5_I0_O)        0.326    28.282 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.282    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.832 r  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.832    timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.946 r  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.946    timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.060 r  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.060    timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.282 r  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    30.110    timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.299    30.409 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.037    31.446    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I1_O)        0.124    31.570 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.832    32.402    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y20         LUT3 (Prop_lut3_I1_O)        0.124    32.526 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.049    33.574    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I4_O)        0.124    33.698 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.867    34.565    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X52Y21         LUT4 (Prop_lut4_I1_O)        0.153    34.718 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.618    38.336    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.754    42.091 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    42.091    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.919ns  (logic 10.920ns (29.577%)  route 26.000ns (70.423%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=6 LUT4=3 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.547     5.131    L_reg/clk_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  L_reg/D_registers_q_reg[6][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  L_reg/D_registers_q_reg[6][10]/Q
                         net (fo=12, routed)          1.721     7.308    L_reg/M_sm_timer[10]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.124     7.432 r  L_reg/L_111f8f8f_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           1.300     8.732    L_reg/L_111f8f8f_remainder0_carry_i_21__1_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.856 f  L_reg/L_111f8f8f_remainder0_carry_i_17__1/O
                         net (fo=4, routed)           1.609    10.465    L_reg/L_111f8f8f_remainder0_carry_i_17__1_n_0
    SLICE_X41Y18         LUT3 (Prop_lut3_I2_O)        0.152    10.617 f  L_reg/L_111f8f8f_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.669    11.286    L_reg/L_111f8f8f_remainder0_carry_i_19__1_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I3_O)        0.360    11.646 r  L_reg/L_111f8f8f_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.580    12.226    L_reg/L_111f8f8f_remainder0_carry_i_10__1_n_0
    SLICE_X43Y18         LUT2 (Prop_lut2_I1_O)        0.326    12.552 r  L_reg/L_111f8f8f_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.552    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.084 r  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.084    timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_carry_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.306 f  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.966    14.272    L_reg/L_111f8f8f_remainder0_3[4]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.327    14.599 f  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.497    16.097    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I4_O)        0.332    16.429 r  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           1.176    17.604    L_reg/i__carry_i_16__4_n_0
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.152    17.756 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.879    18.635    L_reg/i__carry_i_20__4_n_0
    SLICE_X46Y18         LUT4 (Prop_lut4_I3_O)        0.326    18.961 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.696    19.657    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X47Y18         LUT4 (Prop_lut4_I3_O)        0.124    19.781 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           1.199    20.981    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X47Y20         LUT6 (Prop_lut6_I2_O)        0.124    21.105 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    21.105    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.503 r  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.503    timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.725 f  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.036    22.761    L_reg/L_111f8f8f_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X48Y22         LUT5 (Prop_lut5_I2_O)        0.299    23.060 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.496    23.555    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.124    23.679 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.998    24.677    L_reg/i__carry_i_14__1_0
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.124    24.801 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.160    24.961    L_reg/i__carry_i_25__3_n_0
    SLICE_X51Y20         LUT6 (Prop_lut6_I0_O)        0.124    25.085 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.347    26.432    L_reg/i__carry_i_14__1_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I3_O)        0.124    26.556 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.831    27.386    L_reg/i__carry_i_13__3_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.152    27.538 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.418    27.956    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X49Y21         LUT5 (Prop_lut5_I0_O)        0.326    28.282 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.282    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.832 r  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.832    timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.946 r  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.946    timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.060 r  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.060    timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.282 r  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    30.110    timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.299    30.409 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.037    31.446    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I1_O)        0.124    31.570 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.660    32.230    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y20         LUT6 (Prop_lut6_I2_O)        0.124    32.354 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           1.037    33.391    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124    33.515 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.816    34.331    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X52Y21         LUT4 (Prop_lut4_I0_O)        0.124    34.455 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           4.045    38.500    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    42.051 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    42.051    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.840ns  (logic 10.913ns (29.623%)  route 25.927ns (70.377%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=6 LUT4=3 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.547     5.131    L_reg/clk_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  L_reg/D_registers_q_reg[6][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  L_reg/D_registers_q_reg[6][10]/Q
                         net (fo=12, routed)          1.721     7.308    L_reg/M_sm_timer[10]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.124     7.432 r  L_reg/L_111f8f8f_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           1.300     8.732    L_reg/L_111f8f8f_remainder0_carry_i_21__1_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.856 f  L_reg/L_111f8f8f_remainder0_carry_i_17__1/O
                         net (fo=4, routed)           1.609    10.465    L_reg/L_111f8f8f_remainder0_carry_i_17__1_n_0
    SLICE_X41Y18         LUT3 (Prop_lut3_I2_O)        0.152    10.617 f  L_reg/L_111f8f8f_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.669    11.286    L_reg/L_111f8f8f_remainder0_carry_i_19__1_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I3_O)        0.360    11.646 r  L_reg/L_111f8f8f_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.580    12.226    L_reg/L_111f8f8f_remainder0_carry_i_10__1_n_0
    SLICE_X43Y18         LUT2 (Prop_lut2_I1_O)        0.326    12.552 r  L_reg/L_111f8f8f_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.552    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.084 r  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.084    timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_carry_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.306 f  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.966    14.272    L_reg/L_111f8f8f_remainder0_3[4]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.327    14.599 f  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.497    16.097    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I4_O)        0.332    16.429 r  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           1.176    17.604    L_reg/i__carry_i_16__4_n_0
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.152    17.756 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.879    18.635    L_reg/i__carry_i_20__4_n_0
    SLICE_X46Y18         LUT4 (Prop_lut4_I3_O)        0.326    18.961 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.696    19.657    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X47Y18         LUT4 (Prop_lut4_I3_O)        0.124    19.781 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           1.199    20.981    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X47Y20         LUT6 (Prop_lut6_I2_O)        0.124    21.105 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    21.105    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.503 r  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.503    timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.725 f  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.036    22.761    L_reg/L_111f8f8f_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X48Y22         LUT5 (Prop_lut5_I2_O)        0.299    23.060 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.496    23.555    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.124    23.679 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.998    24.677    L_reg/i__carry_i_14__1_0
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.124    24.801 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.160    24.961    L_reg/i__carry_i_25__3_n_0
    SLICE_X51Y20         LUT6 (Prop_lut6_I0_O)        0.124    25.085 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.347    26.432    L_reg/i__carry_i_14__1_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I3_O)        0.124    26.556 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.831    27.386    L_reg/i__carry_i_13__3_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.152    27.538 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.418    27.956    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X49Y21         LUT5 (Prop_lut5_I0_O)        0.326    28.282 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.282    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.832 r  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.832    timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.946 r  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.946    timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.060 r  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.060    timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.282 r  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    30.110    timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.299    30.409 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.037    31.446    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I1_O)        0.124    31.570 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.660    32.230    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y20         LUT6 (Prop_lut6_I2_O)        0.124    32.354 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           1.037    33.391    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124    33.515 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.808    34.323    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X52Y21         LUT4 (Prop_lut4_I1_O)        0.124    34.447 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.980    38.427    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.972 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.972    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.753ns  (logic 10.922ns (29.718%)  route 25.830ns (70.282%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=7 LUT4=2 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.547     5.131    L_reg/clk_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  L_reg/D_registers_q_reg[6][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  L_reg/D_registers_q_reg[6][10]/Q
                         net (fo=12, routed)          1.721     7.308    L_reg/M_sm_timer[10]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.124     7.432 r  L_reg/L_111f8f8f_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           1.300     8.732    L_reg/L_111f8f8f_remainder0_carry_i_21__1_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.856 f  L_reg/L_111f8f8f_remainder0_carry_i_17__1/O
                         net (fo=4, routed)           1.609    10.465    L_reg/L_111f8f8f_remainder0_carry_i_17__1_n_0
    SLICE_X41Y18         LUT3 (Prop_lut3_I2_O)        0.152    10.617 f  L_reg/L_111f8f8f_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.669    11.286    L_reg/L_111f8f8f_remainder0_carry_i_19__1_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I3_O)        0.360    11.646 r  L_reg/L_111f8f8f_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.580    12.226    L_reg/L_111f8f8f_remainder0_carry_i_10__1_n_0
    SLICE_X43Y18         LUT2 (Prop_lut2_I1_O)        0.326    12.552 r  L_reg/L_111f8f8f_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.552    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.084 r  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.084    timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_carry_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.306 f  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.966    14.272    L_reg/L_111f8f8f_remainder0_3[4]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.327    14.599 f  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.497    16.097    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I4_O)        0.332    16.429 r  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           1.176    17.604    L_reg/i__carry_i_16__4_n_0
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.152    17.756 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.879    18.635    L_reg/i__carry_i_20__4_n_0
    SLICE_X46Y18         LUT4 (Prop_lut4_I3_O)        0.326    18.961 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.696    19.657    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X47Y18         LUT4 (Prop_lut4_I3_O)        0.124    19.781 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           1.199    20.981    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X47Y20         LUT6 (Prop_lut6_I2_O)        0.124    21.105 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    21.105    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.503 r  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.503    timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.725 f  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.036    22.761    L_reg/L_111f8f8f_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X48Y22         LUT5 (Prop_lut5_I2_O)        0.299    23.060 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.496    23.555    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X48Y22         LUT5 (Prop_lut5_I0_O)        0.124    23.679 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.998    24.677    L_reg/i__carry_i_14__1_0
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.124    24.801 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.160    24.961    L_reg/i__carry_i_25__3_n_0
    SLICE_X51Y20         LUT6 (Prop_lut6_I0_O)        0.124    25.085 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.347    26.432    L_reg/i__carry_i_14__1_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I3_O)        0.124    26.556 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.831    27.386    L_reg/i__carry_i_13__3_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.152    27.538 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.418    27.956    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X49Y21         LUT5 (Prop_lut5_I0_O)        0.326    28.282 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.282    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.832 r  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.832    timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.946 r  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.946    timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.060 r  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.060    timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.282 r  timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    30.110    timerseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.299    30.409 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.037    31.446    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I1_O)        0.124    31.570 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.660    32.230    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y20         LUT6 (Prop_lut6_I2_O)        0.124    32.354 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           1.037    33.391    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.124    33.515 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.679    34.194    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.124    34.318 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.013    38.331    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    41.884 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.884    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.211ns  (logic 11.800ns (32.588%)  route 24.410ns (67.412%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=5 LUT4=3 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.548     5.132    L_reg/clk_IBUF_BUFG
    SLICE_X37Y22         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=15, routed)          2.669     8.258    L_reg/M_sm_pac[6]
    SLICE_X40Y41         LUT5 (Prop_lut5_I3_O)        0.152     8.410 f  L_reg/L_111f8f8f_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.660     9.070    L_reg/L_111f8f8f_remainder0_carry_i_24_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I3_O)        0.332     9.402 f  L_reg/L_111f8f8f_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.987    10.389    L_reg/L_111f8f8f_remainder0_carry_i_12_n_0
    SLICE_X44Y41         LUT3 (Prop_lut3_I0_O)        0.152    10.541 f  L_reg/L_111f8f8f_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.817    11.359    L_reg/L_111f8f8f_remainder0_carry_i_20_n_0
    SLICE_X43Y41         LUT5 (Prop_lut5_I4_O)        0.354    11.713 r  L_reg/L_111f8f8f_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.723    12.436    L_reg/L_111f8f8f_remainder0_carry_i_10_n_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I1_O)        0.326    12.762 r  L_reg/L_111f8f8f_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.762    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.295 r  aseg_driver/decimal_renderer/L_111f8f8f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.295    aseg_driver/decimal_renderer/L_111f8f8f_remainder0_carry_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.610 f  aseg_driver/decimal_renderer/L_111f8f8f_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.971    14.581    L_reg/L_111f8f8f_remainder0[7]
    SLICE_X43Y44         LUT5 (Prop_lut5_I2_O)        0.307    14.888 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.760    15.648    L_reg/i__carry__1_i_10_n_0
    SLICE_X42Y44         LUT4 (Prop_lut4_I0_O)        0.124    15.772 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.846    16.618    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.742 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.970    17.712    L_reg/i__carry__0_i_19_n_0
    SLICE_X46Y43         LUT3 (Prop_lut3_I1_O)        0.150    17.862 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.841    18.703    L_reg/i__carry_i_20__0_n_0
    SLICE_X44Y43         LUT3 (Prop_lut3_I1_O)        0.356    19.059 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.933    19.992    L_reg/i__carry_i_11_n_0
    SLICE_X46Y42         LUT2 (Prop_lut2_I1_O)        0.326    20.318 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.323    20.641    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X45Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.148 r  aseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.148    aseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.262 r  aseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.262    aseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.575 f  aseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.908    22.483    L_reg/L_111f8f8f_remainder0_inferred__1/i__carry__2[3]
    SLICE_X47Y43         LUT5 (Prop_lut5_I0_O)        0.306    22.789 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    23.222    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X47Y43         LUT5 (Prop_lut5_I0_O)        0.124    23.346 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.113    24.459    L_reg/i__carry_i_14_0
    SLICE_X50Y42         LUT3 (Prop_lut3_I0_O)        0.150    24.609 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.840    25.449    L_reg/i__carry_i_25_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I0_O)        0.328    25.777 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.972    26.749    L_reg/i__carry_i_20_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I2_O)        0.124    26.873 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.604    27.477    L_reg/i__carry_i_13_n_0
    SLICE_X49Y40         LUT3 (Prop_lut3_I1_O)        0.153    27.630 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.517    28.147    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X48Y40         LUT5 (Prop_lut5_I0_O)        0.327    28.474 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.474    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.024 r  aseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.024    aseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.138 r  aseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.138    aseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.451 r  aseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.750    30.201    aseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X49Y42         LUT6 (Prop_lut6_I0_O)        0.306    30.507 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.542    31.048    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I1_O)        0.124    31.172 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.160    32.333    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y39         LUT6 (Prop_lut6_I2_O)        0.124    32.457 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.701    33.158    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I5_O)        0.124    33.282 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.632    33.914    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X50Y39         LUT4 (Prop_lut4_I1_O)        0.124    34.038 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.737    37.775    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    41.343 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.343    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.011ns  (logic 12.038ns (33.428%)  route 23.973ns (66.572%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=5 LUT4=3 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.548     5.132    L_reg/clk_IBUF_BUFG
    SLICE_X37Y22         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=15, routed)          2.669     8.258    L_reg/M_sm_pac[6]
    SLICE_X40Y41         LUT5 (Prop_lut5_I3_O)        0.152     8.410 f  L_reg/L_111f8f8f_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.660     9.070    L_reg/L_111f8f8f_remainder0_carry_i_24_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I3_O)        0.332     9.402 f  L_reg/L_111f8f8f_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.987    10.389    L_reg/L_111f8f8f_remainder0_carry_i_12_n_0
    SLICE_X44Y41         LUT3 (Prop_lut3_I0_O)        0.152    10.541 f  L_reg/L_111f8f8f_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.817    11.359    L_reg/L_111f8f8f_remainder0_carry_i_20_n_0
    SLICE_X43Y41         LUT5 (Prop_lut5_I4_O)        0.354    11.713 r  L_reg/L_111f8f8f_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.723    12.436    L_reg/L_111f8f8f_remainder0_carry_i_10_n_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I1_O)        0.326    12.762 r  L_reg/L_111f8f8f_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.762    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.295 r  aseg_driver/decimal_renderer/L_111f8f8f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.295    aseg_driver/decimal_renderer/L_111f8f8f_remainder0_carry_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.610 f  aseg_driver/decimal_renderer/L_111f8f8f_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.971    14.581    L_reg/L_111f8f8f_remainder0[7]
    SLICE_X43Y44         LUT5 (Prop_lut5_I2_O)        0.307    14.888 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.760    15.648    L_reg/i__carry__1_i_10_n_0
    SLICE_X42Y44         LUT4 (Prop_lut4_I0_O)        0.124    15.772 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.846    16.618    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.742 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.970    17.712    L_reg/i__carry__0_i_19_n_0
    SLICE_X46Y43         LUT3 (Prop_lut3_I1_O)        0.150    17.862 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.841    18.703    L_reg/i__carry_i_20__0_n_0
    SLICE_X44Y43         LUT3 (Prop_lut3_I1_O)        0.356    19.059 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.933    19.992    L_reg/i__carry_i_11_n_0
    SLICE_X46Y42         LUT2 (Prop_lut2_I1_O)        0.326    20.318 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.323    20.641    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X45Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.148 r  aseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.148    aseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.262 r  aseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.262    aseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.575 f  aseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.908    22.483    L_reg/L_111f8f8f_remainder0_inferred__1/i__carry__2[3]
    SLICE_X47Y43         LUT5 (Prop_lut5_I0_O)        0.306    22.789 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    23.222    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X47Y43         LUT5 (Prop_lut5_I0_O)        0.124    23.346 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.113    24.459    L_reg/i__carry_i_14_0
    SLICE_X50Y42         LUT3 (Prop_lut3_I0_O)        0.150    24.609 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.840    25.449    L_reg/i__carry_i_25_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I0_O)        0.328    25.777 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.972    26.749    L_reg/i__carry_i_20_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I2_O)        0.124    26.873 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.604    27.477    L_reg/i__carry_i_13_n_0
    SLICE_X49Y40         LUT3 (Prop_lut3_I1_O)        0.153    27.630 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.517    28.147    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X48Y40         LUT5 (Prop_lut5_I0_O)        0.327    28.474 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.474    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.024 r  aseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.024    aseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.138 r  aseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.138    aseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.451 f  aseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.750    30.201    aseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X49Y42         LUT6 (Prop_lut6_I0_O)        0.306    30.507 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.542    31.048    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I1_O)        0.124    31.172 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.160    32.333    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y39         LUT6 (Prop_lut6_I2_O)        0.124    32.457 f  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.701    33.158    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I5_O)        0.124    33.282 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.632    33.914    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X50Y39         LUT4 (Prop_lut4_I0_O)        0.150    34.064 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.299    37.363    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.780    41.143 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.143    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.466ns  (logic 11.805ns (33.286%)  route 23.661ns (66.714%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=6 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.548     5.132    L_reg/clk_IBUF_BUFG
    SLICE_X37Y22         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=15, routed)          2.669     8.258    L_reg/M_sm_pac[6]
    SLICE_X40Y41         LUT5 (Prop_lut5_I3_O)        0.152     8.410 f  L_reg/L_111f8f8f_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.660     9.070    L_reg/L_111f8f8f_remainder0_carry_i_24_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I3_O)        0.332     9.402 f  L_reg/L_111f8f8f_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.987    10.389    L_reg/L_111f8f8f_remainder0_carry_i_12_n_0
    SLICE_X44Y41         LUT3 (Prop_lut3_I0_O)        0.152    10.541 f  L_reg/L_111f8f8f_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.817    11.359    L_reg/L_111f8f8f_remainder0_carry_i_20_n_0
    SLICE_X43Y41         LUT5 (Prop_lut5_I4_O)        0.354    11.713 r  L_reg/L_111f8f8f_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.723    12.436    L_reg/L_111f8f8f_remainder0_carry_i_10_n_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I1_O)        0.326    12.762 r  L_reg/L_111f8f8f_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.762    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.295 r  aseg_driver/decimal_renderer/L_111f8f8f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.295    aseg_driver/decimal_renderer/L_111f8f8f_remainder0_carry_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.610 f  aseg_driver/decimal_renderer/L_111f8f8f_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.971    14.581    L_reg/L_111f8f8f_remainder0[7]
    SLICE_X43Y44         LUT5 (Prop_lut5_I2_O)        0.307    14.888 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.760    15.648    L_reg/i__carry__1_i_10_n_0
    SLICE_X42Y44         LUT4 (Prop_lut4_I0_O)        0.124    15.772 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.846    16.618    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.742 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.970    17.712    L_reg/i__carry__0_i_19_n_0
    SLICE_X46Y43         LUT3 (Prop_lut3_I1_O)        0.150    17.862 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.841    18.703    L_reg/i__carry_i_20__0_n_0
    SLICE_X44Y43         LUT3 (Prop_lut3_I1_O)        0.356    19.059 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.933    19.992    L_reg/i__carry_i_11_n_0
    SLICE_X46Y42         LUT2 (Prop_lut2_I1_O)        0.326    20.318 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.323    20.641    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X45Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.148 r  aseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.148    aseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.262 r  aseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.262    aseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.575 f  aseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.908    22.483    L_reg/L_111f8f8f_remainder0_inferred__1/i__carry__2[3]
    SLICE_X47Y43         LUT5 (Prop_lut5_I0_O)        0.306    22.789 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    23.222    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X47Y43         LUT5 (Prop_lut5_I0_O)        0.124    23.346 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.113    24.459    L_reg/i__carry_i_14_0
    SLICE_X50Y42         LUT3 (Prop_lut3_I0_O)        0.150    24.609 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.840    25.449    L_reg/i__carry_i_25_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I0_O)        0.328    25.777 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.972    26.749    L_reg/i__carry_i_20_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I2_O)        0.124    26.873 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.604    27.477    L_reg/i__carry_i_13_n_0
    SLICE_X49Y40         LUT3 (Prop_lut3_I1_O)        0.153    27.630 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.517    28.147    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X48Y40         LUT5 (Prop_lut5_I0_O)        0.327    28.474 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.474    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.024 r  aseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.024    aseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.138 r  aseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.138    aseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.451 r  aseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.750    30.201    aseg_driver/decimal_renderer/L_111f8f8f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X49Y42         LUT6 (Prop_lut6_I0_O)        0.306    30.507 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.542    31.048    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I1_O)        0.124    31.172 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.160    32.333    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y39         LUT6 (Prop_lut6_I2_O)        0.124    32.457 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.701    33.158    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I5_O)        0.124    33.282 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.351    33.633    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X50Y39         LUT3 (Prop_lut3_I0_O)        0.124    33.757 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.268    37.025    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    40.599 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.599    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.157ns  (logic 1.343ns (62.253%)  route 0.814ns (37.747%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           0.814     2.461    mattop_OBUF[2]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.663 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.663    mattop[2]
    K5                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.208ns  (logic 1.419ns (64.263%)  route 0.789ns (35.737%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.567     1.511    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X53Y47         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y47         FDRE (Prop_fdre_C_Q)         0.141     1.652 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.223     1.874    aseg_driver/ctr/S[1]
    SLICE_X52Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.919 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.567     2.486    aseg_OBUF[7]
    M1                   OBUF (Prop_obuf_I_O)         1.233     3.719 r  aseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.719    aseg[7]
    M1                                                                r  aseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mataddr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.321ns  (logic 1.396ns (60.152%)  route 0.925ns (39.848%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X46Y38         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=5, routed)           0.925     2.595    mataddr_OBUF[0]
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.827 r  mataddr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.827    mataddr[0]
    L2                                                                r  mataddr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.332ns  (logic 1.409ns (60.399%)  route 0.924ns (39.601%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X42Y41         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.924     2.593    matbot_OBUF[1]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.838 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.838    matbot[1]
    H3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.332ns  (logic 1.421ns (60.936%)  route 0.911ns (39.064%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.567     1.511    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X53Y47         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y47         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.350     2.002    aseg_driver/ctr/S[0]
    SLICE_X53Y42         LUT2 (Prop_lut2_I1_O)        0.045     2.047 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.561     2.608    aseg_OBUF[11]
    P1                   OBUF (Prop_obuf_I_O)         1.235     3.842 r  aseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.842    aseg[11]
    P1                                                                r  aseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.360ns  (logic 1.393ns (59.050%)  route 0.966ns (40.950%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X42Y41         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.966     2.636    matbot_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.865 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.865    matbot[0]
    J1                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.356ns  (logic 1.478ns (62.746%)  route 0.878ns (37.254%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.567     1.511    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X53Y47         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y47         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.223     1.874    aseg_driver/ctr/S[1]
    SLICE_X52Y45         LUT2 (Prop_lut2_I0_O)        0.046     1.920 r  aseg_driver/ctr/aseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.655     2.575    aseg_OBUF[8]
    P4                   OBUF (Prop_obuf_I_O)         1.291     3.866 r  aseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.866    aseg[8]
    P4                                                                r  aseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mataddr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.380ns  (logic 1.420ns (59.696%)  route 0.959ns (40.304%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X46Y38         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.148     1.654 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=5, routed)           0.959     2.613    mataddr_OBUF[1]
    K2                   OBUF (Prop_obuf_I_O)         1.272     3.885 r  mataddr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.885    mataddr[1]
    K2                                                                r  mataddr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.382ns  (logic 1.387ns (58.229%)  route 0.995ns (41.771%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X42Y41         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.995     2.665    matbot_OBUF[2]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.888 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.888    matbot[2]
    H1                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.388ns  (logic 1.472ns (61.640%)  route 0.916ns (38.360%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.567     1.511    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X53Y47         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y47         FDRE (Prop_fdre_C_Q)         0.141     1.652 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.350     2.002    aseg_driver/ctr/S[0]
    SLICE_X53Y42         LUT2 (Prop_lut2_I1_O)        0.046     2.048 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.566     2.614    aseg_OBUF[5]
    N2                   OBUF (Prop_obuf_I_O)         1.285     3.899 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.899    aseg[5]
    N2                                                                r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.687ns  (logic 1.643ns (35.048%)  route 3.045ns (64.952%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.091     3.609    reset_cond/butt_reset_IBUF
    SLICE_X32Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.733 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.954     4.687    reset_cond/M_reset_cond_in
    SLICE_X38Y29         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.434     4.839    reset_cond/clk_IBUF_BUFG
    SLICE_X38Y29         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.561ns  (logic 1.643ns (36.019%)  route 2.918ns (63.981%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.091     3.609    reset_cond/butt_reset_IBUF
    SLICE_X32Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.733 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.828     4.561    reset_cond/M_reset_cond_in
    SLICE_X37Y26         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.430     4.835    reset_cond/clk_IBUF_BUFG
    SLICE_X37Y26         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.322ns  (logic 1.643ns (38.015%)  route 2.679ns (61.985%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.091     3.609    reset_cond/butt_reset_IBUF
    SLICE_X32Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.733 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.588     4.322    reset_cond/M_reset_cond_in
    SLICE_X32Y24         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.428     4.833    reset_cond/clk_IBUF_BUFG
    SLICE_X32Y24         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.322ns  (logic 1.643ns (38.015%)  route 2.679ns (61.985%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.091     3.609    reset_cond/butt_reset_IBUF
    SLICE_X32Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.733 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.588     4.322    reset_cond/M_reset_cond_in
    SLICE_X32Y24         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.428     4.833    reset_cond/clk_IBUF_BUFG
    SLICE_X32Y24         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_444527659[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.551ns  (logic 1.500ns (42.250%)  route 2.051ns (57.750%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.051     3.551    forLoop_idx_0_444527659[1].cond_butt_dirs/sync/D[0]
    SLICE_X31Y22         FDRE                                         r  forLoop_idx_0_444527659[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.431     4.836    forLoop_idx_0_444527659[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X31Y22         FDRE                                         r  forLoop_idx_0_444527659[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_444527659[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.447ns  (logic 1.534ns (44.516%)  route 1.912ns (55.484%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.912     3.447    forLoop_idx_0_444527659[2].cond_butt_dirs/sync/D[0]
    SLICE_X30Y22         FDRE                                         r  forLoop_idx_0_444527659[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.431     4.836    forLoop_idx_0_444527659[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y22         FDRE                                         r  forLoop_idx_0_444527659[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_957606388[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.425ns  (logic 1.515ns (44.221%)  route 1.910ns (55.779%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.910     3.425    forLoop_idx_0_957606388[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X30Y22         FDRE                                         r  forLoop_idx_0_957606388[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.431     4.836    forLoop_idx_0_957606388[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X30Y22         FDRE                                         r  forLoop_idx_0_957606388[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_444527659[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.358ns  (logic 1.529ns (45.528%)  route 1.829ns (54.472%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.829     3.358    forLoop_idx_0_444527659[3].cond_butt_dirs/sync/D[0]
    SLICE_X28Y26         FDRE                                         r  forLoop_idx_0_444527659[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.432     4.837    forLoop_idx_0_444527659[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y26         FDRE                                         r  forLoop_idx_0_444527659[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.341ns  (logic 1.517ns (45.425%)  route 1.823ns (54.575%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.823     3.341    cond_butt_next_play/sync/D[0]
    SLICE_X29Y23         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.432     4.837    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X29Y23         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_444527659[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.269ns  (logic 1.506ns (46.080%)  route 1.763ns (53.920%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.763     3.269    forLoop_idx_0_444527659[0].cond_butt_dirs/sync/D[0]
    SLICE_X31Y22         FDRE                                         r  forLoop_idx_0_444527659[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.431     4.836    forLoop_idx_0_444527659[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X31Y22         FDRE                                         r  forLoop_idx_0_444527659[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_957606388[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.284ns (26.267%)  route 0.796ns (73.733%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.796     1.080    forLoop_idx_0_957606388[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X28Y23         FDRE                                         r  forLoop_idx_0_957606388[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.818     2.008    forLoop_idx_0_957606388[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X28Y23         FDRE                                         r  forLoop_idx_0_957606388[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_444527659[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.088ns  (logic 0.274ns (25.162%)  route 0.815ns (74.838%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.815     1.088    forLoop_idx_0_444527659[0].cond_butt_dirs/sync/D[0]
    SLICE_X31Y22         FDRE                                         r  forLoop_idx_0_444527659[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.819     2.009    forLoop_idx_0_444527659[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X31Y22         FDRE                                         r  forLoop_idx_0_444527659[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.106ns  (logic 0.285ns (25.760%)  route 0.821ns (74.240%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.821     1.106    cond_butt_next_play/sync/D[0]
    SLICE_X29Y23         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.818     2.008    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X29Y23         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_444527659[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.144ns  (logic 0.296ns (25.913%)  route 0.847ns (74.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.847     1.144    forLoop_idx_0_444527659[3].cond_butt_dirs/sync/D[0]
    SLICE_X28Y26         FDRE                                         r  forLoop_idx_0_444527659[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.818     2.008    forLoop_idx_0_444527659[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y26         FDRE                                         r  forLoop_idx_0_444527659[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_957606388[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.282ns (24.473%)  route 0.870ns (75.527%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.870     1.152    forLoop_idx_0_957606388[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X30Y22         FDRE                                         r  forLoop_idx_0_957606388[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.819     2.009    forLoop_idx_0_957606388[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X30Y22         FDRE                                         r  forLoop_idx_0_957606388[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_444527659[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.174ns  (logic 0.302ns (25.695%)  route 0.872ns (74.305%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.872     1.174    forLoop_idx_0_444527659[2].cond_butt_dirs/sync/D[0]
    SLICE_X30Y22         FDRE                                         r  forLoop_idx_0_444527659[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.819     2.009    forLoop_idx_0_444527659[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y22         FDRE                                         r  forLoop_idx_0_444527659[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_444527659[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.196ns  (logic 0.268ns (22.388%)  route 0.929ns (77.612%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.929     1.196    forLoop_idx_0_444527659[1].cond_butt_dirs/sync/D[0]
    SLICE_X31Y22         FDRE                                         r  forLoop_idx_0_444527659[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.819     2.009    forLoop_idx_0_444527659[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X31Y22         FDRE                                         r  forLoop_idx_0_444527659[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.471ns  (logic 0.331ns (22.523%)  route 1.140ns (77.477%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.914     1.200    reset_cond/butt_reset_IBUF
    SLICE_X32Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.245 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.226     1.471    reset_cond/M_reset_cond_in
    SLICE_X32Y24         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.816     2.006    reset_cond/clk_IBUF_BUFG
    SLICE_X32Y24         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.471ns  (logic 0.331ns (22.523%)  route 1.140ns (77.477%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.914     1.200    reset_cond/butt_reset_IBUF
    SLICE_X32Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.245 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.226     1.471    reset_cond/M_reset_cond_in
    SLICE_X32Y24         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.816     2.006    reset_cond/clk_IBUF_BUFG
    SLICE_X32Y24         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.579ns  (logic 0.331ns (20.989%)  route 1.247ns (79.011%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.914     1.200    reset_cond/butt_reset_IBUF
    SLICE_X32Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.245 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.334     1.579    reset_cond/M_reset_cond_in
    SLICE_X37Y26         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.817     2.007    reset_cond/clk_IBUF_BUFG
    SLICE_X37Y26         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





