Analysis & Synthesis report for riscv
Mon May  4 18:02:59 2020
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for Top-level Entity: |riscv_top
 15. Source assignments for Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated
 16. Source assignments for Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated
 17. Source assignments for Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0|altsyncram_ig41:auto_generated
 18. Source assignments for Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated
 19. Parameter Settings for Inferred Entity Instance: Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0
 20. Parameter Settings for Inferred Entity Instance: Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0
 21. Parameter Settings for Inferred Entity Instance: Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0
 22. Parameter Settings for Inferred Entity Instance: Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0
 23. altsyncram Parameter Settings by Entity Instance
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon May  4 18:02:59 2020       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; riscv                                       ;
; Top-level Entity Name              ; riscv_top                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,730                                       ;
;     Total combinational functions  ; 2,248                                       ;
;     Dedicated logic registers      ; 847                                         ;
; Total registers                    ; 847                                         ;
; Total pins                         ; 4                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 32,768                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; riscv_top          ; riscv              ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                           ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+
; ../../vhdl/riscv_top.vhdl        ; yes             ; User VHDL File               ; /home/patmos/chisel-projects/aca-riscv/vhdl/riscv_top.vhdl                             ;         ;
; ../../generated/Riscv.v          ; yes             ; User Verilog HDL File        ; /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v                               ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /home/patmos/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /home/patmos/intelFPGA_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /home/patmos/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /home/patmos/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal161.inc                   ; yes             ; Megafunction                 ; /home/patmos/intelFPGA_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /home/patmos/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; /home/patmos/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; /home/patmos/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /home/patmos/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_ig41.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/patmos/chisel-projects/aca-riscv/quartus/altde2-115/db/altsyncram_ig41.tdf       ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 2,730       ;
;                                             ;             ;
; Total combinational functions               ; 2248        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 1469        ;
;     -- 3 input functions                    ; 562         ;
;     -- <=2 input functions                  ; 217         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 2051        ;
;     -- arithmetic mode                      ; 197         ;
;                                             ;             ;
; Total registers                             ; 847         ;
;     -- Dedicated logic registers            ; 847         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 4           ;
; Total memory bits                           ; 32768       ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 879         ;
; Total fan-out                               ; 10814       ;
; Average fan-out                             ; 3.45        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                       ; Entity Name         ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |riscv_top                                      ; 2248 (6)            ; 847 (6)                   ; 32768       ; 0            ; 0       ; 0         ; 4    ; 0            ; |riscv_top                                                                                                ; riscv_top           ; work         ;
;    |Riscv:u|                                    ; 2242 (67)           ; 841 (40)                  ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top|Riscv:u                                                                                        ; Riscv               ; work         ;
;       |BufferedTx:tx|                           ; 56 (0)              ; 43 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top|Riscv:u|BufferedTx:tx                                                                          ; BufferedTx          ; work         ;
;          |Buffer:buf_|                          ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top|Riscv:u|BufferedTx:tx|Buffer:buf_                                                              ; Buffer              ; work         ;
;          |Tx:tx|                                ; 47 (47)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top|Riscv:u|BufferedTx:tx|Tx:tx                                                                    ; Tx                  ; work         ;
;       |DecodeStage:decodeStage|                 ; 944 (810)           ; 576 (96)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top|Riscv:u|DecodeStage:decodeStage                                                                ; DecodeStage         ; work         ;
;          |BranchCtl:BranchCtl|                  ; 87 (87)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top|Riscv:u|DecodeStage:decodeStage|BranchCtl:BranchCtl                                            ; BranchCtl           ; work         ;
;          |ForwarderID:Forwarder|                ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top|Riscv:u|DecodeStage:decodeStage|ForwarderID:Forwarder                                          ; ForwarderID         ; work         ;
;          |HazardDetectionUnit:Hazard|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top|Riscv:u|DecodeStage:decodeStage|HazardDetectionUnit:Hazard                                     ; HazardDetectionUnit ; work         ;
;          |ImmGen:Imm32|                         ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top|Riscv:u|DecodeStage:decodeStage|ImmGen:Imm32                                                   ; ImmGen              ; work         ;
;          |MainCtl:MnCtl|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top|Riscv:u|DecodeStage:decodeStage|MainCtl:MnCtl                                                  ; MainCtl             ; work         ;
;          |RegisterFile:RegFile|                 ; 16 (16)             ; 480 (480)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top|Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile                                           ; RegisterFile        ; work         ;
;       |ExStage:executionStage|                  ; 977 (485)           ; 72 (72)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top|Riscv:u|ExStage:executionStage                                                                 ; ExStage             ; work         ;
;          |Alu:alu|                              ; 421 (421)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top|Riscv:u|ExStage:executionStage|Alu:alu                                                         ; Alu                 ; work         ;
;          |AluCtl:aluCtrl|                       ; 39 (39)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top|Riscv:u|ExStage:executionStage|AluCtl:aluCtrl                                                  ; AluCtl              ; work         ;
;          |ForwarderEX:forwarder|                ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top|Riscv:u|ExStage:executionStage|ForwarderEX:forwarder                                           ; ForwarderEX         ; work         ;
;       |FetchStage:fetchStage|                   ; 81 (42)             ; 40 (40)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top|Riscv:u|FetchStage:fetchStage                                                                  ; FetchStage          ; work         ;
;          |InstructionMemory:inMem|              ; 39 (39)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top|Riscv:u|FetchStage:fetchStage|InstructionMemory:inMem                                          ; InstructionMemory   ; work         ;
;       |MemStage:memStage|                       ; 44 (38)             ; 70 (38)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top|Riscv:u|MemStage:memStage                                                                      ; MemStage            ; work         ;
;          |Memory:dataMem|                       ; 6 (6)               ; 32 (32)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top|Riscv:u|MemStage:memStage|Memory:dataMem                                                       ; Memory              ; work         ;
;             |altsyncram:mem_0_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top|Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0                                ; altsyncram          ; work         ;
;                |altsyncram_ig41:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top|Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated ; altsyncram_ig41     ; work         ;
;             |altsyncram:mem_1_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top|Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0                                ; altsyncram          ; work         ;
;                |altsyncram_ig41:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top|Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0|altsyncram_ig41:auto_generated ; altsyncram_ig41     ; work         ;
;             |altsyncram:mem_2_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top|Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0                                ; altsyncram          ; work         ;
;                |altsyncram_ig41:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top|Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated ; altsyncram_ig41     ; work         ;
;             |altsyncram:mem_3_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top|Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0                                ; altsyncram          ; work         ;
;                |altsyncram_ig41:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top|Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated ; altsyncram_ig41     ; work         ;
;       |WriteBackStage:writeBackStage|           ; 73 (73)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_top|Riscv:u|WriteBackStage:writeBackStage                                                          ; WriteBackStage      ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                      ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 8            ; --           ; --           ; 8192 ; None ;
; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0|altsyncram_ig41:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 8            ; --           ; --           ; 8192 ; None ;
; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 8            ; --           ; --           ; 8192 ; None ;
; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 8            ; --           ; --           ; 8192 ; None ;
+-----------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                      ;
+-----------------------------------------------------------------------+---------------------------------------------------------------------------------+
; Register name                                                         ; Reason for Removal                                                              ;
+-----------------------------------------------------------------------+---------------------------------------------------------------------------------+
; Riscv:u|ExStage:executionStage|ctlRg[0,2]                             ; Stuck at GND due to stuck port data_in                                          ;
; Riscv:u|MemStage:memStage|Memory:dataMem|mem_3__T_24_addr_pipe_0[9]   ; Merged with Riscv:u|MemStage:memStage|Memory:dataMem|mem_0__T_24_addr_pipe_0[9] ;
; Riscv:u|MemStage:memStage|Memory:dataMem|mem_2__T_24_addr_pipe_0[9]   ; Merged with Riscv:u|MemStage:memStage|Memory:dataMem|mem_0__T_24_addr_pipe_0[9] ;
; Riscv:u|MemStage:memStage|Memory:dataMem|mem_1__T_24_addr_pipe_0[9]   ; Merged with Riscv:u|MemStage:memStage|Memory:dataMem|mem_0__T_24_addr_pipe_0[9] ;
; Riscv:u|MemStage:memStage|Memory:dataMem|mem_3__T_24_addr_pipe_0[8]   ; Merged with Riscv:u|MemStage:memStage|Memory:dataMem|mem_0__T_24_addr_pipe_0[8] ;
; Riscv:u|MemStage:memStage|Memory:dataMem|mem_2__T_24_addr_pipe_0[8]   ; Merged with Riscv:u|MemStage:memStage|Memory:dataMem|mem_0__T_24_addr_pipe_0[8] ;
; Riscv:u|MemStage:memStage|Memory:dataMem|mem_1__T_24_addr_pipe_0[8]   ; Merged with Riscv:u|MemStage:memStage|Memory:dataMem|mem_0__T_24_addr_pipe_0[8] ;
; Riscv:u|MemStage:memStage|Memory:dataMem|mem_3__T_24_addr_pipe_0[7]   ; Merged with Riscv:u|MemStage:memStage|Memory:dataMem|mem_0__T_24_addr_pipe_0[7] ;
; Riscv:u|MemStage:memStage|Memory:dataMem|mem_2__T_24_addr_pipe_0[7]   ; Merged with Riscv:u|MemStage:memStage|Memory:dataMem|mem_0__T_24_addr_pipe_0[7] ;
; Riscv:u|MemStage:memStage|Memory:dataMem|mem_1__T_24_addr_pipe_0[7]   ; Merged with Riscv:u|MemStage:memStage|Memory:dataMem|mem_0__T_24_addr_pipe_0[7] ;
; Riscv:u|MemStage:memStage|Memory:dataMem|mem_3__T_24_addr_pipe_0[6]   ; Merged with Riscv:u|MemStage:memStage|Memory:dataMem|mem_0__T_24_addr_pipe_0[6] ;
; Riscv:u|MemStage:memStage|Memory:dataMem|mem_2__T_24_addr_pipe_0[6]   ; Merged with Riscv:u|MemStage:memStage|Memory:dataMem|mem_0__T_24_addr_pipe_0[6] ;
; Riscv:u|MemStage:memStage|Memory:dataMem|mem_1__T_24_addr_pipe_0[6]   ; Merged with Riscv:u|MemStage:memStage|Memory:dataMem|mem_0__T_24_addr_pipe_0[6] ;
; Riscv:u|MemStage:memStage|Memory:dataMem|mem_3__T_24_addr_pipe_0[5]   ; Merged with Riscv:u|MemStage:memStage|Memory:dataMem|mem_0__T_24_addr_pipe_0[5] ;
; Riscv:u|MemStage:memStage|Memory:dataMem|mem_2__T_24_addr_pipe_0[5]   ; Merged with Riscv:u|MemStage:memStage|Memory:dataMem|mem_0__T_24_addr_pipe_0[5] ;
; Riscv:u|MemStage:memStage|Memory:dataMem|mem_1__T_24_addr_pipe_0[5]   ; Merged with Riscv:u|MemStage:memStage|Memory:dataMem|mem_0__T_24_addr_pipe_0[5] ;
; Riscv:u|MemStage:memStage|Memory:dataMem|mem_3__T_24_addr_pipe_0[4]   ; Merged with Riscv:u|MemStage:memStage|Memory:dataMem|mem_0__T_24_addr_pipe_0[4] ;
; Riscv:u|MemStage:memStage|Memory:dataMem|mem_2__T_24_addr_pipe_0[4]   ; Merged with Riscv:u|MemStage:memStage|Memory:dataMem|mem_0__T_24_addr_pipe_0[4] ;
; Riscv:u|MemStage:memStage|Memory:dataMem|mem_1__T_24_addr_pipe_0[4]   ; Merged with Riscv:u|MemStage:memStage|Memory:dataMem|mem_0__T_24_addr_pipe_0[4] ;
; Riscv:u|MemStage:memStage|Memory:dataMem|mem_3__T_24_addr_pipe_0[3]   ; Merged with Riscv:u|MemStage:memStage|Memory:dataMem|mem_0__T_24_addr_pipe_0[3] ;
; Riscv:u|MemStage:memStage|Memory:dataMem|mem_2__T_24_addr_pipe_0[3]   ; Merged with Riscv:u|MemStage:memStage|Memory:dataMem|mem_0__T_24_addr_pipe_0[3] ;
; Riscv:u|MemStage:memStage|Memory:dataMem|mem_1__T_24_addr_pipe_0[3]   ; Merged with Riscv:u|MemStage:memStage|Memory:dataMem|mem_0__T_24_addr_pipe_0[3] ;
; Riscv:u|MemStage:memStage|Memory:dataMem|mem_3__T_24_addr_pipe_0[2]   ; Merged with Riscv:u|MemStage:memStage|Memory:dataMem|mem_0__T_24_addr_pipe_0[2] ;
; Riscv:u|MemStage:memStage|Memory:dataMem|mem_2__T_24_addr_pipe_0[2]   ; Merged with Riscv:u|MemStage:memStage|Memory:dataMem|mem_0__T_24_addr_pipe_0[2] ;
; Riscv:u|MemStage:memStage|Memory:dataMem|mem_1__T_24_addr_pipe_0[2]   ; Merged with Riscv:u|MemStage:memStage|Memory:dataMem|mem_0__T_24_addr_pipe_0[2] ;
; Riscv:u|MemStage:memStage|Memory:dataMem|mem_3__T_24_addr_pipe_0[1]   ; Merged with Riscv:u|MemStage:memStage|Memory:dataMem|mem_0__T_24_addr_pipe_0[1] ;
; Riscv:u|MemStage:memStage|Memory:dataMem|mem_2__T_24_addr_pipe_0[1]   ; Merged with Riscv:u|MemStage:memStage|Memory:dataMem|mem_0__T_24_addr_pipe_0[1] ;
; Riscv:u|MemStage:memStage|Memory:dataMem|mem_1__T_24_addr_pipe_0[1]   ; Merged with Riscv:u|MemStage:memStage|Memory:dataMem|mem_0__T_24_addr_pipe_0[1] ;
; Riscv:u|MemStage:memStage|Memory:dataMem|mem_3__T_24_addr_pipe_0[0]   ; Merged with Riscv:u|MemStage:memStage|Memory:dataMem|mem_0__T_24_addr_pipe_0[0] ;
; Riscv:u|MemStage:memStage|Memory:dataMem|mem_2__T_24_addr_pipe_0[0]   ; Merged with Riscv:u|MemStage:memStage|Memory:dataMem|mem_0__T_24_addr_pipe_0[0] ;
; Riscv:u|MemStage:memStage|Memory:dataMem|mem_1__T_24_addr_pipe_0[0]   ; Merged with Riscv:u|MemStage:memStage|Memory:dataMem|mem_0__T_24_addr_pipe_0[0] ;
; Riscv:u|FetchStage:fetchStage|ifRg[3,11,19]                           ; Merged with Riscv:u|FetchStage:fetchStage|ifRg[2]                               ;
; Riscv:u|DecodeStage:decodeStage|IdExRg[4]                             ; Merged with Riscv:u|DecodeStage:decodeStage|IdExRg[14]                          ;
; Riscv:u|DecodeStage:decodeStage|CtlRg[2]                              ; Merged with Riscv:u|DecodeStage:decodeStage|CtlRg[0]                            ;
; Riscv:u|DecodeStage:decodeStage|CtlRg[5]                              ; Merged with Riscv:u|DecodeStage:decodeStage|CtlRg[3]                            ;
; Riscv:u|FetchStage:fetchStage|ifRg[2]                                 ; Stuck at GND due to stuck port data_in                                          ;
; Riscv:u|DecodeStage:decodeStage|IdExRg[14]                            ; Stuck at GND due to stuck port data_in                                          ;
; Riscv:u|ExStage:executionStage|exMemRg[4]                             ; Stuck at GND due to stuck port data_in                                          ;
; Riscv:u|MemStage:memStage|memRg[4]                                    ; Stuck at GND due to stuck port data_in                                          ;
; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_30[0..7]  ; Stuck at GND due to stuck port clock_enable                                     ;
; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_31[0..31] ; Stuck at GND due to stuck port clock_enable                                     ;
; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_30[8..31] ; Stuck at GND due to stuck port clock_enable                                     ;
; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_29[0..31] ; Stuck at GND due to stuck port clock_enable                                     ;
; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_28[0..31] ; Stuck at GND due to stuck port clock_enable                                     ;
; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_27[0..31] ; Stuck at GND due to stuck port clock_enable                                     ;
; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_26[0..31] ; Stuck at GND due to stuck port clock_enable                                     ;
; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_25[0..31] ; Stuck at GND due to stuck port clock_enable                                     ;
; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_24[0..31] ; Stuck at GND due to stuck port clock_enable                                     ;
; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_23[0..31] ; Stuck at GND due to stuck port clock_enable                                     ;
; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_22[0..31] ; Stuck at GND due to stuck port clock_enable                                     ;
; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_21[0..31] ; Stuck at GND due to stuck port clock_enable                                     ;
; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_20[0..31] ; Stuck at GND due to stuck port clock_enable                                     ;
; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_19[0..31] ; Stuck at GND due to stuck port clock_enable                                     ;
; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_18[0..31] ; Stuck at GND due to stuck port clock_enable                                     ;
; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_17[0..31] ; Stuck at GND due to stuck port clock_enable                                     ;
; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_16[0..31] ; Stuck at GND due to stuck port clock_enable                                     ;
; Riscv:u|DecodeStage:decodeStage|IdExRg[37..56]                        ; Merged with Riscv:u|DecodeStage:decodeStage|IdExRg[36]                          ;
; Riscv:u|FetchStage:fetchStage|ifRg[1]                                 ; Merged with Riscv:u|FetchStage:fetchStage|ifRg[0]                               ;
; Riscv:u|FetchStage:fetchStage|ifRg[14]                                ; Merged with Riscv:u|FetchStage:fetchStage|ifRg[12]                              ;
; Riscv:u|FetchStage:fetchStage|ifRg[28]                                ; Merged with Riscv:u|FetchStage:fetchStage|ifRg[26]                              ;
; Riscv:u|FetchStage:fetchStage|ifRg[29,31]                             ; Merged with Riscv:u|FetchStage:fetchStage|ifRg[27]                              ;
; Riscv:u|FetchStage:fetchStage|ifRg[27]                                ; Merged with Riscv:u|FetchStage:fetchStage|ifRg[26]                              ;
; Riscv:u|BufferedTx:tx|Tx:tx|shiftReg[10]                              ; Stuck at VCC due to stuck port data_in                                          ;
; Riscv:u|FetchStage:fetchStage|pcRg[0]                                 ; Stuck at GND due to stuck port data_in                                          ;
; Riscv:u|FetchStage:fetchStage|ifRg[32]                                ; Stuck at GND due to stuck port data_in                                          ;
; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_0[0..31]  ; Stuck at GND due to stuck port data_in                                          ;
; Riscv:u|DecodeStage:decodeStage|IdExRg[17]                            ; Merged with Riscv:u|DecodeStage:decodeStage|IdExRg[15]                          ;
; Riscv:u|DecodeStage:decodeStage|IdExRg[20..22,24]                     ; Merged with Riscv:u|DecodeStage:decodeStage|IdExRg[19]                          ;
; Riscv:u|DecodeStage:decodeStage|IdExRg[32,33,36]                      ; Merged with Riscv:u|DecodeStage:decodeStage|IdExRg[31]                          ;
; Riscv:u|FetchStage:fetchStage|ifRg[42..63]                            ; Lost fanout                                                                     ;
; Riscv:u|FetchStage:fetchStage|pcRg[10..31]                            ; Lost fanout                                                                     ;
; Total Number of Removed Registers = 667                               ;                                                                                 ;
+-----------------------------------------------------------------------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                           ;
+-----------------------------------------+---------------------------+---------------------------------------------------------------------------------+
; Register name                           ; Reason for Removal        ; Registers Removed due to This Register                                          ;
+-----------------------------------------+---------------------------+---------------------------------------------------------------------------------+
; Riscv:u|ExStage:executionStage|ctlRg[2] ; Stuck at GND              ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_30[7],              ;
;                                         ; due to stuck port data_in ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_30[6],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_30[5],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_30[4],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_30[3],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_30[2],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_30[1],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_30[0],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_31[31],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_31[27],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_31[26],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_31[25],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_31[24],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_31[23],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_31[22],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_31[21],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_31[20],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_31[19],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_31[18],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_31[17],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_31[16],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_31[15],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_31[14],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_31[13],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_31[12],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_31[11],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_31[10],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_31[9],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_31[8],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_31[7],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_31[6],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_31[5],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_31[4],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_31[3],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_31[2],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_31[1],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_31[0],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_30[8],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_30[9],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_30[10],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_30[11],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_30[12],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_30[13],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_30[14],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_30[15],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_30[16],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_30[17],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_30[18],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_30[19],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_30[20],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_30[21],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_30[22],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_30[23],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_30[24],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_30[25],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_30[26],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_30[27],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_30[31],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_29[0],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_29[1],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_29[2],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_29[3],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_29[4],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_29[5],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_29[6],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_29[7],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_29[8],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_29[9],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_29[10],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_29[11],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_29[12],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_29[13],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_29[14],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_29[15],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_29[16],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_29[17],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_29[18],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_29[19],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_29[20],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_29[21],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_29[22],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_29[23],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_29[24],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_29[25],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_29[26],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_29[27],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_29[31],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_28[0],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_28[1],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_28[2],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_28[3],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_28[4],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_28[5],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_28[6],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_28[7],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_28[8],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_28[9],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_28[10],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_28[11],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_28[12],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_28[13],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_28[14],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_28[15],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_28[16],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_28[17],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_28[18],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_28[19],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_28[20],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_28[21],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_28[22],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_28[23],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_28[24],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_28[25],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_28[26],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_28[27],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_28[31],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_27[0],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_27[1],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_27[2],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_27[3],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_27[4],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_27[5],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_27[6],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_27[7],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_27[8],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_27[9],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_27[10],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_27[11],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_27[12],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_27[13],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_27[14],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_27[15],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_27[16],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_27[17],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_27[18],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_27[19],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_27[20],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_27[21],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_27[22],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_27[23],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_27[24],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_27[25],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_27[26],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_27[27],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_27[31],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_26[0],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_26[1],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_26[2],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_26[3],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_26[4],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_26[5],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_26[6],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_26[7],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_26[8],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_26[9],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_26[10],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_26[11],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_26[12],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_26[13],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_26[14],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_26[15],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_26[16],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_26[17],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_26[18],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_26[19],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_26[20],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_26[21],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_26[22],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_26[23],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_26[24],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_26[25],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_26[26],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_26[27],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_26[31],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_25[0],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_25[1],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_25[2],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_25[3],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_25[4],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_25[5],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_25[6],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_25[7],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_25[8],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_25[9],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_25[10],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_25[11],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_25[12],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_25[13],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_25[14],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_25[15],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_25[16],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_25[17],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_25[18],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_25[19],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_25[20],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_25[21],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_25[22],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_25[23],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_25[24],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_25[25],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_25[26],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_25[27],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_25[31],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_24[0],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_24[1],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_24[2],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_24[3],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_24[4],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_24[5],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_24[6],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_24[7],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_24[8],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_24[9],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_24[10],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_24[11],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_24[12],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_24[13],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_24[14],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_24[15],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_24[16],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_24[17],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_24[18],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_24[19],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_24[20],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_24[21],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_24[22],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_24[23],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_24[24],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_24[25],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_24[26],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_24[27],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_24[31],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_23[0],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_23[1],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_23[2],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_23[3],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_23[4],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_23[5],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_23[6],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_23[7],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_23[8],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_23[9],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_23[10],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_23[11],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_23[12],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_23[13],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_23[14],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_23[15],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_23[16],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_23[17],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_23[18],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_23[19],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_23[20],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_23[21],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_23[22],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_23[23],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_23[24],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_23[25],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_23[26],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_23[27],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_23[31],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_22[0],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_22[1],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_22[2],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_22[3],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_22[4],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_22[5],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_22[6],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_22[7],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_22[8],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_22[9],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_22[10],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_22[11],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_22[12],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_22[13],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_22[14],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_22[15],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_22[16],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_22[17],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_22[18],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_22[19],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_22[20],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_22[21],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_22[22],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_22[23],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_22[24],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_22[25],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_22[26],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_22[27],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_22[31],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_21[0],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_21[1],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_21[2],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_21[3],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_21[4],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_21[5],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_21[6],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_21[7],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_21[8],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_21[9],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_21[10],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_21[11],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_21[12],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_21[13],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_21[14],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_21[15],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_21[16],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_21[17],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_21[18],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_21[19],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_21[20],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_21[21],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_21[22],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_21[23],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_21[24],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_21[25],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_21[26],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_21[27],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_21[31],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_20[0],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_20[1],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_20[2],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_20[3],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_20[4],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_20[5],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_20[6],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_20[7],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_20[8],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_20[9],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_20[10],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_20[11],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_20[12],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_20[13],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_20[14],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_20[15],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_20[16],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_20[17],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_20[18],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_20[19],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_20[20],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_20[21],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_20[22],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_20[23],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_20[24],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_20[25],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_20[26],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_20[27],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_20[31],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_19[0],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_19[1],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_19[2],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_19[3],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_19[4],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_19[5],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_19[6],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_19[7],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_19[8],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_19[9],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_19[10],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_19[11],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_19[12],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_19[13],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_19[14],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_19[15],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_19[16],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_19[17],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_19[18],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_19[19],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_19[20],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_19[21],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_19[22],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_19[23],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_19[24],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_19[25],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_19[26],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_19[27],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_19[31],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_18[0],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_18[1],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_18[2],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_18[3],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_18[4],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_18[5],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_18[6],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_18[7],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_18[8],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_18[9],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_18[10],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_18[11],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_18[12],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_18[13],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_18[14],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_18[15],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_18[16],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_18[17],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_18[18],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_18[19],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_18[20],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_18[21],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_18[22],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_18[23],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_18[24],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_18[25],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_18[26],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_18[27],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_18[31],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_17[0],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_17[1],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_17[2],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_17[3],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_17[4],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_17[5],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_17[6],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_17[7],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_17[8],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_17[9],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_17[10],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_17[11],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_17[12],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_17[13],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_17[14],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_17[15],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_17[16],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_17[17],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_17[18],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_17[19],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_17[20],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_17[21],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_17[22],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_17[23],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_17[24],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_17[25],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_17[26],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_17[27],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_17[31],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_16[0],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_16[1],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_16[2],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_16[3],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_16[4],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_16[5],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_16[6],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_16[7],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_16[8],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_16[9],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_16[10],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_16[11],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_16[12],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_16[13],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_16[14],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_16[15],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_16[16],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_16[17],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_16[18],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_16[19],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_16[20],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_16[21],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_16[22],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_16[23],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_16[24],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_16[25],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_16[26],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_16[27],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_16[31],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_0[0],               ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_0[1],               ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_0[2],               ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_0[3],               ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_0[4],               ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_0[5],               ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_0[6],               ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_0[7],               ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_0[8],               ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_0[9],               ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_0[10],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_0[11],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_0[12],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_0[13],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_0[14],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_0[15],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_0[16],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_0[17],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_0[18],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_0[19],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_0[20],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_0[21],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_0[22],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_0[23],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_0[24],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_0[25],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_0[26],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_0[27],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_0[31],              ;
;                                         ;                           ; Riscv:u|FetchStage:fetchStage|pcRg[29]                                          ;
; Riscv:u|FetchStage:fetchStage|ifRg[2]   ; Stuck at GND              ; Riscv:u|DecodeStage:decodeStage|IdExRg[14],                                     ;
;                                         ; due to stuck port data_in ; Riscv:u|ExStage:executionStage|exMemRg[4], Riscv:u|MemStage:memStage|memRg[4],  ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_28[30],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_27[30],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_26[30],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_25[30],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_24[30],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_23[30],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_22[30],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_21[30],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_20[30],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_19[30],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_18[30],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_17[30],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_16[30],             ;
;                                         ;                           ; Riscv:u|FetchStage:fetchStage|pcRg[0], Riscv:u|FetchStage:fetchStage|ifRg[32],  ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_0[30],              ;
;                                         ;                           ; Riscv:u|FetchStage:fetchStage|ifRg[63], Riscv:u|FetchStage:fetchStage|pcRg[30], ;
;                                         ;                           ; Riscv:u|FetchStage:fetchStage|pcRg[28], Riscv:u|FetchStage:fetchStage|pcRg[27], ;
;                                         ;                           ; Riscv:u|FetchStage:fetchStage|pcRg[26], Riscv:u|FetchStage:fetchStage|pcRg[25], ;
;                                         ;                           ; Riscv:u|FetchStage:fetchStage|pcRg[24], Riscv:u|FetchStage:fetchStage|pcRg[23], ;
;                                         ;                           ; Riscv:u|FetchStage:fetchStage|pcRg[22], Riscv:u|FetchStage:fetchStage|pcRg[21], ;
;                                         ;                           ; Riscv:u|FetchStage:fetchStage|pcRg[20], Riscv:u|FetchStage:fetchStage|pcRg[19], ;
;                                         ;                           ; Riscv:u|FetchStage:fetchStage|pcRg[18], Riscv:u|FetchStage:fetchStage|pcRg[17], ;
;                                         ;                           ; Riscv:u|FetchStage:fetchStage|pcRg[16], Riscv:u|FetchStage:fetchStage|pcRg[15], ;
;                                         ;                           ; Riscv:u|FetchStage:fetchStage|pcRg[14], Riscv:u|FetchStage:fetchStage|pcRg[13], ;
;                                         ;                           ; Riscv:u|FetchStage:fetchStage|pcRg[12], Riscv:u|FetchStage:fetchStage|pcRg[11], ;
;                                         ;                           ; Riscv:u|FetchStage:fetchStage|pcRg[10]                                          ;
; Riscv:u|ExStage:executionStage|ctlRg[0] ; Stuck at GND              ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_31[29],             ;
;                                         ; due to stuck port data_in ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_31[28],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_30[28],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_30[29],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_29[28],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_29[29],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_28[28],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_28[29],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_27[28],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_27[29],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_26[28],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_26[29],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_25[28],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_25[29],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_24[28],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_24[29],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_23[28],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_23[29],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_22[28],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_22[29],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_21[28],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_21[29],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_20[28],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_20[29],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_19[28],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_19[29],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_18[28],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_18[29],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_17[28],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_17[29],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_16[28],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_16[29],             ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_0[28],              ;
;                                         ;                           ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_0[29],              ;
;                                         ;                           ; Riscv:u|FetchStage:fetchStage|pcRg[31]                                          ;
+-----------------------------------------+---------------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 847   ;
; Number of registers using Synchronous Clear  ; 61    ;
; Number of registers using Synchronous Load   ; 41    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 575   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                         ;
+------------------------------------------------------------------------+------------------------------------------------------+------+
; Register Name                                                          ; Megafunction                                         ; Type ;
+------------------------------------------------------------------------+------------------------------------------------------+------+
; Riscv:u|MemStage:memStage|Memory:dataMem|mem_0__T_24_addr_pipe_0[0..9] ; Riscv:u|MemStage:memStage|Memory:dataMem|mem_0_rtl_0 ; RAM  ;
+------------------------------------------------------------------------+------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |riscv_top|Riscv:u|BufferedTx:tx|Tx:tx|cntReg[13]                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |riscv_top|Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_0[30]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |riscv_top|Riscv:u|dtReg[24]                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |riscv_top|Riscv:u|FetchStage:fetchStage|ifRg[63]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |riscv_top|Riscv:u|FetchStage:fetchStage|pcRg[0]                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |riscv_top|Riscv:u|cntReg[3]                                                  ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |riscv_top|Riscv:u|FetchStage:fetchStage|pcRg[12]                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |riscv_top|Riscv:u|BufferedTx:tx|Tx:tx|shiftReg[7]                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |riscv_top|Riscv:u|BufferedTx:tx|Tx:tx|bitsReg[0]                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |riscv_top|Riscv:u|DecodeStage:decodeStage|CtlRg[3]                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |riscv_top|Riscv:u|FetchStage:fetchStage|ifRg[8]                              ;
; 16:1               ; 7 bits    ; 70 LEs        ; 56 LEs               ; 14 LEs                 ; Yes        ; |riscv_top|Riscv:u|ExStage:executionStage|exMemRg[59]                         ;
; 15:1               ; 8 bits    ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |riscv_top|Riscv:u|ExStage:executionStage|exMemRg[47]                         ;
; 17:1               ; 4 bits    ; 44 LEs        ; 36 LEs               ; 8 LEs                  ; Yes        ; |riscv_top|Riscv:u|ExStage:executionStage|exMemRg[64]                         ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |riscv_top|Riscv:u|ExStage:executionStage|exMemRg[42]                         ;
; 18:1               ; 2 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; Yes        ; |riscv_top|Riscv:u|ExStage:executionStage|exMemRg[65]                         ;
; 17:1               ; 2 bits    ; 22 LEs        ; 20 LEs               ; 2 LEs                  ; Yes        ; |riscv_top|Riscv:u|ExStage:executionStage|exMemRg[40]                         ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |riscv_top|Riscv:u|WriteBackStage:writeBackStage|io_memWbWd[29]               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |riscv_top|Riscv:u|ExStage:executionStage|_T_45[5]                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |riscv_top|Riscv:u|ExStage:executionStage|alu_io_a[1]                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |riscv_top|Riscv:u|DecodeStage:decodeStage|ImmGen:Imm32|io_ImmOut[5]          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |riscv_top|Riscv:u|DecodeStage:decodeStage|ImmGen:Imm32|io_ImmOut[2]          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |riscv_top|Riscv:u|FetchStage:fetchStage|InstructionMemory:inMem|_GEN_255[17] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; No         ; |riscv_top|Riscv:u|WriteBackStage:writeBackStage|io_memWbWd[2]                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |riscv_top|Riscv:u|MemStage:memStage|Memory:dataMem|mem_2__T_22_mask          ;
; 17:1               ; 32 bits   ; 352 LEs       ; 352 LEs              ; 0 LEs                  ; No         ; |riscv_top|Riscv:u|DecodeStage:decodeStage|_T_53[14]                          ;
; 33:1               ; 32 bits   ; 704 LEs       ; 384 LEs              ; 320 LEs                ; No         ; |riscv_top|Riscv:u|DecodeStage:decodeStage|rdOut2[24]                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Source assignments for Top-level Entity: |riscv_top ;
+----------------+-------+------+---------------------+
; Assignment     ; Value ; From ; To                  ;
+----------------+-------+------+---------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; res_cnt[0]          ;
; POWER_UP_LEVEL ; LOW   ; -    ; res_cnt[1]          ;
; POWER_UP_LEVEL ; LOW   ; -    ; res_cnt[2]          ;
+----------------+-------+------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0|altsyncram_ig41:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                              ;
; WIDTH_A                            ; 8                    ; Untyped                                              ;
; WIDTHAD_A                          ; 10                   ; Untyped                                              ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_ig41      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                              ;
; WIDTH_A                            ; 8                    ; Untyped                                              ;
; WIDTHAD_A                          ; 10                   ; Untyped                                              ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_ig41      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                              ;
; WIDTH_A                            ; 8                    ; Untyped                                              ;
; WIDTHAD_A                          ; 10                   ; Untyped                                              ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_ig41      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                              ;
; WIDTH_A                            ; 8                    ; Untyped                                              ;
; WIDTHAD_A                          ; 10                   ; Untyped                                              ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_ig41      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                            ;
+-------------------------------------------+-----------------------------------------------------------------+
; Name                                      ; Value                                                           ;
+-------------------------------------------+-----------------------------------------------------------------+
; Number of entity instances                ; 4                                                               ;
; Entity Instance                           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 8                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 8                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 8                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 8                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
+-------------------------------------------+-----------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 4                           ;
; cycloneiii_ff         ; 847                         ;
;     ENA               ; 533                         ;
;     ENA SCLR          ; 33                          ;
;     ENA SCLR SLD      ; 1                           ;
;     ENA SLD           ; 8                           ;
;     SCLR              ; 16                          ;
;     SCLR SLD          ; 11                          ;
;     SLD               ; 21                          ;
;     plain             ; 224                         ;
; cycloneiii_lcell_comb ; 2249                        ;
;     arith             ; 197                         ;
;         2 data inputs ; 34                          ;
;         3 data inputs ; 163                         ;
;     normal            ; 2052                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 178                         ;
;         3 data inputs ; 399                         ;
;         4 data inputs ; 1469                        ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 16.00                       ;
; Average LUT depth     ; 9.92                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:12     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Mon May  4 18:02:29 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off riscv -c riscv
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /home/patmos/chisel-projects/aca-riscv/vhdl/riscv_top.vhdl
    Info (12022): Found design unit 1: riscv_top-rtl File: /home/patmos/chisel-projects/aca-riscv/vhdl/riscv_top.vhdl Line: 20
    Info (12023): Found entity 1: riscv_top File: /home/patmos/chisel-projects/aca-riscv/vhdl/riscv_top.vhdl Line: 9
Info (12021): Found 20 design units, including 20 entities, in source file /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v
    Info (12023): Found entity 1: InstructionMemory File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 1
    Info (12023): Found entity 2: FetchStage File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 2055
    Info (12023): Found entity 3: MainCtl File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 2148
    Info (12023): Found entity 4: ImmGen File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 2188
    Info (12023): Found entity 5: ForwarderID File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 2267
    Info (12023): Found entity 6: RegisterFile File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 2290
    Info (12023): Found entity 7: BranchCtl File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 2828
    Info (12023): Found entity 8: HazardDetectionUnit File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 2874
    Info (12023): Found entity 9: DecodeStage File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 2897
    Info (12023): Found entity 10: Alu File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 3165
    Info (12023): Found entity 11: AluCtl File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 3261
    Info (12023): Found entity 12: ForwarderEX File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 3377
    Info (12023): Found entity 13: ExStage File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 3422
    Info (12023): Found entity 14: Memory File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 3625
    Info (12023): Found entity 15: MemStage File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 3994
    Info (12023): Found entity 16: WriteBackStage File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 4107
    Info (12023): Found entity 17: Tx File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 4123
    Info (12023): Found entity 18: Buffer File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 4231
    Info (12023): Found entity 19: BufferedTx File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 4311
    Info (12023): Found entity 20: Riscv File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 4363
Info (12127): Elaborating entity "riscv_top" for the top level hierarchy
Info (12128): Elaborating entity "Riscv" for hierarchy "Riscv:u" File: /home/patmos/chisel-projects/aca-riscv/vhdl/riscv_top.vhdl Line: 57
Warning (10036): Verilog HDL or VHDL warning at Riscv.v(4445): object "_T_13" assigned a value but never read File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 4445
Warning (10036): Verilog HDL or VHDL warning at Riscv.v(4446): object "_T_15" assigned a value but never read File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 4446
Warning (10036): Verilog HDL or VHDL warning at Riscv.v(4449): object "_T_30" assigned a value but never read File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 4449
Warning (10036): Verilog HDL or VHDL warning at Riscv.v(4452): object "_T_46" assigned a value but never read File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 4452
Warning (10036): Verilog HDL or VHDL warning at Riscv.v(4455): object "_T_56" assigned a value but never read File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 4455
Warning (10036): Verilog HDL or VHDL warning at Riscv.v(4456): object "IfId" assigned a value but never read File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 4456
Warning (10036): Verilog HDL or VHDL warning at Riscv.v(4457): object "IdEx" assigned a value but never read File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 4457
Warning (10036): Verilog HDL or VHDL warning at Riscv.v(4458): object "rgWr" assigned a value but never read File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 4458
Warning (10036): Verilog HDL or VHDL warning at Riscv.v(4459): object "IdExCtl" assigned a value but never read File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 4459
Warning (10036): Verilog HDL or VHDL warning at Riscv.v(4460): object "ExMem" assigned a value but never read File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 4460
Warning (10036): Verilog HDL or VHDL warning at Riscv.v(4461): object "MemWb" assigned a value but never read File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 4461
Warning (10036): Verilog HDL or VHDL warning at Riscv.v(4462): object "WbWd" assigned a value but never read File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 4462
Info (12128): Elaborating entity "FetchStage" for hierarchy "Riscv:u|FetchStage:fetchStage" File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 4472
Info (12128): Elaborating entity "InstructionMemory" for hierarchy "Riscv:u|FetchStage:fetchStage|InstructionMemory:inMem" File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 2078
Info (12128): Elaborating entity "DecodeStage" for hierarchy "Riscv:u|DecodeStage:decodeStage" File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 4489
Info (12128): Elaborating entity "MainCtl" for hierarchy "Riscv:u|DecodeStage:decodeStage|MainCtl:MnCtl" File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 2995
Info (12128): Elaborating entity "ImmGen" for hierarchy "Riscv:u|DecodeStage:decodeStage|ImmGen:Imm32" File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 3000
Info (12128): Elaborating entity "ForwarderID" for hierarchy "Riscv:u|DecodeStage:decodeStage|ForwarderID:Forwarder" File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 3008
Info (12128): Elaborating entity "RegisterFile" for hierarchy "Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile" File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 3021
Info (12128): Elaborating entity "BranchCtl" for hierarchy "Riscv:u|DecodeStage:decodeStage|BranchCtl:BranchCtl" File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 3027
Info (12128): Elaborating entity "HazardDetectionUnit" for hierarchy "Riscv:u|DecodeStage:decodeStage|HazardDetectionUnit:Hazard" File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 3036
Info (12128): Elaborating entity "ExStage" for hierarchy "Riscv:u|ExStage:executionStage" File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 4505
Info (12128): Elaborating entity "Alu" for hierarchy "Riscv:u|ExStage:executionStage|Alu:alu" File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 3500
Info (12128): Elaborating entity "AluCtl" for hierarchy "Riscv:u|ExStage:executionStage|AluCtl:aluCtrl" File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 3509
Info (12128): Elaborating entity "ForwarderEX" for hierarchy "Riscv:u|ExStage:executionStage|ForwarderEX:forwarder" File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 3519
Info (12128): Elaborating entity "MemStage" for hierarchy "Riscv:u|MemStage:memStage" File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 4517
Info (12128): Elaborating entity "Memory" for hierarchy "Riscv:u|MemStage:memStage|Memory:dataMem" File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 4033
Warning (10036): Verilog HDL or VHDL warning at Riscv.v(3644): object "mem_0__T_24_en_pipe_0" assigned a value but never read File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 3644
Warning (10036): Verilog HDL or VHDL warning at Riscv.v(3656): object "mem_1__T_24_en_pipe_0" assigned a value but never read File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 3656
Warning (10036): Verilog HDL or VHDL warning at Riscv.v(3668): object "mem_2__T_24_en_pipe_0" assigned a value but never read File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 3668
Warning (10036): Verilog HDL or VHDL warning at Riscv.v(3680): object "mem_3__T_24_en_pipe_0" assigned a value but never read File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 3680
Info (12128): Elaborating entity "WriteBackStage" for hierarchy "Riscv:u|WriteBackStage:writeBackStage" File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 4525
Info (12128): Elaborating entity "BufferedTx" for hierarchy "Riscv:u|BufferedTx:tx" File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 4533
Info (12128): Elaborating entity "Tx" for hierarchy "Riscv:u|BufferedTx:tx|Tx:tx" File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 4340
Info (12128): Elaborating entity "Buffer" for hierarchy "Riscv:u|BufferedTx:tx|Buffer:buf_" File: /home/patmos/chisel-projects/aca-riscv/generated/Riscv.v Line: 4350
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Riscv:u|MemStage:memStage|Memory:dataMem|mem_3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Riscv:u|MemStage:memStage|Memory:dataMem|mem_2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Riscv:u|MemStage:memStage|Memory:dataMem|mem_1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Riscv:u|MemStage:memStage|Memory:dataMem|mem_0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0"
Info (12133): Instantiated megafunction "Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ig41.tdf
    Info (12023): Found entity 1: altsyncram_ig41 File: /home/patmos/chisel-projects/aca-riscv/quartus/altde2-115/db/altsyncram_ig41.tdf Line: 28
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "led" is stuck at VCC File: /home/patmos/chisel-projects/aca-riscv/vhdl/riscv_top.vhdl Line: 14
Info (286030): Timing-Driven Synthesis is running
Info (17049): 44 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rxd" File: /home/patmos/chisel-projects/aca-riscv/vhdl/riscv_top.vhdl Line: 15
Info (21057): Implemented 2799 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 2 output pins
    Info (21061): Implemented 2763 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 1036 megabytes
    Info: Processing ended: Mon May  4 18:02:59 2020
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:37


