library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity jkff is
    Port ( clk : in  STD_LOGIC;
           reset : in  STD_LOGIC;
           j : in  STD_LOGIC;
           k : in  STD_LOGIC;
           q : buffer  STD_LOGIC;
           qn : buffer  STD_LOGIC);
end jkff;

architecture Behavioral of jkff is

begin

	process (clk) begin
		if reset = '1' then
			q <= '0';
			qn <= '1';
		else
			if clk'event and clk = '1' then
				q <= (j and (not q))or((not k) and q);
				qn <= not ((j and (not q))or((not k) and q)); -- "qn <= not q" will not work
			end if;
		end if;
	end process;

end Behavioral;
