<stg><name>execute</name>


<trans_list>

<trans id="2437" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2489" from="2" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2490" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2466" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2467" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2468" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2469" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2470" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2471" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2472" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2473" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2474" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2475" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2476" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2477" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2478" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2479" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2480" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2481" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2482" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2483" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2484" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2485" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2486" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2487" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2488" from="25" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="32">
<![CDATA[
entry:0 %iiq_12_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_12_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="32">
<![CDATA[
entry:1 %iiq_11_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_11_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="32">
<![CDATA[
entry:2 %iiq_10_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_10_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="32">
<![CDATA[
entry:3 %iiq_9_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_9_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="32">
<![CDATA[
entry:4 %iiq_8_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_8_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="32">
<![CDATA[
entry:5 %iiq_7_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_7_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="32">
<![CDATA[
entry:6 %iiq_6_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_6_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="32">
<![CDATA[
entry:7 %iiq_5_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_5_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="32">
<![CDATA[
entry:8 %iiq_4_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_4_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="32">
<![CDATA[
entry:9 %iiq_3_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_3_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="32">
<![CDATA[
entry:10 %iiq_2_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_2_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="32">
<![CDATA[
entry:11 %iiq_1_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_1_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="32">
<![CDATA[
entry:12 %iiq_0 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="32">
<![CDATA[
entry:13 %iiq_13_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_13_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="32">
<![CDATA[
entry:14 %iiq_14_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_14_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="32">
<![CDATA[
entry:15 %iiq_15_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_15_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="32">
<![CDATA[
entry:16 %iiq_16_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_16_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32">
<![CDATA[
entry:17 %iiq_17_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_17_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="32">
<![CDATA[
entry:18 %iiq_18_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_18_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32">
<![CDATA[
entry:19 %iiq_19_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_19_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="32">
<![CDATA[
entry:20 %iiq_20_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_20_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="32">
<![CDATA[
entry:21 %iiq_21_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_21_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="32">
<![CDATA[
entry:22 %iiq_22_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_22_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="32">
<![CDATA[
entry:23 %iiq_23_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_23_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="32">
<![CDATA[
entry:24 %iiq_24_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_24_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="32">
<![CDATA[
entry:25 %iiq_25_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_25_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="32">
<![CDATA[
entry:26 %iiq_26_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_26_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="32">
<![CDATA[
entry:27 %iiq_27_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_27_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="32">
<![CDATA[
entry:28 %iiq_28_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_28_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="32">
<![CDATA[
entry:29 %iiq_29_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_29_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="32">
<![CDATA[
entry:30 %iiq_30_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_30_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="32">
<![CDATA[
entry:31 %iiq_31_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_31_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="32">
<![CDATA[
entry:32 %iiq_32 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_32"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="32">
<![CDATA[
entry:33 %iiq_33_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_33_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="32">
<![CDATA[
entry:34 %iiq_34_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_34_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="32">
<![CDATA[
entry:35 %iiq_35_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_35_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="32">
<![CDATA[
entry:36 %iiq_36_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_36_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="32">
<![CDATA[
entry:37 %iiq_37_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_37_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="32">
<![CDATA[
entry:38 %iiq_38_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_38_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="32">
<![CDATA[
entry:39 %iiq_39_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_39_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="32">
<![CDATA[
entry:40 %iiq_40_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_40_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="32">
<![CDATA[
entry:41 %iiq_41_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_41_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="32">
<![CDATA[
entry:42 %iiq_42_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_42_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="32">
<![CDATA[
entry:43 %iiq_43_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_43_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="32">
<![CDATA[
entry:44 %iiq_44_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_44_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="32">
<![CDATA[
entry:45 %iiq_45_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_45_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="32">
<![CDATA[
entry:46 %iiq_46_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_46_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="32">
<![CDATA[
entry:47 %iiq_47_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_47_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="32">
<![CDATA[
entry:48 %iiq_48_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_48_1"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32">
<![CDATA[
entry:49 %iiq_49_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_49_1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="32">
<![CDATA[
entry:50 %iiq_50_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_50_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="32">
<![CDATA[
entry:51 %iiq_51_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_51_1"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="32">
<![CDATA[
entry:52 %iiq_52_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_52_1"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="32">
<![CDATA[
entry:53 %iiq_53_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_53_1"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="32">
<![CDATA[
entry:54 %iiq_54_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_54_1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="32">
<![CDATA[
entry:55 %iiq_55_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_55_1"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="32">
<![CDATA[
entry:56 %iiq_56_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_56_1"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="32">
<![CDATA[
entry:57 %iiq_57_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_57_1"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="32">
<![CDATA[
entry:58 %iiq_58_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_58_1"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="32">
<![CDATA[
entry:59 %iiq_59_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_59_1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="32">
<![CDATA[
entry:60 %iiq_60_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_60_1"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="32">
<![CDATA[
entry:61 %iiq_61_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_61_1"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="32">
<![CDATA[
entry:62 %iiq_62_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_62_1"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="32">
<![CDATA[
entry:63 %iiq_63_1 = alloca i32

]]></Node>
<StgValue><ssdm name="iiq_63_1"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:64 %ignore_dc_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %ignore_dc

]]></Node>
<StgValue><ssdm name="ignore_dc_read"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:65 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %iblock, void @empty_7, i32, i32, void @empty_12, i32, i32, void @empty_12, void @empty_12, void @empty_12, i32, i32, i32, i32, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:66 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %iq, void @empty_7, i32, i32, void @empty_12, i32, i32, void @empty_12, void @empty_12, void @empty_12, i32, i32, i32, i32, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:67 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %ivoutp, void @empty_7, i32, i32, void @empty_12, i32, i32, void @empty_12, void @empty_12, void @empty_12, i32, i32, i32, i32, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:68 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %blocks, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:69 %blocks_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %blocks

]]></Node>
<StgValue><ssdm name="blocks_read"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="31" op_0_bw="32">
<![CDATA[
entry:70 %empty = trunc i32 %blocks_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:71 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i31 %blocks_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry:72 %write_ln318 = write void @_ssdm_op_Write.ap_fifo.i31P, i31 %blocks_out, i31 %empty

]]></Node>
<StgValue><ssdm name="write_ln318"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:73 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %ivoutp, void @empty_7, i32, i32, void @empty_12, i32, i32, void @empty_12, void @empty_12, void @empty_12, i32, i32, i32, i32, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:74 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %iq, void @empty_7, i32, i32, void @empty_12, i32, i32, void @empty_12, void @empty_12, void @empty_12, i32, i32, i32, i32, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:75 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %iblock, void @empty_7, i32, i32, void @empty_12, i32, i32, void @empty_12, void @empty_12, void @empty_12, i32, i32, i32, i32, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
entry:76 %br_ln246 = br void

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %i = phi i32, void %entry, i32 %i_1, void %.split4.0.i.i_ifconv

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %icmp_ln246 = icmp_eq  i32 %i, i32 %blocks_read

]]></Node>
<StgValue><ssdm name="icmp_ln246"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %i_1 = add i32 %i, i32

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln246 = br i1 %icmp_ln246, void %.split12.i.i, void %.exit

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split12.i.i:0 %specpipeline_ln246 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln246"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split12.i.i:1 %speclooptripcount_ln246 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln246"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split12.i.i:2 %specloopname_ln246 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln246"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12.i.i:3 %cmp2_i_i = icmp_eq  i32 %i, i32

]]></Node>
<StgValue><ssdm name="cmp2_i_i"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split12.i.i:4 %br_ln257 = br i1 %cmp2_i_i, void %.split4.0.i.i_ifconv, void %bb201.0.0.i.i

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="113" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
bb201.0.0.i.i:0 %iq_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P, i512 %iq

]]></Node>
<StgValue><ssdm name="iq_read"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="512">
<![CDATA[
bb201.0.0.i.i:1 %iiq_0_1 = trunc i512 %iq_read

]]></Node>
<StgValue><ssdm name="iiq_0_1"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:2 %iiq_1 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_1"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:3 %iiq_2 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_2"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:4 %iiq_3 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_3"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:5 %iiq_4 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_4"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:6 %iiq_5 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_5"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:7 %iiq_6 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_6"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:8 %iiq_7 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_7"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:9 %iiq_8 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_8"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:10 %iiq_9 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_9"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:11 %iiq_10 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_10"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:12 %iiq_11 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_11"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:13 %iiq_12 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_12"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:14 %iiq_13 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_13"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:15 %iiq_14 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_14"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:16 %iiq_15 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_15"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:17 %iiq_16 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_16"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:18 %iiq_17 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_17"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:19 %iiq_18 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_18"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:20 %iiq_19 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_19"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:21 %iiq_20 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_20"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:22 %iiq_21 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_21"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:23 %iiq_22 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_22"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:24 %iiq_23 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_23"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:25 %iiq_24 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_24"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:26 %iiq_25 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_25"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:27 %iiq_26 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_26"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:28 %iiq_27 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_27"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:29 %iiq_28 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_28"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:30 %iiq_29 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_29"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:31 %iiq_30 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_30"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:32 %iiq_31 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_31"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:98 %store_ln318 = store i16 %iiq_31, i16 %iiq_31_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:99 %store_ln318 = store i16 %iiq_30, i16 %iiq_30_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:100 %store_ln318 = store i16 %iiq_29, i16 %iiq_29_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:101 %store_ln318 = store i16 %iiq_28, i16 %iiq_28_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:102 %store_ln318 = store i16 %iiq_27, i16 %iiq_27_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:103 %store_ln318 = store i16 %iiq_26, i16 %iiq_26_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:104 %store_ln318 = store i16 %iiq_25, i16 %iiq_25_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:105 %store_ln318 = store i16 %iiq_24, i16 %iiq_24_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:106 %store_ln318 = store i16 %iiq_23, i16 %iiq_23_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:107 %store_ln318 = store i16 %iiq_22, i16 %iiq_22_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:108 %store_ln318 = store i16 %iiq_21, i16 %iiq_21_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:109 %store_ln318 = store i16 %iiq_20, i16 %iiq_20_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:110 %store_ln318 = store i16 %iiq_19, i16 %iiq_19_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:111 %store_ln318 = store i16 %iiq_18, i16 %iiq_18_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:112 %store_ln318 = store i16 %iiq_17, i16 %iiq_17_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:113 %store_ln318 = store i16 %iiq_16, i16 %iiq_16_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:114 %store_ln318 = store i16 %iiq_15, i16 %iiq_15_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:115 %store_ln318 = store i16 %iiq_14, i16 %iiq_14_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:116 %store_ln318 = store i16 %iiq_13, i16 %iiq_13_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:117 %store_ln318 = store i16 %iiq_0_1, i16 %iiq_0

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:118 %store_ln318 = store i16 %iiq_1, i16 %iiq_1_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:119 %store_ln318 = store i16 %iiq_2, i16 %iiq_2_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:120 %store_ln318 = store i16 %iiq_3, i16 %iiq_3_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:121 %store_ln318 = store i16 %iiq_4, i16 %iiq_4_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:122 %store_ln318 = store i16 %iiq_5, i16 %iiq_5_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:123 %store_ln318 = store i16 %iiq_6, i16 %iiq_6_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:124 %store_ln318 = store i16 %iiq_7, i16 %iiq_7_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:125 %store_ln318 = store i16 %iiq_8, i16 %iiq_8_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:126 %store_ln318 = store i16 %iiq_9, i16 %iiq_9_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:127 %store_ln318 = store i16 %iiq_10, i16 %iiq_10_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:128 %store_ln318 = store i16 %iiq_11, i16 %iiq_11_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:129 %store_ln318 = store i16 %iiq_12, i16 %iiq_12_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="178" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
bb201.0.0.i.i:33 %iq_read_1 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P, i512 %iq, i512 %iq_read

]]></Node>
<StgValue><ssdm name="iq_read_1"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="512">
<![CDATA[
bb201.0.0.i.i:34 %iiq_32_1 = trunc i512 %iq_read_1

]]></Node>
<StgValue><ssdm name="iiq_32_1"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:35 %iiq_33 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_33"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:36 %iiq_34 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_34"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:37 %iiq_35 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_35"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:38 %iiq_36 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_36"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:39 %iiq_37 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_37"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:40 %iiq_38 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_38"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:41 %iiq_39 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_39"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:42 %iiq_40 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_40"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:43 %iiq_41 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_41"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:44 %iiq_42 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_42"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:45 %iiq_43 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_43"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:46 %iiq_44 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_44"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:47 %iiq_45 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_45"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:48 %iiq_46 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_46"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:49 %iiq_47 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_47"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:50 %iiq_48 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_48"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:51 %iiq_49 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_49"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:52 %iiq_50 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_50"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:53 %iiq_51 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_51"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:54 %iiq_52 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_52"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:55 %iiq_53 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_53"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:56 %iiq_54 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_54"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:57 %iiq_55 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_55"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:58 %iiq_56 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_56"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:59 %iiq_57 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_57"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:60 %iiq_58 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_58"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:61 %iiq_59 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_59"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:62 %iiq_60 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_60"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:63 %iiq_61 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_61"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:64 %iiq_62 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_62"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb201.0.0.i.i:65 %iiq_63 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iq_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="iiq_63"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:66 %store_ln318 = store i16 %iiq_63, i16 %iiq_63_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:67 %store_ln318 = store i16 %iiq_62, i16 %iiq_62_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:68 %store_ln318 = store i16 %iiq_61, i16 %iiq_61_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:69 %store_ln318 = store i16 %iiq_60, i16 %iiq_60_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:70 %store_ln318 = store i16 %iiq_59, i16 %iiq_59_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:71 %store_ln318 = store i16 %iiq_58, i16 %iiq_58_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:72 %store_ln318 = store i16 %iiq_57, i16 %iiq_57_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:73 %store_ln318 = store i16 %iiq_56, i16 %iiq_56_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:74 %store_ln318 = store i16 %iiq_55, i16 %iiq_55_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:75 %store_ln318 = store i16 %iiq_54, i16 %iiq_54_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:76 %store_ln318 = store i16 %iiq_53, i16 %iiq_53_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:77 %store_ln318 = store i16 %iiq_52, i16 %iiq_52_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:78 %store_ln318 = store i16 %iiq_51, i16 %iiq_51_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:79 %store_ln318 = store i16 %iiq_50, i16 %iiq_50_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:80 %store_ln318 = store i16 %iiq_49, i16 %iiq_49_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:81 %store_ln318 = store i16 %iiq_48, i16 %iiq_48_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:82 %store_ln318 = store i16 %iiq_47, i16 %iiq_47_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:83 %store_ln318 = store i16 %iiq_46, i16 %iiq_46_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:84 %store_ln318 = store i16 %iiq_45, i16 %iiq_45_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:85 %store_ln318 = store i16 %iiq_44, i16 %iiq_44_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:86 %store_ln318 = store i16 %iiq_43, i16 %iiq_43_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:87 %store_ln318 = store i16 %iiq_42, i16 %iiq_42_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:88 %store_ln318 = store i16 %iiq_41, i16 %iiq_41_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:89 %store_ln318 = store i16 %iiq_40, i16 %iiq_40_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:90 %store_ln318 = store i16 %iiq_39, i16 %iiq_39_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:91 %store_ln318 = store i16 %iiq_38, i16 %iiq_38_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:92 %store_ln318 = store i16 %iiq_37, i16 %iiq_37_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:93 %store_ln318 = store i16 %iiq_36, i16 %iiq_36_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:94 %store_ln318 = store i16 %iiq_35, i16 %iiq_35_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:95 %store_ln318 = store i16 %iiq_34, i16 %iiq_34_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:96 %store_ln318 = store i16 %iiq_33, i16 %iiq_33_1

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb201.0.0.i.i:97 %store_ln318 = store i16 %iiq_32_1, i16 %iiq_32

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
bb201.0.0.i.i:130 %br_ln0 = br void %.split4.0.i.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:0 %iiq_12_1_load = load i16 %iiq_12_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_12_1_load"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:1 %iiq_11_1_load = load i16 %iiq_11_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_11_1_load"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:2 %iiq_10_1_load = load i16 %iiq_10_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_10_1_load"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:3 %iiq_9_1_load = load i16 %iiq_9_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_9_1_load"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:4 %iiq_8_1_load = load i16 %iiq_8_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_8_1_load"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:5 %iiq_7_1_load = load i16 %iiq_7_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_7_1_load"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:6 %iiq_6_1_load = load i16 %iiq_6_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_6_1_load"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:7 %iiq_5_1_load = load i16 %iiq_5_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_5_1_load"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:8 %iiq_4_1_load = load i16 %iiq_4_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_4_1_load"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:9 %iiq_3_1_load = load i16 %iiq_3_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_3_1_load"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:10 %iiq_2_1_load = load i16 %iiq_2_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_2_1_load"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:11 %iiq_1_1_load = load i16 %iiq_1_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_1_1_load"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="ignore_dc_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:12 %iiq_0_load = load i16 %iiq_0, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_0_load"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:13 %iiq_13_1_load = load i16 %iiq_13_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_13_1_load"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:14 %iiq_14_1_load = load i16 %iiq_14_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_14_1_load"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:15 %iiq_15_1_load = load i16 %iiq_15_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_15_1_load"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:16 %iiq_16_1_load = load i16 %iiq_16_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_16_1_load"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:17 %iiq_17_1_load = load i16 %iiq_17_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_17_1_load"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:18 %iiq_18_1_load = load i16 %iiq_18_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_18_1_load"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:19 %iiq_19_1_load = load i16 %iiq_19_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_19_1_load"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:20 %iiq_20_1_load = load i16 %iiq_20_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_20_1_load"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:21 %iiq_21_1_load = load i16 %iiq_21_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_21_1_load"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:22 %iiq_22_1_load = load i16 %iiq_22_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_22_1_load"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:23 %iiq_23_1_load = load i16 %iiq_23_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_23_1_load"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:24 %iiq_24_1_load = load i16 %iiq_24_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_24_1_load"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:25 %iiq_25_1_load = load i16 %iiq_25_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_25_1_load"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:26 %iiq_26_1_load = load i16 %iiq_26_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_26_1_load"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:27 %iiq_27_1_load = load i16 %iiq_27_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_27_1_load"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:28 %iiq_28_1_load = load i16 %iiq_28_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_28_1_load"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:29 %iiq_29_1_load = load i16 %iiq_29_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_29_1_load"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:30 %iiq_30_1_load = load i16 %iiq_30_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_30_1_load"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:31 %iiq_31_1_load = load i16 %iiq_31_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_31_1_load"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split4.0.i.i_ifconv:64 %iblock_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P, i512 %iblock

]]></Node>
<StgValue><ssdm name="iblock_read"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="ignore_dc_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="512">
<![CDATA[
.split4.0.i.i_ifconv:65 %iiblock_0 = trunc i512 %iblock_read

]]></Node>
<StgValue><ssdm name="iiblock_0"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:66 %iiblock_1 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiblock_1"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:67 %iiblock_2 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiblock_2"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:68 %iiblock_3 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiblock_3"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:69 %iiblock_4 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiblock_4"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:70 %iiblock_5 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiblock_5"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:71 %iiblock_6 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiblock_6"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:72 %iiblock_7 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiblock_7"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:73 %iiblock_8 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiblock_8"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:74 %iiblock_9 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiblock_9"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:75 %iiblock_10 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiblock_10"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:76 %iiblock_11 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiblock_11"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:77 %iiblock_12 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiblock_12"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:78 %iiblock_13 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiblock_13"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:79 %iiblock_14 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiblock_14"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:80 %iiblock_15 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiblock_15"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:81 %iiblock_16 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiblock_16"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:82 %iiblock_17 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiblock_17"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:83 %iiblock_18 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiblock_18"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:84 %iiblock_19 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiblock_19"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:85 %iiblock_20 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiblock_20"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:86 %iiblock_21 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiblock_21"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:87 %iiblock_22 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiblock_22"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:88 %iiblock_23 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiblock_23"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:89 %iiblock_24 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiblock_24"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:90 %iiblock_25 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiblock_25"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:91 %iiblock_26 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiblock_26"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:92 %iiblock_27 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiblock_27"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:93 %iiblock_28 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiblock_28"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:94 %iiblock_29 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiblock_29"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:95 %iiblock_30 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiblock_30"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:96 %iiblock_31 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read, i32, i32

]]></Node>
<StgValue><ssdm name="iiblock_31"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="ignore_dc_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:130 %mul_ln91 = mul i16 %iiblock_0, i16 %iiq_0_load

]]></Node>
<StgValue><ssdm name="mul_ln91"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="21" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:134 %sext_ln92 = sext i16 %iiblock_4

]]></Node>
<StgValue><ssdm name="sext_ln92"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="21" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:135 %zext_ln92 = zext i16 %iiq_4_1_load

]]></Node>
<StgValue><ssdm name="zext_ln92"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:136 %mul_ln92 = mul i21 %zext_ln92, i21 %sext_ln92

]]></Node>
<StgValue><ssdm name="mul_ln92"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:140 %sext_ln93 = sext i16 %iiblock_6

]]></Node>
<StgValue><ssdm name="sext_ln93"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:141 %zext_ln93 = zext i16 %iiq_6_1_load

]]></Node>
<StgValue><ssdm name="zext_ln93"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:142 %mul_ln93 = mul i32 %zext_ln93, i32 %sext_ln93

]]></Node>
<StgValue><ssdm name="mul_ln93"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:144 %sext_ln94 = sext i16 %iiblock_2

]]></Node>
<StgValue><ssdm name="sext_ln94"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:145 %zext_ln94 = zext i16 %iiq_2_1_load

]]></Node>
<StgValue><ssdm name="zext_ln94"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:146 %mul_ln94 = mul i32 %zext_ln94, i32 %sext_ln94

]]></Node>
<StgValue><ssdm name="mul_ln94"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:148 %sext_ln95 = sext i16 %iiblock_1

]]></Node>
<StgValue><ssdm name="sext_ln95"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:149 %zext_ln95 = zext i16 %iiq_1_1_load

]]></Node>
<StgValue><ssdm name="zext_ln95"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:150 %mul_ln95 = mul i32 %zext_ln95, i32 %sext_ln95

]]></Node>
<StgValue><ssdm name="mul_ln95"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:151 %sext_ln96 = sext i16 %iiblock_7

]]></Node>
<StgValue><ssdm name="sext_ln96"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:152 %zext_ln96 = zext i16 %iiq_7_1_load

]]></Node>
<StgValue><ssdm name="zext_ln96"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:153 %mul_ln96 = mul i32 %zext_ln96, i32 %sext_ln96

]]></Node>
<StgValue><ssdm name="mul_ln96"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:154 %sext_ln97 = sext i16 %iiblock_5

]]></Node>
<StgValue><ssdm name="sext_ln97"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:155 %zext_ln97 = zext i16 %iiq_5_1_load

]]></Node>
<StgValue><ssdm name="zext_ln97"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:156 %mul_ln97 = mul i32 %zext_ln97, i32 %sext_ln97

]]></Node>
<StgValue><ssdm name="mul_ln97"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:157 %sext_ln98 = sext i16 %iiblock_3

]]></Node>
<StgValue><ssdm name="sext_ln98"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:158 %zext_ln98 = zext i16 %iiq_3_1_load

]]></Node>
<StgValue><ssdm name="zext_ln98"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:159 %mul_ln98 = mul i32 %zext_ln98, i32 %sext_ln98

]]></Node>
<StgValue><ssdm name="mul_ln98"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="21" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:217 %sext_ln91 = sext i16 %iiblock_8

]]></Node>
<StgValue><ssdm name="sext_ln91"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="21" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:218 %zext_ln91 = zext i16 %iiq_8_1_load

]]></Node>
<StgValue><ssdm name="zext_ln91"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:219 %mul_ln91_1 = mul i21 %zext_ln91, i21 %sext_ln91

]]></Node>
<StgValue><ssdm name="mul_ln91_1"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="21" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:222 %sext_ln92_1 = sext i16 %iiblock_12

]]></Node>
<StgValue><ssdm name="sext_ln92_1"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="21" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:223 %zext_ln92_1 = zext i16 %iiq_12_1_load

]]></Node>
<StgValue><ssdm name="zext_ln92_1"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:224 %mul_ln92_1 = mul i21 %zext_ln92_1, i21 %sext_ln92_1

]]></Node>
<StgValue><ssdm name="mul_ln92_1"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:226 %sext_ln93_1 = sext i16 %iiblock_14

]]></Node>
<StgValue><ssdm name="sext_ln93_1"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:227 %zext_ln93_1 = zext i16 %iiq_14_1_load

]]></Node>
<StgValue><ssdm name="zext_ln93_1"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:228 %mul_ln93_1 = mul i32 %zext_ln93_1, i32 %sext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln93_1"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:229 %sext_ln94_1 = sext i16 %iiblock_10

]]></Node>
<StgValue><ssdm name="sext_ln94_1"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:230 %zext_ln94_1 = zext i16 %iiq_10_1_load

]]></Node>
<StgValue><ssdm name="zext_ln94_1"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:231 %mul_ln94_1 = mul i32 %zext_ln94_1, i32 %sext_ln94_1

]]></Node>
<StgValue><ssdm name="mul_ln94_1"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:232 %sext_ln95_1 = sext i16 %iiblock_9

]]></Node>
<StgValue><ssdm name="sext_ln95_1"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:233 %zext_ln95_1 = zext i16 %iiq_9_1_load

]]></Node>
<StgValue><ssdm name="zext_ln95_1"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:234 %mul_ln95_1 = mul i32 %zext_ln95_1, i32 %sext_ln95_1

]]></Node>
<StgValue><ssdm name="mul_ln95_1"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:235 %sext_ln96_1 = sext i16 %iiblock_15

]]></Node>
<StgValue><ssdm name="sext_ln96_1"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:236 %zext_ln96_1 = zext i16 %iiq_15_1_load

]]></Node>
<StgValue><ssdm name="zext_ln96_1"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:237 %mul_ln96_1 = mul i32 %zext_ln96_1, i32 %sext_ln96_1

]]></Node>
<StgValue><ssdm name="mul_ln96_1"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:238 %sext_ln97_1 = sext i16 %iiblock_13

]]></Node>
<StgValue><ssdm name="sext_ln97_1"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:239 %zext_ln97_1 = zext i16 %iiq_13_1_load

]]></Node>
<StgValue><ssdm name="zext_ln97_1"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:240 %mul_ln97_1 = mul i32 %zext_ln97_1, i32 %sext_ln97_1

]]></Node>
<StgValue><ssdm name="mul_ln97_1"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:241 %sext_ln98_1 = sext i16 %iiblock_11

]]></Node>
<StgValue><ssdm name="sext_ln98_1"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:242 %zext_ln98_1 = zext i16 %iiq_11_1_load

]]></Node>
<StgValue><ssdm name="zext_ln98_1"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:243 %mul_ln98_1 = mul i32 %zext_ln98_1, i32 %sext_ln98_1

]]></Node>
<StgValue><ssdm name="mul_ln98_1"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="21" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:330 %sext_ln91_17 = sext i16 %iiblock_16

]]></Node>
<StgValue><ssdm name="sext_ln91_17"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="21" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:331 %zext_ln91_1 = zext i16 %iiq_16_1_load

]]></Node>
<StgValue><ssdm name="zext_ln91_1"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:332 %mul_ln91_2 = mul i21 %zext_ln91_1, i21 %sext_ln91_17

]]></Node>
<StgValue><ssdm name="mul_ln91_2"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="21" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:335 %sext_ln92_2 = sext i16 %iiblock_20

]]></Node>
<StgValue><ssdm name="sext_ln92_2"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="21" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:336 %zext_ln92_2 = zext i16 %iiq_20_1_load

]]></Node>
<StgValue><ssdm name="zext_ln92_2"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:337 %mul_ln92_2 = mul i21 %zext_ln92_2, i21 %sext_ln92_2

]]></Node>
<StgValue><ssdm name="mul_ln92_2"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:339 %sext_ln93_2 = sext i16 %iiblock_22

]]></Node>
<StgValue><ssdm name="sext_ln93_2"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:340 %zext_ln93_2 = zext i16 %iiq_22_1_load

]]></Node>
<StgValue><ssdm name="zext_ln93_2"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:341 %mul_ln93_2 = mul i32 %zext_ln93_2, i32 %sext_ln93_2

]]></Node>
<StgValue><ssdm name="mul_ln93_2"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:342 %sext_ln94_2 = sext i16 %iiblock_18

]]></Node>
<StgValue><ssdm name="sext_ln94_2"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:343 %zext_ln94_2 = zext i16 %iiq_18_1_load

]]></Node>
<StgValue><ssdm name="zext_ln94_2"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:344 %mul_ln94_2 = mul i32 %zext_ln94_2, i32 %sext_ln94_2

]]></Node>
<StgValue><ssdm name="mul_ln94_2"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:345 %sext_ln95_2 = sext i16 %iiblock_17

]]></Node>
<StgValue><ssdm name="sext_ln95_2"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:346 %zext_ln95_2 = zext i16 %iiq_17_1_load

]]></Node>
<StgValue><ssdm name="zext_ln95_2"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:347 %mul_ln95_2 = mul i32 %zext_ln95_2, i32 %sext_ln95_2

]]></Node>
<StgValue><ssdm name="mul_ln95_2"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:348 %sext_ln96_2 = sext i16 %iiblock_23

]]></Node>
<StgValue><ssdm name="sext_ln96_2"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:349 %zext_ln96_2 = zext i16 %iiq_23_1_load

]]></Node>
<StgValue><ssdm name="zext_ln96_2"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:350 %mul_ln96_2 = mul i32 %zext_ln96_2, i32 %sext_ln96_2

]]></Node>
<StgValue><ssdm name="mul_ln96_2"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:351 %sext_ln97_2 = sext i16 %iiblock_21

]]></Node>
<StgValue><ssdm name="sext_ln97_2"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:352 %zext_ln97_2 = zext i16 %iiq_21_1_load

]]></Node>
<StgValue><ssdm name="zext_ln97_2"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:353 %mul_ln97_2 = mul i32 %zext_ln97_2, i32 %sext_ln97_2

]]></Node>
<StgValue><ssdm name="mul_ln97_2"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:354 %sext_ln98_2 = sext i16 %iiblock_19

]]></Node>
<StgValue><ssdm name="sext_ln98_2"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:355 %zext_ln98_2 = zext i16 %iiq_19_1_load

]]></Node>
<StgValue><ssdm name="zext_ln98_2"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:356 %mul_ln98_2 = mul i32 %zext_ln98_2, i32 %sext_ln98_2

]]></Node>
<StgValue><ssdm name="mul_ln98_2"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="21" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:443 %sext_ln91_26 = sext i16 %iiblock_24

]]></Node>
<StgValue><ssdm name="sext_ln91_26"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="21" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:444 %zext_ln91_2 = zext i16 %iiq_24_1_load

]]></Node>
<StgValue><ssdm name="zext_ln91_2"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:445 %mul_ln91_3 = mul i21 %zext_ln91_2, i21 %sext_ln91_26

]]></Node>
<StgValue><ssdm name="mul_ln91_3"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="21" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:448 %sext_ln92_3 = sext i16 %iiblock_28

]]></Node>
<StgValue><ssdm name="sext_ln92_3"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="21" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:449 %zext_ln92_3 = zext i16 %iiq_28_1_load

]]></Node>
<StgValue><ssdm name="zext_ln92_3"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:450 %mul_ln92_3 = mul i21 %zext_ln92_3, i21 %sext_ln92_3

]]></Node>
<StgValue><ssdm name="mul_ln92_3"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:452 %sext_ln93_3 = sext i16 %iiblock_30

]]></Node>
<StgValue><ssdm name="sext_ln93_3"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:453 %zext_ln93_3 = zext i16 %iiq_30_1_load

]]></Node>
<StgValue><ssdm name="zext_ln93_3"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:454 %mul_ln93_3 = mul i32 %zext_ln93_3, i32 %sext_ln93_3

]]></Node>
<StgValue><ssdm name="mul_ln93_3"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:455 %sext_ln94_3 = sext i16 %iiblock_26

]]></Node>
<StgValue><ssdm name="sext_ln94_3"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:456 %zext_ln94_3 = zext i16 %iiq_26_1_load

]]></Node>
<StgValue><ssdm name="zext_ln94_3"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:457 %mul_ln94_3 = mul i32 %zext_ln94_3, i32 %sext_ln94_3

]]></Node>
<StgValue><ssdm name="mul_ln94_3"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:458 %sext_ln95_3 = sext i16 %iiblock_25

]]></Node>
<StgValue><ssdm name="sext_ln95_3"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:459 %zext_ln95_3 = zext i16 %iiq_25_1_load

]]></Node>
<StgValue><ssdm name="zext_ln95_3"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:460 %mul_ln95_3 = mul i32 %zext_ln95_3, i32 %sext_ln95_3

]]></Node>
<StgValue><ssdm name="mul_ln95_3"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:461 %sext_ln96_3 = sext i16 %iiblock_31

]]></Node>
<StgValue><ssdm name="sext_ln96_3"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:462 %zext_ln96_3 = zext i16 %iiq_31_1_load

]]></Node>
<StgValue><ssdm name="zext_ln96_3"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:463 %mul_ln96_3 = mul i32 %zext_ln96_3, i32 %sext_ln96_3

]]></Node>
<StgValue><ssdm name="mul_ln96_3"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:464 %sext_ln97_3 = sext i16 %iiblock_29

]]></Node>
<StgValue><ssdm name="sext_ln97_3"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:465 %zext_ln97_3 = zext i16 %iiq_29_1_load

]]></Node>
<StgValue><ssdm name="zext_ln97_3"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:466 %mul_ln97_3 = mul i32 %zext_ln97_3, i32 %sext_ln97_3

]]></Node>
<StgValue><ssdm name="mul_ln97_3"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:467 %sext_ln98_3 = sext i16 %iiblock_27

]]></Node>
<StgValue><ssdm name="sext_ln98_3"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:468 %zext_ln98_3 = zext i16 %iiq_27_1_load

]]></Node>
<StgValue><ssdm name="zext_ln98_3"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:469 %mul_ln98_3 = mul i32 %zext_ln98_3, i32 %sext_ln98_3

]]></Node>
<StgValue><ssdm name="mul_ln98_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="403" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:32 %iiq_32_load = load i16 %iiq_32, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_32_load"/></StgValue>
</operation>

<operation id="404" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:33 %iiq_33_1_load = load i16 %iiq_33_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_33_1_load"/></StgValue>
</operation>

<operation id="405" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:34 %iiq_34_1_load = load i16 %iiq_34_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_34_1_load"/></StgValue>
</operation>

<operation id="406" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:35 %iiq_35_1_load = load i16 %iiq_35_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_35_1_load"/></StgValue>
</operation>

<operation id="407" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:36 %iiq_36_1_load = load i16 %iiq_36_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_36_1_load"/></StgValue>
</operation>

<operation id="408" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:37 %iiq_37_1_load = load i16 %iiq_37_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_37_1_load"/></StgValue>
</operation>

<operation id="409" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:38 %iiq_38_1_load = load i16 %iiq_38_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_38_1_load"/></StgValue>
</operation>

<operation id="410" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:39 %iiq_39_1_load = load i16 %iiq_39_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_39_1_load"/></StgValue>
</operation>

<operation id="411" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:40 %iiq_40_1_load = load i16 %iiq_40_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_40_1_load"/></StgValue>
</operation>

<operation id="412" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:41 %iiq_41_1_load = load i16 %iiq_41_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_41_1_load"/></StgValue>
</operation>

<operation id="413" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:42 %iiq_42_1_load = load i16 %iiq_42_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_42_1_load"/></StgValue>
</operation>

<operation id="414" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:43 %iiq_43_1_load = load i16 %iiq_43_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_43_1_load"/></StgValue>
</operation>

<operation id="415" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:44 %iiq_44_1_load = load i16 %iiq_44_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_44_1_load"/></StgValue>
</operation>

<operation id="416" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:45 %iiq_45_1_load = load i16 %iiq_45_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_45_1_load"/></StgValue>
</operation>

<operation id="417" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:46 %iiq_46_1_load = load i16 %iiq_46_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_46_1_load"/></StgValue>
</operation>

<operation id="418" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:47 %iiq_47_1_load = load i16 %iiq_47_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_47_1_load"/></StgValue>
</operation>

<operation id="419" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:48 %iiq_48_1_load = load i16 %iiq_48_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_48_1_load"/></StgValue>
</operation>

<operation id="420" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:49 %iiq_49_1_load = load i16 %iiq_49_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_49_1_load"/></StgValue>
</operation>

<operation id="421" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:50 %iiq_50_1_load = load i16 %iiq_50_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_50_1_load"/></StgValue>
</operation>

<operation id="422" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:51 %iiq_51_1_load = load i16 %iiq_51_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_51_1_load"/></StgValue>
</operation>

<operation id="423" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:52 %iiq_52_1_load = load i16 %iiq_52_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_52_1_load"/></StgValue>
</operation>

<operation id="424" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:53 %iiq_53_1_load = load i16 %iiq_53_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_53_1_load"/></StgValue>
</operation>

<operation id="425" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:54 %iiq_54_1_load = load i16 %iiq_54_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_54_1_load"/></StgValue>
</operation>

<operation id="426" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:55 %iiq_55_1_load = load i16 %iiq_55_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_55_1_load"/></StgValue>
</operation>

<operation id="427" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:56 %iiq_56_1_load = load i16 %iiq_56_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_56_1_load"/></StgValue>
</operation>

<operation id="428" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:57 %iiq_57_1_load = load i16 %iiq_57_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_57_1_load"/></StgValue>
</operation>

<operation id="429" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:58 %iiq_58_1_load = load i16 %iiq_58_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_58_1_load"/></StgValue>
</operation>

<operation id="430" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:59 %iiq_59_1_load = load i16 %iiq_59_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_59_1_load"/></StgValue>
</operation>

<operation id="431" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:60 %iiq_60_1_load = load i16 %iiq_60_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_60_1_load"/></StgValue>
</operation>

<operation id="432" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:61 %iiq_61_1_load = load i16 %iiq_61_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_61_1_load"/></StgValue>
</operation>

<operation id="433" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:62 %iiq_62_1_load = load i16 %iiq_62_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_62_1_load"/></StgValue>
</operation>

<operation id="434" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:63 %iiq_63_1_load = load i16 %iiq_63_1, void %store_ln318

]]></Node>
<StgValue><ssdm name="iiq_63_1_load"/></StgValue>
</operation>

<operation id="435" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:97 %iblock_read_1 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P, i512 %iblock, i512 %iblock_read

]]></Node>
<StgValue><ssdm name="iblock_read_1"/></StgValue>
</operation>

<operation id="436" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="512">
<![CDATA[
.split4.0.i.i_ifconv:98 %trunc_ln708 = trunc i512 %iblock_read_1

]]></Node>
<StgValue><ssdm name="trunc_ln708"/></StgValue>
</operation>

<operation id="437" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:99 %p_Result_1_1_1_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_1_1_i_i"/></StgValue>
</operation>

<operation id="438" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:100 %p_Result_1_1_2_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_1_2_i_i"/></StgValue>
</operation>

<operation id="439" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:101 %p_Result_1_1_3_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_1_3_i_i"/></StgValue>
</operation>

<operation id="440" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:102 %p_Result_1_1_4_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_1_4_i_i"/></StgValue>
</operation>

<operation id="441" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:103 %p_Result_1_1_5_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_1_5_i_i"/></StgValue>
</operation>

<operation id="442" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:104 %p_Result_1_1_6_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_1_6_i_i"/></StgValue>
</operation>

<operation id="443" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:105 %p_Result_1_1_7_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_1_7_i_i"/></StgValue>
</operation>

<operation id="444" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:106 %p_Result_1_1_8_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_1_8_i_i"/></StgValue>
</operation>

<operation id="445" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:107 %p_Result_1_1_9_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_1_9_i_i"/></StgValue>
</operation>

<operation id="446" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:108 %p_Result_1_1_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_1_i_i"/></StgValue>
</operation>

<operation id="447" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:109 %p_Result_1_1_10_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_1_10_i_i"/></StgValue>
</operation>

<operation id="448" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:110 %p_Result_1_1_11_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_1_11_i_i"/></StgValue>
</operation>

<operation id="449" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:111 %p_Result_1_1_12_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_1_12_i_i"/></StgValue>
</operation>

<operation id="450" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:112 %p_Result_1_1_13_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_1_13_i_i"/></StgValue>
</operation>

<operation id="451" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:113 %p_Result_1_1_14_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_1_14_i_i"/></StgValue>
</operation>

<operation id="452" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:114 %p_Result_1_1_15_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_1_15_i_i"/></StgValue>
</operation>

<operation id="453" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:115 %p_Result_1_1_16_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_1_16_i_i"/></StgValue>
</operation>

<operation id="454" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:116 %p_Result_1_1_17_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_1_17_i_i"/></StgValue>
</operation>

<operation id="455" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:117 %p_Result_1_1_18_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_1_18_i_i"/></StgValue>
</operation>

<operation id="456" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:118 %p_Result_1_1_19_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_1_19_i_i"/></StgValue>
</operation>

<operation id="457" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:119 %p_Result_1_1_20_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_1_20_i_i"/></StgValue>
</operation>

<operation id="458" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:120 %p_Result_1_1_21_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_1_21_i_i"/></StgValue>
</operation>

<operation id="459" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:121 %p_Result_1_1_22_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_1_22_i_i"/></StgValue>
</operation>

<operation id="460" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:122 %p_Result_1_1_23_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_1_23_i_i"/></StgValue>
</operation>

<operation id="461" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:123 %p_Result_1_1_24_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_1_24_i_i"/></StgValue>
</operation>

<operation id="462" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:124 %p_Result_1_1_25_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_1_25_i_i"/></StgValue>
</operation>

<operation id="463" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:125 %p_Result_1_1_26_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_1_26_i_i"/></StgValue>
</operation>

<operation id="464" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:126 %p_Result_1_1_27_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_1_27_i_i"/></StgValue>
</operation>

<operation id="465" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:127 %p_Result_1_1_28_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_1_28_i_i"/></StgValue>
</operation>

<operation id="466" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:128 %p_Result_1_1_29_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_1_29_i_i"/></StgValue>
</operation>

<operation id="467" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:129 %p_Result_1_1_30_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %iblock_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_1_30_i_i"/></StgValue>
</operation>

<operation id="468" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="ignore_dc_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:130 %mul_ln91 = mul i16 %iiblock_0, i16 %iiq_0_load

]]></Node>
<StgValue><ssdm name="mul_ln91"/></StgValue>
</operation>

<operation id="469" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:136 %mul_ln92 = mul i21 %zext_ln92, i21 %sext_ln92

]]></Node>
<StgValue><ssdm name="mul_ln92"/></StgValue>
</operation>

<operation id="470" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:142 %mul_ln93 = mul i32 %zext_ln93, i32 %sext_ln93

]]></Node>
<StgValue><ssdm name="mul_ln93"/></StgValue>
</operation>

<operation id="471" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:146 %mul_ln94 = mul i32 %zext_ln94, i32 %sext_ln94

]]></Node>
<StgValue><ssdm name="mul_ln94"/></StgValue>
</operation>

<operation id="472" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:150 %mul_ln95 = mul i32 %zext_ln95, i32 %sext_ln95

]]></Node>
<StgValue><ssdm name="mul_ln95"/></StgValue>
</operation>

<operation id="473" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:153 %mul_ln96 = mul i32 %zext_ln96, i32 %sext_ln96

]]></Node>
<StgValue><ssdm name="mul_ln96"/></StgValue>
</operation>

<operation id="474" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:156 %mul_ln97 = mul i32 %zext_ln97, i32 %sext_ln97

]]></Node>
<StgValue><ssdm name="mul_ln97"/></StgValue>
</operation>

<operation id="475" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:159 %mul_ln98 = mul i32 %zext_ln98, i32 %sext_ln98

]]></Node>
<StgValue><ssdm name="mul_ln98"/></StgValue>
</operation>

<operation id="476" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:219 %mul_ln91_1 = mul i21 %zext_ln91, i21 %sext_ln91

]]></Node>
<StgValue><ssdm name="mul_ln91_1"/></StgValue>
</operation>

<operation id="477" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:224 %mul_ln92_1 = mul i21 %zext_ln92_1, i21 %sext_ln92_1

]]></Node>
<StgValue><ssdm name="mul_ln92_1"/></StgValue>
</operation>

<operation id="478" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:228 %mul_ln93_1 = mul i32 %zext_ln93_1, i32 %sext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln93_1"/></StgValue>
</operation>

<operation id="479" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:231 %mul_ln94_1 = mul i32 %zext_ln94_1, i32 %sext_ln94_1

]]></Node>
<StgValue><ssdm name="mul_ln94_1"/></StgValue>
</operation>

<operation id="480" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:234 %mul_ln95_1 = mul i32 %zext_ln95_1, i32 %sext_ln95_1

]]></Node>
<StgValue><ssdm name="mul_ln95_1"/></StgValue>
</operation>

<operation id="481" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:237 %mul_ln96_1 = mul i32 %zext_ln96_1, i32 %sext_ln96_1

]]></Node>
<StgValue><ssdm name="mul_ln96_1"/></StgValue>
</operation>

<operation id="482" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:240 %mul_ln97_1 = mul i32 %zext_ln97_1, i32 %sext_ln97_1

]]></Node>
<StgValue><ssdm name="mul_ln97_1"/></StgValue>
</operation>

<operation id="483" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:243 %mul_ln98_1 = mul i32 %zext_ln98_1, i32 %sext_ln98_1

]]></Node>
<StgValue><ssdm name="mul_ln98_1"/></StgValue>
</operation>

<operation id="484" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:332 %mul_ln91_2 = mul i21 %zext_ln91_1, i21 %sext_ln91_17

]]></Node>
<StgValue><ssdm name="mul_ln91_2"/></StgValue>
</operation>

<operation id="485" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:337 %mul_ln92_2 = mul i21 %zext_ln92_2, i21 %sext_ln92_2

]]></Node>
<StgValue><ssdm name="mul_ln92_2"/></StgValue>
</operation>

<operation id="486" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:341 %mul_ln93_2 = mul i32 %zext_ln93_2, i32 %sext_ln93_2

]]></Node>
<StgValue><ssdm name="mul_ln93_2"/></StgValue>
</operation>

<operation id="487" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:344 %mul_ln94_2 = mul i32 %zext_ln94_2, i32 %sext_ln94_2

]]></Node>
<StgValue><ssdm name="mul_ln94_2"/></StgValue>
</operation>

<operation id="488" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:347 %mul_ln95_2 = mul i32 %zext_ln95_2, i32 %sext_ln95_2

]]></Node>
<StgValue><ssdm name="mul_ln95_2"/></StgValue>
</operation>

<operation id="489" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:350 %mul_ln96_2 = mul i32 %zext_ln96_2, i32 %sext_ln96_2

]]></Node>
<StgValue><ssdm name="mul_ln96_2"/></StgValue>
</operation>

<operation id="490" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:353 %mul_ln97_2 = mul i32 %zext_ln97_2, i32 %sext_ln97_2

]]></Node>
<StgValue><ssdm name="mul_ln97_2"/></StgValue>
</operation>

<operation id="491" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:356 %mul_ln98_2 = mul i32 %zext_ln98_2, i32 %sext_ln98_2

]]></Node>
<StgValue><ssdm name="mul_ln98_2"/></StgValue>
</operation>

<operation id="492" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:445 %mul_ln91_3 = mul i21 %zext_ln91_2, i21 %sext_ln91_26

]]></Node>
<StgValue><ssdm name="mul_ln91_3"/></StgValue>
</operation>

<operation id="493" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:450 %mul_ln92_3 = mul i21 %zext_ln92_3, i21 %sext_ln92_3

]]></Node>
<StgValue><ssdm name="mul_ln92_3"/></StgValue>
</operation>

<operation id="494" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:454 %mul_ln93_3 = mul i32 %zext_ln93_3, i32 %sext_ln93_3

]]></Node>
<StgValue><ssdm name="mul_ln93_3"/></StgValue>
</operation>

<operation id="495" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:457 %mul_ln94_3 = mul i32 %zext_ln94_3, i32 %sext_ln94_3

]]></Node>
<StgValue><ssdm name="mul_ln94_3"/></StgValue>
</operation>

<operation id="496" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:460 %mul_ln95_3 = mul i32 %zext_ln95_3, i32 %sext_ln95_3

]]></Node>
<StgValue><ssdm name="mul_ln95_3"/></StgValue>
</operation>

<operation id="497" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:463 %mul_ln96_3 = mul i32 %zext_ln96_3, i32 %sext_ln96_3

]]></Node>
<StgValue><ssdm name="mul_ln96_3"/></StgValue>
</operation>

<operation id="498" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:466 %mul_ln97_3 = mul i32 %zext_ln97_3, i32 %sext_ln97_3

]]></Node>
<StgValue><ssdm name="mul_ln97_3"/></StgValue>
</operation>

<operation id="499" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:469 %mul_ln98_3 = mul i32 %zext_ln98_3, i32 %sext_ln98_3

]]></Node>
<StgValue><ssdm name="mul_ln98_3"/></StgValue>
</operation>

<operation id="500" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:556 %mul_ln91_4 = mul i16 %iiq_32_load, i16 %trunc_ln708

]]></Node>
<StgValue><ssdm name="mul_ln91_4"/></StgValue>
</operation>

<operation id="501" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="21" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:559 %sext_ln92_4 = sext i16 %p_Result_1_1_4_i_i

]]></Node>
<StgValue><ssdm name="sext_ln92_4"/></StgValue>
</operation>

<operation id="502" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="21" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:560 %zext_ln92_4 = zext i16 %iiq_36_1_load

]]></Node>
<StgValue><ssdm name="zext_ln92_4"/></StgValue>
</operation>

<operation id="503" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:561 %mul_ln92_4 = mul i21 %zext_ln92_4, i21 %sext_ln92_4

]]></Node>
<StgValue><ssdm name="mul_ln92_4"/></StgValue>
</operation>

<operation id="504" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:565 %sext_ln93_4 = sext i16 %p_Result_1_1_6_i_i

]]></Node>
<StgValue><ssdm name="sext_ln93_4"/></StgValue>
</operation>

<operation id="505" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:566 %zext_ln93_4 = zext i16 %iiq_38_1_load

]]></Node>
<StgValue><ssdm name="zext_ln93_4"/></StgValue>
</operation>

<operation id="506" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:567 %mul_ln93_4 = mul i32 %zext_ln93_4, i32 %sext_ln93_4

]]></Node>
<StgValue><ssdm name="mul_ln93_4"/></StgValue>
</operation>

<operation id="507" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:569 %sext_ln94_4 = sext i16 %p_Result_1_1_2_i_i

]]></Node>
<StgValue><ssdm name="sext_ln94_4"/></StgValue>
</operation>

<operation id="508" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:570 %zext_ln94_4 = zext i16 %iiq_34_1_load

]]></Node>
<StgValue><ssdm name="zext_ln94_4"/></StgValue>
</operation>

<operation id="509" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:571 %mul_ln94_4 = mul i32 %zext_ln94_4, i32 %sext_ln94_4

]]></Node>
<StgValue><ssdm name="mul_ln94_4"/></StgValue>
</operation>

<operation id="510" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:573 %sext_ln95_4 = sext i16 %p_Result_1_1_1_i_i

]]></Node>
<StgValue><ssdm name="sext_ln95_4"/></StgValue>
</operation>

<operation id="511" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:574 %zext_ln95_4 = zext i16 %iiq_33_1_load

]]></Node>
<StgValue><ssdm name="zext_ln95_4"/></StgValue>
</operation>

<operation id="512" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:575 %mul_ln95_4 = mul i32 %zext_ln95_4, i32 %sext_ln95_4

]]></Node>
<StgValue><ssdm name="mul_ln95_4"/></StgValue>
</operation>

<operation id="513" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:576 %sext_ln96_4 = sext i16 %p_Result_1_1_7_i_i

]]></Node>
<StgValue><ssdm name="sext_ln96_4"/></StgValue>
</operation>

<operation id="514" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:577 %zext_ln96_4 = zext i16 %iiq_39_1_load

]]></Node>
<StgValue><ssdm name="zext_ln96_4"/></StgValue>
</operation>

<operation id="515" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:578 %mul_ln96_4 = mul i32 %zext_ln96_4, i32 %sext_ln96_4

]]></Node>
<StgValue><ssdm name="mul_ln96_4"/></StgValue>
</operation>

<operation id="516" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:579 %sext_ln97_4 = sext i16 %p_Result_1_1_5_i_i

]]></Node>
<StgValue><ssdm name="sext_ln97_4"/></StgValue>
</operation>

<operation id="517" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:580 %zext_ln97_4 = zext i16 %iiq_37_1_load

]]></Node>
<StgValue><ssdm name="zext_ln97_4"/></StgValue>
</operation>

<operation id="518" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:581 %mul_ln97_4 = mul i32 %zext_ln97_4, i32 %sext_ln97_4

]]></Node>
<StgValue><ssdm name="mul_ln97_4"/></StgValue>
</operation>

<operation id="519" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:582 %sext_ln98_4 = sext i16 %p_Result_1_1_3_i_i

]]></Node>
<StgValue><ssdm name="sext_ln98_4"/></StgValue>
</operation>

<operation id="520" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:583 %zext_ln98_4 = zext i16 %iiq_35_1_load

]]></Node>
<StgValue><ssdm name="zext_ln98_4"/></StgValue>
</operation>

<operation id="521" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:584 %mul_ln98_4 = mul i32 %zext_ln98_4, i32 %sext_ln98_4

]]></Node>
<StgValue><ssdm name="mul_ln98_4"/></StgValue>
</operation>

<operation id="522" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="21" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:643 %sext_ln91_43 = sext i16 %p_Result_1_1_8_i_i

]]></Node>
<StgValue><ssdm name="sext_ln91_43"/></StgValue>
</operation>

<operation id="523" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="21" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:644 %zext_ln91_3 = zext i16 %iiq_40_1_load

]]></Node>
<StgValue><ssdm name="zext_ln91_3"/></StgValue>
</operation>

<operation id="524" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:645 %mul_ln91_5 = mul i21 %zext_ln91_3, i21 %sext_ln91_43

]]></Node>
<StgValue><ssdm name="mul_ln91_5"/></StgValue>
</operation>

<operation id="525" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="21" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:648 %sext_ln92_5 = sext i16 %p_Result_1_1_11_i_i

]]></Node>
<StgValue><ssdm name="sext_ln92_5"/></StgValue>
</operation>

<operation id="526" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="21" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:649 %zext_ln92_5 = zext i16 %iiq_44_1_load

]]></Node>
<StgValue><ssdm name="zext_ln92_5"/></StgValue>
</operation>

<operation id="527" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:650 %mul_ln92_5 = mul i21 %zext_ln92_5, i21 %sext_ln92_5

]]></Node>
<StgValue><ssdm name="mul_ln92_5"/></StgValue>
</operation>

<operation id="528" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:652 %sext_ln93_5 = sext i16 %p_Result_1_1_13_i_i

]]></Node>
<StgValue><ssdm name="sext_ln93_5"/></StgValue>
</operation>

<operation id="529" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:653 %zext_ln93_5 = zext i16 %iiq_46_1_load

]]></Node>
<StgValue><ssdm name="zext_ln93_5"/></StgValue>
</operation>

<operation id="530" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:654 %mul_ln93_5 = mul i32 %zext_ln93_5, i32 %sext_ln93_5

]]></Node>
<StgValue><ssdm name="mul_ln93_5"/></StgValue>
</operation>

<operation id="531" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:655 %sext_ln94_5 = sext i16 %p_Result_1_1_i_i

]]></Node>
<StgValue><ssdm name="sext_ln94_5"/></StgValue>
</operation>

<operation id="532" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:656 %zext_ln94_5 = zext i16 %iiq_42_1_load

]]></Node>
<StgValue><ssdm name="zext_ln94_5"/></StgValue>
</operation>

<operation id="533" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:657 %mul_ln94_5 = mul i32 %zext_ln94_5, i32 %sext_ln94_5

]]></Node>
<StgValue><ssdm name="mul_ln94_5"/></StgValue>
</operation>

<operation id="534" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:658 %sext_ln95_5 = sext i16 %p_Result_1_1_9_i_i

]]></Node>
<StgValue><ssdm name="sext_ln95_5"/></StgValue>
</operation>

<operation id="535" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:659 %zext_ln95_5 = zext i16 %iiq_41_1_load

]]></Node>
<StgValue><ssdm name="zext_ln95_5"/></StgValue>
</operation>

<operation id="536" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:660 %mul_ln95_5 = mul i32 %zext_ln95_5, i32 %sext_ln95_5

]]></Node>
<StgValue><ssdm name="mul_ln95_5"/></StgValue>
</operation>

<operation id="537" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:661 %sext_ln96_5 = sext i16 %p_Result_1_1_14_i_i

]]></Node>
<StgValue><ssdm name="sext_ln96_5"/></StgValue>
</operation>

<operation id="538" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:662 %zext_ln96_5 = zext i16 %iiq_47_1_load

]]></Node>
<StgValue><ssdm name="zext_ln96_5"/></StgValue>
</operation>

<operation id="539" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:663 %mul_ln96_5 = mul i32 %zext_ln96_5, i32 %sext_ln96_5

]]></Node>
<StgValue><ssdm name="mul_ln96_5"/></StgValue>
</operation>

<operation id="540" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:664 %sext_ln97_5 = sext i16 %p_Result_1_1_12_i_i

]]></Node>
<StgValue><ssdm name="sext_ln97_5"/></StgValue>
</operation>

<operation id="541" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:665 %zext_ln97_5 = zext i16 %iiq_45_1_load

]]></Node>
<StgValue><ssdm name="zext_ln97_5"/></StgValue>
</operation>

<operation id="542" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:666 %mul_ln97_5 = mul i32 %zext_ln97_5, i32 %sext_ln97_5

]]></Node>
<StgValue><ssdm name="mul_ln97_5"/></StgValue>
</operation>

<operation id="543" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:667 %sext_ln98_5 = sext i16 %p_Result_1_1_10_i_i

]]></Node>
<StgValue><ssdm name="sext_ln98_5"/></StgValue>
</operation>

<operation id="544" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:668 %zext_ln98_5 = zext i16 %iiq_43_1_load

]]></Node>
<StgValue><ssdm name="zext_ln98_5"/></StgValue>
</operation>

<operation id="545" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:669 %mul_ln98_5 = mul i32 %zext_ln98_5, i32 %sext_ln98_5

]]></Node>
<StgValue><ssdm name="mul_ln98_5"/></StgValue>
</operation>

<operation id="546" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="21" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:756 %sext_ln91_60 = sext i16 %p_Result_1_1_15_i_i

]]></Node>
<StgValue><ssdm name="sext_ln91_60"/></StgValue>
</operation>

<operation id="547" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="21" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:757 %zext_ln91_4 = zext i16 %iiq_48_1_load

]]></Node>
<StgValue><ssdm name="zext_ln91_4"/></StgValue>
</operation>

<operation id="548" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:758 %mul_ln91_6 = mul i21 %zext_ln91_4, i21 %sext_ln91_60

]]></Node>
<StgValue><ssdm name="mul_ln91_6"/></StgValue>
</operation>

<operation id="549" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="21" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:761 %sext_ln92_6 = sext i16 %p_Result_1_1_19_i_i

]]></Node>
<StgValue><ssdm name="sext_ln92_6"/></StgValue>
</operation>

<operation id="550" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="21" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:762 %zext_ln92_6 = zext i16 %iiq_52_1_load

]]></Node>
<StgValue><ssdm name="zext_ln92_6"/></StgValue>
</operation>

<operation id="551" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:763 %mul_ln92_6 = mul i21 %zext_ln92_6, i21 %sext_ln92_6

]]></Node>
<StgValue><ssdm name="mul_ln92_6"/></StgValue>
</operation>

<operation id="552" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:765 %sext_ln93_6 = sext i16 %p_Result_1_1_21_i_i

]]></Node>
<StgValue><ssdm name="sext_ln93_6"/></StgValue>
</operation>

<operation id="553" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:766 %zext_ln93_6 = zext i16 %iiq_54_1_load

]]></Node>
<StgValue><ssdm name="zext_ln93_6"/></StgValue>
</operation>

<operation id="554" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:767 %mul_ln93_6 = mul i32 %zext_ln93_6, i32 %sext_ln93_6

]]></Node>
<StgValue><ssdm name="mul_ln93_6"/></StgValue>
</operation>

<operation id="555" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:768 %sext_ln94_6 = sext i16 %p_Result_1_1_17_i_i

]]></Node>
<StgValue><ssdm name="sext_ln94_6"/></StgValue>
</operation>

<operation id="556" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:769 %zext_ln94_6 = zext i16 %iiq_50_1_load

]]></Node>
<StgValue><ssdm name="zext_ln94_6"/></StgValue>
</operation>

<operation id="557" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:770 %mul_ln94_6 = mul i32 %zext_ln94_6, i32 %sext_ln94_6

]]></Node>
<StgValue><ssdm name="mul_ln94_6"/></StgValue>
</operation>

<operation id="558" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:771 %sext_ln95_6 = sext i16 %p_Result_1_1_16_i_i

]]></Node>
<StgValue><ssdm name="sext_ln95_6"/></StgValue>
</operation>

<operation id="559" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:772 %zext_ln95_6 = zext i16 %iiq_49_1_load

]]></Node>
<StgValue><ssdm name="zext_ln95_6"/></StgValue>
</operation>

<operation id="560" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:773 %mul_ln95_6 = mul i32 %zext_ln95_6, i32 %sext_ln95_6

]]></Node>
<StgValue><ssdm name="mul_ln95_6"/></StgValue>
</operation>

<operation id="561" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:774 %sext_ln96_6 = sext i16 %p_Result_1_1_22_i_i

]]></Node>
<StgValue><ssdm name="sext_ln96_6"/></StgValue>
</operation>

<operation id="562" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:775 %zext_ln96_6 = zext i16 %iiq_55_1_load

]]></Node>
<StgValue><ssdm name="zext_ln96_6"/></StgValue>
</operation>

<operation id="563" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:776 %mul_ln96_6 = mul i32 %zext_ln96_6, i32 %sext_ln96_6

]]></Node>
<StgValue><ssdm name="mul_ln96_6"/></StgValue>
</operation>

<operation id="564" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:777 %sext_ln97_6 = sext i16 %p_Result_1_1_20_i_i

]]></Node>
<StgValue><ssdm name="sext_ln97_6"/></StgValue>
</operation>

<operation id="565" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:778 %zext_ln97_6 = zext i16 %iiq_53_1_load

]]></Node>
<StgValue><ssdm name="zext_ln97_6"/></StgValue>
</operation>

<operation id="566" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:779 %mul_ln97_6 = mul i32 %zext_ln97_6, i32 %sext_ln97_6

]]></Node>
<StgValue><ssdm name="mul_ln97_6"/></StgValue>
</operation>

<operation id="567" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:780 %sext_ln98_6 = sext i16 %p_Result_1_1_18_i_i

]]></Node>
<StgValue><ssdm name="sext_ln98_6"/></StgValue>
</operation>

<operation id="568" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:781 %zext_ln98_6 = zext i16 %iiq_51_1_load

]]></Node>
<StgValue><ssdm name="zext_ln98_6"/></StgValue>
</operation>

<operation id="569" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:782 %mul_ln98_6 = mul i32 %zext_ln98_6, i32 %sext_ln98_6

]]></Node>
<StgValue><ssdm name="mul_ln98_6"/></StgValue>
</operation>

<operation id="570" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="21" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:869 %sext_ln91_69 = sext i16 %p_Result_1_1_23_i_i

]]></Node>
<StgValue><ssdm name="sext_ln91_69"/></StgValue>
</operation>

<operation id="571" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="21" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:870 %zext_ln91_5 = zext i16 %iiq_56_1_load

]]></Node>
<StgValue><ssdm name="zext_ln91_5"/></StgValue>
</operation>

<operation id="572" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:871 %mul_ln91_7 = mul i21 %zext_ln91_5, i21 %sext_ln91_69

]]></Node>
<StgValue><ssdm name="mul_ln91_7"/></StgValue>
</operation>

<operation id="573" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="21" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:874 %sext_ln92_7 = sext i16 %p_Result_1_1_27_i_i

]]></Node>
<StgValue><ssdm name="sext_ln92_7"/></StgValue>
</operation>

<operation id="574" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="21" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:875 %zext_ln92_7 = zext i16 %iiq_60_1_load

]]></Node>
<StgValue><ssdm name="zext_ln92_7"/></StgValue>
</operation>

<operation id="575" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:876 %mul_ln92_7 = mul i21 %zext_ln92_7, i21 %sext_ln92_7

]]></Node>
<StgValue><ssdm name="mul_ln92_7"/></StgValue>
</operation>

<operation id="576" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:878 %sext_ln93_7 = sext i16 %p_Result_1_1_29_i_i

]]></Node>
<StgValue><ssdm name="sext_ln93_7"/></StgValue>
</operation>

<operation id="577" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:879 %zext_ln93_7 = zext i16 %iiq_62_1_load

]]></Node>
<StgValue><ssdm name="zext_ln93_7"/></StgValue>
</operation>

<operation id="578" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:880 %mul_ln93_7 = mul i32 %zext_ln93_7, i32 %sext_ln93_7

]]></Node>
<StgValue><ssdm name="mul_ln93_7"/></StgValue>
</operation>

<operation id="579" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:881 %sext_ln94_7 = sext i16 %p_Result_1_1_25_i_i

]]></Node>
<StgValue><ssdm name="sext_ln94_7"/></StgValue>
</operation>

<operation id="580" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:882 %zext_ln94_7 = zext i16 %iiq_58_1_load

]]></Node>
<StgValue><ssdm name="zext_ln94_7"/></StgValue>
</operation>

<operation id="581" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:883 %mul_ln94_7 = mul i32 %zext_ln94_7, i32 %sext_ln94_7

]]></Node>
<StgValue><ssdm name="mul_ln94_7"/></StgValue>
</operation>

<operation id="582" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:884 %sext_ln95_7 = sext i16 %p_Result_1_1_24_i_i

]]></Node>
<StgValue><ssdm name="sext_ln95_7"/></StgValue>
</operation>

<operation id="583" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:885 %zext_ln95_7 = zext i16 %iiq_57_1_load

]]></Node>
<StgValue><ssdm name="zext_ln95_7"/></StgValue>
</operation>

<operation id="584" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:886 %mul_ln95_7 = mul i32 %zext_ln95_7, i32 %sext_ln95_7

]]></Node>
<StgValue><ssdm name="mul_ln95_7"/></StgValue>
</operation>

<operation id="585" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:887 %sext_ln96_7 = sext i16 %p_Result_1_1_30_i_i

]]></Node>
<StgValue><ssdm name="sext_ln96_7"/></StgValue>
</operation>

<operation id="586" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:888 %zext_ln96_7 = zext i16 %iiq_63_1_load

]]></Node>
<StgValue><ssdm name="zext_ln96_7"/></StgValue>
</operation>

<operation id="587" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:889 %mul_ln96_7 = mul i32 %zext_ln96_7, i32 %sext_ln96_7

]]></Node>
<StgValue><ssdm name="mul_ln96_7"/></StgValue>
</operation>

<operation id="588" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:890 %sext_ln97_7 = sext i16 %p_Result_1_1_28_i_i

]]></Node>
<StgValue><ssdm name="sext_ln97_7"/></StgValue>
</operation>

<operation id="589" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:891 %zext_ln97_7 = zext i16 %iiq_61_1_load

]]></Node>
<StgValue><ssdm name="zext_ln97_7"/></StgValue>
</operation>

<operation id="590" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:892 %mul_ln97_7 = mul i32 %zext_ln97_7, i32 %sext_ln97_7

]]></Node>
<StgValue><ssdm name="mul_ln97_7"/></StgValue>
</operation>

<operation id="591" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:893 %sext_ln98_7 = sext i16 %p_Result_1_1_26_i_i

]]></Node>
<StgValue><ssdm name="sext_ln98_7"/></StgValue>
</operation>

<operation id="592" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:894 %zext_ln98_7 = zext i16 %iiq_59_1_load

]]></Node>
<StgValue><ssdm name="zext_ln98_7"/></StgValue>
</operation>

<operation id="593" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:895 %mul_ln98_7 = mul i32 %zext_ln98_7, i32 %sext_ln98_7

]]></Node>
<StgValue><ssdm name="mul_ln98_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="594" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="ignore_dc_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:130 %mul_ln91 = mul i16 %iiblock_0, i16 %iiq_0_load

]]></Node>
<StgValue><ssdm name="mul_ln91"/></StgValue>
</operation>

<operation id="595" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:136 %mul_ln92 = mul i21 %zext_ln92, i21 %sext_ln92

]]></Node>
<StgValue><ssdm name="mul_ln92"/></StgValue>
</operation>

<operation id="596" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:142 %mul_ln93 = mul i32 %zext_ln93, i32 %sext_ln93

]]></Node>
<StgValue><ssdm name="mul_ln93"/></StgValue>
</operation>

<operation id="597" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:146 %mul_ln94 = mul i32 %zext_ln94, i32 %sext_ln94

]]></Node>
<StgValue><ssdm name="mul_ln94"/></StgValue>
</operation>

<operation id="598" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:150 %mul_ln95 = mul i32 %zext_ln95, i32 %sext_ln95

]]></Node>
<StgValue><ssdm name="mul_ln95"/></StgValue>
</operation>

<operation id="599" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:153 %mul_ln96 = mul i32 %zext_ln96, i32 %sext_ln96

]]></Node>
<StgValue><ssdm name="mul_ln96"/></StgValue>
</operation>

<operation id="600" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:156 %mul_ln97 = mul i32 %zext_ln97, i32 %sext_ln97

]]></Node>
<StgValue><ssdm name="mul_ln97"/></StgValue>
</operation>

<operation id="601" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:159 %mul_ln98 = mul i32 %zext_ln98, i32 %sext_ln98

]]></Node>
<StgValue><ssdm name="mul_ln98"/></StgValue>
</operation>

<operation id="602" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:219 %mul_ln91_1 = mul i21 %zext_ln91, i21 %sext_ln91

]]></Node>
<StgValue><ssdm name="mul_ln91_1"/></StgValue>
</operation>

<operation id="603" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:224 %mul_ln92_1 = mul i21 %zext_ln92_1, i21 %sext_ln92_1

]]></Node>
<StgValue><ssdm name="mul_ln92_1"/></StgValue>
</operation>

<operation id="604" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:228 %mul_ln93_1 = mul i32 %zext_ln93_1, i32 %sext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln93_1"/></StgValue>
</operation>

<operation id="605" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:231 %mul_ln94_1 = mul i32 %zext_ln94_1, i32 %sext_ln94_1

]]></Node>
<StgValue><ssdm name="mul_ln94_1"/></StgValue>
</operation>

<operation id="606" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:234 %mul_ln95_1 = mul i32 %zext_ln95_1, i32 %sext_ln95_1

]]></Node>
<StgValue><ssdm name="mul_ln95_1"/></StgValue>
</operation>

<operation id="607" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:237 %mul_ln96_1 = mul i32 %zext_ln96_1, i32 %sext_ln96_1

]]></Node>
<StgValue><ssdm name="mul_ln96_1"/></StgValue>
</operation>

<operation id="608" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:240 %mul_ln97_1 = mul i32 %zext_ln97_1, i32 %sext_ln97_1

]]></Node>
<StgValue><ssdm name="mul_ln97_1"/></StgValue>
</operation>

<operation id="609" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:243 %mul_ln98_1 = mul i32 %zext_ln98_1, i32 %sext_ln98_1

]]></Node>
<StgValue><ssdm name="mul_ln98_1"/></StgValue>
</operation>

<operation id="610" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:332 %mul_ln91_2 = mul i21 %zext_ln91_1, i21 %sext_ln91_17

]]></Node>
<StgValue><ssdm name="mul_ln91_2"/></StgValue>
</operation>

<operation id="611" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:337 %mul_ln92_2 = mul i21 %zext_ln92_2, i21 %sext_ln92_2

]]></Node>
<StgValue><ssdm name="mul_ln92_2"/></StgValue>
</operation>

<operation id="612" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:341 %mul_ln93_2 = mul i32 %zext_ln93_2, i32 %sext_ln93_2

]]></Node>
<StgValue><ssdm name="mul_ln93_2"/></StgValue>
</operation>

<operation id="613" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:344 %mul_ln94_2 = mul i32 %zext_ln94_2, i32 %sext_ln94_2

]]></Node>
<StgValue><ssdm name="mul_ln94_2"/></StgValue>
</operation>

<operation id="614" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:347 %mul_ln95_2 = mul i32 %zext_ln95_2, i32 %sext_ln95_2

]]></Node>
<StgValue><ssdm name="mul_ln95_2"/></StgValue>
</operation>

<operation id="615" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:350 %mul_ln96_2 = mul i32 %zext_ln96_2, i32 %sext_ln96_2

]]></Node>
<StgValue><ssdm name="mul_ln96_2"/></StgValue>
</operation>

<operation id="616" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:353 %mul_ln97_2 = mul i32 %zext_ln97_2, i32 %sext_ln97_2

]]></Node>
<StgValue><ssdm name="mul_ln97_2"/></StgValue>
</operation>

<operation id="617" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:356 %mul_ln98_2 = mul i32 %zext_ln98_2, i32 %sext_ln98_2

]]></Node>
<StgValue><ssdm name="mul_ln98_2"/></StgValue>
</operation>

<operation id="618" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:445 %mul_ln91_3 = mul i21 %zext_ln91_2, i21 %sext_ln91_26

]]></Node>
<StgValue><ssdm name="mul_ln91_3"/></StgValue>
</operation>

<operation id="619" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:450 %mul_ln92_3 = mul i21 %zext_ln92_3, i21 %sext_ln92_3

]]></Node>
<StgValue><ssdm name="mul_ln92_3"/></StgValue>
</operation>

<operation id="620" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:454 %mul_ln93_3 = mul i32 %zext_ln93_3, i32 %sext_ln93_3

]]></Node>
<StgValue><ssdm name="mul_ln93_3"/></StgValue>
</operation>

<operation id="621" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:457 %mul_ln94_3 = mul i32 %zext_ln94_3, i32 %sext_ln94_3

]]></Node>
<StgValue><ssdm name="mul_ln94_3"/></StgValue>
</operation>

<operation id="622" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:460 %mul_ln95_3 = mul i32 %zext_ln95_3, i32 %sext_ln95_3

]]></Node>
<StgValue><ssdm name="mul_ln95_3"/></StgValue>
</operation>

<operation id="623" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:463 %mul_ln96_3 = mul i32 %zext_ln96_3, i32 %sext_ln96_3

]]></Node>
<StgValue><ssdm name="mul_ln96_3"/></StgValue>
</operation>

<operation id="624" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:466 %mul_ln97_3 = mul i32 %zext_ln97_3, i32 %sext_ln97_3

]]></Node>
<StgValue><ssdm name="mul_ln97_3"/></StgValue>
</operation>

<operation id="625" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:469 %mul_ln98_3 = mul i32 %zext_ln98_3, i32 %sext_ln98_3

]]></Node>
<StgValue><ssdm name="mul_ln98_3"/></StgValue>
</operation>

<operation id="626" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:556 %mul_ln91_4 = mul i16 %iiq_32_load, i16 %trunc_ln708

]]></Node>
<StgValue><ssdm name="mul_ln91_4"/></StgValue>
</operation>

<operation id="627" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:561 %mul_ln92_4 = mul i21 %zext_ln92_4, i21 %sext_ln92_4

]]></Node>
<StgValue><ssdm name="mul_ln92_4"/></StgValue>
</operation>

<operation id="628" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:567 %mul_ln93_4 = mul i32 %zext_ln93_4, i32 %sext_ln93_4

]]></Node>
<StgValue><ssdm name="mul_ln93_4"/></StgValue>
</operation>

<operation id="629" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:571 %mul_ln94_4 = mul i32 %zext_ln94_4, i32 %sext_ln94_4

]]></Node>
<StgValue><ssdm name="mul_ln94_4"/></StgValue>
</operation>

<operation id="630" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:575 %mul_ln95_4 = mul i32 %zext_ln95_4, i32 %sext_ln95_4

]]></Node>
<StgValue><ssdm name="mul_ln95_4"/></StgValue>
</operation>

<operation id="631" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:578 %mul_ln96_4 = mul i32 %zext_ln96_4, i32 %sext_ln96_4

]]></Node>
<StgValue><ssdm name="mul_ln96_4"/></StgValue>
</operation>

<operation id="632" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:581 %mul_ln97_4 = mul i32 %zext_ln97_4, i32 %sext_ln97_4

]]></Node>
<StgValue><ssdm name="mul_ln97_4"/></StgValue>
</operation>

<operation id="633" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:584 %mul_ln98_4 = mul i32 %zext_ln98_4, i32 %sext_ln98_4

]]></Node>
<StgValue><ssdm name="mul_ln98_4"/></StgValue>
</operation>

<operation id="634" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:645 %mul_ln91_5 = mul i21 %zext_ln91_3, i21 %sext_ln91_43

]]></Node>
<StgValue><ssdm name="mul_ln91_5"/></StgValue>
</operation>

<operation id="635" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:650 %mul_ln92_5 = mul i21 %zext_ln92_5, i21 %sext_ln92_5

]]></Node>
<StgValue><ssdm name="mul_ln92_5"/></StgValue>
</operation>

<operation id="636" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:654 %mul_ln93_5 = mul i32 %zext_ln93_5, i32 %sext_ln93_5

]]></Node>
<StgValue><ssdm name="mul_ln93_5"/></StgValue>
</operation>

<operation id="637" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:657 %mul_ln94_5 = mul i32 %zext_ln94_5, i32 %sext_ln94_5

]]></Node>
<StgValue><ssdm name="mul_ln94_5"/></StgValue>
</operation>

<operation id="638" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:660 %mul_ln95_5 = mul i32 %zext_ln95_5, i32 %sext_ln95_5

]]></Node>
<StgValue><ssdm name="mul_ln95_5"/></StgValue>
</operation>

<operation id="639" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:663 %mul_ln96_5 = mul i32 %zext_ln96_5, i32 %sext_ln96_5

]]></Node>
<StgValue><ssdm name="mul_ln96_5"/></StgValue>
</operation>

<operation id="640" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:666 %mul_ln97_5 = mul i32 %zext_ln97_5, i32 %sext_ln97_5

]]></Node>
<StgValue><ssdm name="mul_ln97_5"/></StgValue>
</operation>

<operation id="641" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:669 %mul_ln98_5 = mul i32 %zext_ln98_5, i32 %sext_ln98_5

]]></Node>
<StgValue><ssdm name="mul_ln98_5"/></StgValue>
</operation>

<operation id="642" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:758 %mul_ln91_6 = mul i21 %zext_ln91_4, i21 %sext_ln91_60

]]></Node>
<StgValue><ssdm name="mul_ln91_6"/></StgValue>
</operation>

<operation id="643" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:763 %mul_ln92_6 = mul i21 %zext_ln92_6, i21 %sext_ln92_6

]]></Node>
<StgValue><ssdm name="mul_ln92_6"/></StgValue>
</operation>

<operation id="644" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:767 %mul_ln93_6 = mul i32 %zext_ln93_6, i32 %sext_ln93_6

]]></Node>
<StgValue><ssdm name="mul_ln93_6"/></StgValue>
</operation>

<operation id="645" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:770 %mul_ln94_6 = mul i32 %zext_ln94_6, i32 %sext_ln94_6

]]></Node>
<StgValue><ssdm name="mul_ln94_6"/></StgValue>
</operation>

<operation id="646" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:773 %mul_ln95_6 = mul i32 %zext_ln95_6, i32 %sext_ln95_6

]]></Node>
<StgValue><ssdm name="mul_ln95_6"/></StgValue>
</operation>

<operation id="647" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:776 %mul_ln96_6 = mul i32 %zext_ln96_6, i32 %sext_ln96_6

]]></Node>
<StgValue><ssdm name="mul_ln96_6"/></StgValue>
</operation>

<operation id="648" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:779 %mul_ln97_6 = mul i32 %zext_ln97_6, i32 %sext_ln97_6

]]></Node>
<StgValue><ssdm name="mul_ln97_6"/></StgValue>
</operation>

<operation id="649" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:782 %mul_ln98_6 = mul i32 %zext_ln98_6, i32 %sext_ln98_6

]]></Node>
<StgValue><ssdm name="mul_ln98_6"/></StgValue>
</operation>

<operation id="650" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:871 %mul_ln91_7 = mul i21 %zext_ln91_5, i21 %sext_ln91_69

]]></Node>
<StgValue><ssdm name="mul_ln91_7"/></StgValue>
</operation>

<operation id="651" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:876 %mul_ln92_7 = mul i21 %zext_ln92_7, i21 %sext_ln92_7

]]></Node>
<StgValue><ssdm name="mul_ln92_7"/></StgValue>
</operation>

<operation id="652" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:880 %mul_ln93_7 = mul i32 %zext_ln93_7, i32 %sext_ln93_7

]]></Node>
<StgValue><ssdm name="mul_ln93_7"/></StgValue>
</operation>

<operation id="653" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:883 %mul_ln94_7 = mul i32 %zext_ln94_7, i32 %sext_ln94_7

]]></Node>
<StgValue><ssdm name="mul_ln94_7"/></StgValue>
</operation>

<operation id="654" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:886 %mul_ln95_7 = mul i32 %zext_ln95_7, i32 %sext_ln95_7

]]></Node>
<StgValue><ssdm name="mul_ln95_7"/></StgValue>
</operation>

<operation id="655" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:889 %mul_ln96_7 = mul i32 %zext_ln96_7, i32 %sext_ln96_7

]]></Node>
<StgValue><ssdm name="mul_ln96_7"/></StgValue>
</operation>

<operation id="656" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:892 %mul_ln97_7 = mul i32 %zext_ln97_7, i32 %sext_ln97_7

]]></Node>
<StgValue><ssdm name="mul_ln97_7"/></StgValue>
</operation>

<operation id="657" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:895 %mul_ln98_7 = mul i32 %zext_ln98_7, i32 %sext_ln98_7

]]></Node>
<StgValue><ssdm name="mul_ln98_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="658" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="ignore_dc_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:130 %mul_ln91 = mul i16 %iiblock_0, i16 %iiq_0_load

]]></Node>
<StgValue><ssdm name="mul_ln91"/></StgValue>
</operation>

<operation id="659" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:136 %mul_ln92 = mul i21 %zext_ln92, i21 %sext_ln92

]]></Node>
<StgValue><ssdm name="mul_ln92"/></StgValue>
</operation>

<operation id="660" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="21" op_2_bw="11">
<![CDATA[
.split4.0.i.i_ifconv:137 %shl_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i21.i11, i21 %mul_ln92, i11

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="661" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:138 %trunc_ln93 = trunc i21 %mul_ln92

]]></Node>
<StgValue><ssdm name="trunc_ln93"/></StgValue>
</operation>

<operation id="662" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:142 %mul_ln93 = mul i32 %zext_ln93, i32 %sext_ln93

]]></Node>
<StgValue><ssdm name="mul_ln93"/></StgValue>
</operation>

<operation id="663" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="27" op_0_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:143 %trunc_ln94 = trunc i32 %mul_ln93

]]></Node>
<StgValue><ssdm name="trunc_ln94"/></StgValue>
</operation>

<operation id="664" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:146 %mul_ln94 = mul i32 %zext_ln94, i32 %sext_ln94

]]></Node>
<StgValue><ssdm name="mul_ln94"/></StgValue>
</operation>

<operation id="665" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="27" op_0_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:147 %trunc_ln95 = trunc i32 %mul_ln94

]]></Node>
<StgValue><ssdm name="trunc_ln95"/></StgValue>
</operation>

<operation id="666" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:150 %mul_ln95 = mul i32 %zext_ln95, i32 %sext_ln95

]]></Node>
<StgValue><ssdm name="mul_ln95"/></StgValue>
</operation>

<operation id="667" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:153 %mul_ln96 = mul i32 %zext_ln96, i32 %sext_ln96

]]></Node>
<StgValue><ssdm name="mul_ln96"/></StgValue>
</operation>

<operation id="668" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:156 %mul_ln97 = mul i32 %zext_ln97, i32 %sext_ln97

]]></Node>
<StgValue><ssdm name="mul_ln97"/></StgValue>
</operation>

<operation id="669" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:159 %mul_ln98 = mul i32 %zext_ln98, i32 %sext_ln98

]]></Node>
<StgValue><ssdm name="mul_ln98"/></StgValue>
</operation>

<operation id="670" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:160 %or_ln100 = or i32 %shl_ln1, i32 %mul_ln94

]]></Node>
<StgValue><ssdm name="or_ln100"/></StgValue>
</operation>

<operation id="671" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:161 %or_ln100_1 = or i32 %or_ln100, i32 %mul_ln93

]]></Node>
<StgValue><ssdm name="or_ln100_1"/></StgValue>
</operation>

<operation id="672" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:162 %or_ln100_2 = or i32 %mul_ln95, i32 %mul_ln96

]]></Node>
<StgValue><ssdm name="or_ln100_2"/></StgValue>
</operation>

<operation id="673" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:163 %or_ln100_3 = or i32 %mul_ln97, i32 %mul_ln98

]]></Node>
<StgValue><ssdm name="or_ln100_3"/></StgValue>
</operation>

<operation id="674" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:164 %or_ln100_4 = or i32 %or_ln100_3, i32 %or_ln100_2

]]></Node>
<StgValue><ssdm name="or_ln100_4"/></StgValue>
</operation>

<operation id="675" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:165 %or_ln100_5 = or i32 %or_ln100_4, i32 %or_ln100_1

]]></Node>
<StgValue><ssdm name="or_ln100_5"/></StgValue>
</operation>

<operation id="676" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:166 %icmp_ln100 = icmp_eq  i32 %or_ln100_5, i32

]]></Node>
<StgValue><ssdm name="icmp_ln100"/></StgValue>
</operation>

<operation id="677" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:167 %add_ln116 = add i32 %mul_ln95, i32 %mul_ln96

]]></Node>
<StgValue><ssdm name="add_ln116"/></StgValue>
</operation>

<operation id="678" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:175 %add_ln119 = add i32 %mul_ln97, i32 %mul_ln98

]]></Node>
<StgValue><ssdm name="add_ln119"/></StgValue>
</operation>

<operation id="679" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:219 %mul_ln91_1 = mul i21 %zext_ln91, i21 %sext_ln91

]]></Node>
<StgValue><ssdm name="mul_ln91_1"/></StgValue>
</operation>

<operation id="680" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:224 %mul_ln92_1 = mul i21 %zext_ln92_1, i21 %sext_ln92_1

]]></Node>
<StgValue><ssdm name="mul_ln92_1"/></StgValue>
</operation>

<operation id="681" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:228 %mul_ln93_1 = mul i32 %zext_ln93_1, i32 %sext_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln93_1"/></StgValue>
</operation>

<operation id="682" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:231 %mul_ln94_1 = mul i32 %zext_ln94_1, i32 %sext_ln94_1

]]></Node>
<StgValue><ssdm name="mul_ln94_1"/></StgValue>
</operation>

<operation id="683" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:234 %mul_ln95_1 = mul i32 %zext_ln95_1, i32 %sext_ln95_1

]]></Node>
<StgValue><ssdm name="mul_ln95_1"/></StgValue>
</operation>

<operation id="684" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:237 %mul_ln96_1 = mul i32 %zext_ln96_1, i32 %sext_ln96_1

]]></Node>
<StgValue><ssdm name="mul_ln96_1"/></StgValue>
</operation>

<operation id="685" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:240 %mul_ln97_1 = mul i32 %zext_ln97_1, i32 %sext_ln97_1

]]></Node>
<StgValue><ssdm name="mul_ln97_1"/></StgValue>
</operation>

<operation id="686" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:243 %mul_ln98_1 = mul i32 %zext_ln98_1, i32 %sext_ln98_1

]]></Node>
<StgValue><ssdm name="mul_ln98_1"/></StgValue>
</operation>

<operation id="687" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:252 %add_ln116_1 = add i32 %mul_ln95_1, i32 %mul_ln96_1

]]></Node>
<StgValue><ssdm name="add_ln116_1"/></StgValue>
</operation>

<operation id="688" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:258 %add_ln119_1 = add i32 %mul_ln97_1, i32 %mul_ln98_1

]]></Node>
<StgValue><ssdm name="add_ln119_1"/></StgValue>
</operation>

<operation id="689" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:266 %add_ln126_1 = add i32 %mul_ln93_1, i32 %mul_ln94_1

]]></Node>
<StgValue><ssdm name="add_ln126_1"/></StgValue>
</operation>

<operation id="690" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:332 %mul_ln91_2 = mul i21 %zext_ln91_1, i21 %sext_ln91_17

]]></Node>
<StgValue><ssdm name="mul_ln91_2"/></StgValue>
</operation>

<operation id="691" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:337 %mul_ln92_2 = mul i21 %zext_ln92_2, i21 %sext_ln92_2

]]></Node>
<StgValue><ssdm name="mul_ln92_2"/></StgValue>
</operation>

<operation id="692" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:341 %mul_ln93_2 = mul i32 %zext_ln93_2, i32 %sext_ln93_2

]]></Node>
<StgValue><ssdm name="mul_ln93_2"/></StgValue>
</operation>

<operation id="693" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:344 %mul_ln94_2 = mul i32 %zext_ln94_2, i32 %sext_ln94_2

]]></Node>
<StgValue><ssdm name="mul_ln94_2"/></StgValue>
</operation>

<operation id="694" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:347 %mul_ln95_2 = mul i32 %zext_ln95_2, i32 %sext_ln95_2

]]></Node>
<StgValue><ssdm name="mul_ln95_2"/></StgValue>
</operation>

<operation id="695" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:350 %mul_ln96_2 = mul i32 %zext_ln96_2, i32 %sext_ln96_2

]]></Node>
<StgValue><ssdm name="mul_ln96_2"/></StgValue>
</operation>

<operation id="696" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:353 %mul_ln97_2 = mul i32 %zext_ln97_2, i32 %sext_ln97_2

]]></Node>
<StgValue><ssdm name="mul_ln97_2"/></StgValue>
</operation>

<operation id="697" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:356 %mul_ln98_2 = mul i32 %zext_ln98_2, i32 %sext_ln98_2

]]></Node>
<StgValue><ssdm name="mul_ln98_2"/></StgValue>
</operation>

<operation id="698" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:365 %add_ln116_2 = add i32 %mul_ln95_2, i32 %mul_ln96_2

]]></Node>
<StgValue><ssdm name="add_ln116_2"/></StgValue>
</operation>

<operation id="699" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:371 %add_ln119_2 = add i32 %mul_ln97_2, i32 %mul_ln98_2

]]></Node>
<StgValue><ssdm name="add_ln119_2"/></StgValue>
</operation>

<operation id="700" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:379 %add_ln126_2 = add i32 %mul_ln93_2, i32 %mul_ln94_2

]]></Node>
<StgValue><ssdm name="add_ln126_2"/></StgValue>
</operation>

<operation id="701" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:445 %mul_ln91_3 = mul i21 %zext_ln91_2, i21 %sext_ln91_26

]]></Node>
<StgValue><ssdm name="mul_ln91_3"/></StgValue>
</operation>

<operation id="702" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:450 %mul_ln92_3 = mul i21 %zext_ln92_3, i21 %sext_ln92_3

]]></Node>
<StgValue><ssdm name="mul_ln92_3"/></StgValue>
</operation>

<operation id="703" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:454 %mul_ln93_3 = mul i32 %zext_ln93_3, i32 %sext_ln93_3

]]></Node>
<StgValue><ssdm name="mul_ln93_3"/></StgValue>
</operation>

<operation id="704" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:457 %mul_ln94_3 = mul i32 %zext_ln94_3, i32 %sext_ln94_3

]]></Node>
<StgValue><ssdm name="mul_ln94_3"/></StgValue>
</operation>

<operation id="705" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:460 %mul_ln95_3 = mul i32 %zext_ln95_3, i32 %sext_ln95_3

]]></Node>
<StgValue><ssdm name="mul_ln95_3"/></StgValue>
</operation>

<operation id="706" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:463 %mul_ln96_3 = mul i32 %zext_ln96_3, i32 %sext_ln96_3

]]></Node>
<StgValue><ssdm name="mul_ln96_3"/></StgValue>
</operation>

<operation id="707" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:466 %mul_ln97_3 = mul i32 %zext_ln97_3, i32 %sext_ln97_3

]]></Node>
<StgValue><ssdm name="mul_ln97_3"/></StgValue>
</operation>

<operation id="708" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:469 %mul_ln98_3 = mul i32 %zext_ln98_3, i32 %sext_ln98_3

]]></Node>
<StgValue><ssdm name="mul_ln98_3"/></StgValue>
</operation>

<operation id="709" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:478 %add_ln116_3 = add i32 %mul_ln95_3, i32 %mul_ln96_3

]]></Node>
<StgValue><ssdm name="add_ln116_3"/></StgValue>
</operation>

<operation id="710" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:484 %add_ln119_3 = add i32 %mul_ln97_3, i32 %mul_ln98_3

]]></Node>
<StgValue><ssdm name="add_ln119_3"/></StgValue>
</operation>

<operation id="711" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:492 %add_ln126_3 = add i32 %mul_ln93_3, i32 %mul_ln94_3

]]></Node>
<StgValue><ssdm name="add_ln126_3"/></StgValue>
</operation>

<operation id="712" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:556 %mul_ln91_4 = mul i16 %iiq_32_load, i16 %trunc_ln708

]]></Node>
<StgValue><ssdm name="mul_ln91_4"/></StgValue>
</operation>

<operation id="713" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:561 %mul_ln92_4 = mul i21 %zext_ln92_4, i21 %sext_ln92_4

]]></Node>
<StgValue><ssdm name="mul_ln92_4"/></StgValue>
</operation>

<operation id="714" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:567 %mul_ln93_4 = mul i32 %zext_ln93_4, i32 %sext_ln93_4

]]></Node>
<StgValue><ssdm name="mul_ln93_4"/></StgValue>
</operation>

<operation id="715" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:571 %mul_ln94_4 = mul i32 %zext_ln94_4, i32 %sext_ln94_4

]]></Node>
<StgValue><ssdm name="mul_ln94_4"/></StgValue>
</operation>

<operation id="716" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:575 %mul_ln95_4 = mul i32 %zext_ln95_4, i32 %sext_ln95_4

]]></Node>
<StgValue><ssdm name="mul_ln95_4"/></StgValue>
</operation>

<operation id="717" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:578 %mul_ln96_4 = mul i32 %zext_ln96_4, i32 %sext_ln96_4

]]></Node>
<StgValue><ssdm name="mul_ln96_4"/></StgValue>
</operation>

<operation id="718" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:581 %mul_ln97_4 = mul i32 %zext_ln97_4, i32 %sext_ln97_4

]]></Node>
<StgValue><ssdm name="mul_ln97_4"/></StgValue>
</operation>

<operation id="719" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:584 %mul_ln98_4 = mul i32 %zext_ln98_4, i32 %sext_ln98_4

]]></Node>
<StgValue><ssdm name="mul_ln98_4"/></StgValue>
</operation>

<operation id="720" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:645 %mul_ln91_5 = mul i21 %zext_ln91_3, i21 %sext_ln91_43

]]></Node>
<StgValue><ssdm name="mul_ln91_5"/></StgValue>
</operation>

<operation id="721" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:650 %mul_ln92_5 = mul i21 %zext_ln92_5, i21 %sext_ln92_5

]]></Node>
<StgValue><ssdm name="mul_ln92_5"/></StgValue>
</operation>

<operation id="722" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:654 %mul_ln93_5 = mul i32 %zext_ln93_5, i32 %sext_ln93_5

]]></Node>
<StgValue><ssdm name="mul_ln93_5"/></StgValue>
</operation>

<operation id="723" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:657 %mul_ln94_5 = mul i32 %zext_ln94_5, i32 %sext_ln94_5

]]></Node>
<StgValue><ssdm name="mul_ln94_5"/></StgValue>
</operation>

<operation id="724" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:660 %mul_ln95_5 = mul i32 %zext_ln95_5, i32 %sext_ln95_5

]]></Node>
<StgValue><ssdm name="mul_ln95_5"/></StgValue>
</operation>

<operation id="725" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:663 %mul_ln96_5 = mul i32 %zext_ln96_5, i32 %sext_ln96_5

]]></Node>
<StgValue><ssdm name="mul_ln96_5"/></StgValue>
</operation>

<operation id="726" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:666 %mul_ln97_5 = mul i32 %zext_ln97_5, i32 %sext_ln97_5

]]></Node>
<StgValue><ssdm name="mul_ln97_5"/></StgValue>
</operation>

<operation id="727" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:669 %mul_ln98_5 = mul i32 %zext_ln98_5, i32 %sext_ln98_5

]]></Node>
<StgValue><ssdm name="mul_ln98_5"/></StgValue>
</operation>

<operation id="728" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:758 %mul_ln91_6 = mul i21 %zext_ln91_4, i21 %sext_ln91_60

]]></Node>
<StgValue><ssdm name="mul_ln91_6"/></StgValue>
</operation>

<operation id="729" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:763 %mul_ln92_6 = mul i21 %zext_ln92_6, i21 %sext_ln92_6

]]></Node>
<StgValue><ssdm name="mul_ln92_6"/></StgValue>
</operation>

<operation id="730" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:767 %mul_ln93_6 = mul i32 %zext_ln93_6, i32 %sext_ln93_6

]]></Node>
<StgValue><ssdm name="mul_ln93_6"/></StgValue>
</operation>

<operation id="731" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:770 %mul_ln94_6 = mul i32 %zext_ln94_6, i32 %sext_ln94_6

]]></Node>
<StgValue><ssdm name="mul_ln94_6"/></StgValue>
</operation>

<operation id="732" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:773 %mul_ln95_6 = mul i32 %zext_ln95_6, i32 %sext_ln95_6

]]></Node>
<StgValue><ssdm name="mul_ln95_6"/></StgValue>
</operation>

<operation id="733" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:776 %mul_ln96_6 = mul i32 %zext_ln96_6, i32 %sext_ln96_6

]]></Node>
<StgValue><ssdm name="mul_ln96_6"/></StgValue>
</operation>

<operation id="734" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:779 %mul_ln97_6 = mul i32 %zext_ln97_6, i32 %sext_ln97_6

]]></Node>
<StgValue><ssdm name="mul_ln97_6"/></StgValue>
</operation>

<operation id="735" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:782 %mul_ln98_6 = mul i32 %zext_ln98_6, i32 %sext_ln98_6

]]></Node>
<StgValue><ssdm name="mul_ln98_6"/></StgValue>
</operation>

<operation id="736" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:871 %mul_ln91_7 = mul i21 %zext_ln91_5, i21 %sext_ln91_69

]]></Node>
<StgValue><ssdm name="mul_ln91_7"/></StgValue>
</operation>

<operation id="737" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:876 %mul_ln92_7 = mul i21 %zext_ln92_7, i21 %sext_ln92_7

]]></Node>
<StgValue><ssdm name="mul_ln92_7"/></StgValue>
</operation>

<operation id="738" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:880 %mul_ln93_7 = mul i32 %zext_ln93_7, i32 %sext_ln93_7

]]></Node>
<StgValue><ssdm name="mul_ln93_7"/></StgValue>
</operation>

<operation id="739" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:883 %mul_ln94_7 = mul i32 %zext_ln94_7, i32 %sext_ln94_7

]]></Node>
<StgValue><ssdm name="mul_ln94_7"/></StgValue>
</operation>

<operation id="740" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:886 %mul_ln95_7 = mul i32 %zext_ln95_7, i32 %sext_ln95_7

]]></Node>
<StgValue><ssdm name="mul_ln95_7"/></StgValue>
</operation>

<operation id="741" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:889 %mul_ln96_7 = mul i32 %zext_ln96_7, i32 %sext_ln96_7

]]></Node>
<StgValue><ssdm name="mul_ln96_7"/></StgValue>
</operation>

<operation id="742" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:892 %mul_ln97_7 = mul i32 %zext_ln97_7, i32 %sext_ln97_7

]]></Node>
<StgValue><ssdm name="mul_ln97_7"/></StgValue>
</operation>

<operation id="743" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:895 %mul_ln98_7 = mul i32 %zext_ln98_7, i32 %sext_ln98_7

]]></Node>
<StgValue><ssdm name="mul_ln98_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="744" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:168 %mul_ln116 = mul i32, i32 %add_ln116

]]></Node>
<StgValue><ssdm name="mul_ln116"/></StgValue>
</operation>

<operation id="745" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:169 %mul_ln117 = mul i32, i32 %mul_ln95

]]></Node>
<StgValue><ssdm name="mul_ln117"/></StgValue>
</operation>

<operation id="746" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:172 %mul_ln118 = mul i32, i32 %mul_ln96

]]></Node>
<StgValue><ssdm name="mul_ln118"/></StgValue>
</operation>

<operation id="747" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:176 %mul_ln119 = mul i32, i32 %add_ln119

]]></Node>
<StgValue><ssdm name="mul_ln119"/></StgValue>
</operation>

<operation id="748" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:177 %mul_ln120 = mul i32, i32 %mul_ln97

]]></Node>
<StgValue><ssdm name="mul_ln120"/></StgValue>
</operation>

<operation id="749" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:180 %mul_ln121 = mul i32, i32 %mul_ln98

]]></Node>
<StgValue><ssdm name="mul_ln121"/></StgValue>
</operation>

<operation id="750" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:185 %add_ln126 = add i27 %trunc_ln94, i27 %trunc_ln95

]]></Node>
<StgValue><ssdm name="add_ln126"/></StgValue>
</operation>

<operation id="751" st_id="8" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:186 %mul_ln127 = mul i27, i27 %add_ln126

]]></Node>
<StgValue><ssdm name="mul_ln127"/></StgValue>
</operation>

<operation id="752" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="21" op_2_bw="11">
<![CDATA[
.split4.0.i.i_ifconv:225 %shl_ln92_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i21.i11, i21 %mul_ln92_1, i11

]]></Node>
<StgValue><ssdm name="shl_ln92_1"/></StgValue>
</operation>

<operation id="753" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:244 %or_ln100_6 = or i32 %shl_ln92_1, i32 %mul_ln94_1

]]></Node>
<StgValue><ssdm name="or_ln100_6"/></StgValue>
</operation>

<operation id="754" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:245 %or_ln100_7 = or i32 %or_ln100_6, i32 %mul_ln93_1

]]></Node>
<StgValue><ssdm name="or_ln100_7"/></StgValue>
</operation>

<operation id="755" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:246 %or_ln100_8 = or i32 %mul_ln95_1, i32 %mul_ln96_1

]]></Node>
<StgValue><ssdm name="or_ln100_8"/></StgValue>
</operation>

<operation id="756" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:247 %or_ln100_9 = or i32 %mul_ln97_1, i32 %mul_ln98_1

]]></Node>
<StgValue><ssdm name="or_ln100_9"/></StgValue>
</operation>

<operation id="757" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:248 %or_ln100_10 = or i32 %or_ln100_9, i32 %or_ln100_8

]]></Node>
<StgValue><ssdm name="or_ln100_10"/></StgValue>
</operation>

<operation id="758" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:249 %or_ln100_11 = or i32 %or_ln100_10, i32 %or_ln100_7

]]></Node>
<StgValue><ssdm name="or_ln100_11"/></StgValue>
</operation>

<operation id="759" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:250 %icmp_ln100_1 = icmp_eq  i32 %or_ln100_11, i32

]]></Node>
<StgValue><ssdm name="icmp_ln100_1"/></StgValue>
</operation>

<operation id="760" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:253 %mul_ln116_1 = mul i32, i32 %add_ln116_1

]]></Node>
<StgValue><ssdm name="mul_ln116_1"/></StgValue>
</operation>

<operation id="761" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:254 %mul_ln117_1 = mul i32, i32 %mul_ln95_1

]]></Node>
<StgValue><ssdm name="mul_ln117_1"/></StgValue>
</operation>

<operation id="762" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:256 %mul_ln118_1 = mul i32, i32 %mul_ln96_1

]]></Node>
<StgValue><ssdm name="mul_ln118_1"/></StgValue>
</operation>

<operation id="763" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:259 %mul_ln119_1 = mul i32, i32 %add_ln119_1

]]></Node>
<StgValue><ssdm name="mul_ln119_1"/></StgValue>
</operation>

<operation id="764" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:260 %mul_ln120_1 = mul i32, i32 %mul_ln97_1

]]></Node>
<StgValue><ssdm name="mul_ln120_1"/></StgValue>
</operation>

<operation id="765" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:262 %mul_ln121_1 = mul i32, i32 %mul_ln98_1

]]></Node>
<StgValue><ssdm name="mul_ln121_1"/></StgValue>
</operation>

<operation id="766" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:267 %mul_ln126 = mul i32, i32 %add_ln126_1

]]></Node>
<StgValue><ssdm name="mul_ln126"/></StgValue>
</operation>

<operation id="767" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:268 %mul_ln127_2 = mul i32, i32 %mul_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln127_2"/></StgValue>
</operation>

<operation id="768" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:270 %mul_ln128_1 = mul i32, i32 %mul_ln94_1

]]></Node>
<StgValue><ssdm name="mul_ln128_1"/></StgValue>
</operation>

<operation id="769" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="21" op_2_bw="11">
<![CDATA[
.split4.0.i.i_ifconv:338 %shl_ln92_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i21.i11, i21 %mul_ln92_2, i11

]]></Node>
<StgValue><ssdm name="shl_ln92_2"/></StgValue>
</operation>

<operation id="770" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:357 %or_ln100_12 = or i32 %shl_ln92_2, i32 %mul_ln94_2

]]></Node>
<StgValue><ssdm name="or_ln100_12"/></StgValue>
</operation>

<operation id="771" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:358 %or_ln100_13 = or i32 %or_ln100_12, i32 %mul_ln93_2

]]></Node>
<StgValue><ssdm name="or_ln100_13"/></StgValue>
</operation>

<operation id="772" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:359 %or_ln100_14 = or i32 %mul_ln95_2, i32 %mul_ln96_2

]]></Node>
<StgValue><ssdm name="or_ln100_14"/></StgValue>
</operation>

<operation id="773" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:360 %or_ln100_15 = or i32 %mul_ln97_2, i32 %mul_ln98_2

]]></Node>
<StgValue><ssdm name="or_ln100_15"/></StgValue>
</operation>

<operation id="774" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:361 %or_ln100_16 = or i32 %or_ln100_15, i32 %or_ln100_14

]]></Node>
<StgValue><ssdm name="or_ln100_16"/></StgValue>
</operation>

<operation id="775" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:362 %or_ln100_17 = or i32 %or_ln100_16, i32 %or_ln100_13

]]></Node>
<StgValue><ssdm name="or_ln100_17"/></StgValue>
</operation>

<operation id="776" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:363 %icmp_ln100_2 = icmp_eq  i32 %or_ln100_17, i32

]]></Node>
<StgValue><ssdm name="icmp_ln100_2"/></StgValue>
</operation>

<operation id="777" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:366 %mul_ln116_2 = mul i32, i32 %add_ln116_2

]]></Node>
<StgValue><ssdm name="mul_ln116_2"/></StgValue>
</operation>

<operation id="778" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:367 %mul_ln117_2 = mul i32, i32 %mul_ln95_2

]]></Node>
<StgValue><ssdm name="mul_ln117_2"/></StgValue>
</operation>

<operation id="779" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:369 %mul_ln118_2 = mul i32, i32 %mul_ln96_2

]]></Node>
<StgValue><ssdm name="mul_ln118_2"/></StgValue>
</operation>

<operation id="780" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:372 %mul_ln119_2 = mul i32, i32 %add_ln119_2

]]></Node>
<StgValue><ssdm name="mul_ln119_2"/></StgValue>
</operation>

<operation id="781" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:373 %mul_ln120_2 = mul i32, i32 %mul_ln97_2

]]></Node>
<StgValue><ssdm name="mul_ln120_2"/></StgValue>
</operation>

<operation id="782" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:375 %mul_ln121_2 = mul i32, i32 %mul_ln98_2

]]></Node>
<StgValue><ssdm name="mul_ln121_2"/></StgValue>
</operation>

<operation id="783" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:380 %mul_ln126_1 = mul i32, i32 %add_ln126_2

]]></Node>
<StgValue><ssdm name="mul_ln126_1"/></StgValue>
</operation>

<operation id="784" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:381 %mul_ln127_3 = mul i32, i32 %mul_ln93_2

]]></Node>
<StgValue><ssdm name="mul_ln127_3"/></StgValue>
</operation>

<operation id="785" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:383 %mul_ln128_2 = mul i32, i32 %mul_ln94_2

]]></Node>
<StgValue><ssdm name="mul_ln128_2"/></StgValue>
</operation>

<operation id="786" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="21" op_2_bw="11">
<![CDATA[
.split4.0.i.i_ifconv:451 %shl_ln92_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i21.i11, i21 %mul_ln92_3, i11

]]></Node>
<StgValue><ssdm name="shl_ln92_3"/></StgValue>
</operation>

<operation id="787" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:470 %or_ln100_18 = or i32 %shl_ln92_3, i32 %mul_ln94_3

]]></Node>
<StgValue><ssdm name="or_ln100_18"/></StgValue>
</operation>

<operation id="788" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:471 %or_ln100_19 = or i32 %or_ln100_18, i32 %mul_ln93_3

]]></Node>
<StgValue><ssdm name="or_ln100_19"/></StgValue>
</operation>

<operation id="789" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:472 %or_ln100_20 = or i32 %mul_ln95_3, i32 %mul_ln96_3

]]></Node>
<StgValue><ssdm name="or_ln100_20"/></StgValue>
</operation>

<operation id="790" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:473 %or_ln100_21 = or i32 %mul_ln97_3, i32 %mul_ln98_3

]]></Node>
<StgValue><ssdm name="or_ln100_21"/></StgValue>
</operation>

<operation id="791" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:474 %or_ln100_22 = or i32 %or_ln100_21, i32 %or_ln100_20

]]></Node>
<StgValue><ssdm name="or_ln100_22"/></StgValue>
</operation>

<operation id="792" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:475 %or_ln100_23 = or i32 %or_ln100_22, i32 %or_ln100_19

]]></Node>
<StgValue><ssdm name="or_ln100_23"/></StgValue>
</operation>

<operation id="793" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:476 %icmp_ln100_3 = icmp_eq  i32 %or_ln100_23, i32

]]></Node>
<StgValue><ssdm name="icmp_ln100_3"/></StgValue>
</operation>

<operation id="794" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:479 %mul_ln116_3 = mul i32, i32 %add_ln116_3

]]></Node>
<StgValue><ssdm name="mul_ln116_3"/></StgValue>
</operation>

<operation id="795" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:480 %mul_ln117_3 = mul i32, i32 %mul_ln95_3

]]></Node>
<StgValue><ssdm name="mul_ln117_3"/></StgValue>
</operation>

<operation id="796" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:482 %mul_ln118_3 = mul i32, i32 %mul_ln96_3

]]></Node>
<StgValue><ssdm name="mul_ln118_3"/></StgValue>
</operation>

<operation id="797" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:485 %mul_ln119_3 = mul i32, i32 %add_ln119_3

]]></Node>
<StgValue><ssdm name="mul_ln119_3"/></StgValue>
</operation>

<operation id="798" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:486 %mul_ln120_3 = mul i32, i32 %mul_ln97_3

]]></Node>
<StgValue><ssdm name="mul_ln120_3"/></StgValue>
</operation>

<operation id="799" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:488 %mul_ln121_3 = mul i32, i32 %mul_ln98_3

]]></Node>
<StgValue><ssdm name="mul_ln121_3"/></StgValue>
</operation>

<operation id="800" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:493 %mul_ln126_2 = mul i32, i32 %add_ln126_3

]]></Node>
<StgValue><ssdm name="mul_ln126_2"/></StgValue>
</operation>

<operation id="801" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:494 %mul_ln127_4 = mul i32, i32 %mul_ln93_3

]]></Node>
<StgValue><ssdm name="mul_ln127_4"/></StgValue>
</operation>

<operation id="802" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:496 %mul_ln128_3 = mul i32, i32 %mul_ln94_3

]]></Node>
<StgValue><ssdm name="mul_ln128_3"/></StgValue>
</operation>

<operation id="803" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:556 %mul_ln91_4 = mul i16 %iiq_32_load, i16 %trunc_ln708

]]></Node>
<StgValue><ssdm name="mul_ln91_4"/></StgValue>
</operation>

<operation id="804" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:561 %mul_ln92_4 = mul i21 %zext_ln92_4, i21 %sext_ln92_4

]]></Node>
<StgValue><ssdm name="mul_ln92_4"/></StgValue>
</operation>

<operation id="805" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="21" op_2_bw="11">
<![CDATA[
.split4.0.i.i_ifconv:562 %shl_ln92_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i21.i11, i21 %mul_ln92_4, i11

]]></Node>
<StgValue><ssdm name="shl_ln92_4"/></StgValue>
</operation>

<operation id="806" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="16" op_0_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:563 %trunc_ln93_2 = trunc i21 %mul_ln92_4

]]></Node>
<StgValue><ssdm name="trunc_ln93_2"/></StgValue>
</operation>

<operation id="807" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:567 %mul_ln93_4 = mul i32 %zext_ln93_4, i32 %sext_ln93_4

]]></Node>
<StgValue><ssdm name="mul_ln93_4"/></StgValue>
</operation>

<operation id="808" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="27" op_0_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:568 %trunc_ln94_1 = trunc i32 %mul_ln93_4

]]></Node>
<StgValue><ssdm name="trunc_ln94_1"/></StgValue>
</operation>

<operation id="809" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:571 %mul_ln94_4 = mul i32 %zext_ln94_4, i32 %sext_ln94_4

]]></Node>
<StgValue><ssdm name="mul_ln94_4"/></StgValue>
</operation>

<operation id="810" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="27" op_0_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:572 %trunc_ln95_1 = trunc i32 %mul_ln94_4

]]></Node>
<StgValue><ssdm name="trunc_ln95_1"/></StgValue>
</operation>

<operation id="811" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:575 %mul_ln95_4 = mul i32 %zext_ln95_4, i32 %sext_ln95_4

]]></Node>
<StgValue><ssdm name="mul_ln95_4"/></StgValue>
</operation>

<operation id="812" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:578 %mul_ln96_4 = mul i32 %zext_ln96_4, i32 %sext_ln96_4

]]></Node>
<StgValue><ssdm name="mul_ln96_4"/></StgValue>
</operation>

<operation id="813" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:581 %mul_ln97_4 = mul i32 %zext_ln97_4, i32 %sext_ln97_4

]]></Node>
<StgValue><ssdm name="mul_ln97_4"/></StgValue>
</operation>

<operation id="814" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:584 %mul_ln98_4 = mul i32 %zext_ln98_4, i32 %sext_ln98_4

]]></Node>
<StgValue><ssdm name="mul_ln98_4"/></StgValue>
</operation>

<operation id="815" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:585 %or_ln100_24 = or i32 %shl_ln92_4, i32 %mul_ln94_4

]]></Node>
<StgValue><ssdm name="or_ln100_24"/></StgValue>
</operation>

<operation id="816" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:586 %or_ln100_25 = or i32 %or_ln100_24, i32 %mul_ln93_4

]]></Node>
<StgValue><ssdm name="or_ln100_25"/></StgValue>
</operation>

<operation id="817" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:587 %or_ln100_26 = or i32 %mul_ln95_4, i32 %mul_ln96_4

]]></Node>
<StgValue><ssdm name="or_ln100_26"/></StgValue>
</operation>

<operation id="818" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:588 %or_ln100_27 = or i32 %mul_ln97_4, i32 %mul_ln98_4

]]></Node>
<StgValue><ssdm name="or_ln100_27"/></StgValue>
</operation>

<operation id="819" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:589 %or_ln100_28 = or i32 %or_ln100_27, i32 %or_ln100_26

]]></Node>
<StgValue><ssdm name="or_ln100_28"/></StgValue>
</operation>

<operation id="820" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:590 %or_ln100_29 = or i32 %or_ln100_28, i32 %or_ln100_25

]]></Node>
<StgValue><ssdm name="or_ln100_29"/></StgValue>
</operation>

<operation id="821" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:591 %icmp_ln100_4 = icmp_eq  i32 %or_ln100_29, i32

]]></Node>
<StgValue><ssdm name="icmp_ln100_4"/></StgValue>
</operation>

<operation id="822" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:593 %add_ln116_4 = add i32 %mul_ln95_4, i32 %mul_ln96_4

]]></Node>
<StgValue><ssdm name="add_ln116_4"/></StgValue>
</operation>

<operation id="823" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:601 %add_ln119_4 = add i32 %mul_ln97_4, i32 %mul_ln98_4

]]></Node>
<StgValue><ssdm name="add_ln119_4"/></StgValue>
</operation>

<operation id="824" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:645 %mul_ln91_5 = mul i21 %zext_ln91_3, i21 %sext_ln91_43

]]></Node>
<StgValue><ssdm name="mul_ln91_5"/></StgValue>
</operation>

<operation id="825" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:650 %mul_ln92_5 = mul i21 %zext_ln92_5, i21 %sext_ln92_5

]]></Node>
<StgValue><ssdm name="mul_ln92_5"/></StgValue>
</operation>

<operation id="826" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:654 %mul_ln93_5 = mul i32 %zext_ln93_5, i32 %sext_ln93_5

]]></Node>
<StgValue><ssdm name="mul_ln93_5"/></StgValue>
</operation>

<operation id="827" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:657 %mul_ln94_5 = mul i32 %zext_ln94_5, i32 %sext_ln94_5

]]></Node>
<StgValue><ssdm name="mul_ln94_5"/></StgValue>
</operation>

<operation id="828" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:660 %mul_ln95_5 = mul i32 %zext_ln95_5, i32 %sext_ln95_5

]]></Node>
<StgValue><ssdm name="mul_ln95_5"/></StgValue>
</operation>

<operation id="829" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:663 %mul_ln96_5 = mul i32 %zext_ln96_5, i32 %sext_ln96_5

]]></Node>
<StgValue><ssdm name="mul_ln96_5"/></StgValue>
</operation>

<operation id="830" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:666 %mul_ln97_5 = mul i32 %zext_ln97_5, i32 %sext_ln97_5

]]></Node>
<StgValue><ssdm name="mul_ln97_5"/></StgValue>
</operation>

<operation id="831" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:669 %mul_ln98_5 = mul i32 %zext_ln98_5, i32 %sext_ln98_5

]]></Node>
<StgValue><ssdm name="mul_ln98_5"/></StgValue>
</operation>

<operation id="832" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:678 %add_ln116_5 = add i32 %mul_ln95_5, i32 %mul_ln96_5

]]></Node>
<StgValue><ssdm name="add_ln116_5"/></StgValue>
</operation>

<operation id="833" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:684 %add_ln119_5 = add i32 %mul_ln97_5, i32 %mul_ln98_5

]]></Node>
<StgValue><ssdm name="add_ln119_5"/></StgValue>
</operation>

<operation id="834" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:692 %add_ln126_5 = add i32 %mul_ln93_5, i32 %mul_ln94_5

]]></Node>
<StgValue><ssdm name="add_ln126_5"/></StgValue>
</operation>

<operation id="835" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:758 %mul_ln91_6 = mul i21 %zext_ln91_4, i21 %sext_ln91_60

]]></Node>
<StgValue><ssdm name="mul_ln91_6"/></StgValue>
</operation>

<operation id="836" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:763 %mul_ln92_6 = mul i21 %zext_ln92_6, i21 %sext_ln92_6

]]></Node>
<StgValue><ssdm name="mul_ln92_6"/></StgValue>
</operation>

<operation id="837" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:767 %mul_ln93_6 = mul i32 %zext_ln93_6, i32 %sext_ln93_6

]]></Node>
<StgValue><ssdm name="mul_ln93_6"/></StgValue>
</operation>

<operation id="838" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:770 %mul_ln94_6 = mul i32 %zext_ln94_6, i32 %sext_ln94_6

]]></Node>
<StgValue><ssdm name="mul_ln94_6"/></StgValue>
</operation>

<operation id="839" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:773 %mul_ln95_6 = mul i32 %zext_ln95_6, i32 %sext_ln95_6

]]></Node>
<StgValue><ssdm name="mul_ln95_6"/></StgValue>
</operation>

<operation id="840" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:776 %mul_ln96_6 = mul i32 %zext_ln96_6, i32 %sext_ln96_6

]]></Node>
<StgValue><ssdm name="mul_ln96_6"/></StgValue>
</operation>

<operation id="841" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:779 %mul_ln97_6 = mul i32 %zext_ln97_6, i32 %sext_ln97_6

]]></Node>
<StgValue><ssdm name="mul_ln97_6"/></StgValue>
</operation>

<operation id="842" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:782 %mul_ln98_6 = mul i32 %zext_ln98_6, i32 %sext_ln98_6

]]></Node>
<StgValue><ssdm name="mul_ln98_6"/></StgValue>
</operation>

<operation id="843" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:791 %add_ln116_6 = add i32 %mul_ln95_6, i32 %mul_ln96_6

]]></Node>
<StgValue><ssdm name="add_ln116_6"/></StgValue>
</operation>

<operation id="844" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:797 %add_ln119_6 = add i32 %mul_ln97_6, i32 %mul_ln98_6

]]></Node>
<StgValue><ssdm name="add_ln119_6"/></StgValue>
</operation>

<operation id="845" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:805 %add_ln126_6 = add i32 %mul_ln93_6, i32 %mul_ln94_6

]]></Node>
<StgValue><ssdm name="add_ln126_6"/></StgValue>
</operation>

<operation id="846" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:871 %mul_ln91_7 = mul i21 %zext_ln91_5, i21 %sext_ln91_69

]]></Node>
<StgValue><ssdm name="mul_ln91_7"/></StgValue>
</operation>

<operation id="847" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4.0.i.i_ifconv:876 %mul_ln92_7 = mul i21 %zext_ln92_7, i21 %sext_ln92_7

]]></Node>
<StgValue><ssdm name="mul_ln92_7"/></StgValue>
</operation>

<operation id="848" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:880 %mul_ln93_7 = mul i32 %zext_ln93_7, i32 %sext_ln93_7

]]></Node>
<StgValue><ssdm name="mul_ln93_7"/></StgValue>
</operation>

<operation id="849" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:883 %mul_ln94_7 = mul i32 %zext_ln94_7, i32 %sext_ln94_7

]]></Node>
<StgValue><ssdm name="mul_ln94_7"/></StgValue>
</operation>

<operation id="850" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:886 %mul_ln95_7 = mul i32 %zext_ln95_7, i32 %sext_ln95_7

]]></Node>
<StgValue><ssdm name="mul_ln95_7"/></StgValue>
</operation>

<operation id="851" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:889 %mul_ln96_7 = mul i32 %zext_ln96_7, i32 %sext_ln96_7

]]></Node>
<StgValue><ssdm name="mul_ln96_7"/></StgValue>
</operation>

<operation id="852" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:892 %mul_ln97_7 = mul i32 %zext_ln97_7, i32 %sext_ln97_7

]]></Node>
<StgValue><ssdm name="mul_ln97_7"/></StgValue>
</operation>

<operation id="853" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:895 %mul_ln98_7 = mul i32 %zext_ln98_7, i32 %sext_ln98_7

]]></Node>
<StgValue><ssdm name="mul_ln98_7"/></StgValue>
</operation>

<operation id="854" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:904 %add_ln116_7 = add i32 %mul_ln95_7, i32 %mul_ln96_7

]]></Node>
<StgValue><ssdm name="add_ln116_7"/></StgValue>
</operation>

<operation id="855" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:910 %add_ln119_7 = add i32 %mul_ln97_7, i32 %mul_ln98_7

]]></Node>
<StgValue><ssdm name="add_ln119_7"/></StgValue>
</operation>

<operation id="856" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:918 %add_ln126_7 = add i32 %mul_ln93_7, i32 %mul_ln94_7

]]></Node>
<StgValue><ssdm name="add_ln126_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="857" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:168 %mul_ln116 = mul i32, i32 %add_ln116

]]></Node>
<StgValue><ssdm name="mul_ln116"/></StgValue>
</operation>

<operation id="858" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:169 %mul_ln117 = mul i32, i32 %mul_ln95

]]></Node>
<StgValue><ssdm name="mul_ln117"/></StgValue>
</operation>

<operation id="859" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:172 %mul_ln118 = mul i32, i32 %mul_ln96

]]></Node>
<StgValue><ssdm name="mul_ln118"/></StgValue>
</operation>

<operation id="860" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:176 %mul_ln119 = mul i32, i32 %add_ln119

]]></Node>
<StgValue><ssdm name="mul_ln119"/></StgValue>
</operation>

<operation id="861" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:177 %mul_ln120 = mul i32, i32 %mul_ln97

]]></Node>
<StgValue><ssdm name="mul_ln120"/></StgValue>
</operation>

<operation id="862" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:180 %mul_ln121 = mul i32, i32 %mul_ln98

]]></Node>
<StgValue><ssdm name="mul_ln121"/></StgValue>
</operation>

<operation id="863" st_id="9" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:186 %mul_ln127 = mul i27, i27 %add_ln126

]]></Node>
<StgValue><ssdm name="mul_ln127"/></StgValue>
</operation>

<operation id="864" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:187 %mul_ln127_1 = mul i27, i27 %trunc_ln94

]]></Node>
<StgValue><ssdm name="mul_ln127_1"/></StgValue>
</operation>

<operation id="865" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:189 %mul_ln128 = mul i27, i27 %trunc_ln95

]]></Node>
<StgValue><ssdm name="mul_ln128"/></StgValue>
</operation>

<operation id="866" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:253 %mul_ln116_1 = mul i32, i32 %add_ln116_1

]]></Node>
<StgValue><ssdm name="mul_ln116_1"/></StgValue>
</operation>

<operation id="867" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:254 %mul_ln117_1 = mul i32, i32 %mul_ln95_1

]]></Node>
<StgValue><ssdm name="mul_ln117_1"/></StgValue>
</operation>

<operation id="868" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:256 %mul_ln118_1 = mul i32, i32 %mul_ln96_1

]]></Node>
<StgValue><ssdm name="mul_ln118_1"/></StgValue>
</operation>

<operation id="869" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:259 %mul_ln119_1 = mul i32, i32 %add_ln119_1

]]></Node>
<StgValue><ssdm name="mul_ln119_1"/></StgValue>
</operation>

<operation id="870" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:260 %mul_ln120_1 = mul i32, i32 %mul_ln97_1

]]></Node>
<StgValue><ssdm name="mul_ln120_1"/></StgValue>
</operation>

<operation id="871" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:262 %mul_ln121_1 = mul i32, i32 %mul_ln98_1

]]></Node>
<StgValue><ssdm name="mul_ln121_1"/></StgValue>
</operation>

<operation id="872" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:267 %mul_ln126 = mul i32, i32 %add_ln126_1

]]></Node>
<StgValue><ssdm name="mul_ln126"/></StgValue>
</operation>

<operation id="873" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:268 %mul_ln127_2 = mul i32, i32 %mul_ln93_1

]]></Node>
<StgValue><ssdm name="mul_ln127_2"/></StgValue>
</operation>

<operation id="874" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:270 %mul_ln128_1 = mul i32, i32 %mul_ln94_1

]]></Node>
<StgValue><ssdm name="mul_ln128_1"/></StgValue>
</operation>

<operation id="875" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:366 %mul_ln116_2 = mul i32, i32 %add_ln116_2

]]></Node>
<StgValue><ssdm name="mul_ln116_2"/></StgValue>
</operation>

<operation id="876" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:367 %mul_ln117_2 = mul i32, i32 %mul_ln95_2

]]></Node>
<StgValue><ssdm name="mul_ln117_2"/></StgValue>
</operation>

<operation id="877" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:369 %mul_ln118_2 = mul i32, i32 %mul_ln96_2

]]></Node>
<StgValue><ssdm name="mul_ln118_2"/></StgValue>
</operation>

<operation id="878" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:372 %mul_ln119_2 = mul i32, i32 %add_ln119_2

]]></Node>
<StgValue><ssdm name="mul_ln119_2"/></StgValue>
</operation>

<operation id="879" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:373 %mul_ln120_2 = mul i32, i32 %mul_ln97_2

]]></Node>
<StgValue><ssdm name="mul_ln120_2"/></StgValue>
</operation>

<operation id="880" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:375 %mul_ln121_2 = mul i32, i32 %mul_ln98_2

]]></Node>
<StgValue><ssdm name="mul_ln121_2"/></StgValue>
</operation>

<operation id="881" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:380 %mul_ln126_1 = mul i32, i32 %add_ln126_2

]]></Node>
<StgValue><ssdm name="mul_ln126_1"/></StgValue>
</operation>

<operation id="882" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:381 %mul_ln127_3 = mul i32, i32 %mul_ln93_2

]]></Node>
<StgValue><ssdm name="mul_ln127_3"/></StgValue>
</operation>

<operation id="883" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:383 %mul_ln128_2 = mul i32, i32 %mul_ln94_2

]]></Node>
<StgValue><ssdm name="mul_ln128_2"/></StgValue>
</operation>

<operation id="884" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:479 %mul_ln116_3 = mul i32, i32 %add_ln116_3

]]></Node>
<StgValue><ssdm name="mul_ln116_3"/></StgValue>
</operation>

<operation id="885" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:480 %mul_ln117_3 = mul i32, i32 %mul_ln95_3

]]></Node>
<StgValue><ssdm name="mul_ln117_3"/></StgValue>
</operation>

<operation id="886" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:482 %mul_ln118_3 = mul i32, i32 %mul_ln96_3

]]></Node>
<StgValue><ssdm name="mul_ln118_3"/></StgValue>
</operation>

<operation id="887" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:485 %mul_ln119_3 = mul i32, i32 %add_ln119_3

]]></Node>
<StgValue><ssdm name="mul_ln119_3"/></StgValue>
</operation>

<operation id="888" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:486 %mul_ln120_3 = mul i32, i32 %mul_ln97_3

]]></Node>
<StgValue><ssdm name="mul_ln120_3"/></StgValue>
</operation>

<operation id="889" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:488 %mul_ln121_3 = mul i32, i32 %mul_ln98_3

]]></Node>
<StgValue><ssdm name="mul_ln121_3"/></StgValue>
</operation>

<operation id="890" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:493 %mul_ln126_2 = mul i32, i32 %add_ln126_3

]]></Node>
<StgValue><ssdm name="mul_ln126_2"/></StgValue>
</operation>

<operation id="891" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:494 %mul_ln127_4 = mul i32, i32 %mul_ln93_3

]]></Node>
<StgValue><ssdm name="mul_ln127_4"/></StgValue>
</operation>

<operation id="892" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:496 %mul_ln128_3 = mul i32, i32 %mul_ln94_3

]]></Node>
<StgValue><ssdm name="mul_ln128_3"/></StgValue>
</operation>

<operation id="893" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:594 %mul_ln116_4 = mul i32, i32 %add_ln116_4

]]></Node>
<StgValue><ssdm name="mul_ln116_4"/></StgValue>
</operation>

<operation id="894" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:595 %mul_ln117_4 = mul i32, i32 %mul_ln95_4

]]></Node>
<StgValue><ssdm name="mul_ln117_4"/></StgValue>
</operation>

<operation id="895" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:598 %mul_ln118_4 = mul i32, i32 %mul_ln96_4

]]></Node>
<StgValue><ssdm name="mul_ln118_4"/></StgValue>
</operation>

<operation id="896" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:602 %mul_ln119_4 = mul i32, i32 %add_ln119_4

]]></Node>
<StgValue><ssdm name="mul_ln119_4"/></StgValue>
</operation>

<operation id="897" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:603 %mul_ln120_4 = mul i32, i32 %mul_ln97_4

]]></Node>
<StgValue><ssdm name="mul_ln120_4"/></StgValue>
</operation>

<operation id="898" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:606 %mul_ln121_4 = mul i32, i32 %mul_ln98_4

]]></Node>
<StgValue><ssdm name="mul_ln121_4"/></StgValue>
</operation>

<operation id="899" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:611 %add_ln126_4 = add i27 %trunc_ln94_1, i27 %trunc_ln95_1

]]></Node>
<StgValue><ssdm name="add_ln126_4"/></StgValue>
</operation>

<operation id="900" st_id="9" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:612 %mul_ln127_5 = mul i27, i27 %add_ln126_4

]]></Node>
<StgValue><ssdm name="mul_ln127_5"/></StgValue>
</operation>

<operation id="901" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="21" op_2_bw="11">
<![CDATA[
.split4.0.i.i_ifconv:651 %shl_ln92_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i21.i11, i21 %mul_ln92_5, i11

]]></Node>
<StgValue><ssdm name="shl_ln92_5"/></StgValue>
</operation>

<operation id="902" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:670 %or_ln100_30 = or i32 %shl_ln92_5, i32 %mul_ln94_5

]]></Node>
<StgValue><ssdm name="or_ln100_30"/></StgValue>
</operation>

<operation id="903" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:671 %or_ln100_31 = or i32 %or_ln100_30, i32 %mul_ln93_5

]]></Node>
<StgValue><ssdm name="or_ln100_31"/></StgValue>
</operation>

<operation id="904" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:672 %or_ln100_32 = or i32 %mul_ln95_5, i32 %mul_ln96_5

]]></Node>
<StgValue><ssdm name="or_ln100_32"/></StgValue>
</operation>

<operation id="905" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:673 %or_ln100_33 = or i32 %mul_ln97_5, i32 %mul_ln98_5

]]></Node>
<StgValue><ssdm name="or_ln100_33"/></StgValue>
</operation>

<operation id="906" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:674 %or_ln100_34 = or i32 %or_ln100_33, i32 %or_ln100_32

]]></Node>
<StgValue><ssdm name="or_ln100_34"/></StgValue>
</operation>

<operation id="907" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:675 %or_ln100_35 = or i32 %or_ln100_34, i32 %or_ln100_31

]]></Node>
<StgValue><ssdm name="or_ln100_35"/></StgValue>
</operation>

<operation id="908" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:676 %icmp_ln100_5 = icmp_eq  i32 %or_ln100_35, i32

]]></Node>
<StgValue><ssdm name="icmp_ln100_5"/></StgValue>
</operation>

<operation id="909" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:679 %mul_ln116_5 = mul i32, i32 %add_ln116_5

]]></Node>
<StgValue><ssdm name="mul_ln116_5"/></StgValue>
</operation>

<operation id="910" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:680 %mul_ln117_5 = mul i32, i32 %mul_ln95_5

]]></Node>
<StgValue><ssdm name="mul_ln117_5"/></StgValue>
</operation>

<operation id="911" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:682 %mul_ln118_5 = mul i32, i32 %mul_ln96_5

]]></Node>
<StgValue><ssdm name="mul_ln118_5"/></StgValue>
</operation>

<operation id="912" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:685 %mul_ln119_5 = mul i32, i32 %add_ln119_5

]]></Node>
<StgValue><ssdm name="mul_ln119_5"/></StgValue>
</operation>

<operation id="913" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:686 %mul_ln120_5 = mul i32, i32 %mul_ln97_5

]]></Node>
<StgValue><ssdm name="mul_ln120_5"/></StgValue>
</operation>

<operation id="914" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:688 %mul_ln121_5 = mul i32, i32 %mul_ln98_5

]]></Node>
<StgValue><ssdm name="mul_ln121_5"/></StgValue>
</operation>

<operation id="915" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:693 %mul_ln126_3 = mul i32, i32 %add_ln126_5

]]></Node>
<StgValue><ssdm name="mul_ln126_3"/></StgValue>
</operation>

<operation id="916" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:694 %mul_ln127_7 = mul i32, i32 %mul_ln93_5

]]></Node>
<StgValue><ssdm name="mul_ln127_7"/></StgValue>
</operation>

<operation id="917" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:696 %mul_ln128_5 = mul i32, i32 %mul_ln94_5

]]></Node>
<StgValue><ssdm name="mul_ln128_5"/></StgValue>
</operation>

<operation id="918" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="32" op_1_bw="21" op_2_bw="11">
<![CDATA[
.split4.0.i.i_ifconv:764 %shl_ln92_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i21.i11, i21 %mul_ln92_6, i11

]]></Node>
<StgValue><ssdm name="shl_ln92_6"/></StgValue>
</operation>

<operation id="919" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:783 %or_ln100_36 = or i32 %shl_ln92_6, i32 %mul_ln94_6

]]></Node>
<StgValue><ssdm name="or_ln100_36"/></StgValue>
</operation>

<operation id="920" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:784 %or_ln100_37 = or i32 %or_ln100_36, i32 %mul_ln93_6

]]></Node>
<StgValue><ssdm name="or_ln100_37"/></StgValue>
</operation>

<operation id="921" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:785 %or_ln100_38 = or i32 %mul_ln95_6, i32 %mul_ln96_6

]]></Node>
<StgValue><ssdm name="or_ln100_38"/></StgValue>
</operation>

<operation id="922" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:786 %or_ln100_39 = or i32 %mul_ln97_6, i32 %mul_ln98_6

]]></Node>
<StgValue><ssdm name="or_ln100_39"/></StgValue>
</operation>

<operation id="923" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:787 %or_ln100_40 = or i32 %or_ln100_39, i32 %or_ln100_38

]]></Node>
<StgValue><ssdm name="or_ln100_40"/></StgValue>
</operation>

<operation id="924" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:788 %or_ln100_41 = or i32 %or_ln100_40, i32 %or_ln100_37

]]></Node>
<StgValue><ssdm name="or_ln100_41"/></StgValue>
</operation>

<operation id="925" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:789 %icmp_ln100_6 = icmp_eq  i32 %or_ln100_41, i32

]]></Node>
<StgValue><ssdm name="icmp_ln100_6"/></StgValue>
</operation>

<operation id="926" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:792 %mul_ln116_6 = mul i32, i32 %add_ln116_6

]]></Node>
<StgValue><ssdm name="mul_ln116_6"/></StgValue>
</operation>

<operation id="927" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:793 %mul_ln117_6 = mul i32, i32 %mul_ln95_6

]]></Node>
<StgValue><ssdm name="mul_ln117_6"/></StgValue>
</operation>

<operation id="928" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:795 %mul_ln118_6 = mul i32, i32 %mul_ln96_6

]]></Node>
<StgValue><ssdm name="mul_ln118_6"/></StgValue>
</operation>

<operation id="929" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:798 %mul_ln119_6 = mul i32, i32 %add_ln119_6

]]></Node>
<StgValue><ssdm name="mul_ln119_6"/></StgValue>
</operation>

<operation id="930" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:799 %mul_ln120_6 = mul i32, i32 %mul_ln97_6

]]></Node>
<StgValue><ssdm name="mul_ln120_6"/></StgValue>
</operation>

<operation id="931" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:801 %mul_ln121_6 = mul i32, i32 %mul_ln98_6

]]></Node>
<StgValue><ssdm name="mul_ln121_6"/></StgValue>
</operation>

<operation id="932" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:806 %mul_ln126_4 = mul i32, i32 %add_ln126_6

]]></Node>
<StgValue><ssdm name="mul_ln126_4"/></StgValue>
</operation>

<operation id="933" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:807 %mul_ln127_8 = mul i32, i32 %mul_ln93_6

]]></Node>
<StgValue><ssdm name="mul_ln127_8"/></StgValue>
</operation>

<operation id="934" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:809 %mul_ln128_6 = mul i32, i32 %mul_ln94_6

]]></Node>
<StgValue><ssdm name="mul_ln128_6"/></StgValue>
</operation>

<operation id="935" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="32" op_1_bw="21" op_2_bw="11">
<![CDATA[
.split4.0.i.i_ifconv:877 %shl_ln92_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i21.i11, i21 %mul_ln92_7, i11

]]></Node>
<StgValue><ssdm name="shl_ln92_7"/></StgValue>
</operation>

<operation id="936" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:896 %or_ln100_42 = or i32 %shl_ln92_7, i32 %mul_ln94_7

]]></Node>
<StgValue><ssdm name="or_ln100_42"/></StgValue>
</operation>

<operation id="937" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:897 %or_ln100_43 = or i32 %or_ln100_42, i32 %mul_ln93_7

]]></Node>
<StgValue><ssdm name="or_ln100_43"/></StgValue>
</operation>

<operation id="938" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:898 %or_ln100_44 = or i32 %mul_ln95_7, i32 %mul_ln96_7

]]></Node>
<StgValue><ssdm name="or_ln100_44"/></StgValue>
</operation>

<operation id="939" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:899 %or_ln100_45 = or i32 %mul_ln97_7, i32 %mul_ln98_7

]]></Node>
<StgValue><ssdm name="or_ln100_45"/></StgValue>
</operation>

<operation id="940" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:900 %or_ln100_46 = or i32 %or_ln100_45, i32 %or_ln100_44

]]></Node>
<StgValue><ssdm name="or_ln100_46"/></StgValue>
</operation>

<operation id="941" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:901 %or_ln100_47 = or i32 %or_ln100_46, i32 %or_ln100_43

]]></Node>
<StgValue><ssdm name="or_ln100_47"/></StgValue>
</operation>

<operation id="942" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:902 %icmp_ln100_7 = icmp_eq  i32 %or_ln100_47, i32

]]></Node>
<StgValue><ssdm name="icmp_ln100_7"/></StgValue>
</operation>

<operation id="943" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:905 %mul_ln116_7 = mul i32, i32 %add_ln116_7

]]></Node>
<StgValue><ssdm name="mul_ln116_7"/></StgValue>
</operation>

<operation id="944" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:906 %mul_ln117_7 = mul i32, i32 %mul_ln95_7

]]></Node>
<StgValue><ssdm name="mul_ln117_7"/></StgValue>
</operation>

<operation id="945" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:908 %mul_ln118_7 = mul i32, i32 %mul_ln96_7

]]></Node>
<StgValue><ssdm name="mul_ln118_7"/></StgValue>
</operation>

<operation id="946" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:911 %mul_ln119_7 = mul i32, i32 %add_ln119_7

]]></Node>
<StgValue><ssdm name="mul_ln119_7"/></StgValue>
</operation>

<operation id="947" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:912 %mul_ln120_7 = mul i32, i32 %mul_ln97_7

]]></Node>
<StgValue><ssdm name="mul_ln120_7"/></StgValue>
</operation>

<operation id="948" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:914 %mul_ln121_7 = mul i32, i32 %mul_ln98_7

]]></Node>
<StgValue><ssdm name="mul_ln121_7"/></StgValue>
</operation>

<operation id="949" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:919 %mul_ln126_5 = mul i32, i32 %add_ln126_7

]]></Node>
<StgValue><ssdm name="mul_ln126_5"/></StgValue>
</operation>

<operation id="950" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:920 %mul_ln127_9 = mul i32, i32 %mul_ln93_7

]]></Node>
<StgValue><ssdm name="mul_ln127_9"/></StgValue>
</operation>

<operation id="951" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:922 %mul_ln128_7 = mul i32, i32 %mul_ln94_7

]]></Node>
<StgValue><ssdm name="mul_ln128_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="952" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:170 %add_ln117 = add i32 %mul_ln117, i32 %mul_ln116

]]></Node>
<StgValue><ssdm name="add_ln117"/></StgValue>
</operation>

<operation id="953" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="27" op_0_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:171 %trunc_ln118 = trunc i32 %add_ln117

]]></Node>
<StgValue><ssdm name="trunc_ln118"/></StgValue>
</operation>

<operation id="954" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:173 %add_ln118 = add i32 %mul_ln118, i32 %mul_ln116

]]></Node>
<StgValue><ssdm name="add_ln118"/></StgValue>
</operation>

<operation id="955" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="27" op_0_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:174 %trunc_ln119 = trunc i32 %add_ln118

]]></Node>
<StgValue><ssdm name="trunc_ln119"/></StgValue>
</operation>

<operation id="956" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:178 %add_ln120 = add i32 %mul_ln120, i32 %mul_ln119

]]></Node>
<StgValue><ssdm name="add_ln120"/></StgValue>
</operation>

<operation id="957" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="27" op_0_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:179 %trunc_ln121 = trunc i32 %add_ln120

]]></Node>
<StgValue><ssdm name="trunc_ln121"/></StgValue>
</operation>

<operation id="958" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:181 %add_ln121 = add i32 %mul_ln121, i32 %mul_ln119

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="959" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="27" op_0_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:182 %trunc_ln124 = trunc i32 %add_ln121

]]></Node>
<StgValue><ssdm name="trunc_ln124"/></StgValue>
</operation>

<operation id="960" st_id="10" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:186 %mul_ln127 = mul i27, i27 %add_ln126

]]></Node>
<StgValue><ssdm name="mul_ln127"/></StgValue>
</operation>

<operation id="961" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:187 %mul_ln127_1 = mul i27, i27 %trunc_ln94

]]></Node>
<StgValue><ssdm name="mul_ln127_1"/></StgValue>
</operation>

<operation id="962" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:189 %mul_ln128 = mul i27, i27 %trunc_ln95

]]></Node>
<StgValue><ssdm name="mul_ln128"/></StgValue>
</operation>

<operation id="963" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:191 %add_ln129 = add i27 %trunc_ln118, i27 %trunc_ln121

]]></Node>
<StgValue><ssdm name="add_ln129"/></StgValue>
</operation>

<operation id="964" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:192 %sub_ln130 = sub i32 %add_ln117, i32 %add_ln120

]]></Node>
<StgValue><ssdm name="sub_ln130"/></StgValue>
</operation>

<operation id="965" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:193 %add_ln131 = add i27 %trunc_ln119, i27 %trunc_ln124

]]></Node>
<StgValue><ssdm name="add_ln131"/></StgValue>
</operation>

<operation id="966" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:194 %sub_ln132 = sub i32 %add_ln118, i32 %add_ln121

]]></Node>
<StgValue><ssdm name="sub_ln132"/></StgValue>
</operation>

<operation id="967" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:199 %add_ln139 = add i32 %sub_ln132, i32 %sub_ln130

]]></Node>
<StgValue><ssdm name="add_ln139"/></StgValue>
</operation>

<operation id="968" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:204 %sub_ln140 = sub i32 %sub_ln130, i32 %sub_ln132

]]></Node>
<StgValue><ssdm name="sub_ln140"/></StgValue>
</operation>

<operation id="969" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:255 %add_ln117_1 = add i32 %mul_ln117_1, i32 %mul_ln116_1

]]></Node>
<StgValue><ssdm name="add_ln117_1"/></StgValue>
</operation>

<operation id="970" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:257 %add_ln118_1 = add i32 %mul_ln118_1, i32 %mul_ln116_1

]]></Node>
<StgValue><ssdm name="add_ln118_1"/></StgValue>
</operation>

<operation id="971" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:261 %add_ln120_1 = add i32 %mul_ln120_1, i32 %mul_ln119_1

]]></Node>
<StgValue><ssdm name="add_ln120_1"/></StgValue>
</operation>

<operation id="972" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:263 %add_ln121_1 = add i32 %mul_ln121_1, i32 %mul_ln119_1

]]></Node>
<StgValue><ssdm name="add_ln121_1"/></StgValue>
</operation>

<operation id="973" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:269 %add_ln127_1 = add i32 %mul_ln127_2, i32 %mul_ln126

]]></Node>
<StgValue><ssdm name="add_ln127_1"/></StgValue>
</operation>

<operation id="974" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:271 %add_ln128_1 = add i32 %mul_ln128_1, i32 %mul_ln126

]]></Node>
<StgValue><ssdm name="add_ln128_1"/></StgValue>
</operation>

<operation id="975" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:272 %add_ln129_1 = add i32 %add_ln117_1, i32 %add_ln120_1

]]></Node>
<StgValue><ssdm name="add_ln129_1"/></StgValue>
</operation>

<operation id="976" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:273 %sub_ln130_1 = sub i32 %add_ln117_1, i32 %add_ln120_1

]]></Node>
<StgValue><ssdm name="sub_ln130_1"/></StgValue>
</operation>

<operation id="977" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:274 %add_ln131_1 = add i32 %add_ln118_1, i32 %add_ln121_1

]]></Node>
<StgValue><ssdm name="add_ln131_1"/></StgValue>
</operation>

<operation id="978" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:275 %sub_ln132_1 = sub i32 %add_ln118_1, i32 %add_ln121_1

]]></Node>
<StgValue><ssdm name="sub_ln132_1"/></StgValue>
</operation>

<operation id="979" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:280 %add_ln139_2 = add i32 %sub_ln132_1, i32 %sub_ln130_1

]]></Node>
<StgValue><ssdm name="add_ln139_2"/></StgValue>
</operation>

<operation id="980" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:285 %sub_ln140_1 = sub i32 %sub_ln130_1, i32 %sub_ln132_1

]]></Node>
<StgValue><ssdm name="sub_ln140_1"/></StgValue>
</operation>

<operation id="981" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:368 %add_ln117_2 = add i32 %mul_ln117_2, i32 %mul_ln116_2

]]></Node>
<StgValue><ssdm name="add_ln117_2"/></StgValue>
</operation>

<operation id="982" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:370 %add_ln118_2 = add i32 %mul_ln118_2, i32 %mul_ln116_2

]]></Node>
<StgValue><ssdm name="add_ln118_2"/></StgValue>
</operation>

<operation id="983" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:374 %add_ln120_2 = add i32 %mul_ln120_2, i32 %mul_ln119_2

]]></Node>
<StgValue><ssdm name="add_ln120_2"/></StgValue>
</operation>

<operation id="984" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:376 %add_ln121_2 = add i32 %mul_ln121_2, i32 %mul_ln119_2

]]></Node>
<StgValue><ssdm name="add_ln121_2"/></StgValue>
</operation>

<operation id="985" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:382 %add_ln127_2 = add i32 %mul_ln127_3, i32 %mul_ln126_1

]]></Node>
<StgValue><ssdm name="add_ln127_2"/></StgValue>
</operation>

<operation id="986" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:384 %add_ln128_2 = add i32 %mul_ln128_2, i32 %mul_ln126_1

]]></Node>
<StgValue><ssdm name="add_ln128_2"/></StgValue>
</operation>

<operation id="987" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:385 %add_ln129_2 = add i32 %add_ln117_2, i32 %add_ln120_2

]]></Node>
<StgValue><ssdm name="add_ln129_2"/></StgValue>
</operation>

<operation id="988" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:386 %sub_ln130_2 = sub i32 %add_ln117_2, i32 %add_ln120_2

]]></Node>
<StgValue><ssdm name="sub_ln130_2"/></StgValue>
</operation>

<operation id="989" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:387 %add_ln131_2 = add i32 %add_ln118_2, i32 %add_ln121_2

]]></Node>
<StgValue><ssdm name="add_ln131_2"/></StgValue>
</operation>

<operation id="990" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:388 %sub_ln132_2 = sub i32 %add_ln118_2, i32 %add_ln121_2

]]></Node>
<StgValue><ssdm name="sub_ln132_2"/></StgValue>
</operation>

<operation id="991" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:393 %add_ln139_4 = add i32 %sub_ln132_2, i32 %sub_ln130_2

]]></Node>
<StgValue><ssdm name="add_ln139_4"/></StgValue>
</operation>

<operation id="992" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:398 %sub_ln140_2 = sub i32 %sub_ln130_2, i32 %sub_ln132_2

]]></Node>
<StgValue><ssdm name="sub_ln140_2"/></StgValue>
</operation>

<operation id="993" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:481 %add_ln117_3 = add i32 %mul_ln117_3, i32 %mul_ln116_3

]]></Node>
<StgValue><ssdm name="add_ln117_3"/></StgValue>
</operation>

<operation id="994" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:483 %add_ln118_3 = add i32 %mul_ln118_3, i32 %mul_ln116_3

]]></Node>
<StgValue><ssdm name="add_ln118_3"/></StgValue>
</operation>

<operation id="995" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:487 %add_ln120_3 = add i32 %mul_ln120_3, i32 %mul_ln119_3

]]></Node>
<StgValue><ssdm name="add_ln120_3"/></StgValue>
</operation>

<operation id="996" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:489 %add_ln121_3 = add i32 %mul_ln121_3, i32 %mul_ln119_3

]]></Node>
<StgValue><ssdm name="add_ln121_3"/></StgValue>
</operation>

<operation id="997" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:495 %add_ln127_3 = add i32 %mul_ln127_4, i32 %mul_ln126_2

]]></Node>
<StgValue><ssdm name="add_ln127_3"/></StgValue>
</operation>

<operation id="998" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:497 %add_ln128_3 = add i32 %mul_ln128_3, i32 %mul_ln126_2

]]></Node>
<StgValue><ssdm name="add_ln128_3"/></StgValue>
</operation>

<operation id="999" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:498 %add_ln129_3 = add i32 %add_ln117_3, i32 %add_ln120_3

]]></Node>
<StgValue><ssdm name="add_ln129_3"/></StgValue>
</operation>

<operation id="1000" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:499 %sub_ln130_3 = sub i32 %add_ln117_3, i32 %add_ln120_3

]]></Node>
<StgValue><ssdm name="sub_ln130_3"/></StgValue>
</operation>

<operation id="1001" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:500 %add_ln131_3 = add i32 %add_ln118_3, i32 %add_ln121_3

]]></Node>
<StgValue><ssdm name="add_ln131_3"/></StgValue>
</operation>

<operation id="1002" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:501 %sub_ln132_3 = sub i32 %add_ln118_3, i32 %add_ln121_3

]]></Node>
<StgValue><ssdm name="sub_ln132_3"/></StgValue>
</operation>

<operation id="1003" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:506 %add_ln139_6 = add i32 %sub_ln132_3, i32 %sub_ln130_3

]]></Node>
<StgValue><ssdm name="add_ln139_6"/></StgValue>
</operation>

<operation id="1004" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:511 %sub_ln140_3 = sub i32 %sub_ln130_3, i32 %sub_ln132_3

]]></Node>
<StgValue><ssdm name="sub_ln140_3"/></StgValue>
</operation>

<operation id="1005" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:594 %mul_ln116_4 = mul i32, i32 %add_ln116_4

]]></Node>
<StgValue><ssdm name="mul_ln116_4"/></StgValue>
</operation>

<operation id="1006" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:595 %mul_ln117_4 = mul i32, i32 %mul_ln95_4

]]></Node>
<StgValue><ssdm name="mul_ln117_4"/></StgValue>
</operation>

<operation id="1007" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:598 %mul_ln118_4 = mul i32, i32 %mul_ln96_4

]]></Node>
<StgValue><ssdm name="mul_ln118_4"/></StgValue>
</operation>

<operation id="1008" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:602 %mul_ln119_4 = mul i32, i32 %add_ln119_4

]]></Node>
<StgValue><ssdm name="mul_ln119_4"/></StgValue>
</operation>

<operation id="1009" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:603 %mul_ln120_4 = mul i32, i32 %mul_ln97_4

]]></Node>
<StgValue><ssdm name="mul_ln120_4"/></StgValue>
</operation>

<operation id="1010" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:606 %mul_ln121_4 = mul i32, i32 %mul_ln98_4

]]></Node>
<StgValue><ssdm name="mul_ln121_4"/></StgValue>
</operation>

<operation id="1011" st_id="10" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:612 %mul_ln127_5 = mul i27, i27 %add_ln126_4

]]></Node>
<StgValue><ssdm name="mul_ln127_5"/></StgValue>
</operation>

<operation id="1012" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:613 %mul_ln127_6 = mul i27, i27 %trunc_ln94_1

]]></Node>
<StgValue><ssdm name="mul_ln127_6"/></StgValue>
</operation>

<operation id="1013" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:615 %mul_ln128_4 = mul i27, i27 %trunc_ln95_1

]]></Node>
<StgValue><ssdm name="mul_ln128_4"/></StgValue>
</operation>

<operation id="1014" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:679 %mul_ln116_5 = mul i32, i32 %add_ln116_5

]]></Node>
<StgValue><ssdm name="mul_ln116_5"/></StgValue>
</operation>

<operation id="1015" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:680 %mul_ln117_5 = mul i32, i32 %mul_ln95_5

]]></Node>
<StgValue><ssdm name="mul_ln117_5"/></StgValue>
</operation>

<operation id="1016" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:682 %mul_ln118_5 = mul i32, i32 %mul_ln96_5

]]></Node>
<StgValue><ssdm name="mul_ln118_5"/></StgValue>
</operation>

<operation id="1017" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:685 %mul_ln119_5 = mul i32, i32 %add_ln119_5

]]></Node>
<StgValue><ssdm name="mul_ln119_5"/></StgValue>
</operation>

<operation id="1018" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:686 %mul_ln120_5 = mul i32, i32 %mul_ln97_5

]]></Node>
<StgValue><ssdm name="mul_ln120_5"/></StgValue>
</operation>

<operation id="1019" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:688 %mul_ln121_5 = mul i32, i32 %mul_ln98_5

]]></Node>
<StgValue><ssdm name="mul_ln121_5"/></StgValue>
</operation>

<operation id="1020" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:693 %mul_ln126_3 = mul i32, i32 %add_ln126_5

]]></Node>
<StgValue><ssdm name="mul_ln126_3"/></StgValue>
</operation>

<operation id="1021" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:694 %mul_ln127_7 = mul i32, i32 %mul_ln93_5

]]></Node>
<StgValue><ssdm name="mul_ln127_7"/></StgValue>
</operation>

<operation id="1022" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:696 %mul_ln128_5 = mul i32, i32 %mul_ln94_5

]]></Node>
<StgValue><ssdm name="mul_ln128_5"/></StgValue>
</operation>

<operation id="1023" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:792 %mul_ln116_6 = mul i32, i32 %add_ln116_6

]]></Node>
<StgValue><ssdm name="mul_ln116_6"/></StgValue>
</operation>

<operation id="1024" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:793 %mul_ln117_6 = mul i32, i32 %mul_ln95_6

]]></Node>
<StgValue><ssdm name="mul_ln117_6"/></StgValue>
</operation>

<operation id="1025" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:795 %mul_ln118_6 = mul i32, i32 %mul_ln96_6

]]></Node>
<StgValue><ssdm name="mul_ln118_6"/></StgValue>
</operation>

<operation id="1026" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:798 %mul_ln119_6 = mul i32, i32 %add_ln119_6

]]></Node>
<StgValue><ssdm name="mul_ln119_6"/></StgValue>
</operation>

<operation id="1027" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:799 %mul_ln120_6 = mul i32, i32 %mul_ln97_6

]]></Node>
<StgValue><ssdm name="mul_ln120_6"/></StgValue>
</operation>

<operation id="1028" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:801 %mul_ln121_6 = mul i32, i32 %mul_ln98_6

]]></Node>
<StgValue><ssdm name="mul_ln121_6"/></StgValue>
</operation>

<operation id="1029" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:806 %mul_ln126_4 = mul i32, i32 %add_ln126_6

]]></Node>
<StgValue><ssdm name="mul_ln126_4"/></StgValue>
</operation>

<operation id="1030" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:807 %mul_ln127_8 = mul i32, i32 %mul_ln93_6

]]></Node>
<StgValue><ssdm name="mul_ln127_8"/></StgValue>
</operation>

<operation id="1031" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:809 %mul_ln128_6 = mul i32, i32 %mul_ln94_6

]]></Node>
<StgValue><ssdm name="mul_ln128_6"/></StgValue>
</operation>

<operation id="1032" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:905 %mul_ln116_7 = mul i32, i32 %add_ln116_7

]]></Node>
<StgValue><ssdm name="mul_ln116_7"/></StgValue>
</operation>

<operation id="1033" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:906 %mul_ln117_7 = mul i32, i32 %mul_ln95_7

]]></Node>
<StgValue><ssdm name="mul_ln117_7"/></StgValue>
</operation>

<operation id="1034" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:908 %mul_ln118_7 = mul i32, i32 %mul_ln96_7

]]></Node>
<StgValue><ssdm name="mul_ln118_7"/></StgValue>
</operation>

<operation id="1035" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:911 %mul_ln119_7 = mul i32, i32 %add_ln119_7

]]></Node>
<StgValue><ssdm name="mul_ln119_7"/></StgValue>
</operation>

<operation id="1036" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:912 %mul_ln120_7 = mul i32, i32 %mul_ln97_7

]]></Node>
<StgValue><ssdm name="mul_ln120_7"/></StgValue>
</operation>

<operation id="1037" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:914 %mul_ln121_7 = mul i32, i32 %mul_ln98_7

]]></Node>
<StgValue><ssdm name="mul_ln121_7"/></StgValue>
</operation>

<operation id="1038" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:919 %mul_ln126_5 = mul i32, i32 %add_ln126_7

]]></Node>
<StgValue><ssdm name="mul_ln126_5"/></StgValue>
</operation>

<operation id="1039" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:920 %mul_ln127_9 = mul i32, i32 %mul_ln93_7

]]></Node>
<StgValue><ssdm name="mul_ln127_9"/></StgValue>
</operation>

<operation id="1040" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:922 %mul_ln128_7 = mul i32, i32 %mul_ln94_7

]]></Node>
<StgValue><ssdm name="mul_ln128_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="1041" st_id="11" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:186 %mul_ln127 = mul i27, i27 %add_ln126

]]></Node>
<StgValue><ssdm name="mul_ln127"/></StgValue>
</operation>

<operation id="1042" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:187 %mul_ln127_1 = mul i27, i27 %trunc_ln94

]]></Node>
<StgValue><ssdm name="mul_ln127_1"/></StgValue>
</operation>

<operation id="1043" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:188 %add_ln127 = add i27 %mul_ln127_1, i27 %mul_ln127

]]></Node>
<StgValue><ssdm name="add_ln127"/></StgValue>
</operation>

<operation id="1044" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:189 %mul_ln128 = mul i27, i27 %trunc_ln95

]]></Node>
<StgValue><ssdm name="mul_ln128"/></StgValue>
</operation>

<operation id="1045" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:190 %add_ln128 = add i27 %mul_ln128, i27 %mul_ln127

]]></Node>
<StgValue><ssdm name="add_ln128"/></StgValue>
</operation>

<operation id="1046" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:200 %mul_ln139 = mul i32, i32 %add_ln139

]]></Node>
<StgValue><ssdm name="mul_ln139"/></StgValue>
</operation>

<operation id="1047" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:205 %mul_ln140 = mul i32, i32 %sub_ln140

]]></Node>
<StgValue><ssdm name="mul_ln140"/></StgValue>
</operation>

<operation id="1048" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="21" op_2_bw="11">
<![CDATA[
.split4.0.i.i_ifconv:220 %shl_ln91_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i21.i11, i21 %mul_ln91_1, i11

]]></Node>
<StgValue><ssdm name="shl_ln91_1"/></StgValue>
</operation>

<operation id="1049" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:221 %or_ln91_1 = or i32 %shl_ln91_1, i32

]]></Node>
<StgValue><ssdm name="or_ln91_1"/></StgValue>
</operation>

<operation id="1050" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:264 %add_ln124_1 = add i32 %or_ln91_1, i32 %shl_ln92_1

]]></Node>
<StgValue><ssdm name="add_ln124_1"/></StgValue>
</operation>

<operation id="1051" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:265 %sub_ln125_1 = sub i32 %or_ln91_1, i32 %shl_ln92_1

]]></Node>
<StgValue><ssdm name="sub_ln125_1"/></StgValue>
</operation>

<operation id="1052" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:276 %add_ln135_1 = add i32 %add_ln124_1, i32 %add_ln128_1

]]></Node>
<StgValue><ssdm name="add_ln135_1"/></StgValue>
</operation>

<operation id="1053" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:277 %sub_ln136_1 = sub i32 %add_ln124_1, i32 %add_ln128_1

]]></Node>
<StgValue><ssdm name="sub_ln136_1"/></StgValue>
</operation>

<operation id="1054" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:281 %mul_ln139_1 = mul i32, i32 %add_ln139_2

]]></Node>
<StgValue><ssdm name="mul_ln139_1"/></StgValue>
</operation>

<operation id="1055" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:286 %mul_ln140_1 = mul i32, i32 %sub_ln140_1

]]></Node>
<StgValue><ssdm name="mul_ln140_1"/></StgValue>
</operation>

<operation id="1056" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:290 %add_ln143_1 = add i32 %add_ln135_1, i32 %add_ln129_1

]]></Node>
<StgValue><ssdm name="add_ln143_1"/></StgValue>
</operation>

<operation id="1057" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:291 %intermed_8 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln143_1, i32, i32

]]></Node>
<StgValue><ssdm name="intermed_8"/></StgValue>
</operation>

<operation id="1058" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:296 %add_ln146_1 = add i32 %sub_ln136_1, i32 %add_ln131_1

]]></Node>
<StgValue><ssdm name="add_ln146_1"/></StgValue>
</operation>

<operation id="1059" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:297 %intermed_11 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln146_1, i32, i32

]]></Node>
<StgValue><ssdm name="intermed_11"/></StgValue>
</operation>

<operation id="1060" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:298 %sub_ln147_1 = sub i32 %sub_ln136_1, i32 %add_ln131_1

]]></Node>
<StgValue><ssdm name="sub_ln147_1"/></StgValue>
</operation>

<operation id="1061" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:299 %intermed_12 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %sub_ln147_1, i32, i32

]]></Node>
<StgValue><ssdm name="intermed_12"/></StgValue>
</operation>

<operation id="1062" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:304 %sub_ln150_1 = sub i32 %add_ln135_1, i32 %add_ln129_1

]]></Node>
<StgValue><ssdm name="sub_ln150_1"/></StgValue>
</operation>

<operation id="1063" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:305 %trunc_ln150_1 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %sub_ln150_1, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln150_1"/></StgValue>
</operation>

<operation id="1064" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="21" op_2_bw="11">
<![CDATA[
.split4.0.i.i_ifconv:333 %shl_ln91_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i21.i11, i21 %mul_ln91_2, i11

]]></Node>
<StgValue><ssdm name="shl_ln91_2"/></StgValue>
</operation>

<operation id="1065" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:334 %or_ln91_2 = or i32 %shl_ln91_2, i32

]]></Node>
<StgValue><ssdm name="or_ln91_2"/></StgValue>
</operation>

<operation id="1066" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:377 %add_ln124_2 = add i32 %or_ln91_2, i32 %shl_ln92_2

]]></Node>
<StgValue><ssdm name="add_ln124_2"/></StgValue>
</operation>

<operation id="1067" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:378 %sub_ln125_2 = sub i32 %or_ln91_2, i32 %shl_ln92_2

]]></Node>
<StgValue><ssdm name="sub_ln125_2"/></StgValue>
</operation>

<operation id="1068" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:389 %add_ln135_2 = add i32 %add_ln124_2, i32 %add_ln128_2

]]></Node>
<StgValue><ssdm name="add_ln135_2"/></StgValue>
</operation>

<operation id="1069" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:390 %sub_ln136_2 = sub i32 %add_ln124_2, i32 %add_ln128_2

]]></Node>
<StgValue><ssdm name="sub_ln136_2"/></StgValue>
</operation>

<operation id="1070" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:394 %mul_ln139_2 = mul i32, i32 %add_ln139_4

]]></Node>
<StgValue><ssdm name="mul_ln139_2"/></StgValue>
</operation>

<operation id="1071" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:399 %mul_ln140_2 = mul i32, i32 %sub_ln140_2

]]></Node>
<StgValue><ssdm name="mul_ln140_2"/></StgValue>
</operation>

<operation id="1072" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:403 %add_ln143_2 = add i32 %add_ln135_2, i32 %add_ln129_2

]]></Node>
<StgValue><ssdm name="add_ln143_2"/></StgValue>
</operation>

<operation id="1073" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:404 %intermed_16 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln143_2, i32, i32

]]></Node>
<StgValue><ssdm name="intermed_16"/></StgValue>
</operation>

<operation id="1074" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:409 %add_ln146_2 = add i32 %sub_ln136_2, i32 %add_ln131_2

]]></Node>
<StgValue><ssdm name="add_ln146_2"/></StgValue>
</operation>

<operation id="1075" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:410 %intermed_19 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln146_2, i32, i32

]]></Node>
<StgValue><ssdm name="intermed_19"/></StgValue>
</operation>

<operation id="1076" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:411 %sub_ln147_2 = sub i32 %sub_ln136_2, i32 %add_ln131_2

]]></Node>
<StgValue><ssdm name="sub_ln147_2"/></StgValue>
</operation>

<operation id="1077" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:412 %intermed_20 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %sub_ln147_2, i32, i32

]]></Node>
<StgValue><ssdm name="intermed_20"/></StgValue>
</operation>

<operation id="1078" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:417 %sub_ln150_2 = sub i32 %add_ln135_2, i32 %add_ln129_2

]]></Node>
<StgValue><ssdm name="sub_ln150_2"/></StgValue>
</operation>

<operation id="1079" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:418 %trunc_ln150_2 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %sub_ln150_2, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln150_2"/></StgValue>
</operation>

<operation id="1080" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="21" op_2_bw="11">
<![CDATA[
.split4.0.i.i_ifconv:446 %shl_ln91_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i21.i11, i21 %mul_ln91_3, i11

]]></Node>
<StgValue><ssdm name="shl_ln91_3"/></StgValue>
</operation>

<operation id="1081" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:447 %or_ln91_3 = or i32 %shl_ln91_3, i32

]]></Node>
<StgValue><ssdm name="or_ln91_3"/></StgValue>
</operation>

<operation id="1082" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:490 %add_ln124_3 = add i32 %or_ln91_3, i32 %shl_ln92_3

]]></Node>
<StgValue><ssdm name="add_ln124_3"/></StgValue>
</operation>

<operation id="1083" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:491 %sub_ln125_3 = sub i32 %or_ln91_3, i32 %shl_ln92_3

]]></Node>
<StgValue><ssdm name="sub_ln125_3"/></StgValue>
</operation>

<operation id="1084" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:502 %add_ln135_3 = add i32 %add_ln124_3, i32 %add_ln128_3

]]></Node>
<StgValue><ssdm name="add_ln135_3"/></StgValue>
</operation>

<operation id="1085" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:503 %sub_ln136_3 = sub i32 %add_ln124_3, i32 %add_ln128_3

]]></Node>
<StgValue><ssdm name="sub_ln136_3"/></StgValue>
</operation>

<operation id="1086" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:507 %mul_ln139_3 = mul i32, i32 %add_ln139_6

]]></Node>
<StgValue><ssdm name="mul_ln139_3"/></StgValue>
</operation>

<operation id="1087" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:512 %mul_ln140_3 = mul i32, i32 %sub_ln140_3

]]></Node>
<StgValue><ssdm name="mul_ln140_3"/></StgValue>
</operation>

<operation id="1088" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:516 %add_ln143_3 = add i32 %add_ln135_3, i32 %add_ln129_3

]]></Node>
<StgValue><ssdm name="add_ln143_3"/></StgValue>
</operation>

<operation id="1089" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:517 %intermed_24 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln143_3, i32, i32

]]></Node>
<StgValue><ssdm name="intermed_24"/></StgValue>
</operation>

<operation id="1090" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:522 %add_ln146_3 = add i32 %sub_ln136_3, i32 %add_ln131_3

]]></Node>
<StgValue><ssdm name="add_ln146_3"/></StgValue>
</operation>

<operation id="1091" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:523 %intermed_27 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln146_3, i32, i32

]]></Node>
<StgValue><ssdm name="intermed_27"/></StgValue>
</operation>

<operation id="1092" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:524 %sub_ln147_3 = sub i32 %sub_ln136_3, i32 %add_ln131_3

]]></Node>
<StgValue><ssdm name="sub_ln147_3"/></StgValue>
</operation>

<operation id="1093" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:525 %intermed_28 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %sub_ln147_3, i32, i32

]]></Node>
<StgValue><ssdm name="intermed_28"/></StgValue>
</operation>

<operation id="1094" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:530 %sub_ln150_3 = sub i32 %add_ln135_3, i32 %add_ln129_3

]]></Node>
<StgValue><ssdm name="sub_ln150_3"/></StgValue>
</operation>

<operation id="1095" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:531 %trunc_ln150_3 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %sub_ln150_3, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln150_3"/></StgValue>
</operation>

<operation id="1096" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:596 %add_ln117_4 = add i32 %mul_ln117_4, i32 %mul_ln116_4

]]></Node>
<StgValue><ssdm name="add_ln117_4"/></StgValue>
</operation>

<operation id="1097" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="27" op_0_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:597 %trunc_ln118_1 = trunc i32 %add_ln117_4

]]></Node>
<StgValue><ssdm name="trunc_ln118_1"/></StgValue>
</operation>

<operation id="1098" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:599 %add_ln118_4 = add i32 %mul_ln118_4, i32 %mul_ln116_4

]]></Node>
<StgValue><ssdm name="add_ln118_4"/></StgValue>
</operation>

<operation id="1099" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="27" op_0_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:600 %trunc_ln119_1 = trunc i32 %add_ln118_4

]]></Node>
<StgValue><ssdm name="trunc_ln119_1"/></StgValue>
</operation>

<operation id="1100" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:604 %add_ln120_4 = add i32 %mul_ln120_4, i32 %mul_ln119_4

]]></Node>
<StgValue><ssdm name="add_ln120_4"/></StgValue>
</operation>

<operation id="1101" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="27" op_0_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:605 %trunc_ln121_1 = trunc i32 %add_ln120_4

]]></Node>
<StgValue><ssdm name="trunc_ln121_1"/></StgValue>
</operation>

<operation id="1102" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:607 %add_ln121_4 = add i32 %mul_ln121_4, i32 %mul_ln119_4

]]></Node>
<StgValue><ssdm name="add_ln121_4"/></StgValue>
</operation>

<operation id="1103" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="27" op_0_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:608 %trunc_ln124_1 = trunc i32 %add_ln121_4

]]></Node>
<StgValue><ssdm name="trunc_ln124_1"/></StgValue>
</operation>

<operation id="1104" st_id="11" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:612 %mul_ln127_5 = mul i27, i27 %add_ln126_4

]]></Node>
<StgValue><ssdm name="mul_ln127_5"/></StgValue>
</operation>

<operation id="1105" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:613 %mul_ln127_6 = mul i27, i27 %trunc_ln94_1

]]></Node>
<StgValue><ssdm name="mul_ln127_6"/></StgValue>
</operation>

<operation id="1106" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:615 %mul_ln128_4 = mul i27, i27 %trunc_ln95_1

]]></Node>
<StgValue><ssdm name="mul_ln128_4"/></StgValue>
</operation>

<operation id="1107" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:617 %add_ln129_4 = add i27 %trunc_ln118_1, i27 %trunc_ln121_1

]]></Node>
<StgValue><ssdm name="add_ln129_4"/></StgValue>
</operation>

<operation id="1108" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:618 %sub_ln130_4 = sub i32 %add_ln117_4, i32 %add_ln120_4

]]></Node>
<StgValue><ssdm name="sub_ln130_4"/></StgValue>
</operation>

<operation id="1109" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:619 %add_ln131_4 = add i27 %trunc_ln119_1, i27 %trunc_ln124_1

]]></Node>
<StgValue><ssdm name="add_ln131_4"/></StgValue>
</operation>

<operation id="1110" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:620 %sub_ln132_4 = sub i32 %add_ln118_4, i32 %add_ln121_4

]]></Node>
<StgValue><ssdm name="sub_ln132_4"/></StgValue>
</operation>

<operation id="1111" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:625 %add_ln139_8 = add i32 %sub_ln132_4, i32 %sub_ln130_4

]]></Node>
<StgValue><ssdm name="add_ln139_8"/></StgValue>
</operation>

<operation id="1112" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:630 %sub_ln140_4 = sub i32 %sub_ln130_4, i32 %sub_ln132_4

]]></Node>
<StgValue><ssdm name="sub_ln140_4"/></StgValue>
</operation>

<operation id="1113" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="21" op_2_bw="11">
<![CDATA[
.split4.0.i.i_ifconv:646 %shl_ln91_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i21.i11, i21 %mul_ln91_5, i11

]]></Node>
<StgValue><ssdm name="shl_ln91_5"/></StgValue>
</operation>

<operation id="1114" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:647 %or_ln91_5 = or i32 %shl_ln91_5, i32

]]></Node>
<StgValue><ssdm name="or_ln91_5"/></StgValue>
</operation>

<operation id="1115" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:681 %add_ln117_5 = add i32 %mul_ln117_5, i32 %mul_ln116_5

]]></Node>
<StgValue><ssdm name="add_ln117_5"/></StgValue>
</operation>

<operation id="1116" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:683 %add_ln118_5 = add i32 %mul_ln118_5, i32 %mul_ln116_5

]]></Node>
<StgValue><ssdm name="add_ln118_5"/></StgValue>
</operation>

<operation id="1117" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:687 %add_ln120_5 = add i32 %mul_ln120_5, i32 %mul_ln119_5

]]></Node>
<StgValue><ssdm name="add_ln120_5"/></StgValue>
</operation>

<operation id="1118" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:689 %add_ln121_5 = add i32 %mul_ln121_5, i32 %mul_ln119_5

]]></Node>
<StgValue><ssdm name="add_ln121_5"/></StgValue>
</operation>

<operation id="1119" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:690 %add_ln124_5 = add i32 %or_ln91_5, i32 %shl_ln92_5

]]></Node>
<StgValue><ssdm name="add_ln124_5"/></StgValue>
</operation>

<operation id="1120" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:691 %sub_ln125_5 = sub i32 %or_ln91_5, i32 %shl_ln92_5

]]></Node>
<StgValue><ssdm name="sub_ln125_5"/></StgValue>
</operation>

<operation id="1121" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:695 %add_ln127_5 = add i32 %mul_ln127_7, i32 %mul_ln126_3

]]></Node>
<StgValue><ssdm name="add_ln127_5"/></StgValue>
</operation>

<operation id="1122" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:697 %add_ln128_5 = add i32 %mul_ln128_5, i32 %mul_ln126_3

]]></Node>
<StgValue><ssdm name="add_ln128_5"/></StgValue>
</operation>

<operation id="1123" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:698 %add_ln129_5 = add i32 %add_ln117_5, i32 %add_ln120_5

]]></Node>
<StgValue><ssdm name="add_ln129_5"/></StgValue>
</operation>

<operation id="1124" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:699 %sub_ln130_5 = sub i32 %add_ln117_5, i32 %add_ln120_5

]]></Node>
<StgValue><ssdm name="sub_ln130_5"/></StgValue>
</operation>

<operation id="1125" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:700 %add_ln131_5 = add i32 %add_ln118_5, i32 %add_ln121_5

]]></Node>
<StgValue><ssdm name="add_ln131_5"/></StgValue>
</operation>

<operation id="1126" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:701 %sub_ln132_5 = sub i32 %add_ln118_5, i32 %add_ln121_5

]]></Node>
<StgValue><ssdm name="sub_ln132_5"/></StgValue>
</operation>

<operation id="1127" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:702 %add_ln135_5 = add i32 %add_ln124_5, i32 %add_ln128_5

]]></Node>
<StgValue><ssdm name="add_ln135_5"/></StgValue>
</operation>

<operation id="1128" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:703 %sub_ln136_5 = sub i32 %add_ln124_5, i32 %add_ln128_5

]]></Node>
<StgValue><ssdm name="sub_ln136_5"/></StgValue>
</operation>

<operation id="1129" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:706 %add_ln139_10 = add i32 %sub_ln132_5, i32 %sub_ln130_5

]]></Node>
<StgValue><ssdm name="add_ln139_10"/></StgValue>
</operation>

<operation id="1130" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:711 %sub_ln140_5 = sub i32 %sub_ln130_5, i32 %sub_ln132_5

]]></Node>
<StgValue><ssdm name="sub_ln140_5"/></StgValue>
</operation>

<operation id="1131" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:716 %add_ln143_5 = add i32 %add_ln135_5, i32 %add_ln129_5

]]></Node>
<StgValue><ssdm name="add_ln143_5"/></StgValue>
</operation>

<operation id="1132" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:717 %intermed_40 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln143_5, i32, i32

]]></Node>
<StgValue><ssdm name="intermed_40"/></StgValue>
</operation>

<operation id="1133" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:722 %add_ln146_5 = add i32 %sub_ln136_5, i32 %add_ln131_5

]]></Node>
<StgValue><ssdm name="add_ln146_5"/></StgValue>
</operation>

<operation id="1134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:723 %intermed_43 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln146_5, i32, i32

]]></Node>
<StgValue><ssdm name="intermed_43"/></StgValue>
</operation>

<operation id="1135" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:724 %sub_ln147_5 = sub i32 %sub_ln136_5, i32 %add_ln131_5

]]></Node>
<StgValue><ssdm name="sub_ln147_5"/></StgValue>
</operation>

<operation id="1136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:725 %intermed_44 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %sub_ln147_5, i32, i32

]]></Node>
<StgValue><ssdm name="intermed_44"/></StgValue>
</operation>

<operation id="1137" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:730 %sub_ln150_5 = sub i32 %add_ln135_5, i32 %add_ln129_5

]]></Node>
<StgValue><ssdm name="sub_ln150_5"/></StgValue>
</operation>

<operation id="1138" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:731 %trunc_ln150_5 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %sub_ln150_5, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln150_5"/></StgValue>
</operation>

<operation id="1139" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="21" op_2_bw="11">
<![CDATA[
.split4.0.i.i_ifconv:759 %shl_ln91_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i21.i11, i21 %mul_ln91_6, i11

]]></Node>
<StgValue><ssdm name="shl_ln91_6"/></StgValue>
</operation>

<operation id="1140" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:760 %or_ln91_6 = or i32 %shl_ln91_6, i32

]]></Node>
<StgValue><ssdm name="or_ln91_6"/></StgValue>
</operation>

<operation id="1141" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:794 %add_ln117_6 = add i32 %mul_ln117_6, i32 %mul_ln116_6

]]></Node>
<StgValue><ssdm name="add_ln117_6"/></StgValue>
</operation>

<operation id="1142" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:796 %add_ln118_6 = add i32 %mul_ln118_6, i32 %mul_ln116_6

]]></Node>
<StgValue><ssdm name="add_ln118_6"/></StgValue>
</operation>

<operation id="1143" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:800 %add_ln120_6 = add i32 %mul_ln120_6, i32 %mul_ln119_6

]]></Node>
<StgValue><ssdm name="add_ln120_6"/></StgValue>
</operation>

<operation id="1144" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:802 %add_ln121_6 = add i32 %mul_ln121_6, i32 %mul_ln119_6

]]></Node>
<StgValue><ssdm name="add_ln121_6"/></StgValue>
</operation>

<operation id="1145" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:803 %add_ln124_6 = add i32 %or_ln91_6, i32 %shl_ln92_6

]]></Node>
<StgValue><ssdm name="add_ln124_6"/></StgValue>
</operation>

<operation id="1146" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:804 %sub_ln125_6 = sub i32 %or_ln91_6, i32 %shl_ln92_6

]]></Node>
<StgValue><ssdm name="sub_ln125_6"/></StgValue>
</operation>

<operation id="1147" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:808 %add_ln127_6 = add i32 %mul_ln127_8, i32 %mul_ln126_4

]]></Node>
<StgValue><ssdm name="add_ln127_6"/></StgValue>
</operation>

<operation id="1148" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:810 %add_ln128_6 = add i32 %mul_ln128_6, i32 %mul_ln126_4

]]></Node>
<StgValue><ssdm name="add_ln128_6"/></StgValue>
</operation>

<operation id="1149" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:811 %add_ln129_6 = add i32 %add_ln117_6, i32 %add_ln120_6

]]></Node>
<StgValue><ssdm name="add_ln129_6"/></StgValue>
</operation>

<operation id="1150" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:812 %sub_ln130_6 = sub i32 %add_ln117_6, i32 %add_ln120_6

]]></Node>
<StgValue><ssdm name="sub_ln130_6"/></StgValue>
</operation>

<operation id="1151" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:813 %add_ln131_6 = add i32 %add_ln118_6, i32 %add_ln121_6

]]></Node>
<StgValue><ssdm name="add_ln131_6"/></StgValue>
</operation>

<operation id="1152" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:814 %sub_ln132_6 = sub i32 %add_ln118_6, i32 %add_ln121_6

]]></Node>
<StgValue><ssdm name="sub_ln132_6"/></StgValue>
</operation>

<operation id="1153" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:815 %add_ln135_6 = add i32 %add_ln124_6, i32 %add_ln128_6

]]></Node>
<StgValue><ssdm name="add_ln135_6"/></StgValue>
</operation>

<operation id="1154" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:816 %sub_ln136_6 = sub i32 %add_ln124_6, i32 %add_ln128_6

]]></Node>
<StgValue><ssdm name="sub_ln136_6"/></StgValue>
</operation>

<operation id="1155" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:819 %add_ln139_12 = add i32 %sub_ln132_6, i32 %sub_ln130_6

]]></Node>
<StgValue><ssdm name="add_ln139_12"/></StgValue>
</operation>

<operation id="1156" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:824 %sub_ln140_6 = sub i32 %sub_ln130_6, i32 %sub_ln132_6

]]></Node>
<StgValue><ssdm name="sub_ln140_6"/></StgValue>
</operation>

<operation id="1157" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:829 %add_ln143_6 = add i32 %add_ln135_6, i32 %add_ln129_6

]]></Node>
<StgValue><ssdm name="add_ln143_6"/></StgValue>
</operation>

<operation id="1158" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:830 %intermed_48 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln143_6, i32, i32

]]></Node>
<StgValue><ssdm name="intermed_48"/></StgValue>
</operation>

<operation id="1159" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:835 %add_ln146_6 = add i32 %sub_ln136_6, i32 %add_ln131_6

]]></Node>
<StgValue><ssdm name="add_ln146_6"/></StgValue>
</operation>

<operation id="1160" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:836 %intermed_51 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln146_6, i32, i32

]]></Node>
<StgValue><ssdm name="intermed_51"/></StgValue>
</operation>

<operation id="1161" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:837 %sub_ln147_6 = sub i32 %sub_ln136_6, i32 %add_ln131_6

]]></Node>
<StgValue><ssdm name="sub_ln147_6"/></StgValue>
</operation>

<operation id="1162" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:838 %intermed_52 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %sub_ln147_6, i32, i32

]]></Node>
<StgValue><ssdm name="intermed_52"/></StgValue>
</operation>

<operation id="1163" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:843 %sub_ln150_6 = sub i32 %add_ln135_6, i32 %add_ln129_6

]]></Node>
<StgValue><ssdm name="sub_ln150_6"/></StgValue>
</operation>

<operation id="1164" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:844 %trunc_ln150_6 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %sub_ln150_6, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln150_6"/></StgValue>
</operation>

<operation id="1165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="32" op_1_bw="21" op_2_bw="11">
<![CDATA[
.split4.0.i.i_ifconv:872 %shl_ln91_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i21.i11, i21 %mul_ln91_7, i11

]]></Node>
<StgValue><ssdm name="shl_ln91_7"/></StgValue>
</operation>

<operation id="1166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:873 %or_ln91_7 = or i32 %shl_ln91_7, i32

]]></Node>
<StgValue><ssdm name="or_ln91_7"/></StgValue>
</operation>

<operation id="1167" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:907 %add_ln117_7 = add i32 %mul_ln117_7, i32 %mul_ln116_7

]]></Node>
<StgValue><ssdm name="add_ln117_7"/></StgValue>
</operation>

<operation id="1168" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:909 %add_ln118_7 = add i32 %mul_ln118_7, i32 %mul_ln116_7

]]></Node>
<StgValue><ssdm name="add_ln118_7"/></StgValue>
</operation>

<operation id="1169" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:913 %add_ln120_7 = add i32 %mul_ln120_7, i32 %mul_ln119_7

]]></Node>
<StgValue><ssdm name="add_ln120_7"/></StgValue>
</operation>

<operation id="1170" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:915 %add_ln121_7 = add i32 %mul_ln121_7, i32 %mul_ln119_7

]]></Node>
<StgValue><ssdm name="add_ln121_7"/></StgValue>
</operation>

<operation id="1171" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:916 %add_ln124_7 = add i32 %or_ln91_7, i32 %shl_ln92_7

]]></Node>
<StgValue><ssdm name="add_ln124_7"/></StgValue>
</operation>

<operation id="1172" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:917 %sub_ln125_7 = sub i32 %or_ln91_7, i32 %shl_ln92_7

]]></Node>
<StgValue><ssdm name="sub_ln125_7"/></StgValue>
</operation>

<operation id="1173" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:921 %add_ln127_7 = add i32 %mul_ln127_9, i32 %mul_ln126_5

]]></Node>
<StgValue><ssdm name="add_ln127_7"/></StgValue>
</operation>

<operation id="1174" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:923 %add_ln128_7 = add i32 %mul_ln128_7, i32 %mul_ln126_5

]]></Node>
<StgValue><ssdm name="add_ln128_7"/></StgValue>
</operation>

<operation id="1175" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:924 %add_ln129_7 = add i32 %add_ln117_7, i32 %add_ln120_7

]]></Node>
<StgValue><ssdm name="add_ln129_7"/></StgValue>
</operation>

<operation id="1176" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:925 %sub_ln130_7 = sub i32 %add_ln117_7, i32 %add_ln120_7

]]></Node>
<StgValue><ssdm name="sub_ln130_7"/></StgValue>
</operation>

<operation id="1177" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:926 %add_ln131_7 = add i32 %add_ln118_7, i32 %add_ln121_7

]]></Node>
<StgValue><ssdm name="add_ln131_7"/></StgValue>
</operation>

<operation id="1178" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:927 %sub_ln132_7 = sub i32 %add_ln118_7, i32 %add_ln121_7

]]></Node>
<StgValue><ssdm name="sub_ln132_7"/></StgValue>
</operation>

<operation id="1179" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:928 %add_ln135_7 = add i32 %add_ln124_7, i32 %add_ln128_7

]]></Node>
<StgValue><ssdm name="add_ln135_7"/></StgValue>
</operation>

<operation id="1180" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:929 %sub_ln136_7 = sub i32 %add_ln124_7, i32 %add_ln128_7

]]></Node>
<StgValue><ssdm name="sub_ln136_7"/></StgValue>
</operation>

<operation id="1181" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:932 %add_ln139_14 = add i32 %sub_ln132_7, i32 %sub_ln130_7

]]></Node>
<StgValue><ssdm name="add_ln139_14"/></StgValue>
</operation>

<operation id="1182" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:937 %sub_ln140_7 = sub i32 %sub_ln130_7, i32 %sub_ln132_7

]]></Node>
<StgValue><ssdm name="sub_ln140_7"/></StgValue>
</operation>

<operation id="1183" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:942 %add_ln143_7 = add i32 %add_ln135_7, i32 %add_ln129_7

]]></Node>
<StgValue><ssdm name="add_ln143_7"/></StgValue>
</operation>

<operation id="1184" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:943 %intermed_56 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln143_7, i32, i32

]]></Node>
<StgValue><ssdm name="intermed_56"/></StgValue>
</operation>

<operation id="1185" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:948 %add_ln146_7 = add i32 %sub_ln136_7, i32 %add_ln131_7

]]></Node>
<StgValue><ssdm name="add_ln146_7"/></StgValue>
</operation>

<operation id="1186" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:949 %intermed_59 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln146_7, i32, i32

]]></Node>
<StgValue><ssdm name="intermed_59"/></StgValue>
</operation>

<operation id="1187" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:950 %sub_ln147_7 = sub i32 %sub_ln136_7, i32 %add_ln131_7

]]></Node>
<StgValue><ssdm name="sub_ln147_7"/></StgValue>
</operation>

<operation id="1188" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:951 %intermed_60 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %sub_ln147_7, i32, i32

]]></Node>
<StgValue><ssdm name="intermed_60"/></StgValue>
</operation>

<operation id="1189" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:956 %sub_ln150_7 = sub i32 %add_ln135_7, i32 %add_ln129_7

]]></Node>
<StgValue><ssdm name="sub_ln150_7"/></StgValue>
</operation>

<operation id="1190" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:957 %trunc_ln150_7 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %sub_ln150_7, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln150_7"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="1191" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:188 %add_ln127 = add i27 %mul_ln127_1, i27 %mul_ln127

]]></Node>
<StgValue><ssdm name="add_ln127"/></StgValue>
</operation>

<operation id="1192" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:190 %add_ln128 = add i27 %mul_ln128, i27 %mul_ln127

]]></Node>
<StgValue><ssdm name="add_ln128"/></StgValue>
</operation>

<operation id="1193" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:200 %mul_ln139 = mul i32, i32 %add_ln139

]]></Node>
<StgValue><ssdm name="mul_ln139"/></StgValue>
</operation>

<operation id="1194" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:205 %mul_ln140 = mul i32, i32 %sub_ln140

]]></Node>
<StgValue><ssdm name="mul_ln140"/></StgValue>
</operation>

<operation id="1195" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="24" op_0_bw="24" op_1_bw="21" op_2_bw="3">
<![CDATA[
.split4.0.i.i_ifconv:251 %intermed_8_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i21.i3, i21 %mul_ln91_1, i3

]]></Node>
<StgValue><ssdm name="intermed_8_3"/></StgValue>
</operation>

<operation id="1196" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:281 %mul_ln139_1 = mul i32, i32 %add_ln139_2

]]></Node>
<StgValue><ssdm name="mul_ln139_1"/></StgValue>
</operation>

<operation id="1197" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:286 %mul_ln140_1 = mul i32, i32 %sub_ln140_1

]]></Node>
<StgValue><ssdm name="mul_ln140_1"/></StgValue>
</operation>

<operation id="1198" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:308 %intermed_12_2 = select i1 %icmp_ln100_1, i24 %intermed_8_3, i24 %intermed_12

]]></Node>
<StgValue><ssdm name="intermed_12_2"/></StgValue>
</operation>

<operation id="1199" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:309 %intermed_11_2 = select i1 %icmp_ln100_1, i24 %intermed_8_3, i24 %intermed_11

]]></Node>
<StgValue><ssdm name="intermed_11_2"/></StgValue>
</operation>

<operation id="1200" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:312 %intermed_8_2 = select i1 %icmp_ln100_1, i24 %intermed_8_3, i24 %intermed_8

]]></Node>
<StgValue><ssdm name="intermed_8_2"/></StgValue>
</operation>

<operation id="1201" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:313 %select_ln100 = select i1 %icmp_ln100_1, i24 %intermed_8_3, i24 %trunc_ln150_1

]]></Node>
<StgValue><ssdm name="select_ln100"/></StgValue>
</operation>

<operation id="1202" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="24" op_0_bw="24" op_1_bw="21" op_2_bw="3">
<![CDATA[
.split4.0.i.i_ifconv:364 %intermed_16_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i21.i3, i21 %mul_ln91_2, i3

]]></Node>
<StgValue><ssdm name="intermed_16_3"/></StgValue>
</operation>

<operation id="1203" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:394 %mul_ln139_2 = mul i32, i32 %add_ln139_4

]]></Node>
<StgValue><ssdm name="mul_ln139_2"/></StgValue>
</operation>

<operation id="1204" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:399 %mul_ln140_2 = mul i32, i32 %sub_ln140_2

]]></Node>
<StgValue><ssdm name="mul_ln140_2"/></StgValue>
</operation>

<operation id="1205" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:421 %intermed_20_2 = select i1 %icmp_ln100_2, i24 %intermed_16_3, i24 %intermed_20

]]></Node>
<StgValue><ssdm name="intermed_20_2"/></StgValue>
</operation>

<operation id="1206" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:422 %intermed_19_2 = select i1 %icmp_ln100_2, i24 %intermed_16_3, i24 %intermed_19

]]></Node>
<StgValue><ssdm name="intermed_19_2"/></StgValue>
</operation>

<operation id="1207" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:425 %intermed_16_2 = select i1 %icmp_ln100_2, i24 %intermed_16_3, i24 %intermed_16

]]></Node>
<StgValue><ssdm name="intermed_16_2"/></StgValue>
</operation>

<operation id="1208" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:426 %select_ln100_8 = select i1 %icmp_ln100_2, i24 %intermed_16_3, i24 %trunc_ln150_2

]]></Node>
<StgValue><ssdm name="select_ln100_8"/></StgValue>
</operation>

<operation id="1209" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="24" op_0_bw="24" op_1_bw="21" op_2_bw="3">
<![CDATA[
.split4.0.i.i_ifconv:477 %intermed_24_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i21.i3, i21 %mul_ln91_3, i3

]]></Node>
<StgValue><ssdm name="intermed_24_3"/></StgValue>
</operation>

<operation id="1210" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:507 %mul_ln139_3 = mul i32, i32 %add_ln139_6

]]></Node>
<StgValue><ssdm name="mul_ln139_3"/></StgValue>
</operation>

<operation id="1211" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:512 %mul_ln140_3 = mul i32, i32 %sub_ln140_3

]]></Node>
<StgValue><ssdm name="mul_ln140_3"/></StgValue>
</operation>

<operation id="1212" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:534 %intermed_28_2 = select i1 %icmp_ln100_3, i24 %intermed_24_3, i24 %intermed_28

]]></Node>
<StgValue><ssdm name="intermed_28_2"/></StgValue>
</operation>

<operation id="1213" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:535 %intermed_27_2 = select i1 %icmp_ln100_3, i24 %intermed_24_3, i24 %intermed_27

]]></Node>
<StgValue><ssdm name="intermed_27_2"/></StgValue>
</operation>

<operation id="1214" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:538 %intermed_24_2 = select i1 %icmp_ln100_3, i24 %intermed_24_3, i24 %intermed_24

]]></Node>
<StgValue><ssdm name="intermed_24_2"/></StgValue>
</operation>

<operation id="1215" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:539 %select_ln100_16 = select i1 %icmp_ln100_3, i24 %intermed_24_3, i24 %trunc_ln150_3

]]></Node>
<StgValue><ssdm name="select_ln100_16"/></StgValue>
</operation>

<operation id="1216" st_id="12" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:612 %mul_ln127_5 = mul i27, i27 %add_ln126_4

]]></Node>
<StgValue><ssdm name="mul_ln127_5"/></StgValue>
</operation>

<operation id="1217" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:613 %mul_ln127_6 = mul i27, i27 %trunc_ln94_1

]]></Node>
<StgValue><ssdm name="mul_ln127_6"/></StgValue>
</operation>

<operation id="1218" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:614 %add_ln127_4 = add i27 %mul_ln127_6, i27 %mul_ln127_5

]]></Node>
<StgValue><ssdm name="add_ln127_4"/></StgValue>
</operation>

<operation id="1219" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:615 %mul_ln128_4 = mul i27, i27 %trunc_ln95_1

]]></Node>
<StgValue><ssdm name="mul_ln128_4"/></StgValue>
</operation>

<operation id="1220" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:616 %add_ln128_4 = add i27 %mul_ln128_4, i27 %mul_ln127_5

]]></Node>
<StgValue><ssdm name="add_ln128_4"/></StgValue>
</operation>

<operation id="1221" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:626 %mul_ln139_4 = mul i32, i32 %add_ln139_8

]]></Node>
<StgValue><ssdm name="mul_ln139_4"/></StgValue>
</operation>

<operation id="1222" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:631 %mul_ln140_4 = mul i32, i32 %sub_ln140_4

]]></Node>
<StgValue><ssdm name="mul_ln140_4"/></StgValue>
</operation>

<operation id="1223" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="24" op_0_bw="24" op_1_bw="21" op_2_bw="3">
<![CDATA[
.split4.0.i.i_ifconv:677 %intermed_40_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i21.i3, i21 %mul_ln91_5, i3

]]></Node>
<StgValue><ssdm name="intermed_40_3"/></StgValue>
</operation>

<operation id="1224" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:707 %mul_ln139_5 = mul i32, i32 %add_ln139_10

]]></Node>
<StgValue><ssdm name="mul_ln139_5"/></StgValue>
</operation>

<operation id="1225" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:712 %mul_ln140_5 = mul i32, i32 %sub_ln140_5

]]></Node>
<StgValue><ssdm name="mul_ln140_5"/></StgValue>
</operation>

<operation id="1226" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:734 %intermed_44_2 = select i1 %icmp_ln100_5, i24 %intermed_40_3, i24 %intermed_44

]]></Node>
<StgValue><ssdm name="intermed_44_2"/></StgValue>
</operation>

<operation id="1227" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:735 %intermed_43_2 = select i1 %icmp_ln100_5, i24 %intermed_40_3, i24 %intermed_43

]]></Node>
<StgValue><ssdm name="intermed_43_2"/></StgValue>
</operation>

<operation id="1228" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:738 %intermed_40_2 = select i1 %icmp_ln100_5, i24 %intermed_40_3, i24 %intermed_40

]]></Node>
<StgValue><ssdm name="intermed_40_2"/></StgValue>
</operation>

<operation id="1229" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:739 %select_ln100_24 = select i1 %icmp_ln100_5, i24 %intermed_40_3, i24 %trunc_ln150_5

]]></Node>
<StgValue><ssdm name="select_ln100_24"/></StgValue>
</operation>

<operation id="1230" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="24" op_0_bw="24" op_1_bw="21" op_2_bw="3">
<![CDATA[
.split4.0.i.i_ifconv:790 %intermed_48_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i21.i3, i21 %mul_ln91_6, i3

]]></Node>
<StgValue><ssdm name="intermed_48_3"/></StgValue>
</operation>

<operation id="1231" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:820 %mul_ln139_6 = mul i32, i32 %add_ln139_12

]]></Node>
<StgValue><ssdm name="mul_ln139_6"/></StgValue>
</operation>

<operation id="1232" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:825 %mul_ln140_6 = mul i32, i32 %sub_ln140_6

]]></Node>
<StgValue><ssdm name="mul_ln140_6"/></StgValue>
</operation>

<operation id="1233" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:847 %intermed_52_2 = select i1 %icmp_ln100_6, i24 %intermed_48_3, i24 %intermed_52

]]></Node>
<StgValue><ssdm name="intermed_52_2"/></StgValue>
</operation>

<operation id="1234" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:848 %intermed_51_2 = select i1 %icmp_ln100_6, i24 %intermed_48_3, i24 %intermed_51

]]></Node>
<StgValue><ssdm name="intermed_51_2"/></StgValue>
</operation>

<operation id="1235" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:851 %intermed_48_2 = select i1 %icmp_ln100_6, i24 %intermed_48_3, i24 %intermed_48

]]></Node>
<StgValue><ssdm name="intermed_48_2"/></StgValue>
</operation>

<operation id="1236" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:852 %select_ln100_32 = select i1 %icmp_ln100_6, i24 %intermed_48_3, i24 %trunc_ln150_6

]]></Node>
<StgValue><ssdm name="select_ln100_32"/></StgValue>
</operation>

<operation id="1237" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="24" op_0_bw="24" op_1_bw="21" op_2_bw="3">
<![CDATA[
.split4.0.i.i_ifconv:903 %intermed_56_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i21.i3, i21 %mul_ln91_7, i3

]]></Node>
<StgValue><ssdm name="intermed_56_3"/></StgValue>
</operation>

<operation id="1238" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:933 %mul_ln139_7 = mul i32, i32 %add_ln139_14

]]></Node>
<StgValue><ssdm name="mul_ln139_7"/></StgValue>
</operation>

<operation id="1239" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:938 %mul_ln140_7 = mul i32, i32 %sub_ln140_7

]]></Node>
<StgValue><ssdm name="mul_ln140_7"/></StgValue>
</operation>

<operation id="1240" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:960 %intermed_60_2 = select i1 %icmp_ln100_7, i24 %intermed_56_3, i24 %intermed_60

]]></Node>
<StgValue><ssdm name="intermed_60_2"/></StgValue>
</operation>

<operation id="1241" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:961 %intermed_59_2 = select i1 %icmp_ln100_7, i24 %intermed_56_3, i24 %intermed_59

]]></Node>
<StgValue><ssdm name="intermed_59_2"/></StgValue>
</operation>

<operation id="1242" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:964 %intermed_56_2 = select i1 %icmp_ln100_7, i24 %intermed_56_3, i24 %intermed_56

]]></Node>
<StgValue><ssdm name="intermed_56_2"/></StgValue>
</operation>

<operation id="1243" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:965 %select_ln100_40 = select i1 %icmp_ln100_7, i24 %intermed_56_3, i24 %trunc_ln150_7

]]></Node>
<StgValue><ssdm name="select_ln100_40"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="1244" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:201 %add_ln139_1 = add i32, i32 %mul_ln139

]]></Node>
<StgValue><ssdm name="add_ln139_1"/></StgValue>
</operation>

<operation id="1245" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:202 %trunc_ln7 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln139_1, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="1246" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:206 %add_ln140 = add i32, i32 %mul_ln140

]]></Node>
<StgValue><ssdm name="add_ln140"/></StgValue>
</operation>

<operation id="1247" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:207 %trunc_ln8 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln140, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="1248" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:278 %add_ln137_1 = add i32 %sub_ln125_1, i32 %add_ln127_1

]]></Node>
<StgValue><ssdm name="add_ln137_1"/></StgValue>
</operation>

<operation id="1249" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:279 %sub_ln138_1 = sub i32 %sub_ln125_1, i32 %add_ln127_1

]]></Node>
<StgValue><ssdm name="sub_ln138_1"/></StgValue>
</operation>

<operation id="1250" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:282 %add_ln139_3 = add i32, i32 %mul_ln139_1

]]></Node>
<StgValue><ssdm name="add_ln139_3"/></StgValue>
</operation>

<operation id="1251" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:283 %trunc_ln139_1 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln139_3, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln139_1"/></StgValue>
</operation>

<operation id="1252" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:284 %sext_ln139 = sext i24 %trunc_ln139_1

]]></Node>
<StgValue><ssdm name="sext_ln139"/></StgValue>
</operation>

<operation id="1253" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:287 %add_ln140_1 = add i32, i32 %mul_ln140_1

]]></Node>
<StgValue><ssdm name="add_ln140_1"/></StgValue>
</operation>

<operation id="1254" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:288 %trunc_ln140_1 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln140_1, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln140_1"/></StgValue>
</operation>

<operation id="1255" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:289 %sext_ln140_1 = sext i24 %trunc_ln140_1

]]></Node>
<StgValue><ssdm name="sext_ln140_1"/></StgValue>
</operation>

<operation id="1256" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:292 %add_ln144_1 = add i32 %add_ln137_1, i32 %sext_ln139

]]></Node>
<StgValue><ssdm name="add_ln144_1"/></StgValue>
</operation>

<operation id="1257" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:293 %intermed_9 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln144_1, i32, i32

]]></Node>
<StgValue><ssdm name="intermed_9"/></StgValue>
</operation>

<operation id="1258" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:294 %add_ln145_1 = add i32 %sub_ln138_1, i32 %sext_ln140_1

]]></Node>
<StgValue><ssdm name="add_ln145_1"/></StgValue>
</operation>

<operation id="1259" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:295 %intermed_10 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln145_1, i32, i32

]]></Node>
<StgValue><ssdm name="intermed_10"/></StgValue>
</operation>

<operation id="1260" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:300 %sub_ln148_1 = sub i32 %sub_ln138_1, i32 %sext_ln140_1

]]></Node>
<StgValue><ssdm name="sub_ln148_1"/></StgValue>
</operation>

<operation id="1261" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:301 %intermed_13 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %sub_ln148_1, i32, i32

]]></Node>
<StgValue><ssdm name="intermed_13"/></StgValue>
</operation>

<operation id="1262" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:302 %sub_ln149_1 = sub i32 %add_ln137_1, i32 %sext_ln139

]]></Node>
<StgValue><ssdm name="sub_ln149_1"/></StgValue>
</operation>

<operation id="1263" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:303 %intermed_14_1 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %sub_ln149_1, i32, i32

]]></Node>
<StgValue><ssdm name="intermed_14_1"/></StgValue>
</operation>

<operation id="1264" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:306 %intermed_14_2 = select i1 %icmp_ln100_1, i24 %intermed_8_3, i24 %intermed_14_1

]]></Node>
<StgValue><ssdm name="intermed_14_2"/></StgValue>
</operation>

<operation id="1265" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:307 %intermed_13_2 = select i1 %icmp_ln100_1, i24 %intermed_8_3, i24 %intermed_13

]]></Node>
<StgValue><ssdm name="intermed_13_2"/></StgValue>
</operation>

<operation id="1266" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:310 %intermed_10_2 = select i1 %icmp_ln100_1, i24 %intermed_8_3, i24 %intermed_10

]]></Node>
<StgValue><ssdm name="intermed_10_2"/></StgValue>
</operation>

<operation id="1267" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:311 %intermed_9_2 = select i1 %icmp_ln100_1, i24 %intermed_8_3, i24 %intermed_9

]]></Node>
<StgValue><ssdm name="intermed_9_2"/></StgValue>
</operation>

<operation id="1268" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:322 %sext_ln91_9 = sext i24 %select_ln100

]]></Node>
<StgValue><ssdm name="sext_ln91_9"/></StgValue>
</operation>

<operation id="1269" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:325 %sext_ln91_12 = sext i24 %intermed_12_2

]]></Node>
<StgValue><ssdm name="sext_ln91_12"/></StgValue>
</operation>

<operation id="1270" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:326 %sext_ln91_13 = sext i24 %intermed_11_2

]]></Node>
<StgValue><ssdm name="sext_ln91_13"/></StgValue>
</operation>

<operation id="1271" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:329 %sext_ln91_16 = sext i24 %intermed_8_2

]]></Node>
<StgValue><ssdm name="sext_ln91_16"/></StgValue>
</operation>

<operation id="1272" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:391 %add_ln137_2 = add i32 %sub_ln125_2, i32 %add_ln127_2

]]></Node>
<StgValue><ssdm name="add_ln137_2"/></StgValue>
</operation>

<operation id="1273" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:392 %sub_ln138_2 = sub i32 %sub_ln125_2, i32 %add_ln127_2

]]></Node>
<StgValue><ssdm name="sub_ln138_2"/></StgValue>
</operation>

<operation id="1274" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:395 %add_ln139_5 = add i32, i32 %mul_ln139_2

]]></Node>
<StgValue><ssdm name="add_ln139_5"/></StgValue>
</operation>

<operation id="1275" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:396 %trunc_ln139_2 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln139_5, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln139_2"/></StgValue>
</operation>

<operation id="1276" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:397 %sext_ln139_1 = sext i24 %trunc_ln139_2

]]></Node>
<StgValue><ssdm name="sext_ln139_1"/></StgValue>
</operation>

<operation id="1277" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:400 %add_ln140_2 = add i32, i32 %mul_ln140_2

]]></Node>
<StgValue><ssdm name="add_ln140_2"/></StgValue>
</operation>

<operation id="1278" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:401 %trunc_ln140_2 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln140_2, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln140_2"/></StgValue>
</operation>

<operation id="1279" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:402 %sext_ln140_2 = sext i24 %trunc_ln140_2

]]></Node>
<StgValue><ssdm name="sext_ln140_2"/></StgValue>
</operation>

<operation id="1280" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:405 %add_ln144_2 = add i32 %add_ln137_2, i32 %sext_ln139_1

]]></Node>
<StgValue><ssdm name="add_ln144_2"/></StgValue>
</operation>

<operation id="1281" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:406 %intermed_17 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln144_2, i32, i32

]]></Node>
<StgValue><ssdm name="intermed_17"/></StgValue>
</operation>

<operation id="1282" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:407 %add_ln145_2 = add i32 %sub_ln138_2, i32 %sext_ln140_2

]]></Node>
<StgValue><ssdm name="add_ln145_2"/></StgValue>
</operation>

<operation id="1283" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:408 %intermed_18 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln145_2, i32, i32

]]></Node>
<StgValue><ssdm name="intermed_18"/></StgValue>
</operation>

<operation id="1284" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:413 %sub_ln148_2 = sub i32 %sub_ln138_2, i32 %sext_ln140_2

]]></Node>
<StgValue><ssdm name="sub_ln148_2"/></StgValue>
</operation>

<operation id="1285" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:414 %intermed_21 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %sub_ln148_2, i32, i32

]]></Node>
<StgValue><ssdm name="intermed_21"/></StgValue>
</operation>

<operation id="1286" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:415 %sub_ln149_2 = sub i32 %add_ln137_2, i32 %sext_ln139_1

]]></Node>
<StgValue><ssdm name="sub_ln149_2"/></StgValue>
</operation>

<operation id="1287" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:416 %intermed_22_1 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %sub_ln149_2, i32, i32

]]></Node>
<StgValue><ssdm name="intermed_22_1"/></StgValue>
</operation>

<operation id="1288" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:419 %intermed_22_2 = select i1 %icmp_ln100_2, i24 %intermed_16_3, i24 %intermed_22_1

]]></Node>
<StgValue><ssdm name="intermed_22_2"/></StgValue>
</operation>

<operation id="1289" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:420 %intermed_21_2 = select i1 %icmp_ln100_2, i24 %intermed_16_3, i24 %intermed_21

]]></Node>
<StgValue><ssdm name="intermed_21_2"/></StgValue>
</operation>

<operation id="1290" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:423 %intermed_18_2 = select i1 %icmp_ln100_2, i24 %intermed_16_3, i24 %intermed_18

]]></Node>
<StgValue><ssdm name="intermed_18_2"/></StgValue>
</operation>

<operation id="1291" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:424 %intermed_17_2 = select i1 %icmp_ln100_2, i24 %intermed_16_3, i24 %intermed_17

]]></Node>
<StgValue><ssdm name="intermed_17_2"/></StgValue>
</operation>

<operation id="1292" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:435 %sext_ln91_18 = sext i24 %select_ln100_8

]]></Node>
<StgValue><ssdm name="sext_ln91_18"/></StgValue>
</operation>

<operation id="1293" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:438 %sext_ln91_21 = sext i24 %intermed_20_2

]]></Node>
<StgValue><ssdm name="sext_ln91_21"/></StgValue>
</operation>

<operation id="1294" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:439 %sext_ln91_22 = sext i24 %intermed_19_2

]]></Node>
<StgValue><ssdm name="sext_ln91_22"/></StgValue>
</operation>

<operation id="1295" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:442 %sext_ln91_25 = sext i24 %intermed_16_2

]]></Node>
<StgValue><ssdm name="sext_ln91_25"/></StgValue>
</operation>

<operation id="1296" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:504 %add_ln137_3 = add i32 %sub_ln125_3, i32 %add_ln127_3

]]></Node>
<StgValue><ssdm name="add_ln137_3"/></StgValue>
</operation>

<operation id="1297" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:505 %sub_ln138_3 = sub i32 %sub_ln125_3, i32 %add_ln127_3

]]></Node>
<StgValue><ssdm name="sub_ln138_3"/></StgValue>
</operation>

<operation id="1298" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:508 %add_ln139_7 = add i32, i32 %mul_ln139_3

]]></Node>
<StgValue><ssdm name="add_ln139_7"/></StgValue>
</operation>

<operation id="1299" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:509 %trunc_ln139_3 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln139_7, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln139_3"/></StgValue>
</operation>

<operation id="1300" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:510 %sext_ln139_2 = sext i24 %trunc_ln139_3

]]></Node>
<StgValue><ssdm name="sext_ln139_2"/></StgValue>
</operation>

<operation id="1301" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:513 %add_ln140_3 = add i32, i32 %mul_ln140_3

]]></Node>
<StgValue><ssdm name="add_ln140_3"/></StgValue>
</operation>

<operation id="1302" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:514 %trunc_ln140_3 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln140_3, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln140_3"/></StgValue>
</operation>

<operation id="1303" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:515 %sext_ln140_3 = sext i24 %trunc_ln140_3

]]></Node>
<StgValue><ssdm name="sext_ln140_3"/></StgValue>
</operation>

<operation id="1304" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:518 %add_ln144_3 = add i32 %add_ln137_3, i32 %sext_ln139_2

]]></Node>
<StgValue><ssdm name="add_ln144_3"/></StgValue>
</operation>

<operation id="1305" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:519 %intermed_25 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln144_3, i32, i32

]]></Node>
<StgValue><ssdm name="intermed_25"/></StgValue>
</operation>

<operation id="1306" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:520 %add_ln145_3 = add i32 %sub_ln138_3, i32 %sext_ln140_3

]]></Node>
<StgValue><ssdm name="add_ln145_3"/></StgValue>
</operation>

<operation id="1307" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:521 %intermed_26 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln145_3, i32, i32

]]></Node>
<StgValue><ssdm name="intermed_26"/></StgValue>
</operation>

<operation id="1308" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:526 %sub_ln148_3 = sub i32 %sub_ln138_3, i32 %sext_ln140_3

]]></Node>
<StgValue><ssdm name="sub_ln148_3"/></StgValue>
</operation>

<operation id="1309" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:527 %intermed_29 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %sub_ln148_3, i32, i32

]]></Node>
<StgValue><ssdm name="intermed_29"/></StgValue>
</operation>

<operation id="1310" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:528 %sub_ln149_3 = sub i32 %add_ln137_3, i32 %sext_ln139_2

]]></Node>
<StgValue><ssdm name="sub_ln149_3"/></StgValue>
</operation>

<operation id="1311" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:529 %intermed_30_1 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %sub_ln149_3, i32, i32

]]></Node>
<StgValue><ssdm name="intermed_30_1"/></StgValue>
</operation>

<operation id="1312" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:532 %intermed_30_2 = select i1 %icmp_ln100_3, i24 %intermed_24_3, i24 %intermed_30_1

]]></Node>
<StgValue><ssdm name="intermed_30_2"/></StgValue>
</operation>

<operation id="1313" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:533 %intermed_29_2 = select i1 %icmp_ln100_3, i24 %intermed_24_3, i24 %intermed_29

]]></Node>
<StgValue><ssdm name="intermed_29_2"/></StgValue>
</operation>

<operation id="1314" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:536 %intermed_26_2 = select i1 %icmp_ln100_3, i24 %intermed_24_3, i24 %intermed_26

]]></Node>
<StgValue><ssdm name="intermed_26_2"/></StgValue>
</operation>

<operation id="1315" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:537 %intermed_25_2 = select i1 %icmp_ln100_3, i24 %intermed_24_3, i24 %intermed_25

]]></Node>
<StgValue><ssdm name="intermed_25_2"/></StgValue>
</operation>

<operation id="1316" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:548 %sext_ln91_35 = sext i24 %select_ln100_16

]]></Node>
<StgValue><ssdm name="sext_ln91_35"/></StgValue>
</operation>

<operation id="1317" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:551 %sext_ln91_38 = sext i24 %intermed_28_2

]]></Node>
<StgValue><ssdm name="sext_ln91_38"/></StgValue>
</operation>

<operation id="1318" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:552 %sext_ln91_39 = sext i24 %intermed_27_2

]]></Node>
<StgValue><ssdm name="sext_ln91_39"/></StgValue>
</operation>

<operation id="1319" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:555 %sext_ln91_42 = sext i24 %intermed_24_2

]]></Node>
<StgValue><ssdm name="sext_ln91_42"/></StgValue>
</operation>

<operation id="1320" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:614 %add_ln127_4 = add i27 %mul_ln127_6, i27 %mul_ln127_5

]]></Node>
<StgValue><ssdm name="add_ln127_4"/></StgValue>
</operation>

<operation id="1321" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:616 %add_ln128_4 = add i27 %mul_ln128_4, i27 %mul_ln127_5

]]></Node>
<StgValue><ssdm name="add_ln128_4"/></StgValue>
</operation>

<operation id="1322" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:626 %mul_ln139_4 = mul i32, i32 %add_ln139_8

]]></Node>
<StgValue><ssdm name="mul_ln139_4"/></StgValue>
</operation>

<operation id="1323" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:631 %mul_ln140_4 = mul i32, i32 %sub_ln140_4

]]></Node>
<StgValue><ssdm name="mul_ln140_4"/></StgValue>
</operation>

<operation id="1324" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:707 %mul_ln139_5 = mul i32, i32 %add_ln139_10

]]></Node>
<StgValue><ssdm name="mul_ln139_5"/></StgValue>
</operation>

<operation id="1325" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:712 %mul_ln140_5 = mul i32, i32 %sub_ln140_5

]]></Node>
<StgValue><ssdm name="mul_ln140_5"/></StgValue>
</operation>

<operation id="1326" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:748 %sext_ln91_52 = sext i24 %select_ln100_24

]]></Node>
<StgValue><ssdm name="sext_ln91_52"/></StgValue>
</operation>

<operation id="1327" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:751 %sext_ln91_55 = sext i24 %intermed_44_2

]]></Node>
<StgValue><ssdm name="sext_ln91_55"/></StgValue>
</operation>

<operation id="1328" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:752 %sext_ln91_56 = sext i24 %intermed_43_2

]]></Node>
<StgValue><ssdm name="sext_ln91_56"/></StgValue>
</operation>

<operation id="1329" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:755 %sext_ln91_59 = sext i24 %intermed_40_2

]]></Node>
<StgValue><ssdm name="sext_ln91_59"/></StgValue>
</operation>

<operation id="1330" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:820 %mul_ln139_6 = mul i32, i32 %add_ln139_12

]]></Node>
<StgValue><ssdm name="mul_ln139_6"/></StgValue>
</operation>

<operation id="1331" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:825 %mul_ln140_6 = mul i32, i32 %sub_ln140_6

]]></Node>
<StgValue><ssdm name="mul_ln140_6"/></StgValue>
</operation>

<operation id="1332" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:861 %sext_ln91_61 = sext i24 %select_ln100_32

]]></Node>
<StgValue><ssdm name="sext_ln91_61"/></StgValue>
</operation>

<operation id="1333" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:864 %sext_ln91_64 = sext i24 %intermed_52_2

]]></Node>
<StgValue><ssdm name="sext_ln91_64"/></StgValue>
</operation>

<operation id="1334" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:865 %sext_ln91_65 = sext i24 %intermed_51_2

]]></Node>
<StgValue><ssdm name="sext_ln91_65"/></StgValue>
</operation>

<operation id="1335" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:868 %sext_ln91_68 = sext i24 %intermed_48_2

]]></Node>
<StgValue><ssdm name="sext_ln91_68"/></StgValue>
</operation>

<operation id="1336" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:933 %mul_ln139_7 = mul i32, i32 %add_ln139_14

]]></Node>
<StgValue><ssdm name="mul_ln139_7"/></StgValue>
</operation>

<operation id="1337" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:938 %mul_ln140_7 = mul i32, i32 %sub_ln140_7

]]></Node>
<StgValue><ssdm name="mul_ln140_7"/></StgValue>
</operation>

<operation id="1338" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:974 %sext_ln160_8 = sext i24 %select_ln100_40

]]></Node>
<StgValue><ssdm name="sext_ln160_8"/></StgValue>
</operation>

<operation id="1339" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:977 %sext_ln160_11 = sext i24 %intermed_60_2

]]></Node>
<StgValue><ssdm name="sext_ln160_11"/></StgValue>
</operation>

<operation id="1340" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:978 %sext_ln160_12 = sext i24 %intermed_59_2

]]></Node>
<StgValue><ssdm name="sext_ln160_12"/></StgValue>
</operation>

<operation id="1341" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:981 %sext_ln160_15 = sext i24 %intermed_56_2

]]></Node>
<StgValue><ssdm name="sext_ln160_15"/></StgValue>
</operation>

<operation id="1342" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:990 %add_ln170 = add i25 %sext_ln91_16, i25 %sext_ln160_15

]]></Node>
<StgValue><ssdm name="add_ln170"/></StgValue>
</operation>

<operation id="1343" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:991 %sext_ln170 = sext i25 %add_ln170

]]></Node>
<StgValue><ssdm name="sext_ln170"/></StgValue>
</operation>

<operation id="1344" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:992 %mul_ln170 = mul i32, i32 %sext_ln170

]]></Node>
<StgValue><ssdm name="mul_ln170"/></StgValue>
</operation>

<operation id="1345" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1004 %add_ln173 = add i25 %sext_ln91_59, i25 %sext_ln91_42

]]></Node>
<StgValue><ssdm name="add_ln173"/></StgValue>
</operation>

<operation id="1346" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1005 %sext_ln173_1 = sext i25 %add_ln173

]]></Node>
<StgValue><ssdm name="sext_ln173_1"/></StgValue>
</operation>

<operation id="1347" st_id="13" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1006 %mul_ln173 = mul i32, i32 %sext_ln173_1

]]></Node>
<StgValue><ssdm name="mul_ln173"/></StgValue>
</operation>

<operation id="1348" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1020 %add_ln180 = add i25 %sext_ln91_68, i25 %sext_ln91_25

]]></Node>
<StgValue><ssdm name="add_ln180"/></StgValue>
</operation>

<operation id="1349" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="30" op_0_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1021 %sext_ln180 = sext i25 %add_ln180

]]></Node>
<StgValue><ssdm name="sext_ln180"/></StgValue>
</operation>

<operation id="1350" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1022 %mul_ln180 = mul i30, i30 %sext_ln180

]]></Node>
<StgValue><ssdm name="mul_ln180"/></StgValue>
</operation>

<operation id="1351" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1245 %add_ln170_6 = add i25 %sext_ln91_13, i25 %sext_ln160_12

]]></Node>
<StgValue><ssdm name="add_ln170_6"/></StgValue>
</operation>

<operation id="1352" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1246 %sext_ln170_3 = sext i25 %add_ln170_6

]]></Node>
<StgValue><ssdm name="sext_ln170_3"/></StgValue>
</operation>

<operation id="1353" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1247 %mul_ln170_3 = mul i32, i32 %sext_ln170_3

]]></Node>
<StgValue><ssdm name="mul_ln170_3"/></StgValue>
</operation>

<operation id="1354" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1259 %add_ln173_3 = add i25 %sext_ln91_56, i25 %sext_ln91_39

]]></Node>
<StgValue><ssdm name="add_ln173_3"/></StgValue>
</operation>

<operation id="1355" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1260 %sext_ln173_7 = sext i25 %add_ln173_3

]]></Node>
<StgValue><ssdm name="sext_ln173_7"/></StgValue>
</operation>

<operation id="1356" st_id="13" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1261 %mul_ln173_3 = mul i32, i32 %sext_ln173_7

]]></Node>
<StgValue><ssdm name="mul_ln173_3"/></StgValue>
</operation>

<operation id="1357" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1275 %add_ln180_6 = add i25 %sext_ln91_65, i25 %sext_ln91_22

]]></Node>
<StgValue><ssdm name="add_ln180_6"/></StgValue>
</operation>

<operation id="1358" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="30" op_0_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1276 %sext_ln180_3 = sext i25 %add_ln180_6

]]></Node>
<StgValue><ssdm name="sext_ln180_3"/></StgValue>
</operation>

<operation id="1359" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1277 %mul_ln180_3 = mul i30, i30 %sext_ln180_3

]]></Node>
<StgValue><ssdm name="mul_ln180_3"/></StgValue>
</operation>

<operation id="1360" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1330 %add_ln170_8 = add i25 %sext_ln91_12, i25 %sext_ln160_11

]]></Node>
<StgValue><ssdm name="add_ln170_8"/></StgValue>
</operation>

<operation id="1361" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1331 %sext_ln170_4 = sext i25 %add_ln170_8

]]></Node>
<StgValue><ssdm name="sext_ln170_4"/></StgValue>
</operation>

<operation id="1362" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1332 %mul_ln170_4 = mul i32, i32 %sext_ln170_4

]]></Node>
<StgValue><ssdm name="mul_ln170_4"/></StgValue>
</operation>

<operation id="1363" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1344 %add_ln173_4 = add i25 %sext_ln91_55, i25 %sext_ln91_38

]]></Node>
<StgValue><ssdm name="add_ln173_4"/></StgValue>
</operation>

<operation id="1364" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="32" op_0_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1345 %sext_ln173_9 = sext i25 %add_ln173_4

]]></Node>
<StgValue><ssdm name="sext_ln173_9"/></StgValue>
</operation>

<operation id="1365" st_id="13" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1346 %mul_ln173_4 = mul i32, i32 %sext_ln173_9

]]></Node>
<StgValue><ssdm name="mul_ln173_4"/></StgValue>
</operation>

<operation id="1366" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1360 %add_ln180_8 = add i25 %sext_ln91_64, i25 %sext_ln91_21

]]></Node>
<StgValue><ssdm name="add_ln180_8"/></StgValue>
</operation>

<operation id="1367" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="30" op_0_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1361 %sext_ln180_4 = sext i25 %add_ln180_8

]]></Node>
<StgValue><ssdm name="sext_ln180_4"/></StgValue>
</operation>

<operation id="1368" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1362 %mul_ln180_4 = mul i30, i30 %sext_ln180_4

]]></Node>
<StgValue><ssdm name="mul_ln180_4"/></StgValue>
</operation>

<operation id="1369" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1585 %add_ln170_14 = add i25 %sext_ln91_9, i25 %sext_ln160_8

]]></Node>
<StgValue><ssdm name="add_ln170_14"/></StgValue>
</operation>

<operation id="1370" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="32" op_0_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1586 %sext_ln170_7 = sext i25 %add_ln170_14

]]></Node>
<StgValue><ssdm name="sext_ln170_7"/></StgValue>
</operation>

<operation id="1371" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1587 %mul_ln170_7 = mul i32, i32 %sext_ln170_7

]]></Node>
<StgValue><ssdm name="mul_ln170_7"/></StgValue>
</operation>

<operation id="1372" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1599 %add_ln173_7 = add i25 %sext_ln91_52, i25 %sext_ln91_35

]]></Node>
<StgValue><ssdm name="add_ln173_7"/></StgValue>
</operation>

<operation id="1373" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="32" op_0_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1600 %sext_ln173_15 = sext i25 %add_ln173_7

]]></Node>
<StgValue><ssdm name="sext_ln173_15"/></StgValue>
</operation>

<operation id="1374" st_id="13" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1601 %mul_ln173_7 = mul i32, i32 %sext_ln173_15

]]></Node>
<StgValue><ssdm name="mul_ln173_7"/></StgValue>
</operation>

<operation id="1375" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1615 %add_ln180_14 = add i25 %sext_ln91_61, i25 %sext_ln91_18

]]></Node>
<StgValue><ssdm name="add_ln180_14"/></StgValue>
</operation>

<operation id="1376" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="30" op_0_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1616 %sext_ln180_7 = sext i25 %add_ln180_14

]]></Node>
<StgValue><ssdm name="sext_ln180_7"/></StgValue>
</operation>

<operation id="1377" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1617 %mul_ln180_7 = mul i30, i30 %sext_ln180_7

]]></Node>
<StgValue><ssdm name="mul_ln180_7"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="1378" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:314 %sext_ln91_1 = sext i24 %select_ln100

]]></Node>
<StgValue><ssdm name="sext_ln91_1"/></StgValue>
</operation>

<operation id="1379" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:315 %sext_ln91_2 = sext i24 %intermed_8_2

]]></Node>
<StgValue><ssdm name="sext_ln91_2"/></StgValue>
</operation>

<operation id="1380" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:318 %sext_ln91_5 = sext i24 %intermed_11_2

]]></Node>
<StgValue><ssdm name="sext_ln91_5"/></StgValue>
</operation>

<operation id="1381" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:319 %sext_ln91_6 = sext i24 %intermed_12_2

]]></Node>
<StgValue><ssdm name="sext_ln91_6"/></StgValue>
</operation>

<operation id="1382" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="30" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:428 %sext_ln182_1 = sext i24 %intermed_16_2

]]></Node>
<StgValue><ssdm name="sext_ln182_1"/></StgValue>
</operation>

<operation id="1383" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="30" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:431 %sext_ln182_4 = sext i24 %intermed_19_2

]]></Node>
<StgValue><ssdm name="sext_ln182_4"/></StgValue>
</operation>

<operation id="1384" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:540 %sext_ln91_27 = sext i24 %select_ln100_16

]]></Node>
<StgValue><ssdm name="sext_ln91_27"/></StgValue>
</operation>

<operation id="1385" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:541 %sext_ln91_28 = sext i24 %intermed_24_2

]]></Node>
<StgValue><ssdm name="sext_ln91_28"/></StgValue>
</operation>

<operation id="1386" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:544 %sext_ln91_31 = sext i24 %intermed_27_2

]]></Node>
<StgValue><ssdm name="sext_ln91_31"/></StgValue>
</operation>

<operation id="1387" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:545 %sext_ln91_32 = sext i24 %intermed_28_2

]]></Node>
<StgValue><ssdm name="sext_ln91_32"/></StgValue>
</operation>

<operation id="1388" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="27" op_0_bw="27" op_1_bw="16" op_2_bw="11">
<![CDATA[
.split4.0.i.i_ifconv:557 %shl_ln91_4 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %mul_ln91_4, i11

]]></Node>
<StgValue><ssdm name="shl_ln91_4"/></StgValue>
</operation>

<operation id="1389" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:558 %or_ln91_4 = or i27 %shl_ln91_4, i27

]]></Node>
<StgValue><ssdm name="or_ln91_4"/></StgValue>
</operation>

<operation id="1390" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="27" op_0_bw="27" op_1_bw="16" op_2_bw="11">
<![CDATA[
.split4.0.i.i_ifconv:564 %trunc_ln93_1 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %trunc_ln93_2, i11

]]></Node>
<StgValue><ssdm name="trunc_ln93_1"/></StgValue>
</operation>

<operation id="1391" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
.split4.0.i.i_ifconv:592 %intermed_32 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %mul_ln91_4, i3

]]></Node>
<StgValue><ssdm name="intermed_32"/></StgValue>
</operation>

<operation id="1392" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:609 %add_ln124_4 = add i27 %or_ln91_4, i27 %trunc_ln93_1

]]></Node>
<StgValue><ssdm name="add_ln124_4"/></StgValue>
</operation>

<operation id="1393" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:610 %sub_ln125_4 = sub i27 %or_ln91_4, i27 %trunc_ln93_1

]]></Node>
<StgValue><ssdm name="sub_ln125_4"/></StgValue>
</operation>

<operation id="1394" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:621 %add_ln135_4 = add i27 %add_ln124_4, i27 %add_ln128_4

]]></Node>
<StgValue><ssdm name="add_ln135_4"/></StgValue>
</operation>

<operation id="1395" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:622 %sub_ln136_4 = sub i27 %add_ln124_4, i27 %add_ln128_4

]]></Node>
<StgValue><ssdm name="sub_ln136_4"/></StgValue>
</operation>

<operation id="1396" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:623 %add_ln137_4 = add i27 %sub_ln125_4, i27 %add_ln127_4

]]></Node>
<StgValue><ssdm name="add_ln137_4"/></StgValue>
</operation>

<operation id="1397" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:624 %sub_ln138_4 = sub i27 %sub_ln125_4, i27 %add_ln127_4

]]></Node>
<StgValue><ssdm name="sub_ln138_4"/></StgValue>
</operation>

<operation id="1398" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:627 %add_ln139_9 = add i32, i32 %mul_ln139_4

]]></Node>
<StgValue><ssdm name="add_ln139_9"/></StgValue>
</operation>

<operation id="1399" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:628 %trunc_ln139_4 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln139_9, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln139_4"/></StgValue>
</operation>

<operation id="1400" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="27" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:629 %sext_ln140_4 = sext i24 %trunc_ln139_4

]]></Node>
<StgValue><ssdm name="sext_ln140_4"/></StgValue>
</operation>

<operation id="1401" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:632 %add_ln140_4 = add i32, i32 %mul_ln140_4

]]></Node>
<StgValue><ssdm name="add_ln140_4"/></StgValue>
</operation>

<operation id="1402" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:633 %trunc_ln140_4 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln140_4, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln140_4"/></StgValue>
</operation>

<operation id="1403" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="27" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:634 %sext_ln143_1 = sext i24 %trunc_ln140_4

]]></Node>
<StgValue><ssdm name="sext_ln143_1"/></StgValue>
</operation>

<operation id="1404" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:635 %add_ln143_4 = add i27 %add_ln135_4, i27 %add_ln129_4

]]></Node>
<StgValue><ssdm name="add_ln143_4"/></StgValue>
</operation>

<operation id="1405" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:636 %add_ln144_4 = add i27 %add_ln137_4, i27 %sext_ln140_4

]]></Node>
<StgValue><ssdm name="add_ln144_4"/></StgValue>
</operation>

<operation id="1406" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:637 %add_ln145_4 = add i27 %sub_ln138_4, i27 %sext_ln143_1

]]></Node>
<StgValue><ssdm name="add_ln145_4"/></StgValue>
</operation>

<operation id="1407" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:638 %add_ln146_4 = add i27 %sub_ln136_4, i27 %add_ln131_4

]]></Node>
<StgValue><ssdm name="add_ln146_4"/></StgValue>
</operation>

<operation id="1408" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:639 %sub_ln147_4 = sub i27 %sub_ln136_4, i27 %add_ln131_4

]]></Node>
<StgValue><ssdm name="sub_ln147_4"/></StgValue>
</operation>

<operation id="1409" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:640 %sub_ln148_4 = sub i27 %sub_ln138_4, i27 %sext_ln143_1

]]></Node>
<StgValue><ssdm name="sub_ln148_4"/></StgValue>
</operation>

<operation id="1410" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:641 %sub_ln149_4 = sub i27 %add_ln137_4, i27 %sext_ln140_4

]]></Node>
<StgValue><ssdm name="sub_ln149_4"/></StgValue>
</operation>

<operation id="1411" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:642 %sub_ln150_4 = sub i27 %add_ln135_4, i27 %add_ln129_4

]]></Node>
<StgValue><ssdm name="sub_ln150_4"/></StgValue>
</operation>

<operation id="1412" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:704 %add_ln137_5 = add i32 %sub_ln125_5, i32 %add_ln127_5

]]></Node>
<StgValue><ssdm name="add_ln137_5"/></StgValue>
</operation>

<operation id="1413" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:705 %sub_ln138_5 = sub i32 %sub_ln125_5, i32 %add_ln127_5

]]></Node>
<StgValue><ssdm name="sub_ln138_5"/></StgValue>
</operation>

<operation id="1414" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:708 %add_ln139_11 = add i32, i32 %mul_ln139_5

]]></Node>
<StgValue><ssdm name="add_ln139_11"/></StgValue>
</operation>

<operation id="1415" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:709 %trunc_ln139_5 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln139_11, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln139_5"/></StgValue>
</operation>

<operation id="1416" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:710 %sext_ln139_3 = sext i24 %trunc_ln139_5

]]></Node>
<StgValue><ssdm name="sext_ln139_3"/></StgValue>
</operation>

<operation id="1417" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:713 %add_ln140_5 = add i32, i32 %mul_ln140_5

]]></Node>
<StgValue><ssdm name="add_ln140_5"/></StgValue>
</operation>

<operation id="1418" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:714 %trunc_ln140_5 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln140_5, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln140_5"/></StgValue>
</operation>

<operation id="1419" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:715 %sext_ln140_5 = sext i24 %trunc_ln140_5

]]></Node>
<StgValue><ssdm name="sext_ln140_5"/></StgValue>
</operation>

<operation id="1420" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:718 %add_ln144_5 = add i32 %add_ln137_5, i32 %sext_ln139_3

]]></Node>
<StgValue><ssdm name="add_ln144_5"/></StgValue>
</operation>

<operation id="1421" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:719 %intermed_41 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln144_5, i32, i32

]]></Node>
<StgValue><ssdm name="intermed_41"/></StgValue>
</operation>

<operation id="1422" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:720 %add_ln145_5 = add i32 %sub_ln138_5, i32 %sext_ln140_5

]]></Node>
<StgValue><ssdm name="add_ln145_5"/></StgValue>
</operation>

<operation id="1423" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:721 %intermed_42 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln145_5, i32, i32

]]></Node>
<StgValue><ssdm name="intermed_42"/></StgValue>
</operation>

<operation id="1424" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:726 %sub_ln148_5 = sub i32 %sub_ln138_5, i32 %sext_ln140_5

]]></Node>
<StgValue><ssdm name="sub_ln148_5"/></StgValue>
</operation>

<operation id="1425" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:727 %intermed_45 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %sub_ln148_5, i32, i32

]]></Node>
<StgValue><ssdm name="intermed_45"/></StgValue>
</operation>

<operation id="1426" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:728 %sub_ln149_5 = sub i32 %add_ln137_5, i32 %sext_ln139_3

]]></Node>
<StgValue><ssdm name="sub_ln149_5"/></StgValue>
</operation>

<operation id="1427" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:729 %intermed_46_1 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %sub_ln149_5, i32, i32

]]></Node>
<StgValue><ssdm name="intermed_46_1"/></StgValue>
</operation>

<operation id="1428" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:732 %intermed_46_2 = select i1 %icmp_ln100_5, i24 %intermed_40_3, i24 %intermed_46_1

]]></Node>
<StgValue><ssdm name="intermed_46_2"/></StgValue>
</operation>

<operation id="1429" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:733 %intermed_45_2 = select i1 %icmp_ln100_5, i24 %intermed_40_3, i24 %intermed_45

]]></Node>
<StgValue><ssdm name="intermed_45_2"/></StgValue>
</operation>

<operation id="1430" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:736 %intermed_42_2 = select i1 %icmp_ln100_5, i24 %intermed_40_3, i24 %intermed_42

]]></Node>
<StgValue><ssdm name="intermed_42_2"/></StgValue>
</operation>

<operation id="1431" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:737 %intermed_41_2 = select i1 %icmp_ln100_5, i24 %intermed_40_3, i24 %intermed_41

]]></Node>
<StgValue><ssdm name="intermed_41_2"/></StgValue>
</operation>

<operation id="1432" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:740 %sext_ln91_44 = sext i24 %select_ln100_24

]]></Node>
<StgValue><ssdm name="sext_ln91_44"/></StgValue>
</operation>

<operation id="1433" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:741 %sext_ln91_45 = sext i24 %intermed_40_2

]]></Node>
<StgValue><ssdm name="sext_ln91_45"/></StgValue>
</operation>

<operation id="1434" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:744 %sext_ln91_48 = sext i24 %intermed_43_2

]]></Node>
<StgValue><ssdm name="sext_ln91_48"/></StgValue>
</operation>

<operation id="1435" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:745 %sext_ln91_49 = sext i24 %intermed_44_2

]]></Node>
<StgValue><ssdm name="sext_ln91_49"/></StgValue>
</operation>

<operation id="1436" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:817 %add_ln137_6 = add i32 %sub_ln125_6, i32 %add_ln127_6

]]></Node>
<StgValue><ssdm name="add_ln137_6"/></StgValue>
</operation>

<operation id="1437" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:818 %sub_ln138_6 = sub i32 %sub_ln125_6, i32 %add_ln127_6

]]></Node>
<StgValue><ssdm name="sub_ln138_6"/></StgValue>
</operation>

<operation id="1438" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:821 %add_ln139_13 = add i32, i32 %mul_ln139_6

]]></Node>
<StgValue><ssdm name="add_ln139_13"/></StgValue>
</operation>

<operation id="1439" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:822 %trunc_ln139_6 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln139_13, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln139_6"/></StgValue>
</operation>

<operation id="1440" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:823 %sext_ln139_4 = sext i24 %trunc_ln139_6

]]></Node>
<StgValue><ssdm name="sext_ln139_4"/></StgValue>
</operation>

<operation id="1441" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:826 %add_ln140_6 = add i32, i32 %mul_ln140_6

]]></Node>
<StgValue><ssdm name="add_ln140_6"/></StgValue>
</operation>

<operation id="1442" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:827 %trunc_ln140_6 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln140_6, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln140_6"/></StgValue>
</operation>

<operation id="1443" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:828 %sext_ln140_6 = sext i24 %trunc_ln140_6

]]></Node>
<StgValue><ssdm name="sext_ln140_6"/></StgValue>
</operation>

<operation id="1444" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:831 %add_ln144_6 = add i32 %add_ln137_6, i32 %sext_ln139_4

]]></Node>
<StgValue><ssdm name="add_ln144_6"/></StgValue>
</operation>

<operation id="1445" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:832 %intermed_49 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln144_6, i32, i32

]]></Node>
<StgValue><ssdm name="intermed_49"/></StgValue>
</operation>

<operation id="1446" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:833 %add_ln145_6 = add i32 %sub_ln138_6, i32 %sext_ln140_6

]]></Node>
<StgValue><ssdm name="add_ln145_6"/></StgValue>
</operation>

<operation id="1447" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:834 %intermed_50 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln145_6, i32, i32

]]></Node>
<StgValue><ssdm name="intermed_50"/></StgValue>
</operation>

<operation id="1448" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:839 %sub_ln148_6 = sub i32 %sub_ln138_6, i32 %sext_ln140_6

]]></Node>
<StgValue><ssdm name="sub_ln148_6"/></StgValue>
</operation>

<operation id="1449" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:840 %intermed_53 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %sub_ln148_6, i32, i32

]]></Node>
<StgValue><ssdm name="intermed_53"/></StgValue>
</operation>

<operation id="1450" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:841 %sub_ln149_6 = sub i32 %add_ln137_6, i32 %sext_ln139_4

]]></Node>
<StgValue><ssdm name="sub_ln149_6"/></StgValue>
</operation>

<operation id="1451" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:842 %intermed_54_1 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %sub_ln149_6, i32, i32

]]></Node>
<StgValue><ssdm name="intermed_54_1"/></StgValue>
</operation>

<operation id="1452" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:845 %intermed_54_2 = select i1 %icmp_ln100_6, i24 %intermed_48_3, i24 %intermed_54_1

]]></Node>
<StgValue><ssdm name="intermed_54_2"/></StgValue>
</operation>

<operation id="1453" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:846 %intermed_53_2 = select i1 %icmp_ln100_6, i24 %intermed_48_3, i24 %intermed_53

]]></Node>
<StgValue><ssdm name="intermed_53_2"/></StgValue>
</operation>

<operation id="1454" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:849 %intermed_50_2 = select i1 %icmp_ln100_6, i24 %intermed_48_3, i24 %intermed_50

]]></Node>
<StgValue><ssdm name="intermed_50_2"/></StgValue>
</operation>

<operation id="1455" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:850 %intermed_49_2 = select i1 %icmp_ln100_6, i24 %intermed_48_3, i24 %intermed_49

]]></Node>
<StgValue><ssdm name="intermed_49_2"/></StgValue>
</operation>

<operation id="1456" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="30" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:854 %sext_ln181_1 = sext i24 %intermed_48_2

]]></Node>
<StgValue><ssdm name="sext_ln181_1"/></StgValue>
</operation>

<operation id="1457" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="30" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:857 %sext_ln181_4 = sext i24 %intermed_51_2

]]></Node>
<StgValue><ssdm name="sext_ln181_4"/></StgValue>
</operation>

<operation id="1458" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:930 %add_ln137_7 = add i32 %sub_ln125_7, i32 %add_ln127_7

]]></Node>
<StgValue><ssdm name="add_ln137_7"/></StgValue>
</operation>

<operation id="1459" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:931 %sub_ln138_7 = sub i32 %sub_ln125_7, i32 %add_ln127_7

]]></Node>
<StgValue><ssdm name="sub_ln138_7"/></StgValue>
</operation>

<operation id="1460" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:934 %add_ln139_15 = add i32, i32 %mul_ln139_7

]]></Node>
<StgValue><ssdm name="add_ln139_15"/></StgValue>
</operation>

<operation id="1461" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:935 %trunc_ln139_7 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln139_15, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln139_7"/></StgValue>
</operation>

<operation id="1462" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:936 %sext_ln139_5 = sext i24 %trunc_ln139_7

]]></Node>
<StgValue><ssdm name="sext_ln139_5"/></StgValue>
</operation>

<operation id="1463" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:939 %add_ln140_7 = add i32, i32 %mul_ln140_7

]]></Node>
<StgValue><ssdm name="add_ln140_7"/></StgValue>
</operation>

<operation id="1464" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:940 %trunc_ln140_7 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln140_7, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln140_7"/></StgValue>
</operation>

<operation id="1465" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:941 %sext_ln140_7 = sext i24 %trunc_ln140_7

]]></Node>
<StgValue><ssdm name="sext_ln140_7"/></StgValue>
</operation>

<operation id="1466" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:944 %add_ln144_7 = add i32 %add_ln137_7, i32 %sext_ln139_5

]]></Node>
<StgValue><ssdm name="add_ln144_7"/></StgValue>
</operation>

<operation id="1467" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:945 %intermed_57 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln144_7, i32, i32

]]></Node>
<StgValue><ssdm name="intermed_57"/></StgValue>
</operation>

<operation id="1468" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:946 %add_ln145_7 = add i32 %sub_ln138_7, i32 %sext_ln140_7

]]></Node>
<StgValue><ssdm name="add_ln145_7"/></StgValue>
</operation>

<operation id="1469" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:947 %intermed_58 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln145_7, i32, i32

]]></Node>
<StgValue><ssdm name="intermed_58"/></StgValue>
</operation>

<operation id="1470" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:952 %sub_ln148_7 = sub i32 %sub_ln138_7, i32 %sext_ln140_7

]]></Node>
<StgValue><ssdm name="sub_ln148_7"/></StgValue>
</operation>

<operation id="1471" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:953 %intermed_61 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %sub_ln148_7, i32, i32

]]></Node>
<StgValue><ssdm name="intermed_61"/></StgValue>
</operation>

<operation id="1472" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:954 %sub_ln149_7 = sub i32 %add_ln137_7, i32 %sext_ln139_5

]]></Node>
<StgValue><ssdm name="sub_ln149_7"/></StgValue>
</operation>

<operation id="1473" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:955 %intermed_62_1 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %sub_ln149_7, i32, i32

]]></Node>
<StgValue><ssdm name="intermed_62_1"/></StgValue>
</operation>

<operation id="1474" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:958 %intermed_62_2 = select i1 %icmp_ln100_7, i24 %intermed_56_3, i24 %intermed_62_1

]]></Node>
<StgValue><ssdm name="intermed_62_2"/></StgValue>
</operation>

<operation id="1475" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:959 %intermed_61_2 = select i1 %icmp_ln100_7, i24 %intermed_56_3, i24 %intermed_61

]]></Node>
<StgValue><ssdm name="intermed_61_2"/></StgValue>
</operation>

<operation id="1476" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:962 %intermed_58_2 = select i1 %icmp_ln100_7, i24 %intermed_56_3, i24 %intermed_58

]]></Node>
<StgValue><ssdm name="intermed_58_2"/></StgValue>
</operation>

<operation id="1477" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:963 %intermed_57_2 = select i1 %icmp_ln100_7, i24 %intermed_56_3, i24 %intermed_57

]]></Node>
<StgValue><ssdm name="intermed_57_2"/></StgValue>
</operation>

<operation id="1478" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:966 %sext_ln160 = sext i24 %select_ln100_40

]]></Node>
<StgValue><ssdm name="sext_ln160"/></StgValue>
</operation>

<operation id="1479" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:967 %sext_ln160_1 = sext i24 %intermed_56_2

]]></Node>
<StgValue><ssdm name="sext_ln160_1"/></StgValue>
</operation>

<operation id="1480" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:970 %sext_ln160_4 = sext i24 %intermed_59_2

]]></Node>
<StgValue><ssdm name="sext_ln160_4"/></StgValue>
</operation>

<operation id="1481" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:971 %sext_ln160_5 = sext i24 %intermed_60_2

]]></Node>
<StgValue><ssdm name="sext_ln160_5"/></StgValue>
</operation>

<operation id="1482" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="19" op_0_bw="19" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:987 %tmp_6 = partselect i19 @_ssdm_op_PartSelect.i19.i27.i32.i32, i27 %add_ln143_4, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="1483" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
.split4.0.i.i_ifconv:988 %select_ln100_42 = select i1 %icmp_ln100_4, i19 %intermed_32, i19 %tmp_6

]]></Node>
<StgValue><ssdm name="select_ln100_42"/></StgValue>
</operation>

<operation id="1484" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:992 %mul_ln170 = mul i32, i32 %sext_ln170

]]></Node>
<StgValue><ssdm name="mul_ln170"/></StgValue>
</operation>

<operation id="1485" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:994 %mul_ln171 = mul i32, i32 %sext_ln91_2

]]></Node>
<StgValue><ssdm name="mul_ln171"/></StgValue>
</operation>

<operation id="1486" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:999 %mul_ln172 = mul i32, i32 %sext_ln160_1

]]></Node>
<StgValue><ssdm name="mul_ln172"/></StgValue>
</operation>

<operation id="1487" st_id="14" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1006 %mul_ln173 = mul i32, i32 %sext_ln173_1

]]></Node>
<StgValue><ssdm name="mul_ln173"/></StgValue>
</operation>

<operation id="1488" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1008 %mul_ln174 = mul i32, i32 %sext_ln91_45

]]></Node>
<StgValue><ssdm name="mul_ln174"/></StgValue>
</operation>

<operation id="1489" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1013 %mul_ln175 = mul i32, i32 %sext_ln91_28

]]></Node>
<StgValue><ssdm name="mul_ln175"/></StgValue>
</operation>

<operation id="1490" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1022 %mul_ln180 = mul i30, i30 %sext_ln180

]]></Node>
<StgValue><ssdm name="mul_ln180"/></StgValue>
</operation>

<operation id="1491" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1024 %mul_ln181 = mul i30, i30 %sext_ln181_1

]]></Node>
<StgValue><ssdm name="mul_ln181"/></StgValue>
</operation>

<operation id="1492" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1027 %mul_ln182 = mul i30, i30 %sext_ln182_1

]]></Node>
<StgValue><ssdm name="mul_ln182"/></StgValue>
</operation>

<operation id="1493" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="19" op_0_bw="19" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1072 %tmp_9 = partselect i19 @_ssdm_op_PartSelect.i19.i27.i32.i32, i27 %add_ln144_4, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="1494" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
.split4.0.i.i_ifconv:1073 %select_ln100_44 = select i1 %icmp_ln100_4, i19 %intermed_32, i19 %tmp_9

]]></Node>
<StgValue><ssdm name="select_ln100_44"/></StgValue>
</operation>

<operation id="1495" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="19" op_0_bw="19" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1157 %tmp_1 = partselect i19 @_ssdm_op_PartSelect.i19.i27.i32.i32, i27 %add_ln145_4, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1496" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
.split4.0.i.i_ifconv:1158 %select_ln100_46 = select i1 %icmp_ln100_4, i19 %intermed_32, i19 %tmp_1

]]></Node>
<StgValue><ssdm name="select_ln100_46"/></StgValue>
</operation>

<operation id="1497" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="19" op_0_bw="19" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1242 %tmp_3 = partselect i19 @_ssdm_op_PartSelect.i19.i27.i32.i32, i27 %add_ln146_4, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1498" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
.split4.0.i.i_ifconv:1243 %select_ln100_48 = select i1 %icmp_ln100_4, i19 %intermed_32, i19 %tmp_3

]]></Node>
<StgValue><ssdm name="select_ln100_48"/></StgValue>
</operation>

<operation id="1499" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1247 %mul_ln170_3 = mul i32, i32 %sext_ln170_3

]]></Node>
<StgValue><ssdm name="mul_ln170_3"/></StgValue>
</operation>

<operation id="1500" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1249 %mul_ln171_3 = mul i32, i32 %sext_ln91_5

]]></Node>
<StgValue><ssdm name="mul_ln171_3"/></StgValue>
</operation>

<operation id="1501" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1254 %mul_ln172_3 = mul i32, i32 %sext_ln160_4

]]></Node>
<StgValue><ssdm name="mul_ln172_3"/></StgValue>
</operation>

<operation id="1502" st_id="14" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1261 %mul_ln173_3 = mul i32, i32 %sext_ln173_7

]]></Node>
<StgValue><ssdm name="mul_ln173_3"/></StgValue>
</operation>

<operation id="1503" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1263 %mul_ln174_3 = mul i32, i32 %sext_ln91_48

]]></Node>
<StgValue><ssdm name="mul_ln174_3"/></StgValue>
</operation>

<operation id="1504" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1268 %mul_ln175_3 = mul i32, i32 %sext_ln91_31

]]></Node>
<StgValue><ssdm name="mul_ln175_3"/></StgValue>
</operation>

<operation id="1505" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1277 %mul_ln180_3 = mul i30, i30 %sext_ln180_3

]]></Node>
<StgValue><ssdm name="mul_ln180_3"/></StgValue>
</operation>

<operation id="1506" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1279 %mul_ln181_3 = mul i30, i30 %sext_ln181_4

]]></Node>
<StgValue><ssdm name="mul_ln181_3"/></StgValue>
</operation>

<operation id="1507" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1282 %mul_ln182_3 = mul i30, i30 %sext_ln182_4

]]></Node>
<StgValue><ssdm name="mul_ln182_3"/></StgValue>
</operation>

<operation id="1508" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="19" op_0_bw="19" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1327 %tmp_10 = partselect i19 @_ssdm_op_PartSelect.i19.i27.i32.i32, i27 %sub_ln147_4, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1509" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
.split4.0.i.i_ifconv:1328 %select_ln100_50 = select i1 %icmp_ln100_4, i19 %intermed_32, i19 %tmp_10

]]></Node>
<StgValue><ssdm name="select_ln100_50"/></StgValue>
</operation>

<operation id="1510" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1332 %mul_ln170_4 = mul i32, i32 %sext_ln170_4

]]></Node>
<StgValue><ssdm name="mul_ln170_4"/></StgValue>
</operation>

<operation id="1511" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1334 %mul_ln171_4 = mul i32, i32 %sext_ln91_6

]]></Node>
<StgValue><ssdm name="mul_ln171_4"/></StgValue>
</operation>

<operation id="1512" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1339 %mul_ln172_4 = mul i32, i32 %sext_ln160_5

]]></Node>
<StgValue><ssdm name="mul_ln172_4"/></StgValue>
</operation>

<operation id="1513" st_id="14" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1346 %mul_ln173_4 = mul i32, i32 %sext_ln173_9

]]></Node>
<StgValue><ssdm name="mul_ln173_4"/></StgValue>
</operation>

<operation id="1514" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1348 %mul_ln174_4 = mul i32, i32 %sext_ln91_49

]]></Node>
<StgValue><ssdm name="mul_ln174_4"/></StgValue>
</operation>

<operation id="1515" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1353 %mul_ln175_4 = mul i32, i32 %sext_ln91_32

]]></Node>
<StgValue><ssdm name="mul_ln175_4"/></StgValue>
</operation>

<operation id="1516" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1362 %mul_ln180_4 = mul i30, i30 %sext_ln180_4

]]></Node>
<StgValue><ssdm name="mul_ln180_4"/></StgValue>
</operation>

<operation id="1517" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="19" op_0_bw="19" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1412 %tmp_12 = partselect i19 @_ssdm_op_PartSelect.i19.i27.i32.i32, i27 %sub_ln148_4, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="1518" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
.split4.0.i.i_ifconv:1413 %select_ln100_52 = select i1 %icmp_ln100_4, i19 %intermed_32, i19 %tmp_12

]]></Node>
<StgValue><ssdm name="select_ln100_52"/></StgValue>
</operation>

<operation id="1519" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="19" op_0_bw="19" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1497 %tmp_14 = partselect i19 @_ssdm_op_PartSelect.i19.i27.i32.i32, i27 %sub_ln149_4, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="1520" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
.split4.0.i.i_ifconv:1498 %select_ln100_54 = select i1 %icmp_ln100_4, i19 %intermed_32, i19 %tmp_14

]]></Node>
<StgValue><ssdm name="select_ln100_54"/></StgValue>
</operation>

<operation id="1521" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="19" op_0_bw="19" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1582 %tmp_16 = partselect i19 @_ssdm_op_PartSelect.i19.i27.i32.i32, i27 %sub_ln150_4, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="1522" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
.split4.0.i.i_ifconv:1583 %select_ln100_56 = select i1 %icmp_ln100_4, i19 %intermed_32, i19 %tmp_16

]]></Node>
<StgValue><ssdm name="select_ln100_56"/></StgValue>
</operation>

<operation id="1523" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1587 %mul_ln170_7 = mul i32, i32 %sext_ln170_7

]]></Node>
<StgValue><ssdm name="mul_ln170_7"/></StgValue>
</operation>

<operation id="1524" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1589 %mul_ln171_7 = mul i32, i32 %sext_ln91_1

]]></Node>
<StgValue><ssdm name="mul_ln171_7"/></StgValue>
</operation>

<operation id="1525" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1594 %mul_ln172_7 = mul i32, i32 %sext_ln160

]]></Node>
<StgValue><ssdm name="mul_ln172_7"/></StgValue>
</operation>

<operation id="1526" st_id="14" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1601 %mul_ln173_7 = mul i32, i32 %sext_ln173_15

]]></Node>
<StgValue><ssdm name="mul_ln173_7"/></StgValue>
</operation>

<operation id="1527" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1603 %mul_ln174_7 = mul i32, i32 %sext_ln91_44

]]></Node>
<StgValue><ssdm name="mul_ln174_7"/></StgValue>
</operation>

<operation id="1528" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1608 %mul_ln175_7 = mul i32, i32 %sext_ln91_27

]]></Node>
<StgValue><ssdm name="mul_ln175_7"/></StgValue>
</operation>

<operation id="1529" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1617 %mul_ln180_7 = mul i30, i30 %sext_ln180_7

]]></Node>
<StgValue><ssdm name="mul_ln180_7"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1530" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="ignore_dc_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="27" op_0_bw="27" op_1_bw="16" op_2_bw="11">
<![CDATA[
.split4.0.i.i_ifconv:131 %shl_ln = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %mul_ln91, i11

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="1531" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:132 %cond_i_0_i_i = select i1 %ignore_dc_read, i27, i27 %shl_ln

]]></Node>
<StgValue><ssdm name="cond_i_0_i_i"/></StgValue>
</operation>

<operation id="1532" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:133 %or_ln91 = or i27 %cond_i_0_i_i, i27

]]></Node>
<StgValue><ssdm name="or_ln91"/></StgValue>
</operation>

<operation id="1533" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="27" op_0_bw="27" op_1_bw="16" op_2_bw="11">
<![CDATA[
.split4.0.i.i_ifconv:139 %trunc_ln = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %trunc_ln93, i11

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="1534" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:183 %add_ln124 = add i27 %or_ln91, i27 %trunc_ln

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="1535" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:184 %sub_ln125 = sub i27 %or_ln91, i27 %trunc_ln

]]></Node>
<StgValue><ssdm name="sub_ln125"/></StgValue>
</operation>

<operation id="1536" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:323 %sext_ln91_10 = sext i24 %intermed_14_2

]]></Node>
<StgValue><ssdm name="sext_ln91_10"/></StgValue>
</operation>

<operation id="1537" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:324 %sext_ln91_11 = sext i24 %intermed_13_2

]]></Node>
<StgValue><ssdm name="sext_ln91_11"/></StgValue>
</operation>

<operation id="1538" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:327 %sext_ln91_14 = sext i24 %intermed_10_2

]]></Node>
<StgValue><ssdm name="sext_ln91_14"/></StgValue>
</operation>

<operation id="1539" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:328 %sext_ln91_15 = sext i24 %intermed_9_2

]]></Node>
<StgValue><ssdm name="sext_ln91_15"/></StgValue>
</operation>

<operation id="1540" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="30" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:427 %sext_ln182 = sext i24 %select_ln100_8

]]></Node>
<StgValue><ssdm name="sext_ln182"/></StgValue>
</operation>

<operation id="1541" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="30" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:432 %sext_ln182_5 = sext i24 %intermed_20_2

]]></Node>
<StgValue><ssdm name="sext_ln182_5"/></StgValue>
</operation>

<operation id="1542" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:436 %sext_ln91_19 = sext i24 %intermed_22_2

]]></Node>
<StgValue><ssdm name="sext_ln91_19"/></StgValue>
</operation>

<operation id="1543" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:437 %sext_ln91_20 = sext i24 %intermed_21_2

]]></Node>
<StgValue><ssdm name="sext_ln91_20"/></StgValue>
</operation>

<operation id="1544" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:440 %sext_ln91_23 = sext i24 %intermed_18_2

]]></Node>
<StgValue><ssdm name="sext_ln91_23"/></StgValue>
</operation>

<operation id="1545" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:441 %sext_ln91_24 = sext i24 %intermed_17_2

]]></Node>
<StgValue><ssdm name="sext_ln91_24"/></StgValue>
</operation>

<operation id="1546" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:549 %sext_ln91_36 = sext i24 %intermed_30_2

]]></Node>
<StgValue><ssdm name="sext_ln91_36"/></StgValue>
</operation>

<operation id="1547" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:550 %sext_ln91_37 = sext i24 %intermed_29_2

]]></Node>
<StgValue><ssdm name="sext_ln91_37"/></StgValue>
</operation>

<operation id="1548" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:553 %sext_ln91_40 = sext i24 %intermed_26_2

]]></Node>
<StgValue><ssdm name="sext_ln91_40"/></StgValue>
</operation>

<operation id="1549" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:554 %sext_ln91_41 = sext i24 %intermed_25_2

]]></Node>
<StgValue><ssdm name="sext_ln91_41"/></StgValue>
</operation>

<operation id="1550" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:749 %sext_ln91_53 = sext i24 %intermed_46_2

]]></Node>
<StgValue><ssdm name="sext_ln91_53"/></StgValue>
</operation>

<operation id="1551" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:750 %sext_ln91_54 = sext i24 %intermed_45_2

]]></Node>
<StgValue><ssdm name="sext_ln91_54"/></StgValue>
</operation>

<operation id="1552" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:753 %sext_ln91_57 = sext i24 %intermed_42_2

]]></Node>
<StgValue><ssdm name="sext_ln91_57"/></StgValue>
</operation>

<operation id="1553" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:754 %sext_ln91_58 = sext i24 %intermed_41_2

]]></Node>
<StgValue><ssdm name="sext_ln91_58"/></StgValue>
</operation>

<operation id="1554" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="30" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:853 %sext_ln181 = sext i24 %select_ln100_32

]]></Node>
<StgValue><ssdm name="sext_ln181"/></StgValue>
</operation>

<operation id="1555" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="30" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:858 %sext_ln181_5 = sext i24 %intermed_52_2

]]></Node>
<StgValue><ssdm name="sext_ln181_5"/></StgValue>
</operation>

<operation id="1556" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:862 %sext_ln91_62 = sext i24 %intermed_54_2

]]></Node>
<StgValue><ssdm name="sext_ln91_62"/></StgValue>
</operation>

<operation id="1557" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:863 %sext_ln91_63 = sext i24 %intermed_53_2

]]></Node>
<StgValue><ssdm name="sext_ln91_63"/></StgValue>
</operation>

<operation id="1558" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:866 %sext_ln91_66 = sext i24 %intermed_50_2

]]></Node>
<StgValue><ssdm name="sext_ln91_66"/></StgValue>
</operation>

<operation id="1559" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:867 %sext_ln91_67 = sext i24 %intermed_49_2

]]></Node>
<StgValue><ssdm name="sext_ln91_67"/></StgValue>
</operation>

<operation id="1560" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:975 %sext_ln160_9 = sext i24 %intermed_62_2

]]></Node>
<StgValue><ssdm name="sext_ln160_9"/></StgValue>
</operation>

<operation id="1561" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:976 %sext_ln160_10 = sext i24 %intermed_61_2

]]></Node>
<StgValue><ssdm name="sext_ln160_10"/></StgValue>
</operation>

<operation id="1562" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:979 %sext_ln160_13 = sext i24 %intermed_58_2

]]></Node>
<StgValue><ssdm name="sext_ln160_13"/></StgValue>
</operation>

<operation id="1563" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="25" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:980 %sext_ln160_14 = sext i24 %intermed_57_2

]]></Node>
<StgValue><ssdm name="sext_ln160_14"/></StgValue>
</operation>

<operation id="1564" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="19" op_0_bw="19" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:982 %tmp_4 = partselect i19 @_ssdm_op_PartSelect.i19.i27.i32.i32, i27 %cond_i_0_i_i, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1565" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:992 %mul_ln170 = mul i32, i32 %sext_ln170

]]></Node>
<StgValue><ssdm name="mul_ln170"/></StgValue>
</operation>

<operation id="1566" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:993 %add_ln170_1 = add i32, i32 %mul_ln170

]]></Node>
<StgValue><ssdm name="add_ln170_1"/></StgValue>
</operation>

<operation id="1567" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:994 %mul_ln171 = mul i32, i32 %sext_ln91_2

]]></Node>
<StgValue><ssdm name="mul_ln171"/></StgValue>
</operation>

<operation id="1568" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:999 %mul_ln172 = mul i32, i32 %sext_ln160_1

]]></Node>
<StgValue><ssdm name="mul_ln172"/></StgValue>
</operation>

<operation id="1569" st_id="15" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1006 %mul_ln173 = mul i32, i32 %sext_ln173_1

]]></Node>
<StgValue><ssdm name="mul_ln173"/></StgValue>
</operation>

<operation id="1570" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1008 %mul_ln174 = mul i32, i32 %sext_ln91_45

]]></Node>
<StgValue><ssdm name="mul_ln174"/></StgValue>
</operation>

<operation id="1571" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1013 %mul_ln175 = mul i32, i32 %sext_ln91_28

]]></Node>
<StgValue><ssdm name="mul_ln175"/></StgValue>
</operation>

<operation id="1572" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1022 %mul_ln180 = mul i30, i30 %sext_ln180

]]></Node>
<StgValue><ssdm name="mul_ln180"/></StgValue>
</operation>

<operation id="1573" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1023 %add_ln180_1 = add i30, i30 %mul_ln180

]]></Node>
<StgValue><ssdm name="add_ln180_1"/></StgValue>
</operation>

<operation id="1574" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1024 %mul_ln181 = mul i30, i30 %sext_ln181_1

]]></Node>
<StgValue><ssdm name="mul_ln181"/></StgValue>
</operation>

<operation id="1575" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1027 %mul_ln182 = mul i30, i30 %sext_ln182_1

]]></Node>
<StgValue><ssdm name="mul_ln182"/></StgValue>
</operation>

<operation id="1576" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1075 %add_ln170_2 = add i25 %sext_ln91_15, i25 %sext_ln160_14

]]></Node>
<StgValue><ssdm name="add_ln170_2"/></StgValue>
</operation>

<operation id="1577" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1076 %sext_ln170_1 = sext i25 %add_ln170_2

]]></Node>
<StgValue><ssdm name="sext_ln170_1"/></StgValue>
</operation>

<operation id="1578" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1077 %mul_ln170_1 = mul i32, i32 %sext_ln170_1

]]></Node>
<StgValue><ssdm name="mul_ln170_1"/></StgValue>
</operation>

<operation id="1579" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1089 %add_ln173_1 = add i25 %sext_ln91_58, i25 %sext_ln91_41

]]></Node>
<StgValue><ssdm name="add_ln173_1"/></StgValue>
</operation>

<operation id="1580" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1090 %sext_ln173_3 = sext i25 %add_ln173_1

]]></Node>
<StgValue><ssdm name="sext_ln173_3"/></StgValue>
</operation>

<operation id="1581" st_id="15" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1091 %mul_ln173_1 = mul i32, i32 %sext_ln173_3

]]></Node>
<StgValue><ssdm name="mul_ln173_1"/></StgValue>
</operation>

<operation id="1582" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1105 %add_ln180_2 = add i25 %sext_ln91_67, i25 %sext_ln91_24

]]></Node>
<StgValue><ssdm name="add_ln180_2"/></StgValue>
</operation>

<operation id="1583" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="30" op_0_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1106 %sext_ln180_1 = sext i25 %add_ln180_2

]]></Node>
<StgValue><ssdm name="sext_ln180_1"/></StgValue>
</operation>

<operation id="1584" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1107 %mul_ln180_1 = mul i30, i30 %sext_ln180_1

]]></Node>
<StgValue><ssdm name="mul_ln180_1"/></StgValue>
</operation>

<operation id="1585" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1160 %add_ln170_4 = add i25 %sext_ln91_14, i25 %sext_ln160_13

]]></Node>
<StgValue><ssdm name="add_ln170_4"/></StgValue>
</operation>

<operation id="1586" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1161 %sext_ln170_2 = sext i25 %add_ln170_4

]]></Node>
<StgValue><ssdm name="sext_ln170_2"/></StgValue>
</operation>

<operation id="1587" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1162 %mul_ln170_2 = mul i32, i32 %sext_ln170_2

]]></Node>
<StgValue><ssdm name="mul_ln170_2"/></StgValue>
</operation>

<operation id="1588" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1174 %add_ln173_2 = add i25 %sext_ln91_57, i25 %sext_ln91_40

]]></Node>
<StgValue><ssdm name="add_ln173_2"/></StgValue>
</operation>

<operation id="1589" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="32" op_0_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1175 %sext_ln173_5 = sext i25 %add_ln173_2

]]></Node>
<StgValue><ssdm name="sext_ln173_5"/></StgValue>
</operation>

<operation id="1590" st_id="15" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1176 %mul_ln173_2 = mul i32, i32 %sext_ln173_5

]]></Node>
<StgValue><ssdm name="mul_ln173_2"/></StgValue>
</operation>

<operation id="1591" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1190 %add_ln180_4 = add i25 %sext_ln91_66, i25 %sext_ln91_23

]]></Node>
<StgValue><ssdm name="add_ln180_4"/></StgValue>
</operation>

<operation id="1592" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="30" op_0_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1191 %sext_ln180_2 = sext i25 %add_ln180_4

]]></Node>
<StgValue><ssdm name="sext_ln180_2"/></StgValue>
</operation>

<operation id="1593" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1192 %mul_ln180_2 = mul i30, i30 %sext_ln180_2

]]></Node>
<StgValue><ssdm name="mul_ln180_2"/></StgValue>
</operation>

<operation id="1594" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1247 %mul_ln170_3 = mul i32, i32 %sext_ln170_3

]]></Node>
<StgValue><ssdm name="mul_ln170_3"/></StgValue>
</operation>

<operation id="1595" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1248 %add_ln170_7 = add i32, i32 %mul_ln170_3

]]></Node>
<StgValue><ssdm name="add_ln170_7"/></StgValue>
</operation>

<operation id="1596" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1249 %mul_ln171_3 = mul i32, i32 %sext_ln91_5

]]></Node>
<StgValue><ssdm name="mul_ln171_3"/></StgValue>
</operation>

<operation id="1597" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1254 %mul_ln172_3 = mul i32, i32 %sext_ln160_4

]]></Node>
<StgValue><ssdm name="mul_ln172_3"/></StgValue>
</operation>

<operation id="1598" st_id="15" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1261 %mul_ln173_3 = mul i32, i32 %sext_ln173_7

]]></Node>
<StgValue><ssdm name="mul_ln173_3"/></StgValue>
</operation>

<operation id="1599" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1263 %mul_ln174_3 = mul i32, i32 %sext_ln91_48

]]></Node>
<StgValue><ssdm name="mul_ln174_3"/></StgValue>
</operation>

<operation id="1600" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1268 %mul_ln175_3 = mul i32, i32 %sext_ln91_31

]]></Node>
<StgValue><ssdm name="mul_ln175_3"/></StgValue>
</operation>

<operation id="1601" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1277 %mul_ln180_3 = mul i30, i30 %sext_ln180_3

]]></Node>
<StgValue><ssdm name="mul_ln180_3"/></StgValue>
</operation>

<operation id="1602" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1278 %add_ln180_7 = add i30, i30 %mul_ln180_3

]]></Node>
<StgValue><ssdm name="add_ln180_7"/></StgValue>
</operation>

<operation id="1603" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1279 %mul_ln181_3 = mul i30, i30 %sext_ln181_4

]]></Node>
<StgValue><ssdm name="mul_ln181_3"/></StgValue>
</operation>

<operation id="1604" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1282 %mul_ln182_3 = mul i30, i30 %sext_ln182_4

]]></Node>
<StgValue><ssdm name="mul_ln182_3"/></StgValue>
</operation>

<operation id="1605" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1332 %mul_ln170_4 = mul i32, i32 %sext_ln170_4

]]></Node>
<StgValue><ssdm name="mul_ln170_4"/></StgValue>
</operation>

<operation id="1606" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1333 %add_ln170_9 = add i32, i32 %mul_ln170_4

]]></Node>
<StgValue><ssdm name="add_ln170_9"/></StgValue>
</operation>

<operation id="1607" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1334 %mul_ln171_4 = mul i32, i32 %sext_ln91_6

]]></Node>
<StgValue><ssdm name="mul_ln171_4"/></StgValue>
</operation>

<operation id="1608" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1339 %mul_ln172_4 = mul i32, i32 %sext_ln160_5

]]></Node>
<StgValue><ssdm name="mul_ln172_4"/></StgValue>
</operation>

<operation id="1609" st_id="15" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1346 %mul_ln173_4 = mul i32, i32 %sext_ln173_9

]]></Node>
<StgValue><ssdm name="mul_ln173_4"/></StgValue>
</operation>

<operation id="1610" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1348 %mul_ln174_4 = mul i32, i32 %sext_ln91_49

]]></Node>
<StgValue><ssdm name="mul_ln174_4"/></StgValue>
</operation>

<operation id="1611" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1353 %mul_ln175_4 = mul i32, i32 %sext_ln91_32

]]></Node>
<StgValue><ssdm name="mul_ln175_4"/></StgValue>
</operation>

<operation id="1612" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1362 %mul_ln180_4 = mul i30, i30 %sext_ln180_4

]]></Node>
<StgValue><ssdm name="mul_ln180_4"/></StgValue>
</operation>

<operation id="1613" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1363 %add_ln180_9 = add i30, i30 %mul_ln180_4

]]></Node>
<StgValue><ssdm name="add_ln180_9"/></StgValue>
</operation>

<operation id="1614" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1364 %mul_ln181_4 = mul i30, i30 %sext_ln181_5

]]></Node>
<StgValue><ssdm name="mul_ln181_4"/></StgValue>
</operation>

<operation id="1615" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1367 %mul_ln182_4 = mul i30, i30 %sext_ln182_5

]]></Node>
<StgValue><ssdm name="mul_ln182_4"/></StgValue>
</operation>

<operation id="1616" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1415 %add_ln170_10 = add i25 %sext_ln91_11, i25 %sext_ln160_10

]]></Node>
<StgValue><ssdm name="add_ln170_10"/></StgValue>
</operation>

<operation id="1617" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="32" op_0_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1416 %sext_ln170_5 = sext i25 %add_ln170_10

]]></Node>
<StgValue><ssdm name="sext_ln170_5"/></StgValue>
</operation>

<operation id="1618" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1417 %mul_ln170_5 = mul i32, i32 %sext_ln170_5

]]></Node>
<StgValue><ssdm name="mul_ln170_5"/></StgValue>
</operation>

<operation id="1619" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1429 %add_ln173_5 = add i25 %sext_ln91_54, i25 %sext_ln91_37

]]></Node>
<StgValue><ssdm name="add_ln173_5"/></StgValue>
</operation>

<operation id="1620" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="32" op_0_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1430 %sext_ln173_11 = sext i25 %add_ln173_5

]]></Node>
<StgValue><ssdm name="sext_ln173_11"/></StgValue>
</operation>

<operation id="1621" st_id="15" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1431 %mul_ln173_5 = mul i32, i32 %sext_ln173_11

]]></Node>
<StgValue><ssdm name="mul_ln173_5"/></StgValue>
</operation>

<operation id="1622" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1445 %add_ln180_10 = add i25 %sext_ln91_63, i25 %sext_ln91_20

]]></Node>
<StgValue><ssdm name="add_ln180_10"/></StgValue>
</operation>

<operation id="1623" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="30" op_0_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1446 %sext_ln180_5 = sext i25 %add_ln180_10

]]></Node>
<StgValue><ssdm name="sext_ln180_5"/></StgValue>
</operation>

<operation id="1624" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1447 %mul_ln180_5 = mul i30, i30 %sext_ln180_5

]]></Node>
<StgValue><ssdm name="mul_ln180_5"/></StgValue>
</operation>

<operation id="1625" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1500 %add_ln170_12 = add i25 %sext_ln91_10, i25 %sext_ln160_9

]]></Node>
<StgValue><ssdm name="add_ln170_12"/></StgValue>
</operation>

<operation id="1626" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="32" op_0_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1501 %sext_ln170_6 = sext i25 %add_ln170_12

]]></Node>
<StgValue><ssdm name="sext_ln170_6"/></StgValue>
</operation>

<operation id="1627" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1502 %mul_ln170_6 = mul i32, i32 %sext_ln170_6

]]></Node>
<StgValue><ssdm name="mul_ln170_6"/></StgValue>
</operation>

<operation id="1628" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1514 %add_ln173_6 = add i25 %sext_ln91_53, i25 %sext_ln91_36

]]></Node>
<StgValue><ssdm name="add_ln173_6"/></StgValue>
</operation>

<operation id="1629" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="32" op_0_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1515 %sext_ln173_13 = sext i25 %add_ln173_6

]]></Node>
<StgValue><ssdm name="sext_ln173_13"/></StgValue>
</operation>

<operation id="1630" st_id="15" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1516 %mul_ln173_6 = mul i32, i32 %sext_ln173_13

]]></Node>
<StgValue><ssdm name="mul_ln173_6"/></StgValue>
</operation>

<operation id="1631" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1530 %add_ln180_12 = add i25 %sext_ln91_62, i25 %sext_ln91_19

]]></Node>
<StgValue><ssdm name="add_ln180_12"/></StgValue>
</operation>

<operation id="1632" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="30" op_0_bw="25">
<![CDATA[
.split4.0.i.i_ifconv:1531 %sext_ln180_6 = sext i25 %add_ln180_12

]]></Node>
<StgValue><ssdm name="sext_ln180_6"/></StgValue>
</operation>

<operation id="1633" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1532 %mul_ln180_6 = mul i30, i30 %sext_ln180_6

]]></Node>
<StgValue><ssdm name="mul_ln180_6"/></StgValue>
</operation>

<operation id="1634" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1587 %mul_ln170_7 = mul i32, i32 %sext_ln170_7

]]></Node>
<StgValue><ssdm name="mul_ln170_7"/></StgValue>
</operation>

<operation id="1635" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1588 %add_ln170_15 = add i32, i32 %mul_ln170_7

]]></Node>
<StgValue><ssdm name="add_ln170_15"/></StgValue>
</operation>

<operation id="1636" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1589 %mul_ln171_7 = mul i32, i32 %sext_ln91_1

]]></Node>
<StgValue><ssdm name="mul_ln171_7"/></StgValue>
</operation>

<operation id="1637" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1594 %mul_ln172_7 = mul i32, i32 %sext_ln160

]]></Node>
<StgValue><ssdm name="mul_ln172_7"/></StgValue>
</operation>

<operation id="1638" st_id="15" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1601 %mul_ln173_7 = mul i32, i32 %sext_ln173_15

]]></Node>
<StgValue><ssdm name="mul_ln173_7"/></StgValue>
</operation>

<operation id="1639" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1603 %mul_ln174_7 = mul i32, i32 %sext_ln91_44

]]></Node>
<StgValue><ssdm name="mul_ln174_7"/></StgValue>
</operation>

<operation id="1640" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1608 %mul_ln175_7 = mul i32, i32 %sext_ln91_27

]]></Node>
<StgValue><ssdm name="mul_ln175_7"/></StgValue>
</operation>

<operation id="1641" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1617 %mul_ln180_7 = mul i30, i30 %sext_ln180_7

]]></Node>
<StgValue><ssdm name="mul_ln180_7"/></StgValue>
</operation>

<operation id="1642" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1618 %add_ln180_15 = add i30, i30 %mul_ln180_7

]]></Node>
<StgValue><ssdm name="add_ln180_15"/></StgValue>
</operation>

<operation id="1643" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1619 %mul_ln181_7 = mul i30, i30 %sext_ln181

]]></Node>
<StgValue><ssdm name="mul_ln181_7"/></StgValue>
</operation>

<operation id="1644" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1622 %mul_ln182_7 = mul i30, i30 %sext_ln182

]]></Node>
<StgValue><ssdm name="mul_ln182_7"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1645" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:195 %add_ln135 = add i27 %add_ln124, i27 %add_ln128

]]></Node>
<StgValue><ssdm name="add_ln135"/></StgValue>
</operation>

<operation id="1646" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:196 %sub_ln136 = sub i27 %add_ln124, i27 %add_ln128

]]></Node>
<StgValue><ssdm name="sub_ln136"/></StgValue>
</operation>

<operation id="1647" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:197 %add_ln137 = add i27 %sub_ln125, i27 %add_ln127

]]></Node>
<StgValue><ssdm name="add_ln137"/></StgValue>
</operation>

<operation id="1648" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:198 %sub_ln138 = sub i27 %sub_ln125, i27 %add_ln127

]]></Node>
<StgValue><ssdm name="sub_ln138"/></StgValue>
</operation>

<operation id="1649" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="27" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:203 %sext_ln140 = sext i24 %trunc_ln7

]]></Node>
<StgValue><ssdm name="sext_ln140"/></StgValue>
</operation>

<operation id="1650" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="27" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:208 %sext_ln143 = sext i24 %trunc_ln8

]]></Node>
<StgValue><ssdm name="sext_ln143"/></StgValue>
</operation>

<operation id="1651" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:209 %add_ln143 = add i27 %add_ln135, i27 %add_ln129

]]></Node>
<StgValue><ssdm name="add_ln143"/></StgValue>
</operation>

<operation id="1652" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:210 %add_ln144 = add i27 %add_ln137, i27 %sext_ln140

]]></Node>
<StgValue><ssdm name="add_ln144"/></StgValue>
</operation>

<operation id="1653" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:211 %add_ln145 = add i27 %sub_ln138, i27 %sext_ln143

]]></Node>
<StgValue><ssdm name="add_ln145"/></StgValue>
</operation>

<operation id="1654" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:212 %add_ln146 = add i27 %sub_ln136, i27 %add_ln131

]]></Node>
<StgValue><ssdm name="add_ln146"/></StgValue>
</operation>

<operation id="1655" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:213 %sub_ln147 = sub i27 %sub_ln136, i27 %add_ln131

]]></Node>
<StgValue><ssdm name="sub_ln147"/></StgValue>
</operation>

<operation id="1656" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:214 %sub_ln148 = sub i27 %sub_ln138, i27 %sext_ln143

]]></Node>
<StgValue><ssdm name="sub_ln148"/></StgValue>
</operation>

<operation id="1657" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:215 %sub_ln149 = sub i27 %add_ln137, i27 %sext_ln140

]]></Node>
<StgValue><ssdm name="sub_ln149"/></StgValue>
</operation>

<operation id="1658" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:216 %sub_ln150 = sub i27 %add_ln135, i27 %add_ln129

]]></Node>
<StgValue><ssdm name="sub_ln150"/></StgValue>
</operation>

<operation id="1659" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:316 %sext_ln91_3 = sext i24 %intermed_9_2

]]></Node>
<StgValue><ssdm name="sext_ln91_3"/></StgValue>
</operation>

<operation id="1660" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:317 %sext_ln91_4 = sext i24 %intermed_10_2

]]></Node>
<StgValue><ssdm name="sext_ln91_4"/></StgValue>
</operation>

<operation id="1661" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:320 %sext_ln91_7 = sext i24 %intermed_13_2

]]></Node>
<StgValue><ssdm name="sext_ln91_7"/></StgValue>
</operation>

<operation id="1662" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:321 %sext_ln91_8 = sext i24 %intermed_14_2

]]></Node>
<StgValue><ssdm name="sext_ln91_8"/></StgValue>
</operation>

<operation id="1663" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:542 %sext_ln91_29 = sext i24 %intermed_25_2

]]></Node>
<StgValue><ssdm name="sext_ln91_29"/></StgValue>
</operation>

<operation id="1664" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:543 %sext_ln91_30 = sext i24 %intermed_26_2

]]></Node>
<StgValue><ssdm name="sext_ln91_30"/></StgValue>
</operation>

<operation id="1665" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:546 %sext_ln91_33 = sext i24 %intermed_29_2

]]></Node>
<StgValue><ssdm name="sext_ln91_33"/></StgValue>
</operation>

<operation id="1666" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:547 %sext_ln91_34 = sext i24 %intermed_30_2

]]></Node>
<StgValue><ssdm name="sext_ln91_34"/></StgValue>
</operation>

<operation id="1667" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:742 %sext_ln91_46 = sext i24 %intermed_41_2

]]></Node>
<StgValue><ssdm name="sext_ln91_46"/></StgValue>
</operation>

<operation id="1668" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:743 %sext_ln91_47 = sext i24 %intermed_42_2

]]></Node>
<StgValue><ssdm name="sext_ln91_47"/></StgValue>
</operation>

<operation id="1669" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:746 %sext_ln91_50 = sext i24 %intermed_45_2

]]></Node>
<StgValue><ssdm name="sext_ln91_50"/></StgValue>
</operation>

<operation id="1670" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:747 %sext_ln91_51 = sext i24 %intermed_46_2

]]></Node>
<StgValue><ssdm name="sext_ln91_51"/></StgValue>
</operation>

<operation id="1671" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:968 %sext_ln160_2 = sext i24 %intermed_57_2

]]></Node>
<StgValue><ssdm name="sext_ln160_2"/></StgValue>
</operation>

<operation id="1672" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:969 %sext_ln160_3 = sext i24 %intermed_58_2

]]></Node>
<StgValue><ssdm name="sext_ln160_3"/></StgValue>
</operation>

<operation id="1673" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:972 %sext_ln160_6 = sext i24 %intermed_61_2

]]></Node>
<StgValue><ssdm name="sext_ln160_6"/></StgValue>
</operation>

<operation id="1674" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:973 %sext_ln160_7 = sext i24 %intermed_62_2

]]></Node>
<StgValue><ssdm name="sext_ln160_7"/></StgValue>
</operation>

<operation id="1675" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="19" op_0_bw="19" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:983 %tmp_5 = partselect i19 @_ssdm_op_PartSelect.i19.i27.i32.i32, i27 %add_ln143, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1676" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
.split4.0.i.i_ifconv:984 %select_ln100_41 = select i1 %icmp_ln100, i19 %tmp_4, i19 %tmp_5

]]></Node>
<StgValue><ssdm name="select_ln100_41"/></StgValue>
</operation>

<operation id="1677" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="27" op_0_bw="27" op_1_bw="19" op_2_bw="8">
<![CDATA[
.split4.0.i.i_ifconv:985 %shl_ln2 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i19.i8, i19 %select_ln100_41, i8

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="1678" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:986 %add_ln160 = add i27, i27 %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln160"/></StgValue>
</operation>

<operation id="1679" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:993 %add_ln170_1 = add i32, i32 %mul_ln170

]]></Node>
<StgValue><ssdm name="add_ln170_1"/></StgValue>
</operation>

<operation id="1680" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:994 %mul_ln171 = mul i32, i32 %sext_ln91_2

]]></Node>
<StgValue><ssdm name="mul_ln171"/></StgValue>
</operation>

<operation id="1681" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:995 %add_ln171 = add i32 %mul_ln171, i32 %add_ln170_1

]]></Node>
<StgValue><ssdm name="add_ln171"/></StgValue>
</operation>

<operation id="1682" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:999 %mul_ln172 = mul i32, i32 %sext_ln160_1

]]></Node>
<StgValue><ssdm name="mul_ln172"/></StgValue>
</operation>

<operation id="1683" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1000 %add_ln172 = add i32 %mul_ln172, i32 %add_ln170_1

]]></Node>
<StgValue><ssdm name="add_ln172"/></StgValue>
</operation>

<operation id="1684" st_id="16" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1006 %mul_ln173 = mul i32, i32 %sext_ln173_1

]]></Node>
<StgValue><ssdm name="mul_ln173"/></StgValue>
</operation>

<operation id="1685" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1007 %or_ln173 = or i32 %mul_ln173, i32

]]></Node>
<StgValue><ssdm name="or_ln173"/></StgValue>
</operation>

<operation id="1686" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1008 %mul_ln174 = mul i32, i32 %sext_ln91_45

]]></Node>
<StgValue><ssdm name="mul_ln174"/></StgValue>
</operation>

<operation id="1687" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1009 %add_ln174 = add i32 %mul_ln174, i32 %or_ln173

]]></Node>
<StgValue><ssdm name="add_ln174"/></StgValue>
</operation>

<operation id="1688" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1013 %mul_ln175 = mul i32, i32 %sext_ln91_28

]]></Node>
<StgValue><ssdm name="mul_ln175"/></StgValue>
</operation>

<operation id="1689" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1014 %add_ln175 = add i32 %mul_ln175, i32 %or_ln173

]]></Node>
<StgValue><ssdm name="add_ln175"/></StgValue>
</operation>

<operation id="1690" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1023 %add_ln180_1 = add i30, i30 %mul_ln180

]]></Node>
<StgValue><ssdm name="add_ln180_1"/></StgValue>
</operation>

<operation id="1691" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1024 %mul_ln181 = mul i30, i30 %sext_ln181_1

]]></Node>
<StgValue><ssdm name="mul_ln181"/></StgValue>
</operation>

<operation id="1692" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1025 %add_ln181 = add i30 %mul_ln181, i30 %add_ln180_1

]]></Node>
<StgValue><ssdm name="add_ln181"/></StgValue>
</operation>

<operation id="1693" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1027 %mul_ln182 = mul i30, i30 %sext_ln182_1

]]></Node>
<StgValue><ssdm name="mul_ln182"/></StgValue>
</operation>

<operation id="1694" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1028 %add_ln182 = add i30 %mul_ln182, i30 %add_ln180_1

]]></Node>
<StgValue><ssdm name="add_ln182"/></StgValue>
</operation>

<operation id="1695" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="19" op_0_bw="19" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1068 %tmp_8 = partselect i19 @_ssdm_op_PartSelect.i19.i27.i32.i32, i27 %add_ln144, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="1696" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
.split4.0.i.i_ifconv:1069 %select_ln100_43 = select i1 %icmp_ln100, i19 %tmp_4, i19 %tmp_8

]]></Node>
<StgValue><ssdm name="select_ln100_43"/></StgValue>
</operation>

<operation id="1697" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="27" op_0_bw="27" op_1_bw="19" op_2_bw="8">
<![CDATA[
.split4.0.i.i_ifconv:1070 %shl_ln160_1 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i19.i8, i19 %select_ln100_43, i8

]]></Node>
<StgValue><ssdm name="shl_ln160_1"/></StgValue>
</operation>

<operation id="1698" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1071 %add_ln160_1 = add i27, i27 %shl_ln160_1

]]></Node>
<StgValue><ssdm name="add_ln160_1"/></StgValue>
</operation>

<operation id="1699" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1077 %mul_ln170_1 = mul i32, i32 %sext_ln170_1

]]></Node>
<StgValue><ssdm name="mul_ln170_1"/></StgValue>
</operation>

<operation id="1700" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1079 %mul_ln171_1 = mul i32, i32 %sext_ln91_3

]]></Node>
<StgValue><ssdm name="mul_ln171_1"/></StgValue>
</operation>

<operation id="1701" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1084 %mul_ln172_1 = mul i32, i32 %sext_ln160_2

]]></Node>
<StgValue><ssdm name="mul_ln172_1"/></StgValue>
</operation>

<operation id="1702" st_id="16" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1091 %mul_ln173_1 = mul i32, i32 %sext_ln173_3

]]></Node>
<StgValue><ssdm name="mul_ln173_1"/></StgValue>
</operation>

<operation id="1703" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1093 %mul_ln174_1 = mul i32, i32 %sext_ln91_46

]]></Node>
<StgValue><ssdm name="mul_ln174_1"/></StgValue>
</operation>

<operation id="1704" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1098 %mul_ln175_1 = mul i32, i32 %sext_ln91_29

]]></Node>
<StgValue><ssdm name="mul_ln175_1"/></StgValue>
</operation>

<operation id="1705" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1107 %mul_ln180_1 = mul i30, i30 %sext_ln180_1

]]></Node>
<StgValue><ssdm name="mul_ln180_1"/></StgValue>
</operation>

<operation id="1706" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="19" op_0_bw="19" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1153 %tmp_s = partselect i19 @_ssdm_op_PartSelect.i19.i27.i32.i32, i27 %add_ln145, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1707" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
.split4.0.i.i_ifconv:1154 %select_ln100_45 = select i1 %icmp_ln100, i19 %tmp_4, i19 %tmp_s

]]></Node>
<StgValue><ssdm name="select_ln100_45"/></StgValue>
</operation>

<operation id="1708" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="27" op_0_bw="27" op_1_bw="19" op_2_bw="8">
<![CDATA[
.split4.0.i.i_ifconv:1155 %shl_ln160_2 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i19.i8, i19 %select_ln100_45, i8

]]></Node>
<StgValue><ssdm name="shl_ln160_2"/></StgValue>
</operation>

<operation id="1709" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1156 %add_ln160_2 = add i27, i27 %shl_ln160_2

]]></Node>
<StgValue><ssdm name="add_ln160_2"/></StgValue>
</operation>

<operation id="1710" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1162 %mul_ln170_2 = mul i32, i32 %sext_ln170_2

]]></Node>
<StgValue><ssdm name="mul_ln170_2"/></StgValue>
</operation>

<operation id="1711" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1164 %mul_ln171_2 = mul i32, i32 %sext_ln91_4

]]></Node>
<StgValue><ssdm name="mul_ln171_2"/></StgValue>
</operation>

<operation id="1712" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1169 %mul_ln172_2 = mul i32, i32 %sext_ln160_3

]]></Node>
<StgValue><ssdm name="mul_ln172_2"/></StgValue>
</operation>

<operation id="1713" st_id="16" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1176 %mul_ln173_2 = mul i32, i32 %sext_ln173_5

]]></Node>
<StgValue><ssdm name="mul_ln173_2"/></StgValue>
</operation>

<operation id="1714" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1178 %mul_ln174_2 = mul i32, i32 %sext_ln91_47

]]></Node>
<StgValue><ssdm name="mul_ln174_2"/></StgValue>
</operation>

<operation id="1715" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1183 %mul_ln175_2 = mul i32, i32 %sext_ln91_30

]]></Node>
<StgValue><ssdm name="mul_ln175_2"/></StgValue>
</operation>

<operation id="1716" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1192 %mul_ln180_2 = mul i30, i30 %sext_ln180_2

]]></Node>
<StgValue><ssdm name="mul_ln180_2"/></StgValue>
</operation>

<operation id="1717" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="19" op_0_bw="19" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1238 %tmp_2 = partselect i19 @_ssdm_op_PartSelect.i19.i27.i32.i32, i27 %add_ln146, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1718" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
.split4.0.i.i_ifconv:1239 %select_ln100_47 = select i1 %icmp_ln100, i19 %tmp_4, i19 %tmp_2

]]></Node>
<StgValue><ssdm name="select_ln100_47"/></StgValue>
</operation>

<operation id="1719" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="27" op_0_bw="27" op_1_bw="19" op_2_bw="8">
<![CDATA[
.split4.0.i.i_ifconv:1240 %shl_ln160_3 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i19.i8, i19 %select_ln100_47, i8

]]></Node>
<StgValue><ssdm name="shl_ln160_3"/></StgValue>
</operation>

<operation id="1720" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1241 %add_ln160_3 = add i27, i27 %shl_ln160_3

]]></Node>
<StgValue><ssdm name="add_ln160_3"/></StgValue>
</operation>

<operation id="1721" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1248 %add_ln170_7 = add i32, i32 %mul_ln170_3

]]></Node>
<StgValue><ssdm name="add_ln170_7"/></StgValue>
</operation>

<operation id="1722" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1249 %mul_ln171_3 = mul i32, i32 %sext_ln91_5

]]></Node>
<StgValue><ssdm name="mul_ln171_3"/></StgValue>
</operation>

<operation id="1723" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1250 %add_ln171_3 = add i32 %mul_ln171_3, i32 %add_ln170_7

]]></Node>
<StgValue><ssdm name="add_ln171_3"/></StgValue>
</operation>

<operation id="1724" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1254 %mul_ln172_3 = mul i32, i32 %sext_ln160_4

]]></Node>
<StgValue><ssdm name="mul_ln172_3"/></StgValue>
</operation>

<operation id="1725" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1255 %add_ln172_3 = add i32 %mul_ln172_3, i32 %add_ln170_7

]]></Node>
<StgValue><ssdm name="add_ln172_3"/></StgValue>
</operation>

<operation id="1726" st_id="16" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1261 %mul_ln173_3 = mul i32, i32 %sext_ln173_7

]]></Node>
<StgValue><ssdm name="mul_ln173_3"/></StgValue>
</operation>

<operation id="1727" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1262 %or_ln173_3 = or i32 %mul_ln173_3, i32

]]></Node>
<StgValue><ssdm name="or_ln173_3"/></StgValue>
</operation>

<operation id="1728" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1263 %mul_ln174_3 = mul i32, i32 %sext_ln91_48

]]></Node>
<StgValue><ssdm name="mul_ln174_3"/></StgValue>
</operation>

<operation id="1729" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1264 %add_ln174_3 = add i32 %mul_ln174_3, i32 %or_ln173_3

]]></Node>
<StgValue><ssdm name="add_ln174_3"/></StgValue>
</operation>

<operation id="1730" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1268 %mul_ln175_3 = mul i32, i32 %sext_ln91_31

]]></Node>
<StgValue><ssdm name="mul_ln175_3"/></StgValue>
</operation>

<operation id="1731" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1269 %add_ln175_3 = add i32 %mul_ln175_3, i32 %or_ln173_3

]]></Node>
<StgValue><ssdm name="add_ln175_3"/></StgValue>
</operation>

<operation id="1732" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1278 %add_ln180_7 = add i30, i30 %mul_ln180_3

]]></Node>
<StgValue><ssdm name="add_ln180_7"/></StgValue>
</operation>

<operation id="1733" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1279 %mul_ln181_3 = mul i30, i30 %sext_ln181_4

]]></Node>
<StgValue><ssdm name="mul_ln181_3"/></StgValue>
</operation>

<operation id="1734" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1280 %add_ln181_3 = add i30 %mul_ln181_3, i30 %add_ln180_7

]]></Node>
<StgValue><ssdm name="add_ln181_3"/></StgValue>
</operation>

<operation id="1735" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1282 %mul_ln182_3 = mul i30, i30 %sext_ln182_4

]]></Node>
<StgValue><ssdm name="mul_ln182_3"/></StgValue>
</operation>

<operation id="1736" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1283 %add_ln182_3 = add i30 %mul_ln182_3, i30 %add_ln180_7

]]></Node>
<StgValue><ssdm name="add_ln182_3"/></StgValue>
</operation>

<operation id="1737" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="19" op_0_bw="19" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1323 %tmp_7 = partselect i19 @_ssdm_op_PartSelect.i19.i27.i32.i32, i27 %sub_ln147, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="1738" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
.split4.0.i.i_ifconv:1324 %select_ln100_49 = select i1 %icmp_ln100, i19 %tmp_4, i19 %tmp_7

]]></Node>
<StgValue><ssdm name="select_ln100_49"/></StgValue>
</operation>

<operation id="1739" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="27" op_0_bw="27" op_1_bw="19" op_2_bw="8">
<![CDATA[
.split4.0.i.i_ifconv:1325 %shl_ln160_4 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i19.i8, i19 %select_ln100_49, i8

]]></Node>
<StgValue><ssdm name="shl_ln160_4"/></StgValue>
</operation>

<operation id="1740" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1326 %add_ln160_4 = add i27, i27 %shl_ln160_4

]]></Node>
<StgValue><ssdm name="add_ln160_4"/></StgValue>
</operation>

<operation id="1741" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1333 %add_ln170_9 = add i32, i32 %mul_ln170_4

]]></Node>
<StgValue><ssdm name="add_ln170_9"/></StgValue>
</operation>

<operation id="1742" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1334 %mul_ln171_4 = mul i32, i32 %sext_ln91_6

]]></Node>
<StgValue><ssdm name="mul_ln171_4"/></StgValue>
</operation>

<operation id="1743" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1335 %add_ln171_4 = add i32 %mul_ln171_4, i32 %add_ln170_9

]]></Node>
<StgValue><ssdm name="add_ln171_4"/></StgValue>
</operation>

<operation id="1744" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1339 %mul_ln172_4 = mul i32, i32 %sext_ln160_5

]]></Node>
<StgValue><ssdm name="mul_ln172_4"/></StgValue>
</operation>

<operation id="1745" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1340 %add_ln172_4 = add i32 %mul_ln172_4, i32 %add_ln170_9

]]></Node>
<StgValue><ssdm name="add_ln172_4"/></StgValue>
</operation>

<operation id="1746" st_id="16" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1346 %mul_ln173_4 = mul i32, i32 %sext_ln173_9

]]></Node>
<StgValue><ssdm name="mul_ln173_4"/></StgValue>
</operation>

<operation id="1747" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1347 %or_ln173_4 = or i32 %mul_ln173_4, i32

]]></Node>
<StgValue><ssdm name="or_ln173_4"/></StgValue>
</operation>

<operation id="1748" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1348 %mul_ln174_4 = mul i32, i32 %sext_ln91_49

]]></Node>
<StgValue><ssdm name="mul_ln174_4"/></StgValue>
</operation>

<operation id="1749" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1349 %add_ln174_4 = add i32 %mul_ln174_4, i32 %or_ln173_4

]]></Node>
<StgValue><ssdm name="add_ln174_4"/></StgValue>
</operation>

<operation id="1750" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1353 %mul_ln175_4 = mul i32, i32 %sext_ln91_32

]]></Node>
<StgValue><ssdm name="mul_ln175_4"/></StgValue>
</operation>

<operation id="1751" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1354 %add_ln175_4 = add i32 %mul_ln175_4, i32 %or_ln173_4

]]></Node>
<StgValue><ssdm name="add_ln175_4"/></StgValue>
</operation>

<operation id="1752" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1363 %add_ln180_9 = add i30, i30 %mul_ln180_4

]]></Node>
<StgValue><ssdm name="add_ln180_9"/></StgValue>
</operation>

<operation id="1753" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1364 %mul_ln181_4 = mul i30, i30 %sext_ln181_5

]]></Node>
<StgValue><ssdm name="mul_ln181_4"/></StgValue>
</operation>

<operation id="1754" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1367 %mul_ln182_4 = mul i30, i30 %sext_ln182_5

]]></Node>
<StgValue><ssdm name="mul_ln182_4"/></StgValue>
</operation>

<operation id="1755" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="19" op_0_bw="19" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1408 %tmp_11 = partselect i19 @_ssdm_op_PartSelect.i19.i27.i32.i32, i27 %sub_ln148, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1756" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
.split4.0.i.i_ifconv:1409 %select_ln100_51 = select i1 %icmp_ln100, i19 %tmp_4, i19 %tmp_11

]]></Node>
<StgValue><ssdm name="select_ln100_51"/></StgValue>
</operation>

<operation id="1757" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="27" op_0_bw="27" op_1_bw="19" op_2_bw="8">
<![CDATA[
.split4.0.i.i_ifconv:1410 %shl_ln160_5 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i19.i8, i19 %select_ln100_51, i8

]]></Node>
<StgValue><ssdm name="shl_ln160_5"/></StgValue>
</operation>

<operation id="1758" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1411 %add_ln160_5 = add i27, i27 %shl_ln160_5

]]></Node>
<StgValue><ssdm name="add_ln160_5"/></StgValue>
</operation>

<operation id="1759" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1417 %mul_ln170_5 = mul i32, i32 %sext_ln170_5

]]></Node>
<StgValue><ssdm name="mul_ln170_5"/></StgValue>
</operation>

<operation id="1760" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1419 %mul_ln171_5 = mul i32, i32 %sext_ln91_7

]]></Node>
<StgValue><ssdm name="mul_ln171_5"/></StgValue>
</operation>

<operation id="1761" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1424 %mul_ln172_5 = mul i32, i32 %sext_ln160_6

]]></Node>
<StgValue><ssdm name="mul_ln172_5"/></StgValue>
</operation>

<operation id="1762" st_id="16" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1431 %mul_ln173_5 = mul i32, i32 %sext_ln173_11

]]></Node>
<StgValue><ssdm name="mul_ln173_5"/></StgValue>
</operation>

<operation id="1763" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1433 %mul_ln174_5 = mul i32, i32 %sext_ln91_50

]]></Node>
<StgValue><ssdm name="mul_ln174_5"/></StgValue>
</operation>

<operation id="1764" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1438 %mul_ln175_5 = mul i32, i32 %sext_ln91_33

]]></Node>
<StgValue><ssdm name="mul_ln175_5"/></StgValue>
</operation>

<operation id="1765" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1447 %mul_ln180_5 = mul i30, i30 %sext_ln180_5

]]></Node>
<StgValue><ssdm name="mul_ln180_5"/></StgValue>
</operation>

<operation id="1766" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="19" op_0_bw="19" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1493 %tmp_13 = partselect i19 @_ssdm_op_PartSelect.i19.i27.i32.i32, i27 %sub_ln149, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1767" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
.split4.0.i.i_ifconv:1494 %select_ln100_53 = select i1 %icmp_ln100, i19 %tmp_4, i19 %tmp_13

]]></Node>
<StgValue><ssdm name="select_ln100_53"/></StgValue>
</operation>

<operation id="1768" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="27" op_0_bw="27" op_1_bw="19" op_2_bw="8">
<![CDATA[
.split4.0.i.i_ifconv:1495 %shl_ln160_6 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i19.i8, i19 %select_ln100_53, i8

]]></Node>
<StgValue><ssdm name="shl_ln160_6"/></StgValue>
</operation>

<operation id="1769" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1496 %add_ln160_6 = add i27, i27 %shl_ln160_6

]]></Node>
<StgValue><ssdm name="add_ln160_6"/></StgValue>
</operation>

<operation id="1770" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1502 %mul_ln170_6 = mul i32, i32 %sext_ln170_6

]]></Node>
<StgValue><ssdm name="mul_ln170_6"/></StgValue>
</operation>

<operation id="1771" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1504 %mul_ln171_6 = mul i32, i32 %sext_ln91_8

]]></Node>
<StgValue><ssdm name="mul_ln171_6"/></StgValue>
</operation>

<operation id="1772" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1509 %mul_ln172_6 = mul i32, i32 %sext_ln160_7

]]></Node>
<StgValue><ssdm name="mul_ln172_6"/></StgValue>
</operation>

<operation id="1773" st_id="16" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1516 %mul_ln173_6 = mul i32, i32 %sext_ln173_13

]]></Node>
<StgValue><ssdm name="mul_ln173_6"/></StgValue>
</operation>

<operation id="1774" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1518 %mul_ln174_6 = mul i32, i32 %sext_ln91_51

]]></Node>
<StgValue><ssdm name="mul_ln174_6"/></StgValue>
</operation>

<operation id="1775" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1523 %mul_ln175_6 = mul i32, i32 %sext_ln91_34

]]></Node>
<StgValue><ssdm name="mul_ln175_6"/></StgValue>
</operation>

<operation id="1776" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1532 %mul_ln180_6 = mul i30, i30 %sext_ln180_6

]]></Node>
<StgValue><ssdm name="mul_ln180_6"/></StgValue>
</operation>

<operation id="1777" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
<literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="19" op_0_bw="19" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1578 %tmp_15 = partselect i19 @_ssdm_op_PartSelect.i19.i27.i32.i32, i27 %sub_ln150, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="1778" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
.split4.0.i.i_ifconv:1579 %select_ln100_55 = select i1 %icmp_ln100, i19 %tmp_4, i19 %tmp_15

]]></Node>
<StgValue><ssdm name="select_ln100_55"/></StgValue>
</operation>

<operation id="1779" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="27" op_0_bw="27" op_1_bw="19" op_2_bw="8">
<![CDATA[
.split4.0.i.i_ifconv:1580 %shl_ln160_7 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i19.i8, i19 %select_ln100_55, i8

]]></Node>
<StgValue><ssdm name="shl_ln160_7"/></StgValue>
</operation>

<operation id="1780" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1581 %add_ln160_7 = add i27, i27 %shl_ln160_7

]]></Node>
<StgValue><ssdm name="add_ln160_7"/></StgValue>
</operation>

<operation id="1781" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1588 %add_ln170_15 = add i32, i32 %mul_ln170_7

]]></Node>
<StgValue><ssdm name="add_ln170_15"/></StgValue>
</operation>

<operation id="1782" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1589 %mul_ln171_7 = mul i32, i32 %sext_ln91_1

]]></Node>
<StgValue><ssdm name="mul_ln171_7"/></StgValue>
</operation>

<operation id="1783" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1590 %add_ln171_7 = add i32 %mul_ln171_7, i32 %add_ln170_15

]]></Node>
<StgValue><ssdm name="add_ln171_7"/></StgValue>
</operation>

<operation id="1784" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1594 %mul_ln172_7 = mul i32, i32 %sext_ln160

]]></Node>
<StgValue><ssdm name="mul_ln172_7"/></StgValue>
</operation>

<operation id="1785" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1595 %add_ln172_7 = add i32 %mul_ln172_7, i32 %add_ln170_15

]]></Node>
<StgValue><ssdm name="add_ln172_7"/></StgValue>
</operation>

<operation id="1786" st_id="16" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1601 %mul_ln173_7 = mul i32, i32 %sext_ln173_15

]]></Node>
<StgValue><ssdm name="mul_ln173_7"/></StgValue>
</operation>

<operation id="1787" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1602 %or_ln173_7 = or i32 %mul_ln173_7, i32

]]></Node>
<StgValue><ssdm name="or_ln173_7"/></StgValue>
</operation>

<operation id="1788" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1603 %mul_ln174_7 = mul i32, i32 %sext_ln91_44

]]></Node>
<StgValue><ssdm name="mul_ln174_7"/></StgValue>
</operation>

<operation id="1789" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1604 %add_ln174_7 = add i32 %mul_ln174_7, i32 %or_ln173_7

]]></Node>
<StgValue><ssdm name="add_ln174_7"/></StgValue>
</operation>

<operation id="1790" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1608 %mul_ln175_7 = mul i32, i32 %sext_ln91_27

]]></Node>
<StgValue><ssdm name="mul_ln175_7"/></StgValue>
</operation>

<operation id="1791" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1609 %add_ln175_7 = add i32 %mul_ln175_7, i32 %or_ln173_7

]]></Node>
<StgValue><ssdm name="add_ln175_7"/></StgValue>
</operation>

<operation id="1792" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1618 %add_ln180_15 = add i30, i30 %mul_ln180_7

]]></Node>
<StgValue><ssdm name="add_ln180_15"/></StgValue>
</operation>

<operation id="1793" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1619 %mul_ln181_7 = mul i30, i30 %sext_ln181

]]></Node>
<StgValue><ssdm name="mul_ln181_7"/></StgValue>
</operation>

<operation id="1794" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1622 %mul_ln182_7 = mul i30, i30 %sext_ln182

]]></Node>
<StgValue><ssdm name="mul_ln182_7"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1795" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="30" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:429 %sext_ln182_2 = sext i24 %intermed_17_2

]]></Node>
<StgValue><ssdm name="sext_ln182_2"/></StgValue>
</operation>

<operation id="1796" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="30" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:430 %sext_ln182_3 = sext i24 %intermed_18_2

]]></Node>
<StgValue><ssdm name="sext_ln182_3"/></StgValue>
</operation>

<operation id="1797" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="30" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:433 %sext_ln182_6 = sext i24 %intermed_21_2

]]></Node>
<StgValue><ssdm name="sext_ln182_6"/></StgValue>
</operation>

<operation id="1798" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="30" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:434 %sext_ln182_7 = sext i24 %intermed_22_2

]]></Node>
<StgValue><ssdm name="sext_ln182_7"/></StgValue>
</operation>

<operation id="1799" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="30" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:855 %sext_ln181_2 = sext i24 %intermed_49_2

]]></Node>
<StgValue><ssdm name="sext_ln181_2"/></StgValue>
</operation>

<operation id="1800" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="30" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:856 %sext_ln181_3 = sext i24 %intermed_50_2

]]></Node>
<StgValue><ssdm name="sext_ln181_3"/></StgValue>
</operation>

<operation id="1801" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="30" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:859 %sext_ln181_6 = sext i24 %intermed_53_2

]]></Node>
<StgValue><ssdm name="sext_ln181_6"/></StgValue>
</operation>

<operation id="1802" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="30" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:860 %sext_ln181_7 = sext i24 %intermed_54_2

]]></Node>
<StgValue><ssdm name="sext_ln181_7"/></StgValue>
</operation>

<operation id="1803" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="27" op_0_bw="27" op_1_bw="19" op_2_bw="8">
<![CDATA[
.split4.0.i.i_ifconv:989 %shl_ln3 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i19.i8, i19 %select_ln100_42, i8

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="1804" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:995 %add_ln171 = add i32 %mul_ln171, i32 %add_ln170_1

]]></Node>
<StgValue><ssdm name="add_ln171"/></StgValue>
</operation>

<operation id="1805" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:996 %trunc_ln9 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln171, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="1806" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="30" op_0_bw="29">
<![CDATA[
.split4.0.i.i_ifconv:997 %sext_ln172 = sext i29 %trunc_ln9

]]></Node>
<StgValue><ssdm name="sext_ln172"/></StgValue>
</operation>

<operation id="1807" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:998 %trunc_ln1 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %add_ln171, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="1808" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1000 %add_ln172 = add i32 %mul_ln172, i32 %add_ln170_1

]]></Node>
<StgValue><ssdm name="add_ln172"/></StgValue>
</operation>

<operation id="1809" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1001 %trunc_ln172_1 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln172, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln172_1"/></StgValue>
</operation>

<operation id="1810" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="30" op_0_bw="29">
<![CDATA[
.split4.0.i.i_ifconv:1002 %sext_ln173 = sext i29 %trunc_ln172_1

]]></Node>
<StgValue><ssdm name="sext_ln173"/></StgValue>
</operation>

<operation id="1811" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1003 %trunc_ln2 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %add_ln172, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="1812" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1009 %add_ln174 = add i32 %mul_ln174, i32 %or_ln173

]]></Node>
<StgValue><ssdm name="add_ln174"/></StgValue>
</operation>

<operation id="1813" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1010 %trunc_ln3 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln174, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="1814" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="30" op_0_bw="29">
<![CDATA[
.split4.0.i.i_ifconv:1011 %sext_ln175 = sext i29 %trunc_ln3

]]></Node>
<StgValue><ssdm name="sext_ln175"/></StgValue>
</operation>

<operation id="1815" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1012 %trunc_ln4 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %add_ln174, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="1816" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1014 %add_ln175 = add i32 %mul_ln175, i32 %or_ln173

]]></Node>
<StgValue><ssdm name="add_ln175"/></StgValue>
</operation>

<operation id="1817" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1015 %trunc_ln175_1 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln175, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln175_1"/></StgValue>
</operation>

<operation id="1818" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="30" op_0_bw="29">
<![CDATA[
.split4.0.i.i_ifconv:1016 %sext_ln178 = sext i29 %trunc_ln175_1

]]></Node>
<StgValue><ssdm name="sext_ln178"/></StgValue>
</operation>

<operation id="1819" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1017 %trunc_ln5 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %add_ln175, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="1820" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1018 %add_ln178 = add i27 %add_ln160, i27 %shl_ln3

]]></Node>
<StgValue><ssdm name="add_ln178"/></StgValue>
</operation>

<operation id="1821" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1019 %sub_ln179 = sub i27 %add_ln160, i27 %shl_ln3

]]></Node>
<StgValue><ssdm name="sub_ln179"/></StgValue>
</operation>

<operation id="1822" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1025 %add_ln181 = add i30 %mul_ln181, i30 %add_ln180_1

]]></Node>
<StgValue><ssdm name="add_ln181"/></StgValue>
</operation>

<operation id="1823" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="27" op_0_bw="27" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1026 %trunc_ln6 = partselect i27 @_ssdm_op_PartSelect.i27.i30.i32.i32, i30 %add_ln181, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="1824" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1028 %add_ln182 = add i30 %mul_ln182, i30 %add_ln180_1

]]></Node>
<StgValue><ssdm name="add_ln182"/></StgValue>
</operation>

<operation id="1825" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="27" op_0_bw="27" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1029 %trunc_ln10 = partselect i27 @_ssdm_op_PartSelect.i27.i30.i32.i32, i30 %add_ln182, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln10"/></StgValue>
</operation>

<operation id="1826" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1030 %add_ln183 = add i27 %trunc_ln1, i27 %trunc_ln4

]]></Node>
<StgValue><ssdm name="add_ln183"/></StgValue>
</operation>

<operation id="1827" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1031 %sub_ln184 = sub i30 %sext_ln172, i30 %sext_ln175

]]></Node>
<StgValue><ssdm name="sub_ln184"/></StgValue>
</operation>

<operation id="1828" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1033 %add_ln185 = add i27 %trunc_ln2, i27 %trunc_ln5

]]></Node>
<StgValue><ssdm name="add_ln185"/></StgValue>
</operation>

<operation id="1829" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1034 %sub_ln186 = sub i30 %sext_ln173, i30 %sext_ln178

]]></Node>
<StgValue><ssdm name="sub_ln186"/></StgValue>
</operation>

<operation id="1830" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1036 %add_ln189 = add i27 %add_ln178, i27 %trunc_ln10

]]></Node>
<StgValue><ssdm name="add_ln189"/></StgValue>
</operation>

<operation id="1831" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1037 %sub_ln190 = sub i27 %add_ln178, i27 %trunc_ln10

]]></Node>
<StgValue><ssdm name="sub_ln190"/></StgValue>
</operation>

<operation id="1832" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1038 %add_ln191 = add i27 %sub_ln179, i27 %trunc_ln6

]]></Node>
<StgValue><ssdm name="add_ln191"/></StgValue>
</operation>

<operation id="1833" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1039 %sub_ln192 = sub i27 %sub_ln179, i27 %trunc_ln6

]]></Node>
<StgValue><ssdm name="sub_ln192"/></StgValue>
</operation>

<operation id="1834" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1052 %add_ln197 = add i27 %add_ln189, i27 %add_ln183

]]></Node>
<StgValue><ssdm name="add_ln197"/></StgValue>
</operation>

<operation id="1835" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1053 %trunc_ln13 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %add_ln197, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln13"/></StgValue>
</operation>

<operation id="1836" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1058 %add_ln200 = add i27 %sub_ln190, i27 %add_ln185

]]></Node>
<StgValue><ssdm name="add_ln200"/></StgValue>
</operation>

<operation id="1837" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1059 %trunc_ln16 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %add_ln200, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln16"/></StgValue>
</operation>

<operation id="1838" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1060 %sub_ln201 = sub i27 %sub_ln190, i27 %add_ln185

]]></Node>
<StgValue><ssdm name="sub_ln201"/></StgValue>
</operation>

<operation id="1839" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1061 %iivoutp_32 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln201, i32, i32

]]></Node>
<StgValue><ssdm name="iivoutp_32"/></StgValue>
</operation>

<operation id="1840" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1066 %sub_ln204 = sub i27 %add_ln189, i27 %add_ln183

]]></Node>
<StgValue><ssdm name="sub_ln204"/></StgValue>
</operation>

<operation id="1841" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1067 %iivoutp_56 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln204, i32, i32

]]></Node>
<StgValue><ssdm name="iivoutp_56"/></StgValue>
</operation>

<operation id="1842" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1077 %mul_ln170_1 = mul i32, i32 %sext_ln170_1

]]></Node>
<StgValue><ssdm name="mul_ln170_1"/></StgValue>
</operation>

<operation id="1843" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1078 %add_ln170_3 = add i32, i32 %mul_ln170_1

]]></Node>
<StgValue><ssdm name="add_ln170_3"/></StgValue>
</operation>

<operation id="1844" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1079 %mul_ln171_1 = mul i32, i32 %sext_ln91_3

]]></Node>
<StgValue><ssdm name="mul_ln171_1"/></StgValue>
</operation>

<operation id="1845" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1084 %mul_ln172_1 = mul i32, i32 %sext_ln160_2

]]></Node>
<StgValue><ssdm name="mul_ln172_1"/></StgValue>
</operation>

<operation id="1846" st_id="17" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1091 %mul_ln173_1 = mul i32, i32 %sext_ln173_3

]]></Node>
<StgValue><ssdm name="mul_ln173_1"/></StgValue>
</operation>

<operation id="1847" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1093 %mul_ln174_1 = mul i32, i32 %sext_ln91_46

]]></Node>
<StgValue><ssdm name="mul_ln174_1"/></StgValue>
</operation>

<operation id="1848" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1098 %mul_ln175_1 = mul i32, i32 %sext_ln91_29

]]></Node>
<StgValue><ssdm name="mul_ln175_1"/></StgValue>
</operation>

<operation id="1849" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1107 %mul_ln180_1 = mul i30, i30 %sext_ln180_1

]]></Node>
<StgValue><ssdm name="mul_ln180_1"/></StgValue>
</operation>

<operation id="1850" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1108 %add_ln180_3 = add i30, i30 %mul_ln180_1

]]></Node>
<StgValue><ssdm name="add_ln180_3"/></StgValue>
</operation>

<operation id="1851" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1109 %mul_ln181_1 = mul i30, i30 %sext_ln181_2

]]></Node>
<StgValue><ssdm name="mul_ln181_1"/></StgValue>
</operation>

<operation id="1852" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1112 %mul_ln182_1 = mul i30, i30 %sext_ln182_2

]]></Node>
<StgValue><ssdm name="mul_ln182_1"/></StgValue>
</operation>

<operation id="1853" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1162 %mul_ln170_2 = mul i32, i32 %sext_ln170_2

]]></Node>
<StgValue><ssdm name="mul_ln170_2"/></StgValue>
</operation>

<operation id="1854" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1163 %add_ln170_5 = add i32, i32 %mul_ln170_2

]]></Node>
<StgValue><ssdm name="add_ln170_5"/></StgValue>
</operation>

<operation id="1855" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1164 %mul_ln171_2 = mul i32, i32 %sext_ln91_4

]]></Node>
<StgValue><ssdm name="mul_ln171_2"/></StgValue>
</operation>

<operation id="1856" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1169 %mul_ln172_2 = mul i32, i32 %sext_ln160_3

]]></Node>
<StgValue><ssdm name="mul_ln172_2"/></StgValue>
</operation>

<operation id="1857" st_id="17" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1176 %mul_ln173_2 = mul i32, i32 %sext_ln173_5

]]></Node>
<StgValue><ssdm name="mul_ln173_2"/></StgValue>
</operation>

<operation id="1858" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1178 %mul_ln174_2 = mul i32, i32 %sext_ln91_47

]]></Node>
<StgValue><ssdm name="mul_ln174_2"/></StgValue>
</operation>

<operation id="1859" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1183 %mul_ln175_2 = mul i32, i32 %sext_ln91_30

]]></Node>
<StgValue><ssdm name="mul_ln175_2"/></StgValue>
</operation>

<operation id="1860" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1192 %mul_ln180_2 = mul i30, i30 %sext_ln180_2

]]></Node>
<StgValue><ssdm name="mul_ln180_2"/></StgValue>
</operation>

<operation id="1861" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1193 %add_ln180_5 = add i30, i30 %mul_ln180_2

]]></Node>
<StgValue><ssdm name="add_ln180_5"/></StgValue>
</operation>

<operation id="1862" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1194 %mul_ln181_2 = mul i30, i30 %sext_ln181_3

]]></Node>
<StgValue><ssdm name="mul_ln181_2"/></StgValue>
</operation>

<operation id="1863" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1197 %mul_ln182_2 = mul i30, i30 %sext_ln182_3

]]></Node>
<StgValue><ssdm name="mul_ln182_2"/></StgValue>
</operation>

<operation id="1864" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="27" op_0_bw="27" op_1_bw="19" op_2_bw="8">
<![CDATA[
.split4.0.i.i_ifconv:1244 %shl_ln161_3 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i19.i8, i19 %select_ln100_48, i8

]]></Node>
<StgValue><ssdm name="shl_ln161_3"/></StgValue>
</operation>

<operation id="1865" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1250 %add_ln171_3 = add i32 %mul_ln171_3, i32 %add_ln170_7

]]></Node>
<StgValue><ssdm name="add_ln171_3"/></StgValue>
</operation>

<operation id="1866" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1251 %trunc_ln171_3 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln171_3, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln171_3"/></StgValue>
</operation>

<operation id="1867" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="30" op_0_bw="29">
<![CDATA[
.split4.0.i.i_ifconv:1252 %sext_ln172_3 = sext i29 %trunc_ln171_3

]]></Node>
<StgValue><ssdm name="sext_ln172_3"/></StgValue>
</operation>

<operation id="1868" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1253 %trunc_ln172_6 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %add_ln171_3, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln172_6"/></StgValue>
</operation>

<operation id="1869" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1255 %add_ln172_3 = add i32 %mul_ln172_3, i32 %add_ln170_7

]]></Node>
<StgValue><ssdm name="add_ln172_3"/></StgValue>
</operation>

<operation id="1870" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1256 %trunc_ln172_7 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln172_3, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln172_7"/></StgValue>
</operation>

<operation id="1871" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="30" op_0_bw="29">
<![CDATA[
.split4.0.i.i_ifconv:1257 %sext_ln173_6 = sext i29 %trunc_ln172_7

]]></Node>
<StgValue><ssdm name="sext_ln173_6"/></StgValue>
</operation>

<operation id="1872" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1258 %trunc_ln173_3 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %add_ln172_3, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln173_3"/></StgValue>
</operation>

<operation id="1873" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1264 %add_ln174_3 = add i32 %mul_ln174_3, i32 %or_ln173_3

]]></Node>
<StgValue><ssdm name="add_ln174_3"/></StgValue>
</operation>

<operation id="1874" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1265 %trunc_ln174_3 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln174_3, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln174_3"/></StgValue>
</operation>

<operation id="1875" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="30" op_0_bw="29">
<![CDATA[
.split4.0.i.i_ifconv:1266 %sext_ln175_3 = sext i29 %trunc_ln174_3

]]></Node>
<StgValue><ssdm name="sext_ln175_3"/></StgValue>
</operation>

<operation id="1876" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1267 %trunc_ln175_6 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %add_ln174_3, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln175_6"/></StgValue>
</operation>

<operation id="1877" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1269 %add_ln175_3 = add i32 %mul_ln175_3, i32 %or_ln173_3

]]></Node>
<StgValue><ssdm name="add_ln175_3"/></StgValue>
</operation>

<operation id="1878" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1270 %trunc_ln175_7 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln175_3, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln175_7"/></StgValue>
</operation>

<operation id="1879" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="30" op_0_bw="29">
<![CDATA[
.split4.0.i.i_ifconv:1271 %sext_ln178_3 = sext i29 %trunc_ln175_7

]]></Node>
<StgValue><ssdm name="sext_ln178_3"/></StgValue>
</operation>

<operation id="1880" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1272 %trunc_ln178_3 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %add_ln175_3, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln178_3"/></StgValue>
</operation>

<operation id="1881" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1273 %add_ln178_3 = add i27 %add_ln160_3, i27 %shl_ln161_3

]]></Node>
<StgValue><ssdm name="add_ln178_3"/></StgValue>
</operation>

<operation id="1882" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1274 %sub_ln179_3 = sub i27 %add_ln160_3, i27 %shl_ln161_3

]]></Node>
<StgValue><ssdm name="sub_ln179_3"/></StgValue>
</operation>

<operation id="1883" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1280 %add_ln181_3 = add i30 %mul_ln181_3, i30 %add_ln180_7

]]></Node>
<StgValue><ssdm name="add_ln181_3"/></StgValue>
</operation>

<operation id="1884" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="27" op_0_bw="27" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1281 %trunc_ln181_3 = partselect i27 @_ssdm_op_PartSelect.i27.i30.i32.i32, i30 %add_ln181_3, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln181_3"/></StgValue>
</operation>

<operation id="1885" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1283 %add_ln182_3 = add i30 %mul_ln182_3, i30 %add_ln180_7

]]></Node>
<StgValue><ssdm name="add_ln182_3"/></StgValue>
</operation>

<operation id="1886" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="27" op_0_bw="27" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1284 %trunc_ln182_3 = partselect i27 @_ssdm_op_PartSelect.i27.i30.i32.i32, i30 %add_ln182_3, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln182_3"/></StgValue>
</operation>

<operation id="1887" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1285 %add_ln183_3 = add i27 %trunc_ln172_6, i27 %trunc_ln175_6

]]></Node>
<StgValue><ssdm name="add_ln183_3"/></StgValue>
</operation>

<operation id="1888" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1286 %sub_ln184_3 = sub i30 %sext_ln172_3, i30 %sext_ln175_3

]]></Node>
<StgValue><ssdm name="sub_ln184_3"/></StgValue>
</operation>

<operation id="1889" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1288 %add_ln185_3 = add i27 %trunc_ln173_3, i27 %trunc_ln178_3

]]></Node>
<StgValue><ssdm name="add_ln185_3"/></StgValue>
</operation>

<operation id="1890" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1289 %sub_ln186_3 = sub i30 %sext_ln173_6, i30 %sext_ln178_3

]]></Node>
<StgValue><ssdm name="sub_ln186_3"/></StgValue>
</operation>

<operation id="1891" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1291 %add_ln189_3 = add i27 %add_ln178_3, i27 %trunc_ln182_3

]]></Node>
<StgValue><ssdm name="add_ln189_3"/></StgValue>
</operation>

<operation id="1892" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1292 %sub_ln190_3 = sub i27 %add_ln178_3, i27 %trunc_ln182_3

]]></Node>
<StgValue><ssdm name="sub_ln190_3"/></StgValue>
</operation>

<operation id="1893" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1307 %add_ln197_3 = add i27 %add_ln189_3, i27 %add_ln183_3

]]></Node>
<StgValue><ssdm name="add_ln197_3"/></StgValue>
</operation>

<operation id="1894" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1308 %trunc_ln197_3 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %add_ln197_3, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln197_3"/></StgValue>
</operation>

<operation id="1895" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1313 %add_ln200_3 = add i27 %sub_ln190_3, i27 %add_ln185_3

]]></Node>
<StgValue><ssdm name="add_ln200_3"/></StgValue>
</operation>

<operation id="1896" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1314 %trunc_ln200_3 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %add_ln200_3, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln200_3"/></StgValue>
</operation>

<operation id="1897" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1315 %sub_ln201_3 = sub i27 %sub_ln190_3, i27 %add_ln185_3

]]></Node>
<StgValue><ssdm name="sub_ln201_3"/></StgValue>
</operation>

<operation id="1898" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1316 %iivoutp_35 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln201_3, i32, i32

]]></Node>
<StgValue><ssdm name="iivoutp_35"/></StgValue>
</operation>

<operation id="1899" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1321 %sub_ln204_3 = sub i27 %add_ln189_3, i27 %add_ln183_3

]]></Node>
<StgValue><ssdm name="sub_ln204_3"/></StgValue>
</operation>

<operation id="1900" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1322 %iivoutp_59 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln204_3, i32, i32

]]></Node>
<StgValue><ssdm name="iivoutp_59"/></StgValue>
</operation>

<operation id="1901" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1335 %add_ln171_4 = add i32 %mul_ln171_4, i32 %add_ln170_9

]]></Node>
<StgValue><ssdm name="add_ln171_4"/></StgValue>
</operation>

<operation id="1902" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1336 %trunc_ln171_4 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln171_4, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln171_4"/></StgValue>
</operation>

<operation id="1903" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="30" op_0_bw="29">
<![CDATA[
.split4.0.i.i_ifconv:1337 %sext_ln172_4 = sext i29 %trunc_ln171_4

]]></Node>
<StgValue><ssdm name="sext_ln172_4"/></StgValue>
</operation>

<operation id="1904" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1338 %trunc_ln172_8 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %add_ln171_4, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln172_8"/></StgValue>
</operation>

<operation id="1905" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1340 %add_ln172_4 = add i32 %mul_ln172_4, i32 %add_ln170_9

]]></Node>
<StgValue><ssdm name="add_ln172_4"/></StgValue>
</operation>

<operation id="1906" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1341 %trunc_ln172_9 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln172_4, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln172_9"/></StgValue>
</operation>

<operation id="1907" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="30" op_0_bw="29">
<![CDATA[
.split4.0.i.i_ifconv:1342 %sext_ln173_8 = sext i29 %trunc_ln172_9

]]></Node>
<StgValue><ssdm name="sext_ln173_8"/></StgValue>
</operation>

<operation id="1908" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1343 %trunc_ln173_4 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %add_ln172_4, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln173_4"/></StgValue>
</operation>

<operation id="1909" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1349 %add_ln174_4 = add i32 %mul_ln174_4, i32 %or_ln173_4

]]></Node>
<StgValue><ssdm name="add_ln174_4"/></StgValue>
</operation>

<operation id="1910" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1350 %trunc_ln174_4 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln174_4, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln174_4"/></StgValue>
</operation>

<operation id="1911" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="30" op_0_bw="29">
<![CDATA[
.split4.0.i.i_ifconv:1351 %sext_ln175_4 = sext i29 %trunc_ln174_4

]]></Node>
<StgValue><ssdm name="sext_ln175_4"/></StgValue>
</operation>

<operation id="1912" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1352 %trunc_ln175_8 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %add_ln174_4, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln175_8"/></StgValue>
</operation>

<operation id="1913" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1354 %add_ln175_4 = add i32 %mul_ln175_4, i32 %or_ln173_4

]]></Node>
<StgValue><ssdm name="add_ln175_4"/></StgValue>
</operation>

<operation id="1914" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1355 %trunc_ln175_9 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln175_4, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln175_9"/></StgValue>
</operation>

<operation id="1915" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="30" op_0_bw="29">
<![CDATA[
.split4.0.i.i_ifconv:1356 %sext_ln178_4 = sext i29 %trunc_ln175_9

]]></Node>
<StgValue><ssdm name="sext_ln178_4"/></StgValue>
</operation>

<operation id="1916" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1357 %trunc_ln178_4 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %add_ln175_4, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln178_4"/></StgValue>
</operation>

<operation id="1917" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1364 %mul_ln181_4 = mul i30, i30 %sext_ln181_5

]]></Node>
<StgValue><ssdm name="mul_ln181_4"/></StgValue>
</operation>

<operation id="1918" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1365 %add_ln181_4 = add i30 %mul_ln181_4, i30 %add_ln180_9

]]></Node>
<StgValue><ssdm name="add_ln181_4"/></StgValue>
</operation>

<operation id="1919" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1367 %mul_ln182_4 = mul i30, i30 %sext_ln182_5

]]></Node>
<StgValue><ssdm name="mul_ln182_4"/></StgValue>
</operation>

<operation id="1920" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1368 %add_ln182_4 = add i30 %mul_ln182_4, i30 %add_ln180_9

]]></Node>
<StgValue><ssdm name="add_ln182_4"/></StgValue>
</operation>

<operation id="1921" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1370 %add_ln183_4 = add i27 %trunc_ln172_8, i27 %trunc_ln175_8

]]></Node>
<StgValue><ssdm name="add_ln183_4"/></StgValue>
</operation>

<operation id="1922" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1371 %sub_ln184_4 = sub i30 %sext_ln172_4, i30 %sext_ln175_4

]]></Node>
<StgValue><ssdm name="sub_ln184_4"/></StgValue>
</operation>

<operation id="1923" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1373 %add_ln185_4 = add i27 %trunc_ln173_4, i27 %trunc_ln178_4

]]></Node>
<StgValue><ssdm name="add_ln185_4"/></StgValue>
</operation>

<operation id="1924" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1374 %sub_ln186_4 = sub i30 %sext_ln173_8, i30 %sext_ln178_4

]]></Node>
<StgValue><ssdm name="sub_ln186_4"/></StgValue>
</operation>

<operation id="1925" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1417 %mul_ln170_5 = mul i32, i32 %sext_ln170_5

]]></Node>
<StgValue><ssdm name="mul_ln170_5"/></StgValue>
</operation>

<operation id="1926" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1418 %add_ln170_11 = add i32, i32 %mul_ln170_5

]]></Node>
<StgValue><ssdm name="add_ln170_11"/></StgValue>
</operation>

<operation id="1927" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1419 %mul_ln171_5 = mul i32, i32 %sext_ln91_7

]]></Node>
<StgValue><ssdm name="mul_ln171_5"/></StgValue>
</operation>

<operation id="1928" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1424 %mul_ln172_5 = mul i32, i32 %sext_ln160_6

]]></Node>
<StgValue><ssdm name="mul_ln172_5"/></StgValue>
</operation>

<operation id="1929" st_id="17" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1431 %mul_ln173_5 = mul i32, i32 %sext_ln173_11

]]></Node>
<StgValue><ssdm name="mul_ln173_5"/></StgValue>
</operation>

<operation id="1930" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1433 %mul_ln174_5 = mul i32, i32 %sext_ln91_50

]]></Node>
<StgValue><ssdm name="mul_ln174_5"/></StgValue>
</operation>

<operation id="1931" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1438 %mul_ln175_5 = mul i32, i32 %sext_ln91_33

]]></Node>
<StgValue><ssdm name="mul_ln175_5"/></StgValue>
</operation>

<operation id="1932" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1447 %mul_ln180_5 = mul i30, i30 %sext_ln180_5

]]></Node>
<StgValue><ssdm name="mul_ln180_5"/></StgValue>
</operation>

<operation id="1933" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1448 %add_ln180_11 = add i30, i30 %mul_ln180_5

]]></Node>
<StgValue><ssdm name="add_ln180_11"/></StgValue>
</operation>

<operation id="1934" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1449 %mul_ln181_5 = mul i30, i30 %sext_ln181_6

]]></Node>
<StgValue><ssdm name="mul_ln181_5"/></StgValue>
</operation>

<operation id="1935" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1452 %mul_ln182_5 = mul i30, i30 %sext_ln182_6

]]></Node>
<StgValue><ssdm name="mul_ln182_5"/></StgValue>
</operation>

<operation id="1936" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1502 %mul_ln170_6 = mul i32, i32 %sext_ln170_6

]]></Node>
<StgValue><ssdm name="mul_ln170_6"/></StgValue>
</operation>

<operation id="1937" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1503 %add_ln170_13 = add i32, i32 %mul_ln170_6

]]></Node>
<StgValue><ssdm name="add_ln170_13"/></StgValue>
</operation>

<operation id="1938" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1504 %mul_ln171_6 = mul i32, i32 %sext_ln91_8

]]></Node>
<StgValue><ssdm name="mul_ln171_6"/></StgValue>
</operation>

<operation id="1939" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1509 %mul_ln172_6 = mul i32, i32 %sext_ln160_7

]]></Node>
<StgValue><ssdm name="mul_ln172_6"/></StgValue>
</operation>

<operation id="1940" st_id="17" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1516 %mul_ln173_6 = mul i32, i32 %sext_ln173_13

]]></Node>
<StgValue><ssdm name="mul_ln173_6"/></StgValue>
</operation>

<operation id="1941" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1518 %mul_ln174_6 = mul i32, i32 %sext_ln91_51

]]></Node>
<StgValue><ssdm name="mul_ln174_6"/></StgValue>
</operation>

<operation id="1942" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1523 %mul_ln175_6 = mul i32, i32 %sext_ln91_34

]]></Node>
<StgValue><ssdm name="mul_ln175_6"/></StgValue>
</operation>

<operation id="1943" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1532 %mul_ln180_6 = mul i30, i30 %sext_ln180_6

]]></Node>
<StgValue><ssdm name="mul_ln180_6"/></StgValue>
</operation>

<operation id="1944" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1533 %add_ln180_13 = add i30, i30 %mul_ln180_6

]]></Node>
<StgValue><ssdm name="add_ln180_13"/></StgValue>
</operation>

<operation id="1945" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1534 %mul_ln181_6 = mul i30, i30 %sext_ln181_7

]]></Node>
<StgValue><ssdm name="mul_ln181_6"/></StgValue>
</operation>

<operation id="1946" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1537 %mul_ln182_6 = mul i30, i30 %sext_ln182_7

]]></Node>
<StgValue><ssdm name="mul_ln182_6"/></StgValue>
</operation>

<operation id="1947" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1590 %add_ln171_7 = add i32 %mul_ln171_7, i32 %add_ln170_15

]]></Node>
<StgValue><ssdm name="add_ln171_7"/></StgValue>
</operation>

<operation id="1948" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1591 %trunc_ln171_7 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln171_7, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln171_7"/></StgValue>
</operation>

<operation id="1949" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="30" op_0_bw="29">
<![CDATA[
.split4.0.i.i_ifconv:1592 %sext_ln172_7 = sext i29 %trunc_ln171_7

]]></Node>
<StgValue><ssdm name="sext_ln172_7"/></StgValue>
</operation>

<operation id="1950" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1593 %trunc_ln172_13 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %add_ln171_7, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln172_13"/></StgValue>
</operation>

<operation id="1951" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1595 %add_ln172_7 = add i32 %mul_ln172_7, i32 %add_ln170_15

]]></Node>
<StgValue><ssdm name="add_ln172_7"/></StgValue>
</operation>

<operation id="1952" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1596 %trunc_ln172_14 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln172_7, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln172_14"/></StgValue>
</operation>

<operation id="1953" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="30" op_0_bw="29">
<![CDATA[
.split4.0.i.i_ifconv:1597 %sext_ln173_14 = sext i29 %trunc_ln172_14

]]></Node>
<StgValue><ssdm name="sext_ln173_14"/></StgValue>
</operation>

<operation id="1954" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1598 %trunc_ln173_7 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %add_ln172_7, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln173_7"/></StgValue>
</operation>

<operation id="1955" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1604 %add_ln174_7 = add i32 %mul_ln174_7, i32 %or_ln173_7

]]></Node>
<StgValue><ssdm name="add_ln174_7"/></StgValue>
</operation>

<operation id="1956" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1605 %trunc_ln174_7 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln174_7, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln174_7"/></StgValue>
</operation>

<operation id="1957" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="30" op_0_bw="29">
<![CDATA[
.split4.0.i.i_ifconv:1606 %sext_ln175_7 = sext i29 %trunc_ln174_7

]]></Node>
<StgValue><ssdm name="sext_ln175_7"/></StgValue>
</operation>

<operation id="1958" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1607 %trunc_ln175_13 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %add_ln174_7, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln175_13"/></StgValue>
</operation>

<operation id="1959" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1609 %add_ln175_7 = add i32 %mul_ln175_7, i32 %or_ln173_7

]]></Node>
<StgValue><ssdm name="add_ln175_7"/></StgValue>
</operation>

<operation id="1960" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1610 %trunc_ln175_14 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln175_7, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln175_14"/></StgValue>
</operation>

<operation id="1961" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="30" op_0_bw="29">
<![CDATA[
.split4.0.i.i_ifconv:1611 %sext_ln178_7 = sext i29 %trunc_ln175_14

]]></Node>
<StgValue><ssdm name="sext_ln178_7"/></StgValue>
</operation>

<operation id="1962" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1612 %trunc_ln178_7 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %add_ln175_7, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln178_7"/></StgValue>
</operation>

<operation id="1963" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1619 %mul_ln181_7 = mul i30, i30 %sext_ln181

]]></Node>
<StgValue><ssdm name="mul_ln181_7"/></StgValue>
</operation>

<operation id="1964" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1620 %add_ln181_7 = add i30 %mul_ln181_7, i30 %add_ln180_15

]]></Node>
<StgValue><ssdm name="add_ln181_7"/></StgValue>
</operation>

<operation id="1965" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1622 %mul_ln182_7 = mul i30, i30 %sext_ln182

]]></Node>
<StgValue><ssdm name="mul_ln182_7"/></StgValue>
</operation>

<operation id="1966" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1623 %add_ln182_7 = add i30 %mul_ln182_7, i30 %add_ln180_15

]]></Node>
<StgValue><ssdm name="add_ln182_7"/></StgValue>
</operation>

<operation id="1967" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1625 %add_ln183_7 = add i27 %trunc_ln172_13, i27 %trunc_ln175_13

]]></Node>
<StgValue><ssdm name="add_ln183_7"/></StgValue>
</operation>

<operation id="1968" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1626 %sub_ln184_7 = sub i30 %sext_ln172_7, i30 %sext_ln175_7

]]></Node>
<StgValue><ssdm name="sub_ln184_7"/></StgValue>
</operation>

<operation id="1969" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1628 %add_ln185_7 = add i27 %trunc_ln173_7, i27 %trunc_ln178_7

]]></Node>
<StgValue><ssdm name="add_ln185_7"/></StgValue>
</operation>

<operation id="1970" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1629 %sub_ln186_7 = sub i30 %sext_ln173_14, i30 %sext_ln178_7

]]></Node>
<StgValue><ssdm name="sub_ln186_7"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1971" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1078 %add_ln170_3 = add i32, i32 %mul_ln170_1

]]></Node>
<StgValue><ssdm name="add_ln170_3"/></StgValue>
</operation>

<operation id="1972" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1079 %mul_ln171_1 = mul i32, i32 %sext_ln91_3

]]></Node>
<StgValue><ssdm name="mul_ln171_1"/></StgValue>
</operation>

<operation id="1973" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1080 %add_ln171_1 = add i32 %mul_ln171_1, i32 %add_ln170_3

]]></Node>
<StgValue><ssdm name="add_ln171_1"/></StgValue>
</operation>

<operation id="1974" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1084 %mul_ln172_1 = mul i32, i32 %sext_ln160_2

]]></Node>
<StgValue><ssdm name="mul_ln172_1"/></StgValue>
</operation>

<operation id="1975" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1085 %add_ln172_1 = add i32 %mul_ln172_1, i32 %add_ln170_3

]]></Node>
<StgValue><ssdm name="add_ln172_1"/></StgValue>
</operation>

<operation id="1976" st_id="18" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1091 %mul_ln173_1 = mul i32, i32 %sext_ln173_3

]]></Node>
<StgValue><ssdm name="mul_ln173_1"/></StgValue>
</operation>

<operation id="1977" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1092 %or_ln173_1 = or i32 %mul_ln173_1, i32

]]></Node>
<StgValue><ssdm name="or_ln173_1"/></StgValue>
</operation>

<operation id="1978" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1093 %mul_ln174_1 = mul i32, i32 %sext_ln91_46

]]></Node>
<StgValue><ssdm name="mul_ln174_1"/></StgValue>
</operation>

<operation id="1979" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1094 %add_ln174_1 = add i32 %mul_ln174_1, i32 %or_ln173_1

]]></Node>
<StgValue><ssdm name="add_ln174_1"/></StgValue>
</operation>

<operation id="1980" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1098 %mul_ln175_1 = mul i32, i32 %sext_ln91_29

]]></Node>
<StgValue><ssdm name="mul_ln175_1"/></StgValue>
</operation>

<operation id="1981" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1099 %add_ln175_1 = add i32 %mul_ln175_1, i32 %or_ln173_1

]]></Node>
<StgValue><ssdm name="add_ln175_1"/></StgValue>
</operation>

<operation id="1982" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1108 %add_ln180_3 = add i30, i30 %mul_ln180_1

]]></Node>
<StgValue><ssdm name="add_ln180_3"/></StgValue>
</operation>

<operation id="1983" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1109 %mul_ln181_1 = mul i30, i30 %sext_ln181_2

]]></Node>
<StgValue><ssdm name="mul_ln181_1"/></StgValue>
</operation>

<operation id="1984" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1112 %mul_ln182_1 = mul i30, i30 %sext_ln182_2

]]></Node>
<StgValue><ssdm name="mul_ln182_1"/></StgValue>
</operation>

<operation id="1985" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1163 %add_ln170_5 = add i32, i32 %mul_ln170_2

]]></Node>
<StgValue><ssdm name="add_ln170_5"/></StgValue>
</operation>

<operation id="1986" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1164 %mul_ln171_2 = mul i32, i32 %sext_ln91_4

]]></Node>
<StgValue><ssdm name="mul_ln171_2"/></StgValue>
</operation>

<operation id="1987" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1165 %add_ln171_2 = add i32 %mul_ln171_2, i32 %add_ln170_5

]]></Node>
<StgValue><ssdm name="add_ln171_2"/></StgValue>
</operation>

<operation id="1988" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1169 %mul_ln172_2 = mul i32, i32 %sext_ln160_3

]]></Node>
<StgValue><ssdm name="mul_ln172_2"/></StgValue>
</operation>

<operation id="1989" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1170 %add_ln172_2 = add i32 %mul_ln172_2, i32 %add_ln170_5

]]></Node>
<StgValue><ssdm name="add_ln172_2"/></StgValue>
</operation>

<operation id="1990" st_id="18" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1176 %mul_ln173_2 = mul i32, i32 %sext_ln173_5

]]></Node>
<StgValue><ssdm name="mul_ln173_2"/></StgValue>
</operation>

<operation id="1991" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1177 %or_ln173_2 = or i32 %mul_ln173_2, i32

]]></Node>
<StgValue><ssdm name="or_ln173_2"/></StgValue>
</operation>

<operation id="1992" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1178 %mul_ln174_2 = mul i32, i32 %sext_ln91_47

]]></Node>
<StgValue><ssdm name="mul_ln174_2"/></StgValue>
</operation>

<operation id="1993" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1179 %add_ln174_2 = add i32 %mul_ln174_2, i32 %or_ln173_2

]]></Node>
<StgValue><ssdm name="add_ln174_2"/></StgValue>
</operation>

<operation id="1994" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1183 %mul_ln175_2 = mul i32, i32 %sext_ln91_30

]]></Node>
<StgValue><ssdm name="mul_ln175_2"/></StgValue>
</operation>

<operation id="1995" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1184 %add_ln175_2 = add i32 %mul_ln175_2, i32 %or_ln173_2

]]></Node>
<StgValue><ssdm name="add_ln175_2"/></StgValue>
</operation>

<operation id="1996" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1193 %add_ln180_5 = add i30, i30 %mul_ln180_2

]]></Node>
<StgValue><ssdm name="add_ln180_5"/></StgValue>
</operation>

<operation id="1997" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1194 %mul_ln181_2 = mul i30, i30 %sext_ln181_3

]]></Node>
<StgValue><ssdm name="mul_ln181_2"/></StgValue>
</operation>

<operation id="1998" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1197 %mul_ln182_2 = mul i30, i30 %sext_ln182_3

]]></Node>
<StgValue><ssdm name="mul_ln182_2"/></StgValue>
</operation>

<operation id="1999" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="27" op_0_bw="27" op_1_bw="19" op_2_bw="8">
<![CDATA[
.split4.0.i.i_ifconv:1329 %shl_ln161_4 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i19.i8, i19 %select_ln100_50, i8

]]></Node>
<StgValue><ssdm name="shl_ln161_4"/></StgValue>
</operation>

<operation id="2000" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1358 %add_ln178_4 = add i27 %add_ln160_4, i27 %shl_ln161_4

]]></Node>
<StgValue><ssdm name="add_ln178_4"/></StgValue>
</operation>

<operation id="2001" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1359 %sub_ln179_4 = sub i27 %add_ln160_4, i27 %shl_ln161_4

]]></Node>
<StgValue><ssdm name="sub_ln179_4"/></StgValue>
</operation>

<operation id="2002" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1365 %add_ln181_4 = add i30 %mul_ln181_4, i30 %add_ln180_9

]]></Node>
<StgValue><ssdm name="add_ln181_4"/></StgValue>
</operation>

<operation id="2003" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="27" op_0_bw="27" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1366 %trunc_ln181_4 = partselect i27 @_ssdm_op_PartSelect.i27.i30.i32.i32, i30 %add_ln181_4, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln181_4"/></StgValue>
</operation>

<operation id="2004" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1368 %add_ln182_4 = add i30 %mul_ln182_4, i30 %add_ln180_9

]]></Node>
<StgValue><ssdm name="add_ln182_4"/></StgValue>
</operation>

<operation id="2005" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="27" op_0_bw="27" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1369 %trunc_ln182_4 = partselect i27 @_ssdm_op_PartSelect.i27.i30.i32.i32, i30 %add_ln182_4, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln182_4"/></StgValue>
</operation>

<operation id="2006" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1376 %add_ln189_4 = add i27 %add_ln178_4, i27 %trunc_ln182_4

]]></Node>
<StgValue><ssdm name="add_ln189_4"/></StgValue>
</operation>

<operation id="2007" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1377 %sub_ln190_4 = sub i27 %add_ln178_4, i27 %trunc_ln182_4

]]></Node>
<StgValue><ssdm name="sub_ln190_4"/></StgValue>
</operation>

<operation id="2008" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1392 %add_ln197_4 = add i27 %add_ln189_4, i27 %add_ln183_4

]]></Node>
<StgValue><ssdm name="add_ln197_4"/></StgValue>
</operation>

<operation id="2009" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1393 %trunc_ln197_4 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %add_ln197_4, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln197_4"/></StgValue>
</operation>

<operation id="2010" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1398 %add_ln200_4 = add i27 %sub_ln190_4, i27 %add_ln185_4

]]></Node>
<StgValue><ssdm name="add_ln200_4"/></StgValue>
</operation>

<operation id="2011" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1399 %trunc_ln200_4 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %add_ln200_4, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln200_4"/></StgValue>
</operation>

<operation id="2012" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1400 %sub_ln201_4 = sub i27 %sub_ln190_4, i27 %add_ln185_4

]]></Node>
<StgValue><ssdm name="sub_ln201_4"/></StgValue>
</operation>

<operation id="2013" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1401 %iivoutp_36 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln201_4, i32, i32

]]></Node>
<StgValue><ssdm name="iivoutp_36"/></StgValue>
</operation>

<operation id="2014" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1406 %sub_ln204_4 = sub i27 %add_ln189_4, i27 %add_ln183_4

]]></Node>
<StgValue><ssdm name="sub_ln204_4"/></StgValue>
</operation>

<operation id="2015" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1407 %iivoutp_60 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln204_4, i32, i32

]]></Node>
<StgValue><ssdm name="iivoutp_60"/></StgValue>
</operation>

<operation id="2016" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1418 %add_ln170_11 = add i32, i32 %mul_ln170_5

]]></Node>
<StgValue><ssdm name="add_ln170_11"/></StgValue>
</operation>

<operation id="2017" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1419 %mul_ln171_5 = mul i32, i32 %sext_ln91_7

]]></Node>
<StgValue><ssdm name="mul_ln171_5"/></StgValue>
</operation>

<operation id="2018" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1420 %add_ln171_5 = add i32 %mul_ln171_5, i32 %add_ln170_11

]]></Node>
<StgValue><ssdm name="add_ln171_5"/></StgValue>
</operation>

<operation id="2019" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1424 %mul_ln172_5 = mul i32, i32 %sext_ln160_6

]]></Node>
<StgValue><ssdm name="mul_ln172_5"/></StgValue>
</operation>

<operation id="2020" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1425 %add_ln172_5 = add i32 %mul_ln172_5, i32 %add_ln170_11

]]></Node>
<StgValue><ssdm name="add_ln172_5"/></StgValue>
</operation>

<operation id="2021" st_id="18" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1431 %mul_ln173_5 = mul i32, i32 %sext_ln173_11

]]></Node>
<StgValue><ssdm name="mul_ln173_5"/></StgValue>
</operation>

<operation id="2022" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1432 %or_ln173_5 = or i32 %mul_ln173_5, i32

]]></Node>
<StgValue><ssdm name="or_ln173_5"/></StgValue>
</operation>

<operation id="2023" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1433 %mul_ln174_5 = mul i32, i32 %sext_ln91_50

]]></Node>
<StgValue><ssdm name="mul_ln174_5"/></StgValue>
</operation>

<operation id="2024" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1434 %add_ln174_5 = add i32 %mul_ln174_5, i32 %or_ln173_5

]]></Node>
<StgValue><ssdm name="add_ln174_5"/></StgValue>
</operation>

<operation id="2025" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1438 %mul_ln175_5 = mul i32, i32 %sext_ln91_33

]]></Node>
<StgValue><ssdm name="mul_ln175_5"/></StgValue>
</operation>

<operation id="2026" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1439 %add_ln175_5 = add i32 %mul_ln175_5, i32 %or_ln173_5

]]></Node>
<StgValue><ssdm name="add_ln175_5"/></StgValue>
</operation>

<operation id="2027" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1448 %add_ln180_11 = add i30, i30 %mul_ln180_5

]]></Node>
<StgValue><ssdm name="add_ln180_11"/></StgValue>
</operation>

<operation id="2028" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1449 %mul_ln181_5 = mul i30, i30 %sext_ln181_6

]]></Node>
<StgValue><ssdm name="mul_ln181_5"/></StgValue>
</operation>

<operation id="2029" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1452 %mul_ln182_5 = mul i30, i30 %sext_ln182_6

]]></Node>
<StgValue><ssdm name="mul_ln182_5"/></StgValue>
</operation>

<operation id="2030" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1503 %add_ln170_13 = add i32, i32 %mul_ln170_6

]]></Node>
<StgValue><ssdm name="add_ln170_13"/></StgValue>
</operation>

<operation id="2031" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1504 %mul_ln171_6 = mul i32, i32 %sext_ln91_8

]]></Node>
<StgValue><ssdm name="mul_ln171_6"/></StgValue>
</operation>

<operation id="2032" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1505 %add_ln171_6 = add i32 %mul_ln171_6, i32 %add_ln170_13

]]></Node>
<StgValue><ssdm name="add_ln171_6"/></StgValue>
</operation>

<operation id="2033" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1509 %mul_ln172_6 = mul i32, i32 %sext_ln160_7

]]></Node>
<StgValue><ssdm name="mul_ln172_6"/></StgValue>
</operation>

<operation id="2034" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1510 %add_ln172_6 = add i32 %mul_ln172_6, i32 %add_ln170_13

]]></Node>
<StgValue><ssdm name="add_ln172_6"/></StgValue>
</operation>

<operation id="2035" st_id="18" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1516 %mul_ln173_6 = mul i32, i32 %sext_ln173_13

]]></Node>
<StgValue><ssdm name="mul_ln173_6"/></StgValue>
</operation>

<operation id="2036" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1517 %or_ln173_6 = or i32 %mul_ln173_6, i32

]]></Node>
<StgValue><ssdm name="or_ln173_6"/></StgValue>
</operation>

<operation id="2037" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1518 %mul_ln174_6 = mul i32, i32 %sext_ln91_51

]]></Node>
<StgValue><ssdm name="mul_ln174_6"/></StgValue>
</operation>

<operation id="2038" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1519 %add_ln174_6 = add i32 %mul_ln174_6, i32 %or_ln173_6

]]></Node>
<StgValue><ssdm name="add_ln174_6"/></StgValue>
</operation>

<operation id="2039" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1523 %mul_ln175_6 = mul i32, i32 %sext_ln91_34

]]></Node>
<StgValue><ssdm name="mul_ln175_6"/></StgValue>
</operation>

<operation id="2040" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1524 %add_ln175_6 = add i32 %mul_ln175_6, i32 %or_ln173_6

]]></Node>
<StgValue><ssdm name="add_ln175_6"/></StgValue>
</operation>

<operation id="2041" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1533 %add_ln180_13 = add i30, i30 %mul_ln180_6

]]></Node>
<StgValue><ssdm name="add_ln180_13"/></StgValue>
</operation>

<operation id="2042" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1534 %mul_ln181_6 = mul i30, i30 %sext_ln181_7

]]></Node>
<StgValue><ssdm name="mul_ln181_6"/></StgValue>
</operation>

<operation id="2043" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1537 %mul_ln182_6 = mul i30, i30 %sext_ln182_7

]]></Node>
<StgValue><ssdm name="mul_ln182_6"/></StgValue>
</operation>

<operation id="2044" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="27" op_0_bw="27" op_1_bw="19" op_2_bw="8">
<![CDATA[
.split4.0.i.i_ifconv:1584 %shl_ln161_7 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i19.i8, i19 %select_ln100_56, i8

]]></Node>
<StgValue><ssdm name="shl_ln161_7"/></StgValue>
</operation>

<operation id="2045" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1613 %add_ln178_7 = add i27 %add_ln160_7, i27 %shl_ln161_7

]]></Node>
<StgValue><ssdm name="add_ln178_7"/></StgValue>
</operation>

<operation id="2046" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1614 %sub_ln179_7 = sub i27 %add_ln160_7, i27 %shl_ln161_7

]]></Node>
<StgValue><ssdm name="sub_ln179_7"/></StgValue>
</operation>

<operation id="2047" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1620 %add_ln181_7 = add i30 %mul_ln181_7, i30 %add_ln180_15

]]></Node>
<StgValue><ssdm name="add_ln181_7"/></StgValue>
</operation>

<operation id="2048" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="27" op_0_bw="27" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1621 %trunc_ln181_7 = partselect i27 @_ssdm_op_PartSelect.i27.i30.i32.i32, i30 %add_ln181_7, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln181_7"/></StgValue>
</operation>

<operation id="2049" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1623 %add_ln182_7 = add i30 %mul_ln182_7, i30 %add_ln180_15

]]></Node>
<StgValue><ssdm name="add_ln182_7"/></StgValue>
</operation>

<operation id="2050" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="27" op_0_bw="27" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1624 %trunc_ln182_7 = partselect i27 @_ssdm_op_PartSelect.i27.i30.i32.i32, i30 %add_ln182_7, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln182_7"/></StgValue>
</operation>

<operation id="2051" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1631 %add_ln189_7 = add i27 %add_ln178_7, i27 %trunc_ln182_7

]]></Node>
<StgValue><ssdm name="add_ln189_7"/></StgValue>
</operation>

<operation id="2052" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1632 %sub_ln190_7 = sub i27 %add_ln178_7, i27 %trunc_ln182_7

]]></Node>
<StgValue><ssdm name="sub_ln190_7"/></StgValue>
</operation>

<operation id="2053" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1647 %add_ln197_7 = add i27 %add_ln189_7, i27 %add_ln183_7

]]></Node>
<StgValue><ssdm name="add_ln197_7"/></StgValue>
</operation>

<operation id="2054" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1648 %trunc_ln197_7 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %add_ln197_7, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln197_7"/></StgValue>
</operation>

<operation id="2055" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1653 %add_ln200_7 = add i27 %sub_ln190_7, i27 %add_ln185_7

]]></Node>
<StgValue><ssdm name="add_ln200_7"/></StgValue>
</operation>

<operation id="2056" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1654 %trunc_ln200_7 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %add_ln200_7, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln200_7"/></StgValue>
</operation>

<operation id="2057" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1655 %sub_ln201_7 = sub i27 %sub_ln190_7, i27 %add_ln185_7

]]></Node>
<StgValue><ssdm name="sub_ln201_7"/></StgValue>
</operation>

<operation id="2058" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1656 %iivoutp_39 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln201_7, i32, i32

]]></Node>
<StgValue><ssdm name="iivoutp_39"/></StgValue>
</operation>

<operation id="2059" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1661 %sub_ln204_7 = sub i27 %add_ln189_7, i27 %add_ln183_7

]]></Node>
<StgValue><ssdm name="sub_ln204_7"/></StgValue>
</operation>

<operation id="2060" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1662 %iivoutp_63 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln204_7, i32, i32

]]></Node>
<StgValue><ssdm name="iivoutp_63"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="2061" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="31" op_0_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1032 %sext_ln185 = sext i30 %sub_ln184

]]></Node>
<StgValue><ssdm name="sext_ln185"/></StgValue>
</operation>

<operation id="2062" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="31" op_0_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1035 %sext_ln189 = sext i30 %sub_ln186

]]></Node>
<StgValue><ssdm name="sext_ln189"/></StgValue>
</operation>

<operation id="2063" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split4.0.i.i_ifconv:1040 %add_ln193 = add i31 %sext_ln189, i31 %sext_ln185

]]></Node>
<StgValue><ssdm name="add_ln193"/></StgValue>
</operation>

<operation id="2064" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split4.0.i.i_ifconv:1046 %sub_ln194 = sub i31 %sext_ln185, i31 %sext_ln189

]]></Node>
<StgValue><ssdm name="sub_ln194"/></StgValue>
</operation>

<operation id="2065" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1080 %add_ln171_1 = add i32 %mul_ln171_1, i32 %add_ln170_3

]]></Node>
<StgValue><ssdm name="add_ln171_1"/></StgValue>
</operation>

<operation id="2066" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1081 %trunc_ln171_1 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln171_1, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln171_1"/></StgValue>
</operation>

<operation id="2067" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="30" op_0_bw="29">
<![CDATA[
.split4.0.i.i_ifconv:1082 %sext_ln172_1 = sext i29 %trunc_ln171_1

]]></Node>
<StgValue><ssdm name="sext_ln172_1"/></StgValue>
</operation>

<operation id="2068" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1083 %trunc_ln172_2 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %add_ln171_1, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln172_2"/></StgValue>
</operation>

<operation id="2069" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1085 %add_ln172_1 = add i32 %mul_ln172_1, i32 %add_ln170_3

]]></Node>
<StgValue><ssdm name="add_ln172_1"/></StgValue>
</operation>

<operation id="2070" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1086 %trunc_ln172_3 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln172_1, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln172_3"/></StgValue>
</operation>

<operation id="2071" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="30" op_0_bw="29">
<![CDATA[
.split4.0.i.i_ifconv:1087 %sext_ln173_2 = sext i29 %trunc_ln172_3

]]></Node>
<StgValue><ssdm name="sext_ln173_2"/></StgValue>
</operation>

<operation id="2072" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1088 %trunc_ln173_1 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %add_ln172_1, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln173_1"/></StgValue>
</operation>

<operation id="2073" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1094 %add_ln174_1 = add i32 %mul_ln174_1, i32 %or_ln173_1

]]></Node>
<StgValue><ssdm name="add_ln174_1"/></StgValue>
</operation>

<operation id="2074" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1095 %trunc_ln174_1 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln174_1, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln174_1"/></StgValue>
</operation>

<operation id="2075" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="30" op_0_bw="29">
<![CDATA[
.split4.0.i.i_ifconv:1096 %sext_ln175_1 = sext i29 %trunc_ln174_1

]]></Node>
<StgValue><ssdm name="sext_ln175_1"/></StgValue>
</operation>

<operation id="2076" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1097 %trunc_ln175_2 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %add_ln174_1, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln175_2"/></StgValue>
</operation>

<operation id="2077" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1099 %add_ln175_1 = add i32 %mul_ln175_1, i32 %or_ln173_1

]]></Node>
<StgValue><ssdm name="add_ln175_1"/></StgValue>
</operation>

<operation id="2078" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1100 %trunc_ln175_3 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln175_1, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln175_3"/></StgValue>
</operation>

<operation id="2079" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="30" op_0_bw="29">
<![CDATA[
.split4.0.i.i_ifconv:1101 %sext_ln178_1 = sext i29 %trunc_ln175_3

]]></Node>
<StgValue><ssdm name="sext_ln178_1"/></StgValue>
</operation>

<operation id="2080" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1102 %trunc_ln178_1 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %add_ln175_1, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln178_1"/></StgValue>
</operation>

<operation id="2081" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1109 %mul_ln181_1 = mul i30, i30 %sext_ln181_2

]]></Node>
<StgValue><ssdm name="mul_ln181_1"/></StgValue>
</operation>

<operation id="2082" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1110 %add_ln181_1 = add i30 %mul_ln181_1, i30 %add_ln180_3

]]></Node>
<StgValue><ssdm name="add_ln181_1"/></StgValue>
</operation>

<operation id="2083" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1112 %mul_ln182_1 = mul i30, i30 %sext_ln182_2

]]></Node>
<StgValue><ssdm name="mul_ln182_1"/></StgValue>
</operation>

<operation id="2084" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1113 %add_ln182_1 = add i30 %mul_ln182_1, i30 %add_ln180_3

]]></Node>
<StgValue><ssdm name="add_ln182_1"/></StgValue>
</operation>

<operation id="2085" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1115 %add_ln183_1 = add i27 %trunc_ln172_2, i27 %trunc_ln175_2

]]></Node>
<StgValue><ssdm name="add_ln183_1"/></StgValue>
</operation>

<operation id="2086" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1116 %sub_ln184_1 = sub i30 %sext_ln172_1, i30 %sext_ln175_1

]]></Node>
<StgValue><ssdm name="sub_ln184_1"/></StgValue>
</operation>

<operation id="2087" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1118 %add_ln185_1 = add i27 %trunc_ln173_1, i27 %trunc_ln178_1

]]></Node>
<StgValue><ssdm name="add_ln185_1"/></StgValue>
</operation>

<operation id="2088" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1119 %sub_ln186_1 = sub i30 %sext_ln173_2, i30 %sext_ln178_1

]]></Node>
<StgValue><ssdm name="sub_ln186_1"/></StgValue>
</operation>

<operation id="2089" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1165 %add_ln171_2 = add i32 %mul_ln171_2, i32 %add_ln170_5

]]></Node>
<StgValue><ssdm name="add_ln171_2"/></StgValue>
</operation>

<operation id="2090" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1166 %trunc_ln171_2 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln171_2, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln171_2"/></StgValue>
</operation>

<operation id="2091" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="30" op_0_bw="29">
<![CDATA[
.split4.0.i.i_ifconv:1167 %sext_ln172_2 = sext i29 %trunc_ln171_2

]]></Node>
<StgValue><ssdm name="sext_ln172_2"/></StgValue>
</operation>

<operation id="2092" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1168 %trunc_ln172_4 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %add_ln171_2, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln172_4"/></StgValue>
</operation>

<operation id="2093" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1170 %add_ln172_2 = add i32 %mul_ln172_2, i32 %add_ln170_5

]]></Node>
<StgValue><ssdm name="add_ln172_2"/></StgValue>
</operation>

<operation id="2094" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1171 %trunc_ln172_5 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln172_2, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln172_5"/></StgValue>
</operation>

<operation id="2095" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="30" op_0_bw="29">
<![CDATA[
.split4.0.i.i_ifconv:1172 %sext_ln173_4 = sext i29 %trunc_ln172_5

]]></Node>
<StgValue><ssdm name="sext_ln173_4"/></StgValue>
</operation>

<operation id="2096" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1173 %trunc_ln173_2 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %add_ln172_2, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln173_2"/></StgValue>
</operation>

<operation id="2097" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1179 %add_ln174_2 = add i32 %mul_ln174_2, i32 %or_ln173_2

]]></Node>
<StgValue><ssdm name="add_ln174_2"/></StgValue>
</operation>

<operation id="2098" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1180 %trunc_ln174_2 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln174_2, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln174_2"/></StgValue>
</operation>

<operation id="2099" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="30" op_0_bw="29">
<![CDATA[
.split4.0.i.i_ifconv:1181 %sext_ln175_2 = sext i29 %trunc_ln174_2

]]></Node>
<StgValue><ssdm name="sext_ln175_2"/></StgValue>
</operation>

<operation id="2100" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1182 %trunc_ln175_4 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %add_ln174_2, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln175_4"/></StgValue>
</operation>

<operation id="2101" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1184 %add_ln175_2 = add i32 %mul_ln175_2, i32 %or_ln173_2

]]></Node>
<StgValue><ssdm name="add_ln175_2"/></StgValue>
</operation>

<operation id="2102" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1185 %trunc_ln175_5 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln175_2, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln175_5"/></StgValue>
</operation>

<operation id="2103" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="30" op_0_bw="29">
<![CDATA[
.split4.0.i.i_ifconv:1186 %sext_ln178_2 = sext i29 %trunc_ln175_5

]]></Node>
<StgValue><ssdm name="sext_ln178_2"/></StgValue>
</operation>

<operation id="2104" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1187 %trunc_ln178_2 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %add_ln175_2, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln178_2"/></StgValue>
</operation>

<operation id="2105" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1194 %mul_ln181_2 = mul i30, i30 %sext_ln181_3

]]></Node>
<StgValue><ssdm name="mul_ln181_2"/></StgValue>
</operation>

<operation id="2106" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1195 %add_ln181_2 = add i30 %mul_ln181_2, i30 %add_ln180_5

]]></Node>
<StgValue><ssdm name="add_ln181_2"/></StgValue>
</operation>

<operation id="2107" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1197 %mul_ln182_2 = mul i30, i30 %sext_ln182_3

]]></Node>
<StgValue><ssdm name="mul_ln182_2"/></StgValue>
</operation>

<operation id="2108" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1198 %add_ln182_2 = add i30 %mul_ln182_2, i30 %add_ln180_5

]]></Node>
<StgValue><ssdm name="add_ln182_2"/></StgValue>
</operation>

<operation id="2109" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1200 %add_ln183_2 = add i27 %trunc_ln172_4, i27 %trunc_ln175_4

]]></Node>
<StgValue><ssdm name="add_ln183_2"/></StgValue>
</operation>

<operation id="2110" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1201 %sub_ln184_2 = sub i30 %sext_ln172_2, i30 %sext_ln175_2

]]></Node>
<StgValue><ssdm name="sub_ln184_2"/></StgValue>
</operation>

<operation id="2111" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1203 %add_ln185_2 = add i27 %trunc_ln173_2, i27 %trunc_ln178_2

]]></Node>
<StgValue><ssdm name="add_ln185_2"/></StgValue>
</operation>

<operation id="2112" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1204 %sub_ln186_2 = sub i30 %sext_ln173_4, i30 %sext_ln178_2

]]></Node>
<StgValue><ssdm name="sub_ln186_2"/></StgValue>
</operation>

<operation id="2113" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="31" op_0_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1287 %sext_ln185_3 = sext i30 %sub_ln184_3

]]></Node>
<StgValue><ssdm name="sext_ln185_3"/></StgValue>
</operation>

<operation id="2114" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="31" op_0_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1290 %sext_ln189_3 = sext i30 %sub_ln186_3

]]></Node>
<StgValue><ssdm name="sext_ln189_3"/></StgValue>
</operation>

<operation id="2115" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split4.0.i.i_ifconv:1295 %add_ln193_6 = add i31 %sext_ln189_3, i31 %sext_ln185_3

]]></Node>
<StgValue><ssdm name="add_ln193_6"/></StgValue>
</operation>

<operation id="2116" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split4.0.i.i_ifconv:1301 %sub_ln194_3 = sub i31 %sext_ln185_3, i31 %sext_ln189_3

]]></Node>
<StgValue><ssdm name="sub_ln194_3"/></StgValue>
</operation>

<operation id="2117" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="31" op_0_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1372 %sext_ln185_4 = sext i30 %sub_ln184_4

]]></Node>
<StgValue><ssdm name="sext_ln185_4"/></StgValue>
</operation>

<operation id="2118" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="31" op_0_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1375 %sext_ln189_4 = sext i30 %sub_ln186_4

]]></Node>
<StgValue><ssdm name="sext_ln189_4"/></StgValue>
</operation>

<operation id="2119" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split4.0.i.i_ifconv:1380 %add_ln193_8 = add i31 %sext_ln189_4, i31 %sext_ln185_4

]]></Node>
<StgValue><ssdm name="add_ln193_8"/></StgValue>
</operation>

<operation id="2120" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split4.0.i.i_ifconv:1386 %sub_ln194_4 = sub i31 %sext_ln185_4, i31 %sext_ln189_4

]]></Node>
<StgValue><ssdm name="sub_ln194_4"/></StgValue>
</operation>

<operation id="2121" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1420 %add_ln171_5 = add i32 %mul_ln171_5, i32 %add_ln170_11

]]></Node>
<StgValue><ssdm name="add_ln171_5"/></StgValue>
</operation>

<operation id="2122" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1421 %trunc_ln171_5 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln171_5, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln171_5"/></StgValue>
</operation>

<operation id="2123" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="30" op_0_bw="29">
<![CDATA[
.split4.0.i.i_ifconv:1422 %sext_ln172_5 = sext i29 %trunc_ln171_5

]]></Node>
<StgValue><ssdm name="sext_ln172_5"/></StgValue>
</operation>

<operation id="2124" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1423 %trunc_ln172_s = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %add_ln171_5, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln172_s"/></StgValue>
</operation>

<operation id="2125" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1425 %add_ln172_5 = add i32 %mul_ln172_5, i32 %add_ln170_11

]]></Node>
<StgValue><ssdm name="add_ln172_5"/></StgValue>
</operation>

<operation id="2126" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1426 %trunc_ln172_10 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln172_5, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln172_10"/></StgValue>
</operation>

<operation id="2127" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="30" op_0_bw="29">
<![CDATA[
.split4.0.i.i_ifconv:1427 %sext_ln173_10 = sext i29 %trunc_ln172_10

]]></Node>
<StgValue><ssdm name="sext_ln173_10"/></StgValue>
</operation>

<operation id="2128" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1428 %trunc_ln173_5 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %add_ln172_5, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln173_5"/></StgValue>
</operation>

<operation id="2129" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1434 %add_ln174_5 = add i32 %mul_ln174_5, i32 %or_ln173_5

]]></Node>
<StgValue><ssdm name="add_ln174_5"/></StgValue>
</operation>

<operation id="2130" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1435 %trunc_ln174_5 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln174_5, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln174_5"/></StgValue>
</operation>

<operation id="2131" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="30" op_0_bw="29">
<![CDATA[
.split4.0.i.i_ifconv:1436 %sext_ln175_5 = sext i29 %trunc_ln174_5

]]></Node>
<StgValue><ssdm name="sext_ln175_5"/></StgValue>
</operation>

<operation id="2132" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1437 %trunc_ln175_s = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %add_ln174_5, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln175_s"/></StgValue>
</operation>

<operation id="2133" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1439 %add_ln175_5 = add i32 %mul_ln175_5, i32 %or_ln173_5

]]></Node>
<StgValue><ssdm name="add_ln175_5"/></StgValue>
</operation>

<operation id="2134" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1440 %trunc_ln175_10 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln175_5, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln175_10"/></StgValue>
</operation>

<operation id="2135" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="30" op_0_bw="29">
<![CDATA[
.split4.0.i.i_ifconv:1441 %sext_ln178_5 = sext i29 %trunc_ln175_10

]]></Node>
<StgValue><ssdm name="sext_ln178_5"/></StgValue>
</operation>

<operation id="2136" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1442 %trunc_ln178_5 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %add_ln175_5, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln178_5"/></StgValue>
</operation>

<operation id="2137" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1449 %mul_ln181_5 = mul i30, i30 %sext_ln181_6

]]></Node>
<StgValue><ssdm name="mul_ln181_5"/></StgValue>
</operation>

<operation id="2138" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1450 %add_ln181_5 = add i30 %mul_ln181_5, i30 %add_ln180_11

]]></Node>
<StgValue><ssdm name="add_ln181_5"/></StgValue>
</operation>

<operation id="2139" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1452 %mul_ln182_5 = mul i30, i30 %sext_ln182_6

]]></Node>
<StgValue><ssdm name="mul_ln182_5"/></StgValue>
</operation>

<operation id="2140" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1453 %add_ln182_5 = add i30 %mul_ln182_5, i30 %add_ln180_11

]]></Node>
<StgValue><ssdm name="add_ln182_5"/></StgValue>
</operation>

<operation id="2141" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1455 %add_ln183_5 = add i27 %trunc_ln172_s, i27 %trunc_ln175_s

]]></Node>
<StgValue><ssdm name="add_ln183_5"/></StgValue>
</operation>

<operation id="2142" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1456 %sub_ln184_5 = sub i30 %sext_ln172_5, i30 %sext_ln175_5

]]></Node>
<StgValue><ssdm name="sub_ln184_5"/></StgValue>
</operation>

<operation id="2143" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1458 %add_ln185_5 = add i27 %trunc_ln173_5, i27 %trunc_ln178_5

]]></Node>
<StgValue><ssdm name="add_ln185_5"/></StgValue>
</operation>

<operation id="2144" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1459 %sub_ln186_5 = sub i30 %sext_ln173_10, i30 %sext_ln178_5

]]></Node>
<StgValue><ssdm name="sub_ln186_5"/></StgValue>
</operation>

<operation id="2145" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1505 %add_ln171_6 = add i32 %mul_ln171_6, i32 %add_ln170_13

]]></Node>
<StgValue><ssdm name="add_ln171_6"/></StgValue>
</operation>

<operation id="2146" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1506 %trunc_ln171_6 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln171_6, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln171_6"/></StgValue>
</operation>

<operation id="2147" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="30" op_0_bw="29">
<![CDATA[
.split4.0.i.i_ifconv:1507 %sext_ln172_6 = sext i29 %trunc_ln171_6

]]></Node>
<StgValue><ssdm name="sext_ln172_6"/></StgValue>
</operation>

<operation id="2148" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1508 %trunc_ln172_11 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %add_ln171_6, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln172_11"/></StgValue>
</operation>

<operation id="2149" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1510 %add_ln172_6 = add i32 %mul_ln172_6, i32 %add_ln170_13

]]></Node>
<StgValue><ssdm name="add_ln172_6"/></StgValue>
</operation>

<operation id="2150" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1511 %trunc_ln172_12 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln172_6, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln172_12"/></StgValue>
</operation>

<operation id="2151" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="30" op_0_bw="29">
<![CDATA[
.split4.0.i.i_ifconv:1512 %sext_ln173_12 = sext i29 %trunc_ln172_12

]]></Node>
<StgValue><ssdm name="sext_ln173_12"/></StgValue>
</operation>

<operation id="2152" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1513 %trunc_ln173_6 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %add_ln172_6, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln173_6"/></StgValue>
</operation>

<operation id="2153" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1519 %add_ln174_6 = add i32 %mul_ln174_6, i32 %or_ln173_6

]]></Node>
<StgValue><ssdm name="add_ln174_6"/></StgValue>
</operation>

<operation id="2154" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1520 %trunc_ln174_6 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln174_6, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln174_6"/></StgValue>
</operation>

<operation id="2155" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="30" op_0_bw="29">
<![CDATA[
.split4.0.i.i_ifconv:1521 %sext_ln175_6 = sext i29 %trunc_ln174_6

]]></Node>
<StgValue><ssdm name="sext_ln175_6"/></StgValue>
</operation>

<operation id="2156" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1522 %trunc_ln175_11 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %add_ln174_6, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln175_11"/></StgValue>
</operation>

<operation id="2157" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1524 %add_ln175_6 = add i32 %mul_ln175_6, i32 %or_ln173_6

]]></Node>
<StgValue><ssdm name="add_ln175_6"/></StgValue>
</operation>

<operation id="2158" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1525 %trunc_ln175_12 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln175_6, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln175_12"/></StgValue>
</operation>

<operation id="2159" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="30" op_0_bw="29">
<![CDATA[
.split4.0.i.i_ifconv:1526 %sext_ln178_6 = sext i29 %trunc_ln175_12

]]></Node>
<StgValue><ssdm name="sext_ln178_6"/></StgValue>
</operation>

<operation id="2160" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1527 %trunc_ln178_6 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %add_ln175_6, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln178_6"/></StgValue>
</operation>

<operation id="2161" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1534 %mul_ln181_6 = mul i30, i30 %sext_ln181_7

]]></Node>
<StgValue><ssdm name="mul_ln181_6"/></StgValue>
</operation>

<operation id="2162" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1535 %add_ln181_6 = add i30 %mul_ln181_6, i30 %add_ln180_13

]]></Node>
<StgValue><ssdm name="add_ln181_6"/></StgValue>
</operation>

<operation id="2163" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1537 %mul_ln182_6 = mul i30, i30 %sext_ln182_7

]]></Node>
<StgValue><ssdm name="mul_ln182_6"/></StgValue>
</operation>

<operation id="2164" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1538 %add_ln182_6 = add i30 %mul_ln182_6, i30 %add_ln180_13

]]></Node>
<StgValue><ssdm name="add_ln182_6"/></StgValue>
</operation>

<operation id="2165" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1540 %add_ln183_6 = add i27 %trunc_ln172_11, i27 %trunc_ln175_11

]]></Node>
<StgValue><ssdm name="add_ln183_6"/></StgValue>
</operation>

<operation id="2166" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1541 %sub_ln184_6 = sub i30 %sext_ln172_6, i30 %sext_ln175_6

]]></Node>
<StgValue><ssdm name="sub_ln184_6"/></StgValue>
</operation>

<operation id="2167" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1543 %add_ln185_6 = add i27 %trunc_ln173_6, i27 %trunc_ln178_6

]]></Node>
<StgValue><ssdm name="add_ln185_6"/></StgValue>
</operation>

<operation id="2168" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1544 %sub_ln186_6 = sub i30 %sext_ln173_12, i30 %sext_ln178_6

]]></Node>
<StgValue><ssdm name="sub_ln186_6"/></StgValue>
</operation>

<operation id="2169" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="31" op_0_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1627 %sext_ln185_7 = sext i30 %sub_ln184_7

]]></Node>
<StgValue><ssdm name="sext_ln185_7"/></StgValue>
</operation>

<operation id="2170" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="31" op_0_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1630 %sext_ln189_7 = sext i30 %sub_ln186_7

]]></Node>
<StgValue><ssdm name="sext_ln189_7"/></StgValue>
</operation>

<operation id="2171" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split4.0.i.i_ifconv:1635 %add_ln193_14 = add i31 %sext_ln189_7, i31 %sext_ln185_7

]]></Node>
<StgValue><ssdm name="add_ln193_14"/></StgValue>
</operation>

<operation id="2172" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split4.0.i.i_ifconv:1641 %sub_ln194_7 = sub i31 %sext_ln185_7, i31 %sext_ln189_7

]]></Node>
<StgValue><ssdm name="sub_ln194_7"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="2173" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="31">
<![CDATA[
.split4.0.i.i_ifconv:1041 %sext_ln193 = sext i31 %add_ln193

]]></Node>
<StgValue><ssdm name="sext_ln193"/></StgValue>
</operation>

<operation id="2174" st_id="20" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1042 %mul_ln193 = mul i32, i32 %sext_ln193

]]></Node>
<StgValue><ssdm name="mul_ln193"/></StgValue>
</operation>

<operation id="2175" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="31">
<![CDATA[
.split4.0.i.i_ifconv:1047 %sext_ln194_1 = sext i31 %sub_ln194

]]></Node>
<StgValue><ssdm name="sext_ln194_1"/></StgValue>
</operation>

<operation id="2176" st_id="20" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1048 %mul_ln194 = mul i32, i32 %sext_ln194_1

]]></Node>
<StgValue><ssdm name="mul_ln194"/></StgValue>
</operation>

<operation id="2177" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="27" op_0_bw="27" op_1_bw="19" op_2_bw="8">
<![CDATA[
.split4.0.i.i_ifconv:1074 %shl_ln161_1 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i19.i8, i19 %select_ln100_44, i8

]]></Node>
<StgValue><ssdm name="shl_ln161_1"/></StgValue>
</operation>

<operation id="2178" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1103 %add_ln178_1 = add i27 %add_ln160_1, i27 %shl_ln161_1

]]></Node>
<StgValue><ssdm name="add_ln178_1"/></StgValue>
</operation>

<operation id="2179" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1104 %sub_ln179_1 = sub i27 %add_ln160_1, i27 %shl_ln161_1

]]></Node>
<StgValue><ssdm name="sub_ln179_1"/></StgValue>
</operation>

<operation id="2180" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1110 %add_ln181_1 = add i30 %mul_ln181_1, i30 %add_ln180_3

]]></Node>
<StgValue><ssdm name="add_ln181_1"/></StgValue>
</operation>

<operation id="2181" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="27" op_0_bw="27" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1111 %trunc_ln181_1 = partselect i27 @_ssdm_op_PartSelect.i27.i30.i32.i32, i30 %add_ln181_1, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln181_1"/></StgValue>
</operation>

<operation id="2182" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1113 %add_ln182_1 = add i30 %mul_ln182_1, i30 %add_ln180_3

]]></Node>
<StgValue><ssdm name="add_ln182_1"/></StgValue>
</operation>

<operation id="2183" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="27" op_0_bw="27" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1114 %trunc_ln182_1 = partselect i27 @_ssdm_op_PartSelect.i27.i30.i32.i32, i30 %add_ln182_1, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln182_1"/></StgValue>
</operation>

<operation id="2184" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="31" op_0_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1117 %sext_ln185_1 = sext i30 %sub_ln184_1

]]></Node>
<StgValue><ssdm name="sext_ln185_1"/></StgValue>
</operation>

<operation id="2185" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="31" op_0_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1120 %sext_ln189_1 = sext i30 %sub_ln186_1

]]></Node>
<StgValue><ssdm name="sext_ln189_1"/></StgValue>
</operation>

<operation id="2186" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1121 %add_ln189_1 = add i27 %add_ln178_1, i27 %trunc_ln182_1

]]></Node>
<StgValue><ssdm name="add_ln189_1"/></StgValue>
</operation>

<operation id="2187" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1122 %sub_ln190_1 = sub i27 %add_ln178_1, i27 %trunc_ln182_1

]]></Node>
<StgValue><ssdm name="sub_ln190_1"/></StgValue>
</operation>

<operation id="2188" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split4.0.i.i_ifconv:1125 %add_ln193_2 = add i31 %sext_ln189_1, i31 %sext_ln185_1

]]></Node>
<StgValue><ssdm name="add_ln193_2"/></StgValue>
</operation>

<operation id="2189" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split4.0.i.i_ifconv:1131 %sub_ln194_1 = sub i31 %sext_ln185_1, i31 %sext_ln189_1

]]></Node>
<StgValue><ssdm name="sub_ln194_1"/></StgValue>
</operation>

<operation id="2190" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1137 %add_ln197_1 = add i27 %add_ln189_1, i27 %add_ln183_1

]]></Node>
<StgValue><ssdm name="add_ln197_1"/></StgValue>
</operation>

<operation id="2191" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1138 %trunc_ln197_1 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %add_ln197_1, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln197_1"/></StgValue>
</operation>

<operation id="2192" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1143 %add_ln200_1 = add i27 %sub_ln190_1, i27 %add_ln185_1

]]></Node>
<StgValue><ssdm name="add_ln200_1"/></StgValue>
</operation>

<operation id="2193" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1144 %trunc_ln200_1 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %add_ln200_1, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln200_1"/></StgValue>
</operation>

<operation id="2194" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1145 %sub_ln201_1 = sub i27 %sub_ln190_1, i27 %add_ln185_1

]]></Node>
<StgValue><ssdm name="sub_ln201_1"/></StgValue>
</operation>

<operation id="2195" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1146 %iivoutp_33 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln201_1, i32, i32

]]></Node>
<StgValue><ssdm name="iivoutp_33"/></StgValue>
</operation>

<operation id="2196" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1151 %sub_ln204_1 = sub i27 %add_ln189_1, i27 %add_ln183_1

]]></Node>
<StgValue><ssdm name="sub_ln204_1"/></StgValue>
</operation>

<operation id="2197" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1152 %iivoutp_57 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln204_1, i32, i32

]]></Node>
<StgValue><ssdm name="iivoutp_57"/></StgValue>
</operation>

<operation id="2198" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="27" op_0_bw="27" op_1_bw="19" op_2_bw="8">
<![CDATA[
.split4.0.i.i_ifconv:1159 %shl_ln161_2 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i19.i8, i19 %select_ln100_46, i8

]]></Node>
<StgValue><ssdm name="shl_ln161_2"/></StgValue>
</operation>

<operation id="2199" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1188 %add_ln178_2 = add i27 %add_ln160_2, i27 %shl_ln161_2

]]></Node>
<StgValue><ssdm name="add_ln178_2"/></StgValue>
</operation>

<operation id="2200" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1189 %sub_ln179_2 = sub i27 %add_ln160_2, i27 %shl_ln161_2

]]></Node>
<StgValue><ssdm name="sub_ln179_2"/></StgValue>
</operation>

<operation id="2201" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1195 %add_ln181_2 = add i30 %mul_ln181_2, i30 %add_ln180_5

]]></Node>
<StgValue><ssdm name="add_ln181_2"/></StgValue>
</operation>

<operation id="2202" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="27" op_0_bw="27" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1196 %trunc_ln181_2 = partselect i27 @_ssdm_op_PartSelect.i27.i30.i32.i32, i30 %add_ln181_2, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln181_2"/></StgValue>
</operation>

<operation id="2203" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1198 %add_ln182_2 = add i30 %mul_ln182_2, i30 %add_ln180_5

]]></Node>
<StgValue><ssdm name="add_ln182_2"/></StgValue>
</operation>

<operation id="2204" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="27" op_0_bw="27" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1199 %trunc_ln182_2 = partselect i27 @_ssdm_op_PartSelect.i27.i30.i32.i32, i30 %add_ln182_2, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln182_2"/></StgValue>
</operation>

<operation id="2205" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="31" op_0_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1202 %sext_ln185_2 = sext i30 %sub_ln184_2

]]></Node>
<StgValue><ssdm name="sext_ln185_2"/></StgValue>
</operation>

<operation id="2206" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="31" op_0_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1205 %sext_ln189_2 = sext i30 %sub_ln186_2

]]></Node>
<StgValue><ssdm name="sext_ln189_2"/></StgValue>
</operation>

<operation id="2207" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1206 %add_ln189_2 = add i27 %add_ln178_2, i27 %trunc_ln182_2

]]></Node>
<StgValue><ssdm name="add_ln189_2"/></StgValue>
</operation>

<operation id="2208" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1207 %sub_ln190_2 = sub i27 %add_ln178_2, i27 %trunc_ln182_2

]]></Node>
<StgValue><ssdm name="sub_ln190_2"/></StgValue>
</operation>

<operation id="2209" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split4.0.i.i_ifconv:1210 %add_ln193_4 = add i31 %sext_ln189_2, i31 %sext_ln185_2

]]></Node>
<StgValue><ssdm name="add_ln193_4"/></StgValue>
</operation>

<operation id="2210" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split4.0.i.i_ifconv:1216 %sub_ln194_2 = sub i31 %sext_ln185_2, i31 %sext_ln189_2

]]></Node>
<StgValue><ssdm name="sub_ln194_2"/></StgValue>
</operation>

<operation id="2211" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1222 %add_ln197_2 = add i27 %add_ln189_2, i27 %add_ln183_2

]]></Node>
<StgValue><ssdm name="add_ln197_2"/></StgValue>
</operation>

<operation id="2212" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1223 %trunc_ln197_2 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %add_ln197_2, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln197_2"/></StgValue>
</operation>

<operation id="2213" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1228 %add_ln200_2 = add i27 %sub_ln190_2, i27 %add_ln185_2

]]></Node>
<StgValue><ssdm name="add_ln200_2"/></StgValue>
</operation>

<operation id="2214" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1229 %trunc_ln200_2 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %add_ln200_2, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln200_2"/></StgValue>
</operation>

<operation id="2215" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1230 %sub_ln201_2 = sub i27 %sub_ln190_2, i27 %add_ln185_2

]]></Node>
<StgValue><ssdm name="sub_ln201_2"/></StgValue>
</operation>

<operation id="2216" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1231 %iivoutp_34 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln201_2, i32, i32

]]></Node>
<StgValue><ssdm name="iivoutp_34"/></StgValue>
</operation>

<operation id="2217" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1236 %sub_ln204_2 = sub i27 %add_ln189_2, i27 %add_ln183_2

]]></Node>
<StgValue><ssdm name="sub_ln204_2"/></StgValue>
</operation>

<operation id="2218" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1237 %iivoutp_58 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln204_2, i32, i32

]]></Node>
<StgValue><ssdm name="iivoutp_58"/></StgValue>
</operation>

<operation id="2219" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="32" op_0_bw="31">
<![CDATA[
.split4.0.i.i_ifconv:1296 %sext_ln193_3 = sext i31 %add_ln193_6

]]></Node>
<StgValue><ssdm name="sext_ln193_3"/></StgValue>
</operation>

<operation id="2220" st_id="20" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1297 %mul_ln193_3 = mul i32, i32 %sext_ln193_3

]]></Node>
<StgValue><ssdm name="mul_ln193_3"/></StgValue>
</operation>

<operation id="2221" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="32" op_0_bw="31">
<![CDATA[
.split4.0.i.i_ifconv:1302 %sext_ln194_7 = sext i31 %sub_ln194_3

]]></Node>
<StgValue><ssdm name="sext_ln194_7"/></StgValue>
</operation>

<operation id="2222" st_id="20" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1303 %mul_ln194_3 = mul i32, i32 %sext_ln194_7

]]></Node>
<StgValue><ssdm name="mul_ln194_3"/></StgValue>
</operation>

<operation id="2223" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="32" op_0_bw="31">
<![CDATA[
.split4.0.i.i_ifconv:1381 %sext_ln193_4 = sext i31 %add_ln193_8

]]></Node>
<StgValue><ssdm name="sext_ln193_4"/></StgValue>
</operation>

<operation id="2224" st_id="20" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1382 %mul_ln193_4 = mul i32, i32 %sext_ln193_4

]]></Node>
<StgValue><ssdm name="mul_ln193_4"/></StgValue>
</operation>

<operation id="2225" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="32" op_0_bw="31">
<![CDATA[
.split4.0.i.i_ifconv:1387 %sext_ln194_9 = sext i31 %sub_ln194_4

]]></Node>
<StgValue><ssdm name="sext_ln194_9"/></StgValue>
</operation>

<operation id="2226" st_id="20" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1388 %mul_ln194_4 = mul i32, i32 %sext_ln194_9

]]></Node>
<StgValue><ssdm name="mul_ln194_4"/></StgValue>
</operation>

<operation id="2227" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="27" op_0_bw="27" op_1_bw="19" op_2_bw="8">
<![CDATA[
.split4.0.i.i_ifconv:1414 %shl_ln161_5 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i19.i8, i19 %select_ln100_52, i8

]]></Node>
<StgValue><ssdm name="shl_ln161_5"/></StgValue>
</operation>

<operation id="2228" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1443 %add_ln178_5 = add i27 %add_ln160_5, i27 %shl_ln161_5

]]></Node>
<StgValue><ssdm name="add_ln178_5"/></StgValue>
</operation>

<operation id="2229" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1444 %sub_ln179_5 = sub i27 %add_ln160_5, i27 %shl_ln161_5

]]></Node>
<StgValue><ssdm name="sub_ln179_5"/></StgValue>
</operation>

<operation id="2230" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1450 %add_ln181_5 = add i30 %mul_ln181_5, i30 %add_ln180_11

]]></Node>
<StgValue><ssdm name="add_ln181_5"/></StgValue>
</operation>

<operation id="2231" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="27" op_0_bw="27" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1451 %trunc_ln181_5 = partselect i27 @_ssdm_op_PartSelect.i27.i30.i32.i32, i30 %add_ln181_5, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln181_5"/></StgValue>
</operation>

<operation id="2232" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1453 %add_ln182_5 = add i30 %mul_ln182_5, i30 %add_ln180_11

]]></Node>
<StgValue><ssdm name="add_ln182_5"/></StgValue>
</operation>

<operation id="2233" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="27" op_0_bw="27" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1454 %trunc_ln182_5 = partselect i27 @_ssdm_op_PartSelect.i27.i30.i32.i32, i30 %add_ln182_5, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln182_5"/></StgValue>
</operation>

<operation id="2234" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="31" op_0_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1457 %sext_ln185_5 = sext i30 %sub_ln184_5

]]></Node>
<StgValue><ssdm name="sext_ln185_5"/></StgValue>
</operation>

<operation id="2235" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="31" op_0_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1460 %sext_ln189_5 = sext i30 %sub_ln186_5

]]></Node>
<StgValue><ssdm name="sext_ln189_5"/></StgValue>
</operation>

<operation id="2236" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1461 %add_ln189_5 = add i27 %add_ln178_5, i27 %trunc_ln182_5

]]></Node>
<StgValue><ssdm name="add_ln189_5"/></StgValue>
</operation>

<operation id="2237" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1462 %sub_ln190_5 = sub i27 %add_ln178_5, i27 %trunc_ln182_5

]]></Node>
<StgValue><ssdm name="sub_ln190_5"/></StgValue>
</operation>

<operation id="2238" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split4.0.i.i_ifconv:1465 %add_ln193_10 = add i31 %sext_ln189_5, i31 %sext_ln185_5

]]></Node>
<StgValue><ssdm name="add_ln193_10"/></StgValue>
</operation>

<operation id="2239" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split4.0.i.i_ifconv:1471 %sub_ln194_5 = sub i31 %sext_ln185_5, i31 %sext_ln189_5

]]></Node>
<StgValue><ssdm name="sub_ln194_5"/></StgValue>
</operation>

<operation id="2240" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1477 %add_ln197_5 = add i27 %add_ln189_5, i27 %add_ln183_5

]]></Node>
<StgValue><ssdm name="add_ln197_5"/></StgValue>
</operation>

<operation id="2241" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1478 %trunc_ln197_5 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %add_ln197_5, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln197_5"/></StgValue>
</operation>

<operation id="2242" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1483 %add_ln200_5 = add i27 %sub_ln190_5, i27 %add_ln185_5

]]></Node>
<StgValue><ssdm name="add_ln200_5"/></StgValue>
</operation>

<operation id="2243" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1484 %trunc_ln200_5 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %add_ln200_5, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln200_5"/></StgValue>
</operation>

<operation id="2244" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1485 %sub_ln201_5 = sub i27 %sub_ln190_5, i27 %add_ln185_5

]]></Node>
<StgValue><ssdm name="sub_ln201_5"/></StgValue>
</operation>

<operation id="2245" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1486 %iivoutp_37 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln201_5, i32, i32

]]></Node>
<StgValue><ssdm name="iivoutp_37"/></StgValue>
</operation>

<operation id="2246" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1491 %sub_ln204_5 = sub i27 %add_ln189_5, i27 %add_ln183_5

]]></Node>
<StgValue><ssdm name="sub_ln204_5"/></StgValue>
</operation>

<operation id="2247" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1492 %iivoutp_61 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln204_5, i32, i32

]]></Node>
<StgValue><ssdm name="iivoutp_61"/></StgValue>
</operation>

<operation id="2248" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="27" op_0_bw="27" op_1_bw="19" op_2_bw="8">
<![CDATA[
.split4.0.i.i_ifconv:1499 %shl_ln161_6 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i19.i8, i19 %select_ln100_54, i8

]]></Node>
<StgValue><ssdm name="shl_ln161_6"/></StgValue>
</operation>

<operation id="2249" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1528 %add_ln178_6 = add i27 %add_ln160_6, i27 %shl_ln161_6

]]></Node>
<StgValue><ssdm name="add_ln178_6"/></StgValue>
</operation>

<operation id="2250" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1529 %sub_ln179_6 = sub i27 %add_ln160_6, i27 %shl_ln161_6

]]></Node>
<StgValue><ssdm name="sub_ln179_6"/></StgValue>
</operation>

<operation id="2251" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1535 %add_ln181_6 = add i30 %mul_ln181_6, i30 %add_ln180_13

]]></Node>
<StgValue><ssdm name="add_ln181_6"/></StgValue>
</operation>

<operation id="2252" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="27" op_0_bw="27" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1536 %trunc_ln181_6 = partselect i27 @_ssdm_op_PartSelect.i27.i30.i32.i32, i30 %add_ln181_6, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln181_6"/></StgValue>
</operation>

<operation id="2253" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1538 %add_ln182_6 = add i30 %mul_ln182_6, i30 %add_ln180_13

]]></Node>
<StgValue><ssdm name="add_ln182_6"/></StgValue>
</operation>

<operation id="2254" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="27" op_0_bw="27" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1539 %trunc_ln182_6 = partselect i27 @_ssdm_op_PartSelect.i27.i30.i32.i32, i30 %add_ln182_6, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln182_6"/></StgValue>
</operation>

<operation id="2255" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="31" op_0_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1542 %sext_ln185_6 = sext i30 %sub_ln184_6

]]></Node>
<StgValue><ssdm name="sext_ln185_6"/></StgValue>
</operation>

<operation id="2256" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="31" op_0_bw="30">
<![CDATA[
.split4.0.i.i_ifconv:1545 %sext_ln189_6 = sext i30 %sub_ln186_6

]]></Node>
<StgValue><ssdm name="sext_ln189_6"/></StgValue>
</operation>

<operation id="2257" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1546 %add_ln189_6 = add i27 %add_ln178_6, i27 %trunc_ln182_6

]]></Node>
<StgValue><ssdm name="add_ln189_6"/></StgValue>
</operation>

<operation id="2258" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1547 %sub_ln190_6 = sub i27 %add_ln178_6, i27 %trunc_ln182_6

]]></Node>
<StgValue><ssdm name="sub_ln190_6"/></StgValue>
</operation>

<operation id="2259" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split4.0.i.i_ifconv:1550 %add_ln193_12 = add i31 %sext_ln189_6, i31 %sext_ln185_6

]]></Node>
<StgValue><ssdm name="add_ln193_12"/></StgValue>
</operation>

<operation id="2260" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split4.0.i.i_ifconv:1556 %sub_ln194_6 = sub i31 %sext_ln185_6, i31 %sext_ln189_6

]]></Node>
<StgValue><ssdm name="sub_ln194_6"/></StgValue>
</operation>

<operation id="2261" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1562 %add_ln197_6 = add i27 %add_ln189_6, i27 %add_ln183_6

]]></Node>
<StgValue><ssdm name="add_ln197_6"/></StgValue>
</operation>

<operation id="2262" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1563 %trunc_ln197_6 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %add_ln197_6, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln197_6"/></StgValue>
</operation>

<operation id="2263" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1568 %add_ln200_6 = add i27 %sub_ln190_6, i27 %add_ln185_6

]]></Node>
<StgValue><ssdm name="add_ln200_6"/></StgValue>
</operation>

<operation id="2264" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1569 %trunc_ln200_6 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %add_ln200_6, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln200_6"/></StgValue>
</operation>

<operation id="2265" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1570 %sub_ln201_6 = sub i27 %sub_ln190_6, i27 %add_ln185_6

]]></Node>
<StgValue><ssdm name="sub_ln201_6"/></StgValue>
</operation>

<operation id="2266" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1571 %iivoutp_38 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln201_6, i32, i32

]]></Node>
<StgValue><ssdm name="iivoutp_38"/></StgValue>
</operation>

<operation id="2267" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1576 %sub_ln204_6 = sub i27 %add_ln189_6, i27 %add_ln183_6

]]></Node>
<StgValue><ssdm name="sub_ln204_6"/></StgValue>
</operation>

<operation id="2268" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1577 %iivoutp_62 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln204_6, i32, i32

]]></Node>
<StgValue><ssdm name="iivoutp_62"/></StgValue>
</operation>

<operation id="2269" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="32" op_0_bw="31">
<![CDATA[
.split4.0.i.i_ifconv:1636 %sext_ln193_7 = sext i31 %add_ln193_14

]]></Node>
<StgValue><ssdm name="sext_ln193_7"/></StgValue>
</operation>

<operation id="2270" st_id="20" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1637 %mul_ln193_7 = mul i32, i32 %sext_ln193_7

]]></Node>
<StgValue><ssdm name="mul_ln193_7"/></StgValue>
</operation>

<operation id="2271" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="32" op_0_bw="31">
<![CDATA[
.split4.0.i.i_ifconv:1642 %sext_ln194_15 = sext i31 %sub_ln194_7

]]></Node>
<StgValue><ssdm name="sext_ln194_15"/></StgValue>
</operation>

<operation id="2272" st_id="20" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1643 %mul_ln194_7 = mul i32, i32 %sext_ln194_15

]]></Node>
<StgValue><ssdm name="mul_ln194_7"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="2273" st_id="21" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1042 %mul_ln193 = mul i32, i32 %sext_ln193

]]></Node>
<StgValue><ssdm name="mul_ln193"/></StgValue>
</operation>

<operation id="2274" st_id="21" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1048 %mul_ln194 = mul i32, i32 %sext_ln194_1

]]></Node>
<StgValue><ssdm name="mul_ln194"/></StgValue>
</operation>

<operation id="2275" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="32" op_0_bw="31">
<![CDATA[
.split4.0.i.i_ifconv:1126 %sext_ln193_1 = sext i31 %add_ln193_2

]]></Node>
<StgValue><ssdm name="sext_ln193_1"/></StgValue>
</operation>

<operation id="2276" st_id="21" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1127 %mul_ln193_1 = mul i32, i32 %sext_ln193_1

]]></Node>
<StgValue><ssdm name="mul_ln193_1"/></StgValue>
</operation>

<operation id="2277" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="31">
<![CDATA[
.split4.0.i.i_ifconv:1132 %sext_ln194_3 = sext i31 %sub_ln194_1

]]></Node>
<StgValue><ssdm name="sext_ln194_3"/></StgValue>
</operation>

<operation id="2278" st_id="21" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1133 %mul_ln194_1 = mul i32, i32 %sext_ln194_3

]]></Node>
<StgValue><ssdm name="mul_ln194_1"/></StgValue>
</operation>

<operation id="2279" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="31">
<![CDATA[
.split4.0.i.i_ifconv:1211 %sext_ln193_2 = sext i31 %add_ln193_4

]]></Node>
<StgValue><ssdm name="sext_ln193_2"/></StgValue>
</operation>

<operation id="2280" st_id="21" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1212 %mul_ln193_2 = mul i32, i32 %sext_ln193_2

]]></Node>
<StgValue><ssdm name="mul_ln193_2"/></StgValue>
</operation>

<operation id="2281" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="31">
<![CDATA[
.split4.0.i.i_ifconv:1217 %sext_ln194_5 = sext i31 %sub_ln194_2

]]></Node>
<StgValue><ssdm name="sext_ln194_5"/></StgValue>
</operation>

<operation id="2282" st_id="21" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1218 %mul_ln194_2 = mul i32, i32 %sext_ln194_5

]]></Node>
<StgValue><ssdm name="mul_ln194_2"/></StgValue>
</operation>

<operation id="2283" st_id="21" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1297 %mul_ln193_3 = mul i32, i32 %sext_ln193_3

]]></Node>
<StgValue><ssdm name="mul_ln193_3"/></StgValue>
</operation>

<operation id="2284" st_id="21" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1303 %mul_ln194_3 = mul i32, i32 %sext_ln194_7

]]></Node>
<StgValue><ssdm name="mul_ln194_3"/></StgValue>
</operation>

<operation id="2285" st_id="21" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1382 %mul_ln193_4 = mul i32, i32 %sext_ln193_4

]]></Node>
<StgValue><ssdm name="mul_ln193_4"/></StgValue>
</operation>

<operation id="2286" st_id="21" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1388 %mul_ln194_4 = mul i32, i32 %sext_ln194_9

]]></Node>
<StgValue><ssdm name="mul_ln194_4"/></StgValue>
</operation>

<operation id="2287" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="32" op_0_bw="31">
<![CDATA[
.split4.0.i.i_ifconv:1466 %sext_ln193_5 = sext i31 %add_ln193_10

]]></Node>
<StgValue><ssdm name="sext_ln193_5"/></StgValue>
</operation>

<operation id="2288" st_id="21" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1467 %mul_ln193_5 = mul i32, i32 %sext_ln193_5

]]></Node>
<StgValue><ssdm name="mul_ln193_5"/></StgValue>
</operation>

<operation id="2289" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="32" op_0_bw="31">
<![CDATA[
.split4.0.i.i_ifconv:1472 %sext_ln194_11 = sext i31 %sub_ln194_5

]]></Node>
<StgValue><ssdm name="sext_ln194_11"/></StgValue>
</operation>

<operation id="2290" st_id="21" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1473 %mul_ln194_5 = mul i32, i32 %sext_ln194_11

]]></Node>
<StgValue><ssdm name="mul_ln194_5"/></StgValue>
</operation>

<operation id="2291" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="32" op_0_bw="31">
<![CDATA[
.split4.0.i.i_ifconv:1551 %sext_ln193_6 = sext i31 %add_ln193_12

]]></Node>
<StgValue><ssdm name="sext_ln193_6"/></StgValue>
</operation>

<operation id="2292" st_id="21" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1552 %mul_ln193_6 = mul i32, i32 %sext_ln193_6

]]></Node>
<StgValue><ssdm name="mul_ln193_6"/></StgValue>
</operation>

<operation id="2293" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="32" op_0_bw="31">
<![CDATA[
.split4.0.i.i_ifconv:1557 %sext_ln194_13 = sext i31 %sub_ln194_6

]]></Node>
<StgValue><ssdm name="sext_ln194_13"/></StgValue>
</operation>

<operation id="2294" st_id="21" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1558 %mul_ln194_6 = mul i32, i32 %sext_ln194_13

]]></Node>
<StgValue><ssdm name="mul_ln194_6"/></StgValue>
</operation>

<operation id="2295" st_id="21" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1637 %mul_ln193_7 = mul i32, i32 %sext_ln193_7

]]></Node>
<StgValue><ssdm name="mul_ln193_7"/></StgValue>
</operation>

<operation id="2296" st_id="21" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1643 %mul_ln194_7 = mul i32, i32 %sext_ln194_15

]]></Node>
<StgValue><ssdm name="mul_ln194_7"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="2297" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1043 %add_ln193_1 = add i32, i32 %mul_ln193

]]></Node>
<StgValue><ssdm name="add_ln193_1"/></StgValue>
</operation>

<operation id="2298" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1044 %trunc_ln11 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln193_1, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln11"/></StgValue>
</operation>

<operation id="2299" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="27" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:1045 %sext_ln194 = sext i24 %trunc_ln11

]]></Node>
<StgValue><ssdm name="sext_ln194"/></StgValue>
</operation>

<operation id="2300" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1049 %add_ln194 = add i32, i32 %mul_ln194

]]></Node>
<StgValue><ssdm name="add_ln194"/></StgValue>
</operation>

<operation id="2301" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1050 %trunc_ln12 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln194, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln12"/></StgValue>
</operation>

<operation id="2302" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="27" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:1051 %sext_ln197 = sext i24 %trunc_ln12

]]></Node>
<StgValue><ssdm name="sext_ln197"/></StgValue>
</operation>

<operation id="2303" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1054 %add_ln198 = add i27 %add_ln191, i27 %sext_ln194

]]></Node>
<StgValue><ssdm name="add_ln198"/></StgValue>
</operation>

<operation id="2304" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1055 %trunc_ln14 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %add_ln198, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln14"/></StgValue>
</operation>

<operation id="2305" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1056 %add_ln199 = add i27 %sub_ln192, i27 %sext_ln197

]]></Node>
<StgValue><ssdm name="add_ln199"/></StgValue>
</operation>

<operation id="2306" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1057 %trunc_ln15 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %add_ln199, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln15"/></StgValue>
</operation>

<operation id="2307" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1062 %sub_ln202 = sub i27 %sub_ln192, i27 %sext_ln197

]]></Node>
<StgValue><ssdm name="sub_ln202"/></StgValue>
</operation>

<operation id="2308" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1063 %iivoutp_40 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln202, i32, i32

]]></Node>
<StgValue><ssdm name="iivoutp_40"/></StgValue>
</operation>

<operation id="2309" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1064 %sub_ln203 = sub i27 %add_ln191, i27 %sext_ln194

]]></Node>
<StgValue><ssdm name="sub_ln203"/></StgValue>
</operation>

<operation id="2310" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1065 %iivoutp_48 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln203, i32, i32

]]></Node>
<StgValue><ssdm name="iivoutp_48"/></StgValue>
</operation>

<operation id="2311" st_id="22" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1127 %mul_ln193_1 = mul i32, i32 %sext_ln193_1

]]></Node>
<StgValue><ssdm name="mul_ln193_1"/></StgValue>
</operation>

<operation id="2312" st_id="22" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1133 %mul_ln194_1 = mul i32, i32 %sext_ln194_3

]]></Node>
<StgValue><ssdm name="mul_ln194_1"/></StgValue>
</operation>

<operation id="2313" st_id="22" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1212 %mul_ln193_2 = mul i32, i32 %sext_ln193_2

]]></Node>
<StgValue><ssdm name="mul_ln193_2"/></StgValue>
</operation>

<operation id="2314" st_id="22" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1218 %mul_ln194_2 = mul i32, i32 %sext_ln194_5

]]></Node>
<StgValue><ssdm name="mul_ln194_2"/></StgValue>
</operation>

<operation id="2315" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1293 %add_ln191_3 = add i27 %sub_ln179_3, i27 %trunc_ln181_3

]]></Node>
<StgValue><ssdm name="add_ln191_3"/></StgValue>
</operation>

<operation id="2316" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1294 %sub_ln192_3 = sub i27 %sub_ln179_3, i27 %trunc_ln181_3

]]></Node>
<StgValue><ssdm name="sub_ln192_3"/></StgValue>
</operation>

<operation id="2317" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1298 %add_ln193_7 = add i32, i32 %mul_ln193_3

]]></Node>
<StgValue><ssdm name="add_ln193_7"/></StgValue>
</operation>

<operation id="2318" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1299 %trunc_ln193_3 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln193_7, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln193_3"/></StgValue>
</operation>

<operation id="2319" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="27" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:1300 %sext_ln194_6 = sext i24 %trunc_ln193_3

]]></Node>
<StgValue><ssdm name="sext_ln194_6"/></StgValue>
</operation>

<operation id="2320" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1304 %add_ln194_3 = add i32, i32 %mul_ln194_3

]]></Node>
<StgValue><ssdm name="add_ln194_3"/></StgValue>
</operation>

<operation id="2321" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1305 %trunc_ln194_3 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln194_3, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln194_3"/></StgValue>
</operation>

<operation id="2322" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="27" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:1306 %sext_ln197_3 = sext i24 %trunc_ln194_3

]]></Node>
<StgValue><ssdm name="sext_ln197_3"/></StgValue>
</operation>

<operation id="2323" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1309 %add_ln198_3 = add i27 %add_ln191_3, i27 %sext_ln194_6

]]></Node>
<StgValue><ssdm name="add_ln198_3"/></StgValue>
</operation>

<operation id="2324" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1310 %trunc_ln198_3 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %add_ln198_3, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln198_3"/></StgValue>
</operation>

<operation id="2325" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1311 %add_ln199_3 = add i27 %sub_ln192_3, i27 %sext_ln197_3

]]></Node>
<StgValue><ssdm name="add_ln199_3"/></StgValue>
</operation>

<operation id="2326" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1312 %trunc_ln199_3 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %add_ln199_3, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln199_3"/></StgValue>
</operation>

<operation id="2327" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1317 %sub_ln202_3 = sub i27 %sub_ln192_3, i27 %sext_ln197_3

]]></Node>
<StgValue><ssdm name="sub_ln202_3"/></StgValue>
</operation>

<operation id="2328" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1318 %iivoutp_43 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln202_3, i32, i32

]]></Node>
<StgValue><ssdm name="iivoutp_43"/></StgValue>
</operation>

<operation id="2329" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1319 %sub_ln203_3 = sub i27 %add_ln191_3, i27 %sext_ln194_6

]]></Node>
<StgValue><ssdm name="sub_ln203_3"/></StgValue>
</operation>

<operation id="2330" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1320 %iivoutp_51 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln203_3, i32, i32

]]></Node>
<StgValue><ssdm name="iivoutp_51"/></StgValue>
</operation>

<operation id="2331" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1378 %add_ln191_4 = add i27 %sub_ln179_4, i27 %trunc_ln181_4

]]></Node>
<StgValue><ssdm name="add_ln191_4"/></StgValue>
</operation>

<operation id="2332" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1379 %sub_ln192_4 = sub i27 %sub_ln179_4, i27 %trunc_ln181_4

]]></Node>
<StgValue><ssdm name="sub_ln192_4"/></StgValue>
</operation>

<operation id="2333" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1383 %add_ln193_9 = add i32, i32 %mul_ln193_4

]]></Node>
<StgValue><ssdm name="add_ln193_9"/></StgValue>
</operation>

<operation id="2334" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1384 %trunc_ln193_4 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln193_9, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln193_4"/></StgValue>
</operation>

<operation id="2335" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="27" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:1385 %sext_ln194_8 = sext i24 %trunc_ln193_4

]]></Node>
<StgValue><ssdm name="sext_ln194_8"/></StgValue>
</operation>

<operation id="2336" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1389 %add_ln194_4 = add i32, i32 %mul_ln194_4

]]></Node>
<StgValue><ssdm name="add_ln194_4"/></StgValue>
</operation>

<operation id="2337" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1390 %trunc_ln194_4 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln194_4, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln194_4"/></StgValue>
</operation>

<operation id="2338" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="27" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:1391 %sext_ln197_4 = sext i24 %trunc_ln194_4

]]></Node>
<StgValue><ssdm name="sext_ln197_4"/></StgValue>
</operation>

<operation id="2339" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1394 %add_ln198_4 = add i27 %add_ln191_4, i27 %sext_ln194_8

]]></Node>
<StgValue><ssdm name="add_ln198_4"/></StgValue>
</operation>

<operation id="2340" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1395 %trunc_ln198_4 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %add_ln198_4, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln198_4"/></StgValue>
</operation>

<operation id="2341" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1396 %add_ln199_4 = add i27 %sub_ln192_4, i27 %sext_ln197_4

]]></Node>
<StgValue><ssdm name="add_ln199_4"/></StgValue>
</operation>

<operation id="2342" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1397 %trunc_ln199_4 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %add_ln199_4, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln199_4"/></StgValue>
</operation>

<operation id="2343" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1402 %sub_ln202_4 = sub i27 %sub_ln192_4, i27 %sext_ln197_4

]]></Node>
<StgValue><ssdm name="sub_ln202_4"/></StgValue>
</operation>

<operation id="2344" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1403 %iivoutp_44 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln202_4, i32, i32

]]></Node>
<StgValue><ssdm name="iivoutp_44"/></StgValue>
</operation>

<operation id="2345" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1404 %sub_ln203_4 = sub i27 %add_ln191_4, i27 %sext_ln194_8

]]></Node>
<StgValue><ssdm name="sub_ln203_4"/></StgValue>
</operation>

<operation id="2346" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1405 %iivoutp_52 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln203_4, i32, i32

]]></Node>
<StgValue><ssdm name="iivoutp_52"/></StgValue>
</operation>

<operation id="2347" st_id="22" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1467 %mul_ln193_5 = mul i32, i32 %sext_ln193_5

]]></Node>
<StgValue><ssdm name="mul_ln193_5"/></StgValue>
</operation>

<operation id="2348" st_id="22" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1473 %mul_ln194_5 = mul i32, i32 %sext_ln194_11

]]></Node>
<StgValue><ssdm name="mul_ln194_5"/></StgValue>
</operation>

<operation id="2349" st_id="22" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1552 %mul_ln193_6 = mul i32, i32 %sext_ln193_6

]]></Node>
<StgValue><ssdm name="mul_ln193_6"/></StgValue>
</operation>

<operation id="2350" st_id="22" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1558 %mul_ln194_6 = mul i32, i32 %sext_ln194_13

]]></Node>
<StgValue><ssdm name="mul_ln194_6"/></StgValue>
</operation>

<operation id="2351" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1633 %add_ln191_7 = add i27 %sub_ln179_7, i27 %trunc_ln181_7

]]></Node>
<StgValue><ssdm name="add_ln191_7"/></StgValue>
</operation>

<operation id="2352" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1634 %sub_ln192_7 = sub i27 %sub_ln179_7, i27 %trunc_ln181_7

]]></Node>
<StgValue><ssdm name="sub_ln192_7"/></StgValue>
</operation>

<operation id="2353" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1638 %add_ln193_15 = add i32, i32 %mul_ln193_7

]]></Node>
<StgValue><ssdm name="add_ln193_15"/></StgValue>
</operation>

<operation id="2354" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1639 %trunc_ln193_7 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln193_15, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln193_7"/></StgValue>
</operation>

<operation id="2355" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="27" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:1640 %sext_ln194_14 = sext i24 %trunc_ln193_7

]]></Node>
<StgValue><ssdm name="sext_ln194_14"/></StgValue>
</operation>

<operation id="2356" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1644 %add_ln194_7 = add i32, i32 %mul_ln194_7

]]></Node>
<StgValue><ssdm name="add_ln194_7"/></StgValue>
</operation>

<operation id="2357" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1645 %trunc_ln194_7 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln194_7, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln194_7"/></StgValue>
</operation>

<operation id="2358" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="27" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:1646 %sext_ln197_7 = sext i24 %trunc_ln194_7

]]></Node>
<StgValue><ssdm name="sext_ln197_7"/></StgValue>
</operation>

<operation id="2359" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1649 %add_ln198_7 = add i27 %add_ln191_7, i27 %sext_ln194_14

]]></Node>
<StgValue><ssdm name="add_ln198_7"/></StgValue>
</operation>

<operation id="2360" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1650 %trunc_ln198_7 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %add_ln198_7, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln198_7"/></StgValue>
</operation>

<operation id="2361" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1651 %add_ln199_7 = add i27 %sub_ln192_7, i27 %sext_ln197_7

]]></Node>
<StgValue><ssdm name="add_ln199_7"/></StgValue>
</operation>

<operation id="2362" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1652 %trunc_ln199_7 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %add_ln199_7, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln199_7"/></StgValue>
</operation>

<operation id="2363" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1657 %sub_ln202_7 = sub i27 %sub_ln192_7, i27 %sext_ln197_7

]]></Node>
<StgValue><ssdm name="sub_ln202_7"/></StgValue>
</operation>

<operation id="2364" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1658 %iivoutp_47 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln202_7, i32, i32

]]></Node>
<StgValue><ssdm name="iivoutp_47"/></StgValue>
</operation>

<operation id="2365" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1659 %sub_ln203_7 = sub i27 %add_ln191_7, i27 %sext_ln194_14

]]></Node>
<StgValue><ssdm name="sub_ln203_7"/></StgValue>
</operation>

<operation id="2366" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1660 %iivoutp_55 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln203_7, i32, i32

]]></Node>
<StgValue><ssdm name="iivoutp_55"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="2367" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1123 %add_ln191_1 = add i27 %sub_ln179_1, i27 %trunc_ln181_1

]]></Node>
<StgValue><ssdm name="add_ln191_1"/></StgValue>
</operation>

<operation id="2368" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1124 %sub_ln192_1 = sub i27 %sub_ln179_1, i27 %trunc_ln181_1

]]></Node>
<StgValue><ssdm name="sub_ln192_1"/></StgValue>
</operation>

<operation id="2369" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1128 %add_ln193_3 = add i32, i32 %mul_ln193_1

]]></Node>
<StgValue><ssdm name="add_ln193_3"/></StgValue>
</operation>

<operation id="2370" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1129 %trunc_ln193_1 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln193_3, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln193_1"/></StgValue>
</operation>

<operation id="2371" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="27" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:1130 %sext_ln194_2 = sext i24 %trunc_ln193_1

]]></Node>
<StgValue><ssdm name="sext_ln194_2"/></StgValue>
</operation>

<operation id="2372" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1134 %add_ln194_1 = add i32, i32 %mul_ln194_1

]]></Node>
<StgValue><ssdm name="add_ln194_1"/></StgValue>
</operation>

<operation id="2373" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1135 %trunc_ln194_1 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln194_1, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln194_1"/></StgValue>
</operation>

<operation id="2374" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="27" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:1136 %sext_ln197_1 = sext i24 %trunc_ln194_1

]]></Node>
<StgValue><ssdm name="sext_ln197_1"/></StgValue>
</operation>

<operation id="2375" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1139 %add_ln198_1 = add i27 %add_ln191_1, i27 %sext_ln194_2

]]></Node>
<StgValue><ssdm name="add_ln198_1"/></StgValue>
</operation>

<operation id="2376" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1140 %trunc_ln198_1 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %add_ln198_1, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln198_1"/></StgValue>
</operation>

<operation id="2377" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1141 %add_ln199_1 = add i27 %sub_ln192_1, i27 %sext_ln197_1

]]></Node>
<StgValue><ssdm name="add_ln199_1"/></StgValue>
</operation>

<operation id="2378" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1142 %trunc_ln199_1 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %add_ln199_1, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln199_1"/></StgValue>
</operation>

<operation id="2379" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1147 %sub_ln202_1 = sub i27 %sub_ln192_1, i27 %sext_ln197_1

]]></Node>
<StgValue><ssdm name="sub_ln202_1"/></StgValue>
</operation>

<operation id="2380" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1148 %iivoutp_41 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln202_1, i32, i32

]]></Node>
<StgValue><ssdm name="iivoutp_41"/></StgValue>
</operation>

<operation id="2381" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1149 %sub_ln203_1 = sub i27 %add_ln191_1, i27 %sext_ln194_2

]]></Node>
<StgValue><ssdm name="sub_ln203_1"/></StgValue>
</operation>

<operation id="2382" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1150 %iivoutp_49 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln203_1, i32, i32

]]></Node>
<StgValue><ssdm name="iivoutp_49"/></StgValue>
</operation>

<operation id="2383" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1208 %add_ln191_2 = add i27 %sub_ln179_2, i27 %trunc_ln181_2

]]></Node>
<StgValue><ssdm name="add_ln191_2"/></StgValue>
</operation>

<operation id="2384" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1209 %sub_ln192_2 = sub i27 %sub_ln179_2, i27 %trunc_ln181_2

]]></Node>
<StgValue><ssdm name="sub_ln192_2"/></StgValue>
</operation>

<operation id="2385" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1213 %add_ln193_5 = add i32, i32 %mul_ln193_2

]]></Node>
<StgValue><ssdm name="add_ln193_5"/></StgValue>
</operation>

<operation id="2386" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1214 %trunc_ln193_2 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln193_5, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln193_2"/></StgValue>
</operation>

<operation id="2387" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="27" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:1215 %sext_ln194_4 = sext i24 %trunc_ln193_2

]]></Node>
<StgValue><ssdm name="sext_ln194_4"/></StgValue>
</operation>

<operation id="2388" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1219 %add_ln194_2 = add i32, i32 %mul_ln194_2

]]></Node>
<StgValue><ssdm name="add_ln194_2"/></StgValue>
</operation>

<operation id="2389" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1220 %trunc_ln194_2 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln194_2, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln194_2"/></StgValue>
</operation>

<operation id="2390" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="27" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:1221 %sext_ln197_2 = sext i24 %trunc_ln194_2

]]></Node>
<StgValue><ssdm name="sext_ln197_2"/></StgValue>
</operation>

<operation id="2391" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1224 %add_ln198_2 = add i27 %add_ln191_2, i27 %sext_ln194_4

]]></Node>
<StgValue><ssdm name="add_ln198_2"/></StgValue>
</operation>

<operation id="2392" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1225 %trunc_ln198_2 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %add_ln198_2, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln198_2"/></StgValue>
</operation>

<operation id="2393" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1226 %add_ln199_2 = add i27 %sub_ln192_2, i27 %sext_ln197_2

]]></Node>
<StgValue><ssdm name="add_ln199_2"/></StgValue>
</operation>

<operation id="2394" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1227 %trunc_ln199_2 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %add_ln199_2, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln199_2"/></StgValue>
</operation>

<operation id="2395" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1232 %sub_ln202_2 = sub i27 %sub_ln192_2, i27 %sext_ln197_2

]]></Node>
<StgValue><ssdm name="sub_ln202_2"/></StgValue>
</operation>

<operation id="2396" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1233 %iivoutp_42 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln202_2, i32, i32

]]></Node>
<StgValue><ssdm name="iivoutp_42"/></StgValue>
</operation>

<operation id="2397" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1234 %sub_ln203_2 = sub i27 %add_ln191_2, i27 %sext_ln194_4

]]></Node>
<StgValue><ssdm name="sub_ln203_2"/></StgValue>
</operation>

<operation id="2398" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1235 %iivoutp_50 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln203_2, i32, i32

]]></Node>
<StgValue><ssdm name="iivoutp_50"/></StgValue>
</operation>

<operation id="2399" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1463 %add_ln191_5 = add i27 %sub_ln179_5, i27 %trunc_ln181_5

]]></Node>
<StgValue><ssdm name="add_ln191_5"/></StgValue>
</operation>

<operation id="2400" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1464 %sub_ln192_5 = sub i27 %sub_ln179_5, i27 %trunc_ln181_5

]]></Node>
<StgValue><ssdm name="sub_ln192_5"/></StgValue>
</operation>

<operation id="2401" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1468 %add_ln193_11 = add i32, i32 %mul_ln193_5

]]></Node>
<StgValue><ssdm name="add_ln193_11"/></StgValue>
</operation>

<operation id="2402" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1469 %trunc_ln193_5 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln193_11, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln193_5"/></StgValue>
</operation>

<operation id="2403" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="27" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:1470 %sext_ln194_10 = sext i24 %trunc_ln193_5

]]></Node>
<StgValue><ssdm name="sext_ln194_10"/></StgValue>
</operation>

<operation id="2404" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1474 %add_ln194_5 = add i32, i32 %mul_ln194_5

]]></Node>
<StgValue><ssdm name="add_ln194_5"/></StgValue>
</operation>

<operation id="2405" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1475 %trunc_ln194_5 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln194_5, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln194_5"/></StgValue>
</operation>

<operation id="2406" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="27" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:1476 %sext_ln197_5 = sext i24 %trunc_ln194_5

]]></Node>
<StgValue><ssdm name="sext_ln197_5"/></StgValue>
</operation>

<operation id="2407" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1479 %add_ln198_5 = add i27 %add_ln191_5, i27 %sext_ln194_10

]]></Node>
<StgValue><ssdm name="add_ln198_5"/></StgValue>
</operation>

<operation id="2408" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1480 %trunc_ln198_5 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %add_ln198_5, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln198_5"/></StgValue>
</operation>

<operation id="2409" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1481 %add_ln199_5 = add i27 %sub_ln192_5, i27 %sext_ln197_5

]]></Node>
<StgValue><ssdm name="add_ln199_5"/></StgValue>
</operation>

<operation id="2410" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1482 %trunc_ln199_5 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %add_ln199_5, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln199_5"/></StgValue>
</operation>

<operation id="2411" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1487 %sub_ln202_5 = sub i27 %sub_ln192_5, i27 %sext_ln197_5

]]></Node>
<StgValue><ssdm name="sub_ln202_5"/></StgValue>
</operation>

<operation id="2412" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1488 %iivoutp_45 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln202_5, i32, i32

]]></Node>
<StgValue><ssdm name="iivoutp_45"/></StgValue>
</operation>

<operation id="2413" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1489 %sub_ln203_5 = sub i27 %add_ln191_5, i27 %sext_ln194_10

]]></Node>
<StgValue><ssdm name="sub_ln203_5"/></StgValue>
</operation>

<operation id="2414" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1490 %iivoutp_53 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln203_5, i32, i32

]]></Node>
<StgValue><ssdm name="iivoutp_53"/></StgValue>
</operation>

<operation id="2415" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1548 %add_ln191_6 = add i27 %sub_ln179_6, i27 %trunc_ln181_6

]]></Node>
<StgValue><ssdm name="add_ln191_6"/></StgValue>
</operation>

<operation id="2416" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1549 %sub_ln192_6 = sub i27 %sub_ln179_6, i27 %trunc_ln181_6

]]></Node>
<StgValue><ssdm name="sub_ln192_6"/></StgValue>
</operation>

<operation id="2417" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1553 %add_ln193_13 = add i32, i32 %mul_ln193_6

]]></Node>
<StgValue><ssdm name="add_ln193_13"/></StgValue>
</operation>

<operation id="2418" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1554 %trunc_ln193_6 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln193_13, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln193_6"/></StgValue>
</operation>

<operation id="2419" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="27" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:1555 %sext_ln194_12 = sext i24 %trunc_ln193_6

]]></Node>
<StgValue><ssdm name="sext_ln194_12"/></StgValue>
</operation>

<operation id="2420" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1559 %add_ln194_6 = add i32, i32 %mul_ln194_6

]]></Node>
<StgValue><ssdm name="add_ln194_6"/></StgValue>
</operation>

<operation id="2421" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1560 %trunc_ln194_6 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln194_6, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln194_6"/></StgValue>
</operation>

<operation id="2422" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="27" op_0_bw="24">
<![CDATA[
.split4.0.i.i_ifconv:1561 %sext_ln197_6 = sext i24 %trunc_ln194_6

]]></Node>
<StgValue><ssdm name="sext_ln197_6"/></StgValue>
</operation>

<operation id="2423" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1564 %add_ln198_6 = add i27 %add_ln191_6, i27 %sext_ln194_12

]]></Node>
<StgValue><ssdm name="add_ln198_6"/></StgValue>
</operation>

<operation id="2424" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1565 %trunc_ln198_6 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %add_ln198_6, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln198_6"/></StgValue>
</operation>

<operation id="2425" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1566 %add_ln199_6 = add i27 %sub_ln192_6, i27 %sext_ln197_6

]]></Node>
<StgValue><ssdm name="add_ln199_6"/></StgValue>
</operation>

<operation id="2426" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1567 %trunc_ln199_6 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %add_ln199_6, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln199_6"/></StgValue>
</operation>

<operation id="2427" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1572 %sub_ln202_6 = sub i27 %sub_ln192_6, i27 %sext_ln197_6

]]></Node>
<StgValue><ssdm name="sub_ln202_6"/></StgValue>
</operation>

<operation id="2428" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1573 %iivoutp_46 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln202_6, i32, i32

]]></Node>
<StgValue><ssdm name="iivoutp_46"/></StgValue>
</operation>

<operation id="2429" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.split4.0.i.i_ifconv:1574 %sub_ln203_6 = sub i27 %add_ln191_6, i27 %sext_ln194_12

]]></Node>
<StgValue><ssdm name="sub_ln203_6"/></StgValue>
</operation>

<operation id="2430" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4.0.i.i_ifconv:1575 %iivoutp_54 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln203_6, i32, i32

]]></Node>
<StgValue><ssdm name="iivoutp_54"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="2431" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="512" op_0_bw="512" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:1663 %p_Result_2_0_i_i = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %trunc_ln200_7, i16 %trunc_ln200_6, i16 %trunc_ln200_5, i16 %trunc_ln200_4, i16 %trunc_ln200_3, i16 %trunc_ln200_2, i16 %trunc_ln200_1, i16 %trunc_ln16, i16 %trunc_ln199_7, i16 %trunc_ln199_6, i16 %trunc_ln199_5, i16 %trunc_ln199_4, i16 %trunc_ln199_3, i16 %trunc_ln199_2, i16 %trunc_ln199_1, i16 %trunc_ln15, i16 %trunc_ln198_7, i16 %trunc_ln198_6, i16 %trunc_ln198_5, i16 %trunc_ln198_4, i16 %trunc_ln198_3, i16 %trunc_ln198_2, i16 %trunc_ln198_1, i16 %trunc_ln14, i16 %trunc_ln197_7, i16 %trunc_ln197_6, i16 %trunc_ln197_5, i16 %trunc_ln197_4, i16 %trunc_ln197_3, i16 %trunc_ln197_2, i16 %trunc_ln197_1, i16 %trunc_ln13

]]></Node>
<StgValue><ssdm name="p_Result_2_0_i_i"/></StgValue>
</operation>

<operation id="2432" st_id="24" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split4.0.i.i_ifconv:1664 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P, i512 %ivoutp, i512 %p_Result_2_0_i_i

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="2433" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="512" op_0_bw="512" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16">
<![CDATA[
.split4.0.i.i_ifconv:1665 %p_Result_2_1_i_i = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %iivoutp_63, i16 %iivoutp_62, i16 %iivoutp_61, i16 %iivoutp_60, i16 %iivoutp_59, i16 %iivoutp_58, i16 %iivoutp_57, i16 %iivoutp_56, i16 %iivoutp_55, i16 %iivoutp_54, i16 %iivoutp_53, i16 %iivoutp_52, i16 %iivoutp_51, i16 %iivoutp_50, i16 %iivoutp_49, i16 %iivoutp_48, i16 %iivoutp_47, i16 %iivoutp_46, i16 %iivoutp_45, i16 %iivoutp_44, i16 %iivoutp_43, i16 %iivoutp_42, i16 %iivoutp_41, i16 %iivoutp_40, i16 %iivoutp_39, i16 %iivoutp_38, i16 %iivoutp_37, i16 %iivoutp_36, i16 %iivoutp_35, i16 %iivoutp_34, i16 %iivoutp_33, i16 %iivoutp_32

]]></Node>
<StgValue><ssdm name="p_Result_2_1_i_i"/></StgValue>
</operation>

<operation id="2434" st_id="25" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:1666 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P, i512 %ivoutp, i512 %p_Result_2_1_i_i, void %write_ln167

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="2435" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="0" op_0_bw="0">
<![CDATA[
.split4.0.i.i_ifconv:1667 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="2436" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="0">
<![CDATA[
.exit:0 %ret_ln318 = ret

]]></Node>
<StgValue><ssdm name="ret_ln318"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
