

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4'
================================================================
* Date:           Sat Jan 31 23:55:21 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    16387|    16387|  0.164 ms|  0.164 ms|  16386|  16386|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_46_3_VITIS_LOOP_48_4  |    16385|    16385|         6|          4|          1|  4096|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.95>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 9 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%jb = alloca i32 1" [top.cpp:48]   --->   Operation 10 'alloca' 'jb' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:46]   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln46_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln46"   --->   Operation 13 'read' 'sext_ln46_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln46_cast = sext i62 %sext_ln46_read"   --->   Operation 14 'sext' 'sext_ln46_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %denom_row, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_0, void @empty_8, void @empty_13, i32 32, i32 16, i32 64, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.48ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 26 [1/1] (0.48ns)   --->   "%store_ln46 = store i9 0, i9 %i" [top.cpp:46]   --->   Operation 26 'store' 'store_ln46' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 27 [1/1] (0.48ns)   --->   "%store_ln48 = store i7 0, i7 %jb" [top.cpp:48]   --->   Operation 27 'store' 'store_ln48' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 28 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body16"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [top.cpp:46]   --->   Operation 30 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.97ns)   --->   "%icmp_ln46 = icmp_eq  i13 %indvar_flatten_load, i13 4096" [top.cpp:46]   --->   Operation 32 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.97ns)   --->   "%add_ln46_1 = add i13 %indvar_flatten_load, i13 1" [top.cpp:46]   --->   Operation 33 'add' 'add_ln46_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %for.end60, void %for.body72.preheader.exitStub" [top.cpp:46]   --->   Operation 34 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 %sext_ln46_cast" [top.cpp:46]   --->   Operation 35 'getelementptr' 'A_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.48ns)   --->   "%store_ln46 = store i13 %add_ln46_1, i13 %indvar_flatten" [top.cpp:46]   --->   Operation 36 'store' 'store_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 37 [1/1] (7.30ns)   --->   "%A_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %A_addr" [top.cpp:50]   --->   Operation 37 'read' 'A_addr_read' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%a0 = trunc i32 %A_addr_read" [top.cpp:50]   --->   Operation 38 'trunc' 'a0' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 148 'ret' 'ret_ln0' <Predicate = (icmp_ln46)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%p_load = load i24 %empty" [top.cpp:46]   --->   Operation 39 'load' 'p_load' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%jb_load = load i7 %jb"   --->   Operation 40 'load' 'jb_load' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:46]   --->   Operation 41 'load' 'i_load' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%empty_29 = trunc i7 %jb_load"   --->   Operation 42 'trunc' 'empty_29' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.92ns)   --->   "%add_ln46 = add i9 %i_load, i9 1" [top.cpp:46]   --->   Operation 43 'add' 'add_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %jb_load, i32 6" [top.cpp:48]   --->   Operation 44 'bitselect' 'tmp' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.44ns)   --->   "%select_ln46 = select i1 %tmp, i6 0, i6 %empty_29" [top.cpp:46]   --->   Operation 45 'select' 'select_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i6 %select_ln46" [top.cpp:46]   --->   Operation 46 'zext' 'zext_ln46_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.43ns)   --->   "%select_ln46_1 = select i1 %tmp, i24 0, i24 %p_load" [top.cpp:46]   --->   Operation 47 'select' 'select_ln46_1' <Predicate = (!icmp_ln46)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.45ns)   --->   "%select_ln46_2 = select i1 %tmp, i9 %add_ln46, i9 %i_load" [top.cpp:46]   --->   Operation 48 'select' 'select_ln46_2' <Predicate = (!icmp_ln46)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i9 %select_ln46_2" [top.cpp:46]   --->   Operation 49 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i9 %select_ln46_2" [top.cpp:46]   --->   Operation 50 'zext' 'zext_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i6 %select_ln46" [top.cpp:48]   --->   Operation 51 'trunc' 'trunc_ln48' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %select_ln46, i32 3, i32 5" [top.cpp:48]   --->   Operation 52 'partselect' 'lshr_ln' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln46, i3 %lshr_ln" [top.cpp:55]   --->   Operation 53 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i11 %tmp_7" [top.cpp:55]   --->   Operation 54 'zext' 'zext_ln55' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7, i64 0, i64 %zext_ln55" [top.cpp:55]   --->   Operation 55 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3, i64 0, i64 %zext_ln55" [top.cpp:55]   --->   Operation 56 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (7.30ns)   --->   "%A_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %A_addr" [top.cpp:50]   --->   Operation 57 'read' 'A_addr_read_1' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%a1 = trunc i32 %A_addr_read_1" [top.cpp:51]   --->   Operation 58 'trunc' 'a1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.74ns)   --->   "%icmp_ln55 = icmp_eq  i3 %trunc_ln48, i3 0" [top.cpp:55]   --->   Operation 59 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln46)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %arrayidx5418.case.7, void %arrayidx5418.case.3" [top.cpp:55]   --->   Operation 60 'br' 'br_ln55' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln55 = store i24 %a0, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr" [top.cpp:55]   --->   Operation 61 'store' 'store_ln55' <Predicate = (!icmp_ln46 & !icmp_ln55)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 62 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln55 = store i24 %a0, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_addr" [top.cpp:55]   --->   Operation 62 'store' 'store_ln55' <Predicate = (!icmp_ln46 & icmp_ln55)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln61 = sext i24 %select_ln46_1" [top.cpp:61]   --->   Operation 63 'sext' 'sext_ln61' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln61_1 = sext i24 %a0" [top.cpp:61]   --->   Operation 64 'sext' 'sext_ln61_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.10ns)   --->   "%add_ln61 = add i24 %a0, i24 %select_ln46_1" [top.cpp:61]   --->   Operation 65 'add' 'add_ln61' <Predicate = (!icmp_ln46)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (1.10ns)   --->   "%add_ln61_1 = add i25 %sext_ln61_1, i25 %sext_ln61" [top.cpp:61]   --->   Operation 66 'add' 'add_ln61_1' <Predicate = (!icmp_ln46)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln61_1, i32 24" [top.cpp:61]   --->   Operation 67 'bitselect' 'tmp_74' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln61, i32 23" [top.cpp:61]   --->   Operation 68 'bitselect' 'tmp_75' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_1)   --->   "%xor_ln61 = xor i1 %tmp_74, i1 1" [top.cpp:61]   --->   Operation 69 'xor' 'xor_ln61' <Predicate = (!icmp_ln46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_1)   --->   "%and_ln61 = and i1 %tmp_75, i1 %xor_ln61" [top.cpp:61]   --->   Operation 70 'and' 'and_ln61' <Predicate = (!icmp_ln46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_1)   --->   "%xor_ln61_1 = xor i1 %tmp_74, i1 %tmp_75" [top.cpp:61]   --->   Operation 71 'xor' 'xor_ln61_1' <Predicate = (!icmp_ln46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln61_1)   --->   "%select_ln61 = select i1 %and_ln61, i24 8388607, i24 8388608" [top.cpp:61]   --->   Operation 72 'select' 'select_ln61' <Predicate = (!icmp_ln46)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln61_1 = select i1 %xor_ln61_1, i24 %select_ln61, i24 %add_ln61" [top.cpp:61]   --->   Operation 73 'select' 'select_ln61_1' <Predicate = (!icmp_ln46)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.88ns)   --->   "%add_ln48 = add i7 %zext_ln46_1, i7 4" [top.cpp:48]   --->   Operation 74 'add' 'add_ln48' <Predicate = (!icmp_ln46)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %add_ln48, i32 6" [top.cpp:48]   --->   Operation 75 'bitselect' 'tmp_82' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%denom_row_addr = getelementptr i24 %denom_row, i64 0, i64 %zext_ln46" [top.cpp:66]   --->   Operation 76 'getelementptr' 'denom_row_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %tmp_82, void %new.latch.arrayidx5418.exit, void %last.iter.arrayidx5418.exit" [top.cpp:48]   --->   Operation 77 'br' 'br_ln48' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.48ns)   --->   "%store_ln46 = store i9 %select_ln46_2, i9 %i" [top.cpp:46]   --->   Operation 78 'store' 'store_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.48>
ST_3 : Operation 79 [1/1] (0.48ns)   --->   "%store_ln48 = store i7 %add_ln48, i7 %jb" [top.cpp:48]   --->   Operation 79 'store' 'store_ln48' <Predicate = (!icmp_ln46)> <Delay = 0.48>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6, i64 0, i64 %zext_ln55" [top.cpp:56]   --->   Operation 80 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5, i64 0, i64 %zext_ln55" [top.cpp:57]   --->   Operation 81 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4, i64 0, i64 %zext_ln55" [top.cpp:58]   --->   Operation 82 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2, i64 0, i64 %zext_ln55" [top.cpp:56]   --->   Operation 83 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1, i64 0, i64 %zext_ln55" [top.cpp:57]   --->   Operation 84 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A, i64 0, i64 %zext_ln55" [top.cpp:58]   --->   Operation 85 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (7.30ns)   --->   "%A_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %A_addr" [top.cpp:50]   --->   Operation 86 'read' 'A_addr_read_2' <Predicate = (!icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%a2 = trunc i32 %A_addr_read_2" [top.cpp:52]   --->   Operation 87 'trunc' 'a2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln56 = store i24 %a1, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr" [top.cpp:56]   --->   Operation 88 'store' 'store_ln56' <Predicate = (!icmp_ln46 & !icmp_ln55)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_4 : Operation 89 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln56 = store i24 %a1, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_addr" [top.cpp:56]   --->   Operation 89 'store' 'store_ln56' <Predicate = (!icmp_ln46 & icmp_ln55)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i24 %select_ln61_1" [top.cpp:62]   --->   Operation 90 'sext' 'sext_ln62' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln62_1 = sext i24 %a1" [top.cpp:62]   --->   Operation 91 'sext' 'sext_ln62_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (1.10ns)   --->   "%add_ln62 = add i24 %select_ln61_1, i24 %a1" [top.cpp:62]   --->   Operation 92 'add' 'add_ln62' <Predicate = (!icmp_ln46)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (1.10ns)   --->   "%add_ln62_1 = add i25 %sext_ln62, i25 %sext_ln62_1" [top.cpp:62]   --->   Operation 93 'add' 'add_ln62_1' <Predicate = (!icmp_ln46)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln62_1, i32 24" [top.cpp:62]   --->   Operation 94 'bitselect' 'tmp_76' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln62, i32 23" [top.cpp:62]   --->   Operation 95 'bitselect' 'tmp_77' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln62_1)   --->   "%xor_ln62 = xor i1 %tmp_76, i1 1" [top.cpp:62]   --->   Operation 96 'xor' 'xor_ln62' <Predicate = (!icmp_ln46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln62_1)   --->   "%and_ln62 = and i1 %tmp_77, i1 %xor_ln62" [top.cpp:62]   --->   Operation 97 'and' 'and_ln62' <Predicate = (!icmp_ln46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln62_1)   --->   "%xor_ln62_1 = xor i1 %tmp_76, i1 %tmp_77" [top.cpp:62]   --->   Operation 98 'xor' 'xor_ln62_1' <Predicate = (!icmp_ln46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln62_1)   --->   "%select_ln62 = select i1 %and_ln62, i24 8388607, i24 8388608" [top.cpp:62]   --->   Operation 99 'select' 'select_ln62' <Predicate = (!icmp_ln46)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln62_1 = select i1 %xor_ln62_1, i24 %select_ln62, i24 %add_ln62" [top.cpp:62]   --->   Operation 100 'select' 'select_ln62_1' <Predicate = (!icmp_ln46)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_46_3_VITIS_LOOP_48_4_str"   --->   Operation 101 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 102 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%specpipeline_ln49 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [top.cpp:49]   --->   Operation 103 'specpipeline' 'specpipeline_ln49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (7.30ns)   --->   "%A_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %A_addr" [top.cpp:50]   --->   Operation 104 'read' 'A_addr_read_3' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%a3 = trunc i32 %A_addr_read_3" [top.cpp:53]   --->   Operation 105 'trunc' 'a3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln57 = store i24 %a2, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr" [top.cpp:57]   --->   Operation 106 'store' 'store_ln57' <Predicate = (!icmp_ln55)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_5 : Operation 107 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln57 = store i24 %a2, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr" [top.cpp:57]   --->   Operation 107 'store' 'store_ln57' <Predicate = (icmp_ln55)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln63 = sext i24 %select_ln62_1" [top.cpp:63]   --->   Operation 108 'sext' 'sext_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln63_1 = sext i24 %a2" [top.cpp:63]   --->   Operation 109 'sext' 'sext_ln63_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (1.10ns)   --->   "%add_ln63 = add i24 %select_ln62_1, i24 %a2" [top.cpp:63]   --->   Operation 110 'add' 'add_ln63' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (1.10ns)   --->   "%add_ln63_1 = add i25 %sext_ln63, i25 %sext_ln63_1" [top.cpp:63]   --->   Operation 111 'add' 'add_ln63_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln63_1, i32 24" [top.cpp:63]   --->   Operation 112 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln63, i32 23" [top.cpp:63]   --->   Operation 113 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_1)   --->   "%xor_ln63 = xor i1 %tmp_78, i1 1" [top.cpp:63]   --->   Operation 114 'xor' 'xor_ln63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_1)   --->   "%and_ln63 = and i1 %tmp_79, i1 %xor_ln63" [top.cpp:63]   --->   Operation 115 'and' 'and_ln63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_1)   --->   "%xor_ln63_1 = xor i1 %tmp_78, i1 %tmp_79" [top.cpp:63]   --->   Operation 116 'xor' 'xor_ln63_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_1)   --->   "%select_ln63 = select i1 %and_ln63, i24 8388607, i24 8388608" [top.cpp:63]   --->   Operation 117 'select' 'select_ln63' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln63_1 = select i1 %xor_ln63_1, i24 %select_ln63, i24 %add_ln63" [top.cpp:63]   --->   Operation 118 'select' 'select_ln63_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.44>
ST_6 : Operation 119 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln58 = store i24 %a3, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr" [top.cpp:58]   --->   Operation 119 'store' 'store_ln58' <Predicate = (!icmp_ln55)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln58 = br void %arrayidx5418.exit" [top.cpp:58]   --->   Operation 120 'br' 'br_ln58' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln58 = store i24 %a3, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr" [top.cpp:58]   --->   Operation 121 'store' 'store_ln58' <Predicate = (icmp_ln55)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln58 = br void %arrayidx5418.exit" [top.cpp:58]   --->   Operation 122 'br' 'br_ln58' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln64 = sext i24 %select_ln63_1" [top.cpp:64]   --->   Operation 123 'sext' 'sext_ln64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln64_1 = sext i24 %a3" [top.cpp:64]   --->   Operation 124 'sext' 'sext_ln64_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (1.10ns)   --->   "%add_ln64 = add i24 %select_ln63_1, i24 %a3" [top.cpp:64]   --->   Operation 125 'add' 'add_ln64' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (1.10ns)   --->   "%add_ln64_1 = add i25 %sext_ln64, i25 %sext_ln64_1" [top.cpp:64]   --->   Operation 126 'add' 'add_ln64_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln64_1, i32 24" [top.cpp:64]   --->   Operation 127 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln64, i32 23" [top.cpp:64]   --->   Operation 128 'bitselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln64_1)   --->   "%xor_ln64 = xor i1 %tmp_80, i1 1" [top.cpp:64]   --->   Operation 129 'xor' 'xor_ln64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln64_1)   --->   "%and_ln64 = and i1 %tmp_81, i1 %xor_ln64" [top.cpp:64]   --->   Operation 130 'and' 'and_ln64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln64_1)   --->   "%xor_ln64_1 = xor i1 %tmp_80, i1 %tmp_81" [top.cpp:64]   --->   Operation 131 'xor' 'xor_ln64_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln64_1)   --->   "%select_ln64 = select i1 %and_ln64, i24 8388607, i24 8388608" [top.cpp:64]   --->   Operation 132 'select' 'select_ln64' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln64_1 = select i1 %xor_ln64_1, i24 %select_ln64, i24 %add_ln64" [top.cpp:64]   --->   Operation 133 'select' 'select_ln64_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i24 %select_ln64_1" [top.cpp:66]   --->   Operation 134 'sext' 'sext_ln66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (1.10ns)   --->   "%add_ln66 = add i25 %sext_ln66, i25 16384" [top.cpp:66]   --->   Operation 135 'add' 'add_ln66' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln66, i32 24" [top.cpp:66]   --->   Operation 136 'bitselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln66_1)   --->   "%trunc_ln66 = trunc i25 %add_ln66" [top.cpp:66]   --->   Operation 137 'trunc' 'trunc_ln66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln66, i32 23" [top.cpp:66]   --->   Operation 138 'bitselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln66_1)   --->   "%xor_ln66 = xor i1 %tmp_83, i1 1" [top.cpp:66]   --->   Operation 139 'xor' 'xor_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln66_1)   --->   "%and_ln66 = and i1 %tmp_84, i1 %xor_ln66" [top.cpp:66]   --->   Operation 140 'and' 'and_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln66_1)   --->   "%xor_ln66_1 = xor i1 %tmp_83, i1 %tmp_84" [top.cpp:66]   --->   Operation 141 'xor' 'xor_ln66_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln66_1)   --->   "%select_ln66 = select i1 %and_ln66, i24 8388607, i24 8388608" [top.cpp:66]   --->   Operation 142 'select' 'select_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln66_1 = select i1 %xor_ln66_1, i24 %select_ln66, i24 %trunc_ln66" [top.cpp:66]   --->   Operation 143 'select' 'select_ln66_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 144 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln66 = store i24 %select_ln66_1, i8 %denom_row_addr" [top.cpp:66]   --->   Operation 144 'store' 'store_ln66' <Predicate = (tmp_82)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 24> <Depth = 256> <RAM>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln48 = br void %new.latch.arrayidx5418.exit" [top.cpp:48]   --->   Operation 145 'br' 'br_ln48' <Predicate = (tmp_82)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.48ns)   --->   "%store_ln64 = store i24 %select_ln64_1, i24 %empty" [top.cpp:64]   --->   Operation 146 'store' 'store_ln64' <Predicate = true> <Delay = 0.48>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln48 = br void %for.body16" [top.cpp:48]   --->   Operation 147 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.953ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [28]  (0.489 ns)
	'load' operation 13 bit ('indvar_flatten_load', top.cpp:46) on local variable 'indvar_flatten' [34]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln46', top.cpp:46) [36]  (0.975 ns)
	'store' operation 0 bit ('store_ln46', top.cpp:46) of variable 'add_ln46_1', top.cpp:46 on local variable 'indvar_flatten' [153]  (0.489 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus read operation ('A_addr_read', top.cpp:50) on port 'A' (top.cpp:50) [68]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus read operation ('A_addr_read_1', top.cpp:50) on port 'A' (top.cpp:50) [69]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus read operation ('A_addr_read_2', top.cpp:50) on port 'A' (top.cpp:50) [70]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus read operation ('A_addr_read_3', top.cpp:50) on port 'A' (top.cpp:50) [71]  (7.300 ns)

 <State 6>: 4.441ns
The critical path consists of the following:
	'add' operation 25 bit ('add_ln64_1', top.cpp:64) [127]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln64_1', top.cpp:64) [132]  (0.000 ns)
	'select' operation 24 bit ('select_ln64_1', top.cpp:64) [134]  (0.435 ns)
	'add' operation 25 bit ('add_ln66', top.cpp:66) [138]  (1.110 ns)
	'select' operation 24 bit ('select_ln66_1', top.cpp:66) [146]  (0.435 ns)
	'store' operation 0 bit ('store_ln66', top.cpp:66) of variable 'select_ln66_1', top.cpp:66 on array 'denom_row' [150]  (1.352 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
