// Seed: 3281039744
module module_0 (
    input  uwire id_0,
    input  wor   id_1,
    output tri0  id_2,
    output tri   id_3,
    input  tri   id_4,
    output tri0  id_5,
    input  uwire id_6,
    input  wor   id_7
);
  integer id_9[1 : -1];
  assign module_1.id_6 = 0;
  tri1 id_10 = 1;
  wire id_11;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input wand id_2,
    output wand id_3,
    input wor id_4,
    input supply0 id_5,
    output uwire id_6,
    input tri0 id_7
);
  assign id_6 = id_5;
  tri1 id_9;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_6,
      id_3,
      id_5,
      id_3,
      id_5,
      id_1
  );
  assign id_9 = -1;
endmodule
