Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:25
gem5 executing on mnemosyne06.ecn.purdue.edu, pid 6285
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/ferret/mesh_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec ferret -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/ferret --router_map_file configs/topologies/paper_solutions/mesh_noci.map --flat_vn_map_file configs/topologies/vn_maps/mesh_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/mesh_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 64 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 4GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a8677f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a86787710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a8678f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a86799710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a867a1710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a8672c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a86734710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a8673d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a86746710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a8674f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a86759710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a86761710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a866eb710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a866f3710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a866fd710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a86705710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a8670f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a86718710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a86720710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a866aa710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a866b2710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a866bc710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a866c4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a866cf710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a866d7710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a866e2710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a8666a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a86673710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a8667c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a86685710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a8668f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a86697710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a866a1710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a86629710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a86632710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a8663b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a86644710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a8664e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a86657710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a86660710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a86668710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a865f3710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a865fb710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a86604710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a8660e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a86617710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a86620710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a865a9710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a865b2710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a865bb710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a865c4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a865cd710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a865d6710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a865e0710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a86569710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a86572710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a8657b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a86584710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a8658d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a86595710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a8659f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a865a7710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a86530710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7a86539710>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a86542400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a86542e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a8654a8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a86555358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a86555da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a8655c828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a865672b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a86567cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a864ed780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a864f9208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a864f9c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a865006d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a8650a160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a8650aba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a86510630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a8651c0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a8651cb00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a86526588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a86526fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a864b0a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a864b74e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a864b7f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a864bf9b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a864c9438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a864c9e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a864d1908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a864db390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a864dbdd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a864e2860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a8646e2e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a8646ed30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a864767b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a86480240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a86480c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a86486710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a86493198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a86493be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a8649a668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a864a40f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a864a4b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a8642d5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a86436048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a86436a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a86440518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a86440f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a864499e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a86451470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a86451eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a86458940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a864633c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a86463e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a863eb898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a863f5320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a863f5d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a863fb7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a86407278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a86407cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a8640f748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a874c60f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a874c6ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a8641f630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a863a90b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a863a9b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7a863b1588>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f7a863b1eb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7a863b9128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7a863b9358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7a863b9588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7a863b97b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7a863b99e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7a863b9c18>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7a863b9e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7a863c60b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7a863c62e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7a863c6518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7a863c6748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7a863c6978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7a863c6ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7a863c6dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7a863d1048>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f7a86378f28>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f7a86382588>]
others(0)=[]
ingesting configs/topologies/nr_list/mesh_noci_naive.nrl
ingesting configs/topologies/vn_maps/mesh_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/mesh_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 51928923307500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 51985956015000 because a thread reached the max instruction count
