

================================================================
== Vivado HLS Report for 'axi_interfaces'
================================================================
* Date:           Wed Oct  2 09:48:38 2019

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        axi_interfaces_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     1.541|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------------------------------------------+
    |  Latency  |  Interval |                   Pipeline                  |
    | min | max | min | max |                     Type                    |
    +-----+-----+-----+-----+---------------------------------------------+
    |    4|    5|    4|    4| loop rewind(delay=0 initiation interval(s)) |
    +-----+-----+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- For_Loop  |    4|    4|         2|          1|          1|     4|    yes   |
        +------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_0, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_1, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_2, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_3, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_4, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_5, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_6, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_7, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_0, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_1, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_2, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_3, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_4, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_5, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_6, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_7, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.73ns)   --->   "br label %rewind_header" [axi_interfaces.c:64]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.73>

State 2 <SV = 1> <Delay = 1.54>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%do_init = phi i1 [ true, %0 ], [ false, %For_Loop ], [ true, %1 ]"   --->   Operation 21 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_0_01 = phi i5 [ 0, %0 ], [ %empty_2, %For_Loop ], [ 0, %1 ]" [axi_interfaces.c:64]   --->   Operation 22 'phi' 'i_0_01' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %do_init, label %rewind_init, label %For_Loop"   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i5 %i_0_01 to i6" [axi_interfaces.c:64]   --->   Operation 24 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%acc_0_load = load i32* @acc_0, align 16" [axi_interfaces.c:66]   --->   Operation 25 'load' 'acc_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%d_i_0_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_0)" [axi_interfaces.c:66]   --->   Operation 26 'read' 'd_i_0_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i16 %d_i_0_read to i32" [axi_interfaces.c:66]   --->   Operation 27 'sext' 'sext_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i32 %acc_0_load to i16" [axi_interfaces.c:66]   --->   Operation 28 'trunc' 'trunc_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.14ns)   --->   "%add_ln66 = add nsw i32 %sext_ln66, %acc_0_load" [axi_interfaces.c:66]   --->   Operation 29 'add' 'add_ln66' <Predicate = true> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "store i32 %add_ln66, i32* @acc_0, align 16" [axi_interfaces.c:66]   --->   Operation 30 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.12ns)   --->   "%add_ln67 = add i16 %trunc_ln66, %d_i_0_read" [axi_interfaces.c:67]   --->   Operation 31 'add' 'add_ln67' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_0, i16 %add_ln67)" [axi_interfaces.c:67]   --->   Operation 32 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%acc_1_load = load i32* @acc_1, align 4" [axi_interfaces.c:66]   --->   Operation 33 'load' 'acc_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%d_i_1_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_1)" [axi_interfaces.c:66]   --->   Operation 34 'read' 'd_i_1_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln66_1 = sext i16 %d_i_1_read to i32" [axi_interfaces.c:66]   --->   Operation 35 'sext' 'sext_ln66_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln66_1 = trunc i32 %acc_1_load to i16" [axi_interfaces.c:66]   --->   Operation 36 'trunc' 'trunc_ln66_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.14ns)   --->   "%add_ln66_1 = add nsw i32 %sext_ln66_1, %acc_1_load" [axi_interfaces.c:66]   --->   Operation 37 'add' 'add_ln66_1' <Predicate = true> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "store i32 %add_ln66_1, i32* @acc_1, align 4" [axi_interfaces.c:66]   --->   Operation 38 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.12ns)   --->   "%add_ln67_1 = add i16 %trunc_ln66_1, %d_i_1_read" [axi_interfaces.c:67]   --->   Operation 39 'add' 'add_ln67_1' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_1, i16 %add_ln67_1)" [axi_interfaces.c:67]   --->   Operation 40 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%acc_2_load = load i32* @acc_2, align 8" [axi_interfaces.c:66]   --->   Operation 41 'load' 'acc_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%d_i_2_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_2)" [axi_interfaces.c:66]   --->   Operation 42 'read' 'd_i_2_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln66_2 = sext i16 %d_i_2_read to i32" [axi_interfaces.c:66]   --->   Operation 43 'sext' 'sext_ln66_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln66_2 = trunc i32 %acc_2_load to i16" [axi_interfaces.c:66]   --->   Operation 44 'trunc' 'trunc_ln66_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.14ns)   --->   "%add_ln66_2 = add nsw i32 %sext_ln66_2, %acc_2_load" [axi_interfaces.c:66]   --->   Operation 45 'add' 'add_ln66_2' <Predicate = true> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "store i32 %add_ln66_2, i32* @acc_2, align 8" [axi_interfaces.c:66]   --->   Operation 46 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.12ns)   --->   "%add_ln67_2 = add i16 %trunc_ln66_2, %d_i_2_read" [axi_interfaces.c:67]   --->   Operation 47 'add' 'add_ln67_2' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_2, i16 %add_ln67_2)" [axi_interfaces.c:67]   --->   Operation 48 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%acc_3_load = load i32* @acc_3, align 4" [axi_interfaces.c:66]   --->   Operation 49 'load' 'acc_3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%d_i_3_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_3)" [axi_interfaces.c:66]   --->   Operation 50 'read' 'd_i_3_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln66_3 = sext i16 %d_i_3_read to i32" [axi_interfaces.c:66]   --->   Operation 51 'sext' 'sext_ln66_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln66_3 = trunc i32 %acc_3_load to i16" [axi_interfaces.c:66]   --->   Operation 52 'trunc' 'trunc_ln66_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.14ns)   --->   "%add_ln66_3 = add nsw i32 %sext_ln66_3, %acc_3_load" [axi_interfaces.c:66]   --->   Operation 53 'add' 'add_ln66_3' <Predicate = true> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "store i32 %add_ln66_3, i32* @acc_3, align 4" [axi_interfaces.c:66]   --->   Operation 54 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.12ns)   --->   "%add_ln67_3 = add i16 %trunc_ln66_3, %d_i_3_read" [axi_interfaces.c:67]   --->   Operation 55 'add' 'add_ln67_3' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_3, i16 %add_ln67_3)" [axi_interfaces.c:67]   --->   Operation 56 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%acc_4_load = load i32* @acc_4, align 16" [axi_interfaces.c:66]   --->   Operation 57 'load' 'acc_4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%d_i_4_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_4)" [axi_interfaces.c:66]   --->   Operation 58 'read' 'd_i_4_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln66_4 = sext i16 %d_i_4_read to i32" [axi_interfaces.c:66]   --->   Operation 59 'sext' 'sext_ln66_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln66_4 = trunc i32 %acc_4_load to i16" [axi_interfaces.c:66]   --->   Operation 60 'trunc' 'trunc_ln66_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.14ns)   --->   "%add_ln66_4 = add nsw i32 %sext_ln66_4, %acc_4_load" [axi_interfaces.c:66]   --->   Operation 61 'add' 'add_ln66_4' <Predicate = true> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "store i32 %add_ln66_4, i32* @acc_4, align 16" [axi_interfaces.c:66]   --->   Operation 62 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.12ns)   --->   "%add_ln67_4 = add i16 %trunc_ln66_4, %d_i_4_read" [axi_interfaces.c:67]   --->   Operation 63 'add' 'add_ln67_4' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_4, i16 %add_ln67_4)" [axi_interfaces.c:67]   --->   Operation 64 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%acc_5_load = load i32* @acc_5, align 4" [axi_interfaces.c:66]   --->   Operation 65 'load' 'acc_5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%d_i_5_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_5)" [axi_interfaces.c:66]   --->   Operation 66 'read' 'd_i_5_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln66_5 = sext i16 %d_i_5_read to i32" [axi_interfaces.c:66]   --->   Operation 67 'sext' 'sext_ln66_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln66_5 = trunc i32 %acc_5_load to i16" [axi_interfaces.c:66]   --->   Operation 68 'trunc' 'trunc_ln66_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.14ns)   --->   "%add_ln66_5 = add nsw i32 %sext_ln66_5, %acc_5_load" [axi_interfaces.c:66]   --->   Operation 69 'add' 'add_ln66_5' <Predicate = true> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "store i32 %add_ln66_5, i32* @acc_5, align 4" [axi_interfaces.c:66]   --->   Operation 70 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.12ns)   --->   "%add_ln67_5 = add i16 %trunc_ln66_5, %d_i_5_read" [axi_interfaces.c:67]   --->   Operation 71 'add' 'add_ln67_5' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_5, i16 %add_ln67_5)" [axi_interfaces.c:67]   --->   Operation 72 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%acc_6_load = load i32* @acc_6, align 8" [axi_interfaces.c:66]   --->   Operation 73 'load' 'acc_6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%d_i_6_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_6)" [axi_interfaces.c:66]   --->   Operation 74 'read' 'd_i_6_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln66_6 = sext i16 %d_i_6_read to i32" [axi_interfaces.c:66]   --->   Operation 75 'sext' 'sext_ln66_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln66_6 = trunc i32 %acc_6_load to i16" [axi_interfaces.c:66]   --->   Operation 76 'trunc' 'trunc_ln66_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.14ns)   --->   "%add_ln66_6 = add nsw i32 %sext_ln66_6, %acc_6_load" [axi_interfaces.c:66]   --->   Operation 77 'add' 'add_ln66_6' <Predicate = true> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "store i32 %add_ln66_6, i32* @acc_6, align 8" [axi_interfaces.c:66]   --->   Operation 78 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.12ns)   --->   "%add_ln67_6 = add i16 %trunc_ln66_6, %d_i_6_read" [axi_interfaces.c:67]   --->   Operation 79 'add' 'add_ln67_6' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_6, i16 %add_ln67_6)" [axi_interfaces.c:67]   --->   Operation 80 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%acc_7_load = load i32* @acc_7, align 4" [axi_interfaces.c:66]   --->   Operation 81 'load' 'acc_7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%d_i_7_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_7)" [axi_interfaces.c:66]   --->   Operation 82 'read' 'd_i_7_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln66_7 = sext i16 %d_i_7_read to i32" [axi_interfaces.c:66]   --->   Operation 83 'sext' 'sext_ln66_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln66_7 = trunc i32 %acc_7_load to i16" [axi_interfaces.c:66]   --->   Operation 84 'trunc' 'trunc_ln66_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.14ns)   --->   "%add_ln66_7 = add nsw i32 %sext_ln66_7, %acc_7_load" [axi_interfaces.c:66]   --->   Operation 85 'add' 'add_ln66_7' <Predicate = true> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "store i32 %add_ln66_7, i32* @acc_7, align 4" [axi_interfaces.c:66]   --->   Operation 86 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (1.12ns)   --->   "%add_ln67_7 = add i16 %trunc_ln66_7, %d_i_7_read" [axi_interfaces.c:67]   --->   Operation 87 'add' 'add_ln67_7' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_7, i16 %add_ln67_7)" [axi_interfaces.c:67]   --->   Operation 88 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 89 [1/1] (0.82ns)   --->   "%add_ln64 = add i6 8, %zext_ln64" [axi_interfaces.c:64]   --->   Operation 89 'add' 'add_ln64' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%empty_2 = trunc i6 %add_ln64 to i5" [axi_interfaces.c:64]   --->   Operation 90 'trunc' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.71ns)   --->   "%icmp_ln64 = icmp eq i6 %add_ln64, -32" [axi_interfaces.c:64]   --->   Operation 91 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %icmp_ln64, label %1, label %rewind_header" [axi_interfaces.c:64]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "br label %rewind_header" [axi_interfaces.c:69]   --->   Operation 93 'br' <Predicate = (icmp_ln64)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_7), !map !7"   --->   Operation 94 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_6), !map !13"   --->   Operation 95 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_5), !map !19"   --->   Operation 96 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_4), !map !25"   --->   Operation 97 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_3), !map !31"   --->   Operation 98 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_2), !map !37"   --->   Operation 99 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_1), !map !43"   --->   Operation 100 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_0), !map !49"   --->   Operation 101 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_7), !map !55"   --->   Operation 102 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_6), !map !59"   --->   Operation 103 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_5), !map !63"   --->   Operation 104 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_4), !map !67"   --->   Operation 105 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_3), !map !71"   --->   Operation 106 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_2), !map !75"   --->   Operation 107 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_1), !map !79"   --->   Operation 108 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_0), !map !83"   --->   Operation 109 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @axi_interfaces_str) nounwind"   --->   Operation 110 'spectopmodule' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "br label %For_Loop" [axi_interfaces.c:64]   --->   Operation 111 'br' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str4) nounwind" [axi_interfaces.c:64]   --->   Operation 112 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str4) nounwind" [axi_interfaces.c:64]   --->   Operation 113 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [axi_interfaces.c:65]   --->   Operation 114 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_0, i16 %add_ln67)" [axi_interfaces.c:67]   --->   Operation 115 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str4, i32 %tmp) nounwind" [axi_interfaces.c:68]   --->   Operation 116 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_1, i16 %add_ln67_1)" [axi_interfaces.c:67]   --->   Operation 117 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 118 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_2, i16 %add_ln67_2)" [axi_interfaces.c:67]   --->   Operation 118 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 119 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_3, i16 %add_ln67_3)" [axi_interfaces.c:67]   --->   Operation 119 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 120 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_4, i16 %add_ln67_4)" [axi_interfaces.c:67]   --->   Operation 120 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 121 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_5, i16 %add_ln67_5)" [axi_interfaces.c:67]   --->   Operation 121 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 122 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_6, i16 %add_ln67_6)" [axi_interfaces.c:67]   --->   Operation 122 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 123 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_7, i16 %add_ln67_7)" [axi_interfaces.c:67]   --->   Operation 123 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 124 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return()" [axi_interfaces.c:69]   --->   Operation 125 'return' <Predicate = (icmp_ln64)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 0.736ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('do_init') [43]  (0.736 ns)

 <State 2>: 1.54ns
The critical path consists of the following:
	'phi' operation ('i_0_01', axi_interfaces.c:64) with incoming values : ('empty_2', axi_interfaces.c:64) [44]  (0 ns)
	'add' operation ('add_ln64', axi_interfaces.c:64) [135]  (0.825 ns)
	'icmp' operation ('icmp_ln64', axi_interfaces.c:64) [138]  (0.716 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
