module mux_B (input [31:0] imm, rs2,
              input B_sel,
              output reg [31:0] muxB_out);
always @(B_sel, imm, rs2) begin
  if (B_sel)
    muxB_out= imm;
  else
    muxB_out= rs2;
end
endmodule