
ProvaCodeGenB2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004f9c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002b4  0800517c  0800517c  0000617c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005430  08005430  0000705c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005430  08005430  00006430  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005438  08005438  0000705c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005438  08005438  00006438  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800543c  0800543c  0000643c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08005440  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000042c  20000060  0800549c  00007060  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000048c  0800549c  0000748c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000705c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f01f  00000000  00000000  0000708c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002672  00000000  00000000  000160ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b80  00000000  00000000  00018720  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008af  00000000  00000000  000192a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026472  00000000  00000000  00019b4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000102aa  00000000  00000000  0003ffc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000eb676  00000000  00000000  0005026b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013b8e1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000032d8  00000000  00000000  0013b924  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000076  00000000  00000000  0013ebfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000060 	.word	0x20000060
 80001fc:	00000000 	.word	0x00000000
 8000200:	08005164 	.word	0x08005164

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000064 	.word	0x20000064
 800021c:	08005164 	.word	0x08005164

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__gedf2>:
 8000648:	f04f 3cff 	mov.w	ip, #4294967295
 800064c:	e006      	b.n	800065c <__cmpdf2+0x4>
 800064e:	bf00      	nop

08000650 <__ledf2>:
 8000650:	f04f 0c01 	mov.w	ip, #1
 8000654:	e002      	b.n	800065c <__cmpdf2+0x4>
 8000656:	bf00      	nop

08000658 <__cmpdf2>:
 8000658:	f04f 0c01 	mov.w	ip, #1
 800065c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000660:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000664:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000668:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800066c:	bf18      	it	ne
 800066e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000672:	d01b      	beq.n	80006ac <__cmpdf2+0x54>
 8000674:	b001      	add	sp, #4
 8000676:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800067a:	bf0c      	ite	eq
 800067c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000680:	ea91 0f03 	teqne	r1, r3
 8000684:	bf02      	ittt	eq
 8000686:	ea90 0f02 	teqeq	r0, r2
 800068a:	2000      	moveq	r0, #0
 800068c:	4770      	bxeq	lr
 800068e:	f110 0f00 	cmn.w	r0, #0
 8000692:	ea91 0f03 	teq	r1, r3
 8000696:	bf58      	it	pl
 8000698:	4299      	cmppl	r1, r3
 800069a:	bf08      	it	eq
 800069c:	4290      	cmpeq	r0, r2
 800069e:	bf2c      	ite	cs
 80006a0:	17d8      	asrcs	r0, r3, #31
 80006a2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80006a6:	f040 0001 	orr.w	r0, r0, #1
 80006aa:	4770      	bx	lr
 80006ac:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80006b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80006b4:	d102      	bne.n	80006bc <__cmpdf2+0x64>
 80006b6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80006ba:	d107      	bne.n	80006cc <__cmpdf2+0x74>
 80006bc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80006c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80006c4:	d1d6      	bne.n	8000674 <__cmpdf2+0x1c>
 80006c6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80006ca:	d0d3      	beq.n	8000674 <__cmpdf2+0x1c>
 80006cc:	f85d 0b04 	ldr.w	r0, [sp], #4
 80006d0:	4770      	bx	lr
 80006d2:	bf00      	nop

080006d4 <__aeabi_cdrcmple>:
 80006d4:	4684      	mov	ip, r0
 80006d6:	4610      	mov	r0, r2
 80006d8:	4662      	mov	r2, ip
 80006da:	468c      	mov	ip, r1
 80006dc:	4619      	mov	r1, r3
 80006de:	4663      	mov	r3, ip
 80006e0:	e000      	b.n	80006e4 <__aeabi_cdcmpeq>
 80006e2:	bf00      	nop

080006e4 <__aeabi_cdcmpeq>:
 80006e4:	b501      	push	{r0, lr}
 80006e6:	f7ff ffb7 	bl	8000658 <__cmpdf2>
 80006ea:	2800      	cmp	r0, #0
 80006ec:	bf48      	it	mi
 80006ee:	f110 0f00 	cmnmi.w	r0, #0
 80006f2:	bd01      	pop	{r0, pc}

080006f4 <__aeabi_dcmpeq>:
 80006f4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006f8:	f7ff fff4 	bl	80006e4 <__aeabi_cdcmpeq>
 80006fc:	bf0c      	ite	eq
 80006fe:	2001      	moveq	r0, #1
 8000700:	2000      	movne	r0, #0
 8000702:	f85d fb08 	ldr.w	pc, [sp], #8
 8000706:	bf00      	nop

08000708 <__aeabi_dcmplt>:
 8000708:	f84d ed08 	str.w	lr, [sp, #-8]!
 800070c:	f7ff ffea 	bl	80006e4 <__aeabi_cdcmpeq>
 8000710:	bf34      	ite	cc
 8000712:	2001      	movcc	r0, #1
 8000714:	2000      	movcs	r0, #0
 8000716:	f85d fb08 	ldr.w	pc, [sp], #8
 800071a:	bf00      	nop

0800071c <__aeabi_dcmple>:
 800071c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000720:	f7ff ffe0 	bl	80006e4 <__aeabi_cdcmpeq>
 8000724:	bf94      	ite	ls
 8000726:	2001      	movls	r0, #1
 8000728:	2000      	movhi	r0, #0
 800072a:	f85d fb08 	ldr.w	pc, [sp], #8
 800072e:	bf00      	nop

08000730 <__aeabi_dcmpge>:
 8000730:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000734:	f7ff ffce 	bl	80006d4 <__aeabi_cdrcmple>
 8000738:	bf94      	ite	ls
 800073a:	2001      	movls	r0, #1
 800073c:	2000      	movhi	r0, #0
 800073e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000742:	bf00      	nop

08000744 <__aeabi_dcmpgt>:
 8000744:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000748:	f7ff ffc4 	bl	80006d4 <__aeabi_cdrcmple>
 800074c:	bf34      	ite	cc
 800074e:	2001      	movcc	r0, #1
 8000750:	2000      	movcs	r0, #0
 8000752:	f85d fb08 	ldr.w	pc, [sp], #8
 8000756:	bf00      	nop

08000758 <__aeabi_uldivmod>:
 8000758:	b953      	cbnz	r3, 8000770 <__aeabi_uldivmod+0x18>
 800075a:	b94a      	cbnz	r2, 8000770 <__aeabi_uldivmod+0x18>
 800075c:	2900      	cmp	r1, #0
 800075e:	bf08      	it	eq
 8000760:	2800      	cmpeq	r0, #0
 8000762:	bf1c      	itt	ne
 8000764:	f04f 31ff 	movne.w	r1, #4294967295
 8000768:	f04f 30ff 	movne.w	r0, #4294967295
 800076c:	f000 b988 	b.w	8000a80 <__aeabi_idiv0>
 8000770:	f1ad 0c08 	sub.w	ip, sp, #8
 8000774:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000778:	f000 f806 	bl	8000788 <__udivmoddi4>
 800077c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000780:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000784:	b004      	add	sp, #16
 8000786:	4770      	bx	lr

08000788 <__udivmoddi4>:
 8000788:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800078c:	9d08      	ldr	r5, [sp, #32]
 800078e:	468e      	mov	lr, r1
 8000790:	4604      	mov	r4, r0
 8000792:	4688      	mov	r8, r1
 8000794:	2b00      	cmp	r3, #0
 8000796:	d14a      	bne.n	800082e <__udivmoddi4+0xa6>
 8000798:	428a      	cmp	r2, r1
 800079a:	4617      	mov	r7, r2
 800079c:	d962      	bls.n	8000864 <__udivmoddi4+0xdc>
 800079e:	fab2 f682 	clz	r6, r2
 80007a2:	b14e      	cbz	r6, 80007b8 <__udivmoddi4+0x30>
 80007a4:	f1c6 0320 	rsb	r3, r6, #32
 80007a8:	fa01 f806 	lsl.w	r8, r1, r6
 80007ac:	fa20 f303 	lsr.w	r3, r0, r3
 80007b0:	40b7      	lsls	r7, r6
 80007b2:	ea43 0808 	orr.w	r8, r3, r8
 80007b6:	40b4      	lsls	r4, r6
 80007b8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007bc:	fa1f fc87 	uxth.w	ip, r7
 80007c0:	fbb8 f1fe 	udiv	r1, r8, lr
 80007c4:	0c23      	lsrs	r3, r4, #16
 80007c6:	fb0e 8811 	mls	r8, lr, r1, r8
 80007ca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80007ce:	fb01 f20c 	mul.w	r2, r1, ip
 80007d2:	429a      	cmp	r2, r3
 80007d4:	d909      	bls.n	80007ea <__udivmoddi4+0x62>
 80007d6:	18fb      	adds	r3, r7, r3
 80007d8:	f101 30ff 	add.w	r0, r1, #4294967295
 80007dc:	f080 80ea 	bcs.w	80009b4 <__udivmoddi4+0x22c>
 80007e0:	429a      	cmp	r2, r3
 80007e2:	f240 80e7 	bls.w	80009b4 <__udivmoddi4+0x22c>
 80007e6:	3902      	subs	r1, #2
 80007e8:	443b      	add	r3, r7
 80007ea:	1a9a      	subs	r2, r3, r2
 80007ec:	b2a3      	uxth	r3, r4
 80007ee:	fbb2 f0fe 	udiv	r0, r2, lr
 80007f2:	fb0e 2210 	mls	r2, lr, r0, r2
 80007f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80007fa:	fb00 fc0c 	mul.w	ip, r0, ip
 80007fe:	459c      	cmp	ip, r3
 8000800:	d909      	bls.n	8000816 <__udivmoddi4+0x8e>
 8000802:	18fb      	adds	r3, r7, r3
 8000804:	f100 32ff 	add.w	r2, r0, #4294967295
 8000808:	f080 80d6 	bcs.w	80009b8 <__udivmoddi4+0x230>
 800080c:	459c      	cmp	ip, r3
 800080e:	f240 80d3 	bls.w	80009b8 <__udivmoddi4+0x230>
 8000812:	443b      	add	r3, r7
 8000814:	3802      	subs	r0, #2
 8000816:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800081a:	eba3 030c 	sub.w	r3, r3, ip
 800081e:	2100      	movs	r1, #0
 8000820:	b11d      	cbz	r5, 800082a <__udivmoddi4+0xa2>
 8000822:	40f3      	lsrs	r3, r6
 8000824:	2200      	movs	r2, #0
 8000826:	e9c5 3200 	strd	r3, r2, [r5]
 800082a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800082e:	428b      	cmp	r3, r1
 8000830:	d905      	bls.n	800083e <__udivmoddi4+0xb6>
 8000832:	b10d      	cbz	r5, 8000838 <__udivmoddi4+0xb0>
 8000834:	e9c5 0100 	strd	r0, r1, [r5]
 8000838:	2100      	movs	r1, #0
 800083a:	4608      	mov	r0, r1
 800083c:	e7f5      	b.n	800082a <__udivmoddi4+0xa2>
 800083e:	fab3 f183 	clz	r1, r3
 8000842:	2900      	cmp	r1, #0
 8000844:	d146      	bne.n	80008d4 <__udivmoddi4+0x14c>
 8000846:	4573      	cmp	r3, lr
 8000848:	d302      	bcc.n	8000850 <__udivmoddi4+0xc8>
 800084a:	4282      	cmp	r2, r0
 800084c:	f200 8105 	bhi.w	8000a5a <__udivmoddi4+0x2d2>
 8000850:	1a84      	subs	r4, r0, r2
 8000852:	eb6e 0203 	sbc.w	r2, lr, r3
 8000856:	2001      	movs	r0, #1
 8000858:	4690      	mov	r8, r2
 800085a:	2d00      	cmp	r5, #0
 800085c:	d0e5      	beq.n	800082a <__udivmoddi4+0xa2>
 800085e:	e9c5 4800 	strd	r4, r8, [r5]
 8000862:	e7e2      	b.n	800082a <__udivmoddi4+0xa2>
 8000864:	2a00      	cmp	r2, #0
 8000866:	f000 8090 	beq.w	800098a <__udivmoddi4+0x202>
 800086a:	fab2 f682 	clz	r6, r2
 800086e:	2e00      	cmp	r6, #0
 8000870:	f040 80a4 	bne.w	80009bc <__udivmoddi4+0x234>
 8000874:	1a8a      	subs	r2, r1, r2
 8000876:	0c03      	lsrs	r3, r0, #16
 8000878:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800087c:	b280      	uxth	r0, r0
 800087e:	b2bc      	uxth	r4, r7
 8000880:	2101      	movs	r1, #1
 8000882:	fbb2 fcfe 	udiv	ip, r2, lr
 8000886:	fb0e 221c 	mls	r2, lr, ip, r2
 800088a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800088e:	fb04 f20c 	mul.w	r2, r4, ip
 8000892:	429a      	cmp	r2, r3
 8000894:	d907      	bls.n	80008a6 <__udivmoddi4+0x11e>
 8000896:	18fb      	adds	r3, r7, r3
 8000898:	f10c 38ff 	add.w	r8, ip, #4294967295
 800089c:	d202      	bcs.n	80008a4 <__udivmoddi4+0x11c>
 800089e:	429a      	cmp	r2, r3
 80008a0:	f200 80e0 	bhi.w	8000a64 <__udivmoddi4+0x2dc>
 80008a4:	46c4      	mov	ip, r8
 80008a6:	1a9b      	subs	r3, r3, r2
 80008a8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008ac:	fb0e 3312 	mls	r3, lr, r2, r3
 80008b0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008b4:	fb02 f404 	mul.w	r4, r2, r4
 80008b8:	429c      	cmp	r4, r3
 80008ba:	d907      	bls.n	80008cc <__udivmoddi4+0x144>
 80008bc:	18fb      	adds	r3, r7, r3
 80008be:	f102 30ff 	add.w	r0, r2, #4294967295
 80008c2:	d202      	bcs.n	80008ca <__udivmoddi4+0x142>
 80008c4:	429c      	cmp	r4, r3
 80008c6:	f200 80ca 	bhi.w	8000a5e <__udivmoddi4+0x2d6>
 80008ca:	4602      	mov	r2, r0
 80008cc:	1b1b      	subs	r3, r3, r4
 80008ce:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80008d2:	e7a5      	b.n	8000820 <__udivmoddi4+0x98>
 80008d4:	f1c1 0620 	rsb	r6, r1, #32
 80008d8:	408b      	lsls	r3, r1
 80008da:	fa22 f706 	lsr.w	r7, r2, r6
 80008de:	431f      	orrs	r7, r3
 80008e0:	fa0e f401 	lsl.w	r4, lr, r1
 80008e4:	fa20 f306 	lsr.w	r3, r0, r6
 80008e8:	fa2e fe06 	lsr.w	lr, lr, r6
 80008ec:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80008f0:	4323      	orrs	r3, r4
 80008f2:	fa00 f801 	lsl.w	r8, r0, r1
 80008f6:	fa1f fc87 	uxth.w	ip, r7
 80008fa:	fbbe f0f9 	udiv	r0, lr, r9
 80008fe:	0c1c      	lsrs	r4, r3, #16
 8000900:	fb09 ee10 	mls	lr, r9, r0, lr
 8000904:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000908:	fb00 fe0c 	mul.w	lr, r0, ip
 800090c:	45a6      	cmp	lr, r4
 800090e:	fa02 f201 	lsl.w	r2, r2, r1
 8000912:	d909      	bls.n	8000928 <__udivmoddi4+0x1a0>
 8000914:	193c      	adds	r4, r7, r4
 8000916:	f100 3aff 	add.w	sl, r0, #4294967295
 800091a:	f080 809c 	bcs.w	8000a56 <__udivmoddi4+0x2ce>
 800091e:	45a6      	cmp	lr, r4
 8000920:	f240 8099 	bls.w	8000a56 <__udivmoddi4+0x2ce>
 8000924:	3802      	subs	r0, #2
 8000926:	443c      	add	r4, r7
 8000928:	eba4 040e 	sub.w	r4, r4, lr
 800092c:	fa1f fe83 	uxth.w	lr, r3
 8000930:	fbb4 f3f9 	udiv	r3, r4, r9
 8000934:	fb09 4413 	mls	r4, r9, r3, r4
 8000938:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800093c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000940:	45a4      	cmp	ip, r4
 8000942:	d908      	bls.n	8000956 <__udivmoddi4+0x1ce>
 8000944:	193c      	adds	r4, r7, r4
 8000946:	f103 3eff 	add.w	lr, r3, #4294967295
 800094a:	f080 8082 	bcs.w	8000a52 <__udivmoddi4+0x2ca>
 800094e:	45a4      	cmp	ip, r4
 8000950:	d97f      	bls.n	8000a52 <__udivmoddi4+0x2ca>
 8000952:	3b02      	subs	r3, #2
 8000954:	443c      	add	r4, r7
 8000956:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800095a:	eba4 040c 	sub.w	r4, r4, ip
 800095e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000962:	4564      	cmp	r4, ip
 8000964:	4673      	mov	r3, lr
 8000966:	46e1      	mov	r9, ip
 8000968:	d362      	bcc.n	8000a30 <__udivmoddi4+0x2a8>
 800096a:	d05f      	beq.n	8000a2c <__udivmoddi4+0x2a4>
 800096c:	b15d      	cbz	r5, 8000986 <__udivmoddi4+0x1fe>
 800096e:	ebb8 0203 	subs.w	r2, r8, r3
 8000972:	eb64 0409 	sbc.w	r4, r4, r9
 8000976:	fa04 f606 	lsl.w	r6, r4, r6
 800097a:	fa22 f301 	lsr.w	r3, r2, r1
 800097e:	431e      	orrs	r6, r3
 8000980:	40cc      	lsrs	r4, r1
 8000982:	e9c5 6400 	strd	r6, r4, [r5]
 8000986:	2100      	movs	r1, #0
 8000988:	e74f      	b.n	800082a <__udivmoddi4+0xa2>
 800098a:	fbb1 fcf2 	udiv	ip, r1, r2
 800098e:	0c01      	lsrs	r1, r0, #16
 8000990:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000994:	b280      	uxth	r0, r0
 8000996:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800099a:	463b      	mov	r3, r7
 800099c:	4638      	mov	r0, r7
 800099e:	463c      	mov	r4, r7
 80009a0:	46b8      	mov	r8, r7
 80009a2:	46be      	mov	lr, r7
 80009a4:	2620      	movs	r6, #32
 80009a6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009aa:	eba2 0208 	sub.w	r2, r2, r8
 80009ae:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009b2:	e766      	b.n	8000882 <__udivmoddi4+0xfa>
 80009b4:	4601      	mov	r1, r0
 80009b6:	e718      	b.n	80007ea <__udivmoddi4+0x62>
 80009b8:	4610      	mov	r0, r2
 80009ba:	e72c      	b.n	8000816 <__udivmoddi4+0x8e>
 80009bc:	f1c6 0220 	rsb	r2, r6, #32
 80009c0:	fa2e f302 	lsr.w	r3, lr, r2
 80009c4:	40b7      	lsls	r7, r6
 80009c6:	40b1      	lsls	r1, r6
 80009c8:	fa20 f202 	lsr.w	r2, r0, r2
 80009cc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009d0:	430a      	orrs	r2, r1
 80009d2:	fbb3 f8fe 	udiv	r8, r3, lr
 80009d6:	b2bc      	uxth	r4, r7
 80009d8:	fb0e 3318 	mls	r3, lr, r8, r3
 80009dc:	0c11      	lsrs	r1, r2, #16
 80009de:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80009e2:	fb08 f904 	mul.w	r9, r8, r4
 80009e6:	40b0      	lsls	r0, r6
 80009e8:	4589      	cmp	r9, r1
 80009ea:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80009ee:	b280      	uxth	r0, r0
 80009f0:	d93e      	bls.n	8000a70 <__udivmoddi4+0x2e8>
 80009f2:	1879      	adds	r1, r7, r1
 80009f4:	f108 3cff 	add.w	ip, r8, #4294967295
 80009f8:	d201      	bcs.n	80009fe <__udivmoddi4+0x276>
 80009fa:	4589      	cmp	r9, r1
 80009fc:	d81f      	bhi.n	8000a3e <__udivmoddi4+0x2b6>
 80009fe:	eba1 0109 	sub.w	r1, r1, r9
 8000a02:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a06:	fb09 f804 	mul.w	r8, r9, r4
 8000a0a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a0e:	b292      	uxth	r2, r2
 8000a10:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a14:	4542      	cmp	r2, r8
 8000a16:	d229      	bcs.n	8000a6c <__udivmoddi4+0x2e4>
 8000a18:	18ba      	adds	r2, r7, r2
 8000a1a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a1e:	d2c4      	bcs.n	80009aa <__udivmoddi4+0x222>
 8000a20:	4542      	cmp	r2, r8
 8000a22:	d2c2      	bcs.n	80009aa <__udivmoddi4+0x222>
 8000a24:	f1a9 0102 	sub.w	r1, r9, #2
 8000a28:	443a      	add	r2, r7
 8000a2a:	e7be      	b.n	80009aa <__udivmoddi4+0x222>
 8000a2c:	45f0      	cmp	r8, lr
 8000a2e:	d29d      	bcs.n	800096c <__udivmoddi4+0x1e4>
 8000a30:	ebbe 0302 	subs.w	r3, lr, r2
 8000a34:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a38:	3801      	subs	r0, #1
 8000a3a:	46e1      	mov	r9, ip
 8000a3c:	e796      	b.n	800096c <__udivmoddi4+0x1e4>
 8000a3e:	eba7 0909 	sub.w	r9, r7, r9
 8000a42:	4449      	add	r1, r9
 8000a44:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a48:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a4c:	fb09 f804 	mul.w	r8, r9, r4
 8000a50:	e7db      	b.n	8000a0a <__udivmoddi4+0x282>
 8000a52:	4673      	mov	r3, lr
 8000a54:	e77f      	b.n	8000956 <__udivmoddi4+0x1ce>
 8000a56:	4650      	mov	r0, sl
 8000a58:	e766      	b.n	8000928 <__udivmoddi4+0x1a0>
 8000a5a:	4608      	mov	r0, r1
 8000a5c:	e6fd      	b.n	800085a <__udivmoddi4+0xd2>
 8000a5e:	443b      	add	r3, r7
 8000a60:	3a02      	subs	r2, #2
 8000a62:	e733      	b.n	80008cc <__udivmoddi4+0x144>
 8000a64:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a68:	443b      	add	r3, r7
 8000a6a:	e71c      	b.n	80008a6 <__udivmoddi4+0x11e>
 8000a6c:	4649      	mov	r1, r9
 8000a6e:	e79c      	b.n	80009aa <__udivmoddi4+0x222>
 8000a70:	eba1 0109 	sub.w	r1, r1, r9
 8000a74:	46c4      	mov	ip, r8
 8000a76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a7a:	fb09 f804 	mul.w	r8, r9, r4
 8000a7e:	e7c4      	b.n	8000a0a <__udivmoddi4+0x282>

08000a80 <__aeabi_idiv0>:
 8000a80:	4770      	bx	lr
 8000a82:	bf00      	nop

08000a84 <Board2_computeUserAction>:
/* Forward declaration for local functions */
static ENUM_UserAction Board2_computeUserAction(int16_T x_lever, int16_T y_lever);

/* Function for Chart: '<Root>/SupervisorB2' */
static ENUM_UserAction Board2_computeUserAction(int16_T x_lever, int16_T y_lever)
{
 8000a84:	b480      	push	{r7}
 8000a86:	b085      	sub	sp, #20
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	460a      	mov	r2, r1
 8000a8e:	80fb      	strh	r3, [r7, #6]
 8000a90:	4613      	mov	r3, r2
 8000a92:	80bb      	strh	r3, [r7, #4]
  ENUM_UserAction userAction;
  userAction = UA_NONE;
 8000a94:	2300      	movs	r3, #0
 8000a96:	73fb      	strb	r3, [r7, #15]
  if (x_lever < 0) {
 8000a98:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	da02      	bge.n	8000aa6 <Board2_computeUserAction+0x22>
    userAction = UA_ROTATE_LEFT;
 8000aa0:	2302      	movs	r3, #2
 8000aa2:	73fb      	strb	r3, [r7, #15]
 8000aa4:	e013      	b.n	8000ace <Board2_computeUserAction+0x4a>
  } else if (x_lever > 0) {
 8000aa6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	dd02      	ble.n	8000ab4 <Board2_computeUserAction+0x30>
    userAction = UA_ROTATE_RIGHT;
 8000aae:	2303      	movs	r3, #3
 8000ab0:	73fb      	strb	r3, [r7, #15]
 8000ab2:	e00c      	b.n	8000ace <Board2_computeUserAction+0x4a>
  } else if (y_lever > 0) {
 8000ab4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	dd02      	ble.n	8000ac2 <Board2_computeUserAction+0x3e>
    userAction = UA_FORWARD;
 8000abc:	2301      	movs	r3, #1
 8000abe:	73fb      	strb	r3, [r7, #15]
 8000ac0:	e005      	b.n	8000ace <Board2_computeUserAction+0x4a>
  } else if (y_lever < 0) {
 8000ac2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	da01      	bge.n	8000ace <Board2_computeUserAction+0x4a>
    userAction = UA_BACKWARD;
 8000aca:	2304      	movs	r3, #4
 8000acc:	73fb      	strb	r3, [r7, #15]
  }

  return userAction;
 8000ace:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	3714      	adds	r7, #20
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ada:	4770      	bx	lr

08000adc <Board2_step>:

/* Model step function */
void Board2_step(void)
{
 8000adc:	b5b0      	push	{r4, r5, r7, lr}
 8000ade:	b082      	sub	sp, #8
 8000ae0:	af00      	add	r7, sp, #0
   *  Inport: '<Root>/gyroscope'
   *  Inport: '<Root>/remoteController'
   *  Inport: '<Root>/sonar'
   *  Outport: '<Root>/board2GlobalState'
   */
  continua_prev = Board2_DW.continua_start;
 8000ae2:	4ba4      	ldr	r3, [pc, #656]	@ (8000d74 <Board2_step+0x298>)
 8000ae4:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	@ 0x70
 8000ae8:	e9c7 2300 	strd	r2, r3, [r7]
  Board2_DW.continua_start = Board2_U.continua;
 8000aec:	4ba2      	ldr	r3, [pc, #648]	@ (8000d78 <Board2_step+0x29c>)
 8000aee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000af2:	49a0      	ldr	r1, [pc, #640]	@ (8000d74 <Board2_step+0x298>)
 8000af4:	e9c1 231c 	strd	r2, r3, [r1, #112]	@ 0x70
  if (Board2_DW.is_active_c3_Board2 == 0U) {
 8000af8:	4b9e      	ldr	r3, [pc, #632]	@ (8000d74 <Board2_step+0x298>)
 8000afa:	f893 3127 	ldrb.w	r3, [r3, #295]	@ 0x127
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d114      	bne.n	8000b2c <Board2_step+0x50>
    Board2_DW.is_active_c3_Board2 = 1U;
 8000b02:	4b9c      	ldr	r3, [pc, #624]	@ (8000d74 <Board2_step+0x298>)
 8000b04:	2201      	movs	r2, #1
 8000b06:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127

    /*  board2Decision.actuator = ENUM_Actuator.BOARD1;
       board2Decision.userAction = ENUM_UserAction.UA_NONE;
       inizializzaizone fasulla di decision con interi e non enum */
    Board2_DW.board2Decision.actuator = 1;
 8000b0a:	4b9a      	ldr	r3, [pc, #616]	@ (8000d74 <Board2_step+0x298>)
 8000b0c:	2201      	movs	r2, #1
 8000b0e:	659a      	str	r2, [r3, #88]	@ 0x58
    Board2_DW.board2Decision.roverAction = 2;
 8000b10:	4b98      	ldr	r3, [pc, #608]	@ (8000d74 <Board2_step+0x298>)
 8000b12:	2202      	movs	r2, #2
 8000b14:	65da      	str	r2, [r3, #92]	@ 0x5c
    Board2_DW.board2Decision.safeAction = 3;
 8000b16:	4b97      	ldr	r3, [pc, #604]	@ (8000d74 <Board2_step+0x298>)
 8000b18:	2203      	movs	r2, #3
 8000b1a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Outport: '<Root>/currentUserAction' */
    /*  variabili locali
       Inizializzazione valori di output */
    Board2_Y.currentUserAction = UA_NONE;
 8000b1c:	4b97      	ldr	r3, [pc, #604]	@ (8000d7c <Board2_step+0x2a0>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	701a      	strb	r2, [r3, #0]
    Board2_DW.is_RoverState = Board2_IN_NotCommunicating;
 8000b22:	4b94      	ldr	r3, [pc, #592]	@ (8000d74 <Board2_step+0x298>)
 8000b24:	2202      	movs	r2, #2
 8000b26:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
    /* Pronto a ricevere */
    UartReceiveIT(&Board2_DW.rx_buffer[0], Board2_DW.rxPayload);
  }

  /* End of Chart: '<Root>/SupervisorB2' */
}
 8000b2a:	e247      	b.n	8000fbc <Board2_step+0x4e0>
  } else if (Board2_DW.is_RoverState == Board2_IN_CommunicationPhase) {
 8000b2c:	4b91      	ldr	r3, [pc, #580]	@ (8000d74 <Board2_step+0x298>)
 8000b2e:	f893 3128 	ldrb.w	r3, [r3, #296]	@ 0x128
 8000b32:	2b01      	cmp	r3, #1
 8000b34:	f040 8211 	bne.w	8000f5a <Board2_step+0x47e>
    switch (Board2_DW.is_CommunicationPhase) {
 8000b38:	4b8e      	ldr	r3, [pc, #568]	@ (8000d74 <Board2_step+0x298>)
 8000b3a:	f893 3129 	ldrb.w	r3, [r3, #297]	@ 0x129
 8000b3e:	2b03      	cmp	r3, #3
 8000b40:	f000 80dd 	beq.w	8000cfe <Board2_step+0x222>
 8000b44:	2b03      	cmp	r3, #3
 8000b46:	f300 816b 	bgt.w	8000e20 <Board2_step+0x344>
 8000b4a:	2b01      	cmp	r3, #1
 8000b4c:	d002      	beq.n	8000b54 <Board2_step+0x78>
 8000b4e:	2b02      	cmp	r3, #2
 8000b50:	d051      	beq.n	8000bf6 <Board2_step+0x11a>
 8000b52:	e165      	b.n	8000e20 <Board2_step+0x344>
      switch (Board2_DW.is_ComputeDecision) {
 8000b54:	4b87      	ldr	r3, [pc, #540]	@ (8000d74 <Board2_step+0x298>)
 8000b56:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 8000b5a:	2b03      	cmp	r3, #3
 8000b5c:	d021      	beq.n	8000ba2 <Board2_step+0xc6>
 8000b5e:	2b03      	cmp	r3, #3
 8000b60:	dc24      	bgt.n	8000bac <Board2_step+0xd0>
 8000b62:	2b01      	cmp	r3, #1
 8000b64:	d002      	beq.n	8000b6c <Board2_step+0x90>
 8000b66:	2b02      	cmp	r3, #2
 8000b68:	d008      	beq.n	8000b7c <Board2_step+0xa0>
 8000b6a:	e01f      	b.n	8000bac <Board2_step+0xd0>
        Board2_DW.is_ComputeDecision = Board2_IN_NO_ACTIVE_CHILD;
 8000b6c:	4b81      	ldr	r3, [pc, #516]	@ (8000d74 <Board2_step+0x298>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
        Board2_DW.exit_port_index_ComputeDecision = 2U;
 8000b74:	4b7f      	ldr	r3, [pc, #508]	@ (8000d74 <Board2_step+0x298>)
 8000b76:	2202      	movs	r2, #2
 8000b78:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 8000b7a:	e01c      	b.n	8000bb6 <Board2_step+0xda>
        Board2_DW.is_ComputeDecision = Board2_IN_UserActionComputation;
 8000b7c:	4b7d      	ldr	r3, [pc, #500]	@ (8000d74 <Board2_step+0x298>)
 8000b7e:	2204      	movs	r2, #4
 8000b80:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
        Board2_Y.currentUserAction = Board2_computeUserAction
 8000b84:	4b7b      	ldr	r3, [pc, #492]	@ (8000d74 <Board2_step+0x298>)
 8000b86:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 8000b8a:	4a7a      	ldr	r2, [pc, #488]	@ (8000d74 <Board2_step+0x298>)
 8000b8c:	f9b2 2026 	ldrsh.w	r2, [r2, #38]	@ 0x26
 8000b90:	4611      	mov	r1, r2
 8000b92:	4618      	mov	r0, r3
 8000b94:	f7ff ff76 	bl	8000a84 <Board2_computeUserAction>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	461a      	mov	r2, r3
 8000b9c:	4b77      	ldr	r3, [pc, #476]	@ (8000d7c <Board2_step+0x2a0>)
 8000b9e:	701a      	strb	r2, [r3, #0]
        break;
 8000ba0:	e009      	b.n	8000bb6 <Board2_step+0xda>
        Board2_DW.is_ComputeDecision = Board_IN_EmergencyStateAnalysis;
 8000ba2:	4b74      	ldr	r3, [pc, #464]	@ (8000d74 <Board2_step+0x298>)
 8000ba4:	2202      	movs	r2, #2
 8000ba6:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
        break;
 8000baa:	e004      	b.n	8000bb6 <Board2_step+0xda>
        Board2_DW.is_ComputeDecision = Board2_IN_ActuatorSelection;
 8000bac:	4b71      	ldr	r3, [pc, #452]	@ (8000d74 <Board2_step+0x298>)
 8000bae:	2201      	movs	r2, #1
 8000bb0:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
        break;
 8000bb4:	bf00      	nop
      if (Board2_DW.exit_port_index_ComputeDecision == 2U) {
 8000bb6:	4b6f      	ldr	r3, [pc, #444]	@ (8000d74 <Board2_step+0x298>)
 8000bb8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8000bba:	2b02      	cmp	r3, #2
 8000bbc:	f040 81ba 	bne.w	8000f34 <Board2_step+0x458>
        Board2_DW.exit_port_index_ComputeDecision = 0U;
 8000bc0:	4b6c      	ldr	r3, [pc, #432]	@ (8000d74 <Board2_step+0x298>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	67da      	str	r2, [r3, #124]	@ 0x7c
        Board2_DW.is_CommunicationPhase = Board2_IN_ExchangeDecision;
 8000bc6:	4b6b      	ldr	r3, [pc, #428]	@ (8000d74 <Board2_step+0x298>)
 8000bc8:	2202      	movs	r2, #2
 8000bca:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
        Board2_DW.txPayload = Board2_SIZE_DECISION;
 8000bce:	4b69      	ldr	r3, [pc, #420]	@ (8000d74 <Board2_step+0x298>)
 8000bd0:	2218      	movs	r2, #24
 8000bd2:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
        Board2_DW.rxPayload = Board2_SIZE_DECISION;
 8000bd6:	4b67      	ldr	r3, [pc, #412]	@ (8000d74 <Board2_step+0x298>)
 8000bd8:	2218      	movs	r2, #24
 8000bda:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
        Board2_DW.is_ExchangeDecision = Board2_IN_D_Receive;
 8000bde:	4b65      	ldr	r3, [pc, #404]	@ (8000d74 <Board2_step+0x298>)
 8000be0:	2201      	movs	r2, #1
 8000be2:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
        UartReceiveIT(&Board2_DW.rx_buffer[0], Board2_DW.rxPayload);
 8000be6:	4b63      	ldr	r3, [pc, #396]	@ (8000d74 <Board2_step+0x298>)
 8000be8:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 8000bec:	4619      	mov	r1, r3
 8000bee:	4864      	ldr	r0, [pc, #400]	@ (8000d80 <Board2_step+0x2a4>)
 8000bf0:	f000 fd85 	bl	80016fe <UartReceiveIT>
      break;
 8000bf4:	e19e      	b.n	8000f34 <Board2_step+0x458>
      switch (Board2_DW.is_ExchangeDecision) {
 8000bf6:	4b5f      	ldr	r3, [pc, #380]	@ (8000d74 <Board2_step+0x298>)
 8000bf8:	f893 312b 	ldrb.w	r3, [r3, #299]	@ 0x12b
 8000bfc:	2b01      	cmp	r3, #1
 8000bfe:	d002      	beq.n	8000c06 <Board2_step+0x12a>
 8000c00:	2b02      	cmp	r3, #2
 8000c02:	d027      	beq.n	8000c54 <Board2_step+0x178>
 8000c04:	e03a      	b.n	8000c7c <Board2_step+0x1a0>
        if (Board2_DW.received == 1) {
 8000c06:	4b5b      	ldr	r3, [pc, #364]	@ (8000d74 <Board2_step+0x298>)
 8000c08:	f893 3126 	ldrb.w	r3, [r3, #294]	@ 0x126
 8000c0c:	2b01      	cmp	r3, #1
 8000c0e:	d103      	bne.n	8000c18 <Board2_step+0x13c>
          Board2_DW.exit_port_index_D_Receive = 2U;
 8000c10:	4b58      	ldr	r3, [pc, #352]	@ (8000d74 <Board2_step+0x298>)
 8000c12:	2202      	movs	r2, #2
 8000c14:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        if (Board2_DW.exit_port_index_D_Receive == 2U) {
 8000c18:	4b56      	ldr	r3, [pc, #344]	@ (8000d74 <Board2_step+0x298>)
 8000c1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8000c1e:	2b02      	cmp	r3, #2
 8000c20:	d158      	bne.n	8000cd4 <Board2_step+0x1f8>
          Board2_DW.exit_port_index_D_Receive = 0U;
 8000c22:	4b54      	ldr	r3, [pc, #336]	@ (8000d74 <Board2_step+0x298>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          deserializeDecision(&Board2_DW.rx_buffer[0], Board2_DW.rxPayload,
 8000c2a:	4b52      	ldr	r3, [pc, #328]	@ (8000d74 <Board2_step+0x298>)
 8000c2c:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 8000c30:	4a54      	ldr	r2, [pc, #336]	@ (8000d84 <Board2_step+0x2a8>)
 8000c32:	4619      	mov	r1, r3
 8000c34:	4852      	ldr	r0, [pc, #328]	@ (8000d80 <Board2_step+0x2a4>)
 8000c36:	f000 fa74 	bl	8001122 <deserializeDecision>
          serializeDecision(&Board2_DW.tx_buffer[0], (BUS_Decision *)
 8000c3a:	4953      	ldr	r1, [pc, #332]	@ (8000d88 <Board2_step+0x2ac>)
 8000c3c:	4853      	ldr	r0, [pc, #332]	@ (8000d8c <Board2_step+0x2b0>)
 8000c3e:	f000 fca2 	bl	8001586 <serializeDecision>
          Board2_DW.is_ExchangeDecision = Board2_IN_Transmit;
 8000c42:	4b4c      	ldr	r3, [pc, #304]	@ (8000d74 <Board2_step+0x298>)
 8000c44:	2203      	movs	r2, #3
 8000c46:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
          Board2_DW.is_Transmit = Board2_IN_ReceivingRTR;
 8000c4a:	4b4a      	ldr	r3, [pc, #296]	@ (8000d74 <Board2_step+0x298>)
 8000c4c:	2201      	movs	r2, #1
 8000c4e:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
        break;
 8000c52:	e03f      	b.n	8000cd4 <Board2_step+0x1f8>
        if (continua_prev != Board2_DW.continua_start) {
 8000c54:	4b47      	ldr	r3, [pc, #284]	@ (8000d74 <Board2_step+0x298>)
 8000c56:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	@ 0x70
 8000c5a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000c5e:	f7ff fd49 	bl	80006f4 <__aeabi_dcmpeq>
 8000c62:	4603      	mov	r3, r0
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d000      	beq.n	8000c6a <Board2_step+0x18e>
        break;
 8000c68:	e037      	b.n	8000cda <Board2_step+0x1fe>
          Board2_DW.is_ExchangeDecision = Board2_IN_NO_ACTIVE_CHILD;
 8000c6a:	4b42      	ldr	r3, [pc, #264]	@ (8000d74 <Board2_step+0x298>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
          Board2_DW.exit_port_index_ExchangeDecisio = 2U;
 8000c72:	4b40      	ldr	r3, [pc, #256]	@ (8000d74 <Board2_step+0x298>)
 8000c74:	2202      	movs	r2, #2
 8000c76:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 8000c7a:	e02e      	b.n	8000cda <Board2_step+0x1fe>
        if (Board2_DW.is_Transmit == Board2_IN_ReceivingRTR) {
 8000c7c:	4b3d      	ldr	r3, [pc, #244]	@ (8000d74 <Board2_step+0x298>)
 8000c7e:	f893 312c 	ldrb.w	r3, [r3, #300]	@ 0x12c
 8000c82:	2b01      	cmp	r3, #1
 8000c84:	d110      	bne.n	8000ca8 <Board2_step+0x1cc>
          if (CheckRTR() != 0) {
 8000c86:	f000 fd11 	bl	80016ac <CheckRTR>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d013      	beq.n	8000cb8 <Board2_step+0x1dc>
            Board2_DW.is_Transmit = Board2_IN_Trasmit;
 8000c90:	4b38      	ldr	r3, [pc, #224]	@ (8000d74 <Board2_step+0x298>)
 8000c92:	2202      	movs	r2, #2
 8000c94:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
            UartTransmitIT(&Board2_DW.tx_buffer[0], Board2_DW.txPayload);
 8000c98:	4b36      	ldr	r3, [pc, #216]	@ (8000d74 <Board2_step+0x298>)
 8000c9a:	f893 3124 	ldrb.w	r3, [r3, #292]	@ 0x124
 8000c9e:	4619      	mov	r1, r3
 8000ca0:	483a      	ldr	r0, [pc, #232]	@ (8000d8c <Board2_step+0x2b0>)
 8000ca2:	f000 fd17 	bl	80016d4 <UartTransmitIT>
 8000ca6:	e007      	b.n	8000cb8 <Board2_step+0x1dc>
          Board2_DW.is_Transmit = Board2_IN_NO_ACTIVE_CHILD;
 8000ca8:	4b32      	ldr	r3, [pc, #200]	@ (8000d74 <Board2_step+0x298>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
          Board2_DW.exit_port_index_Transmit = 2U;
 8000cb0:	4b30      	ldr	r3, [pc, #192]	@ (8000d74 <Board2_step+0x298>)
 8000cb2:	2202      	movs	r2, #2
 8000cb4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        if (Board2_DW.exit_port_index_Transmit == 2U) {
 8000cb8:	4b2e      	ldr	r3, [pc, #184]	@ (8000d74 <Board2_step+0x298>)
 8000cba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000cbe:	2b02      	cmp	r3, #2
 8000cc0:	d10a      	bne.n	8000cd8 <Board2_step+0x1fc>
          Board2_DW.exit_port_index_Transmit = 0U;
 8000cc2:	4b2c      	ldr	r3, [pc, #176]	@ (8000d74 <Board2_step+0x298>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          Board2_DW.is_ExchangeDecision = Board2_IN_Execution;
 8000cca:	4b2a      	ldr	r3, [pc, #168]	@ (8000d74 <Board2_step+0x298>)
 8000ccc:	2202      	movs	r2, #2
 8000cce:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
        break;
 8000cd2:	e001      	b.n	8000cd8 <Board2_step+0x1fc>
        break;
 8000cd4:	bf00      	nop
 8000cd6:	e000      	b.n	8000cda <Board2_step+0x1fe>
        break;
 8000cd8:	bf00      	nop
      if (Board2_DW.exit_port_index_ExchangeDecisio == 2U) {
 8000cda:	4b26      	ldr	r3, [pc, #152]	@ (8000d74 <Board2_step+0x298>)
 8000cdc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000ce0:	2b02      	cmp	r3, #2
 8000ce2:	f040 8129 	bne.w	8000f38 <Board2_step+0x45c>
        Board2_DW.exit_port_index_ExchangeDecisio = 0U;
 8000ce6:	4b23      	ldr	r3, [pc, #140]	@ (8000d74 <Board2_step+0x298>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        Board2_DW.is_CommunicationPhase = Board2_IN_NO_ACTIVE_CHILD;
 8000cee:	4b21      	ldr	r3, [pc, #132]	@ (8000d74 <Board2_step+0x298>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
        Board2_DW.exit_port_index_CommunicationPh = 2U;
 8000cf6:	4b1f      	ldr	r3, [pc, #124]	@ (8000d74 <Board2_step+0x298>)
 8000cf8:	2202      	movs	r2, #2
 8000cfa:	679a      	str	r2, [r3, #120]	@ 0x78
      break;
 8000cfc:	e11c      	b.n	8000f38 <Board2_step+0x45c>
      switch (Board2_DW.is_ExchangeGlobalState) {
 8000cfe:	4b1d      	ldr	r3, [pc, #116]	@ (8000d74 <Board2_step+0x298>)
 8000d00:	f893 312d 	ldrb.w	r3, [r3, #301]	@ 0x12d
 8000d04:	2b01      	cmp	r3, #1
 8000d06:	d002      	beq.n	8000d0e <Board2_step+0x232>
 8000d08:	2b02      	cmp	r3, #2
 8000d0a:	d00c      	beq.n	8000d26 <Board2_step+0x24a>
 8000d0c:	e042      	b.n	8000d94 <Board2_step+0x2b8>
        Board2_DW.is_ExchangeGlobalState = Board2_IN_GL_Receive;
 8000d0e:	4b19      	ldr	r3, [pc, #100]	@ (8000d74 <Board2_step+0x298>)
 8000d10:	2202      	movs	r2, #2
 8000d12:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
        UartReceiveIT(&Board2_DW.rx_buffer[0], Board2_DW.rxPayload);
 8000d16:	4b17      	ldr	r3, [pc, #92]	@ (8000d74 <Board2_step+0x298>)
 8000d18:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	4818      	ldr	r0, [pc, #96]	@ (8000d80 <Board2_step+0x2a4>)
 8000d20:	f000 fced 	bl	80016fe <UartReceiveIT>
        break;
 8000d24:	e069      	b.n	8000dfa <Board2_step+0x31e>
        if (Board2_DW.received == 1) {
 8000d26:	4b13      	ldr	r3, [pc, #76]	@ (8000d74 <Board2_step+0x298>)
 8000d28:	f893 3126 	ldrb.w	r3, [r3, #294]	@ 0x126
 8000d2c:	2b01      	cmp	r3, #1
 8000d2e:	d103      	bne.n	8000d38 <Board2_step+0x25c>
          Board2_DW.exit_port_index_GL_Receive = 2U;
 8000d30:	4b10      	ldr	r3, [pc, #64]	@ (8000d74 <Board2_step+0x298>)
 8000d32:	2202      	movs	r2, #2
 8000d34:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        if (Board2_DW.exit_port_index_GL_Receive == 2U) {
 8000d38:	4b0e      	ldr	r3, [pc, #56]	@ (8000d74 <Board2_step+0x298>)
 8000d3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000d3e:	2b02      	cmp	r3, #2
 8000d40:	d158      	bne.n	8000df4 <Board2_step+0x318>
          Board2_DW.exit_port_index_GL_Receive = 0U;
 8000d42:	4b0c      	ldr	r3, [pc, #48]	@ (8000d74 <Board2_step+0x298>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
          deserializeGlobalState(&Board2_DW.rx_buffer[0], Board2_DW.rxPayload,
 8000d4a:	4b0a      	ldr	r3, [pc, #40]	@ (8000d74 <Board2_step+0x298>)
 8000d4c:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 8000d50:	4a08      	ldr	r2, [pc, #32]	@ (8000d74 <Board2_step+0x298>)
 8000d52:	4619      	mov	r1, r3
 8000d54:	480a      	ldr	r0, [pc, #40]	@ (8000d80 <Board2_step+0x2a4>)
 8000d56:	f000 f9b1 	bl	80010bc <deserializeGlobalState>
          serializeGlobalState(&Board2_DW.tx_buffer[0], (BUS_GlobalState *)
 8000d5a:	490d      	ldr	r1, [pc, #52]	@ (8000d90 <Board2_step+0x2b4>)
 8000d5c:	480b      	ldr	r0, [pc, #44]	@ (8000d8c <Board2_step+0x2b0>)
 8000d5e:	f000 fbed 	bl	800153c <serializeGlobalState>
          Board2_DW.is_ExchangeGlobalState = Board2_IN_GL_Transmit;
 8000d62:	4b04      	ldr	r3, [pc, #16]	@ (8000d74 <Board2_step+0x298>)
 8000d64:	2203      	movs	r2, #3
 8000d66:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
          Board2_DW.is_GL_Transmit = Board2_IN_ReceivingRTR;
 8000d6a:	4b02      	ldr	r3, [pc, #8]	@ (8000d74 <Board2_step+0x298>)
 8000d6c:	2201      	movs	r2, #1
 8000d6e:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
        break;
 8000d72:	e03f      	b.n	8000df4 <Board2_step+0x318>
 8000d74:	20000080 	.word	0x20000080
 8000d78:	200001b8 	.word	0x200001b8
 8000d7c:	200001e0 	.word	0x200001e0
 8000d80:	20000124 	.word	0x20000124
 8000d84:	200000e4 	.word	0x200000e4
 8000d88:	200000d8 	.word	0x200000d8
 8000d8c:	20000164 	.word	0x20000164
 8000d90:	200001e4 	.word	0x200001e4
        if (Board2_DW.is_GL_Transmit == Board2_IN_ReceivingRTR) {
 8000d94:	4b8b      	ldr	r3, [pc, #556]	@ (8000fc4 <Board2_step+0x4e8>)
 8000d96:	f893 312e 	ldrb.w	r3, [r3, #302]	@ 0x12e
 8000d9a:	2b01      	cmp	r3, #1
 8000d9c:	d110      	bne.n	8000dc0 <Board2_step+0x2e4>
          if (CheckRTR() != 0) {
 8000d9e:	f000 fc85 	bl	80016ac <CheckRTR>
 8000da2:	4603      	mov	r3, r0
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d013      	beq.n	8000dd0 <Board2_step+0x2f4>
            Board2_DW.is_GL_Transmit = Board2_IN_Trasmit;
 8000da8:	4b86      	ldr	r3, [pc, #536]	@ (8000fc4 <Board2_step+0x4e8>)
 8000daa:	2202      	movs	r2, #2
 8000dac:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
            UartTransmitIT(&Board2_DW.tx_buffer[0], Board2_DW.txPayload);
 8000db0:	4b84      	ldr	r3, [pc, #528]	@ (8000fc4 <Board2_step+0x4e8>)
 8000db2:	f893 3124 	ldrb.w	r3, [r3, #292]	@ 0x124
 8000db6:	4619      	mov	r1, r3
 8000db8:	4883      	ldr	r0, [pc, #524]	@ (8000fc8 <Board2_step+0x4ec>)
 8000dba:	f000 fc8b 	bl	80016d4 <UartTransmitIT>
 8000dbe:	e007      	b.n	8000dd0 <Board2_step+0x2f4>
          Board2_DW.is_GL_Transmit = Board2_IN_NO_ACTIVE_CHILD;
 8000dc0:	4b80      	ldr	r3, [pc, #512]	@ (8000fc4 <Board2_step+0x4e8>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
          Board2_DW.exit_port_index_GL_Transmit = 2U;
 8000dc8:	4b7e      	ldr	r3, [pc, #504]	@ (8000fc4 <Board2_step+0x4e8>)
 8000dca:	2202      	movs	r2, #2
 8000dcc:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        if (Board2_DW.exit_port_index_GL_Transmit == 2U) {
 8000dd0:	4b7c      	ldr	r3, [pc, #496]	@ (8000fc4 <Board2_step+0x4e8>)
 8000dd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000dd6:	2b02      	cmp	r3, #2
 8000dd8:	d10e      	bne.n	8000df8 <Board2_step+0x31c>
          Board2_DW.exit_port_index_GL_Transmit = 0U;
 8000dda:	4b7a      	ldr	r3, [pc, #488]	@ (8000fc4 <Board2_step+0x4e8>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
          Board2_DW.is_ExchangeGlobalState = Board2_IN_NO_ACTIVE_CHILD;
 8000de2:	4b78      	ldr	r3, [pc, #480]	@ (8000fc4 <Board2_step+0x4e8>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
          Board2_DW.exit_port_index_ExchangeGlobalS = 2U;
 8000dea:	4b76      	ldr	r3, [pc, #472]	@ (8000fc4 <Board2_step+0x4e8>)
 8000dec:	2202      	movs	r2, #2
 8000dee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 8000df2:	e001      	b.n	8000df8 <Board2_step+0x31c>
        break;
 8000df4:	bf00      	nop
 8000df6:	e000      	b.n	8000dfa <Board2_step+0x31e>
        break;
 8000df8:	bf00      	nop
      if (Board2_DW.exit_port_index_ExchangeGlobalS == 2U) {
 8000dfa:	4b72      	ldr	r3, [pc, #456]	@ (8000fc4 <Board2_step+0x4e8>)
 8000dfc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000e00:	2b02      	cmp	r3, #2
 8000e02:	f040 809b 	bne.w	8000f3c <Board2_step+0x460>
        Board2_DW.exit_port_index_ExchangeGlobalS = 0U;
 8000e06:	4b6f      	ldr	r3, [pc, #444]	@ (8000fc4 <Board2_step+0x4e8>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        Board2_DW.is_CommunicationPhase = Board2_IN_ComputeDecision;
 8000e0e:	4b6d      	ldr	r3, [pc, #436]	@ (8000fc4 <Board2_step+0x4e8>)
 8000e10:	2201      	movs	r2, #1
 8000e12:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
        Board2_DW.is_ComputeDecision = B_IN_StateCoherenceVerification;
 8000e16:	4b6b      	ldr	r3, [pc, #428]	@ (8000fc4 <Board2_step+0x4e8>)
 8000e18:	2203      	movs	r2, #3
 8000e1a:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
      break;
 8000e1e:	e08d      	b.n	8000f3c <Board2_step+0x460>
      if (Board2_DW.is_ExchangeLocalState == Board2_IN_LS_Receive) {
 8000e20:	4b68      	ldr	r3, [pc, #416]	@ (8000fc4 <Board2_step+0x4e8>)
 8000e22:	f893 312f 	ldrb.w	r3, [r3, #303]	@ 0x12f
 8000e26:	2b01      	cmp	r3, #1
 8000e28:	d126      	bne.n	8000e78 <Board2_step+0x39c>
        if (Board2_DW.received == 1) {
 8000e2a:	4b66      	ldr	r3, [pc, #408]	@ (8000fc4 <Board2_step+0x4e8>)
 8000e2c:	f893 3126 	ldrb.w	r3, [r3, #294]	@ 0x126
 8000e30:	2b01      	cmp	r3, #1
 8000e32:	d103      	bne.n	8000e3c <Board2_step+0x360>
          Board2_DW.exit_port_index_LS_Receive = 2U;
 8000e34:	4b63      	ldr	r3, [pc, #396]	@ (8000fc4 <Board2_step+0x4e8>)
 8000e36:	2202      	movs	r2, #2
 8000e38:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        if (Board2_DW.exit_port_index_LS_Receive == 2U) {
 8000e3c:	4b61      	ldr	r3, [pc, #388]	@ (8000fc4 <Board2_step+0x4e8>)
 8000e3e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000e42:	2b02      	cmp	r3, #2
 8000e44:	d147      	bne.n	8000ed6 <Board2_step+0x3fa>
          Board2_DW.exit_port_index_LS_Receive = 0U;
 8000e46:	4b5f      	ldr	r3, [pc, #380]	@ (8000fc4 <Board2_step+0x4e8>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
          deserializeLocalStateB1(&Board2_DW.rx_buffer[0], Board2_DW.rxPayload,
 8000e4e:	4b5d      	ldr	r3, [pc, #372]	@ (8000fc4 <Board2_step+0x4e8>)
 8000e50:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 8000e54:	4a5d      	ldr	r2, [pc, #372]	@ (8000fcc <Board2_step+0x4f0>)
 8000e56:	4619      	mov	r1, r3
 8000e58:	485d      	ldr	r0, [pc, #372]	@ (8000fd0 <Board2_step+0x4f4>)
 8000e5a:	f000 f8c8 	bl	8000fee <deserializeLocalStateB1>
          serializeLocalStateB2(&Board2_DW.tx_buffer[0], (BUS_LocalStateB2 *)
 8000e5e:	495d      	ldr	r1, [pc, #372]	@ (8000fd4 <Board2_step+0x4f8>)
 8000e60:	4859      	ldr	r0, [pc, #356]	@ (8000fc8 <Board2_step+0x4ec>)
 8000e62:	f000 fb3e 	bl	80014e2 <serializeLocalStateB2>
          Board2_DW.is_ExchangeLocalState = Board2_IN_LS_Transmit;
 8000e66:	4b57      	ldr	r3, [pc, #348]	@ (8000fc4 <Board2_step+0x4e8>)
 8000e68:	2202      	movs	r2, #2
 8000e6a:	f883 212f 	strb.w	r2, [r3, #303]	@ 0x12f
          Board2_DW.is_LS_Transmit = Board2_IN_ReceivingRTR;
 8000e6e:	4b55      	ldr	r3, [pc, #340]	@ (8000fc4 <Board2_step+0x4e8>)
 8000e70:	2201      	movs	r2, #1
 8000e72:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
 8000e76:	e02e      	b.n	8000ed6 <Board2_step+0x3fa>
        if (Board2_DW.is_LS_Transmit == Board2_IN_ReceivingRTR) {
 8000e78:	4b52      	ldr	r3, [pc, #328]	@ (8000fc4 <Board2_step+0x4e8>)
 8000e7a:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8000e7e:	2b01      	cmp	r3, #1
 8000e80:	d110      	bne.n	8000ea4 <Board2_step+0x3c8>
          if (CheckRTR() != 0) {
 8000e82:	f000 fc13 	bl	80016ac <CheckRTR>
 8000e86:	4603      	mov	r3, r0
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d013      	beq.n	8000eb4 <Board2_step+0x3d8>
            Board2_DW.is_LS_Transmit = Board2_IN_Trasmit;
 8000e8c:	4b4d      	ldr	r3, [pc, #308]	@ (8000fc4 <Board2_step+0x4e8>)
 8000e8e:	2202      	movs	r2, #2
 8000e90:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            UartTransmitIT(&Board2_DW.tx_buffer[0], Board2_DW.txPayload);
 8000e94:	4b4b      	ldr	r3, [pc, #300]	@ (8000fc4 <Board2_step+0x4e8>)
 8000e96:	f893 3124 	ldrb.w	r3, [r3, #292]	@ 0x124
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	484a      	ldr	r0, [pc, #296]	@ (8000fc8 <Board2_step+0x4ec>)
 8000e9e:	f000 fc19 	bl	80016d4 <UartTransmitIT>
 8000ea2:	e007      	b.n	8000eb4 <Board2_step+0x3d8>
          Board2_DW.is_LS_Transmit = Board2_IN_NO_ACTIVE_CHILD;
 8000ea4:	4b47      	ldr	r3, [pc, #284]	@ (8000fc4 <Board2_step+0x4e8>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
          Board2_DW.exit_port_index_LS_Transmit = 2U;
 8000eac:	4b45      	ldr	r3, [pc, #276]	@ (8000fc4 <Board2_step+0x4e8>)
 8000eae:	2202      	movs	r2, #2
 8000eb0:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        if (Board2_DW.exit_port_index_LS_Transmit == 2U) {
 8000eb4:	4b43      	ldr	r3, [pc, #268]	@ (8000fc4 <Board2_step+0x4e8>)
 8000eb6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8000eba:	2b02      	cmp	r3, #2
 8000ebc:	d10b      	bne.n	8000ed6 <Board2_step+0x3fa>
          Board2_DW.exit_port_index_LS_Transmit = 0U;
 8000ebe:	4b41      	ldr	r3, [pc, #260]	@ (8000fc4 <Board2_step+0x4e8>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
          Board2_DW.is_ExchangeLocalState = Board2_IN_NO_ACTIVE_CHILD;
 8000ec6:	4b3f      	ldr	r3, [pc, #252]	@ (8000fc4 <Board2_step+0x4e8>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	f883 212f 	strb.w	r2, [r3, #303]	@ 0x12f
          Board2_DW.exit_port_index_ExchangeLocalSt = 2U;
 8000ece:	4b3d      	ldr	r3, [pc, #244]	@ (8000fc4 <Board2_step+0x4e8>)
 8000ed0:	2202      	movs	r2, #2
 8000ed2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
      if (Board2_DW.exit_port_index_ExchangeLocalSt == 2U) {
 8000ed6:	4b3b      	ldr	r3, [pc, #236]	@ (8000fc4 <Board2_step+0x4e8>)
 8000ed8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000edc:	2b02      	cmp	r3, #2
 8000ede:	d12f      	bne.n	8000f40 <Board2_step+0x464>
        Board2_DW.exit_port_index_ExchangeLocalSt = 0U;
 8000ee0:	4b38      	ldr	r3, [pc, #224]	@ (8000fc4 <Board2_step+0x4e8>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        Board2_DW.is_CommunicationPhase = Board2_IN_ExchangeGlobalState;
 8000ee8:	4b36      	ldr	r3, [pc, #216]	@ (8000fc4 <Board2_step+0x4e8>)
 8000eea:	2203      	movs	r2, #3
 8000eec:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
        Board2_DW.txPayload = Board2_SIZE_GLOBAL_STATE;
 8000ef0:	4b34      	ldr	r3, [pc, #208]	@ (8000fc4 <Board2_step+0x4e8>)
 8000ef2:	2228      	movs	r2, #40	@ 0x28
 8000ef4:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
        Board2_DW.rxPayload = Board2_SIZE_GLOBAL_STATE;
 8000ef8:	4b32      	ldr	r3, [pc, #200]	@ (8000fc4 <Board2_step+0x4e8>)
 8000efa:	2228      	movs	r2, #40	@ 0x28
 8000efc:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
        Board2_DW.is_ExchangeGlobalState = Boar_IN_ComputingOwnGlobalState;
 8000f00:	4b30      	ldr	r3, [pc, #192]	@ (8000fc4 <Board2_step+0x4e8>)
 8000f02:	2201      	movs	r2, #1
 8000f04:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
        Board2_Y.board2GlobalState.localStateB1 = Board2_DW.board1LocalState;
 8000f08:	4a33      	ldr	r2, [pc, #204]	@ (8000fd8 <Board2_step+0x4fc>)
 8000f0a:	4b2e      	ldr	r3, [pc, #184]	@ (8000fc4 <Board2_step+0x4e8>)
 8000f0c:	1d14      	adds	r4, r2, #4
 8000f0e:	f103 052c 	add.w	r5, r3, #44	@ 0x2c
 8000f12:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f14:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f16:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000f1a:	e884 0003 	stmia.w	r4, {r0, r1}
        Board2_Y.board2GlobalState.localStateB2 = Board2_DW.board2LocalState;
 8000f1e:	4a2e      	ldr	r2, [pc, #184]	@ (8000fd8 <Board2_step+0x4fc>)
 8000f20:	4b28      	ldr	r3, [pc, #160]	@ (8000fc4 <Board2_step+0x4e8>)
 8000f22:	f102 041c 	add.w	r4, r2, #28
 8000f26:	f103 0544 	add.w	r5, r3, #68	@ 0x44
 8000f2a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f2c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f2e:	682b      	ldr	r3, [r5, #0]
 8000f30:	6023      	str	r3, [r4, #0]
      break;
 8000f32:	e005      	b.n	8000f40 <Board2_step+0x464>
      break;
 8000f34:	bf00      	nop
 8000f36:	e004      	b.n	8000f42 <Board2_step+0x466>
      break;
 8000f38:	bf00      	nop
 8000f3a:	e002      	b.n	8000f42 <Board2_step+0x466>
      break;
 8000f3c:	bf00      	nop
 8000f3e:	e000      	b.n	8000f42 <Board2_step+0x466>
      break;
 8000f40:	bf00      	nop
    if (Board2_DW.exit_port_index_CommunicationPh == 2U) {
 8000f42:	4b20      	ldr	r3, [pc, #128]	@ (8000fc4 <Board2_step+0x4e8>)
 8000f44:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8000f46:	2b02      	cmp	r3, #2
 8000f48:	d138      	bne.n	8000fbc <Board2_step+0x4e0>
      Board2_DW.exit_port_index_CommunicationPh = 0U;
 8000f4a:	4b1e      	ldr	r3, [pc, #120]	@ (8000fc4 <Board2_step+0x4e8>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	679a      	str	r2, [r3, #120]	@ 0x78
      Board2_DW.is_RoverState = Board2_IN_NotCommunicating;
 8000f50:	4b1c      	ldr	r3, [pc, #112]	@ (8000fc4 <Board2_step+0x4e8>)
 8000f52:	2202      	movs	r2, #2
 8000f54:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
}
 8000f58:	e030      	b.n	8000fbc <Board2_step+0x4e0>
    Board2_DW.board2LocalState.sonar = Board2_U.sonar;
 8000f5a:	4b1a      	ldr	r3, [pc, #104]	@ (8000fc4 <Board2_step+0x4e8>)
 8000f5c:	4a1f      	ldr	r2, [pc, #124]	@ (8000fdc <Board2_step+0x500>)
 8000f5e:	3344      	adds	r3, #68	@ 0x44
 8000f60:	3208      	adds	r2, #8
 8000f62:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f66:	6018      	str	r0, [r3, #0]
 8000f68:	3304      	adds	r3, #4
 8000f6a:	8019      	strh	r1, [r3, #0]
    Board2_DW.board2LocalState.gyroscope = Board2_U.gyroscope;
 8000f6c:	4b1b      	ldr	r3, [pc, #108]	@ (8000fdc <Board2_step+0x500>)
 8000f6e:	691b      	ldr	r3, [r3, #16]
 8000f70:	4a14      	ldr	r2, [pc, #80]	@ (8000fc4 <Board2_step+0x4e8>)
 8000f72:	64d3      	str	r3, [r2, #76]	@ 0x4c
    Board2_DW.board2LocalState.remoteController = Board2_U.remoteController;
 8000f74:	4b13      	ldr	r3, [pc, #76]	@ (8000fc4 <Board2_step+0x4e8>)
 8000f76:	4a19      	ldr	r2, [pc, #100]	@ (8000fdc <Board2_step+0x500>)
 8000f78:	3350      	adds	r3, #80	@ 0x50
 8000f7a:	3214      	adds	r2, #20
 8000f7c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f80:	6018      	str	r0, [r3, #0]
 8000f82:	3304      	adds	r3, #4
 8000f84:	8019      	strh	r1, [r3, #0]
    Board2_DW.is_RoverState = Board2_IN_CommunicationPhase;
 8000f86:	4b0f      	ldr	r3, [pc, #60]	@ (8000fc4 <Board2_step+0x4e8>)
 8000f88:	2201      	movs	r2, #1
 8000f8a:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
    Board2_DW.is_CommunicationPhase = Board2_IN_ExchangeLocalState;
 8000f8e:	4b0d      	ldr	r3, [pc, #52]	@ (8000fc4 <Board2_step+0x4e8>)
 8000f90:	2204      	movs	r2, #4
 8000f92:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
    Board2_DW.txPayload = Board2_SIZE_LOCAL_STATE_B2;
 8000f96:	4b0b      	ldr	r3, [pc, #44]	@ (8000fc4 <Board2_step+0x4e8>)
 8000f98:	2210      	movs	r2, #16
 8000f9a:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
    Board2_DW.rxPayload = Board2_SIZE_LOCAL_STATE_B1;
 8000f9e:	4b09      	ldr	r3, [pc, #36]	@ (8000fc4 <Board2_step+0x4e8>)
 8000fa0:	2218      	movs	r2, #24
 8000fa2:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
    Board2_DW.is_ExchangeLocalState = Board2_IN_LS_Receive;
 8000fa6:	4b07      	ldr	r3, [pc, #28]	@ (8000fc4 <Board2_step+0x4e8>)
 8000fa8:	2201      	movs	r2, #1
 8000faa:	f883 212f 	strb.w	r2, [r3, #303]	@ 0x12f
    UartReceiveIT(&Board2_DW.rx_buffer[0], Board2_DW.rxPayload);
 8000fae:	4b05      	ldr	r3, [pc, #20]	@ (8000fc4 <Board2_step+0x4e8>)
 8000fb0:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	4806      	ldr	r0, [pc, #24]	@ (8000fd0 <Board2_step+0x4f4>)
 8000fb8:	f000 fba1 	bl	80016fe <UartReceiveIT>
}
 8000fbc:	bf00      	nop
 8000fbe:	3708      	adds	r7, #8
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bdb0      	pop	{r4, r5, r7, pc}
 8000fc4:	20000080 	.word	0x20000080
 8000fc8:	20000164 	.word	0x20000164
 8000fcc:	200000ac 	.word	0x200000ac
 8000fd0:	20000124 	.word	0x20000124
 8000fd4:	200000c4 	.word	0x200000c4
 8000fd8:	200001e0 	.word	0x200001e0
 8000fdc:	200001b8 	.word	0x200001b8

08000fe0 <Board2_initialize>:

/* Model initialize function */
void Board2_initialize(void)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0
  /* (no initialization code required) */
}
 8000fe4:	bf00      	nop
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fec:	4770      	bx	lr

08000fee <deserializeLocalStateB1>:
#include "deserialize.h"

#include <string.h> /* memcpy */

int deserializeLocalStateB1(const uint8_t *buf, size_t len, BUS_LocalStateB1 *state) {
 8000fee:	b580      	push	{r7, lr}
 8000ff0:	b086      	sub	sp, #24
 8000ff2:	af00      	add	r7, sp, #0
 8000ff4:	60f8      	str	r0, [r7, #12]
 8000ff6:	60b9      	str	r1, [r7, #8]
 8000ff8:	607a      	str	r2, [r7, #4]
    if (len < LOCALSTATEB1_FRAME_SIZE)
 8000ffa:	68bb      	ldr	r3, [r7, #8]
 8000ffc:	2b17      	cmp	r3, #23
 8000ffe:	d802      	bhi.n	8001006 <deserializeLocalStateB1+0x18>
        return -1;
 8001000:	f04f 33ff 	mov.w	r3, #4294967295
 8001004:	e021      	b.n	800104a <deserializeLocalStateB1+0x5c>

    size_t i = 0;
 8001006:	2300      	movs	r3, #0
 8001008:	617b      	str	r3, [r7, #20]

    memcpy(&state->speed, &buf[i], sizeof(BUS_Speed));
 800100a:	6878      	ldr	r0, [r7, #4]
 800100c:	68fa      	ldr	r2, [r7, #12]
 800100e:	697b      	ldr	r3, [r7, #20]
 8001010:	4413      	add	r3, r2
 8001012:	2210      	movs	r2, #16
 8001014:	4619      	mov	r1, r3
 8001016:	f003 fc5b 	bl	80048d0 <memcpy>
    i += sizeof(BUS_Speed);
 800101a:	697b      	ldr	r3, [r7, #20]
 800101c:	3310      	adds	r3, #16
 800101e:	617b      	str	r3, [r7, #20]

    memcpy(&state->temperature, &buf[i], sizeof(Temperature));
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	3310      	adds	r3, #16
 8001024:	68f9      	ldr	r1, [r7, #12]
 8001026:	697a      	ldr	r2, [r7, #20]
 8001028:	440a      	add	r2, r1
 800102a:	6812      	ldr	r2, [r2, #0]
 800102c:	601a      	str	r2, [r3, #0]
    i += sizeof(Temperature);
 800102e:	697b      	ldr	r3, [r7, #20]
 8001030:	3304      	adds	r3, #4
 8001032:	617b      	str	r3, [r7, #20]

    memcpy(&state->batteryLevel, &buf[i], sizeof(BatteryLevel));
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	3314      	adds	r3, #20
 8001038:	68f9      	ldr	r1, [r7, #12]
 800103a:	697a      	ldr	r2, [r7, #20]
 800103c:	440a      	add	r2, r1
 800103e:	6812      	ldr	r2, [r2, #0]
 8001040:	601a      	str	r2, [r3, #0]
    i += sizeof(BatteryLevel);
 8001042:	697b      	ldr	r3, [r7, #20]
 8001044:	3304      	adds	r3, #4
 8001046:	617b      	str	r3, [r7, #20]

    return 0;
 8001048:	2300      	movs	r3, #0
}
 800104a:	4618      	mov	r0, r3
 800104c:	3718      	adds	r7, #24
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}

08001052 <deserializeLocalStateB2>:

int deserializeLocalStateB2(const uint8_t *buf, size_t len, BUS_LocalStateB2 *state) {
 8001052:	b580      	push	{r7, lr}
 8001054:	b086      	sub	sp, #24
 8001056:	af00      	add	r7, sp, #0
 8001058:	60f8      	str	r0, [r7, #12]
 800105a:	60b9      	str	r1, [r7, #8]
 800105c:	607a      	str	r2, [r7, #4]
    if (len < LOCALSTATEB2_FRAME_SIZE)
 800105e:	68bb      	ldr	r3, [r7, #8]
 8001060:	2b0f      	cmp	r3, #15
 8001062:	d802      	bhi.n	800106a <deserializeLocalStateB2+0x18>
        return -1;
 8001064:	f04f 33ff 	mov.w	r3, #4294967295
 8001068:	e024      	b.n	80010b4 <deserializeLocalStateB2+0x62>

    size_t i = 0;
 800106a:	2300      	movs	r3, #0
 800106c:	617b      	str	r3, [r7, #20]

    memcpy(&state->sonar, &buf[i], sizeof(BUS_Sonar));
 800106e:	6878      	ldr	r0, [r7, #4]
 8001070:	68fa      	ldr	r2, [r7, #12]
 8001072:	697b      	ldr	r3, [r7, #20]
 8001074:	4413      	add	r3, r2
 8001076:	2206      	movs	r2, #6
 8001078:	4619      	mov	r1, r3
 800107a:	f003 fc29 	bl	80048d0 <memcpy>
    i += sizeof(BUS_Sonar);
 800107e:	697b      	ldr	r3, [r7, #20]
 8001080:	3306      	adds	r3, #6
 8001082:	617b      	str	r3, [r7, #20]

    memcpy(&state->gyroscope, &buf[i], sizeof(Gyroscope));
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	3308      	adds	r3, #8
 8001088:	68f9      	ldr	r1, [r7, #12]
 800108a:	697a      	ldr	r2, [r7, #20]
 800108c:	440a      	add	r2, r1
 800108e:	6812      	ldr	r2, [r2, #0]
 8001090:	601a      	str	r2, [r3, #0]
    i += sizeof(Gyroscope);
 8001092:	697b      	ldr	r3, [r7, #20]
 8001094:	3304      	adds	r3, #4
 8001096:	617b      	str	r3, [r7, #20]

    memcpy(&state->remoteController, &buf[i], sizeof(BUS_RemoteController));
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	f103 000c 	add.w	r0, r3, #12
 800109e:	68fa      	ldr	r2, [r7, #12]
 80010a0:	697b      	ldr	r3, [r7, #20]
 80010a2:	4413      	add	r3, r2
 80010a4:	2206      	movs	r2, #6
 80010a6:	4619      	mov	r1, r3
 80010a8:	f003 fc12 	bl	80048d0 <memcpy>
    i += sizeof(BUS_RemoteController);
 80010ac:	697b      	ldr	r3, [r7, #20]
 80010ae:	3306      	adds	r3, #6
 80010b0:	617b      	str	r3, [r7, #20]

    return 0;
 80010b2:	2300      	movs	r3, #0
}
 80010b4:	4618      	mov	r0, r3
 80010b6:	3718      	adds	r7, #24
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}

080010bc <deserializeGlobalState>:

int deserializeGlobalState(const uint8_t *buf, size_t len, BUS_GlobalState *state) {
 80010bc:	b580      	push	{r7, lr}
 80010be:	b086      	sub	sp, #24
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	60f8      	str	r0, [r7, #12]
 80010c4:	60b9      	str	r1, [r7, #8]
 80010c6:	607a      	str	r2, [r7, #4]
    if (len < GLOBALSTATE_FRAME_SIZE)
 80010c8:	68bb      	ldr	r3, [r7, #8]
 80010ca:	2b27      	cmp	r3, #39	@ 0x27
 80010cc:	d802      	bhi.n	80010d4 <deserializeGlobalState+0x18>
        return -1;
 80010ce:	f04f 33ff 	mov.w	r3, #4294967295
 80010d2:	e022      	b.n	800111a <deserializeGlobalState+0x5e>

    size_t i = 0;
 80010d4:	2300      	movs	r3, #0
 80010d6:	617b      	str	r3, [r7, #20]

    if (deserializeLocalStateB1(&buf[i], LOCALSTATEB1_FRAME_SIZE, &state->localStateB1) != 0)
 80010d8:	68fa      	ldr	r2, [r7, #12]
 80010da:	697b      	ldr	r3, [r7, #20]
 80010dc:	4413      	add	r3, r2
 80010de:	687a      	ldr	r2, [r7, #4]
 80010e0:	2118      	movs	r1, #24
 80010e2:	4618      	mov	r0, r3
 80010e4:	f7ff ff83 	bl	8000fee <deserializeLocalStateB1>
 80010e8:	4603      	mov	r3, r0
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d002      	beq.n	80010f4 <deserializeGlobalState+0x38>
        return -1;
 80010ee:	f04f 33ff 	mov.w	r3, #4294967295
 80010f2:	e012      	b.n	800111a <deserializeGlobalState+0x5e>
    i += LOCALSTATEB1_FRAME_SIZE;
 80010f4:	697b      	ldr	r3, [r7, #20]
 80010f6:	3318      	adds	r3, #24
 80010f8:	617b      	str	r3, [r7, #20]

    if (deserializeLocalStateB2(&buf[i], LOCALSTATEB2_FRAME_SIZE, &state->localStateB2) != 0)
 80010fa:	68fa      	ldr	r2, [r7, #12]
 80010fc:	697b      	ldr	r3, [r7, #20]
 80010fe:	18d0      	adds	r0, r2, r3
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	3318      	adds	r3, #24
 8001104:	461a      	mov	r2, r3
 8001106:	2110      	movs	r1, #16
 8001108:	f7ff ffa3 	bl	8001052 <deserializeLocalStateB2>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d002      	beq.n	8001118 <deserializeGlobalState+0x5c>
        return -1;
 8001112:	f04f 33ff 	mov.w	r3, #4294967295
 8001116:	e000      	b.n	800111a <deserializeGlobalState+0x5e>

    return 0;
 8001118:	2300      	movs	r3, #0
}
 800111a:	4618      	mov	r0, r3
 800111c:	3718      	adds	r7, #24
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}

08001122 <deserializeDecision>:

int deserializeDecision(const uint8_t *buf, size_t len, BUS_Decision *state) {
 8001122:	b480      	push	{r7}
 8001124:	b087      	sub	sp, #28
 8001126:	af00      	add	r7, sp, #0
 8001128:	60f8      	str	r0, [r7, #12]
 800112a:	60b9      	str	r1, [r7, #8]
 800112c:	607a      	str	r2, [r7, #4]
    if (len < DECISION_FRAME_SIZE)
 800112e:	68bb      	ldr	r3, [r7, #8]
 8001130:	2b02      	cmp	r3, #2
 8001132:	d802      	bhi.n	800113a <deserializeDecision+0x18>
        return -1;
 8001134:	f04f 33ff 	mov.w	r3, #4294967295
 8001138:	e01f      	b.n	800117a <deserializeDecision+0x58>

    size_t i = 0;
 800113a:	2300      	movs	r3, #0
 800113c:	617b      	str	r3, [r7, #20]

    memcpy(&state->actuator, &buf[i], sizeof(ENUM_Actuator));
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	68f9      	ldr	r1, [r7, #12]
 8001142:	697a      	ldr	r2, [r7, #20]
 8001144:	440a      	add	r2, r1
 8001146:	7812      	ldrb	r2, [r2, #0]
 8001148:	701a      	strb	r2, [r3, #0]
    i += sizeof(ENUM_Actuator);
 800114a:	697b      	ldr	r3, [r7, #20]
 800114c:	3301      	adds	r3, #1
 800114e:	617b      	str	r3, [r7, #20]

    memcpy(&state->roverAction, &buf[i], sizeof(ENUM_RoverAction));
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	3304      	adds	r3, #4
 8001154:	68f9      	ldr	r1, [r7, #12]
 8001156:	697a      	ldr	r2, [r7, #20]
 8001158:	440a      	add	r2, r1
 800115a:	7812      	ldrb	r2, [r2, #0]
 800115c:	701a      	strb	r2, [r3, #0]
    i += sizeof(ENUM_RoverAction);
 800115e:	697b      	ldr	r3, [r7, #20]
 8001160:	3301      	adds	r3, #1
 8001162:	617b      	str	r3, [r7, #20]

    /* FIX: prima mancava safeAction */
    memcpy(&state->safeAction, &buf[i], sizeof(ENUM_SafeAction));
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	3308      	adds	r3, #8
 8001168:	68f9      	ldr	r1, [r7, #12]
 800116a:	697a      	ldr	r2, [r7, #20]
 800116c:	440a      	add	r2, r1
 800116e:	7812      	ldrb	r2, [r2, #0]
 8001170:	701a      	strb	r2, [r3, #0]
    i += sizeof(ENUM_SafeAction);
 8001172:	697b      	ldr	r3, [r7, #20]
 8001174:	3301      	adds	r3, #1
 8001176:	617b      	str	r3, [r7, #20]

    return 0;
 8001178:	2300      	movs	r3, #0
}
 800117a:	4618      	mov	r0, r3
 800117c:	371c      	adds	r7, #28
 800117e:	46bd      	mov	sp, r7
 8001180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001184:	4770      	bx	lr
	...

08001188 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b088      	sub	sp, #32
 800118c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800118e:	f107 030c 	add.w	r3, r7, #12
 8001192:	2200      	movs	r2, #0
 8001194:	601a      	str	r2, [r3, #0]
 8001196:	605a      	str	r2, [r3, #4]
 8001198:	609a      	str	r2, [r3, #8]
 800119a:	60da      	str	r2, [r3, #12]
 800119c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800119e:	4b30      	ldr	r3, [pc, #192]	@ (8001260 <MX_GPIO_Init+0xd8>)
 80011a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011a2:	4a2f      	ldr	r2, [pc, #188]	@ (8001260 <MX_GPIO_Init+0xd8>)
 80011a4:	f043 0304 	orr.w	r3, r3, #4
 80011a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011aa:	4b2d      	ldr	r3, [pc, #180]	@ (8001260 <MX_GPIO_Init+0xd8>)
 80011ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ae:	f003 0304 	and.w	r3, r3, #4
 80011b2:	60bb      	str	r3, [r7, #8]
 80011b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011b6:	4b2a      	ldr	r3, [pc, #168]	@ (8001260 <MX_GPIO_Init+0xd8>)
 80011b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ba:	4a29      	ldr	r2, [pc, #164]	@ (8001260 <MX_GPIO_Init+0xd8>)
 80011bc:	f043 0301 	orr.w	r3, r3, #1
 80011c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011c2:	4b27      	ldr	r3, [pc, #156]	@ (8001260 <MX_GPIO_Init+0xd8>)
 80011c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011c6:	f003 0301 	and.w	r3, r3, #1
 80011ca:	607b      	str	r3, [r7, #4]
 80011cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(UserLed_GPIO_Port, UserLed_Pin, GPIO_PIN_RESET);
 80011ce:	2200      	movs	r2, #0
 80011d0:	2120      	movs	r1, #32
 80011d2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011d6:	f001 f80f 	bl	80021f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RTR_OUT_GPIO_Port, RTR_OUT_Pin, GPIO_PIN_RESET);
 80011da:	2200      	movs	r2, #0
 80011dc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80011e0:	4820      	ldr	r0, [pc, #128]	@ (8001264 <MX_GPIO_Init+0xdc>)
 80011e2:	f001 f809 	bl	80021f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80011e6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80011ec:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80011f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f2:	2300      	movs	r3, #0
 80011f4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011f6:	f107 030c 	add.w	r3, r7, #12
 80011fa:	4619      	mov	r1, r3
 80011fc:	4819      	ldr	r0, [pc, #100]	@ (8001264 <MX_GPIO_Init+0xdc>)
 80011fe:	f000 fe79 	bl	8001ef4 <HAL_GPIO_Init>

  /*Configure GPIO pin : UserLed_Pin */
  GPIO_InitStruct.Pin = UserLed_Pin;
 8001202:	2320      	movs	r3, #32
 8001204:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001206:	2301      	movs	r3, #1
 8001208:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120a:	2300      	movs	r3, #0
 800120c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800120e:	2300      	movs	r3, #0
 8001210:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(UserLed_GPIO_Port, &GPIO_InitStruct);
 8001212:	f107 030c 	add.w	r3, r7, #12
 8001216:	4619      	mov	r1, r3
 8001218:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800121c:	f000 fe6a 	bl	8001ef4 <HAL_GPIO_Init>

  /*Configure GPIO pin : RTR_IN_Pin */
  GPIO_InitStruct.Pin = RTR_IN_Pin;
 8001220:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001224:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001226:	2300      	movs	r3, #0
 8001228:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122a:	2300      	movs	r3, #0
 800122c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(RTR_IN_GPIO_Port, &GPIO_InitStruct);
 800122e:	f107 030c 	add.w	r3, r7, #12
 8001232:	4619      	mov	r1, r3
 8001234:	480b      	ldr	r0, [pc, #44]	@ (8001264 <MX_GPIO_Init+0xdc>)
 8001236:	f000 fe5d 	bl	8001ef4 <HAL_GPIO_Init>

  /*Configure GPIO pin : RTR_OUT_Pin */
  GPIO_InitStruct.Pin = RTR_OUT_Pin;
 800123a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800123e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001240:	2301      	movs	r3, #1
 8001242:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001244:	2300      	movs	r3, #0
 8001246:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001248:	2300      	movs	r3, #0
 800124a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RTR_OUT_GPIO_Port, &GPIO_InitStruct);
 800124c:	f107 030c 	add.w	r3, r7, #12
 8001250:	4619      	mov	r1, r3
 8001252:	4804      	ldr	r0, [pc, #16]	@ (8001264 <MX_GPIO_Init+0xdc>)
 8001254:	f000 fe4e 	bl	8001ef4 <HAL_GPIO_Init>

}
 8001258:	bf00      	nop
 800125a:	3720      	adds	r7, #32
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}
 8001260:	40021000 	.word	0x40021000
 8001264:	48000800 	.word	0x48000800

08001268 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001268:	b580      	push	{r7, lr}
 800126a:	b084      	sub	sp, #16
 800126c:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800126e:	f000 fc00 	bl	8001a72 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001272:	f000 f839 	bl	80012e8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001276:	f7ff ff87 	bl	8001188 <MX_GPIO_Init>
	MX_LPUART1_UART_Init();
 800127a:	f000 fa93 	bl	80017a4 <MX_LPUART1_UART_Init>
	MX_USART2_UART_Init();
 800127e:	f000 fadb 	bl	8001838 <MX_USART2_UART_Init>
	/* USER CODE BEGIN 2 */

	// Coming from Sensors
	Board2_U.sonar = (BUS_Sonar ) { 500, 500, 500 };
 8001282:	4b15      	ldr	r3, [pc, #84]	@ (80012d8 <main+0x70>)
 8001284:	4a15      	ldr	r2, [pc, #84]	@ (80012dc <main+0x74>)
 8001286:	3308      	adds	r3, #8
 8001288:	e892 0003 	ldmia.w	r2, {r0, r1}
 800128c:	6018      	str	r0, [r3, #0]
 800128e:	3304      	adds	r3, #4
 8001290:	8019      	strh	r1, [r3, #0]
	Board2_U.gyroscope = (Gyroscope) 40.0f;
 8001292:	4b11      	ldr	r3, [pc, #68]	@ (80012d8 <main+0x70>)
 8001294:	4a12      	ldr	r2, [pc, #72]	@ (80012e0 <main+0x78>)
 8001296:	611a      	str	r2, [r3, #16]
	//Board2_U.batteryLevel = (BUS_RemoteController) {13.0f};

	// Coming from ModelAction
	Board2_U.roverAction = RA_IDLE;
 8001298:	4b0f      	ldr	r3, [pc, #60]	@ (80012d8 <main+0x70>)
 800129a:	2200      	movs	r2, #0
 800129c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	Board2_U.safeAction = RA_IDLE;
 80012a0:	4b0d      	ldr	r3, [pc, #52]	@ (80012d8 <main+0x70>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
	Board2_U.setPoint = (BUS_SetPoint ) { 0.0f, 0.0f };
 80012a8:	4b0b      	ldr	r3, [pc, #44]	@ (80012d8 <main+0x70>)
 80012aa:	f04f 0200 	mov.w	r2, #0
 80012ae:	61da      	str	r2, [r3, #28]
 80012b0:	4b09      	ldr	r3, [pc, #36]	@ (80012d8 <main+0x70>)
 80012b2:	f04f 0200 	mov.w	r2, #0
 80012b6:	621a      	str	r2, [r3, #32]

	// Continua
	Board2_U.continua = 0;
 80012b8:	4907      	ldr	r1, [pc, #28]	@ (80012d8 <main+0x70>)
 80012ba:	f04f 0200 	mov.w	r2, #0
 80012be:	f04f 0300 	mov.w	r3, #0
 80012c2:	e9c1 2300 	strd	r2, r3, [r1]
	// Receive che dovrebbe essere gestito dalla receive it
	Board2_DW.received = 0;
 80012c6:	4b07      	ldr	r3, [pc, #28]	@ (80012e4 <main+0x7c>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126

	Board2_initialize();
 80012ce:	f7ff fe87 	bl	8000fe0 <Board2_initialize>
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		Board2_step();
 80012d2:	f7ff fc03 	bl	8000adc <Board2_step>
 80012d6:	e7fc      	b.n	80012d2 <main+0x6a>
 80012d8:	200001b8 	.word	0x200001b8
 80012dc:	0800517c 	.word	0x0800517c
 80012e0:	42200000 	.word	0x42200000
 80012e4:	20000080 	.word	0x20000080

080012e8 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b094      	sub	sp, #80	@ 0x50
 80012ec:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80012ee:	f107 0318 	add.w	r3, r7, #24
 80012f2:	2238      	movs	r2, #56	@ 0x38
 80012f4:	2100      	movs	r1, #0
 80012f6:	4618      	mov	r0, r3
 80012f8:	f003 fab6 	bl	8004868 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80012fc:	1d3b      	adds	r3, r7, #4
 80012fe:	2200      	movs	r2, #0
 8001300:	601a      	str	r2, [r3, #0]
 8001302:	605a      	str	r2, [r3, #4]
 8001304:	609a      	str	r2, [r3, #8]
 8001306:	60da      	str	r2, [r3, #12]
 8001308:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800130a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800130e:	f000 ff8b 	bl	8002228 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001312:	2302      	movs	r3, #2
 8001314:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001316:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800131a:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800131c:	2340      	movs	r3, #64	@ 0x40
 800131e:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001320:	2300      	movs	r3, #0
 8001322:	637b      	str	r3, [r7, #52]	@ 0x34
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001324:	f107 0318 	add.w	r3, r7, #24
 8001328:	4618      	mov	r0, r3
 800132a:	f001 f831 	bl	8002390 <HAL_RCC_OscConfig>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d001      	beq.n	8001338 <SystemClock_Config+0x50>
		Error_Handler();
 8001334:	f000 f818 	bl	8001368 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001338:	230f      	movs	r3, #15
 800133a:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800133c:	2301      	movs	r3, #1
 800133e:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001340:	2300      	movs	r3, #0
 8001342:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001344:	2300      	movs	r3, #0
 8001346:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001348:	2300      	movs	r3, #0
 800134a:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 800134c:	1d3b      	adds	r3, r7, #4
 800134e:	2100      	movs	r1, #0
 8001350:	4618      	mov	r0, r3
 8001352:	f001 fb2f 	bl	80029b4 <HAL_RCC_ClockConfig>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d001      	beq.n	8001360 <SystemClock_Config+0x78>
		Error_Handler();
 800135c:	f000 f804 	bl	8001368 <Error_Handler>
	}
}
 8001360:	bf00      	nop
 8001362:	3750      	adds	r7, #80	@ 0x50
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}

08001368 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001368:	b480      	push	{r7}
 800136a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800136c:	b672      	cpsid	i
}
 800136e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001370:	bf00      	nop
 8001372:	e7fd      	b.n	8001370 <Error_Handler+0x8>

08001374 <uartPrint>:

/* -------------------------------------------------- */
/* Funzioni di base                                   */
/* -------------------------------------------------- */

void uartPrint(const char *msg) {
 8001374:	b580      	push	{r7, lr}
 8001376:	b082      	sub	sp, #8
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
 800137c:	6878      	ldr	r0, [r7, #4]
 800137e:	f7fe ff4f 	bl	8000220 <strlen>
 8001382:	4603      	mov	r3, r0
 8001384:	b29a      	uxth	r2, r3
 8001386:	f04f 33ff 	mov.w	r3, #4294967295
 800138a:	6879      	ldr	r1, [r7, #4]
 800138c:	4803      	ldr	r0, [pc, #12]	@ (800139c <uartPrint+0x28>)
 800138e:	f001 ffcb 	bl	8003328 <HAL_UART_Transmit>
}
 8001392:	bf00      	nop
 8001394:	3708      	adds	r7, #8
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	200002ac 	.word	0x200002ac

080013a0 <printLocalStateB1>:

/* -------------------------------------------------- */
/* Stampa stati locali                                */
/* -------------------------------------------------- */

void printLocalStateB1(const BUS_LocalStateB1 *s) {
 80013a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80013a4:	b0aa      	sub	sp, #168	@ 0xa8
 80013a6:	af08      	add	r7, sp, #32
 80013a8:	6078      	str	r0, [r7, #4]
	char msg[128];

	snprintf(msg, sizeof(msg), "LocalStateB1\r\n");
 80013aa:	f107 0308 	add.w	r3, r7, #8
 80013ae:	4a33      	ldr	r2, [pc, #204]	@ (800147c <printLocalStateB1+0xdc>)
 80013b0:	2180      	movs	r1, #128	@ 0x80
 80013b2:	4618      	mov	r0, r3
 80013b4:	f003 fa22 	bl	80047fc <sniprintf>
	uartPrint(msg);
 80013b8:	f107 0308 	add.w	r3, r7, #8
 80013bc:	4618      	mov	r0, r3
 80013be:	f7ff ffd9 	bl	8001374 <uartPrint>

	snprintf(msg, sizeof(msg), "  Speed: %.2f %.2f %.2f %.2f\r\n",
			s->speed.motor1, s->speed.motor2, s->speed.motor3, s->speed.motor4);
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
	snprintf(msg, sizeof(msg), "  Speed: %.2f %.2f %.2f %.2f\r\n",
 80013c6:	4618      	mov	r0, r3
 80013c8:	f7ff f8e6 	bl	8000598 <__aeabi_f2d>
 80013cc:	4604      	mov	r4, r0
 80013ce:	460d      	mov	r5, r1
			s->speed.motor1, s->speed.motor2, s->speed.motor3, s->speed.motor4);
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	685b      	ldr	r3, [r3, #4]
	snprintf(msg, sizeof(msg), "  Speed: %.2f %.2f %.2f %.2f\r\n",
 80013d4:	4618      	mov	r0, r3
 80013d6:	f7ff f8df 	bl	8000598 <__aeabi_f2d>
 80013da:	4680      	mov	r8, r0
 80013dc:	4689      	mov	r9, r1
			s->speed.motor1, s->speed.motor2, s->speed.motor3, s->speed.motor4);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	689b      	ldr	r3, [r3, #8]
	snprintf(msg, sizeof(msg), "  Speed: %.2f %.2f %.2f %.2f\r\n",
 80013e2:	4618      	mov	r0, r3
 80013e4:	f7ff f8d8 	bl	8000598 <__aeabi_f2d>
 80013e8:	4682      	mov	sl, r0
 80013ea:	468b      	mov	fp, r1
			s->speed.motor1, s->speed.motor2, s->speed.motor3, s->speed.motor4);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	68db      	ldr	r3, [r3, #12]
	snprintf(msg, sizeof(msg), "  Speed: %.2f %.2f %.2f %.2f\r\n",
 80013f0:	4618      	mov	r0, r3
 80013f2:	f7ff f8d1 	bl	8000598 <__aeabi_f2d>
 80013f6:	4602      	mov	r2, r0
 80013f8:	460b      	mov	r3, r1
 80013fa:	f107 0008 	add.w	r0, r7, #8
 80013fe:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001402:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8001406:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800140a:	e9cd 4500 	strd	r4, r5, [sp]
 800140e:	4a1c      	ldr	r2, [pc, #112]	@ (8001480 <printLocalStateB1+0xe0>)
 8001410:	2180      	movs	r1, #128	@ 0x80
 8001412:	f003 f9f3 	bl	80047fc <sniprintf>
	uartPrint(msg);
 8001416:	f107 0308 	add.w	r3, r7, #8
 800141a:	4618      	mov	r0, r3
 800141c:	f7ff ffaa 	bl	8001374 <uartPrint>

	snprintf(msg, sizeof(msg), "  Temperature: %.2f C\r\n", s->temperature);
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	691b      	ldr	r3, [r3, #16]
 8001424:	4618      	mov	r0, r3
 8001426:	f7ff f8b7 	bl	8000598 <__aeabi_f2d>
 800142a:	4602      	mov	r2, r0
 800142c:	460b      	mov	r3, r1
 800142e:	f107 0008 	add.w	r0, r7, #8
 8001432:	e9cd 2300 	strd	r2, r3, [sp]
 8001436:	4a13      	ldr	r2, [pc, #76]	@ (8001484 <printLocalStateB1+0xe4>)
 8001438:	2180      	movs	r1, #128	@ 0x80
 800143a:	f003 f9df 	bl	80047fc <sniprintf>
	uartPrint(msg);
 800143e:	f107 0308 	add.w	r3, r7, #8
 8001442:	4618      	mov	r0, r3
 8001444:	f7ff ff96 	bl	8001374 <uartPrint>

	snprintf(msg, sizeof(msg), "  Battery: %.2f %%\r\n", s->batteryLevel);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	695b      	ldr	r3, [r3, #20]
 800144c:	4618      	mov	r0, r3
 800144e:	f7ff f8a3 	bl	8000598 <__aeabi_f2d>
 8001452:	4602      	mov	r2, r0
 8001454:	460b      	mov	r3, r1
 8001456:	f107 0008 	add.w	r0, r7, #8
 800145a:	e9cd 2300 	strd	r2, r3, [sp]
 800145e:	4a0a      	ldr	r2, [pc, #40]	@ (8001488 <printLocalStateB1+0xe8>)
 8001460:	2180      	movs	r1, #128	@ 0x80
 8001462:	f003 f9cb 	bl	80047fc <sniprintf>
	uartPrint(msg);
 8001466:	f107 0308 	add.w	r3, r7, #8
 800146a:	4618      	mov	r0, r3
 800146c:	f7ff ff82 	bl	8001374 <uartPrint>
}
 8001470:	bf00      	nop
 8001472:	3788      	adds	r7, #136	@ 0x88
 8001474:	46bd      	mov	sp, r7
 8001476:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800147a:	bf00      	nop
 800147c:	08005184 	.word	0x08005184
 8001480:	08005194 	.word	0x08005194
 8001484:	080051b4 	.word	0x080051b4
 8001488:	080051cc 	.word	0x080051cc

0800148c <serializeLocalStateB1>:
#include "serialize.h"

#include <string.h> /* memcpy */

size_t serializeLocalStateB1(uint8_t *buf, const BUS_LocalStateB1 *state) {
 800148c:	b580      	push	{r7, lr}
 800148e:	b084      	sub	sp, #16
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
 8001494:	6039      	str	r1, [r7, #0]
    size_t i = 0;
 8001496:	2300      	movs	r3, #0
 8001498:	60fb      	str	r3, [r7, #12]

    memcpy(&buf[i], &state->speed, sizeof(BUS_Speed));
 800149a:	687a      	ldr	r2, [r7, #4]
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	4413      	add	r3, r2
 80014a0:	6839      	ldr	r1, [r7, #0]
 80014a2:	2210      	movs	r2, #16
 80014a4:	4618      	mov	r0, r3
 80014a6:	f003 fa13 	bl	80048d0 <memcpy>
    i += sizeof(BUS_Speed);
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	3310      	adds	r3, #16
 80014ae:	60fb      	str	r3, [r7, #12]

    memcpy(&buf[i], &state->temperature, sizeof(Temperature));
 80014b0:	687a      	ldr	r2, [r7, #4]
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	4413      	add	r3, r2
 80014b6:	683a      	ldr	r2, [r7, #0]
 80014b8:	3210      	adds	r2, #16
 80014ba:	6812      	ldr	r2, [r2, #0]
 80014bc:	601a      	str	r2, [r3, #0]
    i += sizeof(Temperature);
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	3304      	adds	r3, #4
 80014c2:	60fb      	str	r3, [r7, #12]

    memcpy(&buf[i], &state->batteryLevel, sizeof(BatteryLevel));
 80014c4:	687a      	ldr	r2, [r7, #4]
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	4413      	add	r3, r2
 80014ca:	683a      	ldr	r2, [r7, #0]
 80014cc:	3214      	adds	r2, #20
 80014ce:	6812      	ldr	r2, [r2, #0]
 80014d0:	601a      	str	r2, [r3, #0]
    i += sizeof(BatteryLevel);
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	3304      	adds	r3, #4
 80014d6:	60fb      	str	r3, [r7, #12]

    return i; /* Idealmente = LOCALSTATEB1_FRAME_SIZE */
 80014d8:	68fb      	ldr	r3, [r7, #12]
}
 80014da:	4618      	mov	r0, r3
 80014dc:	3710      	adds	r7, #16
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}

080014e2 <serializeLocalStateB2>:

size_t serializeLocalStateB2(uint8_t *buf, const BUS_LocalStateB2 *state) {
 80014e2:	b580      	push	{r7, lr}
 80014e4:	b084      	sub	sp, #16
 80014e6:	af00      	add	r7, sp, #0
 80014e8:	6078      	str	r0, [r7, #4]
 80014ea:	6039      	str	r1, [r7, #0]
    size_t i = 0;
 80014ec:	2300      	movs	r3, #0
 80014ee:	60fb      	str	r3, [r7, #12]

    memcpy(&buf[i], &state->sonar, sizeof(BUS_Sonar));
 80014f0:	687a      	ldr	r2, [r7, #4]
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	4413      	add	r3, r2
 80014f6:	6839      	ldr	r1, [r7, #0]
 80014f8:	2206      	movs	r2, #6
 80014fa:	4618      	mov	r0, r3
 80014fc:	f003 f9e8 	bl	80048d0 <memcpy>
    i += sizeof(BUS_Sonar);
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	3306      	adds	r3, #6
 8001504:	60fb      	str	r3, [r7, #12]

    memcpy(&buf[i], &state->gyroscope, sizeof(Gyroscope));
 8001506:	687a      	ldr	r2, [r7, #4]
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	4413      	add	r3, r2
 800150c:	683a      	ldr	r2, [r7, #0]
 800150e:	3208      	adds	r2, #8
 8001510:	6812      	ldr	r2, [r2, #0]
 8001512:	601a      	str	r2, [r3, #0]
    i += sizeof(Gyroscope);
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	3304      	adds	r3, #4
 8001518:	60fb      	str	r3, [r7, #12]

    memcpy(&buf[i], &state->remoteController, sizeof(BUS_RemoteController));
 800151a:	687a      	ldr	r2, [r7, #4]
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	18d0      	adds	r0, r2, r3
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	330c      	adds	r3, #12
 8001524:	2206      	movs	r2, #6
 8001526:	4619      	mov	r1, r3
 8001528:	f003 f9d2 	bl	80048d0 <memcpy>
    i += sizeof(BUS_RemoteController);
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	3306      	adds	r3, #6
 8001530:	60fb      	str	r3, [r7, #12]

    return i; /* Idealmente = LOCALSTATEB2_FRAME_SIZE */
 8001532:	68fb      	ldr	r3, [r7, #12]
}
 8001534:	4618      	mov	r0, r3
 8001536:	3710      	adds	r7, #16
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}

0800153c <serializeGlobalState>:

size_t serializeGlobalState(uint8_t *buf, const BUS_GlobalState *state) {
 800153c:	b580      	push	{r7, lr}
 800153e:	b084      	sub	sp, #16
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
 8001544:	6039      	str	r1, [r7, #0]
    size_t i = 0;
 8001546:	2300      	movs	r3, #0
 8001548:	60fb      	str	r3, [r7, #12]

    i += serializeLocalStateB1(&buf[i], &state->localStateB1);
 800154a:	687a      	ldr	r2, [r7, #4]
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	4413      	add	r3, r2
 8001550:	683a      	ldr	r2, [r7, #0]
 8001552:	4611      	mov	r1, r2
 8001554:	4618      	mov	r0, r3
 8001556:	f7ff ff99 	bl	800148c <serializeLocalStateB1>
 800155a:	4602      	mov	r2, r0
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	4413      	add	r3, r2
 8001560:	60fb      	str	r3, [r7, #12]
    i += serializeLocalStateB2(&buf[i], &state->localStateB2);
 8001562:	687a      	ldr	r2, [r7, #4]
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	441a      	add	r2, r3
 8001568:	683b      	ldr	r3, [r7, #0]
 800156a:	3318      	adds	r3, #24
 800156c:	4619      	mov	r1, r3
 800156e:	4610      	mov	r0, r2
 8001570:	f7ff ffb7 	bl	80014e2 <serializeLocalStateB2>
 8001574:	4602      	mov	r2, r0
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	4413      	add	r3, r2
 800157a:	60fb      	str	r3, [r7, #12]

    return i; /* Idealmente = GLOBALSTATE_FRAME_SIZE */
 800157c:	68fb      	ldr	r3, [r7, #12]
}
 800157e:	4618      	mov	r0, r3
 8001580:	3710      	adds	r7, #16
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}

08001586 <serializeDecision>:

size_t serializeDecision(uint8_t *buf, const BUS_Decision *state) {
 8001586:	b480      	push	{r7}
 8001588:	b085      	sub	sp, #20
 800158a:	af00      	add	r7, sp, #0
 800158c:	6078      	str	r0, [r7, #4]
 800158e:	6039      	str	r1, [r7, #0]
    size_t i = 0;
 8001590:	2300      	movs	r3, #0
 8001592:	60fb      	str	r3, [r7, #12]

    memcpy(&buf[i], &state->actuator, sizeof(ENUM_Actuator));
 8001594:	687a      	ldr	r2, [r7, #4]
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	4413      	add	r3, r2
 800159a:	683a      	ldr	r2, [r7, #0]
 800159c:	7812      	ldrb	r2, [r2, #0]
 800159e:	701a      	strb	r2, [r3, #0]
    i += sizeof(ENUM_Actuator);
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	3301      	adds	r3, #1
 80015a4:	60fb      	str	r3, [r7, #12]

    memcpy(&buf[i], &state->roverAction, sizeof(ENUM_RoverAction));
 80015a6:	687a      	ldr	r2, [r7, #4]
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	4413      	add	r3, r2
 80015ac:	683a      	ldr	r2, [r7, #0]
 80015ae:	3204      	adds	r2, #4
 80015b0:	7812      	ldrb	r2, [r2, #0]
 80015b2:	701a      	strb	r2, [r3, #0]
    i += sizeof(ENUM_RoverAction);
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	3301      	adds	r3, #1
 80015b8:	60fb      	str	r3, [r7, #12]

    memcpy(&buf[i], &state->safeAction, sizeof(ENUM_SafeAction));
 80015ba:	687a      	ldr	r2, [r7, #4]
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	4413      	add	r3, r2
 80015c0:	683a      	ldr	r2, [r7, #0]
 80015c2:	3208      	adds	r2, #8
 80015c4:	7812      	ldrb	r2, [r2, #0]
 80015c6:	701a      	strb	r2, [r3, #0]
    i += sizeof(ENUM_SafeAction);
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	3301      	adds	r3, #1
 80015cc:	60fb      	str	r3, [r7, #12]

    return i; /* Idealmente = DECISION_FRAME_SIZE */
 80015ce:	68fb      	ldr	r3, [r7, #12]
}
 80015d0:	4618      	mov	r0, r3
 80015d2:	3714      	adds	r7, #20
 80015d4:	46bd      	mov	sp, r7
 80015d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015da:	4770      	bx	lr

080015dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015e2:	4b0f      	ldr	r3, [pc, #60]	@ (8001620 <HAL_MspInit+0x44>)
 80015e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015e6:	4a0e      	ldr	r2, [pc, #56]	@ (8001620 <HAL_MspInit+0x44>)
 80015e8:	f043 0301 	orr.w	r3, r3, #1
 80015ec:	6613      	str	r3, [r2, #96]	@ 0x60
 80015ee:	4b0c      	ldr	r3, [pc, #48]	@ (8001620 <HAL_MspInit+0x44>)
 80015f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015f2:	f003 0301 	and.w	r3, r3, #1
 80015f6:	607b      	str	r3, [r7, #4]
 80015f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015fa:	4b09      	ldr	r3, [pc, #36]	@ (8001620 <HAL_MspInit+0x44>)
 80015fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015fe:	4a08      	ldr	r2, [pc, #32]	@ (8001620 <HAL_MspInit+0x44>)
 8001600:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001604:	6593      	str	r3, [r2, #88]	@ 0x58
 8001606:	4b06      	ldr	r3, [pc, #24]	@ (8001620 <HAL_MspInit+0x44>)
 8001608:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800160a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800160e:	603b      	str	r3, [r7, #0]
 8001610:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001612:	f000 fead 	bl	8002370 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001616:	bf00      	nop
 8001618:	3708      	adds	r7, #8
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	40021000 	.word	0x40021000

08001624 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001624:	b480      	push	{r7}
 8001626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001628:	bf00      	nop
 800162a:	e7fd      	b.n	8001628 <NMI_Handler+0x4>

0800162c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800162c:	b480      	push	{r7}
 800162e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001630:	bf00      	nop
 8001632:	e7fd      	b.n	8001630 <HardFault_Handler+0x4>

08001634 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001634:	b480      	push	{r7}
 8001636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001638:	bf00      	nop
 800163a:	e7fd      	b.n	8001638 <MemManage_Handler+0x4>

0800163c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001640:	bf00      	nop
 8001642:	e7fd      	b.n	8001640 <BusFault_Handler+0x4>

08001644 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001648:	bf00      	nop
 800164a:	e7fd      	b.n	8001648 <UsageFault_Handler+0x4>

0800164c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001650:	bf00      	nop
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr

0800165a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800165a:	b480      	push	{r7}
 800165c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800165e:	bf00      	nop
 8001660:	46bd      	mov	sp, r7
 8001662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001666:	4770      	bx	lr

08001668 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800166c:	bf00      	nop
 800166e:	46bd      	mov	sp, r7
 8001670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001674:	4770      	bx	lr

08001676 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001676:	b580      	push	{r7, lr}
 8001678:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800167a:	f000 fa4d 	bl	8001b18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800167e:	bf00      	nop
 8001680:	bd80      	pop	{r7, pc}
	...

08001684 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001688:	4802      	ldr	r0, [pc, #8]	@ (8001694 <USART2_IRQHandler+0x10>)
 800168a:	f001 fedb 	bl	8003444 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800168e:	bf00      	nop
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	200002ac 	.word	0x200002ac

08001698 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 800169c:	4802      	ldr	r0, [pc, #8]	@ (80016a8 <LPUART1_IRQHandler+0x10>)
 800169e:	f001 fed1 	bl	8003444 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 80016a2:	bf00      	nop
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	20000218 	.word	0x20000218

080016ac <CheckRTR>:
#include "deserialize.h"
#include "print.h"
/* Implementazioni stub (funzioni vuote) */

uint8_t CheckRTR(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	af00      	add	r7, sp, #0
	static uint8_t prova = 0;
	if (prova == 0){
 80016b0:	4b07      	ldr	r3, [pc, #28]	@ (80016d0 <CheckRTR+0x24>)
 80016b2:	781b      	ldrb	r3, [r3, #0]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d104      	bne.n	80016c2 <CheckRTR+0x16>
		prova = 1;
 80016b8:	4b05      	ldr	r3, [pc, #20]	@ (80016d0 <CheckRTR+0x24>)
 80016ba:	2201      	movs	r2, #1
 80016bc:	701a      	strb	r2, [r3, #0]
		return 1;
 80016be:	2301      	movs	r3, #1
 80016c0:	e000      	b.n	80016c4 <CheckRTR+0x18>
	}
    return 0;
 80016c2:	2300      	movs	r3, #0
}
 80016c4:	4618      	mov	r0, r3
 80016c6:	46bd      	mov	sp, r7
 80016c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016cc:	4770      	bx	lr
 80016ce:	bf00      	nop
 80016d0:	20000210 	.word	0x20000210

080016d4 <UartTransmitIT>:

void UartTransmitIT(uint8_t *pData, size_t size)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b088      	sub	sp, #32
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
 80016dc:	6039      	str	r1, [r7, #0]
    /* Stub */
	BUS_LocalStateB1 tmp;
	deserializeLocalStateB1(pData, size, &tmp);
 80016de:	f107 0308 	add.w	r3, r7, #8
 80016e2:	461a      	mov	r2, r3
 80016e4:	6839      	ldr	r1, [r7, #0]
 80016e6:	6878      	ldr	r0, [r7, #4]
 80016e8:	f7ff fc81 	bl	8000fee <deserializeLocalStateB1>
    printLocalStateB1(&tmp);
 80016ec:	f107 0308 	add.w	r3, r7, #8
 80016f0:	4618      	mov	r0, r3
 80016f2:	f7ff fe55 	bl	80013a0 <printLocalStateB1>
}
 80016f6:	bf00      	nop
 80016f8:	3720      	adds	r7, #32
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}

080016fe <UartReceiveIT>:

void UartReceiveIT(uint8_t *pData, size_t size)
{
 80016fe:	b480      	push	{r7}
 8001700:	b083      	sub	sp, #12
 8001702:	af00      	add	r7, sp, #0
 8001704:	6078      	str	r0, [r7, #4]
 8001706:	6039      	str	r1, [r7, #0]
    /* Stub */
    //(void)pData;
    //(void)size;
}
 8001708:	bf00      	nop
 800170a:	370c      	adds	r7, #12
 800170c:	46bd      	mov	sp, r7
 800170e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001712:	4770      	bx	lr

08001714 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b086      	sub	sp, #24
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800171c:	4a14      	ldr	r2, [pc, #80]	@ (8001770 <_sbrk+0x5c>)
 800171e:	4b15      	ldr	r3, [pc, #84]	@ (8001774 <_sbrk+0x60>)
 8001720:	1ad3      	subs	r3, r2, r3
 8001722:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001724:	697b      	ldr	r3, [r7, #20]
 8001726:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001728:	4b13      	ldr	r3, [pc, #76]	@ (8001778 <_sbrk+0x64>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d102      	bne.n	8001736 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001730:	4b11      	ldr	r3, [pc, #68]	@ (8001778 <_sbrk+0x64>)
 8001732:	4a12      	ldr	r2, [pc, #72]	@ (800177c <_sbrk+0x68>)
 8001734:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001736:	4b10      	ldr	r3, [pc, #64]	@ (8001778 <_sbrk+0x64>)
 8001738:	681a      	ldr	r2, [r3, #0]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	4413      	add	r3, r2
 800173e:	693a      	ldr	r2, [r7, #16]
 8001740:	429a      	cmp	r2, r3
 8001742:	d207      	bcs.n	8001754 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001744:	f003 f898 	bl	8004878 <__errno>
 8001748:	4603      	mov	r3, r0
 800174a:	220c      	movs	r2, #12
 800174c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800174e:	f04f 33ff 	mov.w	r3, #4294967295
 8001752:	e009      	b.n	8001768 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001754:	4b08      	ldr	r3, [pc, #32]	@ (8001778 <_sbrk+0x64>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800175a:	4b07      	ldr	r3, [pc, #28]	@ (8001778 <_sbrk+0x64>)
 800175c:	681a      	ldr	r2, [r3, #0]
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	4413      	add	r3, r2
 8001762:	4a05      	ldr	r2, [pc, #20]	@ (8001778 <_sbrk+0x64>)
 8001764:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001766:	68fb      	ldr	r3, [r7, #12]
}
 8001768:	4618      	mov	r0, r3
 800176a:	3718      	adds	r7, #24
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	20020000 	.word	0x20020000
 8001774:	00000400 	.word	0x00000400
 8001778:	20000214 	.word	0x20000214
 800177c:	20000490 	.word	0x20000490

08001780 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001784:	4b06      	ldr	r3, [pc, #24]	@ (80017a0 <SystemInit+0x20>)
 8001786:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800178a:	4a05      	ldr	r2, [pc, #20]	@ (80017a0 <SystemInit+0x20>)
 800178c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001790:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001794:	bf00      	nop
 8001796:	46bd      	mov	sp, r7
 8001798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179c:	4770      	bx	lr
 800179e:	bf00      	nop
 80017a0:	e000ed00 	.word	0xe000ed00

080017a4 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef huart2;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80017a8:	4b21      	ldr	r3, [pc, #132]	@ (8001830 <MX_LPUART1_UART_Init+0x8c>)
 80017aa:	4a22      	ldr	r2, [pc, #136]	@ (8001834 <MX_LPUART1_UART_Init+0x90>)
 80017ac:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80017ae:	4b20      	ldr	r3, [pc, #128]	@ (8001830 <MX_LPUART1_UART_Init+0x8c>)
 80017b0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80017b4:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80017b6:	4b1e      	ldr	r3, [pc, #120]	@ (8001830 <MX_LPUART1_UART_Init+0x8c>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80017bc:	4b1c      	ldr	r3, [pc, #112]	@ (8001830 <MX_LPUART1_UART_Init+0x8c>)
 80017be:	2200      	movs	r2, #0
 80017c0:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80017c2:	4b1b      	ldr	r3, [pc, #108]	@ (8001830 <MX_LPUART1_UART_Init+0x8c>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80017c8:	4b19      	ldr	r3, [pc, #100]	@ (8001830 <MX_LPUART1_UART_Init+0x8c>)
 80017ca:	220c      	movs	r2, #12
 80017cc:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017ce:	4b18      	ldr	r3, [pc, #96]	@ (8001830 <MX_LPUART1_UART_Init+0x8c>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017d4:	4b16      	ldr	r3, [pc, #88]	@ (8001830 <MX_LPUART1_UART_Init+0x8c>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80017da:	4b15      	ldr	r3, [pc, #84]	@ (8001830 <MX_LPUART1_UART_Init+0x8c>)
 80017dc:	2200      	movs	r2, #0
 80017de:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017e0:	4b13      	ldr	r3, [pc, #76]	@ (8001830 <MX_LPUART1_UART_Init+0x8c>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80017e6:	4812      	ldr	r0, [pc, #72]	@ (8001830 <MX_LPUART1_UART_Init+0x8c>)
 80017e8:	f001 fd4e 	bl	8003288 <HAL_UART_Init>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d001      	beq.n	80017f6 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 80017f2:	f7ff fdb9 	bl	8001368 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017f6:	2100      	movs	r1, #0
 80017f8:	480d      	ldr	r0, [pc, #52]	@ (8001830 <MX_LPUART1_UART_Init+0x8c>)
 80017fa:	f002 ff34 	bl	8004666 <HAL_UARTEx_SetTxFifoThreshold>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	d001      	beq.n	8001808 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8001804:	f7ff fdb0 	bl	8001368 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001808:	2100      	movs	r1, #0
 800180a:	4809      	ldr	r0, [pc, #36]	@ (8001830 <MX_LPUART1_UART_Init+0x8c>)
 800180c:	f002 ff69 	bl	80046e2 <HAL_UARTEx_SetRxFifoThreshold>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	d001      	beq.n	800181a <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8001816:	f7ff fda7 	bl	8001368 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800181a:	4805      	ldr	r0, [pc, #20]	@ (8001830 <MX_LPUART1_UART_Init+0x8c>)
 800181c:	f002 feea 	bl	80045f4 <HAL_UARTEx_DisableFifoMode>
 8001820:	4603      	mov	r3, r0
 8001822:	2b00      	cmp	r3, #0
 8001824:	d001      	beq.n	800182a <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8001826:	f7ff fd9f 	bl	8001368 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800182a:	bf00      	nop
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop
 8001830:	20000218 	.word	0x20000218
 8001834:	40008000 	.word	0x40008000

08001838 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800183c:	4b22      	ldr	r3, [pc, #136]	@ (80018c8 <MX_USART2_UART_Init+0x90>)
 800183e:	4a23      	ldr	r2, [pc, #140]	@ (80018cc <MX_USART2_UART_Init+0x94>)
 8001840:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001842:	4b21      	ldr	r3, [pc, #132]	@ (80018c8 <MX_USART2_UART_Init+0x90>)
 8001844:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001848:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800184a:	4b1f      	ldr	r3, [pc, #124]	@ (80018c8 <MX_USART2_UART_Init+0x90>)
 800184c:	2200      	movs	r2, #0
 800184e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001850:	4b1d      	ldr	r3, [pc, #116]	@ (80018c8 <MX_USART2_UART_Init+0x90>)
 8001852:	2200      	movs	r2, #0
 8001854:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001856:	4b1c      	ldr	r3, [pc, #112]	@ (80018c8 <MX_USART2_UART_Init+0x90>)
 8001858:	2200      	movs	r2, #0
 800185a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800185c:	4b1a      	ldr	r3, [pc, #104]	@ (80018c8 <MX_USART2_UART_Init+0x90>)
 800185e:	220c      	movs	r2, #12
 8001860:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001862:	4b19      	ldr	r3, [pc, #100]	@ (80018c8 <MX_USART2_UART_Init+0x90>)
 8001864:	2200      	movs	r2, #0
 8001866:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001868:	4b17      	ldr	r3, [pc, #92]	@ (80018c8 <MX_USART2_UART_Init+0x90>)
 800186a:	2200      	movs	r2, #0
 800186c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800186e:	4b16      	ldr	r3, [pc, #88]	@ (80018c8 <MX_USART2_UART_Init+0x90>)
 8001870:	2200      	movs	r2, #0
 8001872:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001874:	4b14      	ldr	r3, [pc, #80]	@ (80018c8 <MX_USART2_UART_Init+0x90>)
 8001876:	2200      	movs	r2, #0
 8001878:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800187a:	4b13      	ldr	r3, [pc, #76]	@ (80018c8 <MX_USART2_UART_Init+0x90>)
 800187c:	2200      	movs	r2, #0
 800187e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001880:	4811      	ldr	r0, [pc, #68]	@ (80018c8 <MX_USART2_UART_Init+0x90>)
 8001882:	f001 fd01 	bl	8003288 <HAL_UART_Init>
 8001886:	4603      	mov	r3, r0
 8001888:	2b00      	cmp	r3, #0
 800188a:	d001      	beq.n	8001890 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800188c:	f7ff fd6c 	bl	8001368 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001890:	2100      	movs	r1, #0
 8001892:	480d      	ldr	r0, [pc, #52]	@ (80018c8 <MX_USART2_UART_Init+0x90>)
 8001894:	f002 fee7 	bl	8004666 <HAL_UARTEx_SetTxFifoThreshold>
 8001898:	4603      	mov	r3, r0
 800189a:	2b00      	cmp	r3, #0
 800189c:	d001      	beq.n	80018a2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800189e:	f7ff fd63 	bl	8001368 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80018a2:	2100      	movs	r1, #0
 80018a4:	4808      	ldr	r0, [pc, #32]	@ (80018c8 <MX_USART2_UART_Init+0x90>)
 80018a6:	f002 ff1c 	bl	80046e2 <HAL_UARTEx_SetRxFifoThreshold>
 80018aa:	4603      	mov	r3, r0
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d001      	beq.n	80018b4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80018b0:	f7ff fd5a 	bl	8001368 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80018b4:	4804      	ldr	r0, [pc, #16]	@ (80018c8 <MX_USART2_UART_Init+0x90>)
 80018b6:	f002 fe9d 	bl	80045f4 <HAL_UARTEx_DisableFifoMode>
 80018ba:	4603      	mov	r3, r0
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d001      	beq.n	80018c4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80018c0:	f7ff fd52 	bl	8001368 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80018c4:	bf00      	nop
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	200002ac 	.word	0x200002ac
 80018cc:	40004400 	.word	0x40004400

080018d0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b0a0      	sub	sp, #128	@ 0x80
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018d8:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80018dc:	2200      	movs	r2, #0
 80018de:	601a      	str	r2, [r3, #0]
 80018e0:	605a      	str	r2, [r3, #4]
 80018e2:	609a      	str	r2, [r3, #8]
 80018e4:	60da      	str	r2, [r3, #12]
 80018e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018e8:	f107 0318 	add.w	r3, r7, #24
 80018ec:	2254      	movs	r2, #84	@ 0x54
 80018ee:	2100      	movs	r1, #0
 80018f0:	4618      	mov	r0, r3
 80018f2:	f002 ffb9 	bl	8004868 <memset>
  if(uartHandle->Instance==LPUART1)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4a45      	ldr	r2, [pc, #276]	@ (8001a10 <HAL_UART_MspInit+0x140>)
 80018fc:	4293      	cmp	r3, r2
 80018fe:	d13e      	bne.n	800197e <HAL_UART_MspInit+0xae>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001900:	2320      	movs	r3, #32
 8001902:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001904:	2300      	movs	r3, #0
 8001906:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001908:	f107 0318 	add.w	r3, r7, #24
 800190c:	4618      	mov	r0, r3
 800190e:	f001 fa6d 	bl	8002dec <HAL_RCCEx_PeriphCLKConfig>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d001      	beq.n	800191c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001918:	f7ff fd26 	bl	8001368 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800191c:	4b3d      	ldr	r3, [pc, #244]	@ (8001a14 <HAL_UART_MspInit+0x144>)
 800191e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001920:	4a3c      	ldr	r2, [pc, #240]	@ (8001a14 <HAL_UART_MspInit+0x144>)
 8001922:	f043 0301 	orr.w	r3, r3, #1
 8001926:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001928:	4b3a      	ldr	r3, [pc, #232]	@ (8001a14 <HAL_UART_MspInit+0x144>)
 800192a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800192c:	f003 0301 	and.w	r3, r3, #1
 8001930:	617b      	str	r3, [r7, #20]
 8001932:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001934:	4b37      	ldr	r3, [pc, #220]	@ (8001a14 <HAL_UART_MspInit+0x144>)
 8001936:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001938:	4a36      	ldr	r2, [pc, #216]	@ (8001a14 <HAL_UART_MspInit+0x144>)
 800193a:	f043 0304 	orr.w	r3, r3, #4
 800193e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001940:	4b34      	ldr	r3, [pc, #208]	@ (8001a14 <HAL_UART_MspInit+0x144>)
 8001942:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001944:	f003 0304 	and.w	r3, r3, #4
 8001948:	613b      	str	r3, [r7, #16]
 800194a:	693b      	ldr	r3, [r7, #16]
    /**LPUART1 GPIO Configuration
    PC0     ------> LPUART1_RX
    PC1     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800194c:	2303      	movs	r3, #3
 800194e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001950:	2302      	movs	r3, #2
 8001952:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001954:	2300      	movs	r3, #0
 8001956:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001958:	2300      	movs	r3, #0
 800195a:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 800195c:	2308      	movs	r3, #8
 800195e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001960:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001964:	4619      	mov	r1, r3
 8001966:	482c      	ldr	r0, [pc, #176]	@ (8001a18 <HAL_UART_MspInit+0x148>)
 8001968:	f000 fac4 	bl	8001ef4 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 800196c:	2200      	movs	r2, #0
 800196e:	2100      	movs	r1, #0
 8001970:	205b      	movs	r0, #91	@ 0x5b
 8001972:	f000 f9ca 	bl	8001d0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8001976:	205b      	movs	r0, #91	@ 0x5b
 8001978:	f000 f9e1 	bl	8001d3e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800197c:	e043      	b.n	8001a06 <HAL_UART_MspInit+0x136>
  else if(uartHandle->Instance==USART2)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	4a26      	ldr	r2, [pc, #152]	@ (8001a1c <HAL_UART_MspInit+0x14c>)
 8001984:	4293      	cmp	r3, r2
 8001986:	d13e      	bne.n	8001a06 <HAL_UART_MspInit+0x136>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001988:	2302      	movs	r3, #2
 800198a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800198c:	2300      	movs	r3, #0
 800198e:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001990:	f107 0318 	add.w	r3, r7, #24
 8001994:	4618      	mov	r0, r3
 8001996:	f001 fa29 	bl	8002dec <HAL_RCCEx_PeriphCLKConfig>
 800199a:	4603      	mov	r3, r0
 800199c:	2b00      	cmp	r3, #0
 800199e:	d001      	beq.n	80019a4 <HAL_UART_MspInit+0xd4>
      Error_Handler();
 80019a0:	f7ff fce2 	bl	8001368 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80019a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001a14 <HAL_UART_MspInit+0x144>)
 80019a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019a8:	4a1a      	ldr	r2, [pc, #104]	@ (8001a14 <HAL_UART_MspInit+0x144>)
 80019aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019ae:	6593      	str	r3, [r2, #88]	@ 0x58
 80019b0:	4b18      	ldr	r3, [pc, #96]	@ (8001a14 <HAL_UART_MspInit+0x144>)
 80019b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019b8:	60fb      	str	r3, [r7, #12]
 80019ba:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019bc:	4b15      	ldr	r3, [pc, #84]	@ (8001a14 <HAL_UART_MspInit+0x144>)
 80019be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019c0:	4a14      	ldr	r2, [pc, #80]	@ (8001a14 <HAL_UART_MspInit+0x144>)
 80019c2:	f043 0301 	orr.w	r3, r3, #1
 80019c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019c8:	4b12      	ldr	r3, [pc, #72]	@ (8001a14 <HAL_UART_MspInit+0x144>)
 80019ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019cc:	f003 0301 	and.w	r3, r3, #1
 80019d0:	60bb      	str	r3, [r7, #8]
 80019d2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80019d4:	230c      	movs	r3, #12
 80019d6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019d8:	2302      	movs	r3, #2
 80019da:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019dc:	2300      	movs	r3, #0
 80019de:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019e0:	2300      	movs	r3, #0
 80019e2:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80019e4:	2307      	movs	r3, #7
 80019e6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019e8:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80019ec:	4619      	mov	r1, r3
 80019ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019f2:	f000 fa7f 	bl	8001ef4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80019f6:	2200      	movs	r2, #0
 80019f8:	2100      	movs	r1, #0
 80019fa:	2026      	movs	r0, #38	@ 0x26
 80019fc:	f000 f985 	bl	8001d0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001a00:	2026      	movs	r0, #38	@ 0x26
 8001a02:	f000 f99c 	bl	8001d3e <HAL_NVIC_EnableIRQ>
}
 8001a06:	bf00      	nop
 8001a08:	3780      	adds	r7, #128	@ 0x80
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	40008000 	.word	0x40008000
 8001a14:	40021000 	.word	0x40021000
 8001a18:	48000800 	.word	0x48000800
 8001a1c:	40004400 	.word	0x40004400

08001a20 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001a20:	480d      	ldr	r0, [pc, #52]	@ (8001a58 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001a22:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a24:	f7ff feac 	bl	8001780 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a28:	480c      	ldr	r0, [pc, #48]	@ (8001a5c <LoopForever+0x6>)
  ldr r1, =_edata
 8001a2a:	490d      	ldr	r1, [pc, #52]	@ (8001a60 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a2c:	4a0d      	ldr	r2, [pc, #52]	@ (8001a64 <LoopForever+0xe>)
  movs r3, #0
 8001a2e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001a30:	e002      	b.n	8001a38 <LoopCopyDataInit>

08001a32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a36:	3304      	adds	r3, #4

08001a38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a3c:	d3f9      	bcc.n	8001a32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a3e:	4a0a      	ldr	r2, [pc, #40]	@ (8001a68 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a40:	4c0a      	ldr	r4, [pc, #40]	@ (8001a6c <LoopForever+0x16>)
  movs r3, #0
 8001a42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a44:	e001      	b.n	8001a4a <LoopFillZerobss>

08001a46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a48:	3204      	adds	r2, #4

08001a4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a4c:	d3fb      	bcc.n	8001a46 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a4e:	f002 ff19 	bl	8004884 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001a52:	f7ff fc09 	bl	8001268 <main>

08001a56 <LoopForever>:

LoopForever:
    b LoopForever
 8001a56:	e7fe      	b.n	8001a56 <LoopForever>
  ldr   r0, =_estack
 8001a58:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001a5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a60:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001a64:	08005440 	.word	0x08005440
  ldr r2, =_sbss
 8001a68:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001a6c:	2000048c 	.word	0x2000048c

08001a70 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001a70:	e7fe      	b.n	8001a70 <ADC1_2_IRQHandler>

08001a72 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a72:	b580      	push	{r7, lr}
 8001a74:	b082      	sub	sp, #8
 8001a76:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a7c:	2003      	movs	r0, #3
 8001a7e:	f000 f939 	bl	8001cf4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a82:	200f      	movs	r0, #15
 8001a84:	f000 f80e 	bl	8001aa4 <HAL_InitTick>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d002      	beq.n	8001a94 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001a8e:	2301      	movs	r3, #1
 8001a90:	71fb      	strb	r3, [r7, #7]
 8001a92:	e001      	b.n	8001a98 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001a94:	f7ff fda2 	bl	80015dc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001a98:	79fb      	ldrb	r3, [r7, #7]

}
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	3708      	adds	r7, #8
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
	...

08001aa4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b084      	sub	sp, #16
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001aac:	2300      	movs	r3, #0
 8001aae:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001ab0:	4b16      	ldr	r3, [pc, #88]	@ (8001b0c <HAL_InitTick+0x68>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d022      	beq.n	8001afe <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001ab8:	4b15      	ldr	r3, [pc, #84]	@ (8001b10 <HAL_InitTick+0x6c>)
 8001aba:	681a      	ldr	r2, [r3, #0]
 8001abc:	4b13      	ldr	r3, [pc, #76]	@ (8001b0c <HAL_InitTick+0x68>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001ac4:	fbb1 f3f3 	udiv	r3, r1, r3
 8001ac8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001acc:	4618      	mov	r0, r3
 8001ace:	f000 f944 	bl	8001d5a <HAL_SYSTICK_Config>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d10f      	bne.n	8001af8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	2b0f      	cmp	r3, #15
 8001adc:	d809      	bhi.n	8001af2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ade:	2200      	movs	r2, #0
 8001ae0:	6879      	ldr	r1, [r7, #4]
 8001ae2:	f04f 30ff 	mov.w	r0, #4294967295
 8001ae6:	f000 f910 	bl	8001d0a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001aea:	4a0a      	ldr	r2, [pc, #40]	@ (8001b14 <HAL_InitTick+0x70>)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	6013      	str	r3, [r2, #0]
 8001af0:	e007      	b.n	8001b02 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001af2:	2301      	movs	r3, #1
 8001af4:	73fb      	strb	r3, [r7, #15]
 8001af6:	e004      	b.n	8001b02 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001af8:	2301      	movs	r3, #1
 8001afa:	73fb      	strb	r3, [r7, #15]
 8001afc:	e001      	b.n	8001b02 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001afe:	2301      	movs	r3, #1
 8001b00:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001b02:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b04:	4618      	mov	r0, r3
 8001b06:	3710      	adds	r7, #16
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	20000008 	.word	0x20000008
 8001b10:	20000000 	.word	0x20000000
 8001b14:	20000004 	.word	0x20000004

08001b18 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b1c:	4b05      	ldr	r3, [pc, #20]	@ (8001b34 <HAL_IncTick+0x1c>)
 8001b1e:	681a      	ldr	r2, [r3, #0]
 8001b20:	4b05      	ldr	r3, [pc, #20]	@ (8001b38 <HAL_IncTick+0x20>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4413      	add	r3, r2
 8001b26:	4a03      	ldr	r2, [pc, #12]	@ (8001b34 <HAL_IncTick+0x1c>)
 8001b28:	6013      	str	r3, [r2, #0]
}
 8001b2a:	bf00      	nop
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b32:	4770      	bx	lr
 8001b34:	20000340 	.word	0x20000340
 8001b38:	20000008 	.word	0x20000008

08001b3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	af00      	add	r7, sp, #0
  return uwTick;
 8001b40:	4b03      	ldr	r3, [pc, #12]	@ (8001b50 <HAL_GetTick+0x14>)
 8001b42:	681b      	ldr	r3, [r3, #0]
}
 8001b44:	4618      	mov	r0, r3
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr
 8001b4e:	bf00      	nop
 8001b50:	20000340 	.word	0x20000340

08001b54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b54:	b480      	push	{r7}
 8001b56:	b085      	sub	sp, #20
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	f003 0307 	and.w	r3, r3, #7
 8001b62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b64:	4b0c      	ldr	r3, [pc, #48]	@ (8001b98 <__NVIC_SetPriorityGrouping+0x44>)
 8001b66:	68db      	ldr	r3, [r3, #12]
 8001b68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b6a:	68ba      	ldr	r2, [r7, #8]
 8001b6c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b70:	4013      	ands	r3, r2
 8001b72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b78:	68bb      	ldr	r3, [r7, #8]
 8001b7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b7c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001b80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b86:	4a04      	ldr	r2, [pc, #16]	@ (8001b98 <__NVIC_SetPriorityGrouping+0x44>)
 8001b88:	68bb      	ldr	r3, [r7, #8]
 8001b8a:	60d3      	str	r3, [r2, #12]
}
 8001b8c:	bf00      	nop
 8001b8e:	3714      	adds	r7, #20
 8001b90:	46bd      	mov	sp, r7
 8001b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b96:	4770      	bx	lr
 8001b98:	e000ed00 	.word	0xe000ed00

08001b9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ba0:	4b04      	ldr	r3, [pc, #16]	@ (8001bb4 <__NVIC_GetPriorityGrouping+0x18>)
 8001ba2:	68db      	ldr	r3, [r3, #12]
 8001ba4:	0a1b      	lsrs	r3, r3, #8
 8001ba6:	f003 0307 	and.w	r3, r3, #7
}
 8001baa:	4618      	mov	r0, r3
 8001bac:	46bd      	mov	sp, r7
 8001bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb2:	4770      	bx	lr
 8001bb4:	e000ed00 	.word	0xe000ed00

08001bb8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	b083      	sub	sp, #12
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	db0b      	blt.n	8001be2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bca:	79fb      	ldrb	r3, [r7, #7]
 8001bcc:	f003 021f 	and.w	r2, r3, #31
 8001bd0:	4907      	ldr	r1, [pc, #28]	@ (8001bf0 <__NVIC_EnableIRQ+0x38>)
 8001bd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bd6:	095b      	lsrs	r3, r3, #5
 8001bd8:	2001      	movs	r0, #1
 8001bda:	fa00 f202 	lsl.w	r2, r0, r2
 8001bde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001be2:	bf00      	nop
 8001be4:	370c      	adds	r7, #12
 8001be6:	46bd      	mov	sp, r7
 8001be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bec:	4770      	bx	lr
 8001bee:	bf00      	nop
 8001bf0:	e000e100 	.word	0xe000e100

08001bf4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	b083      	sub	sp, #12
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	6039      	str	r1, [r7, #0]
 8001bfe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	db0a      	blt.n	8001c1e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	b2da      	uxtb	r2, r3
 8001c0c:	490c      	ldr	r1, [pc, #48]	@ (8001c40 <__NVIC_SetPriority+0x4c>)
 8001c0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c12:	0112      	lsls	r2, r2, #4
 8001c14:	b2d2      	uxtb	r2, r2
 8001c16:	440b      	add	r3, r1
 8001c18:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c1c:	e00a      	b.n	8001c34 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	b2da      	uxtb	r2, r3
 8001c22:	4908      	ldr	r1, [pc, #32]	@ (8001c44 <__NVIC_SetPriority+0x50>)
 8001c24:	79fb      	ldrb	r3, [r7, #7]
 8001c26:	f003 030f 	and.w	r3, r3, #15
 8001c2a:	3b04      	subs	r3, #4
 8001c2c:	0112      	lsls	r2, r2, #4
 8001c2e:	b2d2      	uxtb	r2, r2
 8001c30:	440b      	add	r3, r1
 8001c32:	761a      	strb	r2, [r3, #24]
}
 8001c34:	bf00      	nop
 8001c36:	370c      	adds	r7, #12
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3e:	4770      	bx	lr
 8001c40:	e000e100 	.word	0xe000e100
 8001c44:	e000ed00 	.word	0xe000ed00

08001c48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b089      	sub	sp, #36	@ 0x24
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	60f8      	str	r0, [r7, #12]
 8001c50:	60b9      	str	r1, [r7, #8]
 8001c52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	f003 0307 	and.w	r3, r3, #7
 8001c5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c5c:	69fb      	ldr	r3, [r7, #28]
 8001c5e:	f1c3 0307 	rsb	r3, r3, #7
 8001c62:	2b04      	cmp	r3, #4
 8001c64:	bf28      	it	cs
 8001c66:	2304      	movcs	r3, #4
 8001c68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c6a:	69fb      	ldr	r3, [r7, #28]
 8001c6c:	3304      	adds	r3, #4
 8001c6e:	2b06      	cmp	r3, #6
 8001c70:	d902      	bls.n	8001c78 <NVIC_EncodePriority+0x30>
 8001c72:	69fb      	ldr	r3, [r7, #28]
 8001c74:	3b03      	subs	r3, #3
 8001c76:	e000      	b.n	8001c7a <NVIC_EncodePriority+0x32>
 8001c78:	2300      	movs	r3, #0
 8001c7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c7c:	f04f 32ff 	mov.w	r2, #4294967295
 8001c80:	69bb      	ldr	r3, [r7, #24]
 8001c82:	fa02 f303 	lsl.w	r3, r2, r3
 8001c86:	43da      	mvns	r2, r3
 8001c88:	68bb      	ldr	r3, [r7, #8]
 8001c8a:	401a      	ands	r2, r3
 8001c8c:	697b      	ldr	r3, [r7, #20]
 8001c8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c90:	f04f 31ff 	mov.w	r1, #4294967295
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	fa01 f303 	lsl.w	r3, r1, r3
 8001c9a:	43d9      	mvns	r1, r3
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ca0:	4313      	orrs	r3, r2
         );
}
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	3724      	adds	r7, #36	@ 0x24
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr
	...

08001cb0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	3b01      	subs	r3, #1
 8001cbc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001cc0:	d301      	bcc.n	8001cc6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	e00f      	b.n	8001ce6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001cc6:	4a0a      	ldr	r2, [pc, #40]	@ (8001cf0 <SysTick_Config+0x40>)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	3b01      	subs	r3, #1
 8001ccc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001cce:	210f      	movs	r1, #15
 8001cd0:	f04f 30ff 	mov.w	r0, #4294967295
 8001cd4:	f7ff ff8e 	bl	8001bf4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001cd8:	4b05      	ldr	r3, [pc, #20]	@ (8001cf0 <SysTick_Config+0x40>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001cde:	4b04      	ldr	r3, [pc, #16]	@ (8001cf0 <SysTick_Config+0x40>)
 8001ce0:	2207      	movs	r2, #7
 8001ce2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ce4:	2300      	movs	r3, #0
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	3708      	adds	r7, #8
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	e000e010 	.word	0xe000e010

08001cf4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b082      	sub	sp, #8
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001cfc:	6878      	ldr	r0, [r7, #4]
 8001cfe:	f7ff ff29 	bl	8001b54 <__NVIC_SetPriorityGrouping>
}
 8001d02:	bf00      	nop
 8001d04:	3708      	adds	r7, #8
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}

08001d0a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d0a:	b580      	push	{r7, lr}
 8001d0c:	b086      	sub	sp, #24
 8001d0e:	af00      	add	r7, sp, #0
 8001d10:	4603      	mov	r3, r0
 8001d12:	60b9      	str	r1, [r7, #8]
 8001d14:	607a      	str	r2, [r7, #4]
 8001d16:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001d18:	f7ff ff40 	bl	8001b9c <__NVIC_GetPriorityGrouping>
 8001d1c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d1e:	687a      	ldr	r2, [r7, #4]
 8001d20:	68b9      	ldr	r1, [r7, #8]
 8001d22:	6978      	ldr	r0, [r7, #20]
 8001d24:	f7ff ff90 	bl	8001c48 <NVIC_EncodePriority>
 8001d28:	4602      	mov	r2, r0
 8001d2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d2e:	4611      	mov	r1, r2
 8001d30:	4618      	mov	r0, r3
 8001d32:	f7ff ff5f 	bl	8001bf4 <__NVIC_SetPriority>
}
 8001d36:	bf00      	nop
 8001d38:	3718      	adds	r7, #24
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}

08001d3e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d3e:	b580      	push	{r7, lr}
 8001d40:	b082      	sub	sp, #8
 8001d42:	af00      	add	r7, sp, #0
 8001d44:	4603      	mov	r3, r0
 8001d46:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	f7ff ff33 	bl	8001bb8 <__NVIC_EnableIRQ>
}
 8001d52:	bf00      	nop
 8001d54:	3708      	adds	r7, #8
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}

08001d5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d5a:	b580      	push	{r7, lr}
 8001d5c:	b082      	sub	sp, #8
 8001d5e:	af00      	add	r7, sp, #0
 8001d60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d62:	6878      	ldr	r0, [r7, #4]
 8001d64:	f7ff ffa4 	bl	8001cb0 <SysTick_Config>
 8001d68:	4603      	mov	r3, r0
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	3708      	adds	r7, #8
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}

08001d72 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001d72:	b480      	push	{r7}
 8001d74:	b085      	sub	sp, #20
 8001d76:	af00      	add	r7, sp, #0
 8001d78:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001d84:	b2db      	uxtb	r3, r3
 8001d86:	2b02      	cmp	r3, #2
 8001d88:	d005      	beq.n	8001d96 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	2204      	movs	r2, #4
 8001d8e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001d90:	2301      	movs	r3, #1
 8001d92:	73fb      	strb	r3, [r7, #15]
 8001d94:	e037      	b.n	8001e06 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	681a      	ldr	r2, [r3, #0]
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f022 020e 	bic.w	r2, r2, #14
 8001da4:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001daa:	681a      	ldr	r2, [r3, #0]
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001db0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001db4:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	681a      	ldr	r2, [r3, #0]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f022 0201 	bic.w	r2, r2, #1
 8001dc4:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dca:	f003 021f 	and.w	r2, r3, #31
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dd2:	2101      	movs	r1, #1
 8001dd4:	fa01 f202 	lsl.w	r2, r1, r2
 8001dd8:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dde:	687a      	ldr	r2, [r7, #4]
 8001de0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001de2:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d00c      	beq.n	8001e06 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001df0:	681a      	ldr	r2, [r3, #0]
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001df6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001dfa:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e00:	687a      	ldr	r2, [r7, #4]
 8001e02:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001e04:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2201      	movs	r2, #1
 8001e0a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2200      	movs	r2, #0
 8001e12:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8001e16:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	3714      	adds	r7, #20
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e22:	4770      	bx	lr

08001e24 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b084      	sub	sp, #16
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001e36:	b2db      	uxtb	r3, r3
 8001e38:	2b02      	cmp	r3, #2
 8001e3a:	d00d      	beq.n	8001e58 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2204      	movs	r2, #4
 8001e40:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	2201      	movs	r2, #1
 8001e46:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8001e52:	2301      	movs	r3, #1
 8001e54:	73fb      	strb	r3, [r7, #15]
 8001e56:	e047      	b.n	8001ee8 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	681a      	ldr	r2, [r3, #0]
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f022 020e 	bic.w	r2, r2, #14
 8001e66:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	681a      	ldr	r2, [r3, #0]
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f022 0201 	bic.w	r2, r2, #1
 8001e76:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e7c:	681a      	ldr	r2, [r3, #0]
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e82:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001e86:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e8c:	f003 021f 	and.w	r2, r3, #31
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e94:	2101      	movs	r1, #1
 8001e96:	fa01 f202 	lsl.w	r2, r1, r2
 8001e9a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ea0:	687a      	ldr	r2, [r7, #4]
 8001ea2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001ea4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d00c      	beq.n	8001ec8 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001eb2:	681a      	ldr	r2, [r3, #0]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001eb8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001ebc:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ec2:	687a      	ldr	r2, [r7, #4]
 8001ec4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001ec6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2201      	movs	r2, #1
 8001ecc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d003      	beq.n	8001ee8 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ee4:	6878      	ldr	r0, [r7, #4]
 8001ee6:	4798      	blx	r3
    }
  }
  return status;
 8001ee8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001eea:	4618      	mov	r0, r3
 8001eec:	3710      	adds	r7, #16
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
	...

08001ef4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b087      	sub	sp, #28
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
 8001efc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001efe:	2300      	movs	r3, #0
 8001f00:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001f02:	e15a      	b.n	80021ba <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	681a      	ldr	r2, [r3, #0]
 8001f08:	2101      	movs	r1, #1
 8001f0a:	697b      	ldr	r3, [r7, #20]
 8001f0c:	fa01 f303 	lsl.w	r3, r1, r3
 8001f10:	4013      	ands	r3, r2
 8001f12:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	f000 814c 	beq.w	80021b4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	f003 0303 	and.w	r3, r3, #3
 8001f24:	2b01      	cmp	r3, #1
 8001f26:	d005      	beq.n	8001f34 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001f30:	2b02      	cmp	r3, #2
 8001f32:	d130      	bne.n	8001f96 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	689b      	ldr	r3, [r3, #8]
 8001f38:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001f3a:	697b      	ldr	r3, [r7, #20]
 8001f3c:	005b      	lsls	r3, r3, #1
 8001f3e:	2203      	movs	r2, #3
 8001f40:	fa02 f303 	lsl.w	r3, r2, r3
 8001f44:	43db      	mvns	r3, r3
 8001f46:	693a      	ldr	r2, [r7, #16]
 8001f48:	4013      	ands	r3, r2
 8001f4a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	68da      	ldr	r2, [r3, #12]
 8001f50:	697b      	ldr	r3, [r7, #20]
 8001f52:	005b      	lsls	r3, r3, #1
 8001f54:	fa02 f303 	lsl.w	r3, r2, r3
 8001f58:	693a      	ldr	r2, [r7, #16]
 8001f5a:	4313      	orrs	r3, r2
 8001f5c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	693a      	ldr	r2, [r7, #16]
 8001f62:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	697b      	ldr	r3, [r7, #20]
 8001f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f72:	43db      	mvns	r3, r3
 8001f74:	693a      	ldr	r2, [r7, #16]
 8001f76:	4013      	ands	r3, r2
 8001f78:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	091b      	lsrs	r3, r3, #4
 8001f80:	f003 0201 	and.w	r2, r3, #1
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8a:	693a      	ldr	r2, [r7, #16]
 8001f8c:	4313      	orrs	r3, r2
 8001f8e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	693a      	ldr	r2, [r7, #16]
 8001f94:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	f003 0303 	and.w	r3, r3, #3
 8001f9e:	2b03      	cmp	r3, #3
 8001fa0:	d017      	beq.n	8001fd2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	68db      	ldr	r3, [r3, #12]
 8001fa6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001fa8:	697b      	ldr	r3, [r7, #20]
 8001faa:	005b      	lsls	r3, r3, #1
 8001fac:	2203      	movs	r2, #3
 8001fae:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb2:	43db      	mvns	r3, r3
 8001fb4:	693a      	ldr	r2, [r7, #16]
 8001fb6:	4013      	ands	r3, r2
 8001fb8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	689a      	ldr	r2, [r3, #8]
 8001fbe:	697b      	ldr	r3, [r7, #20]
 8001fc0:	005b      	lsls	r3, r3, #1
 8001fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc6:	693a      	ldr	r2, [r7, #16]
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	693a      	ldr	r2, [r7, #16]
 8001fd0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	f003 0303 	and.w	r3, r3, #3
 8001fda:	2b02      	cmp	r3, #2
 8001fdc:	d123      	bne.n	8002026 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001fde:	697b      	ldr	r3, [r7, #20]
 8001fe0:	08da      	lsrs	r2, r3, #3
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	3208      	adds	r2, #8
 8001fe6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	f003 0307 	and.w	r3, r3, #7
 8001ff2:	009b      	lsls	r3, r3, #2
 8001ff4:	220f      	movs	r2, #15
 8001ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffa:	43db      	mvns	r3, r3
 8001ffc:	693a      	ldr	r2, [r7, #16]
 8001ffe:	4013      	ands	r3, r2
 8002000:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	691a      	ldr	r2, [r3, #16]
 8002006:	697b      	ldr	r3, [r7, #20]
 8002008:	f003 0307 	and.w	r3, r3, #7
 800200c:	009b      	lsls	r3, r3, #2
 800200e:	fa02 f303 	lsl.w	r3, r2, r3
 8002012:	693a      	ldr	r2, [r7, #16]
 8002014:	4313      	orrs	r3, r2
 8002016:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002018:	697b      	ldr	r3, [r7, #20]
 800201a:	08da      	lsrs	r2, r3, #3
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	3208      	adds	r2, #8
 8002020:	6939      	ldr	r1, [r7, #16]
 8002022:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800202c:	697b      	ldr	r3, [r7, #20]
 800202e:	005b      	lsls	r3, r3, #1
 8002030:	2203      	movs	r2, #3
 8002032:	fa02 f303 	lsl.w	r3, r2, r3
 8002036:	43db      	mvns	r3, r3
 8002038:	693a      	ldr	r2, [r7, #16]
 800203a:	4013      	ands	r3, r2
 800203c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	685b      	ldr	r3, [r3, #4]
 8002042:	f003 0203 	and.w	r2, r3, #3
 8002046:	697b      	ldr	r3, [r7, #20]
 8002048:	005b      	lsls	r3, r3, #1
 800204a:	fa02 f303 	lsl.w	r3, r2, r3
 800204e:	693a      	ldr	r2, [r7, #16]
 8002050:	4313      	orrs	r3, r2
 8002052:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	693a      	ldr	r2, [r7, #16]
 8002058:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002062:	2b00      	cmp	r3, #0
 8002064:	f000 80a6 	beq.w	80021b4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002068:	4b5b      	ldr	r3, [pc, #364]	@ (80021d8 <HAL_GPIO_Init+0x2e4>)
 800206a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800206c:	4a5a      	ldr	r2, [pc, #360]	@ (80021d8 <HAL_GPIO_Init+0x2e4>)
 800206e:	f043 0301 	orr.w	r3, r3, #1
 8002072:	6613      	str	r3, [r2, #96]	@ 0x60
 8002074:	4b58      	ldr	r3, [pc, #352]	@ (80021d8 <HAL_GPIO_Init+0x2e4>)
 8002076:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002078:	f003 0301 	and.w	r3, r3, #1
 800207c:	60bb      	str	r3, [r7, #8]
 800207e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002080:	4a56      	ldr	r2, [pc, #344]	@ (80021dc <HAL_GPIO_Init+0x2e8>)
 8002082:	697b      	ldr	r3, [r7, #20]
 8002084:	089b      	lsrs	r3, r3, #2
 8002086:	3302      	adds	r3, #2
 8002088:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800208c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800208e:	697b      	ldr	r3, [r7, #20]
 8002090:	f003 0303 	and.w	r3, r3, #3
 8002094:	009b      	lsls	r3, r3, #2
 8002096:	220f      	movs	r2, #15
 8002098:	fa02 f303 	lsl.w	r3, r2, r3
 800209c:	43db      	mvns	r3, r3
 800209e:	693a      	ldr	r2, [r7, #16]
 80020a0:	4013      	ands	r3, r2
 80020a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80020aa:	d01f      	beq.n	80020ec <HAL_GPIO_Init+0x1f8>
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	4a4c      	ldr	r2, [pc, #304]	@ (80021e0 <HAL_GPIO_Init+0x2ec>)
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d019      	beq.n	80020e8 <HAL_GPIO_Init+0x1f4>
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	4a4b      	ldr	r2, [pc, #300]	@ (80021e4 <HAL_GPIO_Init+0x2f0>)
 80020b8:	4293      	cmp	r3, r2
 80020ba:	d013      	beq.n	80020e4 <HAL_GPIO_Init+0x1f0>
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	4a4a      	ldr	r2, [pc, #296]	@ (80021e8 <HAL_GPIO_Init+0x2f4>)
 80020c0:	4293      	cmp	r3, r2
 80020c2:	d00d      	beq.n	80020e0 <HAL_GPIO_Init+0x1ec>
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	4a49      	ldr	r2, [pc, #292]	@ (80021ec <HAL_GPIO_Init+0x2f8>)
 80020c8:	4293      	cmp	r3, r2
 80020ca:	d007      	beq.n	80020dc <HAL_GPIO_Init+0x1e8>
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	4a48      	ldr	r2, [pc, #288]	@ (80021f0 <HAL_GPIO_Init+0x2fc>)
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d101      	bne.n	80020d8 <HAL_GPIO_Init+0x1e4>
 80020d4:	2305      	movs	r3, #5
 80020d6:	e00a      	b.n	80020ee <HAL_GPIO_Init+0x1fa>
 80020d8:	2306      	movs	r3, #6
 80020da:	e008      	b.n	80020ee <HAL_GPIO_Init+0x1fa>
 80020dc:	2304      	movs	r3, #4
 80020de:	e006      	b.n	80020ee <HAL_GPIO_Init+0x1fa>
 80020e0:	2303      	movs	r3, #3
 80020e2:	e004      	b.n	80020ee <HAL_GPIO_Init+0x1fa>
 80020e4:	2302      	movs	r3, #2
 80020e6:	e002      	b.n	80020ee <HAL_GPIO_Init+0x1fa>
 80020e8:	2301      	movs	r3, #1
 80020ea:	e000      	b.n	80020ee <HAL_GPIO_Init+0x1fa>
 80020ec:	2300      	movs	r3, #0
 80020ee:	697a      	ldr	r2, [r7, #20]
 80020f0:	f002 0203 	and.w	r2, r2, #3
 80020f4:	0092      	lsls	r2, r2, #2
 80020f6:	4093      	lsls	r3, r2
 80020f8:	693a      	ldr	r2, [r7, #16]
 80020fa:	4313      	orrs	r3, r2
 80020fc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80020fe:	4937      	ldr	r1, [pc, #220]	@ (80021dc <HAL_GPIO_Init+0x2e8>)
 8002100:	697b      	ldr	r3, [r7, #20]
 8002102:	089b      	lsrs	r3, r3, #2
 8002104:	3302      	adds	r3, #2
 8002106:	693a      	ldr	r2, [r7, #16]
 8002108:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800210c:	4b39      	ldr	r3, [pc, #228]	@ (80021f4 <HAL_GPIO_Init+0x300>)
 800210e:	689b      	ldr	r3, [r3, #8]
 8002110:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	43db      	mvns	r3, r3
 8002116:	693a      	ldr	r2, [r7, #16]
 8002118:	4013      	ands	r3, r2
 800211a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002124:	2b00      	cmp	r3, #0
 8002126:	d003      	beq.n	8002130 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002128:	693a      	ldr	r2, [r7, #16]
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	4313      	orrs	r3, r2
 800212e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002130:	4a30      	ldr	r2, [pc, #192]	@ (80021f4 <HAL_GPIO_Init+0x300>)
 8002132:	693b      	ldr	r3, [r7, #16]
 8002134:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002136:	4b2f      	ldr	r3, [pc, #188]	@ (80021f4 <HAL_GPIO_Init+0x300>)
 8002138:	68db      	ldr	r3, [r3, #12]
 800213a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	43db      	mvns	r3, r3
 8002140:	693a      	ldr	r2, [r7, #16]
 8002142:	4013      	ands	r3, r2
 8002144:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800214e:	2b00      	cmp	r3, #0
 8002150:	d003      	beq.n	800215a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002152:	693a      	ldr	r2, [r7, #16]
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	4313      	orrs	r3, r2
 8002158:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800215a:	4a26      	ldr	r2, [pc, #152]	@ (80021f4 <HAL_GPIO_Init+0x300>)
 800215c:	693b      	ldr	r3, [r7, #16]
 800215e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002160:	4b24      	ldr	r3, [pc, #144]	@ (80021f4 <HAL_GPIO_Init+0x300>)
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	43db      	mvns	r3, r3
 800216a:	693a      	ldr	r2, [r7, #16]
 800216c:	4013      	ands	r3, r2
 800216e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002178:	2b00      	cmp	r3, #0
 800217a:	d003      	beq.n	8002184 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800217c:	693a      	ldr	r2, [r7, #16]
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	4313      	orrs	r3, r2
 8002182:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002184:	4a1b      	ldr	r2, [pc, #108]	@ (80021f4 <HAL_GPIO_Init+0x300>)
 8002186:	693b      	ldr	r3, [r7, #16]
 8002188:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800218a:	4b1a      	ldr	r3, [pc, #104]	@ (80021f4 <HAL_GPIO_Init+0x300>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	43db      	mvns	r3, r3
 8002194:	693a      	ldr	r2, [r7, #16]
 8002196:	4013      	ands	r3, r2
 8002198:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d003      	beq.n	80021ae <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80021a6:	693a      	ldr	r2, [r7, #16]
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	4313      	orrs	r3, r2
 80021ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80021ae:	4a11      	ldr	r2, [pc, #68]	@ (80021f4 <HAL_GPIO_Init+0x300>)
 80021b0:	693b      	ldr	r3, [r7, #16]
 80021b2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80021b4:	697b      	ldr	r3, [r7, #20]
 80021b6:	3301      	adds	r3, #1
 80021b8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	681a      	ldr	r2, [r3, #0]
 80021be:	697b      	ldr	r3, [r7, #20]
 80021c0:	fa22 f303 	lsr.w	r3, r2, r3
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	f47f ae9d 	bne.w	8001f04 <HAL_GPIO_Init+0x10>
  }
}
 80021ca:	bf00      	nop
 80021cc:	bf00      	nop
 80021ce:	371c      	adds	r7, #28
 80021d0:	46bd      	mov	sp, r7
 80021d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d6:	4770      	bx	lr
 80021d8:	40021000 	.word	0x40021000
 80021dc:	40010000 	.word	0x40010000
 80021e0:	48000400 	.word	0x48000400
 80021e4:	48000800 	.word	0x48000800
 80021e8:	48000c00 	.word	0x48000c00
 80021ec:	48001000 	.word	0x48001000
 80021f0:	48001400 	.word	0x48001400
 80021f4:	40010400 	.word	0x40010400

080021f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b083      	sub	sp, #12
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
 8002200:	460b      	mov	r3, r1
 8002202:	807b      	strh	r3, [r7, #2]
 8002204:	4613      	mov	r3, r2
 8002206:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002208:	787b      	ldrb	r3, [r7, #1]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d003      	beq.n	8002216 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800220e:	887a      	ldrh	r2, [r7, #2]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002214:	e002      	b.n	800221c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002216:	887a      	ldrh	r2, [r7, #2]
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800221c:	bf00      	nop
 800221e:	370c      	adds	r7, #12
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr

08002228 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002228:	b480      	push	{r7}
 800222a:	b085      	sub	sp, #20
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d141      	bne.n	80022ba <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002236:	4b4b      	ldr	r3, [pc, #300]	@ (8002364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800223e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002242:	d131      	bne.n	80022a8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002244:	4b47      	ldr	r3, [pc, #284]	@ (8002364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002246:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800224a:	4a46      	ldr	r2, [pc, #280]	@ (8002364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800224c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002250:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002254:	4b43      	ldr	r3, [pc, #268]	@ (8002364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800225c:	4a41      	ldr	r2, [pc, #260]	@ (8002364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800225e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002262:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002264:	4b40      	ldr	r3, [pc, #256]	@ (8002368 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	2232      	movs	r2, #50	@ 0x32
 800226a:	fb02 f303 	mul.w	r3, r2, r3
 800226e:	4a3f      	ldr	r2, [pc, #252]	@ (800236c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002270:	fba2 2303 	umull	r2, r3, r2, r3
 8002274:	0c9b      	lsrs	r3, r3, #18
 8002276:	3301      	adds	r3, #1
 8002278:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800227a:	e002      	b.n	8002282 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	3b01      	subs	r3, #1
 8002280:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002282:	4b38      	ldr	r3, [pc, #224]	@ (8002364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002284:	695b      	ldr	r3, [r3, #20]
 8002286:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800228a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800228e:	d102      	bne.n	8002296 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d1f2      	bne.n	800227c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002296:	4b33      	ldr	r3, [pc, #204]	@ (8002364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002298:	695b      	ldr	r3, [r3, #20]
 800229a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800229e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80022a2:	d158      	bne.n	8002356 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80022a4:	2303      	movs	r3, #3
 80022a6:	e057      	b.n	8002358 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80022a8:	4b2e      	ldr	r3, [pc, #184]	@ (8002364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80022ae:	4a2d      	ldr	r2, [pc, #180]	@ (8002364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80022b4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80022b8:	e04d      	b.n	8002356 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80022c0:	d141      	bne.n	8002346 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80022c2:	4b28      	ldr	r3, [pc, #160]	@ (8002364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80022ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80022ce:	d131      	bne.n	8002334 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80022d0:	4b24      	ldr	r3, [pc, #144]	@ (8002364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80022d6:	4a23      	ldr	r2, [pc, #140]	@ (8002364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022dc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80022e0:	4b20      	ldr	r3, [pc, #128]	@ (8002364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80022e8:	4a1e      	ldr	r2, [pc, #120]	@ (8002364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022ea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80022ee:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80022f0:	4b1d      	ldr	r3, [pc, #116]	@ (8002368 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	2232      	movs	r2, #50	@ 0x32
 80022f6:	fb02 f303 	mul.w	r3, r2, r3
 80022fa:	4a1c      	ldr	r2, [pc, #112]	@ (800236c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80022fc:	fba2 2303 	umull	r2, r3, r2, r3
 8002300:	0c9b      	lsrs	r3, r3, #18
 8002302:	3301      	adds	r3, #1
 8002304:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002306:	e002      	b.n	800230e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	3b01      	subs	r3, #1
 800230c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800230e:	4b15      	ldr	r3, [pc, #84]	@ (8002364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002310:	695b      	ldr	r3, [r3, #20]
 8002312:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002316:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800231a:	d102      	bne.n	8002322 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	2b00      	cmp	r3, #0
 8002320:	d1f2      	bne.n	8002308 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002322:	4b10      	ldr	r3, [pc, #64]	@ (8002364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002324:	695b      	ldr	r3, [r3, #20]
 8002326:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800232a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800232e:	d112      	bne.n	8002356 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002330:	2303      	movs	r3, #3
 8002332:	e011      	b.n	8002358 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002334:	4b0b      	ldr	r3, [pc, #44]	@ (8002364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002336:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800233a:	4a0a      	ldr	r2, [pc, #40]	@ (8002364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800233c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002340:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002344:	e007      	b.n	8002356 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002346:	4b07      	ldr	r3, [pc, #28]	@ (8002364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800234e:	4a05      	ldr	r2, [pc, #20]	@ (8002364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002350:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002354:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002356:	2300      	movs	r3, #0
}
 8002358:	4618      	mov	r0, r3
 800235a:	3714      	adds	r7, #20
 800235c:	46bd      	mov	sp, r7
 800235e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002362:	4770      	bx	lr
 8002364:	40007000 	.word	0x40007000
 8002368:	20000000 	.word	0x20000000
 800236c:	431bde83 	.word	0x431bde83

08002370 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002370:	b480      	push	{r7}
 8002372:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002374:	4b05      	ldr	r3, [pc, #20]	@ (800238c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002376:	689b      	ldr	r3, [r3, #8]
 8002378:	4a04      	ldr	r2, [pc, #16]	@ (800238c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800237a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800237e:	6093      	str	r3, [r2, #8]
}
 8002380:	bf00      	nop
 8002382:	46bd      	mov	sp, r7
 8002384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002388:	4770      	bx	lr
 800238a:	bf00      	nop
 800238c:	40007000 	.word	0x40007000

08002390 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b088      	sub	sp, #32
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d101      	bne.n	80023a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800239e:	2301      	movs	r3, #1
 80023a0:	e2fe      	b.n	80029a0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f003 0301 	and.w	r3, r3, #1
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d075      	beq.n	800249a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80023ae:	4b97      	ldr	r3, [pc, #604]	@ (800260c <HAL_RCC_OscConfig+0x27c>)
 80023b0:	689b      	ldr	r3, [r3, #8]
 80023b2:	f003 030c 	and.w	r3, r3, #12
 80023b6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80023b8:	4b94      	ldr	r3, [pc, #592]	@ (800260c <HAL_RCC_OscConfig+0x27c>)
 80023ba:	68db      	ldr	r3, [r3, #12]
 80023bc:	f003 0303 	and.w	r3, r3, #3
 80023c0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80023c2:	69bb      	ldr	r3, [r7, #24]
 80023c4:	2b0c      	cmp	r3, #12
 80023c6:	d102      	bne.n	80023ce <HAL_RCC_OscConfig+0x3e>
 80023c8:	697b      	ldr	r3, [r7, #20]
 80023ca:	2b03      	cmp	r3, #3
 80023cc:	d002      	beq.n	80023d4 <HAL_RCC_OscConfig+0x44>
 80023ce:	69bb      	ldr	r3, [r7, #24]
 80023d0:	2b08      	cmp	r3, #8
 80023d2:	d10b      	bne.n	80023ec <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023d4:	4b8d      	ldr	r3, [pc, #564]	@ (800260c <HAL_RCC_OscConfig+0x27c>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d05b      	beq.n	8002498 <HAL_RCC_OscConfig+0x108>
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d157      	bne.n	8002498 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80023e8:	2301      	movs	r3, #1
 80023ea:	e2d9      	b.n	80029a0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023f4:	d106      	bne.n	8002404 <HAL_RCC_OscConfig+0x74>
 80023f6:	4b85      	ldr	r3, [pc, #532]	@ (800260c <HAL_RCC_OscConfig+0x27c>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4a84      	ldr	r2, [pc, #528]	@ (800260c <HAL_RCC_OscConfig+0x27c>)
 80023fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002400:	6013      	str	r3, [r2, #0]
 8002402:	e01d      	b.n	8002440 <HAL_RCC_OscConfig+0xb0>
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800240c:	d10c      	bne.n	8002428 <HAL_RCC_OscConfig+0x98>
 800240e:	4b7f      	ldr	r3, [pc, #508]	@ (800260c <HAL_RCC_OscConfig+0x27c>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4a7e      	ldr	r2, [pc, #504]	@ (800260c <HAL_RCC_OscConfig+0x27c>)
 8002414:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002418:	6013      	str	r3, [r2, #0]
 800241a:	4b7c      	ldr	r3, [pc, #496]	@ (800260c <HAL_RCC_OscConfig+0x27c>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4a7b      	ldr	r2, [pc, #492]	@ (800260c <HAL_RCC_OscConfig+0x27c>)
 8002420:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002424:	6013      	str	r3, [r2, #0]
 8002426:	e00b      	b.n	8002440 <HAL_RCC_OscConfig+0xb0>
 8002428:	4b78      	ldr	r3, [pc, #480]	@ (800260c <HAL_RCC_OscConfig+0x27c>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a77      	ldr	r2, [pc, #476]	@ (800260c <HAL_RCC_OscConfig+0x27c>)
 800242e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002432:	6013      	str	r3, [r2, #0]
 8002434:	4b75      	ldr	r3, [pc, #468]	@ (800260c <HAL_RCC_OscConfig+0x27c>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4a74      	ldr	r2, [pc, #464]	@ (800260c <HAL_RCC_OscConfig+0x27c>)
 800243a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800243e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	2b00      	cmp	r3, #0
 8002446:	d013      	beq.n	8002470 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002448:	f7ff fb78 	bl	8001b3c <HAL_GetTick>
 800244c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800244e:	e008      	b.n	8002462 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002450:	f7ff fb74 	bl	8001b3c <HAL_GetTick>
 8002454:	4602      	mov	r2, r0
 8002456:	693b      	ldr	r3, [r7, #16]
 8002458:	1ad3      	subs	r3, r2, r3
 800245a:	2b64      	cmp	r3, #100	@ 0x64
 800245c:	d901      	bls.n	8002462 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800245e:	2303      	movs	r3, #3
 8002460:	e29e      	b.n	80029a0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002462:	4b6a      	ldr	r3, [pc, #424]	@ (800260c <HAL_RCC_OscConfig+0x27c>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800246a:	2b00      	cmp	r3, #0
 800246c:	d0f0      	beq.n	8002450 <HAL_RCC_OscConfig+0xc0>
 800246e:	e014      	b.n	800249a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002470:	f7ff fb64 	bl	8001b3c <HAL_GetTick>
 8002474:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002476:	e008      	b.n	800248a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002478:	f7ff fb60 	bl	8001b3c <HAL_GetTick>
 800247c:	4602      	mov	r2, r0
 800247e:	693b      	ldr	r3, [r7, #16]
 8002480:	1ad3      	subs	r3, r2, r3
 8002482:	2b64      	cmp	r3, #100	@ 0x64
 8002484:	d901      	bls.n	800248a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002486:	2303      	movs	r3, #3
 8002488:	e28a      	b.n	80029a0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800248a:	4b60      	ldr	r3, [pc, #384]	@ (800260c <HAL_RCC_OscConfig+0x27c>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002492:	2b00      	cmp	r3, #0
 8002494:	d1f0      	bne.n	8002478 <HAL_RCC_OscConfig+0xe8>
 8002496:	e000      	b.n	800249a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002498:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f003 0302 	and.w	r3, r3, #2
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d075      	beq.n	8002592 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80024a6:	4b59      	ldr	r3, [pc, #356]	@ (800260c <HAL_RCC_OscConfig+0x27c>)
 80024a8:	689b      	ldr	r3, [r3, #8]
 80024aa:	f003 030c 	and.w	r3, r3, #12
 80024ae:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80024b0:	4b56      	ldr	r3, [pc, #344]	@ (800260c <HAL_RCC_OscConfig+0x27c>)
 80024b2:	68db      	ldr	r3, [r3, #12]
 80024b4:	f003 0303 	and.w	r3, r3, #3
 80024b8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80024ba:	69bb      	ldr	r3, [r7, #24]
 80024bc:	2b0c      	cmp	r3, #12
 80024be:	d102      	bne.n	80024c6 <HAL_RCC_OscConfig+0x136>
 80024c0:	697b      	ldr	r3, [r7, #20]
 80024c2:	2b02      	cmp	r3, #2
 80024c4:	d002      	beq.n	80024cc <HAL_RCC_OscConfig+0x13c>
 80024c6:	69bb      	ldr	r3, [r7, #24]
 80024c8:	2b04      	cmp	r3, #4
 80024ca:	d11f      	bne.n	800250c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80024cc:	4b4f      	ldr	r3, [pc, #316]	@ (800260c <HAL_RCC_OscConfig+0x27c>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d005      	beq.n	80024e4 <HAL_RCC_OscConfig+0x154>
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	68db      	ldr	r3, [r3, #12]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d101      	bne.n	80024e4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80024e0:	2301      	movs	r3, #1
 80024e2:	e25d      	b.n	80029a0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024e4:	4b49      	ldr	r3, [pc, #292]	@ (800260c <HAL_RCC_OscConfig+0x27c>)
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	691b      	ldr	r3, [r3, #16]
 80024f0:	061b      	lsls	r3, r3, #24
 80024f2:	4946      	ldr	r1, [pc, #280]	@ (800260c <HAL_RCC_OscConfig+0x27c>)
 80024f4:	4313      	orrs	r3, r2
 80024f6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80024f8:	4b45      	ldr	r3, [pc, #276]	@ (8002610 <HAL_RCC_OscConfig+0x280>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4618      	mov	r0, r3
 80024fe:	f7ff fad1 	bl	8001aa4 <HAL_InitTick>
 8002502:	4603      	mov	r3, r0
 8002504:	2b00      	cmp	r3, #0
 8002506:	d043      	beq.n	8002590 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002508:	2301      	movs	r3, #1
 800250a:	e249      	b.n	80029a0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	68db      	ldr	r3, [r3, #12]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d023      	beq.n	800255c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002514:	4b3d      	ldr	r3, [pc, #244]	@ (800260c <HAL_RCC_OscConfig+0x27c>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a3c      	ldr	r2, [pc, #240]	@ (800260c <HAL_RCC_OscConfig+0x27c>)
 800251a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800251e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002520:	f7ff fb0c 	bl	8001b3c <HAL_GetTick>
 8002524:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002526:	e008      	b.n	800253a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002528:	f7ff fb08 	bl	8001b3c <HAL_GetTick>
 800252c:	4602      	mov	r2, r0
 800252e:	693b      	ldr	r3, [r7, #16]
 8002530:	1ad3      	subs	r3, r2, r3
 8002532:	2b02      	cmp	r3, #2
 8002534:	d901      	bls.n	800253a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002536:	2303      	movs	r3, #3
 8002538:	e232      	b.n	80029a0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800253a:	4b34      	ldr	r3, [pc, #208]	@ (800260c <HAL_RCC_OscConfig+0x27c>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002542:	2b00      	cmp	r3, #0
 8002544:	d0f0      	beq.n	8002528 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002546:	4b31      	ldr	r3, [pc, #196]	@ (800260c <HAL_RCC_OscConfig+0x27c>)
 8002548:	685b      	ldr	r3, [r3, #4]
 800254a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	691b      	ldr	r3, [r3, #16]
 8002552:	061b      	lsls	r3, r3, #24
 8002554:	492d      	ldr	r1, [pc, #180]	@ (800260c <HAL_RCC_OscConfig+0x27c>)
 8002556:	4313      	orrs	r3, r2
 8002558:	604b      	str	r3, [r1, #4]
 800255a:	e01a      	b.n	8002592 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800255c:	4b2b      	ldr	r3, [pc, #172]	@ (800260c <HAL_RCC_OscConfig+0x27c>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a2a      	ldr	r2, [pc, #168]	@ (800260c <HAL_RCC_OscConfig+0x27c>)
 8002562:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002566:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002568:	f7ff fae8 	bl	8001b3c <HAL_GetTick>
 800256c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800256e:	e008      	b.n	8002582 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002570:	f7ff fae4 	bl	8001b3c <HAL_GetTick>
 8002574:	4602      	mov	r2, r0
 8002576:	693b      	ldr	r3, [r7, #16]
 8002578:	1ad3      	subs	r3, r2, r3
 800257a:	2b02      	cmp	r3, #2
 800257c:	d901      	bls.n	8002582 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800257e:	2303      	movs	r3, #3
 8002580:	e20e      	b.n	80029a0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002582:	4b22      	ldr	r3, [pc, #136]	@ (800260c <HAL_RCC_OscConfig+0x27c>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800258a:	2b00      	cmp	r3, #0
 800258c:	d1f0      	bne.n	8002570 <HAL_RCC_OscConfig+0x1e0>
 800258e:	e000      	b.n	8002592 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002590:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f003 0308 	and.w	r3, r3, #8
 800259a:	2b00      	cmp	r3, #0
 800259c:	d041      	beq.n	8002622 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	695b      	ldr	r3, [r3, #20]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d01c      	beq.n	80025e0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80025a6:	4b19      	ldr	r3, [pc, #100]	@ (800260c <HAL_RCC_OscConfig+0x27c>)
 80025a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025ac:	4a17      	ldr	r2, [pc, #92]	@ (800260c <HAL_RCC_OscConfig+0x27c>)
 80025ae:	f043 0301 	orr.w	r3, r3, #1
 80025b2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025b6:	f7ff fac1 	bl	8001b3c <HAL_GetTick>
 80025ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80025bc:	e008      	b.n	80025d0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025be:	f7ff fabd 	bl	8001b3c <HAL_GetTick>
 80025c2:	4602      	mov	r2, r0
 80025c4:	693b      	ldr	r3, [r7, #16]
 80025c6:	1ad3      	subs	r3, r2, r3
 80025c8:	2b02      	cmp	r3, #2
 80025ca:	d901      	bls.n	80025d0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80025cc:	2303      	movs	r3, #3
 80025ce:	e1e7      	b.n	80029a0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80025d0:	4b0e      	ldr	r3, [pc, #56]	@ (800260c <HAL_RCC_OscConfig+0x27c>)
 80025d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025d6:	f003 0302 	and.w	r3, r3, #2
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d0ef      	beq.n	80025be <HAL_RCC_OscConfig+0x22e>
 80025de:	e020      	b.n	8002622 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025e0:	4b0a      	ldr	r3, [pc, #40]	@ (800260c <HAL_RCC_OscConfig+0x27c>)
 80025e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025e6:	4a09      	ldr	r2, [pc, #36]	@ (800260c <HAL_RCC_OscConfig+0x27c>)
 80025e8:	f023 0301 	bic.w	r3, r3, #1
 80025ec:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025f0:	f7ff faa4 	bl	8001b3c <HAL_GetTick>
 80025f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80025f6:	e00d      	b.n	8002614 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025f8:	f7ff faa0 	bl	8001b3c <HAL_GetTick>
 80025fc:	4602      	mov	r2, r0
 80025fe:	693b      	ldr	r3, [r7, #16]
 8002600:	1ad3      	subs	r3, r2, r3
 8002602:	2b02      	cmp	r3, #2
 8002604:	d906      	bls.n	8002614 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002606:	2303      	movs	r3, #3
 8002608:	e1ca      	b.n	80029a0 <HAL_RCC_OscConfig+0x610>
 800260a:	bf00      	nop
 800260c:	40021000 	.word	0x40021000
 8002610:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002614:	4b8c      	ldr	r3, [pc, #560]	@ (8002848 <HAL_RCC_OscConfig+0x4b8>)
 8002616:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800261a:	f003 0302 	and.w	r3, r3, #2
 800261e:	2b00      	cmp	r3, #0
 8002620:	d1ea      	bne.n	80025f8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f003 0304 	and.w	r3, r3, #4
 800262a:	2b00      	cmp	r3, #0
 800262c:	f000 80a6 	beq.w	800277c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002630:	2300      	movs	r3, #0
 8002632:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002634:	4b84      	ldr	r3, [pc, #528]	@ (8002848 <HAL_RCC_OscConfig+0x4b8>)
 8002636:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002638:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800263c:	2b00      	cmp	r3, #0
 800263e:	d101      	bne.n	8002644 <HAL_RCC_OscConfig+0x2b4>
 8002640:	2301      	movs	r3, #1
 8002642:	e000      	b.n	8002646 <HAL_RCC_OscConfig+0x2b6>
 8002644:	2300      	movs	r3, #0
 8002646:	2b00      	cmp	r3, #0
 8002648:	d00d      	beq.n	8002666 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800264a:	4b7f      	ldr	r3, [pc, #508]	@ (8002848 <HAL_RCC_OscConfig+0x4b8>)
 800264c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800264e:	4a7e      	ldr	r2, [pc, #504]	@ (8002848 <HAL_RCC_OscConfig+0x4b8>)
 8002650:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002654:	6593      	str	r3, [r2, #88]	@ 0x58
 8002656:	4b7c      	ldr	r3, [pc, #496]	@ (8002848 <HAL_RCC_OscConfig+0x4b8>)
 8002658:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800265a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800265e:	60fb      	str	r3, [r7, #12]
 8002660:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002662:	2301      	movs	r3, #1
 8002664:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002666:	4b79      	ldr	r3, [pc, #484]	@ (800284c <HAL_RCC_OscConfig+0x4bc>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800266e:	2b00      	cmp	r3, #0
 8002670:	d118      	bne.n	80026a4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002672:	4b76      	ldr	r3, [pc, #472]	@ (800284c <HAL_RCC_OscConfig+0x4bc>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4a75      	ldr	r2, [pc, #468]	@ (800284c <HAL_RCC_OscConfig+0x4bc>)
 8002678:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800267c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800267e:	f7ff fa5d 	bl	8001b3c <HAL_GetTick>
 8002682:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002684:	e008      	b.n	8002698 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002686:	f7ff fa59 	bl	8001b3c <HAL_GetTick>
 800268a:	4602      	mov	r2, r0
 800268c:	693b      	ldr	r3, [r7, #16]
 800268e:	1ad3      	subs	r3, r2, r3
 8002690:	2b02      	cmp	r3, #2
 8002692:	d901      	bls.n	8002698 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002694:	2303      	movs	r3, #3
 8002696:	e183      	b.n	80029a0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002698:	4b6c      	ldr	r3, [pc, #432]	@ (800284c <HAL_RCC_OscConfig+0x4bc>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d0f0      	beq.n	8002686 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	689b      	ldr	r3, [r3, #8]
 80026a8:	2b01      	cmp	r3, #1
 80026aa:	d108      	bne.n	80026be <HAL_RCC_OscConfig+0x32e>
 80026ac:	4b66      	ldr	r3, [pc, #408]	@ (8002848 <HAL_RCC_OscConfig+0x4b8>)
 80026ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026b2:	4a65      	ldr	r2, [pc, #404]	@ (8002848 <HAL_RCC_OscConfig+0x4b8>)
 80026b4:	f043 0301 	orr.w	r3, r3, #1
 80026b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80026bc:	e024      	b.n	8002708 <HAL_RCC_OscConfig+0x378>
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	689b      	ldr	r3, [r3, #8]
 80026c2:	2b05      	cmp	r3, #5
 80026c4:	d110      	bne.n	80026e8 <HAL_RCC_OscConfig+0x358>
 80026c6:	4b60      	ldr	r3, [pc, #384]	@ (8002848 <HAL_RCC_OscConfig+0x4b8>)
 80026c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026cc:	4a5e      	ldr	r2, [pc, #376]	@ (8002848 <HAL_RCC_OscConfig+0x4b8>)
 80026ce:	f043 0304 	orr.w	r3, r3, #4
 80026d2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80026d6:	4b5c      	ldr	r3, [pc, #368]	@ (8002848 <HAL_RCC_OscConfig+0x4b8>)
 80026d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026dc:	4a5a      	ldr	r2, [pc, #360]	@ (8002848 <HAL_RCC_OscConfig+0x4b8>)
 80026de:	f043 0301 	orr.w	r3, r3, #1
 80026e2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80026e6:	e00f      	b.n	8002708 <HAL_RCC_OscConfig+0x378>
 80026e8:	4b57      	ldr	r3, [pc, #348]	@ (8002848 <HAL_RCC_OscConfig+0x4b8>)
 80026ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026ee:	4a56      	ldr	r2, [pc, #344]	@ (8002848 <HAL_RCC_OscConfig+0x4b8>)
 80026f0:	f023 0301 	bic.w	r3, r3, #1
 80026f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80026f8:	4b53      	ldr	r3, [pc, #332]	@ (8002848 <HAL_RCC_OscConfig+0x4b8>)
 80026fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026fe:	4a52      	ldr	r2, [pc, #328]	@ (8002848 <HAL_RCC_OscConfig+0x4b8>)
 8002700:	f023 0304 	bic.w	r3, r3, #4
 8002704:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	689b      	ldr	r3, [r3, #8]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d016      	beq.n	800273e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002710:	f7ff fa14 	bl	8001b3c <HAL_GetTick>
 8002714:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002716:	e00a      	b.n	800272e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002718:	f7ff fa10 	bl	8001b3c <HAL_GetTick>
 800271c:	4602      	mov	r2, r0
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	1ad3      	subs	r3, r2, r3
 8002722:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002726:	4293      	cmp	r3, r2
 8002728:	d901      	bls.n	800272e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800272a:	2303      	movs	r3, #3
 800272c:	e138      	b.n	80029a0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800272e:	4b46      	ldr	r3, [pc, #280]	@ (8002848 <HAL_RCC_OscConfig+0x4b8>)
 8002730:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002734:	f003 0302 	and.w	r3, r3, #2
 8002738:	2b00      	cmp	r3, #0
 800273a:	d0ed      	beq.n	8002718 <HAL_RCC_OscConfig+0x388>
 800273c:	e015      	b.n	800276a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800273e:	f7ff f9fd 	bl	8001b3c <HAL_GetTick>
 8002742:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002744:	e00a      	b.n	800275c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002746:	f7ff f9f9 	bl	8001b3c <HAL_GetTick>
 800274a:	4602      	mov	r2, r0
 800274c:	693b      	ldr	r3, [r7, #16]
 800274e:	1ad3      	subs	r3, r2, r3
 8002750:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002754:	4293      	cmp	r3, r2
 8002756:	d901      	bls.n	800275c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002758:	2303      	movs	r3, #3
 800275a:	e121      	b.n	80029a0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800275c:	4b3a      	ldr	r3, [pc, #232]	@ (8002848 <HAL_RCC_OscConfig+0x4b8>)
 800275e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002762:	f003 0302 	and.w	r3, r3, #2
 8002766:	2b00      	cmp	r3, #0
 8002768:	d1ed      	bne.n	8002746 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800276a:	7ffb      	ldrb	r3, [r7, #31]
 800276c:	2b01      	cmp	r3, #1
 800276e:	d105      	bne.n	800277c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002770:	4b35      	ldr	r3, [pc, #212]	@ (8002848 <HAL_RCC_OscConfig+0x4b8>)
 8002772:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002774:	4a34      	ldr	r2, [pc, #208]	@ (8002848 <HAL_RCC_OscConfig+0x4b8>)
 8002776:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800277a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f003 0320 	and.w	r3, r3, #32
 8002784:	2b00      	cmp	r3, #0
 8002786:	d03c      	beq.n	8002802 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	699b      	ldr	r3, [r3, #24]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d01c      	beq.n	80027ca <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002790:	4b2d      	ldr	r3, [pc, #180]	@ (8002848 <HAL_RCC_OscConfig+0x4b8>)
 8002792:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002796:	4a2c      	ldr	r2, [pc, #176]	@ (8002848 <HAL_RCC_OscConfig+0x4b8>)
 8002798:	f043 0301 	orr.w	r3, r3, #1
 800279c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027a0:	f7ff f9cc 	bl	8001b3c <HAL_GetTick>
 80027a4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80027a6:	e008      	b.n	80027ba <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80027a8:	f7ff f9c8 	bl	8001b3c <HAL_GetTick>
 80027ac:	4602      	mov	r2, r0
 80027ae:	693b      	ldr	r3, [r7, #16]
 80027b0:	1ad3      	subs	r3, r2, r3
 80027b2:	2b02      	cmp	r3, #2
 80027b4:	d901      	bls.n	80027ba <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80027b6:	2303      	movs	r3, #3
 80027b8:	e0f2      	b.n	80029a0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80027ba:	4b23      	ldr	r3, [pc, #140]	@ (8002848 <HAL_RCC_OscConfig+0x4b8>)
 80027bc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80027c0:	f003 0302 	and.w	r3, r3, #2
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d0ef      	beq.n	80027a8 <HAL_RCC_OscConfig+0x418>
 80027c8:	e01b      	b.n	8002802 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80027ca:	4b1f      	ldr	r3, [pc, #124]	@ (8002848 <HAL_RCC_OscConfig+0x4b8>)
 80027cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80027d0:	4a1d      	ldr	r2, [pc, #116]	@ (8002848 <HAL_RCC_OscConfig+0x4b8>)
 80027d2:	f023 0301 	bic.w	r3, r3, #1
 80027d6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027da:	f7ff f9af 	bl	8001b3c <HAL_GetTick>
 80027de:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80027e0:	e008      	b.n	80027f4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80027e2:	f7ff f9ab 	bl	8001b3c <HAL_GetTick>
 80027e6:	4602      	mov	r2, r0
 80027e8:	693b      	ldr	r3, [r7, #16]
 80027ea:	1ad3      	subs	r3, r2, r3
 80027ec:	2b02      	cmp	r3, #2
 80027ee:	d901      	bls.n	80027f4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80027f0:	2303      	movs	r3, #3
 80027f2:	e0d5      	b.n	80029a0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80027f4:	4b14      	ldr	r3, [pc, #80]	@ (8002848 <HAL_RCC_OscConfig+0x4b8>)
 80027f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80027fa:	f003 0302 	and.w	r3, r3, #2
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d1ef      	bne.n	80027e2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	69db      	ldr	r3, [r3, #28]
 8002806:	2b00      	cmp	r3, #0
 8002808:	f000 80c9 	beq.w	800299e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800280c:	4b0e      	ldr	r3, [pc, #56]	@ (8002848 <HAL_RCC_OscConfig+0x4b8>)
 800280e:	689b      	ldr	r3, [r3, #8]
 8002810:	f003 030c 	and.w	r3, r3, #12
 8002814:	2b0c      	cmp	r3, #12
 8002816:	f000 8083 	beq.w	8002920 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	69db      	ldr	r3, [r3, #28]
 800281e:	2b02      	cmp	r3, #2
 8002820:	d15e      	bne.n	80028e0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002822:	4b09      	ldr	r3, [pc, #36]	@ (8002848 <HAL_RCC_OscConfig+0x4b8>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4a08      	ldr	r2, [pc, #32]	@ (8002848 <HAL_RCC_OscConfig+0x4b8>)
 8002828:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800282c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800282e:	f7ff f985 	bl	8001b3c <HAL_GetTick>
 8002832:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002834:	e00c      	b.n	8002850 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002836:	f7ff f981 	bl	8001b3c <HAL_GetTick>
 800283a:	4602      	mov	r2, r0
 800283c:	693b      	ldr	r3, [r7, #16]
 800283e:	1ad3      	subs	r3, r2, r3
 8002840:	2b02      	cmp	r3, #2
 8002842:	d905      	bls.n	8002850 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002844:	2303      	movs	r3, #3
 8002846:	e0ab      	b.n	80029a0 <HAL_RCC_OscConfig+0x610>
 8002848:	40021000 	.word	0x40021000
 800284c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002850:	4b55      	ldr	r3, [pc, #340]	@ (80029a8 <HAL_RCC_OscConfig+0x618>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002858:	2b00      	cmp	r3, #0
 800285a:	d1ec      	bne.n	8002836 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800285c:	4b52      	ldr	r3, [pc, #328]	@ (80029a8 <HAL_RCC_OscConfig+0x618>)
 800285e:	68da      	ldr	r2, [r3, #12]
 8002860:	4b52      	ldr	r3, [pc, #328]	@ (80029ac <HAL_RCC_OscConfig+0x61c>)
 8002862:	4013      	ands	r3, r2
 8002864:	687a      	ldr	r2, [r7, #4]
 8002866:	6a11      	ldr	r1, [r2, #32]
 8002868:	687a      	ldr	r2, [r7, #4]
 800286a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800286c:	3a01      	subs	r2, #1
 800286e:	0112      	lsls	r2, r2, #4
 8002870:	4311      	orrs	r1, r2
 8002872:	687a      	ldr	r2, [r7, #4]
 8002874:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002876:	0212      	lsls	r2, r2, #8
 8002878:	4311      	orrs	r1, r2
 800287a:	687a      	ldr	r2, [r7, #4]
 800287c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800287e:	0852      	lsrs	r2, r2, #1
 8002880:	3a01      	subs	r2, #1
 8002882:	0552      	lsls	r2, r2, #21
 8002884:	4311      	orrs	r1, r2
 8002886:	687a      	ldr	r2, [r7, #4]
 8002888:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800288a:	0852      	lsrs	r2, r2, #1
 800288c:	3a01      	subs	r2, #1
 800288e:	0652      	lsls	r2, r2, #25
 8002890:	4311      	orrs	r1, r2
 8002892:	687a      	ldr	r2, [r7, #4]
 8002894:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002896:	06d2      	lsls	r2, r2, #27
 8002898:	430a      	orrs	r2, r1
 800289a:	4943      	ldr	r1, [pc, #268]	@ (80029a8 <HAL_RCC_OscConfig+0x618>)
 800289c:	4313      	orrs	r3, r2
 800289e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80028a0:	4b41      	ldr	r3, [pc, #260]	@ (80029a8 <HAL_RCC_OscConfig+0x618>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4a40      	ldr	r2, [pc, #256]	@ (80029a8 <HAL_RCC_OscConfig+0x618>)
 80028a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80028aa:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80028ac:	4b3e      	ldr	r3, [pc, #248]	@ (80029a8 <HAL_RCC_OscConfig+0x618>)
 80028ae:	68db      	ldr	r3, [r3, #12]
 80028b0:	4a3d      	ldr	r2, [pc, #244]	@ (80029a8 <HAL_RCC_OscConfig+0x618>)
 80028b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80028b6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028b8:	f7ff f940 	bl	8001b3c <HAL_GetTick>
 80028bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028be:	e008      	b.n	80028d2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028c0:	f7ff f93c 	bl	8001b3c <HAL_GetTick>
 80028c4:	4602      	mov	r2, r0
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	1ad3      	subs	r3, r2, r3
 80028ca:	2b02      	cmp	r3, #2
 80028cc:	d901      	bls.n	80028d2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80028ce:	2303      	movs	r3, #3
 80028d0:	e066      	b.n	80029a0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028d2:	4b35      	ldr	r3, [pc, #212]	@ (80029a8 <HAL_RCC_OscConfig+0x618>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d0f0      	beq.n	80028c0 <HAL_RCC_OscConfig+0x530>
 80028de:	e05e      	b.n	800299e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028e0:	4b31      	ldr	r3, [pc, #196]	@ (80029a8 <HAL_RCC_OscConfig+0x618>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a30      	ldr	r2, [pc, #192]	@ (80029a8 <HAL_RCC_OscConfig+0x618>)
 80028e6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80028ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028ec:	f7ff f926 	bl	8001b3c <HAL_GetTick>
 80028f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028f2:	e008      	b.n	8002906 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028f4:	f7ff f922 	bl	8001b3c <HAL_GetTick>
 80028f8:	4602      	mov	r2, r0
 80028fa:	693b      	ldr	r3, [r7, #16]
 80028fc:	1ad3      	subs	r3, r2, r3
 80028fe:	2b02      	cmp	r3, #2
 8002900:	d901      	bls.n	8002906 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002902:	2303      	movs	r3, #3
 8002904:	e04c      	b.n	80029a0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002906:	4b28      	ldr	r3, [pc, #160]	@ (80029a8 <HAL_RCC_OscConfig+0x618>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800290e:	2b00      	cmp	r3, #0
 8002910:	d1f0      	bne.n	80028f4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002912:	4b25      	ldr	r3, [pc, #148]	@ (80029a8 <HAL_RCC_OscConfig+0x618>)
 8002914:	68da      	ldr	r2, [r3, #12]
 8002916:	4924      	ldr	r1, [pc, #144]	@ (80029a8 <HAL_RCC_OscConfig+0x618>)
 8002918:	4b25      	ldr	r3, [pc, #148]	@ (80029b0 <HAL_RCC_OscConfig+0x620>)
 800291a:	4013      	ands	r3, r2
 800291c:	60cb      	str	r3, [r1, #12]
 800291e:	e03e      	b.n	800299e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	69db      	ldr	r3, [r3, #28]
 8002924:	2b01      	cmp	r3, #1
 8002926:	d101      	bne.n	800292c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002928:	2301      	movs	r3, #1
 800292a:	e039      	b.n	80029a0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800292c:	4b1e      	ldr	r3, [pc, #120]	@ (80029a8 <HAL_RCC_OscConfig+0x618>)
 800292e:	68db      	ldr	r3, [r3, #12]
 8002930:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002932:	697b      	ldr	r3, [r7, #20]
 8002934:	f003 0203 	and.w	r2, r3, #3
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6a1b      	ldr	r3, [r3, #32]
 800293c:	429a      	cmp	r2, r3
 800293e:	d12c      	bne.n	800299a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002940:	697b      	ldr	r3, [r7, #20]
 8002942:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800294a:	3b01      	subs	r3, #1
 800294c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800294e:	429a      	cmp	r2, r3
 8002950:	d123      	bne.n	800299a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002952:	697b      	ldr	r3, [r7, #20]
 8002954:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800295c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800295e:	429a      	cmp	r2, r3
 8002960:	d11b      	bne.n	800299a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002962:	697b      	ldr	r3, [r7, #20]
 8002964:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800296c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800296e:	429a      	cmp	r2, r3
 8002970:	d113      	bne.n	800299a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002972:	697b      	ldr	r3, [r7, #20]
 8002974:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800297c:	085b      	lsrs	r3, r3, #1
 800297e:	3b01      	subs	r3, #1
 8002980:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002982:	429a      	cmp	r2, r3
 8002984:	d109      	bne.n	800299a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002986:	697b      	ldr	r3, [r7, #20]
 8002988:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002990:	085b      	lsrs	r3, r3, #1
 8002992:	3b01      	subs	r3, #1
 8002994:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002996:	429a      	cmp	r2, r3
 8002998:	d001      	beq.n	800299e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800299a:	2301      	movs	r3, #1
 800299c:	e000      	b.n	80029a0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800299e:	2300      	movs	r3, #0
}
 80029a0:	4618      	mov	r0, r3
 80029a2:	3720      	adds	r7, #32
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bd80      	pop	{r7, pc}
 80029a8:	40021000 	.word	0x40021000
 80029ac:	019f800c 	.word	0x019f800c
 80029b0:	feeefffc 	.word	0xfeeefffc

080029b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b086      	sub	sp, #24
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
 80029bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80029be:	2300      	movs	r3, #0
 80029c0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d101      	bne.n	80029cc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80029c8:	2301      	movs	r3, #1
 80029ca:	e11e      	b.n	8002c0a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80029cc:	4b91      	ldr	r3, [pc, #580]	@ (8002c14 <HAL_RCC_ClockConfig+0x260>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f003 030f 	and.w	r3, r3, #15
 80029d4:	683a      	ldr	r2, [r7, #0]
 80029d6:	429a      	cmp	r2, r3
 80029d8:	d910      	bls.n	80029fc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029da:	4b8e      	ldr	r3, [pc, #568]	@ (8002c14 <HAL_RCC_ClockConfig+0x260>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f023 020f 	bic.w	r2, r3, #15
 80029e2:	498c      	ldr	r1, [pc, #560]	@ (8002c14 <HAL_RCC_ClockConfig+0x260>)
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	4313      	orrs	r3, r2
 80029e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029ea:	4b8a      	ldr	r3, [pc, #552]	@ (8002c14 <HAL_RCC_ClockConfig+0x260>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f003 030f 	and.w	r3, r3, #15
 80029f2:	683a      	ldr	r2, [r7, #0]
 80029f4:	429a      	cmp	r2, r3
 80029f6:	d001      	beq.n	80029fc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80029f8:	2301      	movs	r3, #1
 80029fa:	e106      	b.n	8002c0a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f003 0301 	and.w	r3, r3, #1
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d073      	beq.n	8002af0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	2b03      	cmp	r3, #3
 8002a0e:	d129      	bne.n	8002a64 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a10:	4b81      	ldr	r3, [pc, #516]	@ (8002c18 <HAL_RCC_ClockConfig+0x264>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d101      	bne.n	8002a20 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	e0f4      	b.n	8002c0a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002a20:	f000 f99e 	bl	8002d60 <RCC_GetSysClockFreqFromPLLSource>
 8002a24:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002a26:	693b      	ldr	r3, [r7, #16]
 8002a28:	4a7c      	ldr	r2, [pc, #496]	@ (8002c1c <HAL_RCC_ClockConfig+0x268>)
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d93f      	bls.n	8002aae <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002a2e:	4b7a      	ldr	r3, [pc, #488]	@ (8002c18 <HAL_RCC_ClockConfig+0x264>)
 8002a30:	689b      	ldr	r3, [r3, #8]
 8002a32:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d009      	beq.n	8002a4e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d033      	beq.n	8002aae <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d12f      	bne.n	8002aae <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002a4e:	4b72      	ldr	r3, [pc, #456]	@ (8002c18 <HAL_RCC_ClockConfig+0x264>)
 8002a50:	689b      	ldr	r3, [r3, #8]
 8002a52:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002a56:	4a70      	ldr	r2, [pc, #448]	@ (8002c18 <HAL_RCC_ClockConfig+0x264>)
 8002a58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002a5c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002a5e:	2380      	movs	r3, #128	@ 0x80
 8002a60:	617b      	str	r3, [r7, #20]
 8002a62:	e024      	b.n	8002aae <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	685b      	ldr	r3, [r3, #4]
 8002a68:	2b02      	cmp	r3, #2
 8002a6a:	d107      	bne.n	8002a7c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a6c:	4b6a      	ldr	r3, [pc, #424]	@ (8002c18 <HAL_RCC_ClockConfig+0x264>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d109      	bne.n	8002a8c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002a78:	2301      	movs	r3, #1
 8002a7a:	e0c6      	b.n	8002c0a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a7c:	4b66      	ldr	r3, [pc, #408]	@ (8002c18 <HAL_RCC_ClockConfig+0x264>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d101      	bne.n	8002a8c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002a88:	2301      	movs	r3, #1
 8002a8a:	e0be      	b.n	8002c0a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002a8c:	f000 f8ce 	bl	8002c2c <HAL_RCC_GetSysClockFreq>
 8002a90:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002a92:	693b      	ldr	r3, [r7, #16]
 8002a94:	4a61      	ldr	r2, [pc, #388]	@ (8002c1c <HAL_RCC_ClockConfig+0x268>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d909      	bls.n	8002aae <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002a9a:	4b5f      	ldr	r3, [pc, #380]	@ (8002c18 <HAL_RCC_ClockConfig+0x264>)
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002aa2:	4a5d      	ldr	r2, [pc, #372]	@ (8002c18 <HAL_RCC_ClockConfig+0x264>)
 8002aa4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002aa8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002aaa:	2380      	movs	r3, #128	@ 0x80
 8002aac:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002aae:	4b5a      	ldr	r3, [pc, #360]	@ (8002c18 <HAL_RCC_ClockConfig+0x264>)
 8002ab0:	689b      	ldr	r3, [r3, #8]
 8002ab2:	f023 0203 	bic.w	r2, r3, #3
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	4957      	ldr	r1, [pc, #348]	@ (8002c18 <HAL_RCC_ClockConfig+0x264>)
 8002abc:	4313      	orrs	r3, r2
 8002abe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ac0:	f7ff f83c 	bl	8001b3c <HAL_GetTick>
 8002ac4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ac6:	e00a      	b.n	8002ade <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ac8:	f7ff f838 	bl	8001b3c <HAL_GetTick>
 8002acc:	4602      	mov	r2, r0
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	1ad3      	subs	r3, r2, r3
 8002ad2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d901      	bls.n	8002ade <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002ada:	2303      	movs	r3, #3
 8002adc:	e095      	b.n	8002c0a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ade:	4b4e      	ldr	r3, [pc, #312]	@ (8002c18 <HAL_RCC_ClockConfig+0x264>)
 8002ae0:	689b      	ldr	r3, [r3, #8]
 8002ae2:	f003 020c 	and.w	r2, r3, #12
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	009b      	lsls	r3, r3, #2
 8002aec:	429a      	cmp	r2, r3
 8002aee:	d1eb      	bne.n	8002ac8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f003 0302 	and.w	r3, r3, #2
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d023      	beq.n	8002b44 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f003 0304 	and.w	r3, r3, #4
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d005      	beq.n	8002b14 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b08:	4b43      	ldr	r3, [pc, #268]	@ (8002c18 <HAL_RCC_ClockConfig+0x264>)
 8002b0a:	689b      	ldr	r3, [r3, #8]
 8002b0c:	4a42      	ldr	r2, [pc, #264]	@ (8002c18 <HAL_RCC_ClockConfig+0x264>)
 8002b0e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002b12:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f003 0308 	and.w	r3, r3, #8
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d007      	beq.n	8002b30 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002b20:	4b3d      	ldr	r3, [pc, #244]	@ (8002c18 <HAL_RCC_ClockConfig+0x264>)
 8002b22:	689b      	ldr	r3, [r3, #8]
 8002b24:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002b28:	4a3b      	ldr	r2, [pc, #236]	@ (8002c18 <HAL_RCC_ClockConfig+0x264>)
 8002b2a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002b2e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b30:	4b39      	ldr	r3, [pc, #228]	@ (8002c18 <HAL_RCC_ClockConfig+0x264>)
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	689b      	ldr	r3, [r3, #8]
 8002b3c:	4936      	ldr	r1, [pc, #216]	@ (8002c18 <HAL_RCC_ClockConfig+0x264>)
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	608b      	str	r3, [r1, #8]
 8002b42:	e008      	b.n	8002b56 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	2b80      	cmp	r3, #128	@ 0x80
 8002b48:	d105      	bne.n	8002b56 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002b4a:	4b33      	ldr	r3, [pc, #204]	@ (8002c18 <HAL_RCC_ClockConfig+0x264>)
 8002b4c:	689b      	ldr	r3, [r3, #8]
 8002b4e:	4a32      	ldr	r2, [pc, #200]	@ (8002c18 <HAL_RCC_ClockConfig+0x264>)
 8002b50:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002b54:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b56:	4b2f      	ldr	r3, [pc, #188]	@ (8002c14 <HAL_RCC_ClockConfig+0x260>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f003 030f 	and.w	r3, r3, #15
 8002b5e:	683a      	ldr	r2, [r7, #0]
 8002b60:	429a      	cmp	r2, r3
 8002b62:	d21d      	bcs.n	8002ba0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b64:	4b2b      	ldr	r3, [pc, #172]	@ (8002c14 <HAL_RCC_ClockConfig+0x260>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f023 020f 	bic.w	r2, r3, #15
 8002b6c:	4929      	ldr	r1, [pc, #164]	@ (8002c14 <HAL_RCC_ClockConfig+0x260>)
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	4313      	orrs	r3, r2
 8002b72:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002b74:	f7fe ffe2 	bl	8001b3c <HAL_GetTick>
 8002b78:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b7a:	e00a      	b.n	8002b92 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b7c:	f7fe ffde 	bl	8001b3c <HAL_GetTick>
 8002b80:	4602      	mov	r2, r0
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	1ad3      	subs	r3, r2, r3
 8002b86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d901      	bls.n	8002b92 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002b8e:	2303      	movs	r3, #3
 8002b90:	e03b      	b.n	8002c0a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b92:	4b20      	ldr	r3, [pc, #128]	@ (8002c14 <HAL_RCC_ClockConfig+0x260>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f003 030f 	and.w	r3, r3, #15
 8002b9a:	683a      	ldr	r2, [r7, #0]
 8002b9c:	429a      	cmp	r2, r3
 8002b9e:	d1ed      	bne.n	8002b7c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f003 0304 	and.w	r3, r3, #4
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d008      	beq.n	8002bbe <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002bac:	4b1a      	ldr	r3, [pc, #104]	@ (8002c18 <HAL_RCC_ClockConfig+0x264>)
 8002bae:	689b      	ldr	r3, [r3, #8]
 8002bb0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	68db      	ldr	r3, [r3, #12]
 8002bb8:	4917      	ldr	r1, [pc, #92]	@ (8002c18 <HAL_RCC_ClockConfig+0x264>)
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f003 0308 	and.w	r3, r3, #8
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d009      	beq.n	8002bde <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002bca:	4b13      	ldr	r3, [pc, #76]	@ (8002c18 <HAL_RCC_ClockConfig+0x264>)
 8002bcc:	689b      	ldr	r3, [r3, #8]
 8002bce:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	691b      	ldr	r3, [r3, #16]
 8002bd6:	00db      	lsls	r3, r3, #3
 8002bd8:	490f      	ldr	r1, [pc, #60]	@ (8002c18 <HAL_RCC_ClockConfig+0x264>)
 8002bda:	4313      	orrs	r3, r2
 8002bdc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002bde:	f000 f825 	bl	8002c2c <HAL_RCC_GetSysClockFreq>
 8002be2:	4602      	mov	r2, r0
 8002be4:	4b0c      	ldr	r3, [pc, #48]	@ (8002c18 <HAL_RCC_ClockConfig+0x264>)
 8002be6:	689b      	ldr	r3, [r3, #8]
 8002be8:	091b      	lsrs	r3, r3, #4
 8002bea:	f003 030f 	and.w	r3, r3, #15
 8002bee:	490c      	ldr	r1, [pc, #48]	@ (8002c20 <HAL_RCC_ClockConfig+0x26c>)
 8002bf0:	5ccb      	ldrb	r3, [r1, r3]
 8002bf2:	f003 031f 	and.w	r3, r3, #31
 8002bf6:	fa22 f303 	lsr.w	r3, r2, r3
 8002bfa:	4a0a      	ldr	r2, [pc, #40]	@ (8002c24 <HAL_RCC_ClockConfig+0x270>)
 8002bfc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002bfe:	4b0a      	ldr	r3, [pc, #40]	@ (8002c28 <HAL_RCC_ClockConfig+0x274>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	4618      	mov	r0, r3
 8002c04:	f7fe ff4e 	bl	8001aa4 <HAL_InitTick>
 8002c08:	4603      	mov	r3, r0
}
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	3718      	adds	r7, #24
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bd80      	pop	{r7, pc}
 8002c12:	bf00      	nop
 8002c14:	40022000 	.word	0x40022000
 8002c18:	40021000 	.word	0x40021000
 8002c1c:	04c4b400 	.word	0x04c4b400
 8002c20:	080053bc 	.word	0x080053bc
 8002c24:	20000000 	.word	0x20000000
 8002c28:	20000004 	.word	0x20000004

08002c2c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	b087      	sub	sp, #28
 8002c30:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002c32:	4b2c      	ldr	r3, [pc, #176]	@ (8002ce4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c34:	689b      	ldr	r3, [r3, #8]
 8002c36:	f003 030c 	and.w	r3, r3, #12
 8002c3a:	2b04      	cmp	r3, #4
 8002c3c:	d102      	bne.n	8002c44 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002c3e:	4b2a      	ldr	r3, [pc, #168]	@ (8002ce8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002c40:	613b      	str	r3, [r7, #16]
 8002c42:	e047      	b.n	8002cd4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002c44:	4b27      	ldr	r3, [pc, #156]	@ (8002ce4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c46:	689b      	ldr	r3, [r3, #8]
 8002c48:	f003 030c 	and.w	r3, r3, #12
 8002c4c:	2b08      	cmp	r3, #8
 8002c4e:	d102      	bne.n	8002c56 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002c50:	4b26      	ldr	r3, [pc, #152]	@ (8002cec <HAL_RCC_GetSysClockFreq+0xc0>)
 8002c52:	613b      	str	r3, [r7, #16]
 8002c54:	e03e      	b.n	8002cd4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002c56:	4b23      	ldr	r3, [pc, #140]	@ (8002ce4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c58:	689b      	ldr	r3, [r3, #8]
 8002c5a:	f003 030c 	and.w	r3, r3, #12
 8002c5e:	2b0c      	cmp	r3, #12
 8002c60:	d136      	bne.n	8002cd0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002c62:	4b20      	ldr	r3, [pc, #128]	@ (8002ce4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c64:	68db      	ldr	r3, [r3, #12]
 8002c66:	f003 0303 	and.w	r3, r3, #3
 8002c6a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002c6c:	4b1d      	ldr	r3, [pc, #116]	@ (8002ce4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c6e:	68db      	ldr	r3, [r3, #12]
 8002c70:	091b      	lsrs	r3, r3, #4
 8002c72:	f003 030f 	and.w	r3, r3, #15
 8002c76:	3301      	adds	r3, #1
 8002c78:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	2b03      	cmp	r3, #3
 8002c7e:	d10c      	bne.n	8002c9a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002c80:	4a1a      	ldr	r2, [pc, #104]	@ (8002cec <HAL_RCC_GetSysClockFreq+0xc0>)
 8002c82:	68bb      	ldr	r3, [r7, #8]
 8002c84:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c88:	4a16      	ldr	r2, [pc, #88]	@ (8002ce4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c8a:	68d2      	ldr	r2, [r2, #12]
 8002c8c:	0a12      	lsrs	r2, r2, #8
 8002c8e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002c92:	fb02 f303 	mul.w	r3, r2, r3
 8002c96:	617b      	str	r3, [r7, #20]
      break;
 8002c98:	e00c      	b.n	8002cb4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002c9a:	4a13      	ldr	r2, [pc, #76]	@ (8002ce8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002c9c:	68bb      	ldr	r3, [r7, #8]
 8002c9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ca2:	4a10      	ldr	r2, [pc, #64]	@ (8002ce4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002ca4:	68d2      	ldr	r2, [r2, #12]
 8002ca6:	0a12      	lsrs	r2, r2, #8
 8002ca8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002cac:	fb02 f303 	mul.w	r3, r2, r3
 8002cb0:	617b      	str	r3, [r7, #20]
      break;
 8002cb2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002cb4:	4b0b      	ldr	r3, [pc, #44]	@ (8002ce4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002cb6:	68db      	ldr	r3, [r3, #12]
 8002cb8:	0e5b      	lsrs	r3, r3, #25
 8002cba:	f003 0303 	and.w	r3, r3, #3
 8002cbe:	3301      	adds	r3, #1
 8002cc0:	005b      	lsls	r3, r3, #1
 8002cc2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002cc4:	697a      	ldr	r2, [r7, #20]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ccc:	613b      	str	r3, [r7, #16]
 8002cce:	e001      	b.n	8002cd4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002cd4:	693b      	ldr	r3, [r7, #16]
}
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	371c      	adds	r7, #28
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce0:	4770      	bx	lr
 8002ce2:	bf00      	nop
 8002ce4:	40021000 	.word	0x40021000
 8002ce8:	00f42400 	.word	0x00f42400
 8002cec:	007a1200 	.word	0x007a1200

08002cf0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002cf4:	4b03      	ldr	r3, [pc, #12]	@ (8002d04 <HAL_RCC_GetHCLKFreq+0x14>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
}
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d00:	4770      	bx	lr
 8002d02:	bf00      	nop
 8002d04:	20000000 	.word	0x20000000

08002d08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002d0c:	f7ff fff0 	bl	8002cf0 <HAL_RCC_GetHCLKFreq>
 8002d10:	4602      	mov	r2, r0
 8002d12:	4b06      	ldr	r3, [pc, #24]	@ (8002d2c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d14:	689b      	ldr	r3, [r3, #8]
 8002d16:	0a1b      	lsrs	r3, r3, #8
 8002d18:	f003 0307 	and.w	r3, r3, #7
 8002d1c:	4904      	ldr	r1, [pc, #16]	@ (8002d30 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002d1e:	5ccb      	ldrb	r3, [r1, r3]
 8002d20:	f003 031f 	and.w	r3, r3, #31
 8002d24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d28:	4618      	mov	r0, r3
 8002d2a:	bd80      	pop	{r7, pc}
 8002d2c:	40021000 	.word	0x40021000
 8002d30:	080053cc 	.word	0x080053cc

08002d34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002d38:	f7ff ffda 	bl	8002cf0 <HAL_RCC_GetHCLKFreq>
 8002d3c:	4602      	mov	r2, r0
 8002d3e:	4b06      	ldr	r3, [pc, #24]	@ (8002d58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	0adb      	lsrs	r3, r3, #11
 8002d44:	f003 0307 	and.w	r3, r3, #7
 8002d48:	4904      	ldr	r1, [pc, #16]	@ (8002d5c <HAL_RCC_GetPCLK2Freq+0x28>)
 8002d4a:	5ccb      	ldrb	r3, [r1, r3]
 8002d4c:	f003 031f 	and.w	r3, r3, #31
 8002d50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d54:	4618      	mov	r0, r3
 8002d56:	bd80      	pop	{r7, pc}
 8002d58:	40021000 	.word	0x40021000
 8002d5c:	080053cc 	.word	0x080053cc

08002d60 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b087      	sub	sp, #28
 8002d64:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002d66:	4b1e      	ldr	r3, [pc, #120]	@ (8002de0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002d68:	68db      	ldr	r3, [r3, #12]
 8002d6a:	f003 0303 	and.w	r3, r3, #3
 8002d6e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002d70:	4b1b      	ldr	r3, [pc, #108]	@ (8002de0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002d72:	68db      	ldr	r3, [r3, #12]
 8002d74:	091b      	lsrs	r3, r3, #4
 8002d76:	f003 030f 	and.w	r3, r3, #15
 8002d7a:	3301      	adds	r3, #1
 8002d7c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002d7e:	693b      	ldr	r3, [r7, #16]
 8002d80:	2b03      	cmp	r3, #3
 8002d82:	d10c      	bne.n	8002d9e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002d84:	4a17      	ldr	r2, [pc, #92]	@ (8002de4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d8c:	4a14      	ldr	r2, [pc, #80]	@ (8002de0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002d8e:	68d2      	ldr	r2, [r2, #12]
 8002d90:	0a12      	lsrs	r2, r2, #8
 8002d92:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002d96:	fb02 f303 	mul.w	r3, r2, r3
 8002d9a:	617b      	str	r3, [r7, #20]
    break;
 8002d9c:	e00c      	b.n	8002db8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002d9e:	4a12      	ldr	r2, [pc, #72]	@ (8002de8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002da6:	4a0e      	ldr	r2, [pc, #56]	@ (8002de0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002da8:	68d2      	ldr	r2, [r2, #12]
 8002daa:	0a12      	lsrs	r2, r2, #8
 8002dac:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002db0:	fb02 f303 	mul.w	r3, r2, r3
 8002db4:	617b      	str	r3, [r7, #20]
    break;
 8002db6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002db8:	4b09      	ldr	r3, [pc, #36]	@ (8002de0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002dba:	68db      	ldr	r3, [r3, #12]
 8002dbc:	0e5b      	lsrs	r3, r3, #25
 8002dbe:	f003 0303 	and.w	r3, r3, #3
 8002dc2:	3301      	adds	r3, #1
 8002dc4:	005b      	lsls	r3, r3, #1
 8002dc6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002dc8:	697a      	ldr	r2, [r7, #20]
 8002dca:	68bb      	ldr	r3, [r7, #8]
 8002dcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dd0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002dd2:	687b      	ldr	r3, [r7, #4]
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	371c      	adds	r7, #28
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dde:	4770      	bx	lr
 8002de0:	40021000 	.word	0x40021000
 8002de4:	007a1200 	.word	0x007a1200
 8002de8:	00f42400 	.word	0x00f42400

08002dec <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b086      	sub	sp, #24
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002df4:	2300      	movs	r3, #0
 8002df6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002df8:	2300      	movs	r3, #0
 8002dfa:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	f000 8098 	beq.w	8002f3a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e0e:	4b43      	ldr	r3, [pc, #268]	@ (8002f1c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d10d      	bne.n	8002e36 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e1a:	4b40      	ldr	r3, [pc, #256]	@ (8002f1c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e1e:	4a3f      	ldr	r2, [pc, #252]	@ (8002f1c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e24:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e26:	4b3d      	ldr	r3, [pc, #244]	@ (8002f1c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e2e:	60bb      	str	r3, [r7, #8]
 8002e30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e32:	2301      	movs	r3, #1
 8002e34:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e36:	4b3a      	ldr	r3, [pc, #232]	@ (8002f20 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4a39      	ldr	r2, [pc, #228]	@ (8002f20 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002e3c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e40:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002e42:	f7fe fe7b 	bl	8001b3c <HAL_GetTick>
 8002e46:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002e48:	e009      	b.n	8002e5e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e4a:	f7fe fe77 	bl	8001b3c <HAL_GetTick>
 8002e4e:	4602      	mov	r2, r0
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	1ad3      	subs	r3, r2, r3
 8002e54:	2b02      	cmp	r3, #2
 8002e56:	d902      	bls.n	8002e5e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002e58:	2303      	movs	r3, #3
 8002e5a:	74fb      	strb	r3, [r7, #19]
        break;
 8002e5c:	e005      	b.n	8002e6a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002e5e:	4b30      	ldr	r3, [pc, #192]	@ (8002f20 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d0ef      	beq.n	8002e4a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8002e6a:	7cfb      	ldrb	r3, [r7, #19]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d159      	bne.n	8002f24 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002e70:	4b2a      	ldr	r3, [pc, #168]	@ (8002f1c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e76:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e7a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002e7c:	697b      	ldr	r3, [r7, #20]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d01e      	beq.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e86:	697a      	ldr	r2, [r7, #20]
 8002e88:	429a      	cmp	r2, r3
 8002e8a:	d019      	beq.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002e8c:	4b23      	ldr	r3, [pc, #140]	@ (8002f1c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e92:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002e96:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002e98:	4b20      	ldr	r3, [pc, #128]	@ (8002f1c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002e9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e9e:	4a1f      	ldr	r2, [pc, #124]	@ (8002f1c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002ea0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ea4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002ea8:	4b1c      	ldr	r3, [pc, #112]	@ (8002f1c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002eaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002eae:	4a1b      	ldr	r2, [pc, #108]	@ (8002f1c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002eb0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002eb4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002eb8:	4a18      	ldr	r2, [pc, #96]	@ (8002f1c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002eba:	697b      	ldr	r3, [r7, #20]
 8002ebc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002ec0:	697b      	ldr	r3, [r7, #20]
 8002ec2:	f003 0301 	and.w	r3, r3, #1
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d016      	beq.n	8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eca:	f7fe fe37 	bl	8001b3c <HAL_GetTick>
 8002ece:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ed0:	e00b      	b.n	8002eea <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ed2:	f7fe fe33 	bl	8001b3c <HAL_GetTick>
 8002ed6:	4602      	mov	r2, r0
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	1ad3      	subs	r3, r2, r3
 8002edc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d902      	bls.n	8002eea <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8002ee4:	2303      	movs	r3, #3
 8002ee6:	74fb      	strb	r3, [r7, #19]
            break;
 8002ee8:	e006      	b.n	8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002eea:	4b0c      	ldr	r3, [pc, #48]	@ (8002f1c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002eec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ef0:	f003 0302 	and.w	r3, r3, #2
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d0ec      	beq.n	8002ed2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002ef8:	7cfb      	ldrb	r3, [r7, #19]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d10b      	bne.n	8002f16 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002efe:	4b07      	ldr	r3, [pc, #28]	@ (8002f1c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002f00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f04:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f0c:	4903      	ldr	r1, [pc, #12]	@ (8002f1c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002f14:	e008      	b.n	8002f28 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002f16:	7cfb      	ldrb	r3, [r7, #19]
 8002f18:	74bb      	strb	r3, [r7, #18]
 8002f1a:	e005      	b.n	8002f28 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002f1c:	40021000 	.word	0x40021000
 8002f20:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f24:	7cfb      	ldrb	r3, [r7, #19]
 8002f26:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002f28:	7c7b      	ldrb	r3, [r7, #17]
 8002f2a:	2b01      	cmp	r3, #1
 8002f2c:	d105      	bne.n	8002f3a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f2e:	4ba7      	ldr	r3, [pc, #668]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f32:	4aa6      	ldr	r2, [pc, #664]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f34:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f38:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f003 0301 	and.w	r3, r3, #1
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d00a      	beq.n	8002f5c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002f46:	4ba1      	ldr	r3, [pc, #644]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f4c:	f023 0203 	bic.w	r2, r3, #3
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	499d      	ldr	r1, [pc, #628]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f56:	4313      	orrs	r3, r2
 8002f58:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f003 0302 	and.w	r3, r3, #2
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d00a      	beq.n	8002f7e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002f68:	4b98      	ldr	r3, [pc, #608]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f6e:	f023 020c 	bic.w	r2, r3, #12
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	689b      	ldr	r3, [r3, #8]
 8002f76:	4995      	ldr	r1, [pc, #596]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f003 0304 	and.w	r3, r3, #4
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d00a      	beq.n	8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002f8a:	4b90      	ldr	r3, [pc, #576]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f90:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	68db      	ldr	r3, [r3, #12]
 8002f98:	498c      	ldr	r1, [pc, #560]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f003 0308 	and.w	r3, r3, #8
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d00a      	beq.n	8002fc2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002fac:	4b87      	ldr	r3, [pc, #540]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002fae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fb2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	691b      	ldr	r3, [r3, #16]
 8002fba:	4984      	ldr	r1, [pc, #528]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f003 0310 	and.w	r3, r3, #16
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d00a      	beq.n	8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002fce:	4b7f      	ldr	r3, [pc, #508]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002fd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fd4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	695b      	ldr	r3, [r3, #20]
 8002fdc:	497b      	ldr	r1, [pc, #492]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002fde:	4313      	orrs	r3, r2
 8002fe0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f003 0320 	and.w	r3, r3, #32
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d00a      	beq.n	8003006 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002ff0:	4b76      	ldr	r3, [pc, #472]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002ff2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ff6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	699b      	ldr	r3, [r3, #24]
 8002ffe:	4973      	ldr	r1, [pc, #460]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003000:	4313      	orrs	r3, r2
 8003002:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800300e:	2b00      	cmp	r3, #0
 8003010:	d00a      	beq.n	8003028 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003012:	4b6e      	ldr	r3, [pc, #440]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003014:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003018:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	69db      	ldr	r3, [r3, #28]
 8003020:	496a      	ldr	r1, [pc, #424]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003022:	4313      	orrs	r3, r2
 8003024:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003030:	2b00      	cmp	r3, #0
 8003032:	d00a      	beq.n	800304a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003034:	4b65      	ldr	r3, [pc, #404]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003036:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800303a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6a1b      	ldr	r3, [r3, #32]
 8003042:	4962      	ldr	r1, [pc, #392]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003044:	4313      	orrs	r3, r2
 8003046:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003052:	2b00      	cmp	r3, #0
 8003054:	d00a      	beq.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003056:	4b5d      	ldr	r3, [pc, #372]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003058:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800305c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003064:	4959      	ldr	r1, [pc, #356]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003066:	4313      	orrs	r3, r2
 8003068:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003074:	2b00      	cmp	r3, #0
 8003076:	d00a      	beq.n	800308e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003078:	4b54      	ldr	r3, [pc, #336]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800307a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800307e:	f023 0203 	bic.w	r2, r3, #3
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003086:	4951      	ldr	r1, [pc, #324]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003088:	4313      	orrs	r3, r2
 800308a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003096:	2b00      	cmp	r3, #0
 8003098:	d00a      	beq.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800309a:	4b4c      	ldr	r3, [pc, #304]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800309c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030a0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030a8:	4948      	ldr	r1, [pc, #288]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030aa:	4313      	orrs	r3, r2
 80030ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d015      	beq.n	80030e8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80030bc:	4b43      	ldr	r3, [pc, #268]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030c2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030ca:	4940      	ldr	r1, [pc, #256]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030cc:	4313      	orrs	r3, r2
 80030ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80030da:	d105      	bne.n	80030e8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80030dc:	4b3b      	ldr	r3, [pc, #236]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030de:	68db      	ldr	r3, [r3, #12]
 80030e0:	4a3a      	ldr	r2, [pc, #232]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80030e6:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d015      	beq.n	8003120 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80030f4:	4b35      	ldr	r3, [pc, #212]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030fa:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003102:	4932      	ldr	r1, [pc, #200]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003104:	4313      	orrs	r3, r2
 8003106:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800310e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003112:	d105      	bne.n	8003120 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003114:	4b2d      	ldr	r3, [pc, #180]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003116:	68db      	ldr	r3, [r3, #12]
 8003118:	4a2c      	ldr	r2, [pc, #176]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800311a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800311e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003128:	2b00      	cmp	r3, #0
 800312a:	d015      	beq.n	8003158 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800312c:	4b27      	ldr	r3, [pc, #156]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800312e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003132:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800313a:	4924      	ldr	r1, [pc, #144]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800313c:	4313      	orrs	r3, r2
 800313e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003146:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800314a:	d105      	bne.n	8003158 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800314c:	4b1f      	ldr	r3, [pc, #124]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800314e:	68db      	ldr	r3, [r3, #12]
 8003150:	4a1e      	ldr	r2, [pc, #120]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003152:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003156:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003160:	2b00      	cmp	r3, #0
 8003162:	d015      	beq.n	8003190 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003164:	4b19      	ldr	r3, [pc, #100]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003166:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800316a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003172:	4916      	ldr	r1, [pc, #88]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003174:	4313      	orrs	r3, r2
 8003176:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800317e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003182:	d105      	bne.n	8003190 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003184:	4b11      	ldr	r3, [pc, #68]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003186:	68db      	ldr	r3, [r3, #12]
 8003188:	4a10      	ldr	r2, [pc, #64]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800318a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800318e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003198:	2b00      	cmp	r3, #0
 800319a:	d019      	beq.n	80031d0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800319c:	4b0b      	ldr	r3, [pc, #44]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800319e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031a2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031aa:	4908      	ldr	r1, [pc, #32]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031ac:	4313      	orrs	r3, r2
 80031ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80031ba:	d109      	bne.n	80031d0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80031bc:	4b03      	ldr	r3, [pc, #12]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031be:	68db      	ldr	r3, [r3, #12]
 80031c0:	4a02      	ldr	r2, [pc, #8]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80031c6:	60d3      	str	r3, [r2, #12]
 80031c8:	e002      	b.n	80031d0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80031ca:	bf00      	nop
 80031cc:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d015      	beq.n	8003208 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80031dc:	4b29      	ldr	r3, [pc, #164]	@ (8003284 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80031de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031e2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031ea:	4926      	ldr	r1, [pc, #152]	@ (8003284 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80031ec:	4313      	orrs	r3, r2
 80031ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031f6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80031fa:	d105      	bne.n	8003208 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80031fc:	4b21      	ldr	r3, [pc, #132]	@ (8003284 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80031fe:	68db      	ldr	r3, [r3, #12]
 8003200:	4a20      	ldr	r2, [pc, #128]	@ (8003284 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003202:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003206:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003210:	2b00      	cmp	r3, #0
 8003212:	d015      	beq.n	8003240 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8003214:	4b1b      	ldr	r3, [pc, #108]	@ (8003284 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003216:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800321a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003222:	4918      	ldr	r1, [pc, #96]	@ (8003284 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003224:	4313      	orrs	r3, r2
 8003226:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800322e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003232:	d105      	bne.n	8003240 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003234:	4b13      	ldr	r3, [pc, #76]	@ (8003284 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003236:	68db      	ldr	r3, [r3, #12]
 8003238:	4a12      	ldr	r2, [pc, #72]	@ (8003284 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800323a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800323e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003248:	2b00      	cmp	r3, #0
 800324a:	d015      	beq.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800324c:	4b0d      	ldr	r3, [pc, #52]	@ (8003284 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800324e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003252:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800325a:	490a      	ldr	r1, [pc, #40]	@ (8003284 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800325c:	4313      	orrs	r3, r2
 800325e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003266:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800326a:	d105      	bne.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800326c:	4b05      	ldr	r3, [pc, #20]	@ (8003284 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800326e:	68db      	ldr	r3, [r3, #12]
 8003270:	4a04      	ldr	r2, [pc, #16]	@ (8003284 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003272:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003276:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003278:	7cbb      	ldrb	r3, [r7, #18]
}
 800327a:	4618      	mov	r0, r3
 800327c:	3718      	adds	r7, #24
 800327e:	46bd      	mov	sp, r7
 8003280:	bd80      	pop	{r7, pc}
 8003282:	bf00      	nop
 8003284:	40021000 	.word	0x40021000

08003288 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b082      	sub	sp, #8
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2b00      	cmp	r3, #0
 8003294:	d101      	bne.n	800329a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003296:	2301      	movs	r3, #1
 8003298:	e042      	b.n	8003320 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d106      	bne.n	80032b2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2200      	movs	r2, #0
 80032a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80032ac:	6878      	ldr	r0, [r7, #4]
 80032ae:	f7fe fb0f 	bl	80018d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2224      	movs	r2, #36	@ 0x24
 80032b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	681a      	ldr	r2, [r3, #0]
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f022 0201 	bic.w	r2, r2, #1
 80032c8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d002      	beq.n	80032d8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80032d2:	6878      	ldr	r0, [r7, #4]
 80032d4:	f000 ff14 	bl	8004100 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80032d8:	6878      	ldr	r0, [r7, #4]
 80032da:	f000 fc15 	bl	8003b08 <UART_SetConfig>
 80032de:	4603      	mov	r3, r0
 80032e0:	2b01      	cmp	r3, #1
 80032e2:	d101      	bne.n	80032e8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80032e4:	2301      	movs	r3, #1
 80032e6:	e01b      	b.n	8003320 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	685a      	ldr	r2, [r3, #4]
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80032f6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	689a      	ldr	r2, [r3, #8]
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003306:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f042 0201 	orr.w	r2, r2, #1
 8003316:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003318:	6878      	ldr	r0, [r7, #4]
 800331a:	f000 ff93 	bl	8004244 <UART_CheckIdleState>
 800331e:	4603      	mov	r3, r0
}
 8003320:	4618      	mov	r0, r3
 8003322:	3708      	adds	r7, #8
 8003324:	46bd      	mov	sp, r7
 8003326:	bd80      	pop	{r7, pc}

08003328 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b08a      	sub	sp, #40	@ 0x28
 800332c:	af02      	add	r7, sp, #8
 800332e:	60f8      	str	r0, [r7, #12]
 8003330:	60b9      	str	r1, [r7, #8]
 8003332:	603b      	str	r3, [r7, #0]
 8003334:	4613      	mov	r3, r2
 8003336:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800333e:	2b20      	cmp	r3, #32
 8003340:	d17b      	bne.n	800343a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8003342:	68bb      	ldr	r3, [r7, #8]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d002      	beq.n	800334e <HAL_UART_Transmit+0x26>
 8003348:	88fb      	ldrh	r3, [r7, #6]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d101      	bne.n	8003352 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800334e:	2301      	movs	r3, #1
 8003350:	e074      	b.n	800343c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	2200      	movs	r2, #0
 8003356:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	2221      	movs	r2, #33	@ 0x21
 800335e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003362:	f7fe fbeb 	bl	8001b3c <HAL_GetTick>
 8003366:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	88fa      	ldrh	r2, [r7, #6]
 800336c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	88fa      	ldrh	r2, [r7, #6]
 8003374:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	689b      	ldr	r3, [r3, #8]
 800337c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003380:	d108      	bne.n	8003394 <HAL_UART_Transmit+0x6c>
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	691b      	ldr	r3, [r3, #16]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d104      	bne.n	8003394 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800338a:	2300      	movs	r3, #0
 800338c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800338e:	68bb      	ldr	r3, [r7, #8]
 8003390:	61bb      	str	r3, [r7, #24]
 8003392:	e003      	b.n	800339c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003394:	68bb      	ldr	r3, [r7, #8]
 8003396:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003398:	2300      	movs	r3, #0
 800339a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800339c:	e030      	b.n	8003400 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	9300      	str	r3, [sp, #0]
 80033a2:	697b      	ldr	r3, [r7, #20]
 80033a4:	2200      	movs	r2, #0
 80033a6:	2180      	movs	r1, #128	@ 0x80
 80033a8:	68f8      	ldr	r0, [r7, #12]
 80033aa:	f000 fff5 	bl	8004398 <UART_WaitOnFlagUntilTimeout>
 80033ae:	4603      	mov	r3, r0
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d005      	beq.n	80033c0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	2220      	movs	r2, #32
 80033b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80033bc:	2303      	movs	r3, #3
 80033be:	e03d      	b.n	800343c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80033c0:	69fb      	ldr	r3, [r7, #28]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d10b      	bne.n	80033de <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80033c6:	69bb      	ldr	r3, [r7, #24]
 80033c8:	881b      	ldrh	r3, [r3, #0]
 80033ca:	461a      	mov	r2, r3
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80033d4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80033d6:	69bb      	ldr	r3, [r7, #24]
 80033d8:	3302      	adds	r3, #2
 80033da:	61bb      	str	r3, [r7, #24]
 80033dc:	e007      	b.n	80033ee <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80033de:	69fb      	ldr	r3, [r7, #28]
 80033e0:	781a      	ldrb	r2, [r3, #0]
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80033e8:	69fb      	ldr	r3, [r7, #28]
 80033ea:	3301      	adds	r3, #1
 80033ec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80033f4:	b29b      	uxth	r3, r3
 80033f6:	3b01      	subs	r3, #1
 80033f8:	b29a      	uxth	r2, r3
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003406:	b29b      	uxth	r3, r3
 8003408:	2b00      	cmp	r3, #0
 800340a:	d1c8      	bne.n	800339e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	9300      	str	r3, [sp, #0]
 8003410:	697b      	ldr	r3, [r7, #20]
 8003412:	2200      	movs	r2, #0
 8003414:	2140      	movs	r1, #64	@ 0x40
 8003416:	68f8      	ldr	r0, [r7, #12]
 8003418:	f000 ffbe 	bl	8004398 <UART_WaitOnFlagUntilTimeout>
 800341c:	4603      	mov	r3, r0
 800341e:	2b00      	cmp	r3, #0
 8003420:	d005      	beq.n	800342e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	2220      	movs	r2, #32
 8003426:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800342a:	2303      	movs	r3, #3
 800342c:	e006      	b.n	800343c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	2220      	movs	r2, #32
 8003432:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8003436:	2300      	movs	r3, #0
 8003438:	e000      	b.n	800343c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800343a:	2302      	movs	r3, #2
  }
}
 800343c:	4618      	mov	r0, r3
 800343e:	3720      	adds	r7, #32
 8003440:	46bd      	mov	sp, r7
 8003442:	bd80      	pop	{r7, pc}

08003444 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b0ba      	sub	sp, #232	@ 0xe8
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	69db      	ldr	r3, [r3, #28]
 8003452:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	689b      	ldr	r3, [r3, #8]
 8003466:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800346a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800346e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8003472:	4013      	ands	r3, r2
 8003474:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8003478:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800347c:	2b00      	cmp	r3, #0
 800347e:	d11b      	bne.n	80034b8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003480:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003484:	f003 0320 	and.w	r3, r3, #32
 8003488:	2b00      	cmp	r3, #0
 800348a:	d015      	beq.n	80034b8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800348c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003490:	f003 0320 	and.w	r3, r3, #32
 8003494:	2b00      	cmp	r3, #0
 8003496:	d105      	bne.n	80034a4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003498:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800349c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d009      	beq.n	80034b8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	f000 8300 	beq.w	8003aae <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	4798      	blx	r3
      }
      return;
 80034b6:	e2fa      	b.n	8003aae <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80034b8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80034bc:	2b00      	cmp	r3, #0
 80034be:	f000 8123 	beq.w	8003708 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80034c2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80034c6:	4b8d      	ldr	r3, [pc, #564]	@ (80036fc <HAL_UART_IRQHandler+0x2b8>)
 80034c8:	4013      	ands	r3, r2
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d106      	bne.n	80034dc <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80034ce:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80034d2:	4b8b      	ldr	r3, [pc, #556]	@ (8003700 <HAL_UART_IRQHandler+0x2bc>)
 80034d4:	4013      	ands	r3, r2
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	f000 8116 	beq.w	8003708 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80034dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80034e0:	f003 0301 	and.w	r3, r3, #1
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d011      	beq.n	800350c <HAL_UART_IRQHandler+0xc8>
 80034e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80034ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d00b      	beq.n	800350c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	2201      	movs	r2, #1
 80034fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003502:	f043 0201 	orr.w	r2, r3, #1
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800350c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003510:	f003 0302 	and.w	r3, r3, #2
 8003514:	2b00      	cmp	r3, #0
 8003516:	d011      	beq.n	800353c <HAL_UART_IRQHandler+0xf8>
 8003518:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800351c:	f003 0301 	and.w	r3, r3, #1
 8003520:	2b00      	cmp	r3, #0
 8003522:	d00b      	beq.n	800353c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	2202      	movs	r2, #2
 800352a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003532:	f043 0204 	orr.w	r2, r3, #4
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800353c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003540:	f003 0304 	and.w	r3, r3, #4
 8003544:	2b00      	cmp	r3, #0
 8003546:	d011      	beq.n	800356c <HAL_UART_IRQHandler+0x128>
 8003548:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800354c:	f003 0301 	and.w	r3, r3, #1
 8003550:	2b00      	cmp	r3, #0
 8003552:	d00b      	beq.n	800356c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	2204      	movs	r2, #4
 800355a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003562:	f043 0202 	orr.w	r2, r3, #2
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800356c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003570:	f003 0308 	and.w	r3, r3, #8
 8003574:	2b00      	cmp	r3, #0
 8003576:	d017      	beq.n	80035a8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8003578:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800357c:	f003 0320 	and.w	r3, r3, #32
 8003580:	2b00      	cmp	r3, #0
 8003582:	d105      	bne.n	8003590 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8003584:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8003588:	4b5c      	ldr	r3, [pc, #368]	@ (80036fc <HAL_UART_IRQHandler+0x2b8>)
 800358a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800358c:	2b00      	cmp	r3, #0
 800358e:	d00b      	beq.n	80035a8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	2208      	movs	r2, #8
 8003596:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800359e:	f043 0208 	orr.w	r2, r3, #8
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80035a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80035ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d012      	beq.n	80035da <HAL_UART_IRQHandler+0x196>
 80035b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80035b8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d00c      	beq.n	80035da <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80035c8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035d0:	f043 0220 	orr.w	r2, r3, #32
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	f000 8266 	beq.w	8003ab2 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80035e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80035ea:	f003 0320 	and.w	r3, r3, #32
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d013      	beq.n	800361a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80035f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80035f6:	f003 0320 	and.w	r3, r3, #32
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d105      	bne.n	800360a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80035fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003602:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003606:	2b00      	cmp	r3, #0
 8003608:	d007      	beq.n	800361a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800360e:	2b00      	cmp	r3, #0
 8003610:	d003      	beq.n	800361a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003616:	6878      	ldr	r0, [r7, #4]
 8003618:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003620:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	689b      	ldr	r3, [r3, #8]
 800362a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800362e:	2b40      	cmp	r3, #64	@ 0x40
 8003630:	d005      	beq.n	800363e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003632:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003636:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800363a:	2b00      	cmp	r3, #0
 800363c:	d054      	beq.n	80036e8 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800363e:	6878      	ldr	r0, [r7, #4]
 8003640:	f000 ff17 	bl	8004472 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	689b      	ldr	r3, [r3, #8]
 800364a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800364e:	2b40      	cmp	r3, #64	@ 0x40
 8003650:	d146      	bne.n	80036e0 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	3308      	adds	r3, #8
 8003658:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800365c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003660:	e853 3f00 	ldrex	r3, [r3]
 8003664:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003668:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800366c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003670:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	3308      	adds	r3, #8
 800367a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800367e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003682:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003686:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800368a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800368e:	e841 2300 	strex	r3, r2, [r1]
 8003692:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003696:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800369a:	2b00      	cmp	r3, #0
 800369c:	d1d9      	bne.n	8003652 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d017      	beq.n	80036d8 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036ae:	4a15      	ldr	r2, [pc, #84]	@ (8003704 <HAL_UART_IRQHandler+0x2c0>)
 80036b0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036b8:	4618      	mov	r0, r3
 80036ba:	f7fe fbb3 	bl	8001e24 <HAL_DMA_Abort_IT>
 80036be:	4603      	mov	r3, r0
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d019      	beq.n	80036f8 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036cc:	687a      	ldr	r2, [r7, #4]
 80036ce:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80036d2:	4610      	mov	r0, r2
 80036d4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036d6:	e00f      	b.n	80036f8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80036d8:	6878      	ldr	r0, [r7, #4]
 80036da:	f000 f9ff 	bl	8003adc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036de:	e00b      	b.n	80036f8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80036e0:	6878      	ldr	r0, [r7, #4]
 80036e2:	f000 f9fb 	bl	8003adc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036e6:	e007      	b.n	80036f8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80036e8:	6878      	ldr	r0, [r7, #4]
 80036ea:	f000 f9f7 	bl	8003adc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2200      	movs	r2, #0
 80036f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80036f6:	e1dc      	b.n	8003ab2 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036f8:	bf00      	nop
    return;
 80036fa:	e1da      	b.n	8003ab2 <HAL_UART_IRQHandler+0x66e>
 80036fc:	10000001 	.word	0x10000001
 8003700:	04000120 	.word	0x04000120
 8003704:	0800453f 	.word	0x0800453f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800370c:	2b01      	cmp	r3, #1
 800370e:	f040 8170 	bne.w	80039f2 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003712:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003716:	f003 0310 	and.w	r3, r3, #16
 800371a:	2b00      	cmp	r3, #0
 800371c:	f000 8169 	beq.w	80039f2 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003720:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003724:	f003 0310 	and.w	r3, r3, #16
 8003728:	2b00      	cmp	r3, #0
 800372a:	f000 8162 	beq.w	80039f2 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	2210      	movs	r2, #16
 8003734:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003740:	2b40      	cmp	r3, #64	@ 0x40
 8003742:	f040 80d8 	bne.w	80038f6 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003754:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003758:	2b00      	cmp	r3, #0
 800375a:	f000 80af 	beq.w	80038bc <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003764:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003768:	429a      	cmp	r2, r3
 800376a:	f080 80a7 	bcs.w	80038bc <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003774:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f003 0320 	and.w	r3, r3, #32
 8003786:	2b00      	cmp	r3, #0
 8003788:	f040 8087 	bne.w	800389a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003794:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003798:	e853 3f00 	ldrex	r3, [r3]
 800379c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80037a0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80037a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80037a8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	461a      	mov	r2, r3
 80037b2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80037b6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80037ba:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037be:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80037c2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80037c6:	e841 2300 	strex	r3, r2, [r1]
 80037ca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80037ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d1da      	bne.n	800378c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	3308      	adds	r3, #8
 80037dc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037de:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80037e0:	e853 3f00 	ldrex	r3, [r3]
 80037e4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80037e6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80037e8:	f023 0301 	bic.w	r3, r3, #1
 80037ec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	3308      	adds	r3, #8
 80037f6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80037fa:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80037fe:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003800:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003802:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003806:	e841 2300 	strex	r3, r2, [r1]
 800380a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800380c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800380e:	2b00      	cmp	r3, #0
 8003810:	d1e1      	bne.n	80037d6 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	3308      	adds	r3, #8
 8003818:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800381a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800381c:	e853 3f00 	ldrex	r3, [r3]
 8003820:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003822:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003824:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003828:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	3308      	adds	r3, #8
 8003832:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003836:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003838:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800383a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800383c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800383e:	e841 2300 	strex	r3, r2, [r1]
 8003842:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003844:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003846:	2b00      	cmp	r3, #0
 8003848:	d1e3      	bne.n	8003812 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2220      	movs	r2, #32
 800384e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2200      	movs	r2, #0
 8003856:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800385e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003860:	e853 3f00 	ldrex	r3, [r3]
 8003864:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003866:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003868:	f023 0310 	bic.w	r3, r3, #16
 800386c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	461a      	mov	r2, r3
 8003876:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800387a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800387c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800387e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003880:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003882:	e841 2300 	strex	r3, r2, [r1]
 8003886:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003888:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800388a:	2b00      	cmp	r3, #0
 800388c:	d1e4      	bne.n	8003858 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003894:	4618      	mov	r0, r3
 8003896:	f7fe fa6c 	bl	8001d72 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2202      	movs	r2, #2
 800389e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80038ac:	b29b      	uxth	r3, r3
 80038ae:	1ad3      	subs	r3, r2, r3
 80038b0:	b29b      	uxth	r3, r3
 80038b2:	4619      	mov	r1, r3
 80038b4:	6878      	ldr	r0, [r7, #4]
 80038b6:	f000 f91b 	bl	8003af0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80038ba:	e0fc      	b.n	8003ab6 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80038c2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80038c6:	429a      	cmp	r2, r3
 80038c8:	f040 80f5 	bne.w	8003ab6 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f003 0320 	and.w	r3, r3, #32
 80038da:	2b20      	cmp	r3, #32
 80038dc:	f040 80eb 	bne.w	8003ab6 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2202      	movs	r2, #2
 80038e4:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80038ec:	4619      	mov	r1, r3
 80038ee:	6878      	ldr	r0, [r7, #4]
 80038f0:	f000 f8fe 	bl	8003af0 <HAL_UARTEx_RxEventCallback>
      return;
 80038f4:	e0df      	b.n	8003ab6 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003902:	b29b      	uxth	r3, r3
 8003904:	1ad3      	subs	r3, r2, r3
 8003906:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003910:	b29b      	uxth	r3, r3
 8003912:	2b00      	cmp	r3, #0
 8003914:	f000 80d1 	beq.w	8003aba <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8003918:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800391c:	2b00      	cmp	r3, #0
 800391e:	f000 80cc 	beq.w	8003aba <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003928:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800392a:	e853 3f00 	ldrex	r3, [r3]
 800392e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003930:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003932:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003936:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	461a      	mov	r2, r3
 8003940:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003944:	647b      	str	r3, [r7, #68]	@ 0x44
 8003946:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003948:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800394a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800394c:	e841 2300 	strex	r3, r2, [r1]
 8003950:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003952:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003954:	2b00      	cmp	r3, #0
 8003956:	d1e4      	bne.n	8003922 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	3308      	adds	r3, #8
 800395e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003962:	e853 3f00 	ldrex	r3, [r3]
 8003966:	623b      	str	r3, [r7, #32]
   return(result);
 8003968:	6a3b      	ldr	r3, [r7, #32]
 800396a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800396e:	f023 0301 	bic.w	r3, r3, #1
 8003972:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	3308      	adds	r3, #8
 800397c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003980:	633a      	str	r2, [r7, #48]	@ 0x30
 8003982:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003984:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003986:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003988:	e841 2300 	strex	r3, r2, [r1]
 800398c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800398e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003990:	2b00      	cmp	r3, #0
 8003992:	d1e1      	bne.n	8003958 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2220      	movs	r2, #32
 8003998:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2200      	movs	r2, #0
 80039a0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2200      	movs	r2, #0
 80039a6:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	e853 3f00 	ldrex	r3, [r3]
 80039b4:	60fb      	str	r3, [r7, #12]
   return(result);
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	f023 0310 	bic.w	r3, r3, #16
 80039bc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	461a      	mov	r2, r3
 80039c6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80039ca:	61fb      	str	r3, [r7, #28]
 80039cc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039ce:	69b9      	ldr	r1, [r7, #24]
 80039d0:	69fa      	ldr	r2, [r7, #28]
 80039d2:	e841 2300 	strex	r3, r2, [r1]
 80039d6:	617b      	str	r3, [r7, #20]
   return(result);
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d1e4      	bne.n	80039a8 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2202      	movs	r2, #2
 80039e2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80039e4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80039e8:	4619      	mov	r1, r3
 80039ea:	6878      	ldr	r0, [r7, #4]
 80039ec:	f000 f880 	bl	8003af0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80039f0:	e063      	b.n	8003aba <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80039f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80039f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d00e      	beq.n	8003a1c <HAL_UART_IRQHandler+0x5d8>
 80039fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003a02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d008      	beq.n	8003a1c <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003a12:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003a14:	6878      	ldr	r0, [r7, #4]
 8003a16:	f000 fdcf 	bl	80045b8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003a1a:	e051      	b.n	8003ac0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8003a1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d014      	beq.n	8003a52 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8003a28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d105      	bne.n	8003a40 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8003a34:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003a38:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d008      	beq.n	8003a52 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d03a      	beq.n	8003abe <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003a4c:	6878      	ldr	r0, [r7, #4]
 8003a4e:	4798      	blx	r3
    }
    return;
 8003a50:	e035      	b.n	8003abe <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003a52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d009      	beq.n	8003a72 <HAL_UART_IRQHandler+0x62e>
 8003a5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d003      	beq.n	8003a72 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8003a6a:	6878      	ldr	r0, [r7, #4]
 8003a6c:	f000 fd79 	bl	8004562 <UART_EndTransmit_IT>
    return;
 8003a70:	e026      	b.n	8003ac0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8003a72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a76:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d009      	beq.n	8003a92 <HAL_UART_IRQHandler+0x64e>
 8003a7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a82:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d003      	beq.n	8003a92 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8003a8a:	6878      	ldr	r0, [r7, #4]
 8003a8c:	f000 fda8 	bl	80045e0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003a90:	e016      	b.n	8003ac0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8003a92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a96:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d010      	beq.n	8003ac0 <HAL_UART_IRQHandler+0x67c>
 8003a9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	da0c      	bge.n	8003ac0 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8003aa6:	6878      	ldr	r0, [r7, #4]
 8003aa8:	f000 fd90 	bl	80045cc <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003aac:	e008      	b.n	8003ac0 <HAL_UART_IRQHandler+0x67c>
      return;
 8003aae:	bf00      	nop
 8003ab0:	e006      	b.n	8003ac0 <HAL_UART_IRQHandler+0x67c>
    return;
 8003ab2:	bf00      	nop
 8003ab4:	e004      	b.n	8003ac0 <HAL_UART_IRQHandler+0x67c>
      return;
 8003ab6:	bf00      	nop
 8003ab8:	e002      	b.n	8003ac0 <HAL_UART_IRQHandler+0x67c>
      return;
 8003aba:	bf00      	nop
 8003abc:	e000      	b.n	8003ac0 <HAL_UART_IRQHandler+0x67c>
    return;
 8003abe:	bf00      	nop
  }
}
 8003ac0:	37e8      	adds	r7, #232	@ 0xe8
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	bd80      	pop	{r7, pc}
 8003ac6:	bf00      	nop

08003ac8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	b083      	sub	sp, #12
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003ad0:	bf00      	nop
 8003ad2:	370c      	adds	r7, #12
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ada:	4770      	bx	lr

08003adc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003adc:	b480      	push	{r7}
 8003ade:	b083      	sub	sp, #12
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003ae4:	bf00      	nop
 8003ae6:	370c      	adds	r7, #12
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aee:	4770      	bx	lr

08003af0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003af0:	b480      	push	{r7}
 8003af2:	b083      	sub	sp, #12
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
 8003af8:	460b      	mov	r3, r1
 8003afa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003afc:	bf00      	nop
 8003afe:	370c      	adds	r7, #12
 8003b00:	46bd      	mov	sp, r7
 8003b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b06:	4770      	bx	lr

08003b08 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b0c:	b08c      	sub	sp, #48	@ 0x30
 8003b0e:	af00      	add	r7, sp, #0
 8003b10:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b12:	2300      	movs	r3, #0
 8003b14:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003b18:	697b      	ldr	r3, [r7, #20]
 8003b1a:	689a      	ldr	r2, [r3, #8]
 8003b1c:	697b      	ldr	r3, [r7, #20]
 8003b1e:	691b      	ldr	r3, [r3, #16]
 8003b20:	431a      	orrs	r2, r3
 8003b22:	697b      	ldr	r3, [r7, #20]
 8003b24:	695b      	ldr	r3, [r3, #20]
 8003b26:	431a      	orrs	r2, r3
 8003b28:	697b      	ldr	r3, [r7, #20]
 8003b2a:	69db      	ldr	r3, [r3, #28]
 8003b2c:	4313      	orrs	r3, r2
 8003b2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003b30:	697b      	ldr	r3, [r7, #20]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	681a      	ldr	r2, [r3, #0]
 8003b36:	4baa      	ldr	r3, [pc, #680]	@ (8003de0 <UART_SetConfig+0x2d8>)
 8003b38:	4013      	ands	r3, r2
 8003b3a:	697a      	ldr	r2, [r7, #20]
 8003b3c:	6812      	ldr	r2, [r2, #0]
 8003b3e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003b40:	430b      	orrs	r3, r1
 8003b42:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b44:	697b      	ldr	r3, [r7, #20]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003b4e:	697b      	ldr	r3, [r7, #20]
 8003b50:	68da      	ldr	r2, [r3, #12]
 8003b52:	697b      	ldr	r3, [r7, #20]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	430a      	orrs	r2, r1
 8003b58:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003b5a:	697b      	ldr	r3, [r7, #20]
 8003b5c:	699b      	ldr	r3, [r3, #24]
 8003b5e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003b60:	697b      	ldr	r3, [r7, #20]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4a9f      	ldr	r2, [pc, #636]	@ (8003de4 <UART_SetConfig+0x2dc>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d004      	beq.n	8003b74 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003b6a:	697b      	ldr	r3, [r7, #20]
 8003b6c:	6a1b      	ldr	r3, [r3, #32]
 8003b6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b70:	4313      	orrs	r3, r2
 8003b72:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003b74:	697b      	ldr	r3, [r7, #20]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	689b      	ldr	r3, [r3, #8]
 8003b7a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8003b7e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8003b82:	697a      	ldr	r2, [r7, #20]
 8003b84:	6812      	ldr	r2, [r2, #0]
 8003b86:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003b88:	430b      	orrs	r3, r1
 8003b8a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003b8c:	697b      	ldr	r3, [r7, #20]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b92:	f023 010f 	bic.w	r1, r3, #15
 8003b96:	697b      	ldr	r3, [r7, #20]
 8003b98:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	430a      	orrs	r2, r1
 8003ba0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4a90      	ldr	r2, [pc, #576]	@ (8003de8 <UART_SetConfig+0x2e0>)
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d125      	bne.n	8003bf8 <UART_SetConfig+0xf0>
 8003bac:	4b8f      	ldr	r3, [pc, #572]	@ (8003dec <UART_SetConfig+0x2e4>)
 8003bae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bb2:	f003 0303 	and.w	r3, r3, #3
 8003bb6:	2b03      	cmp	r3, #3
 8003bb8:	d81a      	bhi.n	8003bf0 <UART_SetConfig+0xe8>
 8003bba:	a201      	add	r2, pc, #4	@ (adr r2, 8003bc0 <UART_SetConfig+0xb8>)
 8003bbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bc0:	08003bd1 	.word	0x08003bd1
 8003bc4:	08003be1 	.word	0x08003be1
 8003bc8:	08003bd9 	.word	0x08003bd9
 8003bcc:	08003be9 	.word	0x08003be9
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003bd6:	e116      	b.n	8003e06 <UART_SetConfig+0x2fe>
 8003bd8:	2302      	movs	r3, #2
 8003bda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003bde:	e112      	b.n	8003e06 <UART_SetConfig+0x2fe>
 8003be0:	2304      	movs	r3, #4
 8003be2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003be6:	e10e      	b.n	8003e06 <UART_SetConfig+0x2fe>
 8003be8:	2308      	movs	r3, #8
 8003bea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003bee:	e10a      	b.n	8003e06 <UART_SetConfig+0x2fe>
 8003bf0:	2310      	movs	r3, #16
 8003bf2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003bf6:	e106      	b.n	8003e06 <UART_SetConfig+0x2fe>
 8003bf8:	697b      	ldr	r3, [r7, #20]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	4a7c      	ldr	r2, [pc, #496]	@ (8003df0 <UART_SetConfig+0x2e8>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d138      	bne.n	8003c74 <UART_SetConfig+0x16c>
 8003c02:	4b7a      	ldr	r3, [pc, #488]	@ (8003dec <UART_SetConfig+0x2e4>)
 8003c04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c08:	f003 030c 	and.w	r3, r3, #12
 8003c0c:	2b0c      	cmp	r3, #12
 8003c0e:	d82d      	bhi.n	8003c6c <UART_SetConfig+0x164>
 8003c10:	a201      	add	r2, pc, #4	@ (adr r2, 8003c18 <UART_SetConfig+0x110>)
 8003c12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c16:	bf00      	nop
 8003c18:	08003c4d 	.word	0x08003c4d
 8003c1c:	08003c6d 	.word	0x08003c6d
 8003c20:	08003c6d 	.word	0x08003c6d
 8003c24:	08003c6d 	.word	0x08003c6d
 8003c28:	08003c5d 	.word	0x08003c5d
 8003c2c:	08003c6d 	.word	0x08003c6d
 8003c30:	08003c6d 	.word	0x08003c6d
 8003c34:	08003c6d 	.word	0x08003c6d
 8003c38:	08003c55 	.word	0x08003c55
 8003c3c:	08003c6d 	.word	0x08003c6d
 8003c40:	08003c6d 	.word	0x08003c6d
 8003c44:	08003c6d 	.word	0x08003c6d
 8003c48:	08003c65 	.word	0x08003c65
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c52:	e0d8      	b.n	8003e06 <UART_SetConfig+0x2fe>
 8003c54:	2302      	movs	r3, #2
 8003c56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c5a:	e0d4      	b.n	8003e06 <UART_SetConfig+0x2fe>
 8003c5c:	2304      	movs	r3, #4
 8003c5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c62:	e0d0      	b.n	8003e06 <UART_SetConfig+0x2fe>
 8003c64:	2308      	movs	r3, #8
 8003c66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c6a:	e0cc      	b.n	8003e06 <UART_SetConfig+0x2fe>
 8003c6c:	2310      	movs	r3, #16
 8003c6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c72:	e0c8      	b.n	8003e06 <UART_SetConfig+0x2fe>
 8003c74:	697b      	ldr	r3, [r7, #20]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4a5e      	ldr	r2, [pc, #376]	@ (8003df4 <UART_SetConfig+0x2ec>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d125      	bne.n	8003cca <UART_SetConfig+0x1c2>
 8003c7e:	4b5b      	ldr	r3, [pc, #364]	@ (8003dec <UART_SetConfig+0x2e4>)
 8003c80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c84:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003c88:	2b30      	cmp	r3, #48	@ 0x30
 8003c8a:	d016      	beq.n	8003cba <UART_SetConfig+0x1b2>
 8003c8c:	2b30      	cmp	r3, #48	@ 0x30
 8003c8e:	d818      	bhi.n	8003cc2 <UART_SetConfig+0x1ba>
 8003c90:	2b20      	cmp	r3, #32
 8003c92:	d00a      	beq.n	8003caa <UART_SetConfig+0x1a2>
 8003c94:	2b20      	cmp	r3, #32
 8003c96:	d814      	bhi.n	8003cc2 <UART_SetConfig+0x1ba>
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d002      	beq.n	8003ca2 <UART_SetConfig+0x19a>
 8003c9c:	2b10      	cmp	r3, #16
 8003c9e:	d008      	beq.n	8003cb2 <UART_SetConfig+0x1aa>
 8003ca0:	e00f      	b.n	8003cc2 <UART_SetConfig+0x1ba>
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003ca8:	e0ad      	b.n	8003e06 <UART_SetConfig+0x2fe>
 8003caa:	2302      	movs	r3, #2
 8003cac:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003cb0:	e0a9      	b.n	8003e06 <UART_SetConfig+0x2fe>
 8003cb2:	2304      	movs	r3, #4
 8003cb4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003cb8:	e0a5      	b.n	8003e06 <UART_SetConfig+0x2fe>
 8003cba:	2308      	movs	r3, #8
 8003cbc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003cc0:	e0a1      	b.n	8003e06 <UART_SetConfig+0x2fe>
 8003cc2:	2310      	movs	r3, #16
 8003cc4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003cc8:	e09d      	b.n	8003e06 <UART_SetConfig+0x2fe>
 8003cca:	697b      	ldr	r3, [r7, #20]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4a4a      	ldr	r2, [pc, #296]	@ (8003df8 <UART_SetConfig+0x2f0>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d125      	bne.n	8003d20 <UART_SetConfig+0x218>
 8003cd4:	4b45      	ldr	r3, [pc, #276]	@ (8003dec <UART_SetConfig+0x2e4>)
 8003cd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cda:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003cde:	2bc0      	cmp	r3, #192	@ 0xc0
 8003ce0:	d016      	beq.n	8003d10 <UART_SetConfig+0x208>
 8003ce2:	2bc0      	cmp	r3, #192	@ 0xc0
 8003ce4:	d818      	bhi.n	8003d18 <UART_SetConfig+0x210>
 8003ce6:	2b80      	cmp	r3, #128	@ 0x80
 8003ce8:	d00a      	beq.n	8003d00 <UART_SetConfig+0x1f8>
 8003cea:	2b80      	cmp	r3, #128	@ 0x80
 8003cec:	d814      	bhi.n	8003d18 <UART_SetConfig+0x210>
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d002      	beq.n	8003cf8 <UART_SetConfig+0x1f0>
 8003cf2:	2b40      	cmp	r3, #64	@ 0x40
 8003cf4:	d008      	beq.n	8003d08 <UART_SetConfig+0x200>
 8003cf6:	e00f      	b.n	8003d18 <UART_SetConfig+0x210>
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003cfe:	e082      	b.n	8003e06 <UART_SetConfig+0x2fe>
 8003d00:	2302      	movs	r3, #2
 8003d02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d06:	e07e      	b.n	8003e06 <UART_SetConfig+0x2fe>
 8003d08:	2304      	movs	r3, #4
 8003d0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d0e:	e07a      	b.n	8003e06 <UART_SetConfig+0x2fe>
 8003d10:	2308      	movs	r3, #8
 8003d12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d16:	e076      	b.n	8003e06 <UART_SetConfig+0x2fe>
 8003d18:	2310      	movs	r3, #16
 8003d1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d1e:	e072      	b.n	8003e06 <UART_SetConfig+0x2fe>
 8003d20:	697b      	ldr	r3, [r7, #20]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4a35      	ldr	r2, [pc, #212]	@ (8003dfc <UART_SetConfig+0x2f4>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d12a      	bne.n	8003d80 <UART_SetConfig+0x278>
 8003d2a:	4b30      	ldr	r3, [pc, #192]	@ (8003dec <UART_SetConfig+0x2e4>)
 8003d2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d30:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d34:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003d38:	d01a      	beq.n	8003d70 <UART_SetConfig+0x268>
 8003d3a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003d3e:	d81b      	bhi.n	8003d78 <UART_SetConfig+0x270>
 8003d40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d44:	d00c      	beq.n	8003d60 <UART_SetConfig+0x258>
 8003d46:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d4a:	d815      	bhi.n	8003d78 <UART_SetConfig+0x270>
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d003      	beq.n	8003d58 <UART_SetConfig+0x250>
 8003d50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d54:	d008      	beq.n	8003d68 <UART_SetConfig+0x260>
 8003d56:	e00f      	b.n	8003d78 <UART_SetConfig+0x270>
 8003d58:	2300      	movs	r3, #0
 8003d5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d5e:	e052      	b.n	8003e06 <UART_SetConfig+0x2fe>
 8003d60:	2302      	movs	r3, #2
 8003d62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d66:	e04e      	b.n	8003e06 <UART_SetConfig+0x2fe>
 8003d68:	2304      	movs	r3, #4
 8003d6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d6e:	e04a      	b.n	8003e06 <UART_SetConfig+0x2fe>
 8003d70:	2308      	movs	r3, #8
 8003d72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d76:	e046      	b.n	8003e06 <UART_SetConfig+0x2fe>
 8003d78:	2310      	movs	r3, #16
 8003d7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d7e:	e042      	b.n	8003e06 <UART_SetConfig+0x2fe>
 8003d80:	697b      	ldr	r3, [r7, #20]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4a17      	ldr	r2, [pc, #92]	@ (8003de4 <UART_SetConfig+0x2dc>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d13a      	bne.n	8003e00 <UART_SetConfig+0x2f8>
 8003d8a:	4b18      	ldr	r3, [pc, #96]	@ (8003dec <UART_SetConfig+0x2e4>)
 8003d8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d90:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003d94:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003d98:	d01a      	beq.n	8003dd0 <UART_SetConfig+0x2c8>
 8003d9a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003d9e:	d81b      	bhi.n	8003dd8 <UART_SetConfig+0x2d0>
 8003da0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003da4:	d00c      	beq.n	8003dc0 <UART_SetConfig+0x2b8>
 8003da6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003daa:	d815      	bhi.n	8003dd8 <UART_SetConfig+0x2d0>
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d003      	beq.n	8003db8 <UART_SetConfig+0x2b0>
 8003db0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003db4:	d008      	beq.n	8003dc8 <UART_SetConfig+0x2c0>
 8003db6:	e00f      	b.n	8003dd8 <UART_SetConfig+0x2d0>
 8003db8:	2300      	movs	r3, #0
 8003dba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003dbe:	e022      	b.n	8003e06 <UART_SetConfig+0x2fe>
 8003dc0:	2302      	movs	r3, #2
 8003dc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003dc6:	e01e      	b.n	8003e06 <UART_SetConfig+0x2fe>
 8003dc8:	2304      	movs	r3, #4
 8003dca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003dce:	e01a      	b.n	8003e06 <UART_SetConfig+0x2fe>
 8003dd0:	2308      	movs	r3, #8
 8003dd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003dd6:	e016      	b.n	8003e06 <UART_SetConfig+0x2fe>
 8003dd8:	2310      	movs	r3, #16
 8003dda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003dde:	e012      	b.n	8003e06 <UART_SetConfig+0x2fe>
 8003de0:	cfff69f3 	.word	0xcfff69f3
 8003de4:	40008000 	.word	0x40008000
 8003de8:	40013800 	.word	0x40013800
 8003dec:	40021000 	.word	0x40021000
 8003df0:	40004400 	.word	0x40004400
 8003df4:	40004800 	.word	0x40004800
 8003df8:	40004c00 	.word	0x40004c00
 8003dfc:	40005000 	.word	0x40005000
 8003e00:	2310      	movs	r3, #16
 8003e02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003e06:	697b      	ldr	r3, [r7, #20]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4aae      	ldr	r2, [pc, #696]	@ (80040c4 <UART_SetConfig+0x5bc>)
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	f040 8097 	bne.w	8003f40 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003e12:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003e16:	2b08      	cmp	r3, #8
 8003e18:	d823      	bhi.n	8003e62 <UART_SetConfig+0x35a>
 8003e1a:	a201      	add	r2, pc, #4	@ (adr r2, 8003e20 <UART_SetConfig+0x318>)
 8003e1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e20:	08003e45 	.word	0x08003e45
 8003e24:	08003e63 	.word	0x08003e63
 8003e28:	08003e4d 	.word	0x08003e4d
 8003e2c:	08003e63 	.word	0x08003e63
 8003e30:	08003e53 	.word	0x08003e53
 8003e34:	08003e63 	.word	0x08003e63
 8003e38:	08003e63 	.word	0x08003e63
 8003e3c:	08003e63 	.word	0x08003e63
 8003e40:	08003e5b 	.word	0x08003e5b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003e44:	f7fe ff60 	bl	8002d08 <HAL_RCC_GetPCLK1Freq>
 8003e48:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003e4a:	e010      	b.n	8003e6e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003e4c:	4b9e      	ldr	r3, [pc, #632]	@ (80040c8 <UART_SetConfig+0x5c0>)
 8003e4e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003e50:	e00d      	b.n	8003e6e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003e52:	f7fe feeb 	bl	8002c2c <HAL_RCC_GetSysClockFreq>
 8003e56:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003e58:	e009      	b.n	8003e6e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003e5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003e5e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003e60:	e005      	b.n	8003e6e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8003e62:	2300      	movs	r3, #0
 8003e64:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003e66:	2301      	movs	r3, #1
 8003e68:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003e6c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	f000 8130 	beq.w	80040d6 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003e76:	697b      	ldr	r3, [r7, #20]
 8003e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e7a:	4a94      	ldr	r2, [pc, #592]	@ (80040cc <UART_SetConfig+0x5c4>)
 8003e7c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003e80:	461a      	mov	r2, r3
 8003e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e84:	fbb3 f3f2 	udiv	r3, r3, r2
 8003e88:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003e8a:	697b      	ldr	r3, [r7, #20]
 8003e8c:	685a      	ldr	r2, [r3, #4]
 8003e8e:	4613      	mov	r3, r2
 8003e90:	005b      	lsls	r3, r3, #1
 8003e92:	4413      	add	r3, r2
 8003e94:	69ba      	ldr	r2, [r7, #24]
 8003e96:	429a      	cmp	r2, r3
 8003e98:	d305      	bcc.n	8003ea6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003e9a:	697b      	ldr	r3, [r7, #20]
 8003e9c:	685b      	ldr	r3, [r3, #4]
 8003e9e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003ea0:	69ba      	ldr	r2, [r7, #24]
 8003ea2:	429a      	cmp	r2, r3
 8003ea4:	d903      	bls.n	8003eae <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003eac:	e113      	b.n	80040d6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003eae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	60bb      	str	r3, [r7, #8]
 8003eb4:	60fa      	str	r2, [r7, #12]
 8003eb6:	697b      	ldr	r3, [r7, #20]
 8003eb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eba:	4a84      	ldr	r2, [pc, #528]	@ (80040cc <UART_SetConfig+0x5c4>)
 8003ebc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003ec0:	b29b      	uxth	r3, r3
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	603b      	str	r3, [r7, #0]
 8003ec6:	607a      	str	r2, [r7, #4]
 8003ec8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003ecc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003ed0:	f7fc fc42 	bl	8000758 <__aeabi_uldivmod>
 8003ed4:	4602      	mov	r2, r0
 8003ed6:	460b      	mov	r3, r1
 8003ed8:	4610      	mov	r0, r2
 8003eda:	4619      	mov	r1, r3
 8003edc:	f04f 0200 	mov.w	r2, #0
 8003ee0:	f04f 0300 	mov.w	r3, #0
 8003ee4:	020b      	lsls	r3, r1, #8
 8003ee6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003eea:	0202      	lsls	r2, r0, #8
 8003eec:	6979      	ldr	r1, [r7, #20]
 8003eee:	6849      	ldr	r1, [r1, #4]
 8003ef0:	0849      	lsrs	r1, r1, #1
 8003ef2:	2000      	movs	r0, #0
 8003ef4:	460c      	mov	r4, r1
 8003ef6:	4605      	mov	r5, r0
 8003ef8:	eb12 0804 	adds.w	r8, r2, r4
 8003efc:	eb43 0905 	adc.w	r9, r3, r5
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	2200      	movs	r2, #0
 8003f06:	469a      	mov	sl, r3
 8003f08:	4693      	mov	fp, r2
 8003f0a:	4652      	mov	r2, sl
 8003f0c:	465b      	mov	r3, fp
 8003f0e:	4640      	mov	r0, r8
 8003f10:	4649      	mov	r1, r9
 8003f12:	f7fc fc21 	bl	8000758 <__aeabi_uldivmod>
 8003f16:	4602      	mov	r2, r0
 8003f18:	460b      	mov	r3, r1
 8003f1a:	4613      	mov	r3, r2
 8003f1c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003f1e:	6a3b      	ldr	r3, [r7, #32]
 8003f20:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003f24:	d308      	bcc.n	8003f38 <UART_SetConfig+0x430>
 8003f26:	6a3b      	ldr	r3, [r7, #32]
 8003f28:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003f2c:	d204      	bcs.n	8003f38 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8003f2e:	697b      	ldr	r3, [r7, #20]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	6a3a      	ldr	r2, [r7, #32]
 8003f34:	60da      	str	r2, [r3, #12]
 8003f36:	e0ce      	b.n	80040d6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8003f38:	2301      	movs	r3, #1
 8003f3a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003f3e:	e0ca      	b.n	80040d6 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f40:	697b      	ldr	r3, [r7, #20]
 8003f42:	69db      	ldr	r3, [r3, #28]
 8003f44:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f48:	d166      	bne.n	8004018 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8003f4a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003f4e:	2b08      	cmp	r3, #8
 8003f50:	d827      	bhi.n	8003fa2 <UART_SetConfig+0x49a>
 8003f52:	a201      	add	r2, pc, #4	@ (adr r2, 8003f58 <UART_SetConfig+0x450>)
 8003f54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f58:	08003f7d 	.word	0x08003f7d
 8003f5c:	08003f85 	.word	0x08003f85
 8003f60:	08003f8d 	.word	0x08003f8d
 8003f64:	08003fa3 	.word	0x08003fa3
 8003f68:	08003f93 	.word	0x08003f93
 8003f6c:	08003fa3 	.word	0x08003fa3
 8003f70:	08003fa3 	.word	0x08003fa3
 8003f74:	08003fa3 	.word	0x08003fa3
 8003f78:	08003f9b 	.word	0x08003f9b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f7c:	f7fe fec4 	bl	8002d08 <HAL_RCC_GetPCLK1Freq>
 8003f80:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003f82:	e014      	b.n	8003fae <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003f84:	f7fe fed6 	bl	8002d34 <HAL_RCC_GetPCLK2Freq>
 8003f88:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003f8a:	e010      	b.n	8003fae <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003f8c:	4b4e      	ldr	r3, [pc, #312]	@ (80040c8 <UART_SetConfig+0x5c0>)
 8003f8e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003f90:	e00d      	b.n	8003fae <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f92:	f7fe fe4b 	bl	8002c2c <HAL_RCC_GetSysClockFreq>
 8003f96:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003f98:	e009      	b.n	8003fae <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f9a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003f9e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003fa0:	e005      	b.n	8003fae <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003fac:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	f000 8090 	beq.w	80040d6 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003fb6:	697b      	ldr	r3, [r7, #20]
 8003fb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fba:	4a44      	ldr	r2, [pc, #272]	@ (80040cc <UART_SetConfig+0x5c4>)
 8003fbc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003fc0:	461a      	mov	r2, r3
 8003fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fc4:	fbb3 f3f2 	udiv	r3, r3, r2
 8003fc8:	005a      	lsls	r2, r3, #1
 8003fca:	697b      	ldr	r3, [r7, #20]
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	085b      	lsrs	r3, r3, #1
 8003fd0:	441a      	add	r2, r3
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fda:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003fdc:	6a3b      	ldr	r3, [r7, #32]
 8003fde:	2b0f      	cmp	r3, #15
 8003fe0:	d916      	bls.n	8004010 <UART_SetConfig+0x508>
 8003fe2:	6a3b      	ldr	r3, [r7, #32]
 8003fe4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fe8:	d212      	bcs.n	8004010 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003fea:	6a3b      	ldr	r3, [r7, #32]
 8003fec:	b29b      	uxth	r3, r3
 8003fee:	f023 030f 	bic.w	r3, r3, #15
 8003ff2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003ff4:	6a3b      	ldr	r3, [r7, #32]
 8003ff6:	085b      	lsrs	r3, r3, #1
 8003ff8:	b29b      	uxth	r3, r3
 8003ffa:	f003 0307 	and.w	r3, r3, #7
 8003ffe:	b29a      	uxth	r2, r3
 8004000:	8bfb      	ldrh	r3, [r7, #30]
 8004002:	4313      	orrs	r3, r2
 8004004:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004006:	697b      	ldr	r3, [r7, #20]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	8bfa      	ldrh	r2, [r7, #30]
 800400c:	60da      	str	r2, [r3, #12]
 800400e:	e062      	b.n	80040d6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8004010:	2301      	movs	r3, #1
 8004012:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004016:	e05e      	b.n	80040d6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004018:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800401c:	2b08      	cmp	r3, #8
 800401e:	d828      	bhi.n	8004072 <UART_SetConfig+0x56a>
 8004020:	a201      	add	r2, pc, #4	@ (adr r2, 8004028 <UART_SetConfig+0x520>)
 8004022:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004026:	bf00      	nop
 8004028:	0800404d 	.word	0x0800404d
 800402c:	08004055 	.word	0x08004055
 8004030:	0800405d 	.word	0x0800405d
 8004034:	08004073 	.word	0x08004073
 8004038:	08004063 	.word	0x08004063
 800403c:	08004073 	.word	0x08004073
 8004040:	08004073 	.word	0x08004073
 8004044:	08004073 	.word	0x08004073
 8004048:	0800406b 	.word	0x0800406b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800404c:	f7fe fe5c 	bl	8002d08 <HAL_RCC_GetPCLK1Freq>
 8004050:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004052:	e014      	b.n	800407e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004054:	f7fe fe6e 	bl	8002d34 <HAL_RCC_GetPCLK2Freq>
 8004058:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800405a:	e010      	b.n	800407e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800405c:	4b1a      	ldr	r3, [pc, #104]	@ (80040c8 <UART_SetConfig+0x5c0>)
 800405e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004060:	e00d      	b.n	800407e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004062:	f7fe fde3 	bl	8002c2c <HAL_RCC_GetSysClockFreq>
 8004066:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004068:	e009      	b.n	800407e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800406a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800406e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004070:	e005      	b.n	800407e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8004072:	2300      	movs	r3, #0
 8004074:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004076:	2301      	movs	r3, #1
 8004078:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800407c:	bf00      	nop
    }

    if (pclk != 0U)
 800407e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004080:	2b00      	cmp	r3, #0
 8004082:	d028      	beq.n	80040d6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004084:	697b      	ldr	r3, [r7, #20]
 8004086:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004088:	4a10      	ldr	r2, [pc, #64]	@ (80040cc <UART_SetConfig+0x5c4>)
 800408a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800408e:	461a      	mov	r2, r3
 8004090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004092:	fbb3 f2f2 	udiv	r2, r3, r2
 8004096:	697b      	ldr	r3, [r7, #20]
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	085b      	lsrs	r3, r3, #1
 800409c:	441a      	add	r2, r3
 800409e:	697b      	ldr	r3, [r7, #20]
 80040a0:	685b      	ldr	r3, [r3, #4]
 80040a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80040a6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80040a8:	6a3b      	ldr	r3, [r7, #32]
 80040aa:	2b0f      	cmp	r3, #15
 80040ac:	d910      	bls.n	80040d0 <UART_SetConfig+0x5c8>
 80040ae:	6a3b      	ldr	r3, [r7, #32]
 80040b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040b4:	d20c      	bcs.n	80040d0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80040b6:	6a3b      	ldr	r3, [r7, #32]
 80040b8:	b29a      	uxth	r2, r3
 80040ba:	697b      	ldr	r3, [r7, #20]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	60da      	str	r2, [r3, #12]
 80040c0:	e009      	b.n	80040d6 <UART_SetConfig+0x5ce>
 80040c2:	bf00      	nop
 80040c4:	40008000 	.word	0x40008000
 80040c8:	00f42400 	.word	0x00f42400
 80040cc:	080053d4 	.word	0x080053d4
      }
      else
      {
        ret = HAL_ERROR;
 80040d0:	2301      	movs	r3, #1
 80040d2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80040d6:	697b      	ldr	r3, [r7, #20]
 80040d8:	2201      	movs	r2, #1
 80040da:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80040de:	697b      	ldr	r3, [r7, #20]
 80040e0:	2201      	movs	r2, #1
 80040e2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80040e6:	697b      	ldr	r3, [r7, #20]
 80040e8:	2200      	movs	r2, #0
 80040ea:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80040ec:	697b      	ldr	r3, [r7, #20]
 80040ee:	2200      	movs	r2, #0
 80040f0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80040f2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80040f6:	4618      	mov	r0, r3
 80040f8:	3730      	adds	r7, #48	@ 0x30
 80040fa:	46bd      	mov	sp, r7
 80040fc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08004100 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004100:	b480      	push	{r7}
 8004102:	b083      	sub	sp, #12
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800410c:	f003 0308 	and.w	r3, r3, #8
 8004110:	2b00      	cmp	r3, #0
 8004112:	d00a      	beq.n	800412a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	685b      	ldr	r3, [r3, #4]
 800411a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	430a      	orrs	r2, r1
 8004128:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800412e:	f003 0301 	and.w	r3, r3, #1
 8004132:	2b00      	cmp	r3, #0
 8004134:	d00a      	beq.n	800414c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	685b      	ldr	r3, [r3, #4]
 800413c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	430a      	orrs	r2, r1
 800414a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004150:	f003 0302 	and.w	r3, r3, #2
 8004154:	2b00      	cmp	r3, #0
 8004156:	d00a      	beq.n	800416e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	430a      	orrs	r2, r1
 800416c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004172:	f003 0304 	and.w	r3, r3, #4
 8004176:	2b00      	cmp	r3, #0
 8004178:	d00a      	beq.n	8004190 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	430a      	orrs	r2, r1
 800418e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004194:	f003 0310 	and.w	r3, r3, #16
 8004198:	2b00      	cmp	r3, #0
 800419a:	d00a      	beq.n	80041b2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	689b      	ldr	r3, [r3, #8]
 80041a2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	430a      	orrs	r2, r1
 80041b0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041b6:	f003 0320 	and.w	r3, r3, #32
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d00a      	beq.n	80041d4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	689b      	ldr	r3, [r3, #8]
 80041c4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	430a      	orrs	r2, r1
 80041d2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d01a      	beq.n	8004216 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	685b      	ldr	r3, [r3, #4]
 80041e6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	430a      	orrs	r2, r1
 80041f4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80041fe:	d10a      	bne.n	8004216 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	430a      	orrs	r2, r1
 8004214:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800421a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800421e:	2b00      	cmp	r3, #0
 8004220:	d00a      	beq.n	8004238 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	430a      	orrs	r2, r1
 8004236:	605a      	str	r2, [r3, #4]
  }
}
 8004238:	bf00      	nop
 800423a:	370c      	adds	r7, #12
 800423c:	46bd      	mov	sp, r7
 800423e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004242:	4770      	bx	lr

08004244 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b098      	sub	sp, #96	@ 0x60
 8004248:	af02      	add	r7, sp, #8
 800424a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2200      	movs	r2, #0
 8004250:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004254:	f7fd fc72 	bl	8001b3c <HAL_GetTick>
 8004258:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f003 0308 	and.w	r3, r3, #8
 8004264:	2b08      	cmp	r3, #8
 8004266:	d12f      	bne.n	80042c8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004268:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800426c:	9300      	str	r3, [sp, #0]
 800426e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004270:	2200      	movs	r2, #0
 8004272:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004276:	6878      	ldr	r0, [r7, #4]
 8004278:	f000 f88e 	bl	8004398 <UART_WaitOnFlagUntilTimeout>
 800427c:	4603      	mov	r3, r0
 800427e:	2b00      	cmp	r3, #0
 8004280:	d022      	beq.n	80042c8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004288:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800428a:	e853 3f00 	ldrex	r3, [r3]
 800428e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004290:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004292:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004296:	653b      	str	r3, [r7, #80]	@ 0x50
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	461a      	mov	r2, r3
 800429e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80042a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80042a2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042a4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80042a6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80042a8:	e841 2300 	strex	r3, r2, [r1]
 80042ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80042ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d1e6      	bne.n	8004282 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2220      	movs	r2, #32
 80042b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2200      	movs	r2, #0
 80042c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80042c4:	2303      	movs	r3, #3
 80042c6:	e063      	b.n	8004390 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f003 0304 	and.w	r3, r3, #4
 80042d2:	2b04      	cmp	r3, #4
 80042d4:	d149      	bne.n	800436a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80042d6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80042da:	9300      	str	r3, [sp, #0]
 80042dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80042de:	2200      	movs	r2, #0
 80042e0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80042e4:	6878      	ldr	r0, [r7, #4]
 80042e6:	f000 f857 	bl	8004398 <UART_WaitOnFlagUntilTimeout>
 80042ea:	4603      	mov	r3, r0
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d03c      	beq.n	800436a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042f8:	e853 3f00 	ldrex	r3, [r3]
 80042fc:	623b      	str	r3, [r7, #32]
   return(result);
 80042fe:	6a3b      	ldr	r3, [r7, #32]
 8004300:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004304:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	461a      	mov	r2, r3
 800430c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800430e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004310:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004312:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004314:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004316:	e841 2300 	strex	r3, r2, [r1]
 800431a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800431c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800431e:	2b00      	cmp	r3, #0
 8004320:	d1e6      	bne.n	80042f0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	3308      	adds	r3, #8
 8004328:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800432a:	693b      	ldr	r3, [r7, #16]
 800432c:	e853 3f00 	ldrex	r3, [r3]
 8004330:	60fb      	str	r3, [r7, #12]
   return(result);
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	f023 0301 	bic.w	r3, r3, #1
 8004338:	64bb      	str	r3, [r7, #72]	@ 0x48
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	3308      	adds	r3, #8
 8004340:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004342:	61fa      	str	r2, [r7, #28]
 8004344:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004346:	69b9      	ldr	r1, [r7, #24]
 8004348:	69fa      	ldr	r2, [r7, #28]
 800434a:	e841 2300 	strex	r3, r2, [r1]
 800434e:	617b      	str	r3, [r7, #20]
   return(result);
 8004350:	697b      	ldr	r3, [r7, #20]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d1e5      	bne.n	8004322 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2220      	movs	r2, #32
 800435a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2200      	movs	r2, #0
 8004362:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004366:	2303      	movs	r3, #3
 8004368:	e012      	b.n	8004390 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2220      	movs	r2, #32
 800436e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2220      	movs	r2, #32
 8004376:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2200      	movs	r2, #0
 800437e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2200      	movs	r2, #0
 8004384:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2200      	movs	r2, #0
 800438a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800438e:	2300      	movs	r3, #0
}
 8004390:	4618      	mov	r0, r3
 8004392:	3758      	adds	r7, #88	@ 0x58
 8004394:	46bd      	mov	sp, r7
 8004396:	bd80      	pop	{r7, pc}

08004398 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b084      	sub	sp, #16
 800439c:	af00      	add	r7, sp, #0
 800439e:	60f8      	str	r0, [r7, #12]
 80043a0:	60b9      	str	r1, [r7, #8]
 80043a2:	603b      	str	r3, [r7, #0]
 80043a4:	4613      	mov	r3, r2
 80043a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043a8:	e04f      	b.n	800444a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043aa:	69bb      	ldr	r3, [r7, #24]
 80043ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043b0:	d04b      	beq.n	800444a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043b2:	f7fd fbc3 	bl	8001b3c <HAL_GetTick>
 80043b6:	4602      	mov	r2, r0
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	1ad3      	subs	r3, r2, r3
 80043bc:	69ba      	ldr	r2, [r7, #24]
 80043be:	429a      	cmp	r2, r3
 80043c0:	d302      	bcc.n	80043c8 <UART_WaitOnFlagUntilTimeout+0x30>
 80043c2:	69bb      	ldr	r3, [r7, #24]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d101      	bne.n	80043cc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80043c8:	2303      	movs	r3, #3
 80043ca:	e04e      	b.n	800446a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f003 0304 	and.w	r3, r3, #4
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d037      	beq.n	800444a <UART_WaitOnFlagUntilTimeout+0xb2>
 80043da:	68bb      	ldr	r3, [r7, #8]
 80043dc:	2b80      	cmp	r3, #128	@ 0x80
 80043de:	d034      	beq.n	800444a <UART_WaitOnFlagUntilTimeout+0xb2>
 80043e0:	68bb      	ldr	r3, [r7, #8]
 80043e2:	2b40      	cmp	r3, #64	@ 0x40
 80043e4:	d031      	beq.n	800444a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	69db      	ldr	r3, [r3, #28]
 80043ec:	f003 0308 	and.w	r3, r3, #8
 80043f0:	2b08      	cmp	r3, #8
 80043f2:	d110      	bne.n	8004416 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	2208      	movs	r2, #8
 80043fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80043fc:	68f8      	ldr	r0, [r7, #12]
 80043fe:	f000 f838 	bl	8004472 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	2208      	movs	r2, #8
 8004406:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	2200      	movs	r2, #0
 800440e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8004412:	2301      	movs	r3, #1
 8004414:	e029      	b.n	800446a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	69db      	ldr	r3, [r3, #28]
 800441c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004420:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004424:	d111      	bne.n	800444a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800442e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004430:	68f8      	ldr	r0, [r7, #12]
 8004432:	f000 f81e 	bl	8004472 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	2220      	movs	r2, #32
 800443a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	2200      	movs	r2, #0
 8004442:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8004446:	2303      	movs	r3, #3
 8004448:	e00f      	b.n	800446a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	69da      	ldr	r2, [r3, #28]
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	4013      	ands	r3, r2
 8004454:	68ba      	ldr	r2, [r7, #8]
 8004456:	429a      	cmp	r2, r3
 8004458:	bf0c      	ite	eq
 800445a:	2301      	moveq	r3, #1
 800445c:	2300      	movne	r3, #0
 800445e:	b2db      	uxtb	r3, r3
 8004460:	461a      	mov	r2, r3
 8004462:	79fb      	ldrb	r3, [r7, #7]
 8004464:	429a      	cmp	r2, r3
 8004466:	d0a0      	beq.n	80043aa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004468:	2300      	movs	r3, #0
}
 800446a:	4618      	mov	r0, r3
 800446c:	3710      	adds	r7, #16
 800446e:	46bd      	mov	sp, r7
 8004470:	bd80      	pop	{r7, pc}

08004472 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004472:	b480      	push	{r7}
 8004474:	b095      	sub	sp, #84	@ 0x54
 8004476:	af00      	add	r7, sp, #0
 8004478:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004480:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004482:	e853 3f00 	ldrex	r3, [r3]
 8004486:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800448a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800448e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	461a      	mov	r2, r3
 8004496:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004498:	643b      	str	r3, [r7, #64]	@ 0x40
 800449a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800449c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800449e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80044a0:	e841 2300 	strex	r3, r2, [r1]
 80044a4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80044a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d1e6      	bne.n	800447a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	3308      	adds	r3, #8
 80044b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044b4:	6a3b      	ldr	r3, [r7, #32]
 80044b6:	e853 3f00 	ldrex	r3, [r3]
 80044ba:	61fb      	str	r3, [r7, #28]
   return(result);
 80044bc:	69fb      	ldr	r3, [r7, #28]
 80044be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80044c2:	f023 0301 	bic.w	r3, r3, #1
 80044c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	3308      	adds	r3, #8
 80044ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80044d0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80044d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80044d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80044d8:	e841 2300 	strex	r3, r2, [r1]
 80044dc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80044de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d1e3      	bne.n	80044ac <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80044e8:	2b01      	cmp	r3, #1
 80044ea:	d118      	bne.n	800451e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	e853 3f00 	ldrex	r3, [r3]
 80044f8:	60bb      	str	r3, [r7, #8]
   return(result);
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	f023 0310 	bic.w	r3, r3, #16
 8004500:	647b      	str	r3, [r7, #68]	@ 0x44
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	461a      	mov	r2, r3
 8004508:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800450a:	61bb      	str	r3, [r7, #24]
 800450c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800450e:	6979      	ldr	r1, [r7, #20]
 8004510:	69ba      	ldr	r2, [r7, #24]
 8004512:	e841 2300 	strex	r3, r2, [r1]
 8004516:	613b      	str	r3, [r7, #16]
   return(result);
 8004518:	693b      	ldr	r3, [r7, #16]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d1e6      	bne.n	80044ec <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2220      	movs	r2, #32
 8004522:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	2200      	movs	r2, #0
 800452a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2200      	movs	r2, #0
 8004530:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004532:	bf00      	nop
 8004534:	3754      	adds	r7, #84	@ 0x54
 8004536:	46bd      	mov	sp, r7
 8004538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453c:	4770      	bx	lr

0800453e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800453e:	b580      	push	{r7, lr}
 8004540:	b084      	sub	sp, #16
 8004542:	af00      	add	r7, sp, #0
 8004544:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800454a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	2200      	movs	r2, #0
 8004550:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004554:	68f8      	ldr	r0, [r7, #12]
 8004556:	f7ff fac1 	bl	8003adc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800455a:	bf00      	nop
 800455c:	3710      	adds	r7, #16
 800455e:	46bd      	mov	sp, r7
 8004560:	bd80      	pop	{r7, pc}

08004562 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004562:	b580      	push	{r7, lr}
 8004564:	b088      	sub	sp, #32
 8004566:	af00      	add	r7, sp, #0
 8004568:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	e853 3f00 	ldrex	r3, [r3]
 8004576:	60bb      	str	r3, [r7, #8]
   return(result);
 8004578:	68bb      	ldr	r3, [r7, #8]
 800457a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800457e:	61fb      	str	r3, [r7, #28]
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	461a      	mov	r2, r3
 8004586:	69fb      	ldr	r3, [r7, #28]
 8004588:	61bb      	str	r3, [r7, #24]
 800458a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800458c:	6979      	ldr	r1, [r7, #20]
 800458e:	69ba      	ldr	r2, [r7, #24]
 8004590:	e841 2300 	strex	r3, r2, [r1]
 8004594:	613b      	str	r3, [r7, #16]
   return(result);
 8004596:	693b      	ldr	r3, [r7, #16]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d1e6      	bne.n	800456a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2220      	movs	r2, #32
 80045a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2200      	movs	r2, #0
 80045a8:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80045aa:	6878      	ldr	r0, [r7, #4]
 80045ac:	f7ff fa8c 	bl	8003ac8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80045b0:	bf00      	nop
 80045b2:	3720      	adds	r7, #32
 80045b4:	46bd      	mov	sp, r7
 80045b6:	bd80      	pop	{r7, pc}

080045b8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80045b8:	b480      	push	{r7}
 80045ba:	b083      	sub	sp, #12
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80045c0:	bf00      	nop
 80045c2:	370c      	adds	r7, #12
 80045c4:	46bd      	mov	sp, r7
 80045c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ca:	4770      	bx	lr

080045cc <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80045cc:	b480      	push	{r7}
 80045ce:	b083      	sub	sp, #12
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80045d4:	bf00      	nop
 80045d6:	370c      	adds	r7, #12
 80045d8:	46bd      	mov	sp, r7
 80045da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045de:	4770      	bx	lr

080045e0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80045e0:	b480      	push	{r7}
 80045e2:	b083      	sub	sp, #12
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80045e8:	bf00      	nop
 80045ea:	370c      	adds	r7, #12
 80045ec:	46bd      	mov	sp, r7
 80045ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f2:	4770      	bx	lr

080045f4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80045f4:	b480      	push	{r7}
 80045f6:	b085      	sub	sp, #20
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004602:	2b01      	cmp	r3, #1
 8004604:	d101      	bne.n	800460a <HAL_UARTEx_DisableFifoMode+0x16>
 8004606:	2302      	movs	r3, #2
 8004608:	e027      	b.n	800465a <HAL_UARTEx_DisableFifoMode+0x66>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2201      	movs	r2, #1
 800460e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2224      	movs	r2, #36	@ 0x24
 8004616:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	681a      	ldr	r2, [r3, #0]
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f022 0201 	bic.w	r2, r2, #1
 8004630:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8004638:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2200      	movs	r2, #0
 800463e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	68fa      	ldr	r2, [r7, #12]
 8004646:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2220      	movs	r2, #32
 800464c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2200      	movs	r2, #0
 8004654:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004658:	2300      	movs	r3, #0
}
 800465a:	4618      	mov	r0, r3
 800465c:	3714      	adds	r7, #20
 800465e:	46bd      	mov	sp, r7
 8004660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004664:	4770      	bx	lr

08004666 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004666:	b580      	push	{r7, lr}
 8004668:	b084      	sub	sp, #16
 800466a:	af00      	add	r7, sp, #0
 800466c:	6078      	str	r0, [r7, #4]
 800466e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004676:	2b01      	cmp	r3, #1
 8004678:	d101      	bne.n	800467e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800467a:	2302      	movs	r3, #2
 800467c:	e02d      	b.n	80046da <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2201      	movs	r2, #1
 8004682:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2224      	movs	r2, #36	@ 0x24
 800468a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	681a      	ldr	r2, [r3, #0]
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f022 0201 	bic.w	r2, r2, #1
 80046a4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	689b      	ldr	r3, [r3, #8]
 80046ac:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	683a      	ldr	r2, [r7, #0]
 80046b6:	430a      	orrs	r2, r1
 80046b8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80046ba:	6878      	ldr	r0, [r7, #4]
 80046bc:	f000 f850 	bl	8004760 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	68fa      	ldr	r2, [r7, #12]
 80046c6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2220      	movs	r2, #32
 80046cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2200      	movs	r2, #0
 80046d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80046d8:	2300      	movs	r3, #0
}
 80046da:	4618      	mov	r0, r3
 80046dc:	3710      	adds	r7, #16
 80046de:	46bd      	mov	sp, r7
 80046e0:	bd80      	pop	{r7, pc}

080046e2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80046e2:	b580      	push	{r7, lr}
 80046e4:	b084      	sub	sp, #16
 80046e6:	af00      	add	r7, sp, #0
 80046e8:	6078      	str	r0, [r7, #4]
 80046ea:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80046f2:	2b01      	cmp	r3, #1
 80046f4:	d101      	bne.n	80046fa <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80046f6:	2302      	movs	r3, #2
 80046f8:	e02d      	b.n	8004756 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2201      	movs	r2, #1
 80046fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2224      	movs	r2, #36	@ 0x24
 8004706:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	681a      	ldr	r2, [r3, #0]
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f022 0201 	bic.w	r2, r2, #1
 8004720:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	689b      	ldr	r3, [r3, #8]
 8004728:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	683a      	ldr	r2, [r7, #0]
 8004732:	430a      	orrs	r2, r1
 8004734:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004736:	6878      	ldr	r0, [r7, #4]
 8004738:	f000 f812 	bl	8004760 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	68fa      	ldr	r2, [r7, #12]
 8004742:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2220      	movs	r2, #32
 8004748:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2200      	movs	r2, #0
 8004750:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004754:	2300      	movs	r3, #0
}
 8004756:	4618      	mov	r0, r3
 8004758:	3710      	adds	r7, #16
 800475a:	46bd      	mov	sp, r7
 800475c:	bd80      	pop	{r7, pc}
	...

08004760 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004760:	b480      	push	{r7}
 8004762:	b085      	sub	sp, #20
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800476c:	2b00      	cmp	r3, #0
 800476e:	d108      	bne.n	8004782 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2201      	movs	r2, #1
 8004774:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2201      	movs	r2, #1
 800477c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004780:	e031      	b.n	80047e6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004782:	2308      	movs	r3, #8
 8004784:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004786:	2308      	movs	r3, #8
 8004788:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	689b      	ldr	r3, [r3, #8]
 8004790:	0e5b      	lsrs	r3, r3, #25
 8004792:	b2db      	uxtb	r3, r3
 8004794:	f003 0307 	and.w	r3, r3, #7
 8004798:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	689b      	ldr	r3, [r3, #8]
 80047a0:	0f5b      	lsrs	r3, r3, #29
 80047a2:	b2db      	uxtb	r3, r3
 80047a4:	f003 0307 	and.w	r3, r3, #7
 80047a8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80047aa:	7bbb      	ldrb	r3, [r7, #14]
 80047ac:	7b3a      	ldrb	r2, [r7, #12]
 80047ae:	4911      	ldr	r1, [pc, #68]	@ (80047f4 <UARTEx_SetNbDataToProcess+0x94>)
 80047b0:	5c8a      	ldrb	r2, [r1, r2]
 80047b2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80047b6:	7b3a      	ldrb	r2, [r7, #12]
 80047b8:	490f      	ldr	r1, [pc, #60]	@ (80047f8 <UARTEx_SetNbDataToProcess+0x98>)
 80047ba:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80047bc:	fb93 f3f2 	sdiv	r3, r3, r2
 80047c0:	b29a      	uxth	r2, r3
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80047c8:	7bfb      	ldrb	r3, [r7, #15]
 80047ca:	7b7a      	ldrb	r2, [r7, #13]
 80047cc:	4909      	ldr	r1, [pc, #36]	@ (80047f4 <UARTEx_SetNbDataToProcess+0x94>)
 80047ce:	5c8a      	ldrb	r2, [r1, r2]
 80047d0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80047d4:	7b7a      	ldrb	r2, [r7, #13]
 80047d6:	4908      	ldr	r1, [pc, #32]	@ (80047f8 <UARTEx_SetNbDataToProcess+0x98>)
 80047d8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80047da:	fb93 f3f2 	sdiv	r3, r3, r2
 80047de:	b29a      	uxth	r2, r3
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80047e6:	bf00      	nop
 80047e8:	3714      	adds	r7, #20
 80047ea:	46bd      	mov	sp, r7
 80047ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f0:	4770      	bx	lr
 80047f2:	bf00      	nop
 80047f4:	080053ec 	.word	0x080053ec
 80047f8:	080053f4 	.word	0x080053f4

080047fc <sniprintf>:
 80047fc:	b40c      	push	{r2, r3}
 80047fe:	b530      	push	{r4, r5, lr}
 8004800:	4b18      	ldr	r3, [pc, #96]	@ (8004864 <sniprintf+0x68>)
 8004802:	1e0c      	subs	r4, r1, #0
 8004804:	681d      	ldr	r5, [r3, #0]
 8004806:	b09d      	sub	sp, #116	@ 0x74
 8004808:	da08      	bge.n	800481c <sniprintf+0x20>
 800480a:	238b      	movs	r3, #139	@ 0x8b
 800480c:	602b      	str	r3, [r5, #0]
 800480e:	f04f 30ff 	mov.w	r0, #4294967295
 8004812:	b01d      	add	sp, #116	@ 0x74
 8004814:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004818:	b002      	add	sp, #8
 800481a:	4770      	bx	lr
 800481c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8004820:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004824:	f04f 0300 	mov.w	r3, #0
 8004828:	931b      	str	r3, [sp, #108]	@ 0x6c
 800482a:	bf14      	ite	ne
 800482c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004830:	4623      	moveq	r3, r4
 8004832:	9304      	str	r3, [sp, #16]
 8004834:	9307      	str	r3, [sp, #28]
 8004836:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800483a:	9002      	str	r0, [sp, #8]
 800483c:	9006      	str	r0, [sp, #24]
 800483e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004842:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004844:	ab21      	add	r3, sp, #132	@ 0x84
 8004846:	a902      	add	r1, sp, #8
 8004848:	4628      	mov	r0, r5
 800484a:	9301      	str	r3, [sp, #4]
 800484c:	f000 f9a2 	bl	8004b94 <_svfiprintf_r>
 8004850:	1c43      	adds	r3, r0, #1
 8004852:	bfbc      	itt	lt
 8004854:	238b      	movlt	r3, #139	@ 0x8b
 8004856:	602b      	strlt	r3, [r5, #0]
 8004858:	2c00      	cmp	r4, #0
 800485a:	d0da      	beq.n	8004812 <sniprintf+0x16>
 800485c:	9b02      	ldr	r3, [sp, #8]
 800485e:	2200      	movs	r2, #0
 8004860:	701a      	strb	r2, [r3, #0]
 8004862:	e7d6      	b.n	8004812 <sniprintf+0x16>
 8004864:	2000000c 	.word	0x2000000c

08004868 <memset>:
 8004868:	4402      	add	r2, r0
 800486a:	4603      	mov	r3, r0
 800486c:	4293      	cmp	r3, r2
 800486e:	d100      	bne.n	8004872 <memset+0xa>
 8004870:	4770      	bx	lr
 8004872:	f803 1b01 	strb.w	r1, [r3], #1
 8004876:	e7f9      	b.n	800486c <memset+0x4>

08004878 <__errno>:
 8004878:	4b01      	ldr	r3, [pc, #4]	@ (8004880 <__errno+0x8>)
 800487a:	6818      	ldr	r0, [r3, #0]
 800487c:	4770      	bx	lr
 800487e:	bf00      	nop
 8004880:	2000000c 	.word	0x2000000c

08004884 <__libc_init_array>:
 8004884:	b570      	push	{r4, r5, r6, lr}
 8004886:	4d0d      	ldr	r5, [pc, #52]	@ (80048bc <__libc_init_array+0x38>)
 8004888:	4c0d      	ldr	r4, [pc, #52]	@ (80048c0 <__libc_init_array+0x3c>)
 800488a:	1b64      	subs	r4, r4, r5
 800488c:	10a4      	asrs	r4, r4, #2
 800488e:	2600      	movs	r6, #0
 8004890:	42a6      	cmp	r6, r4
 8004892:	d109      	bne.n	80048a8 <__libc_init_array+0x24>
 8004894:	4d0b      	ldr	r5, [pc, #44]	@ (80048c4 <__libc_init_array+0x40>)
 8004896:	4c0c      	ldr	r4, [pc, #48]	@ (80048c8 <__libc_init_array+0x44>)
 8004898:	f000 fc64 	bl	8005164 <_init>
 800489c:	1b64      	subs	r4, r4, r5
 800489e:	10a4      	asrs	r4, r4, #2
 80048a0:	2600      	movs	r6, #0
 80048a2:	42a6      	cmp	r6, r4
 80048a4:	d105      	bne.n	80048b2 <__libc_init_array+0x2e>
 80048a6:	bd70      	pop	{r4, r5, r6, pc}
 80048a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80048ac:	4798      	blx	r3
 80048ae:	3601      	adds	r6, #1
 80048b0:	e7ee      	b.n	8004890 <__libc_init_array+0xc>
 80048b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80048b6:	4798      	blx	r3
 80048b8:	3601      	adds	r6, #1
 80048ba:	e7f2      	b.n	80048a2 <__libc_init_array+0x1e>
 80048bc:	08005438 	.word	0x08005438
 80048c0:	08005438 	.word	0x08005438
 80048c4:	08005438 	.word	0x08005438
 80048c8:	0800543c 	.word	0x0800543c

080048cc <__retarget_lock_acquire_recursive>:
 80048cc:	4770      	bx	lr

080048ce <__retarget_lock_release_recursive>:
 80048ce:	4770      	bx	lr

080048d0 <memcpy>:
 80048d0:	440a      	add	r2, r1
 80048d2:	4291      	cmp	r1, r2
 80048d4:	f100 33ff 	add.w	r3, r0, #4294967295
 80048d8:	d100      	bne.n	80048dc <memcpy+0xc>
 80048da:	4770      	bx	lr
 80048dc:	b510      	push	{r4, lr}
 80048de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80048e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80048e6:	4291      	cmp	r1, r2
 80048e8:	d1f9      	bne.n	80048de <memcpy+0xe>
 80048ea:	bd10      	pop	{r4, pc}

080048ec <_free_r>:
 80048ec:	b538      	push	{r3, r4, r5, lr}
 80048ee:	4605      	mov	r5, r0
 80048f0:	2900      	cmp	r1, #0
 80048f2:	d041      	beq.n	8004978 <_free_r+0x8c>
 80048f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80048f8:	1f0c      	subs	r4, r1, #4
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	bfb8      	it	lt
 80048fe:	18e4      	addlt	r4, r4, r3
 8004900:	f000 f8e0 	bl	8004ac4 <__malloc_lock>
 8004904:	4a1d      	ldr	r2, [pc, #116]	@ (800497c <_free_r+0x90>)
 8004906:	6813      	ldr	r3, [r2, #0]
 8004908:	b933      	cbnz	r3, 8004918 <_free_r+0x2c>
 800490a:	6063      	str	r3, [r4, #4]
 800490c:	6014      	str	r4, [r2, #0]
 800490e:	4628      	mov	r0, r5
 8004910:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004914:	f000 b8dc 	b.w	8004ad0 <__malloc_unlock>
 8004918:	42a3      	cmp	r3, r4
 800491a:	d908      	bls.n	800492e <_free_r+0x42>
 800491c:	6820      	ldr	r0, [r4, #0]
 800491e:	1821      	adds	r1, r4, r0
 8004920:	428b      	cmp	r3, r1
 8004922:	bf01      	itttt	eq
 8004924:	6819      	ldreq	r1, [r3, #0]
 8004926:	685b      	ldreq	r3, [r3, #4]
 8004928:	1809      	addeq	r1, r1, r0
 800492a:	6021      	streq	r1, [r4, #0]
 800492c:	e7ed      	b.n	800490a <_free_r+0x1e>
 800492e:	461a      	mov	r2, r3
 8004930:	685b      	ldr	r3, [r3, #4]
 8004932:	b10b      	cbz	r3, 8004938 <_free_r+0x4c>
 8004934:	42a3      	cmp	r3, r4
 8004936:	d9fa      	bls.n	800492e <_free_r+0x42>
 8004938:	6811      	ldr	r1, [r2, #0]
 800493a:	1850      	adds	r0, r2, r1
 800493c:	42a0      	cmp	r0, r4
 800493e:	d10b      	bne.n	8004958 <_free_r+0x6c>
 8004940:	6820      	ldr	r0, [r4, #0]
 8004942:	4401      	add	r1, r0
 8004944:	1850      	adds	r0, r2, r1
 8004946:	4283      	cmp	r3, r0
 8004948:	6011      	str	r1, [r2, #0]
 800494a:	d1e0      	bne.n	800490e <_free_r+0x22>
 800494c:	6818      	ldr	r0, [r3, #0]
 800494e:	685b      	ldr	r3, [r3, #4]
 8004950:	6053      	str	r3, [r2, #4]
 8004952:	4408      	add	r0, r1
 8004954:	6010      	str	r0, [r2, #0]
 8004956:	e7da      	b.n	800490e <_free_r+0x22>
 8004958:	d902      	bls.n	8004960 <_free_r+0x74>
 800495a:	230c      	movs	r3, #12
 800495c:	602b      	str	r3, [r5, #0]
 800495e:	e7d6      	b.n	800490e <_free_r+0x22>
 8004960:	6820      	ldr	r0, [r4, #0]
 8004962:	1821      	adds	r1, r4, r0
 8004964:	428b      	cmp	r3, r1
 8004966:	bf04      	itt	eq
 8004968:	6819      	ldreq	r1, [r3, #0]
 800496a:	685b      	ldreq	r3, [r3, #4]
 800496c:	6063      	str	r3, [r4, #4]
 800496e:	bf04      	itt	eq
 8004970:	1809      	addeq	r1, r1, r0
 8004972:	6021      	streq	r1, [r4, #0]
 8004974:	6054      	str	r4, [r2, #4]
 8004976:	e7ca      	b.n	800490e <_free_r+0x22>
 8004978:	bd38      	pop	{r3, r4, r5, pc}
 800497a:	bf00      	nop
 800497c:	20000488 	.word	0x20000488

08004980 <sbrk_aligned>:
 8004980:	b570      	push	{r4, r5, r6, lr}
 8004982:	4e0f      	ldr	r6, [pc, #60]	@ (80049c0 <sbrk_aligned+0x40>)
 8004984:	460c      	mov	r4, r1
 8004986:	6831      	ldr	r1, [r6, #0]
 8004988:	4605      	mov	r5, r0
 800498a:	b911      	cbnz	r1, 8004992 <sbrk_aligned+0x12>
 800498c:	f000 fba4 	bl	80050d8 <_sbrk_r>
 8004990:	6030      	str	r0, [r6, #0]
 8004992:	4621      	mov	r1, r4
 8004994:	4628      	mov	r0, r5
 8004996:	f000 fb9f 	bl	80050d8 <_sbrk_r>
 800499a:	1c43      	adds	r3, r0, #1
 800499c:	d103      	bne.n	80049a6 <sbrk_aligned+0x26>
 800499e:	f04f 34ff 	mov.w	r4, #4294967295
 80049a2:	4620      	mov	r0, r4
 80049a4:	bd70      	pop	{r4, r5, r6, pc}
 80049a6:	1cc4      	adds	r4, r0, #3
 80049a8:	f024 0403 	bic.w	r4, r4, #3
 80049ac:	42a0      	cmp	r0, r4
 80049ae:	d0f8      	beq.n	80049a2 <sbrk_aligned+0x22>
 80049b0:	1a21      	subs	r1, r4, r0
 80049b2:	4628      	mov	r0, r5
 80049b4:	f000 fb90 	bl	80050d8 <_sbrk_r>
 80049b8:	3001      	adds	r0, #1
 80049ba:	d1f2      	bne.n	80049a2 <sbrk_aligned+0x22>
 80049bc:	e7ef      	b.n	800499e <sbrk_aligned+0x1e>
 80049be:	bf00      	nop
 80049c0:	20000484 	.word	0x20000484

080049c4 <_malloc_r>:
 80049c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80049c8:	1ccd      	adds	r5, r1, #3
 80049ca:	f025 0503 	bic.w	r5, r5, #3
 80049ce:	3508      	adds	r5, #8
 80049d0:	2d0c      	cmp	r5, #12
 80049d2:	bf38      	it	cc
 80049d4:	250c      	movcc	r5, #12
 80049d6:	2d00      	cmp	r5, #0
 80049d8:	4606      	mov	r6, r0
 80049da:	db01      	blt.n	80049e0 <_malloc_r+0x1c>
 80049dc:	42a9      	cmp	r1, r5
 80049de:	d904      	bls.n	80049ea <_malloc_r+0x26>
 80049e0:	230c      	movs	r3, #12
 80049e2:	6033      	str	r3, [r6, #0]
 80049e4:	2000      	movs	r0, #0
 80049e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80049ea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004ac0 <_malloc_r+0xfc>
 80049ee:	f000 f869 	bl	8004ac4 <__malloc_lock>
 80049f2:	f8d8 3000 	ldr.w	r3, [r8]
 80049f6:	461c      	mov	r4, r3
 80049f8:	bb44      	cbnz	r4, 8004a4c <_malloc_r+0x88>
 80049fa:	4629      	mov	r1, r5
 80049fc:	4630      	mov	r0, r6
 80049fe:	f7ff ffbf 	bl	8004980 <sbrk_aligned>
 8004a02:	1c43      	adds	r3, r0, #1
 8004a04:	4604      	mov	r4, r0
 8004a06:	d158      	bne.n	8004aba <_malloc_r+0xf6>
 8004a08:	f8d8 4000 	ldr.w	r4, [r8]
 8004a0c:	4627      	mov	r7, r4
 8004a0e:	2f00      	cmp	r7, #0
 8004a10:	d143      	bne.n	8004a9a <_malloc_r+0xd6>
 8004a12:	2c00      	cmp	r4, #0
 8004a14:	d04b      	beq.n	8004aae <_malloc_r+0xea>
 8004a16:	6823      	ldr	r3, [r4, #0]
 8004a18:	4639      	mov	r1, r7
 8004a1a:	4630      	mov	r0, r6
 8004a1c:	eb04 0903 	add.w	r9, r4, r3
 8004a20:	f000 fb5a 	bl	80050d8 <_sbrk_r>
 8004a24:	4581      	cmp	r9, r0
 8004a26:	d142      	bne.n	8004aae <_malloc_r+0xea>
 8004a28:	6821      	ldr	r1, [r4, #0]
 8004a2a:	1a6d      	subs	r5, r5, r1
 8004a2c:	4629      	mov	r1, r5
 8004a2e:	4630      	mov	r0, r6
 8004a30:	f7ff ffa6 	bl	8004980 <sbrk_aligned>
 8004a34:	3001      	adds	r0, #1
 8004a36:	d03a      	beq.n	8004aae <_malloc_r+0xea>
 8004a38:	6823      	ldr	r3, [r4, #0]
 8004a3a:	442b      	add	r3, r5
 8004a3c:	6023      	str	r3, [r4, #0]
 8004a3e:	f8d8 3000 	ldr.w	r3, [r8]
 8004a42:	685a      	ldr	r2, [r3, #4]
 8004a44:	bb62      	cbnz	r2, 8004aa0 <_malloc_r+0xdc>
 8004a46:	f8c8 7000 	str.w	r7, [r8]
 8004a4a:	e00f      	b.n	8004a6c <_malloc_r+0xa8>
 8004a4c:	6822      	ldr	r2, [r4, #0]
 8004a4e:	1b52      	subs	r2, r2, r5
 8004a50:	d420      	bmi.n	8004a94 <_malloc_r+0xd0>
 8004a52:	2a0b      	cmp	r2, #11
 8004a54:	d917      	bls.n	8004a86 <_malloc_r+0xc2>
 8004a56:	1961      	adds	r1, r4, r5
 8004a58:	42a3      	cmp	r3, r4
 8004a5a:	6025      	str	r5, [r4, #0]
 8004a5c:	bf18      	it	ne
 8004a5e:	6059      	strne	r1, [r3, #4]
 8004a60:	6863      	ldr	r3, [r4, #4]
 8004a62:	bf08      	it	eq
 8004a64:	f8c8 1000 	streq.w	r1, [r8]
 8004a68:	5162      	str	r2, [r4, r5]
 8004a6a:	604b      	str	r3, [r1, #4]
 8004a6c:	4630      	mov	r0, r6
 8004a6e:	f000 f82f 	bl	8004ad0 <__malloc_unlock>
 8004a72:	f104 000b 	add.w	r0, r4, #11
 8004a76:	1d23      	adds	r3, r4, #4
 8004a78:	f020 0007 	bic.w	r0, r0, #7
 8004a7c:	1ac2      	subs	r2, r0, r3
 8004a7e:	bf1c      	itt	ne
 8004a80:	1a1b      	subne	r3, r3, r0
 8004a82:	50a3      	strne	r3, [r4, r2]
 8004a84:	e7af      	b.n	80049e6 <_malloc_r+0x22>
 8004a86:	6862      	ldr	r2, [r4, #4]
 8004a88:	42a3      	cmp	r3, r4
 8004a8a:	bf0c      	ite	eq
 8004a8c:	f8c8 2000 	streq.w	r2, [r8]
 8004a90:	605a      	strne	r2, [r3, #4]
 8004a92:	e7eb      	b.n	8004a6c <_malloc_r+0xa8>
 8004a94:	4623      	mov	r3, r4
 8004a96:	6864      	ldr	r4, [r4, #4]
 8004a98:	e7ae      	b.n	80049f8 <_malloc_r+0x34>
 8004a9a:	463c      	mov	r4, r7
 8004a9c:	687f      	ldr	r7, [r7, #4]
 8004a9e:	e7b6      	b.n	8004a0e <_malloc_r+0x4a>
 8004aa0:	461a      	mov	r2, r3
 8004aa2:	685b      	ldr	r3, [r3, #4]
 8004aa4:	42a3      	cmp	r3, r4
 8004aa6:	d1fb      	bne.n	8004aa0 <_malloc_r+0xdc>
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	6053      	str	r3, [r2, #4]
 8004aac:	e7de      	b.n	8004a6c <_malloc_r+0xa8>
 8004aae:	230c      	movs	r3, #12
 8004ab0:	6033      	str	r3, [r6, #0]
 8004ab2:	4630      	mov	r0, r6
 8004ab4:	f000 f80c 	bl	8004ad0 <__malloc_unlock>
 8004ab8:	e794      	b.n	80049e4 <_malloc_r+0x20>
 8004aba:	6005      	str	r5, [r0, #0]
 8004abc:	e7d6      	b.n	8004a6c <_malloc_r+0xa8>
 8004abe:	bf00      	nop
 8004ac0:	20000488 	.word	0x20000488

08004ac4 <__malloc_lock>:
 8004ac4:	4801      	ldr	r0, [pc, #4]	@ (8004acc <__malloc_lock+0x8>)
 8004ac6:	f7ff bf01 	b.w	80048cc <__retarget_lock_acquire_recursive>
 8004aca:	bf00      	nop
 8004acc:	20000480 	.word	0x20000480

08004ad0 <__malloc_unlock>:
 8004ad0:	4801      	ldr	r0, [pc, #4]	@ (8004ad8 <__malloc_unlock+0x8>)
 8004ad2:	f7ff befc 	b.w	80048ce <__retarget_lock_release_recursive>
 8004ad6:	bf00      	nop
 8004ad8:	20000480 	.word	0x20000480

08004adc <__ssputs_r>:
 8004adc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ae0:	688e      	ldr	r6, [r1, #8]
 8004ae2:	461f      	mov	r7, r3
 8004ae4:	42be      	cmp	r6, r7
 8004ae6:	680b      	ldr	r3, [r1, #0]
 8004ae8:	4682      	mov	sl, r0
 8004aea:	460c      	mov	r4, r1
 8004aec:	4690      	mov	r8, r2
 8004aee:	d82d      	bhi.n	8004b4c <__ssputs_r+0x70>
 8004af0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004af4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004af8:	d026      	beq.n	8004b48 <__ssputs_r+0x6c>
 8004afa:	6965      	ldr	r5, [r4, #20]
 8004afc:	6909      	ldr	r1, [r1, #16]
 8004afe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004b02:	eba3 0901 	sub.w	r9, r3, r1
 8004b06:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004b0a:	1c7b      	adds	r3, r7, #1
 8004b0c:	444b      	add	r3, r9
 8004b0e:	106d      	asrs	r5, r5, #1
 8004b10:	429d      	cmp	r5, r3
 8004b12:	bf38      	it	cc
 8004b14:	461d      	movcc	r5, r3
 8004b16:	0553      	lsls	r3, r2, #21
 8004b18:	d527      	bpl.n	8004b6a <__ssputs_r+0x8e>
 8004b1a:	4629      	mov	r1, r5
 8004b1c:	f7ff ff52 	bl	80049c4 <_malloc_r>
 8004b20:	4606      	mov	r6, r0
 8004b22:	b360      	cbz	r0, 8004b7e <__ssputs_r+0xa2>
 8004b24:	6921      	ldr	r1, [r4, #16]
 8004b26:	464a      	mov	r2, r9
 8004b28:	f7ff fed2 	bl	80048d0 <memcpy>
 8004b2c:	89a3      	ldrh	r3, [r4, #12]
 8004b2e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004b32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b36:	81a3      	strh	r3, [r4, #12]
 8004b38:	6126      	str	r6, [r4, #16]
 8004b3a:	6165      	str	r5, [r4, #20]
 8004b3c:	444e      	add	r6, r9
 8004b3e:	eba5 0509 	sub.w	r5, r5, r9
 8004b42:	6026      	str	r6, [r4, #0]
 8004b44:	60a5      	str	r5, [r4, #8]
 8004b46:	463e      	mov	r6, r7
 8004b48:	42be      	cmp	r6, r7
 8004b4a:	d900      	bls.n	8004b4e <__ssputs_r+0x72>
 8004b4c:	463e      	mov	r6, r7
 8004b4e:	6820      	ldr	r0, [r4, #0]
 8004b50:	4632      	mov	r2, r6
 8004b52:	4641      	mov	r1, r8
 8004b54:	f000 faa6 	bl	80050a4 <memmove>
 8004b58:	68a3      	ldr	r3, [r4, #8]
 8004b5a:	1b9b      	subs	r3, r3, r6
 8004b5c:	60a3      	str	r3, [r4, #8]
 8004b5e:	6823      	ldr	r3, [r4, #0]
 8004b60:	4433      	add	r3, r6
 8004b62:	6023      	str	r3, [r4, #0]
 8004b64:	2000      	movs	r0, #0
 8004b66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b6a:	462a      	mov	r2, r5
 8004b6c:	f000 fac4 	bl	80050f8 <_realloc_r>
 8004b70:	4606      	mov	r6, r0
 8004b72:	2800      	cmp	r0, #0
 8004b74:	d1e0      	bne.n	8004b38 <__ssputs_r+0x5c>
 8004b76:	6921      	ldr	r1, [r4, #16]
 8004b78:	4650      	mov	r0, sl
 8004b7a:	f7ff feb7 	bl	80048ec <_free_r>
 8004b7e:	230c      	movs	r3, #12
 8004b80:	f8ca 3000 	str.w	r3, [sl]
 8004b84:	89a3      	ldrh	r3, [r4, #12]
 8004b86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004b8a:	81a3      	strh	r3, [r4, #12]
 8004b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8004b90:	e7e9      	b.n	8004b66 <__ssputs_r+0x8a>
	...

08004b94 <_svfiprintf_r>:
 8004b94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b98:	4698      	mov	r8, r3
 8004b9a:	898b      	ldrh	r3, [r1, #12]
 8004b9c:	061b      	lsls	r3, r3, #24
 8004b9e:	b09d      	sub	sp, #116	@ 0x74
 8004ba0:	4607      	mov	r7, r0
 8004ba2:	460d      	mov	r5, r1
 8004ba4:	4614      	mov	r4, r2
 8004ba6:	d510      	bpl.n	8004bca <_svfiprintf_r+0x36>
 8004ba8:	690b      	ldr	r3, [r1, #16]
 8004baa:	b973      	cbnz	r3, 8004bca <_svfiprintf_r+0x36>
 8004bac:	2140      	movs	r1, #64	@ 0x40
 8004bae:	f7ff ff09 	bl	80049c4 <_malloc_r>
 8004bb2:	6028      	str	r0, [r5, #0]
 8004bb4:	6128      	str	r0, [r5, #16]
 8004bb6:	b930      	cbnz	r0, 8004bc6 <_svfiprintf_r+0x32>
 8004bb8:	230c      	movs	r3, #12
 8004bba:	603b      	str	r3, [r7, #0]
 8004bbc:	f04f 30ff 	mov.w	r0, #4294967295
 8004bc0:	b01d      	add	sp, #116	@ 0x74
 8004bc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004bc6:	2340      	movs	r3, #64	@ 0x40
 8004bc8:	616b      	str	r3, [r5, #20]
 8004bca:	2300      	movs	r3, #0
 8004bcc:	9309      	str	r3, [sp, #36]	@ 0x24
 8004bce:	2320      	movs	r3, #32
 8004bd0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004bd4:	f8cd 800c 	str.w	r8, [sp, #12]
 8004bd8:	2330      	movs	r3, #48	@ 0x30
 8004bda:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004d78 <_svfiprintf_r+0x1e4>
 8004bde:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004be2:	f04f 0901 	mov.w	r9, #1
 8004be6:	4623      	mov	r3, r4
 8004be8:	469a      	mov	sl, r3
 8004bea:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004bee:	b10a      	cbz	r2, 8004bf4 <_svfiprintf_r+0x60>
 8004bf0:	2a25      	cmp	r2, #37	@ 0x25
 8004bf2:	d1f9      	bne.n	8004be8 <_svfiprintf_r+0x54>
 8004bf4:	ebba 0b04 	subs.w	fp, sl, r4
 8004bf8:	d00b      	beq.n	8004c12 <_svfiprintf_r+0x7e>
 8004bfa:	465b      	mov	r3, fp
 8004bfc:	4622      	mov	r2, r4
 8004bfe:	4629      	mov	r1, r5
 8004c00:	4638      	mov	r0, r7
 8004c02:	f7ff ff6b 	bl	8004adc <__ssputs_r>
 8004c06:	3001      	adds	r0, #1
 8004c08:	f000 80a7 	beq.w	8004d5a <_svfiprintf_r+0x1c6>
 8004c0c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004c0e:	445a      	add	r2, fp
 8004c10:	9209      	str	r2, [sp, #36]	@ 0x24
 8004c12:	f89a 3000 	ldrb.w	r3, [sl]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	f000 809f 	beq.w	8004d5a <_svfiprintf_r+0x1c6>
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	f04f 32ff 	mov.w	r2, #4294967295
 8004c22:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004c26:	f10a 0a01 	add.w	sl, sl, #1
 8004c2a:	9304      	str	r3, [sp, #16]
 8004c2c:	9307      	str	r3, [sp, #28]
 8004c2e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004c32:	931a      	str	r3, [sp, #104]	@ 0x68
 8004c34:	4654      	mov	r4, sl
 8004c36:	2205      	movs	r2, #5
 8004c38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c3c:	484e      	ldr	r0, [pc, #312]	@ (8004d78 <_svfiprintf_r+0x1e4>)
 8004c3e:	f7fb faf7 	bl	8000230 <memchr>
 8004c42:	9a04      	ldr	r2, [sp, #16]
 8004c44:	b9d8      	cbnz	r0, 8004c7e <_svfiprintf_r+0xea>
 8004c46:	06d0      	lsls	r0, r2, #27
 8004c48:	bf44      	itt	mi
 8004c4a:	2320      	movmi	r3, #32
 8004c4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004c50:	0711      	lsls	r1, r2, #28
 8004c52:	bf44      	itt	mi
 8004c54:	232b      	movmi	r3, #43	@ 0x2b
 8004c56:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004c5a:	f89a 3000 	ldrb.w	r3, [sl]
 8004c5e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004c60:	d015      	beq.n	8004c8e <_svfiprintf_r+0xfa>
 8004c62:	9a07      	ldr	r2, [sp, #28]
 8004c64:	4654      	mov	r4, sl
 8004c66:	2000      	movs	r0, #0
 8004c68:	f04f 0c0a 	mov.w	ip, #10
 8004c6c:	4621      	mov	r1, r4
 8004c6e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004c72:	3b30      	subs	r3, #48	@ 0x30
 8004c74:	2b09      	cmp	r3, #9
 8004c76:	d94b      	bls.n	8004d10 <_svfiprintf_r+0x17c>
 8004c78:	b1b0      	cbz	r0, 8004ca8 <_svfiprintf_r+0x114>
 8004c7a:	9207      	str	r2, [sp, #28]
 8004c7c:	e014      	b.n	8004ca8 <_svfiprintf_r+0x114>
 8004c7e:	eba0 0308 	sub.w	r3, r0, r8
 8004c82:	fa09 f303 	lsl.w	r3, r9, r3
 8004c86:	4313      	orrs	r3, r2
 8004c88:	9304      	str	r3, [sp, #16]
 8004c8a:	46a2      	mov	sl, r4
 8004c8c:	e7d2      	b.n	8004c34 <_svfiprintf_r+0xa0>
 8004c8e:	9b03      	ldr	r3, [sp, #12]
 8004c90:	1d19      	adds	r1, r3, #4
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	9103      	str	r1, [sp, #12]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	bfbb      	ittet	lt
 8004c9a:	425b      	neglt	r3, r3
 8004c9c:	f042 0202 	orrlt.w	r2, r2, #2
 8004ca0:	9307      	strge	r3, [sp, #28]
 8004ca2:	9307      	strlt	r3, [sp, #28]
 8004ca4:	bfb8      	it	lt
 8004ca6:	9204      	strlt	r2, [sp, #16]
 8004ca8:	7823      	ldrb	r3, [r4, #0]
 8004caa:	2b2e      	cmp	r3, #46	@ 0x2e
 8004cac:	d10a      	bne.n	8004cc4 <_svfiprintf_r+0x130>
 8004cae:	7863      	ldrb	r3, [r4, #1]
 8004cb0:	2b2a      	cmp	r3, #42	@ 0x2a
 8004cb2:	d132      	bne.n	8004d1a <_svfiprintf_r+0x186>
 8004cb4:	9b03      	ldr	r3, [sp, #12]
 8004cb6:	1d1a      	adds	r2, r3, #4
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	9203      	str	r2, [sp, #12]
 8004cbc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004cc0:	3402      	adds	r4, #2
 8004cc2:	9305      	str	r3, [sp, #20]
 8004cc4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004d88 <_svfiprintf_r+0x1f4>
 8004cc8:	7821      	ldrb	r1, [r4, #0]
 8004cca:	2203      	movs	r2, #3
 8004ccc:	4650      	mov	r0, sl
 8004cce:	f7fb faaf 	bl	8000230 <memchr>
 8004cd2:	b138      	cbz	r0, 8004ce4 <_svfiprintf_r+0x150>
 8004cd4:	9b04      	ldr	r3, [sp, #16]
 8004cd6:	eba0 000a 	sub.w	r0, r0, sl
 8004cda:	2240      	movs	r2, #64	@ 0x40
 8004cdc:	4082      	lsls	r2, r0
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	3401      	adds	r4, #1
 8004ce2:	9304      	str	r3, [sp, #16]
 8004ce4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004ce8:	4824      	ldr	r0, [pc, #144]	@ (8004d7c <_svfiprintf_r+0x1e8>)
 8004cea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004cee:	2206      	movs	r2, #6
 8004cf0:	f7fb fa9e 	bl	8000230 <memchr>
 8004cf4:	2800      	cmp	r0, #0
 8004cf6:	d036      	beq.n	8004d66 <_svfiprintf_r+0x1d2>
 8004cf8:	4b21      	ldr	r3, [pc, #132]	@ (8004d80 <_svfiprintf_r+0x1ec>)
 8004cfa:	bb1b      	cbnz	r3, 8004d44 <_svfiprintf_r+0x1b0>
 8004cfc:	9b03      	ldr	r3, [sp, #12]
 8004cfe:	3307      	adds	r3, #7
 8004d00:	f023 0307 	bic.w	r3, r3, #7
 8004d04:	3308      	adds	r3, #8
 8004d06:	9303      	str	r3, [sp, #12]
 8004d08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d0a:	4433      	add	r3, r6
 8004d0c:	9309      	str	r3, [sp, #36]	@ 0x24
 8004d0e:	e76a      	b.n	8004be6 <_svfiprintf_r+0x52>
 8004d10:	fb0c 3202 	mla	r2, ip, r2, r3
 8004d14:	460c      	mov	r4, r1
 8004d16:	2001      	movs	r0, #1
 8004d18:	e7a8      	b.n	8004c6c <_svfiprintf_r+0xd8>
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	3401      	adds	r4, #1
 8004d1e:	9305      	str	r3, [sp, #20]
 8004d20:	4619      	mov	r1, r3
 8004d22:	f04f 0c0a 	mov.w	ip, #10
 8004d26:	4620      	mov	r0, r4
 8004d28:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004d2c:	3a30      	subs	r2, #48	@ 0x30
 8004d2e:	2a09      	cmp	r2, #9
 8004d30:	d903      	bls.n	8004d3a <_svfiprintf_r+0x1a6>
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d0c6      	beq.n	8004cc4 <_svfiprintf_r+0x130>
 8004d36:	9105      	str	r1, [sp, #20]
 8004d38:	e7c4      	b.n	8004cc4 <_svfiprintf_r+0x130>
 8004d3a:	fb0c 2101 	mla	r1, ip, r1, r2
 8004d3e:	4604      	mov	r4, r0
 8004d40:	2301      	movs	r3, #1
 8004d42:	e7f0      	b.n	8004d26 <_svfiprintf_r+0x192>
 8004d44:	ab03      	add	r3, sp, #12
 8004d46:	9300      	str	r3, [sp, #0]
 8004d48:	462a      	mov	r2, r5
 8004d4a:	4b0e      	ldr	r3, [pc, #56]	@ (8004d84 <_svfiprintf_r+0x1f0>)
 8004d4c:	a904      	add	r1, sp, #16
 8004d4e:	4638      	mov	r0, r7
 8004d50:	f3af 8000 	nop.w
 8004d54:	1c42      	adds	r2, r0, #1
 8004d56:	4606      	mov	r6, r0
 8004d58:	d1d6      	bne.n	8004d08 <_svfiprintf_r+0x174>
 8004d5a:	89ab      	ldrh	r3, [r5, #12]
 8004d5c:	065b      	lsls	r3, r3, #25
 8004d5e:	f53f af2d 	bmi.w	8004bbc <_svfiprintf_r+0x28>
 8004d62:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004d64:	e72c      	b.n	8004bc0 <_svfiprintf_r+0x2c>
 8004d66:	ab03      	add	r3, sp, #12
 8004d68:	9300      	str	r3, [sp, #0]
 8004d6a:	462a      	mov	r2, r5
 8004d6c:	4b05      	ldr	r3, [pc, #20]	@ (8004d84 <_svfiprintf_r+0x1f0>)
 8004d6e:	a904      	add	r1, sp, #16
 8004d70:	4638      	mov	r0, r7
 8004d72:	f000 f879 	bl	8004e68 <_printf_i>
 8004d76:	e7ed      	b.n	8004d54 <_svfiprintf_r+0x1c0>
 8004d78:	080053fc 	.word	0x080053fc
 8004d7c:	08005406 	.word	0x08005406
 8004d80:	00000000 	.word	0x00000000
 8004d84:	08004add 	.word	0x08004add
 8004d88:	08005402 	.word	0x08005402

08004d8c <_printf_common>:
 8004d8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d90:	4616      	mov	r6, r2
 8004d92:	4698      	mov	r8, r3
 8004d94:	688a      	ldr	r2, [r1, #8]
 8004d96:	690b      	ldr	r3, [r1, #16]
 8004d98:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	bfb8      	it	lt
 8004da0:	4613      	movlt	r3, r2
 8004da2:	6033      	str	r3, [r6, #0]
 8004da4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004da8:	4607      	mov	r7, r0
 8004daa:	460c      	mov	r4, r1
 8004dac:	b10a      	cbz	r2, 8004db2 <_printf_common+0x26>
 8004dae:	3301      	adds	r3, #1
 8004db0:	6033      	str	r3, [r6, #0]
 8004db2:	6823      	ldr	r3, [r4, #0]
 8004db4:	0699      	lsls	r1, r3, #26
 8004db6:	bf42      	ittt	mi
 8004db8:	6833      	ldrmi	r3, [r6, #0]
 8004dba:	3302      	addmi	r3, #2
 8004dbc:	6033      	strmi	r3, [r6, #0]
 8004dbe:	6825      	ldr	r5, [r4, #0]
 8004dc0:	f015 0506 	ands.w	r5, r5, #6
 8004dc4:	d106      	bne.n	8004dd4 <_printf_common+0x48>
 8004dc6:	f104 0a19 	add.w	sl, r4, #25
 8004dca:	68e3      	ldr	r3, [r4, #12]
 8004dcc:	6832      	ldr	r2, [r6, #0]
 8004dce:	1a9b      	subs	r3, r3, r2
 8004dd0:	42ab      	cmp	r3, r5
 8004dd2:	dc26      	bgt.n	8004e22 <_printf_common+0x96>
 8004dd4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004dd8:	6822      	ldr	r2, [r4, #0]
 8004dda:	3b00      	subs	r3, #0
 8004ddc:	bf18      	it	ne
 8004dde:	2301      	movne	r3, #1
 8004de0:	0692      	lsls	r2, r2, #26
 8004de2:	d42b      	bmi.n	8004e3c <_printf_common+0xb0>
 8004de4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004de8:	4641      	mov	r1, r8
 8004dea:	4638      	mov	r0, r7
 8004dec:	47c8      	blx	r9
 8004dee:	3001      	adds	r0, #1
 8004df0:	d01e      	beq.n	8004e30 <_printf_common+0xa4>
 8004df2:	6823      	ldr	r3, [r4, #0]
 8004df4:	6922      	ldr	r2, [r4, #16]
 8004df6:	f003 0306 	and.w	r3, r3, #6
 8004dfa:	2b04      	cmp	r3, #4
 8004dfc:	bf02      	ittt	eq
 8004dfe:	68e5      	ldreq	r5, [r4, #12]
 8004e00:	6833      	ldreq	r3, [r6, #0]
 8004e02:	1aed      	subeq	r5, r5, r3
 8004e04:	68a3      	ldr	r3, [r4, #8]
 8004e06:	bf0c      	ite	eq
 8004e08:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004e0c:	2500      	movne	r5, #0
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	bfc4      	itt	gt
 8004e12:	1a9b      	subgt	r3, r3, r2
 8004e14:	18ed      	addgt	r5, r5, r3
 8004e16:	2600      	movs	r6, #0
 8004e18:	341a      	adds	r4, #26
 8004e1a:	42b5      	cmp	r5, r6
 8004e1c:	d11a      	bne.n	8004e54 <_printf_common+0xc8>
 8004e1e:	2000      	movs	r0, #0
 8004e20:	e008      	b.n	8004e34 <_printf_common+0xa8>
 8004e22:	2301      	movs	r3, #1
 8004e24:	4652      	mov	r2, sl
 8004e26:	4641      	mov	r1, r8
 8004e28:	4638      	mov	r0, r7
 8004e2a:	47c8      	blx	r9
 8004e2c:	3001      	adds	r0, #1
 8004e2e:	d103      	bne.n	8004e38 <_printf_common+0xac>
 8004e30:	f04f 30ff 	mov.w	r0, #4294967295
 8004e34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e38:	3501      	adds	r5, #1
 8004e3a:	e7c6      	b.n	8004dca <_printf_common+0x3e>
 8004e3c:	18e1      	adds	r1, r4, r3
 8004e3e:	1c5a      	adds	r2, r3, #1
 8004e40:	2030      	movs	r0, #48	@ 0x30
 8004e42:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004e46:	4422      	add	r2, r4
 8004e48:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004e4c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004e50:	3302      	adds	r3, #2
 8004e52:	e7c7      	b.n	8004de4 <_printf_common+0x58>
 8004e54:	2301      	movs	r3, #1
 8004e56:	4622      	mov	r2, r4
 8004e58:	4641      	mov	r1, r8
 8004e5a:	4638      	mov	r0, r7
 8004e5c:	47c8      	blx	r9
 8004e5e:	3001      	adds	r0, #1
 8004e60:	d0e6      	beq.n	8004e30 <_printf_common+0xa4>
 8004e62:	3601      	adds	r6, #1
 8004e64:	e7d9      	b.n	8004e1a <_printf_common+0x8e>
	...

08004e68 <_printf_i>:
 8004e68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004e6c:	7e0f      	ldrb	r7, [r1, #24]
 8004e6e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004e70:	2f78      	cmp	r7, #120	@ 0x78
 8004e72:	4691      	mov	r9, r2
 8004e74:	4680      	mov	r8, r0
 8004e76:	460c      	mov	r4, r1
 8004e78:	469a      	mov	sl, r3
 8004e7a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004e7e:	d807      	bhi.n	8004e90 <_printf_i+0x28>
 8004e80:	2f62      	cmp	r7, #98	@ 0x62
 8004e82:	d80a      	bhi.n	8004e9a <_printf_i+0x32>
 8004e84:	2f00      	cmp	r7, #0
 8004e86:	f000 80d1 	beq.w	800502c <_printf_i+0x1c4>
 8004e8a:	2f58      	cmp	r7, #88	@ 0x58
 8004e8c:	f000 80b8 	beq.w	8005000 <_printf_i+0x198>
 8004e90:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004e94:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004e98:	e03a      	b.n	8004f10 <_printf_i+0xa8>
 8004e9a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004e9e:	2b15      	cmp	r3, #21
 8004ea0:	d8f6      	bhi.n	8004e90 <_printf_i+0x28>
 8004ea2:	a101      	add	r1, pc, #4	@ (adr r1, 8004ea8 <_printf_i+0x40>)
 8004ea4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004ea8:	08004f01 	.word	0x08004f01
 8004eac:	08004f15 	.word	0x08004f15
 8004eb0:	08004e91 	.word	0x08004e91
 8004eb4:	08004e91 	.word	0x08004e91
 8004eb8:	08004e91 	.word	0x08004e91
 8004ebc:	08004e91 	.word	0x08004e91
 8004ec0:	08004f15 	.word	0x08004f15
 8004ec4:	08004e91 	.word	0x08004e91
 8004ec8:	08004e91 	.word	0x08004e91
 8004ecc:	08004e91 	.word	0x08004e91
 8004ed0:	08004e91 	.word	0x08004e91
 8004ed4:	08005013 	.word	0x08005013
 8004ed8:	08004f3f 	.word	0x08004f3f
 8004edc:	08004fcd 	.word	0x08004fcd
 8004ee0:	08004e91 	.word	0x08004e91
 8004ee4:	08004e91 	.word	0x08004e91
 8004ee8:	08005035 	.word	0x08005035
 8004eec:	08004e91 	.word	0x08004e91
 8004ef0:	08004f3f 	.word	0x08004f3f
 8004ef4:	08004e91 	.word	0x08004e91
 8004ef8:	08004e91 	.word	0x08004e91
 8004efc:	08004fd5 	.word	0x08004fd5
 8004f00:	6833      	ldr	r3, [r6, #0]
 8004f02:	1d1a      	adds	r2, r3, #4
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	6032      	str	r2, [r6, #0]
 8004f08:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004f0c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004f10:	2301      	movs	r3, #1
 8004f12:	e09c      	b.n	800504e <_printf_i+0x1e6>
 8004f14:	6833      	ldr	r3, [r6, #0]
 8004f16:	6820      	ldr	r0, [r4, #0]
 8004f18:	1d19      	adds	r1, r3, #4
 8004f1a:	6031      	str	r1, [r6, #0]
 8004f1c:	0606      	lsls	r6, r0, #24
 8004f1e:	d501      	bpl.n	8004f24 <_printf_i+0xbc>
 8004f20:	681d      	ldr	r5, [r3, #0]
 8004f22:	e003      	b.n	8004f2c <_printf_i+0xc4>
 8004f24:	0645      	lsls	r5, r0, #25
 8004f26:	d5fb      	bpl.n	8004f20 <_printf_i+0xb8>
 8004f28:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004f2c:	2d00      	cmp	r5, #0
 8004f2e:	da03      	bge.n	8004f38 <_printf_i+0xd0>
 8004f30:	232d      	movs	r3, #45	@ 0x2d
 8004f32:	426d      	negs	r5, r5
 8004f34:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004f38:	4858      	ldr	r0, [pc, #352]	@ (800509c <_printf_i+0x234>)
 8004f3a:	230a      	movs	r3, #10
 8004f3c:	e011      	b.n	8004f62 <_printf_i+0xfa>
 8004f3e:	6821      	ldr	r1, [r4, #0]
 8004f40:	6833      	ldr	r3, [r6, #0]
 8004f42:	0608      	lsls	r0, r1, #24
 8004f44:	f853 5b04 	ldr.w	r5, [r3], #4
 8004f48:	d402      	bmi.n	8004f50 <_printf_i+0xe8>
 8004f4a:	0649      	lsls	r1, r1, #25
 8004f4c:	bf48      	it	mi
 8004f4e:	b2ad      	uxthmi	r5, r5
 8004f50:	2f6f      	cmp	r7, #111	@ 0x6f
 8004f52:	4852      	ldr	r0, [pc, #328]	@ (800509c <_printf_i+0x234>)
 8004f54:	6033      	str	r3, [r6, #0]
 8004f56:	bf14      	ite	ne
 8004f58:	230a      	movne	r3, #10
 8004f5a:	2308      	moveq	r3, #8
 8004f5c:	2100      	movs	r1, #0
 8004f5e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004f62:	6866      	ldr	r6, [r4, #4]
 8004f64:	60a6      	str	r6, [r4, #8]
 8004f66:	2e00      	cmp	r6, #0
 8004f68:	db05      	blt.n	8004f76 <_printf_i+0x10e>
 8004f6a:	6821      	ldr	r1, [r4, #0]
 8004f6c:	432e      	orrs	r6, r5
 8004f6e:	f021 0104 	bic.w	r1, r1, #4
 8004f72:	6021      	str	r1, [r4, #0]
 8004f74:	d04b      	beq.n	800500e <_printf_i+0x1a6>
 8004f76:	4616      	mov	r6, r2
 8004f78:	fbb5 f1f3 	udiv	r1, r5, r3
 8004f7c:	fb03 5711 	mls	r7, r3, r1, r5
 8004f80:	5dc7      	ldrb	r7, [r0, r7]
 8004f82:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004f86:	462f      	mov	r7, r5
 8004f88:	42bb      	cmp	r3, r7
 8004f8a:	460d      	mov	r5, r1
 8004f8c:	d9f4      	bls.n	8004f78 <_printf_i+0x110>
 8004f8e:	2b08      	cmp	r3, #8
 8004f90:	d10b      	bne.n	8004faa <_printf_i+0x142>
 8004f92:	6823      	ldr	r3, [r4, #0]
 8004f94:	07df      	lsls	r7, r3, #31
 8004f96:	d508      	bpl.n	8004faa <_printf_i+0x142>
 8004f98:	6923      	ldr	r3, [r4, #16]
 8004f9a:	6861      	ldr	r1, [r4, #4]
 8004f9c:	4299      	cmp	r1, r3
 8004f9e:	bfde      	ittt	le
 8004fa0:	2330      	movle	r3, #48	@ 0x30
 8004fa2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004fa6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004faa:	1b92      	subs	r2, r2, r6
 8004fac:	6122      	str	r2, [r4, #16]
 8004fae:	f8cd a000 	str.w	sl, [sp]
 8004fb2:	464b      	mov	r3, r9
 8004fb4:	aa03      	add	r2, sp, #12
 8004fb6:	4621      	mov	r1, r4
 8004fb8:	4640      	mov	r0, r8
 8004fba:	f7ff fee7 	bl	8004d8c <_printf_common>
 8004fbe:	3001      	adds	r0, #1
 8004fc0:	d14a      	bne.n	8005058 <_printf_i+0x1f0>
 8004fc2:	f04f 30ff 	mov.w	r0, #4294967295
 8004fc6:	b004      	add	sp, #16
 8004fc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fcc:	6823      	ldr	r3, [r4, #0]
 8004fce:	f043 0320 	orr.w	r3, r3, #32
 8004fd2:	6023      	str	r3, [r4, #0]
 8004fd4:	4832      	ldr	r0, [pc, #200]	@ (80050a0 <_printf_i+0x238>)
 8004fd6:	2778      	movs	r7, #120	@ 0x78
 8004fd8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004fdc:	6823      	ldr	r3, [r4, #0]
 8004fde:	6831      	ldr	r1, [r6, #0]
 8004fe0:	061f      	lsls	r7, r3, #24
 8004fe2:	f851 5b04 	ldr.w	r5, [r1], #4
 8004fe6:	d402      	bmi.n	8004fee <_printf_i+0x186>
 8004fe8:	065f      	lsls	r7, r3, #25
 8004fea:	bf48      	it	mi
 8004fec:	b2ad      	uxthmi	r5, r5
 8004fee:	6031      	str	r1, [r6, #0]
 8004ff0:	07d9      	lsls	r1, r3, #31
 8004ff2:	bf44      	itt	mi
 8004ff4:	f043 0320 	orrmi.w	r3, r3, #32
 8004ff8:	6023      	strmi	r3, [r4, #0]
 8004ffa:	b11d      	cbz	r5, 8005004 <_printf_i+0x19c>
 8004ffc:	2310      	movs	r3, #16
 8004ffe:	e7ad      	b.n	8004f5c <_printf_i+0xf4>
 8005000:	4826      	ldr	r0, [pc, #152]	@ (800509c <_printf_i+0x234>)
 8005002:	e7e9      	b.n	8004fd8 <_printf_i+0x170>
 8005004:	6823      	ldr	r3, [r4, #0]
 8005006:	f023 0320 	bic.w	r3, r3, #32
 800500a:	6023      	str	r3, [r4, #0]
 800500c:	e7f6      	b.n	8004ffc <_printf_i+0x194>
 800500e:	4616      	mov	r6, r2
 8005010:	e7bd      	b.n	8004f8e <_printf_i+0x126>
 8005012:	6833      	ldr	r3, [r6, #0]
 8005014:	6825      	ldr	r5, [r4, #0]
 8005016:	6961      	ldr	r1, [r4, #20]
 8005018:	1d18      	adds	r0, r3, #4
 800501a:	6030      	str	r0, [r6, #0]
 800501c:	062e      	lsls	r6, r5, #24
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	d501      	bpl.n	8005026 <_printf_i+0x1be>
 8005022:	6019      	str	r1, [r3, #0]
 8005024:	e002      	b.n	800502c <_printf_i+0x1c4>
 8005026:	0668      	lsls	r0, r5, #25
 8005028:	d5fb      	bpl.n	8005022 <_printf_i+0x1ba>
 800502a:	8019      	strh	r1, [r3, #0]
 800502c:	2300      	movs	r3, #0
 800502e:	6123      	str	r3, [r4, #16]
 8005030:	4616      	mov	r6, r2
 8005032:	e7bc      	b.n	8004fae <_printf_i+0x146>
 8005034:	6833      	ldr	r3, [r6, #0]
 8005036:	1d1a      	adds	r2, r3, #4
 8005038:	6032      	str	r2, [r6, #0]
 800503a:	681e      	ldr	r6, [r3, #0]
 800503c:	6862      	ldr	r2, [r4, #4]
 800503e:	2100      	movs	r1, #0
 8005040:	4630      	mov	r0, r6
 8005042:	f7fb f8f5 	bl	8000230 <memchr>
 8005046:	b108      	cbz	r0, 800504c <_printf_i+0x1e4>
 8005048:	1b80      	subs	r0, r0, r6
 800504a:	6060      	str	r0, [r4, #4]
 800504c:	6863      	ldr	r3, [r4, #4]
 800504e:	6123      	str	r3, [r4, #16]
 8005050:	2300      	movs	r3, #0
 8005052:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005056:	e7aa      	b.n	8004fae <_printf_i+0x146>
 8005058:	6923      	ldr	r3, [r4, #16]
 800505a:	4632      	mov	r2, r6
 800505c:	4649      	mov	r1, r9
 800505e:	4640      	mov	r0, r8
 8005060:	47d0      	blx	sl
 8005062:	3001      	adds	r0, #1
 8005064:	d0ad      	beq.n	8004fc2 <_printf_i+0x15a>
 8005066:	6823      	ldr	r3, [r4, #0]
 8005068:	079b      	lsls	r3, r3, #30
 800506a:	d413      	bmi.n	8005094 <_printf_i+0x22c>
 800506c:	68e0      	ldr	r0, [r4, #12]
 800506e:	9b03      	ldr	r3, [sp, #12]
 8005070:	4298      	cmp	r0, r3
 8005072:	bfb8      	it	lt
 8005074:	4618      	movlt	r0, r3
 8005076:	e7a6      	b.n	8004fc6 <_printf_i+0x15e>
 8005078:	2301      	movs	r3, #1
 800507a:	4632      	mov	r2, r6
 800507c:	4649      	mov	r1, r9
 800507e:	4640      	mov	r0, r8
 8005080:	47d0      	blx	sl
 8005082:	3001      	adds	r0, #1
 8005084:	d09d      	beq.n	8004fc2 <_printf_i+0x15a>
 8005086:	3501      	adds	r5, #1
 8005088:	68e3      	ldr	r3, [r4, #12]
 800508a:	9903      	ldr	r1, [sp, #12]
 800508c:	1a5b      	subs	r3, r3, r1
 800508e:	42ab      	cmp	r3, r5
 8005090:	dcf2      	bgt.n	8005078 <_printf_i+0x210>
 8005092:	e7eb      	b.n	800506c <_printf_i+0x204>
 8005094:	2500      	movs	r5, #0
 8005096:	f104 0619 	add.w	r6, r4, #25
 800509a:	e7f5      	b.n	8005088 <_printf_i+0x220>
 800509c:	0800540d 	.word	0x0800540d
 80050a0:	0800541e 	.word	0x0800541e

080050a4 <memmove>:
 80050a4:	4288      	cmp	r0, r1
 80050a6:	b510      	push	{r4, lr}
 80050a8:	eb01 0402 	add.w	r4, r1, r2
 80050ac:	d902      	bls.n	80050b4 <memmove+0x10>
 80050ae:	4284      	cmp	r4, r0
 80050b0:	4623      	mov	r3, r4
 80050b2:	d807      	bhi.n	80050c4 <memmove+0x20>
 80050b4:	1e43      	subs	r3, r0, #1
 80050b6:	42a1      	cmp	r1, r4
 80050b8:	d008      	beq.n	80050cc <memmove+0x28>
 80050ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 80050be:	f803 2f01 	strb.w	r2, [r3, #1]!
 80050c2:	e7f8      	b.n	80050b6 <memmove+0x12>
 80050c4:	4402      	add	r2, r0
 80050c6:	4601      	mov	r1, r0
 80050c8:	428a      	cmp	r2, r1
 80050ca:	d100      	bne.n	80050ce <memmove+0x2a>
 80050cc:	bd10      	pop	{r4, pc}
 80050ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80050d2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80050d6:	e7f7      	b.n	80050c8 <memmove+0x24>

080050d8 <_sbrk_r>:
 80050d8:	b538      	push	{r3, r4, r5, lr}
 80050da:	4d06      	ldr	r5, [pc, #24]	@ (80050f4 <_sbrk_r+0x1c>)
 80050dc:	2300      	movs	r3, #0
 80050de:	4604      	mov	r4, r0
 80050e0:	4608      	mov	r0, r1
 80050e2:	602b      	str	r3, [r5, #0]
 80050e4:	f7fc fb16 	bl	8001714 <_sbrk>
 80050e8:	1c43      	adds	r3, r0, #1
 80050ea:	d102      	bne.n	80050f2 <_sbrk_r+0x1a>
 80050ec:	682b      	ldr	r3, [r5, #0]
 80050ee:	b103      	cbz	r3, 80050f2 <_sbrk_r+0x1a>
 80050f0:	6023      	str	r3, [r4, #0]
 80050f2:	bd38      	pop	{r3, r4, r5, pc}
 80050f4:	2000047c 	.word	0x2000047c

080050f8 <_realloc_r>:
 80050f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80050fc:	4607      	mov	r7, r0
 80050fe:	4614      	mov	r4, r2
 8005100:	460d      	mov	r5, r1
 8005102:	b921      	cbnz	r1, 800510e <_realloc_r+0x16>
 8005104:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005108:	4611      	mov	r1, r2
 800510a:	f7ff bc5b 	b.w	80049c4 <_malloc_r>
 800510e:	b92a      	cbnz	r2, 800511c <_realloc_r+0x24>
 8005110:	f7ff fbec 	bl	80048ec <_free_r>
 8005114:	4625      	mov	r5, r4
 8005116:	4628      	mov	r0, r5
 8005118:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800511c:	f000 f81a 	bl	8005154 <_malloc_usable_size_r>
 8005120:	4284      	cmp	r4, r0
 8005122:	4606      	mov	r6, r0
 8005124:	d802      	bhi.n	800512c <_realloc_r+0x34>
 8005126:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800512a:	d8f4      	bhi.n	8005116 <_realloc_r+0x1e>
 800512c:	4621      	mov	r1, r4
 800512e:	4638      	mov	r0, r7
 8005130:	f7ff fc48 	bl	80049c4 <_malloc_r>
 8005134:	4680      	mov	r8, r0
 8005136:	b908      	cbnz	r0, 800513c <_realloc_r+0x44>
 8005138:	4645      	mov	r5, r8
 800513a:	e7ec      	b.n	8005116 <_realloc_r+0x1e>
 800513c:	42b4      	cmp	r4, r6
 800513e:	4622      	mov	r2, r4
 8005140:	4629      	mov	r1, r5
 8005142:	bf28      	it	cs
 8005144:	4632      	movcs	r2, r6
 8005146:	f7ff fbc3 	bl	80048d0 <memcpy>
 800514a:	4629      	mov	r1, r5
 800514c:	4638      	mov	r0, r7
 800514e:	f7ff fbcd 	bl	80048ec <_free_r>
 8005152:	e7f1      	b.n	8005138 <_realloc_r+0x40>

08005154 <_malloc_usable_size_r>:
 8005154:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005158:	1f18      	subs	r0, r3, #4
 800515a:	2b00      	cmp	r3, #0
 800515c:	bfbc      	itt	lt
 800515e:	580b      	ldrlt	r3, [r1, r0]
 8005160:	18c0      	addlt	r0, r0, r3
 8005162:	4770      	bx	lr

08005164 <_init>:
 8005164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005166:	bf00      	nop
 8005168:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800516a:	bc08      	pop	{r3}
 800516c:	469e      	mov	lr, r3
 800516e:	4770      	bx	lr

08005170 <_fini>:
 8005170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005172:	bf00      	nop
 8005174:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005176:	bc08      	pop	{r3}
 8005178:	469e      	mov	lr, r3
 800517a:	4770      	bx	lr
