{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 26 22:21:56 2023 " "Info: Processing started: Mon Jun 26 22:21:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off insttruction_memory -c insttruction_memory --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off insttruction_memory -c insttruction_memory --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "insttruction_memory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file insttruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 insttruction_memory " "Info: Found entity 1: insttruction_memory" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decode.v(22) " "Warning (10268): Verilog HDL information at decode.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Info: Found entity 1: decode" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testEncoding.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file testEncoding.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testEncoding " "Info: Found entity 1: testEncoding" {  } { { "testEncoding.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/testEncoding.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AndGate.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file AndGate.v" { { "Info" "ISGN_ENTITY_NAME" "1 AndGate " "Info: Found entity 1: AndGate" {  } { { "AndGate.v" "" { Text "C:/altera/90/quartus/instruction_memory/AndGate.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterFile.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RegisterFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Info: Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfconnection.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file halfconnection.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 halfconnection " "Info: Found entity 1: halfconnection" {  } { { "halfconnection.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/halfconnection.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TestJump.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file TestJump.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TestJump " "Info: Found entity 1: TestJump" {  } { { "TestJump.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/TestJump.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Info: Found entity 1: register" {  } { { "register.v" "" { Text "C:/altera/90/quartus/instruction_memory/register.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU.v(13) " "Warning (10268): Verilog HDL information at ALU.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUtesting.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALUtesting.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUtesting " "Info: Found entity 1: ALUtesting" {  } { { "ALUtesting.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/ALUtesting.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputs.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 inputs " "Info: Found entity 1: inputs" {  } { { "inputs.v" "" { Text "C:/altera/90/quartus/instruction_memory/inputs.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Block2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block2 " "Info: Found entity 1: Block2" {  } { { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block2 " "Info: Elaborating entity \"Block2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "insttruction_memory insttruction_memory:inst " "Info: Elaborating entity \"insttruction_memory\" for hierarchy \"insttruction_memory:inst\"" {  } { { "Block2.bdf" "inst" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 8 88 280 136 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[31\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[31\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[30\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[30\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[29\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[29\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[28\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[28\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[27\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[27\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[26\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[26\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[25\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[25\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[24\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[24\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[23\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[23\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[22\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[22\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[21\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[21\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[20\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[20\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[19\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[19\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[18\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[18\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[17\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[17\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[16\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[16\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[15\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[15\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[14\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[14\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[13\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[13\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[12\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[12\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[11\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[11\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[10\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[10\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[9\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[9\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[8\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[8\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[7\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[7\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[6\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[6\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[5\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[5\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[4\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[4\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[3\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[3\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[2\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[2\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[1\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[1\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[0\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[0\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a\[3\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.waddr_a\[3\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a\[2\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.waddr_a\[2\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a\[1\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.waddr_a\[1\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a\[0\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.waddr_a\[0\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.we_a\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:inst2 " "Info: Elaborating entity \"decode\" for hierarchy \"decode:inst2\"" {  } { { "Block2.bdf" "inst2" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 8 512 744 264 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "J_Immediate decode.v(43) " "Warning (10235): Verilog HDL Always Construct warning at decode.v(43): variable \"J_Immediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 decode.v(43) " "Warning (10230): Verilog HDL assignment warning at decode.v(43): truncated value with size 33 to match size of target (32)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S_unused decode.v(22) " "Warning (10240): Verilog HDL Always Construct warning at decode.v(22): inferring latch(es) for variable \"S_unused\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SA decode.v(22) " "Warning (10240): Verilog HDL Always Construct warning at decode.v(22): inferring latch(es) for variable \"SA\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rs2 decode.v(22) " "Warning (10240): Verilog HDL Always Construct warning at decode.v(22): inferring latch(es) for variable \"Rs2\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rd decode.v(22) " "Warning (10240): Verilog HDL Always Construct warning at decode.v(22): inferring latch(es) for variable \"Rd\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rs1 decode.v(22) " "Warning (10240): Verilog HDL Always Construct warning at decode.v(22): inferring latch(es) for variable \"Rs1\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "I_Immediate decode.v(22) " "Warning (10240): Verilog HDL Always Construct warning at decode.v(22): inferring latch(es) for variable \"I_Immediate\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "J_Immediate decode.v(22) " "Warning (10240): Verilog HDL Always Construct warning at decode.v(22): inferring latch(es) for variable \"J_Immediate\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "imm32 decode.v(22) " "Warning (10240): Verilog HDL Always Construct warning at decode.v(22): inferring latch(es) for variable \"imm32\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_JA decode.v(22) " "Warning (10240): Verilog HDL Always Construct warning at decode.v(22): inferring latch(es) for variable \"pc_JA\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R_unused decode.v(22) " "Warning (10240): Verilog HDL Always Construct warning at decode.v(22): inferring latch(es) for variable \"R_unused\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_unused\[0\] decode.v(22) " "Info (10041): Inferred latch for \"R_unused\[0\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_unused\[1\] decode.v(22) " "Info (10041): Inferred latch for \"R_unused\[1\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_unused\[2\] decode.v(22) " "Info (10041): Inferred latch for \"R_unused\[2\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_unused\[3\] decode.v(22) " "Info (10041): Inferred latch for \"R_unused\[3\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_unused\[4\] decode.v(22) " "Info (10041): Inferred latch for \"R_unused\[4\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_unused\[5\] decode.v(22) " "Info (10041): Inferred latch for \"R_unused\[5\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_unused\[6\] decode.v(22) " "Info (10041): Inferred latch for \"R_unused\[6\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_unused\[7\] decode.v(22) " "Info (10041): Inferred latch for \"R_unused\[7\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_unused\[8\] decode.v(22) " "Info (10041): Inferred latch for \"R_unused\[8\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[0\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[0\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[1\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[1\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[2\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[2\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[3\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[3\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[4\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[4\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[5\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[5\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[6\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[6\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[7\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[7\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[8\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[8\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[9\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[9\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[10\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[10\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[11\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[11\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[12\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[12\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[13\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[13\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[14\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[14\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[15\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[15\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[16\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[16\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[17\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[17\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[18\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[18\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[19\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[19\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[20\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[20\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[21\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[21\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[22\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[22\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[23\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[23\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[24\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[24\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[25\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[25\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[26\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[26\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[27\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[27\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[28\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[28\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[29\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[29\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[30\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[30\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[31\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[31\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[0\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[0\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[1\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[1\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[2\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[2\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[3\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[3\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[4\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[4\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[5\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[5\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[6\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[6\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[7\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[7\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[8\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[8\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[9\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[9\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[10\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[10\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[11\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[11\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[12\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[12\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[13\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[13\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[14\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[14\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[15\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[15\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[16\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[16\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[17\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[17\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[18\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[18\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[19\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[19\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[20\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[20\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[21\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[21\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[22\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[22\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[23\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[23\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Immediate\[0\] decode.v(22) " "Info (10041): Inferred latch for \"I_Immediate\[0\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Immediate\[1\] decode.v(22) " "Info (10041): Inferred latch for \"I_Immediate\[1\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Immediate\[2\] decode.v(22) " "Info (10041): Inferred latch for \"I_Immediate\[2\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Immediate\[3\] decode.v(22) " "Info (10041): Inferred latch for \"I_Immediate\[3\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Immediate\[4\] decode.v(22) " "Info (10041): Inferred latch for \"I_Immediate\[4\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Immediate\[5\] decode.v(22) " "Info (10041): Inferred latch for \"I_Immediate\[5\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Immediate\[6\] decode.v(22) " "Info (10041): Inferred latch for \"I_Immediate\[6\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Immediate\[7\] decode.v(22) " "Info (10041): Inferred latch for \"I_Immediate\[7\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Immediate\[8\] decode.v(22) " "Info (10041): Inferred latch for \"I_Immediate\[8\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Immediate\[9\] decode.v(22) " "Info (10041): Inferred latch for \"I_Immediate\[9\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Immediate\[10\] decode.v(22) " "Info (10041): Inferred latch for \"I_Immediate\[10\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Immediate\[11\] decode.v(22) " "Info (10041): Inferred latch for \"I_Immediate\[11\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Immediate\[12\] decode.v(22) " "Info (10041): Inferred latch for \"I_Immediate\[12\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Immediate\[13\] decode.v(22) " "Info (10041): Inferred latch for \"I_Immediate\[13\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs1\[0\] decode.v(22) " "Info (10041): Inferred latch for \"Rs1\[0\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs1\[1\] decode.v(22) " "Info (10041): Inferred latch for \"Rs1\[1\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs1\[2\] decode.v(22) " "Info (10041): Inferred latch for \"Rs1\[2\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs1\[3\] decode.v(22) " "Info (10041): Inferred latch for \"Rs1\[3\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs1\[4\] decode.v(22) " "Info (10041): Inferred latch for \"Rs1\[4\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd\[0\] decode.v(22) " "Info (10041): Inferred latch for \"Rd\[0\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd\[1\] decode.v(22) " "Info (10041): Inferred latch for \"Rd\[1\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd\[2\] decode.v(22) " "Info (10041): Inferred latch for \"Rd\[2\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd\[3\] decode.v(22) " "Info (10041): Inferred latch for \"Rd\[3\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd\[4\] decode.v(22) " "Info (10041): Inferred latch for \"Rd\[4\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs2\[0\] decode.v(22) " "Info (10041): Inferred latch for \"Rs2\[0\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs2\[1\] decode.v(22) " "Info (10041): Inferred latch for \"Rs2\[1\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs2\[2\] decode.v(22) " "Info (10041): Inferred latch for \"Rs2\[2\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs2\[3\] decode.v(22) " "Info (10041): Inferred latch for \"Rs2\[3\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs2\[4\] decode.v(22) " "Info (10041): Inferred latch for \"Rs2\[4\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SA\[0\] decode.v(22) " "Info (10041): Inferred latch for \"SA\[0\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SA\[1\] decode.v(22) " "Info (10041): Inferred latch for \"SA\[1\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SA\[2\] decode.v(22) " "Info (10041): Inferred latch for \"SA\[2\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SA\[3\] decode.v(22) " "Info (10041): Inferred latch for \"SA\[3\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SA\[4\] decode.v(22) " "Info (10041): Inferred latch for \"SA\[4\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_unused\[0\] decode.v(22) " "Info (10041): Inferred latch for \"S_unused\[0\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_unused\[1\] decode.v(22) " "Info (10041): Inferred latch for \"S_unused\[1\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_unused\[2\] decode.v(22) " "Info (10041): Inferred latch for \"S_unused\[2\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_unused\[3\] decode.v(22) " "Info (10041): Inferred latch for \"S_unused\[3\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:inst1 " "Info: Elaborating entity \"register\" for hierarchy \"register:inst1\"" {  } { { "Block2.bdf" "inst1" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 24 312 480 120 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst4 " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst4\"" {  } { { "Block2.bdf" "inst4" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { -8 1280 1488 152 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:inst3 " "Info: Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:inst3\"" {  } { { "Block2.bdf" "inst3" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 8 800 976 168 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[31\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[31\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[30\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[30\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[29\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[29\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[28\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[28\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[27\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[27\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[26\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[26\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[25\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[25\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[24\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[24\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[23\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[23\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[22\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[22\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[21\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[21\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[20\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[20\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[19\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[19\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[18\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[18\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[17\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[17\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[16\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[16\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[15\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[15\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[14\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[14\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[13\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[13\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[12\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[12\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[11\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[11\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[10\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[10\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[9\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[9\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[8\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[8\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[7\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[7\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[6\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[6\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[5\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[5\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[4\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[4\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[3\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[3\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[2\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[2\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[1\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[1\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[0\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[0\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "insttruction_memory:inst\|mem " "Info: RAM logic \"insttruction_memory:inst\|mem\" is uninferred due to inappropriate RAM size" {  } { { "insttruction_memory.v" "mem" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 15 insttruction_memory.ram0_insttruction_memory_b895adaa.hdl.mif " "Critical Warning: Memory depth (16) in the design file differs from memory depth (15) in the Memory Initialization File \"insttruction_memory.ram0_insttruction_memory_b895adaa.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "62 " "Info: Inferred 62 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst4\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst4\|Mux0\"" {  } { { "ALU.v" "Mux0" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst4\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst4\|Mux1\"" {  } { { "ALU.v" "Mux1" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst4\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst4\|Mux2\"" {  } { { "ALU.v" "Mux2" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst4\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst4\|Mux3\"" {  } { { "ALU.v" "Mux3" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst4\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst4\|Mux4\"" {  } { { "ALU.v" "Mux4" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst4\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst4\|Mux5\"" {  } { { "ALU.v" "Mux5" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst4\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst4\|Mux6\"" {  } { { "ALU.v" "Mux6" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst4\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst4\|Mux7\"" {  } { { "ALU.v" "Mux7" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst4\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst4\|Mux8\"" {  } { { "ALU.v" "Mux8" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst4\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst4\|Mux9\"" {  } { { "ALU.v" "Mux9" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst4\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst4\|Mux10\"" {  } { { "ALU.v" "Mux10" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst4\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst4\|Mux11\"" {  } { { "ALU.v" "Mux11" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst4\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst4\|Mux12\"" {  } { { "ALU.v" "Mux12" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst4\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst4\|Mux13\"" {  } { { "ALU.v" "Mux13" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst4\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst4\|Mux14\"" {  } { { "ALU.v" "Mux14" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst4\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst4\|Mux15\"" {  } { { "ALU.v" "Mux15" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst4\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst4\|Mux16\"" {  } { { "ALU.v" "Mux16" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst4\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst4\|Mux17\"" {  } { { "ALU.v" "Mux17" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst4\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst4\|Mux18\"" {  } { { "ALU.v" "Mux18" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst4\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst4\|Mux19\"" {  } { { "ALU.v" "Mux19" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst4\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst4\|Mux20\"" {  } { { "ALU.v" "Mux20" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst4\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst4\|Mux21\"" {  } { { "ALU.v" "Mux21" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst4\|Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst4\|Mux22\"" {  } { { "ALU.v" "Mux22" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst4\|Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst4\|Mux23\"" {  } { { "ALU.v" "Mux23" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst4\|Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst4\|Mux24\"" {  } { { "ALU.v" "Mux24" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst4\|Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst4\|Mux25\"" {  } { { "ALU.v" "Mux25" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst4\|Mux26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst4\|Mux26\"" {  } { { "ALU.v" "Mux26" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst4\|Mux27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst4\|Mux27\"" {  } { { "ALU.v" "Mux27" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst4\|Mux28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst4\|Mux28\"" {  } { { "ALU.v" "Mux28" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst4\|Mux29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst4\|Mux29\"" {  } { { "ALU.v" "Mux29" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst4\|Mux30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst4\|Mux30\"" {  } { { "ALU.v" "Mux30" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst4\|Mux31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst4\|Mux31\"" {  } { { "ALU.v" "Mux31" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "insttruction_memory:inst\|Mux28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"insttruction_memory:inst\|Mux28\"" {  } { { "insttruction_memory.v" "Mux28" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 41 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "insttruction_memory:inst\|Mux29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"insttruction_memory:inst\|Mux29\"" {  } { { "insttruction_memory.v" "Mux29" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 41 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "insttruction_memory:inst\|Mux30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"insttruction_memory:inst\|Mux30\"" {  } { { "insttruction_memory.v" "Mux30" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 41 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "insttruction_memory:inst\|Mux31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"insttruction_memory:inst\|Mux31\"" {  } { { "insttruction_memory.v" "Mux31" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 41 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "insttruction_memory:inst\|mem~0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"insttruction_memory:inst\|mem~0\"" {  } { { "insttruction_memory.v" "mem~0" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "insttruction_memory:inst\|mem~1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"insttruction_memory:inst\|mem~1\"" {  } { { "insttruction_memory.v" "mem~1" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "insttruction_memory:inst\|mem~2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"insttruction_memory:inst\|mem~2\"" {  } { { "insttruction_memory.v" "mem~2" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "insttruction_memory:inst\|mem~3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"insttruction_memory:inst\|mem~3\"" {  } { { "insttruction_memory.v" "mem~3" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "insttruction_memory:inst\|mem~4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"insttruction_memory:inst\|mem~4\"" {  } { { "insttruction_memory.v" "mem~4" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "insttruction_memory:inst\|mem~5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"insttruction_memory:inst\|mem~5\"" {  } { { "insttruction_memory.v" "mem~5" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "insttruction_memory:inst\|mem~6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"insttruction_memory:inst\|mem~6\"" {  } { { "insttruction_memory.v" "mem~6" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "insttruction_memory:inst\|mem~7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"insttruction_memory:inst\|mem~7\"" {  } { { "insttruction_memory.v" "mem~7" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "insttruction_memory:inst\|mem~8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"insttruction_memory:inst\|mem~8\"" {  } { { "insttruction_memory.v" "mem~8" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "insttruction_memory:inst\|mem~9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"insttruction_memory:inst\|mem~9\"" {  } { { "insttruction_memory.v" "mem~9" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "insttruction_memory:inst\|mem~10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"insttruction_memory:inst\|mem~10\"" {  } { { "insttruction_memory.v" "mem~10" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "insttruction_memory:inst\|mem~11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"insttruction_memory:inst\|mem~11\"" {  } { { "insttruction_memory.v" "mem~11" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "insttruction_memory:inst\|mem~12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"insttruction_memory:inst\|mem~12\"" {  } { { "insttruction_memory.v" "mem~12" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "insttruction_memory:inst\|mem~13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"insttruction_memory:inst\|mem~13\"" {  } { { "insttruction_memory.v" "mem~13" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "insttruction_memory:inst\|mem~14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"insttruction_memory:inst\|mem~14\"" {  } { { "insttruction_memory.v" "mem~14" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "insttruction_memory:inst\|mem~15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"insttruction_memory:inst\|mem~15\"" {  } { { "insttruction_memory.v" "mem~15" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "insttruction_memory:inst\|mem~16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"insttruction_memory:inst\|mem~16\"" {  } { { "insttruction_memory.v" "mem~16" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "insttruction_memory:inst\|mem~17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"insttruction_memory:inst\|mem~17\"" {  } { { "insttruction_memory.v" "mem~17" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "insttruction_memory:inst\|mem~18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"insttruction_memory:inst\|mem~18\"" {  } { { "insttruction_memory.v" "mem~18" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "insttruction_memory:inst\|mem~19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"insttruction_memory:inst\|mem~19\"" {  } { { "insttruction_memory.v" "mem~19" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "insttruction_memory:inst\|mem~20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"insttruction_memory:inst\|mem~20\"" {  } { { "insttruction_memory.v" "mem~20" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "insttruction_memory:inst\|mem~21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"insttruction_memory:inst\|mem~21\"" {  } { { "insttruction_memory.v" "mem~21" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "insttruction_memory:inst\|mem~22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"insttruction_memory:inst\|mem~22\"" {  } { { "insttruction_memory.v" "mem~22" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "insttruction_memory:inst\|mem~23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"insttruction_memory:inst\|mem~23\"" {  } { { "insttruction_memory.v" "mem~23" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "insttruction_memory:inst\|mem~24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"insttruction_memory:inst\|mem~24\"" {  } { { "insttruction_memory.v" "mem~24" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "insttruction_memory:inst\|mem~25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"insttruction_memory:inst\|mem~25\"" {  } { { "insttruction_memory.v" "mem~25" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegisterFile:inst3\|altsyncram:registers_rtl_0 " "Info: Elaborated megafunction instantiation \"RegisterFile:inst3\|altsyncram:registers_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegisterFile:inst3\|altsyncram:registers_rtl_0 " "Info: Instantiated megafunction \"RegisterFile:inst3\|altsyncram:registers_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Info: Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Info: Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Info: Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Info: Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Info: Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Info: Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Info: Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Info: Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/insttruction_memory.ram0_RegisterFile_878b6b30.hdl.mif " "Info: Parameter \"INIT_FILE\" = \"db/insttruction_memory.ram0_RegisterFile_878b6b30.hdl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pbs1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pbs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pbs1 " "Info: Found entity 1: altsyncram_pbs1" {  } { { "db/altsyncram_pbs1.tdf" "" { Text "C:/altera/90/quartus/instruction_memory/db/altsyncram_pbs1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst4\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"ALU:inst4\|lpm_mux:Mux0\"" {  } { { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst4\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"ALU:inst4\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 16 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_umc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_umc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_umc " "Info: Found entity 1: mux_umc" {  } { { "db/mux_umc.tdf" "" { Text "C:/altera/90/quartus/instruction_memory/db/mux_umc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst4\|lpm_mux:Mux29 " "Info: Elaborated megafunction instantiation \"ALU:inst4\|lpm_mux:Mux29\"" {  } { { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst4\|lpm_mux:Mux29 " "Info: Instantiated megafunction \"ALU:inst4\|lpm_mux:Mux29\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 16 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "insttruction_memory:inst\|lpm_mux:mem_rtl_1 " "Info: Elaborated megafunction instantiation \"insttruction_memory:inst\|lpm_mux:mem_rtl_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "insttruction_memory:inst\|lpm_mux:mem_rtl_1 " "Info: Instantiated megafunction \"insttruction_memory:inst\|lpm_mux:mem_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_joc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_joc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_joc " "Info: Found entity 1: mux_joc" {  } { { "db/mux_joc.tdf" "" { Text "C:/altera/90/quartus/instruction_memory/db/mux_joc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "insttruction_memory:inst\|lpm_mux:mem_rtl_2 " "Info: Elaborated megafunction instantiation \"insttruction_memory:inst\|lpm_mux:mem_rtl_2\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "insttruction_memory:inst\|lpm_mux:mem_rtl_2 " "Info: Instantiated megafunction \"insttruction_memory:inst\|lpm_mux:mem_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "insttruction_memory:inst\|lpm_mux:mem_rtl_3 " "Info: Elaborated megafunction instantiation \"insttruction_memory:inst\|lpm_mux:mem_rtl_3\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "insttruction_memory:inst\|lpm_mux:mem_rtl_3 " "Info: Instantiated megafunction \"insttruction_memory:inst\|lpm_mux:mem_rtl_3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_t4d.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_t4d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_t4d " "Info: Found entity 1: mux_t4d" {  } { { "db/mux_t4d.tdf" "" { Text "C:/altera/90/quartus/instruction_memory/db/mux_t4d.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "insttruction_memory:inst\|lpm_mux:mem_rtl_4 " "Info: Elaborated megafunction instantiation \"insttruction_memory:inst\|lpm_mux:mem_rtl_4\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "insttruction_memory:inst\|lpm_mux:mem_rtl_4 " "Info: Instantiated megafunction \"insttruction_memory:inst\|lpm_mux:mem_rtl_4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "insttruction_memory:inst\|lpm_mux:mem_rtl_5 " "Info: Elaborated megafunction instantiation \"insttruction_memory:inst\|lpm_mux:mem_rtl_5\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "insttruction_memory:inst\|lpm_mux:mem_rtl_5 " "Info: Instantiated megafunction \"insttruction_memory:inst\|lpm_mux:mem_rtl_5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "insttruction_memory:inst\|lpm_mux:mem_rtl_6 " "Info: Elaborated megafunction instantiation \"insttruction_memory:inst\|lpm_mux:mem_rtl_6\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "insttruction_memory:inst\|lpm_mux:mem_rtl_6 " "Info: Instantiated megafunction \"insttruction_memory:inst\|lpm_mux:mem_rtl_6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "insttruction_memory:inst\|lpm_mux:mem_rtl_7 " "Info: Elaborated megafunction instantiation \"insttruction_memory:inst\|lpm_mux:mem_rtl_7\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "insttruction_memory:inst\|lpm_mux:mem_rtl_7 " "Info: Instantiated megafunction \"insttruction_memory:inst\|lpm_mux:mem_rtl_7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "insttruction_memory:inst\|lpm_mux:mem_rtl_8 " "Info: Elaborated megafunction instantiation \"insttruction_memory:inst\|lpm_mux:mem_rtl_8\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "insttruction_memory:inst\|lpm_mux:mem_rtl_8 " "Info: Instantiated megafunction \"insttruction_memory:inst\|lpm_mux:mem_rtl_8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "insttruction_memory:inst\|lpm_mux:mem_rtl_12 " "Info: Elaborated megafunction instantiation \"insttruction_memory:inst\|lpm_mux:mem_rtl_12\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "insttruction_memory:inst\|lpm_mux:mem_rtl_12 " "Info: Instantiated megafunction \"insttruction_memory:inst\|lpm_mux:mem_rtl_12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "insttruction_memory:inst\|lpm_mux:mem_rtl_13 " "Info: Elaborated megafunction instantiation \"insttruction_memory:inst\|lpm_mux:mem_rtl_13\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "insttruction_memory:inst\|lpm_mux:mem_rtl_13 " "Info: Instantiated megafunction \"insttruction_memory:inst\|lpm_mux:mem_rtl_13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "insttruction_memory:inst\|lpm_mux:mem_rtl_14 " "Info: Elaborated megafunction instantiation \"insttruction_memory:inst\|lpm_mux:mem_rtl_14\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "insttruction_memory:inst\|lpm_mux:mem_rtl_14 " "Info: Instantiated megafunction \"insttruction_memory:inst\|lpm_mux:mem_rtl_14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "insttruction_memory:inst\|lpm_mux:mem_rtl_15 " "Info: Elaborated megafunction instantiation \"insttruction_memory:inst\|lpm_mux:mem_rtl_15\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "insttruction_memory:inst\|lpm_mux:mem_rtl_15 " "Info: Instantiated megafunction \"insttruction_memory:inst\|lpm_mux:mem_rtl_15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "insttruction_memory:inst\|lpm_mux:mem_rtl_17 " "Info: Elaborated megafunction instantiation \"insttruction_memory:inst\|lpm_mux:mem_rtl_17\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "insttruction_memory:inst\|lpm_mux:mem_rtl_17 " "Info: Instantiated megafunction \"insttruction_memory:inst\|lpm_mux:mem_rtl_17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "insttruction_memory:inst\|lpm_mux:mem_rtl_18 " "Info: Elaborated megafunction instantiation \"insttruction_memory:inst\|lpm_mux:mem_rtl_18\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "insttruction_memory:inst\|lpm_mux:mem_rtl_18 " "Info: Instantiated megafunction \"insttruction_memory:inst\|lpm_mux:mem_rtl_18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "insttruction_memory:inst\|lpm_mux:mem_rtl_19 " "Info: Elaborated megafunction instantiation \"insttruction_memory:inst\|lpm_mux:mem_rtl_19\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "insttruction_memory:inst\|lpm_mux:mem_rtl_19 " "Info: Instantiated megafunction \"insttruction_memory:inst\|lpm_mux:mem_rtl_19\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "insttruction_memory:inst\|lpm_mux:mem_rtl_22 " "Info: Elaborated megafunction instantiation \"insttruction_memory:inst\|lpm_mux:mem_rtl_22\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "insttruction_memory:inst\|lpm_mux:mem_rtl_22 " "Info: Instantiated megafunction \"insttruction_memory:inst\|lpm_mux:mem_rtl_22\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "insttruction_memory:inst\|lpm_mux:mem_rtl_23 " "Info: Elaborated megafunction instantiation \"insttruction_memory:inst\|lpm_mux:mem_rtl_23\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "insttruction_memory:inst\|lpm_mux:mem_rtl_23 " "Info: Instantiated megafunction \"insttruction_memory:inst\|lpm_mux:mem_rtl_23\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "insttruction_memory:inst\|lpm_mux:mem_rtl_24 " "Info: Elaborated megafunction instantiation \"insttruction_memory:inst\|lpm_mux:mem_rtl_24\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "insttruction_memory:inst\|lpm_mux:mem_rtl_24 " "Info: Instantiated megafunction \"insttruction_memory:inst\|lpm_mux:mem_rtl_24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 82 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 26 22:21:58 2023 " "Info: Processing ended: Mon Jun 26 22:21:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
