{'accEnOut': {'CDeps': [[[]]],
              'CLines': [[None]],
              'Clocked': True,
              'DDeps': [['accEnIn']],
              'DLines': ['298:D'],
              'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8c6750>]},
 'accMuxSelOut': {'CDeps': [[[]]],
                  'CLines': [[None]],
                  'Clocked': True,
                  'DDeps': [['accMuxSelIn']],
                  'DLines': ['297:D'],
                  'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8c6610>]},
 'aluEnOut': {'CDeps': [[[]]],
              'CLines': [[None]],
              'Clocked': True,
              'DDeps': [['aluEnIn']],
              'DLines': ['300:D'],
              'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8c6a10>]},
 'aluOpcodeOut': {'CDeps': [[[]]],
                  'CLines': [[None]],
                  'Clocked': True,
                  'DDeps': [['aluOpcodeIn']],
                  'DLines': ['301:D'],
                  'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8c6b90>]},
 'bitRamEnOut': {'CDeps': [[[]]],
                 'CLines': [[None]],
                 'Clocked': True,
                 'DDeps': [['bitRamEnIn']],
                 'DLines': ['302:D'],
                 'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8c6cd0>]},
 'bitRamRwOut': {'CDeps': [[[]]],
                 'CLines': [[None]],
                 'Clocked': True,
                 'DDeps': [['bitRamRwIn']],
                 'DLines': ['303:D'],
                 'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8c6e10>]},
 'byteRamEnOut': {'CDeps': [[[]]],
                  'CLines': [[None]],
                  'Clocked': True,
                  'DDeps': [['byteRamEnIn']],
                  'DLines': ['304:D'],
                  'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8c6f90>]},
 'byteRamRwOut': {'CDeps': [[[]]],
                  'CLines': [[None]],
                  'Clocked': True,
                  'DDeps': [['byteRamRwIn']],
                  'DLines': ['305:D'],
                  'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8c3150>]},
 'entypeEnOut': {'CDeps': [[[]]],
                 'CLines': [[None]],
                 'Clocked': True,
                 'DDeps': [['entypeEnIn']],
                 'DLines': ['310:D'],
                 'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8c33d0>]},
 'fieldOut': {'CDeps': [[[]]],
              'CLines': [[None]],
              'Clocked': True,
              'DDeps': [['fieldIn']],
              'DLines': ['295:D'],
              'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8c6490>]},
 'op2MuxSelOut': {'CDeps': [[[]]],
                  'CLines': [[None]],
                  'Clocked': True,
                  'DDeps': [['op2MuxSelIn']],
                  'DLines': ['299:D'],
                  'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8c68d0>]},
 'outputRwOut': {'CDeps': [[[]]],
                 'CLines': [[None]],
                 'Clocked': True,
                 'DDeps': [['outputRwIn']],
                 'DLines': ['306:D'],
                 'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8c3290>]},
 'tcAccReadOut': {'CDeps': [[[]]],
                  'CLines': [[None]],
                  'Clocked': True,
                  'DDeps': [['tcAccReadIn']],
                  'DLines': ['311:D'],
                  'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8c3550>]},
 'tcPresetEnOut': {'CDeps': [[[]]],
                   'CLines': [[None]],
                   'Clocked': True,
                   'DDeps': [['tcPresetEnIn']],
                   'DLines': ['313:D'],
                   'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8c3890>]},
 'tcResetEnOut': {'CDeps': [[[]]],
                  'CLines': [[None]],
                  'Clocked': True,
                  'DDeps': [['tcResetEnIn']],
                  'DLines': ['312:D'],
                  'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8c36d0>]},
 'uartReadOut': {'CDeps': [[[]]],
                 'CLines': [[None]],
                 'Clocked': True,
                 'DDeps': [['uartReadIn']],
                 'DLines': ['320:D'],
                 'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8c39d0>]},
 'uartWriteOut': {'CDeps': [[[]]],
                  'CLines': [[None]],
                  'Clocked': True,
                  'DDeps': [['uartWriteIn']],
                  'DLines': ['321:D'],
                  'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3def8c3b50>]}}
