<!DOCTYPE html>
<html>
<head>
<style>
span.c {
    background-color: #CCFFCC;
}
span.pc {
    background-color: #FFEEBB;
}
span.w {
    background-color: #FFCCCC;
}
</style>
</head>
<body>
<pre>


<span class="w">#include</span> <span class="w">&lt;linux/irqdomain.h&gt;</span>
<span class="w">#include</span> <span class="w">&lt;linux/irq.h&gt;</span>
<span class="w">#include</span> <span class="w">&lt;linux/of_address.h&gt;</span>
<span class="w">#include</span> <span class="w">&lt;linux/io.h&gt;</span>
<span class="w">#include</span> <span class="w">&lt;linux</span><span class="c">/</span><span class="w">bug</span><span class="c">.h&gt;</span>

<span class="c">#include</span> <span class="w">"../../drivers</span><span class="c">/</span><span class="w">irqchip</span><span class="pc">/</span><span class="c">irqchip.h</span><span class="pc">"</span>

<span class="pc">s</span><span class="c">tatic</span> <span class="pc">v</span><span class="c">oid</span> <span class="c">__iomem</span> <span class="c">*</span><span class="w">intc_baseaddr</span><span class="pc">;</span>


<span class="pc">#</span><span class="c">define</span> <span class="w">ISR</span> <span class="w">0</span><span class="pc">x00</span>			
<span class="c">#define</span> <span class="w">IPR</span> <span class="w">0x</span><span class="pc">04</span>			
<span class="c">#define</span> <span class="w">IER</span> <span class="pc">0x08</span>			
<span class="c">#define</span> <span class="w">IAR</span> <span class="w">0x0c</span>			
<span class="c">#define</span> <span class="w">SIE</span> <span class="c">0x10</span>			
<span class="c">#define</span> <span class="w">CIE</span> <span class="c">0x14</span>			
<span class="c">#define</span> <span class="w">IVR</span> <span class="c">0x18</span>			
<span class="c">#define</span> <span class="w">MER</span> <span class="c">0x1c</span>			

<span class="c">#define</span> <span class="w">MER_ME</span> <span class="w">(</span><span class="c">1&lt;&lt;</span><span class="pc">0</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">MER_HIE</span> <span class="c">(1&lt;&lt;1)</span>

<span class="pc">sta</span><span class="c">tic</span> <span class="w">u</span><span class="pc">n</span><span class="c">signed</span> <span class="c">int</span> <span class="w">(</span><span class="c">*</span><span class="w">read_fn</span><span class="c">)(</span><span class="pc">v</span><span class="c">oid</span> <span class="pc">_</span><span class="c">_iomem</span> <span class="w">*</span><span class="pc">)</span><span class="c">;</span>
<span class="pc">s</span><span class="c">tatic</span> <span class="pc">v</span><span class="c">oid</span> <span class="pc">(</span><span class="c">*</span><span class="w">write_fn</span><span class="c">)(</span><span class="w">u</span><span class="pc">3</span><span class="c">2</span><span class="w">,</span> <span class="c">void</span> <span class="pc">_</span><span class="c">_iomem</span> <span class="pc">*)</span><span class="c">;</span>

<span class="w">s</span><span class="c">tatic</span> <span class="pc">v</span><span class="c">oid</span> <span class="w">intc_write32</span><span class="c">(</span><span class="pc">u</span><span class="c">32</span> <span class="pc">v</span><span class="c">al,</span> <span class="pc">v</span><span class="c">oid</span> <span class="c">__iomem</span> <span class="c">*</span><span class="w">a</span><span class="c">ddr)</span>
<span class="c">{</span>
	<span class="w">i</span><span class="pc">o</span><span class="c">write32(val,</span> <span class="w">a</span><span class="c">ddr);</span>
<span class="pc">}</span>

<span class="pc">s</span><span class="c">tatic</span> <span class="w">u</span><span class="c">nsigned</span> <span class="c">int</span> <span class="w">intc_read32</span><span class="c">(void</span> <span class="c">__iomem</span> <span class="c">*</span><span class="pc">a</span><span class="c">ddr</span><span class="pc">)</span>
<span class="c">{</span>
	<span class="pc">r</span><span class="c">eturn</span> <span class="c">ioread32(</span><span class="pc">a</span><span class="c">ddr</span><span class="pc">)</span><span class="c">;</span>
<span class="c">}</span>

<span class="c">static</span> <span class="pc">v</span><span class="c">oid</span> <span class="w">intc_write32_be</span><span class="c">(</span><span class="pc">u3</span><span class="c">2</span> <span class="c">val,</span> <span class="pc">v</span><span class="c">oid</span> <span class="c">__iomem</span> <span class="c">*</span><span class="pc">a</span><span class="c">ddr</span><span class="pc">)</span>
<span class="c">{</span>
	<span class="w">iowrite32be</span><span class="c">(val,</span> <span class="c">addr);</span>
<span class="pc">}</span>

<span class="c">static</span> <span class="pc">u</span><span class="c">nsigned</span> <span class="c">int</span> <span class="w">intc_read32_be</span><span class="c">(void</span> <span class="c">__iomem</span> <span class="c">*addr</span><span class="pc">)</span>
<span class="c">{</span>
	<span class="c">return</span> <span class="w">ioread32be</span><span class="pc">(a</span><span class="c">ddr</span><span class="pc">)</span><span class="c">;</span>
<span class="c">}</span>

<span class="c">static</span> <span class="c">void</span> <span class="w">intc_enable_or_unmask</span><span class="c">(struct</span> <span class="w">i</span><span class="pc">r</span><span class="c">q_data</span> <span class="c">*</span><span class="pc">d</span><span class="c">)</span>
<span class="c">{</span>
	<span class="pc">u</span><span class="c">nsigned</span> <span class="c">long</span> <span class="w">m</span><span class="c">ask</span> <span class="pc">=</span> <span class="pc">1</span> <span class="pc">&lt;</span><span class="c">&lt;</span> <span class="w">d</span><span class="c">-&gt;</span><span class="w">hwirq</span><span class="c">;</span>

	<span class="w">pr</span><span class="pc">_</span><span class="c">debug("</span><span class="w">enable_or_unmask:</span><span class="pc"> </span><span class="c">%</span><span class="w">l</span><span class="pc">d</span><span class="c">\n",</span> <span class="w">d</span><span class="c">-&gt;</span><span class="pc">h</span><span class="c">wirq);</span>

	
	<span class="pc">i</span><span class="c">f</span> <span class="c">(</span><span class="w">irqd_is_level_type</span><span class="c">(</span><span class="w">d</span><span class="pc">)</span><span class="c">)</span>
		<span class="w">write_fn</span><span class="c">(</span><span class="w">ma</span><span class="pc">s</span><span class="c">k,</span> <span class="w">intc_baseaddr</span> <span class="w">+</span> <span class="w">IAR</span><span class="c">);</span>

	<span class="w">w</span><span class="c">rite_fn(</span><span class="w">m</span><span class="pc">as</span><span class="c">k,</span> <span class="pc">i</span><span class="c">ntc_baseaddr</span> <span class="pc">+</span> <span class="w">SIE</span><span class="c">);</span>
<span class="pc">}</span>

<span class="pc">s</span><span class="c">tatic</span> <span class="c">void</span> <span class="w">intc_disable_or_mask</span><span class="c">(struct</span> <span class="w">i</span><span class="pc">rq_</span><span class="c">data</span> <span class="c">*</span><span class="pc">d</span><span class="c">)</span>
<span class="c">{</span>
	<span class="w">p</span><span class="c">r_debug</span><span class="pc">("</span><span class="w">di</span><span class="pc">sable</span><span class="w">:</span><span class="pc"> </span><span class="c">%</span><span class="w">l</span><span class="pc">d</span><span class="c">\n",</span> <span class="w">d</span><span class="c">-&gt;</span><span class="w">hwirq</span><span class="c">);</span>
	<span class="w">w</span><span class="c">rite_fn</span><span class="pc">(</span><span class="w">1</span> <span class="pc">&lt;</span><span class="c">&lt;</span> <span class="w">d</span><span class="c">-&gt;</span><span class="pc">h</span><span class="c">wirq</span><span class="pc">,</span> <span class="pc">i</span><span class="c">ntc_baseaddr</span> <span class="w">+</span> <span class="w">CIE</span><span class="pc">)</span><span class="c">;</span>
<span class="pc">}</span>

<span class="c">static</span> <span class="c">void</span> <span class="w">intc_ack</span><span class="c">(struct</span> <span class="w">i</span><span class="pc">r</span><span class="c">q_data</span> <span class="c">*</span><span class="pc">d</span><span class="c">)</span>
<span class="c">{</span>
	<span class="w">p</span><span class="pc">r_</span><span class="c">debug</span><span class="pc">("</span><span class="w">ack</span><span class="pc">: </span><span class="c">%</span><span class="w">l</span><span class="c">d\n",</span> <span class="w">d</span><span class="c">-&gt;</span><span class="pc">h</span><span class="c">wirq</span><span class="pc">)</span><span class="c">;</span>
	<span class="w">w</span><span class="c">rite_fn</span><span class="pc">(</span><span class="w">1</span> <span class="pc">&lt;</span><span class="c">&lt;</span> <span class="w">d</span><span class="c">-&gt;</span><span class="pc">h</span><span class="c">wirq</span><span class="pc">,</span> <span class="pc">i</span><span class="c">ntc_baseaddr</span> <span class="w">+</span> <span class="w">IAR</span><span class="c">);</span>
<span class="pc">}</span>

<span class="c">static</span> <span class="c">void</span> <span class="w">intc_mask_ack</span><span class="c">(struct</span> <span class="w">i</span><span class="pc">r</span><span class="c">q_data</span> <span class="c">*</span><span class="pc">d</span><span class="c">)</span>
<span class="c">{</span>
	<span class="pc">u</span><span class="c">nsigned</span> <span class="c">long</span> <span class="w">m</span><span class="pc">a</span><span class="c">sk</span> <span class="pc">=</span> <span class="pc">1</span> <span class="pc">&lt;</span><span class="c">&lt;</span> <span class="w">d</span><span class="c">-&gt;hwirq</span><span class="pc">;</span>

	<span class="w">pr</span><span class="pc">_</span><span class="c">debug("</span><span class="w">disable_and_ack:</span><span class="pc"> </span><span class="c">%</span><span class="w">l</span><span class="pc">d</span><span class="c">\n",</span> <span class="w">d</span><span class="c">-&gt;</span><span class="w">h</span><span class="c">wirq</span><span class="pc">)</span><span class="c">;</span>
	<span class="w">write_fn</span><span class="c">(</span><span class="w">ma</span><span class="pc">s</span><span class="c">k</span><span class="pc">,</span> <span class="w">intc_baseaddr</span> <span class="w">+</span> <span class="w">CIE</span><span class="c">);</span>
	<span class="pc">w</span><span class="c">rite_fn(</span><span class="w">m</span><span class="pc">a</span><span class="c">sk,</span> <span class="c">intc_baseaddr</span> <span class="pc">+</span> <span class="w">IAR</span><span class="c">);</span>
<span class="pc">}</span>

<span class="c">static</span> <span class="pc">s</span><span class="c">truct</span> <span class="w">irq_chip</span> <span class="w">intc_dev</span> <span class="c">= {</span>
	<span class="c">.name</span> <span class="c">= "</span><span class="w">Xilinx</span> <span class="w">INTC</span><span class="c">",</span>
	<span class="c">.</span><span class="w">irq_unmask</span> <span class="c">=</span> <span class="w">intc_enable_or_unmask</span><span class="c">,</span>
	<span class="c">.</span><span class="w">irq_mask</span> <span class="c">=</span> <span class="w">intc_disable_or_mask</span><span class="c">,</span>
	<span class="c">.</span><span class="w">irq_ack</span> <span class="c">=</span> <span class="w">intc_ack</span><span class="c">,</span>
	<span class="c">.</span><span class="w">irq_mask_ack</span> <span class="c">=</span> <span class="w">intc_mask_ack</span><span class="c">,</span>
<span class="pc">}</span><span class="c">;</span>

<span class="c">static</span> <span class="pc">s</span><span class="c">truct</span> <span class="w">irq_domain</span> <span class="c">*</span><span class="w">root_domain;</span>

<span class="w">u</span><span class="pc">n</span><span class="c">signed</span> <span class="c">int</span> <span class="w">get_irq</span><span class="pc">(v</span><span class="c">oid</span><span class="pc">)</span>
<span class="c">{</span>
	<span class="pc">u</span><span class="c">nsigned</span> <span class="c">int</span> <span class="w">hwirq</span><span class="pc">,</span> <span class="w">irq</span> <span class="w">=</span><span class="pc"> -</span><span class="c">1;</span>

	<span class="w">h</span><span class="c">wirq</span> <span class="c">=</span> <span class="w">read_fn</span><span class="c">(</span><span class="w">intc_baseaddr</span> <span class="w">+</span> <span class="w">IVR</span><span class="pc">)</span><span class="c">;</span>
	<span class="c">if</span> <span class="c">(hwirq</span> <span class="w">!</span><span class="pc">= </span><span class="c">-</span><span class="w">1U</span><span class="pc">)</span>
		<span class="w">ir</span><span class="pc">q</span> <span class="c">=</span> <span class="w">irq_find_mapping</span><span class="c">(</span><span class="w">r</span><span class="c">oot_domain,</span> <span class="pc">h</span><span class="c">wirq</span><span class="pc">)</span><span class="c">;</span>

	<span class="w">p</span><span class="pc">r_</span><span class="c">debug("</span><span class="w">g</span><span class="pc">e</span><span class="c">t_irq</span><span class="pc">:</span> <span class="c">hwirq</span><span class="pc">=</span><span class="c">%d</span><span class="pc">,</span> <span class="w">i</span><span class="pc">r</span><span class="c">q</span><span class="pc">=</span><span class="c">%d</span><span class="pc">\</span><span class="c">n",</span> <span class="pc">h</span><span class="c">wirq</span><span class="pc">,</span> <span class="w">ir</span><span class="pc">q)</span><span class="c">;</span>

	<span class="c">return</span> <span class="w">i</span><span class="pc">rq</span><span class="c">;</span>
<span class="c">}</span>

<span class="c">static</span> <span class="c">int</span> <span class="w">xintc_map</span><span class="c">(struct</span> <span class="w">irq_domain</span> <span class="c">*</span><span class="w">d</span><span class="c">,</span> <span class="c">unsigned</span> <span class="c">int</span> <span class="w">i</span><span class="pc">r</span><span class="c">q,</span> <span class="w">irq_hw_number_t</span> <span class="w">hw</span><span class="c">)</span>
<span class="c">{</span>
	<span class="w">u</span><span class="pc">3</span><span class="c">2</span> <span class="w">intr_mask</span> <span class="w">=</span><span class="pc"> </span><span class="c">(</span><span class="pc">u</span><span class="c">32</span><span class="w">)d</span><span class="c">-&gt;</span><span class="w">host_data</span><span class="c">;</span>

	<span class="c">if</span> <span class="c">(intr_mask</span> <span class="w">&amp;</span><span class="pc"> </span><span class="c">(1</span> <span class="c">&lt;&lt;</span> <span class="w">h</span><span class="pc">w)) </span><span class="c">{</span>
		<span class="w">irq_set_chip_and_handler_name</span><span class="c">(</span><span class="w">ir</span><span class="pc">q</span><span class="w">,</span><span class="pc"> &amp;</span><span class="w">intc_dev</span><span class="c">,</span>
						<span class="w">handle_edge_irq,</span><span class="pc"> "</span><span class="w">edge</span><span class="c">");</span>
		<span class="w">irq_clear_status_flags</span><span class="c">(</span><span class="w">ir</span><span class="pc">q</span><span class="c">,</span> <span class="w">IRQ_LEVEL</span><span class="pc">)</span><span class="c">;</span>
	<span class="c">}</span> <span class="pc">e</span><span class="c">lse</span> <span class="c">{</span>
		<span class="w">ir</span><span class="pc">q_s</span><span class="c">et_chip_and_handler_name(</span><span class="w">ir</span><span class="pc">q, &amp;intc</span><span class="c">_dev</span><span class="pc">,</span>
						<span class="w">handle_level_irq,</span><span class="pc"> "</span><span class="w">le</span><span class="pc">v</span><span class="c">el</span><span class="pc">")</span><span class="c">;</span>
		<span class="w">irq_set_status_flags</span><span class="c">(</span><span class="w">ir</span><span class="pc">q</span><span class="c">,</span> <span class="pc">I</span><span class="c">RQ_LEVEL);</span>
	<span class="c">}</span>
	<span class="w">r</span><span class="c">eturn</span> <span class="c">0;</span>
<span class="c">}</span>

<span class="c">static</span> <span class="pc">c</span><span class="c">onst</span> <span class="c">struct</span> <span class="w">irq_domain_ops</span> <span class="w">xintc_irq_domain_ops</span> <span class="pc">=</span><span class="c"> {</span>
	<span class="c">.</span><span class="w">xlate</span> <span class="c">=</span> <span class="w">irq_domain_xlate_onetwocell</span><span class="c">,</span>
	<span class="c">.</span><span class="w">ma</span><span class="pc">p</span> <span class="c">=</span> <span class="w">xintc_map</span><span class="c">,</span>
<span class="pc">}</span><span class="c">;</span>

<span class="c">static</span> <span class="c">int</span> <span class="c">__init</span> <span class="w">xilinx_intc_of_init</span><span class="c">(</span><span class="pc">s</span><span class="c">truct</span> <span class="pc">d</span><span class="c">evice_node</span> <span class="c">*</span><span class="w">intc</span><span class="pc">,</span>
					     <span class="pc">s</span><span class="c">truct</span> <span class="c">device_node</span> <span class="c">*</span><span class="w">p</span><span class="c">arent)</span>
<span class="c">{</span>
	<span class="w">u</span><span class="pc">3</span><span class="c">2</span> <span class="w">nr_irq</span><span class="pc">,</span> <span class="w">intr_mask</span><span class="pc">;</span>
	<span class="c">int</span> <span class="c">ret;</span>

	<span class="w">intc_baseaddr</span> <span class="pc">=</span> <span class="w">of_iomap</span><span class="c">(</span><span class="w">i</span><span class="pc">ntc</span><span class="c">,</span> <span class="w">0</span><span class="pc">)</span><span class="c">;</span>
	<span class="w">B</span><span class="c">UG_ON(!</span><span class="pc">intc_</span><span class="c">baseaddr);</span>

	<span class="w">r</span><span class="pc">et</span> <span class="c">=</span> <span class="w">of_property_read_u32</span><span class="c">(</span><span class="pc">intc</span><span class="w">,</span><span class="pc"> "</span><span class="w">xlnx</span><span class="pc">,</span><span class="w">nu</span><span class="pc">m-</span><span class="w">intr</span><span class="c">-</span><span class="w">inputs</span><span class="pc">", </span><span class="c">&amp;</span><span class="pc">n</span><span class="c">r_irq);</span>
	<span class="c">if</span> <span class="c">(ret</span> <span class="c">&lt;</span> <span class="c">0</span><span class="pc">) </span><span class="c">{</span>
		<span class="pc">p</span><span class="c">r_err</span><span class="pc">("%</span><span class="c">s:</span> <span class="w">u</span><span class="c">nable</span> <span class="c">to</span> <span class="pc">rea</span><span class="c">d</span> <span class="w">x</span><span class="c">lnx</span><span class="w">,n</span><span class="pc">u</span><span class="c">m</span><span class="w">-int</span><span class="pc">r-</span><span class="w">i</span><span class="pc">np</span><span class="c">uts</span><span class="w">\</span><span class="c">n",</span> <span class="w">_</span><span class="c">_func__);</span>
		<span class="c">return</span> <span class="pc">r</span><span class="c">et;</span>
	<span class="c">}</span>

	<span class="pc">ret</span> <span class="c">=</span> <span class="w">of_property_read_u32</span><span class="c">(</span><span class="w">intc</span><span class="pc">, "x</span><span class="c">lnx</span><span class="pc">,</span><span class="w">kind</span><span class="pc">-</span><span class="w">of-intr</span><span class="pc">"</span><span class="c">, &amp;</span><span class="w">intr_mask</span><span class="c">);</span>
	<span class="c">if</span> <span class="c">(ret</span> <span class="c">&lt;</span> <span class="c">0</span><span class="pc">) </span><span class="c">{</span>
		<span class="pc">p</span><span class="c">r_err</span><span class="pc">("%</span><span class="c">s:</span> <span class="pc">u</span><span class="c">nable</span> <span class="c">to</span> <span class="c">read</span> <span class="w">x</span><span class="c">lnx</span><span class="w">,k</span><span class="c">ind</span><span class="w">-o</span><span class="pc">f-</span><span class="w">intr\</span><span class="c">n",</span> <span class="w">_</span><span class="c">_func__);</span>
		<span class="c">return</span> <span class="pc">r</span><span class="c">et;</span>
	<span class="c">}</span>

	<span class="pc">i</span><span class="c">f</span> <span class="c">(</span><span class="pc">i</span><span class="c">ntr_mask</span> <span class="w">&gt;</span><span class="pc">&gt;</span> <span class="w">nr_irq</span><span class="pc">)</span>
		<span class="w">pr_</span><span class="pc">w</span><span class="c">arn</span><span class="pc">("%</span><span class="c">s:</span> <span class="w">mismatch</span> <span class="w">i</span><span class="pc">n</span> <span class="w">k</span><span class="c">ind</span><span class="w">-of-intr</span> <span class="w">para</span><span class="pc">m</span><span class="c">\n",</span> <span class="c">__func__);</span>

	<span class="w">p</span><span class="c">r_info</span><span class="pc">("%</span><span class="c">s:</span> <span class="w">num_irq</span><span class="pc">=%d,</span> <span class="w">edge=</span><span class="c">0x%x\n",</span>
		<span class="w">intc</span><span class="pc">-</span><span class="c">&gt;</span><span class="w">full_name</span><span class="c">,</span> <span class="pc">n</span><span class="c">r_irq</span><span class="pc">,</span> <span class="w">intr_mask</span><span class="pc">)</span><span class="c">;</span>

	<span class="w">write_fn</span> <span class="pc">=</span> <span class="w">intc_write32</span><span class="pc">;</span>
	<span class="w">read_fn</span> <span class="c">=</span> <span class="w">intc_read32</span><span class="pc">;</span>

	
	<span class="pc">w</span><span class="c">rite_fn</span><span class="pc">(</span><span class="w">0</span><span class="c">,</span> <span class="w">intc_baseaddr</span> <span class="pc">+</span> <span class="w">IER</span><span class="pc">)</span><span class="c">;</span>

	
	<span class="pc">w</span><span class="c">rite_fn</span><span class="pc">(</span><span class="w">0xf</span><span class="pc">ffff</span><span class="c">fff,</span> <span class="c">intc_baseaddr</span> <span class="pc">+</span> <span class="w">IAR</span><span class="c">);</span>

	
	<span class="pc">w</span><span class="c">rite_fn(</span><span class="w">MER_HIE</span> <span class="w">|</span> <span class="w">MER_ME</span><span class="c">,</span> <span class="pc">intc_</span><span class="c">baseaddr</span> <span class="pc">+</span> <span class="w">MER</span><span class="c">);</span>
	<span class="c">if</span> <span class="pc">(!(</span><span class="w">r</span><span class="c">ead_fn</span><span class="pc">(</span><span class="w">i</span><span class="pc">ntc_b</span><span class="c">aseaddr</span> <span class="pc">+</span> <span class="w">M</span><span class="pc">ER</span><span class="w">) &amp; </span><span class="pc">(M</span><span class="c">ER_HIE</span> <span class="pc">|</span> <span class="pc">M</span><span class="c">ER_ME</span><span class="w">)</span><span class="pc">)) </span><span class="c">{</span>
		<span class="w">w</span><span class="c">rite_fn</span> <span class="pc">=</span> <span class="w">intc_write32_be</span><span class="pc">;</span>
		<span class="w">r</span><span class="pc">ea</span><span class="c">d_fn</span> <span class="c">=</span> <span class="w">intc_read32_be</span><span class="pc">;</span>
		<span class="pc">w</span><span class="c">rite_fn</span><span class="pc">(</span><span class="w">M</span><span class="pc">ER_</span><span class="c">HIE</span> <span class="w">|</span> <span class="c">MER_ME</span><span class="pc">,</span> <span class="c">intc_baseaddr</span> <span class="pc">+</span> <span class="c">MER);</span>
	<span class="c">}</span>

	
	<span class="w">root_domain</span> <span class="pc">=</span> <span class="w">irq_domain_add_linear</span><span class="c">(</span><span class="w">intc</span><span class="c">,</span> <span class="w">nr_irq</span><span class="pc">, </span><span class="c">&amp;</span><span class="w">xintc_irq_domain_ops</span><span class="pc">,</span>
							<span class="w">(v</span><span class="c">oid</span> <span class="w">*</span><span class="pc">)</span><span class="w">intr_mask</span><span class="pc">)</span><span class="c">;</span>

	<span class="w">irq_set_default_host</span><span class="c">(root_domain</span><span class="pc">)</span><span class="c">;</span>

	<span class="w">r</span><span class="pc">e</span><span class="c">turn</span> <span class="c">0;</span>
<span class="c">}</span>

<span class="w">IRQCHIP_DECLARE</span><span class="c">(</span><span class="w">xilinx_intc,</span><span class="pc"> "</span><span class="w">xlnx,xps</span><span class="pc">-</span><span class="w">i</span><span class="pc">ntc-</span><span class="c">1</span><span class="w">.00.a"</span><span class="pc">,</span> <span class="w">xilinx_intc_of_init</span><span class="pc">)</span><span class="c">;</span>

</pre>
</body>
</html>

