; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_per_fused__native_batch_norm_legit_no_training_mean_relu_0(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, i32 %7, i32 %8) local_unnamed_addr !dbg !7 {
__nv_sqrtf.exit:
  %9 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #5, !dbg !10
  %10 = shl i32 %9, 7, !dbg !11
  %11 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %12 = lshr i32 %11, 2, !dbg !12
  %13 = and i32 %12, 63, !dbg !12
  %14 = or disjoint i32 %13, 64, !dbg !12
  %15 = or disjoint i32 %10, %13, !dbg !13
  %16 = or disjoint i32 %10, %14, !dbg !13
  %17 = icmp slt i32 %15, 256, !dbg !14
  %18 = icmp slt i32 %16, 256, !dbg !14
  %19 = shl i32 %11, 2, !dbg !15
  %20 = and i32 %19, 12, !dbg !15
  %21 = srem i32 %15, 64, !dbg !16
  %22 = srem i32 %16, 64, !dbg !16
  %23 = shl i32 %15, 4, !dbg !17
  %24 = shl i32 %16, 4, !dbg !17
  %25 = or disjoint i32 %23, %20, !dbg !18
  %26 = or disjoint i32 %24, %20, !dbg !18
  %27 = sext i32 %25 to i64, !dbg !19
  %28 = getelementptr float, ptr addrspace(1) %1, i64 %27, !dbg !19
  %29 = sext i32 %26 to i64, !dbg !19
  %30 = getelementptr float, ptr addrspace(1) %1, i64 %29, !dbg !19
  %31 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %28, i1 %17, i32 0, i1 %17, i32 0, i1 %17, i32 0, i1 %17, i32 0, i1 %17) #5, !dbg !20
  %32 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %30, i1 %18, i32 0, i1 %18, i32 0, i1 %18, i32 0, i1 %18, i32 0, i1 %18) #5, !dbg !20
  %33 = sext i32 %21 to i64, !dbg !21
  %34 = getelementptr float, ptr addrspace(1) %2, i64 %33, !dbg !21
  %35 = sext i32 %22 to i64, !dbg !21
  %36 = getelementptr float, ptr addrspace(1) %2, i64 %35, !dbg !21
  %37 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %34, i1 %17) #5, !dbg !22
  %38 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %34, i1 %17) #5, !dbg !22
  %39 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %34, i1 %17) #5, !dbg !22
  %40 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %34, i1 %17) #5, !dbg !22
  %41 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %36, i1 %18) #5, !dbg !22
  %42 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %36, i1 %18) #5, !dbg !22
  %43 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %36, i1 %18) #5, !dbg !22
  %44 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %36, i1 %18) #5, !dbg !22
  %45 = getelementptr float, ptr addrspace(1) %3, i64 %33, !dbg !23
  %46 = getelementptr float, ptr addrspace(1) %3, i64 %35, !dbg !23
  %47 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %45, i1 %17) #5, !dbg !24
  %48 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %45, i1 %17) #5, !dbg !24
  %49 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %45, i1 %17) #5, !dbg !24
  %50 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %45, i1 %17) #5, !dbg !24
  %51 = bitcast i32 %50 to float, !dbg !24
  %52 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %46, i1 %18) #5, !dbg !24
  %53 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %46, i1 %18) #5, !dbg !24
  %54 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %46, i1 %18) #5, !dbg !24
  %55 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %46, i1 %18) #5, !dbg !24
  %56 = bitcast i32 %55 to float, !dbg !24
  %57 = getelementptr float, ptr addrspace(1) %4, i64 %33, !dbg !25
  %58 = getelementptr float, ptr addrspace(1) %4, i64 %35, !dbg !25
  %59 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %57, i1 %17) #5, !dbg !26
  %60 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %57, i1 %17) #5, !dbg !26
  %61 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %57, i1 %17) #5, !dbg !26
  %62 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %57, i1 %17) #5, !dbg !26
  %63 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %58, i1 %18) #5, !dbg !26
  %64 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %58, i1 %18) #5, !dbg !26
  %65 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %58, i1 %18) #5, !dbg !26
  %66 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %58, i1 %18) #5, !dbg !26
  %67 = getelementptr float, ptr addrspace(1) %5, i64 %33, !dbg !27
  %68 = getelementptr float, ptr addrspace(1) %5, i64 %35, !dbg !27
  %69 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %67, i1 %17) #5, !dbg !28
  %70 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %67, i1 %17) #5, !dbg !28
  %71 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %67, i1 %17) #5, !dbg !28
  %72 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %67, i1 %17) #5, !dbg !28
  %73 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %68, i1 %18) #5, !dbg !28
  %74 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %68, i1 %18) #5, !dbg !28
  %75 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %68, i1 %18) #5, !dbg !28
  %76 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %68, i1 %18) #5, !dbg !28
  %77 = fadd float %51, 0x3EE4F8B580000000, !dbg !29
  %78 = fadd float %56, 0x3EE4F8B580000000, !dbg !29
  %79 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !30
  %80 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #5, !dbg !30
  %81 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !30
  %82 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #5, !dbg !30
  %83 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !30
  %84 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #5, !dbg !30
  %85 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !30
  %.not.i13 = icmp eq i32 %85, 0, !dbg !30
  %86 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #5, !dbg !30
  %.not1.i16 = icmp eq i32 %86, 0, !dbg !30
  br i1 %.not.i13, label %92, label %87, !dbg !30

87:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i16, label %90, label %88, !dbg !30

88:                                               ; preds = %87
  %89 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %77) #5, !dbg !30
  br label %__nv_sqrtf.exit17, !dbg !30

90:                                               ; preds = %87
  %91 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %77) #5, !dbg !30
  br label %__nv_sqrtf.exit17, !dbg !30

92:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i16, label %95, label %93, !dbg !30

93:                                               ; preds = %92
  %94 = tail call float @llvm.nvvm.sqrt.rn.f(float %77) #5, !dbg !30
  br label %__nv_sqrtf.exit17, !dbg !30

95:                                               ; preds = %92
  %96 = tail call float @llvm.nvvm.sqrt.approx.f(float %77) #5, !dbg !30
  br label %__nv_sqrtf.exit17, !dbg !30

__nv_sqrtf.exit17:                                ; preds = %88, %90, %93, %95
  %.0.i15 = phi float [ %89, %88 ], [ %91, %90 ], [ %94, %93 ], [ %96, %95 ], !dbg !30
  %97 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !30
  %98 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #5, !dbg !30
  %99 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !30
  %100 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #5, !dbg !30
  %101 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !30
  %102 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #5, !dbg !30
  %103 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !30
  %.not.i33 = icmp eq i32 %103, 0, !dbg !30
  %104 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #5, !dbg !30
  %.not1.i36 = icmp eq i32 %104, 0, !dbg !30
  br i1 %.not.i33, label %110, label %105, !dbg !30

105:                                              ; preds = %__nv_sqrtf.exit17
  br i1 %.not1.i36, label %108, label %106, !dbg !30

106:                                              ; preds = %105
  %107 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %78) #5, !dbg !30
  br label %__nv_sqrtf.exit37, !dbg !30

108:                                              ; preds = %105
  %109 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %78) #5, !dbg !30
  br label %__nv_sqrtf.exit37, !dbg !30

110:                                              ; preds = %__nv_sqrtf.exit17
  br i1 %.not1.i36, label %113, label %111, !dbg !30

111:                                              ; preds = %110
  %112 = tail call float @llvm.nvvm.sqrt.rn.f(float %78) #5, !dbg !30
  br label %__nv_sqrtf.exit37, !dbg !30

113:                                              ; preds = %110
  %114 = tail call float @llvm.nvvm.sqrt.approx.f(float %78) #5, !dbg !30
  br label %__nv_sqrtf.exit37, !dbg !30

__nv_sqrtf.exit37:                                ; preds = %106, %108, %111, %113
  %.0.i35 = phi float [ %107, %106 ], [ %109, %108 ], [ %112, %111 ], [ %114, %113 ], !dbg !30
  %115 = extractvalue { i32, i32, i32, i32 } %32, 3, !dbg !20
  %116 = insertelement <2 x i32> poison, i32 %44, i64 0, !dbg !22
  %117 = insertelement <2 x i32> %116, i32 %40, i64 1, !dbg !22
  %118 = bitcast <2 x i32> %117 to <2 x float>, !dbg !22
  %119 = shufflevector <2 x float> %118, <2 x float> poison, <8 x i32> <i32 0, i32 0, i32 0, i32 0, i32 1, i32 1, i32 1, i32 1>, !dbg !22
  %120 = extractvalue { i32, i32, i32, i32 } %32, 2, !dbg !20
  %121 = extractvalue { i32, i32, i32, i32 } %32, 1, !dbg !20
  %122 = extractvalue { i32, i32, i32, i32 } %32, 0, !dbg !20
  %123 = extractvalue { i32, i32, i32, i32 } %31, 3, !dbg !20
  %124 = extractvalue { i32, i32, i32, i32 } %31, 2, !dbg !20
  %125 = extractvalue { i32, i32, i32, i32 } %31, 1, !dbg !20
  %126 = extractvalue { i32, i32, i32, i32 } %31, 0, !dbg !20
  %127 = insertelement <2 x i32> poison, i32 %76, i64 0, !dbg !28
  %128 = insertelement <2 x i32> %127, i32 %72, i64 1, !dbg !28
  %129 = bitcast <2 x i32> %128 to <2 x float>, !dbg !28
  %130 = shufflevector <2 x float> %129, <2 x float> poison, <8 x i32> <i32 0, i32 0, i32 0, i32 0, i32 1, i32 1, i32 1, i32 1>, !dbg !28
  %131 = insertelement <2 x i32> poison, i32 %66, i64 0, !dbg !26
  %132 = insertelement <2 x i32> %131, i32 %62, i64 1, !dbg !26
  %133 = bitcast <2 x i32> %132 to <2 x float>, !dbg !26
  %134 = shufflevector <2 x float> %133, <2 x float> poison, <8 x i32> <i32 0, i32 0, i32 0, i32 0, i32 1, i32 1, i32 1, i32 1>, !dbg !26
  %135 = and i32 %11, 127, !dbg !12
  %136 = or disjoint i32 %10, %135, !dbg !13
  %137 = icmp slt i32 %136, 256, !dbg !14
  %138 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i15) #5, !dbg !31
  %139 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i35) #5, !dbg !31
  %140 = insertelement <8 x i32> poison, i32 %115, i64 0, !dbg !20
  %141 = insertelement <8 x i32> %140, i32 %120, i64 1, !dbg !20
  %142 = insertelement <8 x i32> %141, i32 %121, i64 2, !dbg !20
  %143 = insertelement <8 x i32> %142, i32 %122, i64 3, !dbg !20
  %144 = insertelement <8 x i32> %143, i32 %123, i64 4, !dbg !20
  %145 = insertelement <8 x i32> %144, i32 %124, i64 5, !dbg !20
  %146 = insertelement <8 x i32> %145, i32 %125, i64 6, !dbg !20
  %147 = insertelement <8 x i32> %146, i32 %126, i64 7, !dbg !20
  %148 = bitcast <8 x i32> %147 to <8 x float>, !dbg !20
  %149 = fsub <8 x float> %148, %119, !dbg !32
  %150 = insertelement <8 x float> poison, float %139, i64 0, !dbg !33
  %151 = insertelement <8 x float> %150, float %138, i64 1, !dbg !33
  %152 = shufflevector <8 x float> %151, <8 x float> poison, <8 x i32> <i32 0, i32 0, i32 0, i32 0, i32 1, i32 1, i32 1, i32 1>, !dbg !33
  %153 = fmul <8 x float> %149, %152, !dbg !33
  %154 = fmul <8 x float> %153, %134, !dbg !34
  %155 = fadd <8 x float> %154, %130, !dbg !35
  %156 = fcmp olt <8 x float> %155, zeroinitializer, !dbg !36
  %157 = extractelement <8 x i1> %156, i64 7, !dbg !40
  %158 = extractelement <8 x float> %155, i64 7, !dbg !40
  %159 = select i1 %157, float 0.000000e+00, float %158, !dbg !40
  %160 = extractelement <8 x i1> %156, i64 6, !dbg !40
  %161 = extractelement <8 x float> %155, i64 6, !dbg !40
  %162 = select i1 %160, float 0.000000e+00, float %161, !dbg !40
  %163 = extractelement <8 x i1> %156, i64 5, !dbg !40
  %164 = extractelement <8 x float> %155, i64 5, !dbg !40
  %165 = select i1 %163, float 0.000000e+00, float %164, !dbg !40
  %166 = extractelement <8 x i1> %156, i64 4, !dbg !40
  %167 = extractelement <8 x float> %155, i64 4, !dbg !40
  %168 = select i1 %166, float 0.000000e+00, float %167, !dbg !40
  %169 = extractelement <8 x i1> %156, i64 3, !dbg !40
  %170 = extractelement <8 x float> %155, i64 3, !dbg !40
  %171 = select i1 %169, float 0.000000e+00, float %170, !dbg !40
  %172 = extractelement <8 x i1> %156, i64 2, !dbg !40
  %173 = extractelement <8 x float> %155, i64 2, !dbg !40
  %174 = select i1 %172, float 0.000000e+00, float %173, !dbg !40
  %175 = extractelement <8 x i1> %156, i64 1, !dbg !40
  %176 = extractelement <8 x float> %155, i64 1, !dbg !40
  %177 = select i1 %175, float 0.000000e+00, float %176, !dbg !40
  %178 = extractelement <8 x i1> %156, i64 0, !dbg !40
  %179 = extractelement <8 x float> %155, i64 0, !dbg !40
  %180 = select i1 %178, float 0.000000e+00, float %179, !dbg !40
  %181 = fadd float %159, %162, !dbg !41
  %182 = fadd float %165, %181, !dbg !41
  %183 = fadd float %168, %182, !dbg !41
  %184 = select i1 %17, float %183, float 0.000000e+00, !dbg !41
  %185 = fadd float %171, %174, !dbg !41
  %186 = fadd float %177, %185, !dbg !41
  %187 = fadd float %180, %186, !dbg !41
  %188 = select i1 %18, float %187, float 0.000000e+00, !dbg !41
  %189 = bitcast float %184 to i32, !dbg !46
  %190 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %189, i32 2, i32 31), !dbg !46
  %191 = bitcast i32 %190 to float, !dbg !46
  %192 = fadd float %184, %191, !dbg !41
  %193 = bitcast float %192 to i32, !dbg !46
  %194 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %193, i32 1, i32 31), !dbg !46
  %195 = bitcast i32 %194 to float, !dbg !46
  %196 = fadd float %192, %195, !dbg !41
  %197 = bitcast float %188 to i32, !dbg !46
  %198 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %197, i32 2, i32 31), !dbg !46
  %199 = bitcast i32 %198 to float, !dbg !46
  %200 = fadd float %188, %199, !dbg !41
  %201 = bitcast float %200 to i32, !dbg !46
  %202 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %201, i32 1, i32 31), !dbg !46
  %203 = bitcast i32 %202 to float, !dbg !46
  %204 = fadd float %200, %203, !dbg !41
  %205 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %13, !dbg !47
  %206 = bitcast float %196 to <1 x i32>, !dbg !47
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %205, <1 x i32> %206, i1 true) #5, !dbg !47
  %207 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %14, !dbg !47
  %208 = bitcast float %204 to <1 x i32>, !dbg !47
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %207, <1 x i32> %208, i1 true) #5, !dbg !47
  tail call void @llvm.nvvm.barrier0(), !dbg !47
  %209 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %135, !dbg !47
  %210 = load float, ptr addrspace(3) %209, align 4, !dbg !47
  %211 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %210, float 1.600000e+01) #5, !dbg !47
  %212 = getelementptr float, ptr addrspace(1) %6, i64 %27, !dbg !48
  %213 = getelementptr float, ptr addrspace(1) %6, i64 %29, !dbg !48
  %214 = bitcast float %159 to i32, !dbg !49
  %215 = bitcast float %162 to i32, !dbg !49
  %216 = bitcast float %165 to i32, !dbg !49
  %217 = bitcast float %168 to i32, !dbg !49
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %214, i32 %215, i32 %216, i32 %217, ptr addrspace(1) %212, i1 %17) #5, !dbg !49
  %218 = bitcast float %171 to i32, !dbg !49
  %219 = bitcast float %174 to i32, !dbg !49
  %220 = bitcast float %177 to i32, !dbg !49
  %221 = bitcast float %180 to i32, !dbg !49
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %218, i32 %219, i32 %220, i32 %221, ptr addrspace(1) %213, i1 %18) #5, !dbg !49
  tail call void @llvm.nvvm.barrier0(), !dbg !50
  %222 = sext i32 %136 to i64, !dbg !51
  %223 = getelementptr float, ptr addrspace(1) %0, i64 %222, !dbg !51
  %224 = and i32 %11, 128, !dbg !52
  %225 = icmp eq i32 %224, 0, !dbg !52
  %226 = bitcast float %211 to i32, !dbg !52
  %227 = and i1 %225, %137, !dbg !52
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %226, ptr addrspace(1) %223, i1 %227) #5, !dbg !52
  ret void, !dbg !53
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #4

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #4 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #5 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "crjpf54ftccapmv2t6ez4tzpz4qhb22rgeznkuxqq22zcbv56evp.py", directory: "inductor_cache/rj")
!4 = !{ptr @triton_per_fused__native_batch_norm_legit_no_training_mean_relu_0, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused__native_batch_norm_legit_no_training_mean_relu_0, !"reqntidx", i32 256}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused__native_batch_norm_legit_no_training_mean_relu_0", linkageName: "triton_per_fused__native_batch_norm_legit_no_training_mean_relu_0", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 23, column: 28, scope: !7)
!11 = !DILocation(line: 23, column: 33, scope: !7)
!12 = !DILocation(line: 24, column: 44, scope: !7)
!13 = !DILocation(line: 24, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 21, scope: !7)
!15 = !DILocation(line: 26, column: 34, scope: !7)
!16 = !DILocation(line: 31, column: 19, scope: !7)
!17 = !DILocation(line: 32, column: 38, scope: !7)
!18 = !DILocation(line: 32, column: 35, scope: !7)
!19 = !DILocation(line: 32, column: 30, scope: !7)
!20 = !DILocation(line: 32, column: 43, scope: !7)
!21 = !DILocation(line: 33, column: 30, scope: !7)
!22 = !DILocation(line: 33, column: 35, scope: !7)
!23 = !DILocation(line: 34, column: 30, scope: !7)
!24 = !DILocation(line: 34, column: 35, scope: !7)
!25 = !DILocation(line: 35, column: 31, scope: !7)
!26 = !DILocation(line: 35, column: 36, scope: !7)
!27 = !DILocation(line: 36, column: 31, scope: !7)
!28 = !DILocation(line: 36, column: 36, scope: !7)
!29 = !DILocation(line: 39, column: 18, scope: !7)
!30 = !DILocation(line: 40, column: 26, scope: !7)
!31 = !DILocation(line: 42, column: 18, scope: !7)
!32 = !DILocation(line: 37, column: 18, scope: !7)
!33 = !DILocation(line: 45, column: 19, scope: !7)
!34 = !DILocation(line: 46, column: 20, scope: !7)
!35 = !DILocation(line: 47, column: 20, scope: !7)
!36 = !DILocation(line: 118, column: 15, scope: !37, inlinedAt: !39)
!37 = distinct !DILexicalBlockFile(scope: !7, file: !38, discriminator: 0)
!38 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!39 = !DILocation(line: 49, column: 42, scope: !7)
!40 = !DILocation(line: 121, column: 29, scope: !37, inlinedAt: !39)
!41 = !DILocation(line: 256, column: 15, scope: !42, inlinedAt: !45)
!42 = distinct !DILexicalBlockFile(scope: !44, file: !43, discriminator: 0)
!43 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!44 = distinct !DILexicalBlockFile(scope: !7, file: !43, discriminator: 0)
!45 = !DILocation(line: 52, column: 26, scope: !7)
!46 = !DILocation(line: 267, column: 36, scope: !44, inlinedAt: !45)
!47 = !DILocation(line: 54, column: 20, scope: !7)
!48 = !DILocation(line: 55, column: 25, scope: !7)
!49 = !DILocation(line: 55, column: 45, scope: !7)
!50 = !DILocation(line: 56, column: 4, scope: !7)
!51 = !DILocation(line: 57, column: 28, scope: !7)
!52 = !DILocation(line: 57, column: 40, scope: !7)
!53 = !DILocation(line: 57, column: 4, scope: !7)
