// Seed: 1111915835
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign module_2.id_4 = 0;
  logic id_5;
  ;
endmodule
module module_1 (
    output tri  id_0,
    output wor  id_1,
    input  tri0 id_2
);
  logic id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 #(
    parameter id_4 = 32'd28
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  output logic [7:0] id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_2,
      id_1
  );
  input wire id_1;
  assign id_3[id_4] = 1;
endmodule
