# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
# Date created = 13:31:11  July 15, 2021
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		c10lp_eval_kit_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone 10 LP"
set_global_assignment -name DEVICE 10CL025YU256I7G
set_global_assignment -name TOP_LEVEL_ENTITY top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "13:31:11  JULY 15, 2021"
set_global_assignment -name LAST_QUARTUS_VERSION "18.0.0 Standard Edition"
set_global_assignment -name VERILOG_FILE ../src/ip/pll.v
set_global_assignment -name VERILOG_FILE ../src/ip/rgmii_rx_pll.v
set_global_assignment -name VERILOG_FILE ../src/ip/rgmii_tx_pll.v
set_global_assignment -name SYSTEMVERILOG_FILE ../src/hdl.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../hdl_generics/src/bin2bcd.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../hdl_generics/src/buf_mng.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../hdl_generics/src/crc32.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../hdl_generics/src/debouncer.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../hdl_generics/src/encoder.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../hdl_generics/src/fifo.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../hdl_generics/src/i2c.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../hdl_generics/src/int_divider.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../hdl_generics/src/mem_arb.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../hdl_generics/src/mod_alu.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../hdl_generics/src/mult.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../hdl_generics/src/nco.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../hdl_generics/src/onehot.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../hdl_generics/src/prng.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../hdl_generics/src/ram.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../hdl_generics/src/stretch.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../hdl_generics/src/sum.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/eth_vlg.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/eth_vlg_if.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/eth_vlg_pkg.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/arp/arp_vlg.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/arp/arp_vlg_if.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/arp/arp_vlg_pkg.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/arp/arp_vlg_rx.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/arp/arp_vlg_table.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/arp/arp_vlg_tx.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/dhcp/dhcp_vlg.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/dhcp/dhcp_vlg_core.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/dhcp/dhcp_vlg_if.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/dhcp/dhcp_vlg_pkg.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/dhcp/dhcp_vlg_rx.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/dhcp/dhcp_vlg_tx.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/icmp/icmp_vlg.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/icmp/icmp_vlg_if.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/icmp/icmp_vlg_pkg.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/icmp/icmp_vlg_rx.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/icmp/icmp_vlg_tx.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/ipv4/ipv4_vlg.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/ipv4/ipv4_vlg_if.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/ipv4/ipv4_vlg_pkg.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/ipv4/ipv4_vlg_rx.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/ipv4/ipv4_vlg_top.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/ipv4/ipv4_vlg_tx.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/mac/mac_vlg.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/mac/mac_vlg_cdc.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/mac/mac_vlg_if.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/mac/mac_vlg_pkg.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/mac/mac_vlg_rx.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/mac/mac_vlg_tx.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/tcp/tcp_vlg.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/tcp/tcp_vlg_ack.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/tcp/tcp_vlg_core.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/tcp/tcp_vlg_engine.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/tcp/tcp_vlg_fast_rtx.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/tcp/tcp_vlg_if.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/tcp/tcp_vlg_ka.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/tcp/tcp_vlg_pkg.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/tcp/tcp_vlg_rx.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/tcp/tcp_vlg_rx_ctl.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/tcp/tcp_vlg_sack.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/tcp/tcp_vlg_tx.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/tcp/tcp_vlg_tx_arb.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/tcp/tcp_vlg_tx_buf.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/tcp/tcp_vlg_tx_ctl.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/udp/udp_vlg.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/udp/udp_vlg_if.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/udp/udp_vlg_pkg.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/udp/udp_vlg_rx.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/udp/udp_vlg_tx.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/util/eth_vlg_tmr.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/util/eth_vlg_tx_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../../src/vendors/rgmii_adapter.sv
set_global_assignment -name QIP_FILE ../src/ip/pll.qip
set_global_assignment -name QIP_FILE ../src/ip/rgmii_rx_pll.qip
set_global_assignment -name QIP_FILE ../src/ip/rgmii_tx_pll.qip
set_global_assignment -name SDC_FILE ../src/constraints.sdc
set_global_assignment -name OPTIMIZATION_MODE "HIGH PERFORMANCE EFFORT"
set_location_assignment PIN_B8 -to rgmii_rx_clk
set_location_assignment PIN_A5 -to rgmii_rx_ctl
set_location_assignment PIN_B6 -to rgmii_rx_dat[3]
set_location_assignment PIN_A6 -to rgmii_rx_dat[2]
set_location_assignment PIN_B7 -to rgmii_rx_dat[1]
set_location_assignment PIN_A7 -to rgmii_rx_dat[0]
set_location_assignment PIN_D3 -to rgmii_gtx_clk
set_location_assignment PIN_D6 -to rgmii_tx_ctl
set_location_assignment PIN_A2 -to rgmii_tx_dat[3]
set_location_assignment PIN_B3 -to rgmii_tx_dat[2]
set_location_assignment PIN_A3 -to rgmii_tx_dat[1]
set_location_assignment PIN_E6 -to rgmii_tx_dat[0]
set_location_assignment PIN_B4 -to mdc
set_location_assignment PIN_A4 -to mdio
set_location_assignment PIN_J15 -to reset_n
set_location_assignment PIN_J13 -to led[3]
set_location_assignment PIN_J14 -to led[2]
set_location_assignment PIN_K15 -to led[1]
set_location_assignment PIN_L14 -to led[0]
set_location_assignment PIN_T8 -to gen_clk_125m
set_location_assignment PIN_E16 -to gen_clk_100m
set_location_assignment PIN_M15 -to gen_clk_50m
set_global_assignment -name NUM_PARALLEL_PROCESSORS 32
set_global_assignment -name FMAX_REQUIREMENT "125 MHz"
set_global_assignment -name TIMING_ANALYZER_MULTICORNER_ANALYSIS ON
set_global_assignment -name SMART_RECOMPILE ON
set_global_assignment -name MIN_CORE_JUNCTION_TEMP "-40"
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top