
*** Running vivado
    with args -log Nexys4fpga.vds -m64 -mode batch -messageDb vivado.pb -source Nexys4fpga.tcl


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source Nexys4fpga.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a75tcsg324-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir H:/Document/School/ece540/pfinal/pf-2/pf-2.cache/wt [current_project]
# set_property parent.project_path H:/Document/School/ece540/pfinal/pf-2/pf-2.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# add_files H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/ece540/pfinal/Labyrinth/accel/all_icons.coe
# add_files H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/ece540/p2/p2_1/project_3/all_icons.coe
# add_files -quiet H:/Document/School/ece540/pfinal/pf-2/pf-2.runs/icon_rom_synth_1/icon_rom.dcp
# set_property used_in_implementation false [get_files H:/Document/School/ece540/pfinal/pf-2/pf-2.runs/icon_rom_synth_1/icon_rom.dcp]
# add_files -quiet H:/Document/School/ece540/pfinal/pf-2/pf-2.runs/clk_wizard_synth_1/clk_wizard.dcp
# set_property used_in_implementation false [get_files H:/Document/School/ece540/pfinal/pf-2/pf-2.runs/clk_wizard_synth_1/clk_wizard.dcp]
# add_files -quiet H:/Document/School/ece540/pfinal/pf-2/pf-2.runs/Square_Root_synth_1/Square_Root.dcp
# set_property used_in_implementation false [get_files H:/Document/School/ece540/pfinal/pf-2/pf-2.runs/Square_Root_synth_1/Square_Root.dcp]
# read_verilog -library xil_defaultlib {
#   H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/world_map.v
#   H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/world_if.v
#   H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/map.v
#   H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/icon_rom/sim/icon_rom.v
#   H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/icon_rom/icon_rom_stub.v
#   H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/dtg.v
#   H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/colorizer.v
#   H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/kcpsm6.v
#   H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/bot_pgm.v
#   H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/vga_subsystem.v
#   H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/sevensegment.v
#   H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/nexys4_bot_if.v
#   H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/icon.v
#   H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/debounce.v
#   H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/bot.v
#   H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/proj2.v
#   H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/nexys4fpga.v
# }
# read_vhdl -library xil_defaultlib {
#   H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/SPI_If.vhd
#   H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/icon_rom/synth/icon_rom.vhd
#   H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/icon_rom/icon_rom_stub.vhdl
#   H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/ADXL362Ctrl.vhd
#   H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/AccelArithmetics.vhd
#   H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/AccelerometerCtl.vhd
# }
# read_edif H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/world_map.ngc
# read_xdc H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/constrs_1/imports/accel/nexys4fpga_withvideo.xdc
# set_property used_in_implementation false [get_files H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/constrs_1/imports/accel/nexys4fpga_withvideo.xdc]
# catch { write_hwdef -file Nexys4fpga.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top Nexys4fpga -part xc7a75tcsg324-1
Command: synth_design -top Nexys4fpga -part xc7a75tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a75t'
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module icon_rom [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/icon_rom/sim/icon_rom.v:56]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module icon_rom [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/icon_rom/icon_rom_stub.v:17]
WARNING: [Synth 8-2507] parameter declaration becomes local in debounce with formal parameter declaration list [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/debounce.v:46]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 239.012 ; gain = 76.105
---------------------------------------------------------------------------------
WARNING: [Synth 8-1090] 'dist_mem_gen_v8_0' is not compiled in library dist_mem_gen_v8_0 [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/icon_rom/synth/icon_rom.vhd:57]
CRITICAL WARNING: [Synth 8-2488] overwriting existing primary unit icon_rom [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/icon_rom/icon_rom_stub.vhdl:15]
INFO: [Synth 8-638] synthesizing module 'Nexys4fpga' [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/nexys4fpga.v:35]
	Parameter SIMULATE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debounce' [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/debounce.v:24]
	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter DEBOUNCE_FREQUENCY_HZ bound to: 250 - type: integer 
	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer 
	Parameter CNTR_WIDTH bound to: 32 - type: integer 
	Parameter SIMULATE bound to: 0 - type: integer 
	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer 
	Parameter pb0_in bound to: 4'b0001 
INFO: [Synth 8-155] case statement is not full and has no default [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/debounce.v:102]
INFO: [Synth 8-155] case statement is not full and has no default [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/debounce.v:103]
INFO: [Synth 8-155] case statement is not full and has no default [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/debounce.v:104]
INFO: [Synth 8-155] case statement is not full and has no default [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/debounce.v:105]
INFO: [Synth 8-155] case statement is not full and has no default [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/debounce.v:106]
INFO: [Synth 8-155] case statement is not full and has no default [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/debounce.v:107]
INFO: [Synth 8-155] case statement is not full and has no default [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/debounce.v:110]
INFO: [Synth 8-155] case statement is not full and has no default [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/debounce.v:111]
INFO: [Synth 8-155] case statement is not full and has no default [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/debounce.v:112]
INFO: [Synth 8-155] case statement is not full and has no default [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/debounce.v:113]
INFO: [Synth 8-155] case statement is not full and has no default [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/debounce.v:114]
INFO: [Synth 8-155] case statement is not full and has no default [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/debounce.v:115]
INFO: [Synth 8-155] case statement is not full and has no default [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/debounce.v:116]
INFO: [Synth 8-155] case statement is not full and has no default [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/debounce.v:117]
INFO: [Synth 8-155] case statement is not full and has no default [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/debounce.v:118]
INFO: [Synth 8-155] case statement is not full and has no default [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/debounce.v:119]
INFO: [Synth 8-155] case statement is not full and has no default [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/debounce.v:120]
INFO: [Synth 8-155] case statement is not full and has no default [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/debounce.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/debounce.v:122]
INFO: [Synth 8-155] case statement is not full and has no default [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/debounce.v:123]
INFO: [Synth 8-155] case statement is not full and has no default [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/debounce.v:124]
INFO: [Synth 8-155] case statement is not full and has no default [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/debounce.v:125]
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/debounce.v:24]
INFO: [Synth 8-638] synthesizing module 'sevensegment' [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/sevensegment.v:35]
	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter REFRESH_FREQUENCY_HZ bound to: 500 - type: integer 
	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer 
	Parameter CNTR_WIDTH bound to: 32 - type: integer 
	Parameter SIMULATE bound to: 0 - type: integer 
	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer 
	Parameter digit1 bound to: 8'b11111110 
	Parameter digit2 bound to: 8'b11111101 
	Parameter digit3 bound to: 8'b11111011 
	Parameter digit4 bound to: 8'b11110111 
	Parameter digit5 bound to: 8'b11101111 
	Parameter digit6 bound to: 8'b11011111 
	Parameter digit7 bound to: 8'b10111111 
	Parameter digit8 bound to: 8'b01111111 
INFO: [Synth 8-638] synthesizing module 'Digit' [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/sevensegment.v:196]
	Parameter zero bound to: 7'b1000000 
	Parameter one bound to: 7'b1111001 
	Parameter two bound to: 7'b0100100 
	Parameter three bound to: 7'b0110000 
	Parameter four bound to: 7'b0011001 
	Parameter five bound to: 7'b0010010 
	Parameter six bound to: 7'b0000010 
	Parameter seven bound to: 7'b1111000 
	Parameter eight bound to: 7'b0000000 
	Parameter nine bound to: 7'b0010000 
	Parameter A bound to: 7'b0001000 
	Parameter B bound to: 7'b0000011 
	Parameter C bound to: 7'b1000110 
	Parameter D bound to: 7'b0100001 
	Parameter E bound to: 7'b0000110 
	Parameter F bound to: 7'b0001110 
	Parameter seg_a bound to: 7'b1111110 
	Parameter seg_b bound to: 7'b1111101 
	Parameter seg_c bound to: 7'b1111011 
	Parameter seg_d bound to: 7'b1110111 
	Parameter seg_e bound to: 7'b1101111 
	Parameter seg_f bound to: 7'b1011111 
	Parameter seg_g bound to: 7'b0111111 
	Parameter upH bound to: 7'b0001001 
	Parameter upL bound to: 7'b1000111 
	Parameter upR bound to: 7'b0001000 
	Parameter lol bound to: 7'b1001111 
	Parameter lor bound to: 7'b0101111 
	Parameter blank bound to: 7'b1111111 
INFO: [Synth 8-256] done synthesizing module 'Digit' (2#1) [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/sevensegment.v:196]
INFO: [Synth 8-256] done synthesizing module 'sevensegment' (3#1) [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/sevensegment.v:35]
INFO: [Synth 8-638] synthesizing module 'bot' [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/bot.v:33]
INFO: [Synth 8-638] synthesizing module 'kcpsm6' [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/kcpsm6.v:77]
	Parameter hwbuild bound to: 8'b00000000 
	Parameter interrupt_vector bound to: 12'b001111111111 
	Parameter scratch_pad_memory_size bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LUT6_2' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b1111111111111111111101010101010100000000000000000000111011101110 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2' (4#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'FD' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:2773]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FD' (5#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:2773]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized0' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b0000000010000011000000000000101100000000110001000000000001001100 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized0' (5#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized1' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b0000000000010000000000000000000000000000000000000000100000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized1' (5#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'LUT6' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000001100101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6' (6#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized2' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b1100110000110011111111110000000010000000100000001000000010000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized2' (6#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized0' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
	Parameter INIT bound to: 64'b0101101000111100111111111111111100000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized0' (6#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized3' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b0111011101110111000000100111011100000000000000000000001000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized3' (6#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized4' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b0000000000000000111100000000000000000000000000000010001111111111 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized4' (6#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized1' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
	Parameter INIT bound to: 64'b1111111111111111111111111111111100000000000001000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized1' (6#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized5' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b1111111111111111000100000000000000000000000000000010000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized5' (6#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized6' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b0000001111001010000000000000000000000100001000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized6' (6#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized7' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b0111011100001000000000000000000000000000000000000000111100000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized7' (6#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized8' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b1101000000000000000000000000000000000010000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized8' (6#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized9' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b0000000000000001001111110011111100000000000100001111011111001110 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized9' (6#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized10' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b1100000011001100000000000000000010100000101010100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized10' (6#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'FDR' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3001]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDR' (7#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3001]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized11' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b1000000000000000000000000000000000100000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized11' (7#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized12' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b0100000000000000000000000000000000000001000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized12' (7#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized2' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
	Parameter INIT bound to: 64'b0000000010000000000000100000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized2' (7#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized3' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
	Parameter INIT bound to: 64'b1010110010101100111111110000000011111111000000001111111100000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized3' (7#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
INFO: [Synth 8-638] synthesizing module 'XORCY' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (8#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized13' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b0000000000000000000000000000000010000111011110000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized13' (8#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'MUXCY' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642]
INFO: [Synth 8-256] done synthesizing module 'MUXCY' (9#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized4' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized4' (9#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized5' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
	Parameter INIT bound to: 64'b1111111111111111101010101100110011110000111100001111000011110000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized5' (9#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized14' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b0011001100110011101010101100110011110000101010100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized14' (9#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'FDRE' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (10#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized15' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b1010001010000000000000000000000000000000111100000000000011110000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized15' (10#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized16' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized16' (10#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized17' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b0000000000000000000000000000110100000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized17' (10#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized6' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
	Parameter INIT bound to: 64'b1111101111111111000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized6' (10#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized18' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized18' (10#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized7' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
	Parameter INIT bound to: 64'b0000000010101010000000001111111100110011110011000000111100000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized7' (10#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized8' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized8' (10#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized9' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
	Parameter INIT bound to: 64'b0000000010101010000000000000000011001100110011001111000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized9' (10#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
INFO: [Synth 8-638] synthesizing module 'RAM32M' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:27983]
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'RAM32M' (11#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:27983]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized19' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b0000000000010101001010011010101010101010101010101010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized19' (11#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized20' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized20' (11#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized21' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized21' (11#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15926]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized10' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
	Parameter INIT bound to: 64'b1011111110111100100011111000110010110011101100001000001110000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized10' (11#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized11' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized11' (11#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910]
INFO: [Synth 8-638] synthesizing module 'RAM64M' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:28292]
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'RAM64M' (12#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:28292]
INFO: [Synth 8-256] done synthesizing module 'kcpsm6' (13#1) [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/kcpsm6.v:77]
INFO: [Synth 8-638] synthesizing module 'bot_pgm' [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/bot_pgm.v:55]
INFO: [Synth 8-638] synthesizing module 'RAMB18E1' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:32684]
	Parameter INITP_00 bound to: 256'b0001011010000110000110000110000110000110000110000110000010100000001010000110000110000110000110000110000110000110000010000110001001010101110100010100101010101010101010101010101000100010000010100000000010000000100000101101110110100010100010101000000000101010 
	Parameter INITP_01 bound to: 256'b1010000010000011011000001000001001100111010110011101110110011001110101100111011101100000000010010101010000100010100001100001100001100001100001100001100001100000100010100000100000110110100000110110100000100000110110100000110110001101100011011000110100001010 
	Parameter INITP_02 bound to: 256'b1101001101001000101000100100100100100101110110100010010010010010010111011010001001001001001001011101101000100100100100100101110110100010010010010010010111011010001001001001001001011101101000100100100100100101110110100010010010010010010111010010000010000010 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000010110100001011011000101101100010110110001011011000101101100010110110001011010010010101010001110100010001110100010101010100010101010000001000100000001000000001010101001000110100110100 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010101010101010010110101010010001100000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000100010000000000011000100001110000000000000000001011111000000011001011110010000000000000000000000110001000000011001000100000000001000100001110001000000000111010100000000011110000000000001111100000010000000001011000000000000011001000000000001000110 
	Parameter INIT_01 bound to: 256'b0001100000000000000110010000000000001100000100000000110100000000000000001101001000000010111000000000000111110000000011110000000000000000100000100000001011100000000000011111000000100000001000001110000000010101110110000000111111100000000101011101100100001111 
	Parameter INIT_02 bound to: 256'b1101000000001110110100000000111011010000000011001101000000001100110110100000001111011011000001001101110000000010110111010000000100001010000000000000000110001000000010110000000000000001000001000000001011000000000000011101000000100000000010100000000111000010 
	Parameter INIT_03 bound to: 256'b0100000000001110010000000000111001000000000011100100000000001110111000000100000101000001000011101010000000100000000000100000000001000000000011100000000000010000010100000000000011010000000011011101000000001101110110000000011011011001000001010101000000000000 
	Parameter INIT_04 bound to: 256'b0001000000000001111000010000000000010001110011100001000000000001111000010000000000010001000000000001000000000001111000010000000000010001000000000001000000100000010100000000000010100000001000000000001000010000010100000000000000110000000011110101000000000000 
	Parameter INIT_05 bound to: 256'b0000000100000000010100000000000011100001000000000001000101001111000100000000000111100001000000000001000111011000000100000000000111100001000000000001000111101110000100000000000111100001000000000001000111001100000100000000000111100001000000000001000111001110 
	Parameter INIT_06 bound to: 256'b1110000100000000000100010100001000010000000000011110000100000000000100010011000100010000000000011110000100000000000100010010000000010000000000011110000100000000000100010001011100010000000000000101000000000000000000000011011000010010001000000011000100001111 
	Parameter INIT_07 bound to: 256'b0001001000000000000000010011000001000001000001100101000000000000111000010000000000010001000001100001000000000001111000010000000000010001011101010001000000000001111000010000000000010001011001000001000000000001111000010000000000010001010100110001000000000001 
	Parameter INIT_08 bound to: 256'b0010000010101111000000000100000001100000100100001101010100001000001000001010111100000000010000000110000010001100110101010000010000100000101011110000000001000000011000001000100011010101000000000000010100100000000001000001000001010000000000000000000000110110 
	Parameter INIT_09 bound to: 256'b1101010100001110001000001010111100000000011111010001001100000000000000010000000000000000011111010001001100000000000000010100000001100000100111111101010100001101001000001010111100000000011111010001001100000000000000010100000001100000100101101101010100001100 
	Parameter INIT_0A bound to: 256'b0101000000000000000000000100000000100000101011110000000001111101000100110000000100000001000000000000000001111101000100110000000100000001010000000110000010101110110101010000111100100000101011110000000001111101000100110000000100000001010000000110000010100101 
	Parameter INIT_0B bound to: 256'b0001000000000001111000010000000000010001000000010001000000000001111000010000000000010001000100010001000000000001111000010000000000010001000100000001000000000001111000010000000000010001000111110001000000000001111000010000000000010001000011110001000000010000 
	Parameter INIT_0C bound to: 256'b0100000000001110010000000000111001000000000011100011000100001111000000010000000000000000010000110001001000010000010100000000000011100001000000000001000111111111000100000000000111100001000000000001000111110000000100000000000111100001000000000001000111110001 
	Parameter INIT_0D bound to: 256'b0110000011100010110100010000111100000110000000000010000011011110100101100000000101100000110111011101000000001111011000001110010011010100000001000000000011001001000001111100000000000110110100000000010100010000000001000010000001010000000000000100000000001110 
	Parameter INIT_0E bound to: 256'b1000011100010000001000001111010000010111000000010110000011101111110100010000111110000110000000000010000011101011000101100000000101100000111010101101000000001111011000001111000111010100000010000010000011110100000001110001000000100000111101001001011100000001 
	Parameter INIT_0F bound to: 256'b1101000100001000010100000000000000000001011100000000000001100000010100000000000000000001110000000000000011010000011000001111110011010000000000100000000011111111000000100111000000000001011000000101000000000000000000010111000000000000011000000010000011110100 
	Parameter INIT_10 bound to: 256'b0000000011111111000100010000000100000100000000000000000011111111100100100000000110010001000000010110000100010110110111110000000000000111000000000000000011111111000000101100000000000001110100000101000000000000100100000000101000000000000000001101001000001001 
	Parameter INIT_11 bound to: 256'b0001000100000001000001010000000000000000111111110001001000000001000001000000000000000000111111111001001000000010000100010000000101100001001001001101111100000001010100000000000000000001011110100000011000000000000000001111111100010001000000010000010100000000 
	Parameter INIT_12 bound to: 256'b0000011000000000000000001111111100010010000000010000010100000000000000001111111100010010000000010000010000000000000000001111111110010010000000010001000100000001011000010011001011011111000000100101000000000000000000010111101000000110000000000000000011111111 
	Parameter INIT_13 bound to: 256'b0101000000000000000000010111101000000110000000000000000011111111000100100000000100000101000000000000000011111111100100010000000100000100000000000000000011111111000100100000000100010001000000100110000101000000110111110000001101010000000000000000000101111010 
	Parameter INIT_14 bound to: 256'b0110000101011100110111110000010101010000000000000000000101111010000001100000000000000000111111111001000100000001000001010000000000000000111111111001000100000001000001000000000000000000111111110001001000000001000100010000000101100001010011101101111100000100 
	Parameter INIT_15 bound to: 256'b0001001000000001100100010000000101100001011010101101111100000110010100000000000000000001011110100000011000000000000000001111111110010010000000010000010100000000000000001111111110010010000000010000010000000000000000001111111100010010000000101001000100000001 
	Parameter INIT_16 bound to: 256'b0000010000000000000000001111111110010010000000011001000100000010011000010111100011011111000001110101000000000000000000010111101000000110000000000000000011111111100100100000000100000101000000000000000011111111100100100000000100000100000000000000000011111111 
	Parameter INIT_17 bound to: 256'b0110000110000001110101010000001000110000111110000110000101111110110101110000000100010000000001110101000000000000000100001111111101010000000000000000000101111010000001100000000000000000111111111001001000000001000001010000000000000000111111110001000100000001 
	Parameter INIT_18 bound to: 256'b0100000000010000001100010000011100000001111100000100000000000110010000000000011001000000000001100100000000000110000000001110000001010000000000000101000000001000011000011000011111010110000000100101000000010000011000011000010011010100000000100101000000011000 
	Parameter INIT_19 bound to: 256'b0100000100001110000100000000000001000010000011100100001000001110010000100000111001000010000011100000001000000000001100010000111100000001000000000101000000000000000010100000000000000001100010000001101100000000000110000000000000011001000000000101000000000000 
	Parameter INIT_1A bound to: 256'b0100000000001110010100001000000000001001001000000010000110101111110100100000000000110010000000010100000000001110010100001000000000001000000100000010000110101001110100010000000000110001000000010100000000001110010000000000100001000010000011100100000000001000 
	Parameter INIT_1B bound to: 256'b1001001000000001000000011011100000010010000110010101000000000000011000011011100110010001000000010000000110110100000100010010100001010000000000000110000110110101100100000000000100010000000110000101000000000000010000000000111001000000000011100100000000001110 
	Parameter INIT_1C bound to: 256'b0110000111001101100100110000000100000001101111010001001111001000010100000000000001100001110010001001001100000001000000011011110100010011011001000101000000000000011000011100001110010011000000010000000110111101000100110011001001010000000000000110000110111110 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001010000000000000110000111010111100100110000000100000011001100000001001100001010010100000000000001100001110100101001010000000001000000011100110000010100000001010101000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b1101100100000101100110000000010010011001000000101101000000001100110100000000110011011100000000101101110100000001010011000000011000001100110100000001110100000001110100000000010010010000000000000001100011111111000110011111111100011100000000000001110100000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001100000100110100000000111011010000000011100000000111001100110100000000110111010000000011011101100000000110 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 16'b0000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter READ_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_WIDTH_B bound to: 18 - type: integer 
	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAMB18E1' (14#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:32684]
INFO: [Synth 8-256] done synthesizing module 'bot_pgm' (15#1) [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/bot_pgm.v:55]
INFO: [Synth 8-638] synthesizing module 'world_if' [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/world_if.v:56]
INFO: [Synth 8-256] done synthesizing module 'world_if' (16#1) [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/world_if.v:56]
INFO: [Synth 8-638] synthesizing module 'map' [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/map.v:47]
	Parameter GND bound to: 2'b00 
	Parameter BLKL bound to: 2'b01 
	Parameter OBSTR bound to: 2'b10 
	Parameter RSVD bound to: 2'b00 
INFO: [Synth 8-638] synthesizing module 'world_map' [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/world_map.v:39]
INFO: [Synth 8-256] done synthesizing module 'world_map' (17#1) [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/world_map.v:39]
INFO: [Synth 8-256] done synthesizing module 'map' (18#1) [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/map.v:47]
INFO: [Synth 8-256] done synthesizing module 'bot' (19#1) [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/bot.v:33]
INFO: [Synth 8-638] synthesizing module 'proj2' [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/proj2.v:104]
	Parameter C_JTAG_LOADER_ENABLE bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: 7S - type: string 
	Parameter C_RAM_SIZE_KWORDS bound to: 2 - type: integer 
	Parameter BRAM_ADDRESS_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RAMB36E1' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:33350]
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter INITP_00 bound to: 256'b1000011000011000011000011000011000001000010000001010000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000010100000100000100000100000100000100000100000100000101001001010001010101011010010100010001010001000101010101010 
	Parameter INITP_01 bound to: 256'b0010101000001000001000001000001000010101010000000001010101000000101010100000001000000011011000000011011000000011011000000011011000000011011000000011011000000011010000101010010101010010000100000010100001100001100001100001100001100001100001100001100001100001 
	Parameter INITP_02 bound to: 256'b0010000010000010000010101010101101101011011010110110101101101011011010110110101101001000110110100010100000110110001000100010101000110110100010001000101101010010110100101000101000001000101011011010100000100011011010100010100010001000110100110100110110100010 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100000101000001010000001010011010011010010100000010011010010100000101000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000010100000100110001000000000001100001010 
	Parameter INITP_07 bound to: 256'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b1000000000000001111100010011010100010001000000010000000110100001000100010000001100000001100111011111000100100111000100010000000011110001001000000001000100000000000000000110111000000000001101110010000000000100001000000000010000100000000001000010000000000100 
	Parameter INIT_01 bound to: 256'b0000000101110000000100100000000000100000000100001111011000100000100101100000000110110110001000000000000101010001000000010111111100000001110100000000000000011110000000001010110100000000101001010000000011100000001000000001000011010110000000001011011000100000 
	Parameter INIT_02 bound to: 256'b0000000110010000101100010011001000010010000001010000000110010000101100010011001100010010000001000000000110000111000000011010000000010010000000110000000110000111000000011001000000010010000000100000000110000111000000011000000000010010000000010000000110000111 
	Parameter INIT_03 bound to: 256'b1110000100000000000100010000001100010000000000011110000100000000000100010000001000010000000000011110000100000000000100010000000000010000000000000101000000000000000000011001000010110001001100000001001000000111000000011001000010110001001100010001001000000110 
	Parameter INIT_04 bound to: 256'b0001000000000001111000010000000000010001001000000001000000000001111000010000000000010001001000110001000000000001111000010000000000010001001000100001000000000001111000010000000000010001001000000001000000000001111000010000000000010001000000000001000000000001 
	Parameter INIT_05 bound to: 256'b0001000100000010000100000000000111100001000000000001000100000000000100000000000111100001000000000001000100110000000100000000000111100001000000000001000100110011000100000000000111100001000000000001000100110010000100000000000111100001000000000001000100110000 
	Parameter INIT_06 bound to: 256'b0001000100011000000100000001000001010000000000001010000100100000000000100001000000110001000011110000000100000000000100100000000001010000000000001110000100000000000100010000000000010000000000011110000100000000000100010000001100010000000000011110000100000000 
	Parameter INIT_07 bound to: 256'b1110000100000000000100010001011100010000000000011110000100000000000100010000111100010000000000011110000100000000000100010001011100010000000000011110000100000000000100010001011100010000000000011110000100000000000100010001011100010000000000011110000100000000 
	Parameter INIT_08 bound to: 256'b0001000000000001111000010000000000010001000101110001000000000001111000010000000000010001000101110001000000000001111000010000000000010001000010110001000000000001111000010000000000010001000101110001000000000001111000010000000000010001000101110001000000000001 
	Parameter INIT_09 bound to: 256'b0001001000010000010100000000000011100001000000000001000100011100000100000000000111100001000000000001000100011010000100000000000111100001000000000001000100011011000100000000000111100001000000000001000100011001000100000000000111100001000000000001000100010111 
	Parameter INIT_0A bound to: 256'b1101000000000000001100000000011100000000110000000101000000000000111100010011001100000000100111110100000000001110010000000000111001000000000011100100000000001110000000001100000001010000000000001010000100100000000000100001000000110001000011110000000100000000 
	Parameter INIT_0B bound to: 256'b0001011000000000000101010000100100010100000000000110000011000001110100000000001000100000110111000001011000000101000101010000010000010100000000000110000010111011110100000000000100100000110111000001011000000000000101010000000000010100000000000110000010110101 
	Parameter INIT_0C bound to: 256'b0001010000000010011000001101001111010000000001010010000011011100000101100000000000010101000010000001010000000001011000001100110111010000000001000010000011011100000101100000010100010101000000110001010000000001011000001100011111010000000000110010000011011100 
	Parameter INIT_0D bound to: 256'b0101000000000000111101100011001011110101001100011111010000110000000101100000010100010101000000010001010000000011001000001101110000010110000000000001010100000111000101000000001001100000110110011101000000000110001000001101110000010110000001010001010100000010 
	Parameter INIT_0E bound to: 256'b0000100000000000010000000000111001000000000011100100000000001110010000000000111000110111000011110000011100000000000000001110000000001010000000000100000000001110010000000000111001000000000011100100000000001110001110010000111100001001000000000000000011110000 
	Parameter INIT_0F bound to: 256'b0001000000000101111111100010100111111111001010000101000000000000001100100000111100000010110000000101000000000000001100100000011100000010110000000101000000000000001100100001100000000010110100000101000000000000001100100000011100000010110100000101000000000000 
	Parameter INIT_10 bound to: 256'b0101000000000000000100010011001111110000001101010001000000000101011000010001000011000000111000001011000000101001011000010001000011000000111100001011000000101000001000010001001111010010000001110000000011110001010100000000000000010001001100111111000000110101 
	Parameter INIT_11 bound to: 256'b0000000011110001010100000000000011110000001101010001000000000010000100010000000001010000000000000001000100110011001000010001101111010010000001110000000011110001010100000000000011110000001101010001000000000110010100000000000011110000001101010001000000000001 
	Parameter INIT_12 bound to: 256'b0010000100110110110000100011000010110011001001100000000011110111010100000000000000010001001000100101000000000000111100000011010100010000000001000001000100000000111100010011010000010001000000001111001000100110000000001111011100100001001010101101001000000111 
	Parameter INIT_13 bound to: 256'b0001000000000011001000010100010111010010000001110000000011110001010100000000000000010001000000001111000000110101000100000000011101010000000000000001000100000011111100110011010000100001001110001101001100000011000100110000000110110011001101001111001000100110 
	Parameter INIT_14 bound to: 256'b0001000100110000010100000000000011110000001101010001000000000101000100010000000000100001010011111100001100100000000000001111011110110011001001100101000000000000000100010010001001010000000000000001000100110000111100100010011000000000111101111111000000110101 
	Parameter INIT_15 bound to: 256'b1101000000000001001000010111001100000001000000110110000101011111110100000000010100100001011100110000000011111101011000010101101111010000000001111011000000110101001000010111001100010001000000000110000101010110110100100001100000000000111101000101000000000000 
	Parameter INIT_16 bound to: 256'b1101000000000100001000010111001100000001001111000110000101101111110100000000011000100001011100110000000101000111011000010110101111010000000000110010000101110011000000010001111101100001011001111101000000000010001000010111001100000001000101100110000101100011 
	Parameter INIT_17 bound to: 256'b0000000000010000010100000000000000110000111111111001000000010001010100000000000000110000111111111001000000000001010100000000000000110000000111111001000000000000010100000000000001010000000000001101000100001001001000010111001100000001001011000110000101110101 
	Parameter INIT_18 bound to: 256'b0101000000000000110000110000000000110011000111110000001100010000100000000010000000010000000001101001000000000000110000000010000000010000000000110101000000000000110100000001001000110000111111110000000000010000010100000000000011010000000000100011000011111111 
	Parameter INIT_19 bound to: 256'b1101000000000111001100000000111100000000000100000101000000000000110000110000000000110011000111110000001100010000100000000010000000010000000001000001000000010110110100000000000011000000001000000001000000000011100100000000000011000000001000000001000000000111 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010000000000001101000000010111001100000000111100000000000100000101000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b1011011000100111111101100010000000010110000000011111010100100100100101010000111111110101001000111001010100001110100111010000110110011100000011001001111000001011100111110000101001100011000011111101011011111111101101100010000011110101001000101111011000100001 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100000000000110110101001000101011011000100001111101100010011111010110000001110111011000000001 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0010001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 0 - type: integer 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 0 - type: integer 
	Parameter IS_ENARDEN_INVERTED bound to: 0 - type: integer 
	Parameter IS_ENBWREN_INVERTED bound to: 0 - type: integer 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 0 - type: integer 
	Parameter IS_RSTRAMB_INVERTED bound to: 0 - type: integer 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 0 - type: integer 
	Parameter IS_RSTREGB_INVERTED bound to: 0 - type: integer 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter READ_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_WIDTH_B bound to: 18 - type: integer 
	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAMB36E1' (20#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:33350]
WARNING: [Synth 8-350] instance 'kcpsm6_rom' of module 'RAMB36E1' requires 32 connections, but only 26 given [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/proj2.v:690]
INFO: [Synth 8-638] synthesizing module 'jtag_loader_6' [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/proj2.v:1934]
	Parameter C_JTAG_LOADER_ENABLE bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: 7S - type: string 
	Parameter C_NUM_PICOBLAZE bound to: 1 - type: integer 
	Parameter C_BRAM_MAX_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_PICOBLAZE_INSTRUCTION_DATA_WIDTH bound to: 18 - type: integer 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH_0 bound to: 11 - type: integer 
	Parameter C_ADDR_WIDTH_1 bound to: 5'b01010 
	Parameter C_ADDR_WIDTH_2 bound to: 5'b01010 
	Parameter C_ADDR_WIDTH_3 bound to: 5'b01010 
	Parameter C_ADDR_WIDTH_4 bound to: 5'b01010 
	Parameter C_ADDR_WIDTH_5 bound to: 5'b01010 
	Parameter C_ADDR_WIDTH_6 bound to: 5'b01010 
	Parameter C_ADDR_WIDTH_7 bound to: 5'b01010 
INFO: [Synth 8-638] synthesizing module 'BSCANE2' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:421]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BSCANE2' (21#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:421]
INFO: [Synth 8-638] synthesizing module 'BUFG' [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (22#1) [H:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'jtag_loader_6' (23#1) [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/proj2.v:1934]
INFO: [Synth 8-256] done synthesizing module 'proj2' (24#1) [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/proj2.v:104]
INFO: [Synth 8-638] synthesizing module 'nexys4_bot_if' [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/nexys4_bot_if.v:23]
	Parameter PA_PBTNS bound to: 8'b00000000 
	Parameter PA_SLSWTCH bound to: 8'b00000001 
	Parameter PA_LEDS bound to: 8'b00000010 
	Parameter PA_DIG3 bound to: 8'b00000011 
	Parameter PA_DIG2 bound to: 8'b00000100 
	Parameter PA_DIG1 bound to: 8'b00000101 
	Parameter PA_DIG0 bound to: 8'b00000110 
	Parameter PA_DP bound to: 8'b00000111 
	Parameter PA_RSVD bound to: 8'b00001000 
	Parameter PA_MOTCTL_IN bound to: 8'b00001001 
	Parameter PA_LOCX bound to: 8'b00001010 
	Parameter PA_LOCY bound to: 8'b00001011 
	Parameter PA_BOTINFO bound to: 8'b00001100 
	Parameter PA_SENSORS bound to: 8'b00001101 
	Parameter PA_LMDIST bound to: 8'b00001110 
	Parameter PA_RMDIST bound to: 8'b00001111 
	Parameter PA_PBTNS_ALT bound to: 8'b00010000 
	Parameter PA_SLSWTCH1508 bound to: 8'b00010001 
	Parameter PA_LEDS1508 bound to: 8'b00010010 
	Parameter PA_DIG7 bound to: 8'b00010011 
	Parameter PA_DIG6 bound to: 8'b00010100 
	Parameter PA_DIG5 bound to: 8'b00010101 
	Parameter PA_DIG4 bound to: 8'b00010110 
	Parameter PA_DP0704 bound to: 8'b00010111 
	Parameter PA_RSVD_ALT bound to: 8'b00011000 
	Parameter PA_MOTCTL_IN_ALT bound to: 8'b00011001 
	Parameter PA_LOCX_ALT bound to: 8'b00011010 
	Parameter PA_LOCY_ALT bound to: 8'b00011011 
	Parameter PA_BOTINFO_ALT bound to: 8'b00011100 
	Parameter PA_SENSORS_ALT bound to: 8'b00011101 
	Parameter PA_LMDIST_ALT bound to: 8'b00011110 
	Parameter PA_RMDIST_ALT bound to: 8'b00011111 
INFO: [Synth 8-256] done synthesizing module 'nexys4_bot_if' (25#1) [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/nexys4_bot_if.v:23]
INFO: [Synth 8-638] synthesizing module 'draw_icon' [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/icon.v:23]
	Parameter ICON_OFFSET bound to: 8 - type: integer 
	Parameter ADDR_OFFSET_N bound to: 12'b000000000000 
	Parameter ADDR_OFFSET_NE bound to: 12'b000100000000 
	Parameter ADDR_OFFSET_E bound to: 12'b001000000000 
	Parameter ADDR_OFFSET_SE bound to: 12'b001100000000 
	Parameter ADDR_OFFSET_S bound to: 12'b010000000000 
	Parameter ADDR_OFFSET_SW bound to: 12'b010100000000 
	Parameter ADDR_OFFSET_W bound to: 12'b011000000000 
	Parameter ADDR_OFFSET_NW bound to: 12'b011100000000 
	Parameter N bound to: 3'b000 
	Parameter NE bound to: 3'b001 
	Parameter E bound to: 3'b010 
	Parameter SE bound to: 3'b011 
	Parameter S bound to: 3'b100 
	Parameter SW bound to: 3'b101 
	Parameter W bound to: 3'b110 
	Parameter NW bound to: 3'b111 
INFO: [Synth 8-638] synthesizing module 'icon_rom' [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/icon_rom/icon_rom_stub.v:17]
INFO: [Synth 8-226] default block is never used [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/icon.v:73]
INFO: [Synth 8-256] done synthesizing module 'draw_icon' (26#1) [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/icon.v:23]
INFO: [Synth 8-638] synthesizing module 'vga_subsystem' [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/vga_subsystem.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_wizard' [H:/Document/School/ece540/pfinal/pf-2/pf-2.runs/synth_1/.Xil/Vivado-7564-Black-PC/realtime/clk_wizard_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'clk_wizard' (27#1) [H:/Document/School/ece540/pfinal/pf-2/pf-2.runs/synth_1/.Xil/Vivado-7564-Black-PC/realtime/clk_wizard_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'dtg' [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/dtg.v:29]
	Parameter HORIZ_PIXELS bound to: 512 - type: integer 
	Parameter HCNT_MAX bound to: 799 - type: integer 
	Parameter HCNT_END bound to: 699 - type: integer 
	Parameter HSYNC_START bound to: 659 - type: integer 
	Parameter HSYNC_END bound to: 755 - type: integer 
	Parameter VERT_PIXELS bound to: 480 - type: integer 
	Parameter VCNT_MAX bound to: 524 - type: integer 
	Parameter VSYNC_START bound to: 493 - type: integer 
	Parameter VSYNC_END bound to: 494 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dtg' (28#1) [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/dtg.v:29]
INFO: [Synth 8-638] synthesizing module 'colorizer' [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/colorizer.v:23]
	Parameter WORLD_COLOR_BG bound to: 12'b111111111111 
	Parameter WORLD_COLOR_LINE bound to: 12'b000000000000 
	Parameter WORLD_COLOR_OBS bound to: 12'b010101000101 
	Parameter ICON_COLOR_1 bound to: 12'b111100000000 
	Parameter ICON_COLOR_2 bound to: 12'b000011110000 
	Parameter ICON_COLOR_3 bound to: 12'b000000001111 
	Parameter BLK bound to: 12'b000000000000 
	Parameter WORLD_ADDR_BG bound to: 2'b00 
	Parameter WORLD_ADDR_LINE bound to: 2'b01 
	Parameter WORLD_ADDR_OBS bound to: 2'b10 
	Parameter ICON_ADDR_TP bound to: 2'b00 
	Parameter ICON_ADDR_1 bound to: 2'b01 
	Parameter ICON_ADDR_2 bound to: 2'b10 
	Parameter ICON_ADDR_3 bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/colorizer.v:61]
INFO: [Synth 8-256] done synthesizing module 'colorizer' (29#1) [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/colorizer.v:23]
INFO: [Synth 8-256] done synthesizing module 'vga_subsystem' (30#1) [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/vga_subsystem.v:23]
INFO: [Synth 8-638] synthesizing module 'AccelerometerCtl' [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/AccelerometerCtl.vhd:70]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
	Parameter NUM_READS_AVG bound to: 16 - type: integer 
	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer 
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
	Parameter NUM_READS_AVG bound to: 16 - type: integer 
	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'ADXL362Ctrl' declared at 'H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/ADXL362Ctrl.vhd:89' bound to instance 'ADXL_Control' of component 'ADXL362Ctrl' [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/AccelerometerCtl.vhd:163]
INFO: [Synth 8-638] synthesizing module 'ADXL362Ctrl__parameterized0' [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/ADXL362Ctrl.vhd:117]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
	Parameter NUM_READS_AVG bound to: 16 - type: integer 
	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/ADXL362Ctrl.vhd:283]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/ADXL362Ctrl.vhd:312]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/ADXL362Ctrl.vhd:365]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
INFO: [Synth 8-3491] module 'SPI_If' declared at 'H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/SPI_If.vhd:42' bound to instance 'SPI_Interface' of component 'SPI_If' [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/ADXL362Ctrl.vhd:373]
INFO: [Synth 8-638] synthesizing module 'SPI_If__parameterized0' [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/SPI_If.vhd:66]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = USER [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/SPI_If.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'SPI_If__parameterized0' (31#1) [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/SPI_If.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ADXL362Ctrl__parameterized0' (32#1) [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/ADXL362Ctrl.vhd:117]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter ACC_X_Y_MAX bound to: 10'b0111111111 
	Parameter ACC_X_Y_MIN bound to: 10'b0000000000 
INFO: [Synth 8-3491] module 'AccelArithmetics' declared at 'H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/AccelArithmetics.vhd:49' bound to instance 'Accel_Calculation' of component 'AccelArithmetics' [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/AccelerometerCtl.vhd:190]
INFO: [Synth 8-638] synthesizing module 'AccelArithmetics__parameterized0' [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/AccelArithmetics.vhd:74]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter ACC_X_Y_MAX bound to: 10'b0111111111 
	Parameter ACC_X_Y_MIN bound to: 10'b0000000000 
INFO: [Synth 8-3491] module 'Square_Root' declared at 'H:/Document/School/ece540/pfinal/pf-2/pf-2.runs/synth_1/.Xil/Vivado-7564-Black-PC/realtime/Square_Root_stub.v:7' bound to instance 'Magnitude_Calculation' of component 'Square_Root' [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/AccelArithmetics.vhd:229]
INFO: [Synth 8-638] synthesizing module 'Square_Root' [H:/Document/School/ece540/pfinal/pf-2/pf-2.runs/synth_1/.Xil/Vivado-7564-Black-PC/realtime/Square_Root_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'Square_Root' (33#1) [H:/Document/School/ece540/pfinal/pf-2/pf-2.runs/synth_1/.Xil/Vivado-7564-Black-PC/realtime/Square_Root_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'AccelArithmetics__parameterized0' (34#1) [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/AccelArithmetics.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'AccelerometerCtl' (35#1) [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/AccelerometerCtl.vhd:70]
WARNING: [Synth 8-350] instance 'accelCtl' of module 'AccelerometerCtl' requires 10 connections, but only 9 given [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/nexys4fpga.v:299]
INFO: [Synth 8-256] done synthesizing module 'Nexys4fpga' (36#1) [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/nexys4fpga.v:35]
WARNING: [Synth 8-3917] design Nexys4fpga has port JA[5] driven by constant 0
WARNING: [Synth 8-3917] design Nexys4fpga has port JA[4] driven by constant 0
WARNING: [Synth 8-3917] design Nexys4fpga has port JA[3] driven by constant 0
WARNING: [Synth 8-3917] design Nexys4fpga has port JA[2] driven by constant 0
WARNING: [Synth 8-3917] design Nexys4fpga has port JA[1] driven by constant 0
WARNING: [Synth 8-3917] design Nexys4fpga has port JA[0] driven by constant 0
WARNING: [Synth 8-3331] design Nexys4fpga has unconnected port aclInt1
WARNING: [Synth 8-3331] design Nexys4fpga has unconnected port aclInt2
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 269.020 ; gain = 106.113
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 269.020 ; gain = 106.113
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 304 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from H:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a75t/ClockRegion.xml
Loading clock buffers from H:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a75t/ClockBuffers.xml
Loading clock placement rules from H:/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from H:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from H:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a75t/csg324/Package.xml
Loading io standards from H:/Xilinx/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from H:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [H:/Document/School/ece540/pfinal/pf-2/pf-2.runs/synth_1/.Xil/Vivado-7564-Black-PC/dcp_2/clk_wizard_in_context.xdc] for cell 'vga/clk_wiz'
Finished Parsing XDC File [H:/Document/School/ece540/pfinal/pf-2/pf-2.runs/synth_1/.Xil/Vivado-7564-Black-PC/dcp_2/clk_wizard_in_context.xdc] for cell 'vga/clk_wiz'
Parsing XDC File [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/constrs_1/imports/accel/nexys4fpga_withvideo.xdc]
Finished Parsing XDC File [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/constrs_1/imports/accel/nexys4fpga_withvideo.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 248 instances were transformed.
  FD => FDRE: 96 instances
  FDR => FDRE: 40 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 100 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 8 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 581.633 ; gain = 0.199
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 581.633 ; gain = 418.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a75tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 581.633 ; gain = 418.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  H:/Document/School/ece540/pfinal/pf-2/pf-2.runs/synth_1/.Xil/Vivado-7564-Black-PC/dcp_2/clk_wizard_in_context.xdc, line 3).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 581.633 ; gain = 418.727
---------------------------------------------------------------------------------
ROM "db_count" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "shift_pb0" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "pbtn_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "pbtn_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "pbtn_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "pbtn_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "pbtn_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "pbtn_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'an_reg' in module 'sevensegment'
ROM "clk_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "an" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "an" won't be mapped to RAM because it is too sparse.
ROM "bot_motctl" won't be mapped to RAM because it is too sparse.
ROM "led" won't be mapped to RAM because it is too sparse.
ROM "dig7" won't be mapped to RAM because it is too sparse.
ROM "dig6" won't be mapped to RAM because it is too sparse.
ROM "dig5" won't be mapped to RAM because it is too sparse.
ROM "dig4" won't be mapped to RAM because it is too sparse.
ROM "dig3" won't be mapped to RAM because it is too sparse.
ROM "dig2" won't be mapped to RAM because it is too sparse.
ROM "dig1" won't be mapped to RAM because it is too sparse.
ROM "dig0" won't be mapped to RAM because it is too sparse.
ROM "dp" won't be mapped to RAM because it is too sparse.
ROM "pixel_row" won't be mapped to RAM because it is too sparse.
ROM "SCLK_2X_TICK" won't be mapped to RAM because it is too sparse.
ROM "StN" won't be mapped to RAM because it is too sparse.
ROM "StN_Spi_Trans" won't be mapped to RAM because it is too sparse.
ROM "Cnt_SS_Inactive_done" won't be mapped to RAM because it is too sparse.
ROM "Cnt_Num_Reads_Done" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "Sample_Rate_Tick" won't be mapped to RAM because address size (20) is larger than maximum supported(18) 
ROM "Cmd_Reg_Addr_Done" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "RESET_INT" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3354] encoded FSM with state register 'an_reg' using encoding 'sequential' in module 'sevensegment'
WARNING: [Synth 8-327] inferring latch for variable 'color_reg' [H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/colorizer.v:52]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 581.633 ; gain = 418.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 4     
	   3 Input     12 Bit       Adders := 3     
	   4 Input     12 Bit       Adders := 8     
	   2 Input     10 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 5     
	               10 Bit    Registers := 7     
	                8 Bit    Registers := 43    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 23    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 48    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  15 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 2     
	  10 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 9     
	   6 Input     10 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	  15 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   8 Input      7 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	  15 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 54    
	   3 Input      1 Bit        Muxes := 22    
	  16 Input      1 Bit        Muxes := 11    
	  15 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Nexys4fpga 
Detailed RTL Component Info : 
Module debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 22    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 22    
Module Digit 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module sevensegment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module kcpsm6 
Detailed RTL Component Info : 
Module bot_pgm 
Detailed RTL Component Info : 
Module world_if 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 3     
+---Muxes : 
	  16 Input      1 Bit        Muxes := 11    
Module map 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
Module bot 
Detailed RTL Component Info : 
Module jtag_loader_6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
Module proj2 
Detailed RTL Component Info : 
Module nexys4_bot_if 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 8     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	  15 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  15 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	  15 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	  15 Input      1 Bit        Muxes := 9     
Module draw_icon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 3     
	   4 Input     12 Bit       Adders := 8     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module dtg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module colorizer 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module vga_subsystem 
Detailed RTL Component Info : 
Module SPI_If__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ADXL362Ctrl__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 5     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	  10 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   6 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      7 Bit        Muxes := 3     
	   8 Input      7 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 17    
	   8 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
Module AccelArithmetics__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 6     
Module AccelerometerCtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 581.633 ; gain = 418.727
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "db_count" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "shift_pb0" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "clk_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "an" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "dp" won't be mapped to RAM because it is too sparse.
ROM "led" won't be mapped to RAM because it is too sparse.
ROM "dtg/pixel_row" won't be mapped to RAM because it is too sparse.
ROM "ADXL_Control/Cnt_Num_Reads_Done" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "ADXL_Control/SPI_Interface/SCLK_2X_TICK" won't be mapped to RAM because it is too sparse.
ROM "ADXL_Control/SPI_Interface/StN" won't be mapped to RAM because it is too sparse.
ROM "ADXL_Control/Sample_Rate_Tick" won't be mapped to RAM because address size (20) is larger than maximum supported(18) 
ROM "ADXL_Control/Cnt_SS_Inactive_done" won't be mapped to RAM because it is too sparse.
ROM "ADXL_Control/StN_Spi_Trans" won't be mapped to RAM because it is too sparse.
ROM "RESET_INT" won't be mapped to RAM because it is too sparse.
DSP Report: Generating DSP Accel_Calculation/ACCEL_Y_SQUARE_reg, operation Mode is: (A2*B2)'.
DSP Report: register ADXL_Control/ACCEL_Y_reg is absorbed into DSP Accel_Calculation/ACCEL_Y_SQUARE_reg.
DSP Report: register ADXL_Control/ACCEL_Y_reg is absorbed into DSP Accel_Calculation/ACCEL_Y_SQUARE_reg.
DSP Report: register Accel_Calculation/ACCEL_Y_SQUARE_reg is absorbed into DSP Accel_Calculation/ACCEL_Y_SQUARE_reg.
DSP Report: operator Accel_Calculation/multOp is absorbed into DSP Accel_Calculation/ACCEL_Y_SQUARE_reg.
DSP Report: Generating DSP Accel_Calculation/ACCEL_Z_SQUARE_reg, operation Mode is: (A2*B2)'.
DSP Report: register ADXL_Control/ACCEL_Z_reg is absorbed into DSP Accel_Calculation/ACCEL_Z_SQUARE_reg.
DSP Report: register ADXL_Control/ACCEL_Z_reg is absorbed into DSP Accel_Calculation/ACCEL_Z_SQUARE_reg.
DSP Report: register Accel_Calculation/ACCEL_Z_SQUARE_reg is absorbed into DSP Accel_Calculation/ACCEL_Z_SQUARE_reg.
DSP Report: operator Accel_Calculation/multOp is absorbed into DSP Accel_Calculation/ACCEL_Z_SQUARE_reg.
DSP Report: Generating DSP Accel_Calculation/ACCEL_X_SQUARE_reg, operation Mode is: (A2*B2)'.
DSP Report: register ADXL_Control/ACCEL_X_reg is absorbed into DSP Accel_Calculation/ACCEL_X_SQUARE_reg.
DSP Report: register ADXL_Control/ACCEL_X_reg is absorbed into DSP Accel_Calculation/ACCEL_X_SQUARE_reg.
DSP Report: register Accel_Calculation/ACCEL_X_SQUARE_reg is absorbed into DSP Accel_Calculation/ACCEL_X_SQUARE_reg.
DSP Report: operator Accel_Calculation/multOp is absorbed into DSP Accel_Calculation/ACCEL_X_SQUARE_reg.
WARNING: [Synth 8-3917] design Nexys4fpga has port JA[5] driven by constant 0
WARNING: [Synth 8-3917] design Nexys4fpga has port JA[4] driven by constant 0
WARNING: [Synth 8-3917] design Nexys4fpga has port JA[3] driven by constant 0
WARNING: [Synth 8-3917] design Nexys4fpga has port JA[2] driven by constant 0
WARNING: [Synth 8-3917] design Nexys4fpga has port JA[1] driven by constant 0
WARNING: [Synth 8-3917] design Nexys4fpga has port JA[0] driven by constant 0
WARNING: [Synth 8-3331] design Nexys4fpga has unconnected port aclInt1
WARNING: [Synth 8-3331] design Nexys4fpga has unconnected port aclInt2
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 581.633 ; gain = 418.727
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 581.633 ; gain = 418.727

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
 Sort Area is null Accel_Calculation/ACCEL_X_SQUARE_reg_0 : 0 0 : 1100 1100 : Used 1 time 0
 Sort Area is null Accel_Calculation/ACCEL_Y_SQUARE_reg_3 : 0 0 : 1100 1100 : Used 1 time 0
 Sort Area is null Accel_Calculation/ACCEL_Z_SQUARE_reg_2 : 0 0 : 1100 1100 : Used 1 time 0
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+------------+--------------------------------------------------------------------+--------------------+----------------------+------------+-------------------+
|Module Name | RTL Object                                                         | Inference Criteria | Size (depth X width) | Primitives | Hierarchical Name | 
+------------+--------------------------------------------------------------------+--------------------+----------------------+------------+-------------------+
|            | \bot2/BOTSIMCPU/stack_ram_low                                      | User Instantiated  | -                    | RAM32M X 1 | ->Nexys4fpga      | 
|            | \bot2/BOTSIMCPU/stack_ram_high                                     | User Instantiated  | -                    | RAM32M X 1 | ->Nexys4fpga      | 
|            | \bot2/BOTSIMCPU/lower_reg_banks                                    | User Instantiated  | -                    | RAM32M X 1 | ->Nexys4fpga      | 
|            | \bot2/BOTSIMCPU/upper_reg_banks                                    | User Instantiated  | -                    | RAM32M X 1 | ->Nexys4fpga      | 
|            | \bot2/BOTSIMCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram  | User Instantiated  | -                    | RAM64M X 1 | ->Nexys4fpga      | 
|            | \bot2/BOTSIMCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram  | User Instantiated  | -                    | RAM64M X 1 | ->Nexys4fpga      | 
|            | \processor1/stack_ram_low                                          | User Instantiated  | -                    | RAM32M X 1 | ->Nexys4fpga      | 
|            | \processor1/stack_ram_high                                         | User Instantiated  | -                    | RAM32M X 1 | ->Nexys4fpga      | 
|            | \processor1/lower_reg_banks                                        | User Instantiated  | -                    | RAM32M X 1 | ->Nexys4fpga      | 
|            | \processor1/upper_reg_banks                                        | User Instantiated  | -                    | RAM32M X 1 | ->Nexys4fpga      | 
|            | \processor1/data_path_loop[0].small_spm.small_spm_ram.spm_ram      | User Instantiated  | -                    | RAM64M X 1 | ->Nexys4fpga      | 
|            | \processor1/data_path_loop[4].small_spm.small_spm_ram.spm_ram      | User Instantiated  | -                    | RAM64M X 1 | ->Nexys4fpga      | 
+------------+--------------------------------------------------------------------+--------------------+----------------------+------------+-------------------+

Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
DSP:
+-----------------+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|AccelerometerCtl | (A2*B2)'    | No           | 12     | 12     | 48     | 25     | 24     | 1    | 1    | 1    | 1    | 1     | 1    | 0    | 
|AccelerometerCtl | (A2*B2)'    | No           | 12     | 12     | 48     | 25     | 24     | 1    | 1    | 1    | 1    | 1     | 1    | 0    | 
|AccelerometerCtl | (A2*B2)'    | No           | 12     | 12     | 48     | 25     | 24     | 1    | 1    | 1    | 1    | 1     | 1    | 0    | 
+-----------------+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table shows DSPs generated at current stage. Some DSP generation could be reversed due to later optimizations. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bot2/BOTSIMCPU/sync_sleep_flop )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bot2/BOTSIMCPU/sync_interrupt_flop )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accelCtl/ADXL_Control/Cmd_Reg_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\processor1/sync_sleep_flop )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hqproj2/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.control_dout_int_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accelCtl/ADXL_Control/Cmd_Reg_reg[1][7] )
WARNING: [Synth 8-3332] Sequential element (\bot2/BOTSIMCPU/sync_sleep_flop ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\bot2/BOTSIMCPU/sync_interrupt_flop ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\bot2/BOTSIMCPU/interrupt_ack_flop ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\bot2/BOTSIMCPU/k_write_strobe_flop ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\bot2/BOTSIMCPU/read_strobe_flop ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\processor1/sync_sleep_flop ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\processor1/k_write_strobe_flop ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\processor1/read_strobe_flop ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\hqproj2/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.control_dout_int_reg[6] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\hqproj2/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.control_dout_int_reg[5] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\hqproj2/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.control_dout_int_reg[2] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\hqproj2/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.control_dout_int_reg[1] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\hqproj2/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.control_dout_int_reg[0] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\vga/c/color_reg[9] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\vga/c/color_reg[8] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\vga/c/color_reg[5] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\vga/c/color_reg[4] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\vga/c/color_reg[1] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\vga/c/color_reg[0] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/StC_Adxl_Ctrl_reg[5] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/StC_Spi_Trans_reg[8] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/StC_Spi_Trans_reg[7] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/StC_Spi_Trans_reg[6] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/StC_Spi_Trans_reg[3] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/StC_Spi_Trans_reg[0] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/SPI_Interface/StC_reg[7] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/SPI_Interface/StC_reg[6] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/Cmd_Reg_reg[0][5] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/Cmd_Reg_reg[0][3] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/Cmd_Reg_reg[0][0] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/Cmd_Reg_reg[1][7] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/Cmd_Reg_reg[2][7] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/D_Send_reg[7] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/ACCEL_TMP_SUM_reg[0] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/ACCEL_TMP_SUM_reg[1] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/ACCEL_TMP_SUM_reg[2] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/ACCEL_TMP_SUM_reg[3] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/ACCEL_TMP_SUM_reg[4] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/ACCEL_TMP_SUM_reg[5] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/ACCEL_TMP_SUM_reg[6] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/ACCEL_TMP_SUM_reg[7] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/ACCEL_TMP_SUM_reg[8] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/ACCEL_TMP_SUM_reg[9] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/ACCEL_TMP_SUM_reg[10] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/ACCEL_TMP_SUM_reg[11] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/ACCEL_TMP_SUM_reg[12] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/ACCEL_TMP_SUM_reg[13] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/ACCEL_TMP_SUM_reg[14] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/ACCEL_TMP_SUM_reg[15] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/ACCEL_TMP_reg[11] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/ACCEL_TMP_reg[10] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/ACCEL_TMP_reg[9] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/ACCEL_TMP_reg[8] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/ACCEL_TMP_reg[7] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/ACCEL_TMP_reg[6] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/ACCEL_TMP_reg[5] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/ACCEL_TMP_reg[4] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/ACCEL_TMP_reg[3] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/ACCEL_TMP_reg[2] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/ACCEL_TMP_reg[1] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/ACCEL_TMP_reg[0] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/ACCEL_X_reg[11] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/ACCEL_X_reg[10] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/ACCEL_X_reg[9] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/ACCEL_X_reg[8] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/ACCEL_X_reg[7] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/ACCEL_X_reg[6] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/ACCEL_X_reg[5] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/ACCEL_X_reg[4] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/ACCEL_X_reg[3] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/ACCEL_X_reg[2] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/ACCEL_X_reg[1] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/ACCEL_X_reg[0] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/Accel_Calculation/ACCEL_X_SUM_reg[12] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/Accel_Calculation/ACCEL_X_SUM_reg[11] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/Accel_Calculation/ACCEL_X_SUM_reg[10] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/Accel_Calculation/ACCEL_X_SUM_reg[9] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/Accel_Calculation/ACCEL_X_SUM_reg[8] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/Accel_Calculation/ACCEL_X_SUM_reg[7] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/Accel_Calculation/ACCEL_X_SUM_reg[6] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/Accel_Calculation/ACCEL_X_SUM_reg[5] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/Accel_Calculation/ACCEL_X_SUM_reg[4] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/Accel_Calculation/ACCEL_X_SUM_reg[3] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/Accel_Calculation/ACCEL_X_SUM_reg[2] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/Accel_Calculation/ACCEL_X_SUM_reg[1] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/Accel_Calculation/ACCEL_X_SUM_reg[0] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/Accel_Calculation/ACCEL_X_CLIP_reg[9] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/Accel_Calculation/ACCEL_X_CLIP_reg[8] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/Accel_Calculation/ACCEL_X_CLIP_reg[7] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/Accel_Calculation/ACCEL_X_CLIP_reg[6] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/Accel_Calculation/ACCEL_X_CLIP_reg[5] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/Accel_Calculation/ACCEL_X_CLIP_reg[4] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/Accel_Calculation/ACCEL_X_CLIP_reg[3] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/Accel_Calculation/ACCEL_X_CLIP_reg[2] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/Accel_Calculation/ACCEL_X_CLIP_reg[1] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/Accel_Calculation/ACCEL_X_CLIP_reg[0] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/ACCEL_Y_reg[11] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/ACCEL_Y_reg[10] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/ACCEL_Y_reg[9] ) is unused and will be removed from module Nexys4fpga.
WARNING: [Synth 8-3332] Sequential element (\accelCtl/ADXL_Control/ACCEL_Y_reg[8] ) is unused and will be removed from module Nexys4fpga.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 581.633 ; gain = 418.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 581.633 ; gain = 418.727
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 581.633 ; gain = 418.727

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 581.633 ; gain = 418.727
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 598.156 ; gain = 435.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 607.285 ; gain = 444.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 626.242 ; gain = 463.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop vga/dtg/video_on_reg is being inverted and renamed to vga/dtg/video_on_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 626.242 ; gain = 463.336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 626.242 ; gain = 463.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 626.242 ; gain = 463.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Nexys4fpga  | accelCtl/ADXL_Control/Data_Reg_reg[2][6] | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Square_Root   |         1|
|2     |world_map     |         1|
|3     |icon_rom      |         1|
|4     |clk_wizard    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |Square_Root   |     1|
|2     |clk_wizard    |     1|
|3     |icon_rom_bbox |     1|
|4     |world_map     |     1|
|5     |BSCANE2       |     1|
|6     |BUFG          |     2|
|7     |CARRY4        |    92|
|8     |DSP48E1       |     3|
|9     |LUT1          |    99|
|10    |LUT2          |   276|
|11    |LUT3          |    92|
|12    |LUT4          |   138|
|13    |LUT5          |   197|
|14    |LUT6          |   263|
|15    |LUT6_2        |   100|
|16    |MUXCY         |    58|
|17    |MUXF7         |    29|
|18    |RAM32M        |     8|
|19    |RAM64M        |     4|
|20    |RAMB18E1      |     1|
|21    |RAMB36E1      |     1|
|22    |SRL16E        |     6|
|23    |XORCY         |    54|
|24    |FD            |    92|
|25    |FDR           |    36|
|26    |FDRE          |   875|
|27    |FDSE          |     8|
|28    |LDC           |     6|
|29    |IBUF          |    23|
|30    |OBUF          |    57|
+------+--------------+------+

Report Instance Areas: 
+------+--------------------------------------------+---------------------------------+------+
|      |Instance                                    |Module                           |Cells |
+------+--------------------------------------------+---------------------------------+------+
|1     |top                                         |                                 |  2546|
|2     |  DB                                        |debounce                         |   218|
|3     |  SSB                                       |sevensegment                     |   278|
|4     |    Digit0                                  |Digit                            |    15|
|5     |    Digit1                                  |Digit_1                          |    15|
|6     |    Digit2                                  |Digit_2                          |    15|
|7     |    Digit3                                  |Digit_3                          |    31|
|8     |    Digit4                                  |Digit_4                          |    15|
|9     |    Digit5                                  |Digit_5                          |    15|
|10    |    Digit6                                  |Digit_6                          |    15|
|11    |    Digit7                                  |Digit_7                          |    23|
|12    |  accelCtl                                  |AccelerometerCtl                 |   728|
|13    |    ADXL_Control                            |ADXL362Ctrl__parameterized0      |   594|
|14    |      SPI_Interface                         |SPI_If__parameterized0           |    89|
|15    |    Accel_Calculation                       |AccelArithmetics__parameterized0 |   110|
|16    |  bot2                                      |bot                              |   542|
|17    |    BOTSIMCPU                               |kcpsm6_0                         |   218|
|18    |    BOTSIMPGM                               |bot_pgm                          |    23|
|19    |    MAP                                     |map                              |    33|
|20    |    WRLDIF                                  |world_if                         |   268|
|21    |  di                                        |draw_icon                        |    71|
|22    |  hq_n4_bot_if                              |nexys4_bot_if                    |    89|
|23    |  hqproj2                                   |proj2                            |   104|
|24    |    \instantiate_loader.jtag_loader_6_inst  |jtag_loader_6                    |    65|
|25    |  processor1                                |kcpsm6                           |   226|
|26    |  vga                                       |vga_subsystem                    |   172|
|27    |    c                                       |colorizer                        |    12|
|28    |    dtg                                     |dtg                              |   158|
+------+--------------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 626.242 ; gain = 463.336
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 140 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:34 . Memory (MB): peak = 626.242 ; gain = 129.047
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 626.242 ; gain = 463.336
INFO: [Project 1-571] Translating synthesized netlist
Reading core file 'H:/Document/School/ece540/pfinal/pf-2/pf-2.srcs/sources_1/imports/accel/world_map.ngc' for (cell view 'world_map', library 'work')
Parsing EDIF File [./.ngc2edfcache/world_map_ngc_1dec737c.edif]
Finished Parsing EDIF File [./.ngc2edfcache/world_map_ngc_1dec737c.edif]
INFO: [Netlist 29-17] Analyzing 421 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Xilinx ngc2edif P_INT.20141029
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 266 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 20 instances
  FD => FDRE: 92 instances
  FDR => FDRE: 36 instances
  LDC => LDCE: 6 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 100 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 8 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
198 Infos, 121 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 626.316 ; gain = 442.980
# write_checkpoint -noxdef Nexys4fpga.dcp
# catch { report_utilization -file Nexys4fpga_utilization_synth.rpt -pb Nexys4fpga_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 626.316 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Dec 01 19:28:19 2014...
