#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Dec 31 00:19:41 2018
# Process ID: 7192
# Current directory: F:/FPGA-Proje/Proje_new/breakout_game/breakout_game.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: F:/FPGA-Proje/Proje_new/breakout_game/breakout_game.runs/impl_1/design_1_wrapper.vdi
# Journal file: F:/FPGA-Proje/Proje_new/breakout_game/breakout_game.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/FPGA-Proje/xilinx-ip-repo-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 306.961 ; gain = 54.781
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ip/design_1_objectbuffer_0_0/design_1_objectbuffer_0_0.dcp' for cell 'design_1_i/objectbuffer_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp' for cell 'design_1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ip/design_1_rgb2tmds_0_0/design_1_rgb2tmds_0_0.dcp' for cell 'design_1_i/rgb2tmds_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/design_1_smartconnect_0_0.dcp' for cell 'design_1_i/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ip/design_1_vtg_0_0/design_1_vtg_0_0.dcp' for cell 'design_1_i/vtg_0'
INFO: [Netlist 29-17] Analyzing 169 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.edf but preserved for implementation. [f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.edf:296]
Parsing XDC File [f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1277.695 ; gain = 568.289
Finished Parsing XDC File [f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [B:/Dersler/FPGA/pynq-z1.xdc]
WARNING: [Vivado 12-584] No ports matched 'sysclk'. [B:/Dersler/FPGA/pynq-z1.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [B:/Dersler/FPGA/pynq-z1.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sysclk'. [B:/Dersler/FPGA/pynq-z1.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports sysclk]'. [B:/Dersler/FPGA/pynq-z1.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'sws_2bits[0]'. [B:/Dersler/FPGA/pynq-z1.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [B:/Dersler/FPGA/pynq-z1.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sws_2bits[1]'. [B:/Dersler/FPGA/pynq-z1.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [B:/Dersler/FPGA/pynq-z1.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led4_b'. [B:/Dersler/FPGA/pynq-z1.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [B:/Dersler/FPGA/pynq-z1.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led4_g'. [B:/Dersler/FPGA/pynq-z1.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [B:/Dersler/FPGA/pynq-z1.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led4_r'. [B:/Dersler/FPGA/pynq-z1.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [B:/Dersler/FPGA/pynq-z1.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led5_b'. [B:/Dersler/FPGA/pynq-z1.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [B:/Dersler/FPGA/pynq-z1.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led5_g'. [B:/Dersler/FPGA/pynq-z1.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [B:/Dersler/FPGA/pynq-z1.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led5_r'. [B:/Dersler/FPGA/pynq-z1.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [B:/Dersler/FPGA/pynq-z1.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_4bits[0]'. [B:/Dersler/FPGA/pynq-z1.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [B:/Dersler/FPGA/pynq-z1.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_4bits[1]'. [B:/Dersler/FPGA/pynq-z1.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [B:/Dersler/FPGA/pynq-z1.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_4bits[2]'. [B:/Dersler/FPGA/pynq-z1.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [B:/Dersler/FPGA/pynq-z1.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_4bits[3]'. [B:/Dersler/FPGA/pynq-z1.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [B:/Dersler/FPGA/pynq-z1.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_4bits[0]'. [B:/Dersler/FPGA/pynq-z1.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [B:/Dersler/FPGA/pynq-z1.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_4bits[1]'. [B:/Dersler/FPGA/pynq-z1.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [B:/Dersler/FPGA/pynq-z1.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_4bits[2]'. [B:/Dersler/FPGA/pynq-z1.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [B:/Dersler/FPGA/pynq-z1.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_4bits[3]'. [B:/Dersler/FPGA/pynq-z1.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [B:/Dersler/FPGA/pynq-z1.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_hpdn'. [B:/Dersler/FPGA/pynq-z1.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [B:/Dersler/FPGA/pynq-z1.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_scl'. [B:/Dersler/FPGA/pynq-z1.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [B:/Dersler/FPGA/pynq-z1.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_sda'. [B:/Dersler/FPGA/pynq-z1.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [B:/Dersler/FPGA/pynq-z1.xdc:185]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [B:/Dersler/FPGA/pynq-z1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

20 Infos, 23 Warnings, 21 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:38 . Memory (MB): peak = 1277.695 ; gain = 970.734
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1277.695 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 124f0e238

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1287.137 ; gain = 9.441

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 6 inverter(s) to 16 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16286a2a9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1287.137 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 6 load pin(s).
Phase 2 Constant propagation | Checksum: 130d2d0ea

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1287.137 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 62 cells and removed 377 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1382dd022

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1287.137 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 241 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1382dd022

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1287.137 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 29fd78bf0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1287.137 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 29fd78bf0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1287.137 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1287.137 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 29fd78bf0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1287.137 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 29fd78bf0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1287.137 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 29fd78bf0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1287.137 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 23 Warnings, 21 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1287.137 ; gain = 9.441
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.381 . Memory (MB): peak = 1287.137 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/FPGA-Proje/Proje_new/breakout_game/breakout_game.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1287.137 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/FPGA-Proje/Proje_new/breakout_game/breakout_game.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1287.137 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1287.137 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1c120cfe7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1287.137 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1287.137 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 141729b5f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1287.137 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ee047ea2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1287.137 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ee047ea2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1287.137 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: ee047ea2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1287.137 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: cae389c3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1287.137 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1287.137 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 158fe9249

Time (s): cpu = 00:00:50 ; elapsed = 00:00:35 . Memory (MB): peak = 1287.137 ; gain = 0.000
Phase 2 Global Placement | Checksum: 14f3a8bf7

Time (s): cpu = 00:00:51 ; elapsed = 00:00:35 . Memory (MB): peak = 1287.137 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14f3a8bf7

Time (s): cpu = 00:00:51 ; elapsed = 00:00:35 . Memory (MB): peak = 1287.137 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17da023d2

Time (s): cpu = 00:00:55 ; elapsed = 00:00:38 . Memory (MB): peak = 1287.137 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17a9dfd70

Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 1287.137 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17a9dfd70

Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 1287.137 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 17a9dfd70

Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 1287.137 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1225b2809

Time (s): cpu = 00:00:59 ; elapsed = 00:00:43 . Memory (MB): peak = 1287.137 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: e39120e6

Time (s): cpu = 00:01:04 ; elapsed = 00:00:47 . Memory (MB): peak = 1287.137 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 13dd03727

Time (s): cpu = 00:01:05 ; elapsed = 00:00:48 . Memory (MB): peak = 1287.137 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 13dd03727

Time (s): cpu = 00:01:05 ; elapsed = 00:00:48 . Memory (MB): peak = 1287.137 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1761c59d7

Time (s): cpu = 00:01:14 ; elapsed = 00:00:56 . Memory (MB): peak = 1287.137 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1761c59d7

Time (s): cpu = 00:01:14 ; elapsed = 00:00:56 . Memory (MB): peak = 1287.137 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b73796e7

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b73796e7

Time (s): cpu = 00:01:19 ; elapsed = 00:01:00 . Memory (MB): peak = 1297.938 ; gain = 10.801
INFO: [Place 30-746] Post Placement Timing Summary WNS=-10.785. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2658d08a3

Time (s): cpu = 00:02:49 ; elapsed = 00:02:38 . Memory (MB): peak = 1297.938 ; gain = 10.801
Phase 4.1 Post Commit Optimization | Checksum: 2658d08a3

Time (s): cpu = 00:02:49 ; elapsed = 00:02:38 . Memory (MB): peak = 1297.938 ; gain = 10.801

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2658d08a3

Time (s): cpu = 00:02:49 ; elapsed = 00:02:38 . Memory (MB): peak = 1297.938 ; gain = 10.801

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2658d08a3

Time (s): cpu = 00:02:49 ; elapsed = 00:02:38 . Memory (MB): peak = 1297.938 ; gain = 10.801

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 19cea69f7

Time (s): cpu = 00:02:49 ; elapsed = 00:02:38 . Memory (MB): peak = 1297.938 ; gain = 10.801
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19cea69f7

Time (s): cpu = 00:02:49 ; elapsed = 00:02:38 . Memory (MB): peak = 1297.938 ; gain = 10.801
Ending Placer Task | Checksum: ec38e268

Time (s): cpu = 00:02:49 ; elapsed = 00:02:38 . Memory (MB): peak = 1297.938 ; gain = 10.801
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 23 Warnings, 21 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:03 ; elapsed = 00:02:46 . Memory (MB): peak = 1297.938 ; gain = 10.801
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1307.520 ; gain = 8.578
INFO: [Common 17-1381] The checkpoint 'F:/FPGA-Proje/Proje_new/breakout_game/breakout_game.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1307.520 ; gain = 9.582
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.314 . Memory (MB): peak = 1307.520 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.341 . Memory (MB): peak = 1307.520 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1307.520 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c74c00bb ConstDB: 0 ShapeSum: 24ece1ad RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 16e333be0

Time (s): cpu = 00:02:12 ; elapsed = 00:02:01 . Memory (MB): peak = 1414.090 ; gain = 106.570
Post Restoration Checksum: NetGraph: 78ae29a9 NumContArr: f5851237 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16e333be0

Time (s): cpu = 00:02:13 ; elapsed = 00:02:01 . Memory (MB): peak = 1414.090 ; gain = 106.570

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 16e333be0

Time (s): cpu = 00:02:13 ; elapsed = 00:02:02 . Memory (MB): peak = 1420.406 ; gain = 112.887

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 16e333be0

Time (s): cpu = 00:02:13 ; elapsed = 00:02:02 . Memory (MB): peak = 1420.406 ; gain = 112.887
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: ec4ac336

Time (s): cpu = 00:02:20 ; elapsed = 00:02:07 . Memory (MB): peak = 1444.262 ; gain = 136.742
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.575| TNS=-424.039| WHS=-0.193 | THS=-34.924|

Phase 2 Router Initialization | Checksum: 15f667aec

Time (s): cpu = 00:02:22 ; elapsed = 00:02:08 . Memory (MB): peak = 1444.262 ; gain = 136.742

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 24686521d

Time (s): cpu = 00:02:26 ; elapsed = 00:02:10 . Memory (MB): peak = 1444.262 ; gain = 136.742

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 528
 Number of Nodes with overlaps = 90
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.313| TNS=-454.943| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2b1562de2

Time (s): cpu = 00:02:41 ; elapsed = 00:02:19 . Memory (MB): peak = 1444.262 ; gain = 136.742

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.391| TNS=-476.217| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 20562d6f8

Time (s): cpu = 00:02:49 ; elapsed = 00:02:26 . Memory (MB): peak = 1444.262 ; gain = 136.742
Phase 4 Rip-up And Reroute | Checksum: 20562d6f8

Time (s): cpu = 00:02:49 ; elapsed = 00:02:26 . Memory (MB): peak = 1444.262 ; gain = 136.742

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1ef88b9ae

Time (s): cpu = 00:02:50 ; elapsed = 00:02:26 . Memory (MB): peak = 1444.262 ; gain = 136.742
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.313| TNS=-454.943| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 28fba1d2c

Time (s): cpu = 00:02:51 ; elapsed = 00:02:27 . Memory (MB): peak = 1444.262 ; gain = 136.742

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 28fba1d2c

Time (s): cpu = 00:02:51 ; elapsed = 00:02:27 . Memory (MB): peak = 1444.262 ; gain = 136.742
Phase 5 Delay and Skew Optimization | Checksum: 28fba1d2c

Time (s): cpu = 00:02:51 ; elapsed = 00:02:27 . Memory (MB): peak = 1444.262 ; gain = 136.742

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 226c58179

Time (s): cpu = 00:02:52 ; elapsed = 00:02:28 . Memory (MB): peak = 1444.262 ; gain = 136.742
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.312| TNS=-454.612| WHS=0.039  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2d359dec2

Time (s): cpu = 00:02:52 ; elapsed = 00:02:28 . Memory (MB): peak = 1444.262 ; gain = 136.742
Phase 6 Post Hold Fix | Checksum: 2d359dec2

Time (s): cpu = 00:02:52 ; elapsed = 00:02:28 . Memory (MB): peak = 1444.262 ; gain = 136.742

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.531946 %
  Global Horizontal Routing Utilization  = 0.670723 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 29.7297%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 40.5405%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 48.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 38.2353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2946bd59a

Time (s): cpu = 00:02:53 ; elapsed = 00:02:28 . Memory (MB): peak = 1444.262 ; gain = 136.742

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2946bd59a

Time (s): cpu = 00:02:53 ; elapsed = 00:02:28 . Memory (MB): peak = 1444.262 ; gain = 136.742

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1bd006e89

Time (s): cpu = 00:02:54 ; elapsed = 00:02:30 . Memory (MB): peak = 1444.262 ; gain = 136.742

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-11.312| TNS=-454.612| WHS=0.039  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1bd006e89

Time (s): cpu = 00:02:54 ; elapsed = 00:02:30 . Memory (MB): peak = 1444.262 ; gain = 136.742
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:54 ; elapsed = 00:02:30 . Memory (MB): peak = 1444.262 ; gain = 136.742

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 24 Warnings, 21 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:08 ; elapsed = 00:02:37 . Memory (MB): peak = 1444.262 ; gain = 136.742
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 1444.262 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/FPGA-Proje/Proje_new/breakout_game/breakout_game.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1444.262 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/FPGA-Proje/Proje_new/breakout_game/breakout_game.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1444.262 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file F:/FPGA-Proje/Proje_new/breakout_game/breakout_game.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1445.406 ; gain = 1.145
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
87 Infos, 24 Warnings, 21 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1471.805 ; gain = 26.398
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1471.805 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 24 Warnings, 22 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:25 ; elapsed = 00:01:21 . Memory (MB): peak = 1893.527 ; gain = 421.723
INFO: [Common 17-206] Exiting Vivado at Mon Dec 31 00:29:57 2018...
