{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1550889095598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1550889095599 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 23 10:31:35 2019 " "Processing started: Sat Feb 23 10:31:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1550889095599 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1550889095599 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off eth -c eth " "Command: quartus_map --read_settings_files=on --write_settings_files=off eth -c eth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1550889095599 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1550889095863 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ip_proto_test.v(74) " "Verilog HDL information at ip_proto_test.v(74): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/ip_proto_test.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_proto_test.v" 74 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1550889095902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_100eth/rtl/ip_proto_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_100eth/rtl/ip_proto_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_proto_test " "Found entity 1: ip_proto_test" {  } { { "../rtl/ip_proto_test.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_proto_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550889095903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550889095903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_100eth/rtl/ip_protocol.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_100eth/rtl/ip_protocol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_protocol " "Found entity 1: ip_protocol" {  } { { "../rtl/ip_protocol.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_protocol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550889095907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550889095907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_100eth/rtl/crc32_d4.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_100eth/rtl/crc32_d4.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc32_d4 " "Found entity 1: crc32_d4" {  } { { "../rtl/crc32_d4.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/crc32_d4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550889095910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550889095910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_100eth/rtl/eth_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_100eth/rtl/eth_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac " "Found entity 1: eth_mac" {  } { { "../rtl/eth_mac.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/eth_mac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550889095914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550889095914 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "eth.v(89) " "Verilog HDL information at eth.v(89): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/eth.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/eth.v" 89 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1550889095917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_100eth/rtl/eth.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_100eth/rtl/eth.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth " "Found entity 1: eth" {  } { { "../rtl/eth.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/eth.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550889095917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550889095917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_100eth/tb/eth_mac_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_100eth/tb/eth_mac_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_tb " "Found entity 1: eth_mac_tb" {  } { { "../tb/eth_mac_tb.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/tb/eth_mac_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550889095920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550889095920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_100eth/tb/eth_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_100eth/tb/eth_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_tb " "Found entity 1: eth_tb" {  } { { "../tb/eth_tb.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/tb/eth_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550889095923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550889095923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_100eth/rtl/check_sum.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_100eth/rtl/check_sum.v" { { "Info" "ISGN_ENTITY_NAME" "1 check_sum " "Found entity 1: check_sum" {  } { { "../rtl/check_sum.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/check_sum.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550889095925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550889095925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_100eth/tb/check_sum_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_100eth/tb/check_sum_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 check_sum_tb " "Found entity 1: check_sum_tb" {  } { { "../tb/check_sum_tb.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/tb/check_sum_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550889095928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550889095928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_100eth/tb/ip_protocol_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_100eth/tb/ip_protocol_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_protocol_tb " "Found entity 1: ip_protocol_tb" {  } { { "../tb/ip_protocol_tb.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/tb/ip_protocol_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550889095931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550889095931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_100eth/tb/ip_proto_test_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_100eth/tb/ip_proto_test_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_proto_test_tb " "Found entity 1: ip_proto_test_tb" {  } { { "../tb/ip_proto_test_tb.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/tb/ip_proto_test_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550889095934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550889095934 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_go ip_proto_test.v(50) " "Verilog HDL Implicit Net warning at ip_proto_test.v(50): created implicit net for \"tx_go\"" {  } { { "../rtl/ip_proto_test.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_proto_test.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550889095934 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_go eth.v(64) " "Verilog HDL Implicit Net warning at eth.v(64): created implicit net for \"tx_go\"" {  } { { "../rtl/eth.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/eth.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550889095935 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ip_proto_test " "Elaborating entity \"ip_proto_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1550889095964 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "crc_result ip_proto_test.v(36) " "Verilog HDL or VHDL warning at ip_proto_test.v(36): object \"crc_result\" assigned a value but never read" {  } { { "../rtl/ip_proto_test.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_proto_test.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1550889095965 "|ip_proto_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_protocol ip_protocol:ui " "Elaborating entity \"ip_protocol\" for hierarchy \"ip_protocol:ui\"" {  } { { "../rtl/ip_proto_test.v" "ui" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_proto_test.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550889095990 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ip_protocol.v(45) " "Verilog HDL assignment warning at ip_protocol.v(45): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/ip_protocol.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_protocol.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1550889095992 "|ip_proto_test|ip_protocol:ui"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ip_protocol.v(49) " "Verilog HDL assignment warning at ip_protocol.v(49): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/ip_protocol.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_protocol.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1550889095992 "|ip_proto_test|ip_protocol:ui"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ip_protocol.v(171) " "Verilog HDL assignment warning at ip_protocol.v(171): truncated value with size 5 to match size of target (4)" {  } { { "../rtl/ip_protocol.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_protocol.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1550889095992 "|ip_proto_test|ip_protocol:ui"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32_d4 ip_protocol:ui\|crc32_d4:crc_u1 " "Elaborating entity \"crc32_d4\" for hierarchy \"ip_protocol:ui\|crc32_d4:crc_u1\"" {  } { { "../rtl/ip_protocol.v" "crc_u1" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_protocol.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550889095993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_mac ip_protocol:ui\|eth_mac:u0 " "Elaborating entity \"eth_mac\" for hierarchy \"ip_protocol:ui\|eth_mac:u0\"" {  } { { "../rtl/ip_protocol.v" "u0" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_protocol.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550889095996 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_data_len eth_mac.v(43) " "Verilog HDL or VHDL warning at eth_mac.v(43): object \"r_data_len\" assigned a value but never read" {  } { { "../rtl/eth_mac.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/eth_mac.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1550889095998 "|ip_proto_test|ip_protocol:ui|eth_mac:u0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mii_tx_er eth_mac.v(38) " "Output port \"mii_tx_er\" at eth_mac.v(38) has no driver" {  } { { "../rtl/eth_mac.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/eth_mac.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1550889095998 "|ip_proto_test|ip_protocol:ui|eth_mac:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_sum ip_protocol:ui\|check_sum:cksum_u7 " "Elaborating entity \"check_sum\" for hierarchy \"ip_protocol:ui\|check_sum:cksum_u7\"" {  } { { "../rtl/ip_protocol.v" "cksum_u7" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_protocol.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550889096000 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1550889096559 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/crc32_d4.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/crc32_d4.v" 61 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1550889096575 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1550889096576 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mii_tx_er GND " "Pin \"mii_tx_er\" is stuck at GND" {  } { { "../rtl/ip_proto_test.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_proto_test.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1550889096739 "|ip_proto_test|mii_tx_er"} { "Warning" "WMLS_MLS_STUCK_PIN" "phy_rst_n VCC " "Pin \"phy_rst_n\" is stuck at VCC" {  } { { "../rtl/ip_proto_test.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_proto_test.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1550889096739 "|ip_proto_test|phy_rst_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1550889096739 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1550889096830 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "L:/FPWG_WORK/FPGA_100ETH/proj/output_files/eth.map.smsg " "Generated suppressed messages file L:/FPWG_WORK/FPGA_100ETH/proj/output_files/eth.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1550889097569 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1550889097678 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550889097678 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mii_rx_clk " "No output dependent on input pin \"mii_rx_clk\"" {  } { { "../rtl/ip_proto_test.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_proto_test.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550889097745 "|ip_proto_test|mii_rx_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mii_rx_dv " "No output dependent on input pin \"mii_rx_dv\"" {  } { { "../rtl/ip_proto_test.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_proto_test.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550889097745 "|ip_proto_test|mii_rx_dv"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mii_rx_er " "No output dependent on input pin \"mii_rx_er\"" {  } { { "../rtl/ip_proto_test.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_proto_test.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550889097745 "|ip_proto_test|mii_rx_er"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mii_rx_da\[0\] " "No output dependent on input pin \"mii_rx_da\[0\]\"" {  } { { "../rtl/ip_proto_test.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_proto_test.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550889097745 "|ip_proto_test|mii_rx_da[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mii_rx_da\[1\] " "No output dependent on input pin \"mii_rx_da\[1\]\"" {  } { { "../rtl/ip_proto_test.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_proto_test.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550889097745 "|ip_proto_test|mii_rx_da[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mii_rx_da\[2\] " "No output dependent on input pin \"mii_rx_da\[2\]\"" {  } { { "../rtl/ip_proto_test.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_proto_test.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550889097745 "|ip_proto_test|mii_rx_da[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mii_rx_da\[3\] " "No output dependent on input pin \"mii_rx_da\[3\]\"" {  } { { "../rtl/ip_proto_test.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_proto_test.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550889097745 "|ip_proto_test|mii_rx_da[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1550889097745 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "313 " "Implemented 313 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1550889097746 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1550889097746 ""} { "Info" "ICUT_CUT_TM_LCELLS" "297 " "Implemented 297 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1550889097746 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1550889097746 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4640 " "Peak virtual memory: 4640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1550889097784 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 23 10:31:37 2019 " "Processing ended: Sat Feb 23 10:31:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1550889097784 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1550889097784 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1550889097784 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1550889097784 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1550889098838 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1550889098839 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 23 10:31:38 2019 " "Processing started: Sat Feb 23 10:31:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1550889098839 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1550889098839 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off eth -c eth " "Command: quartus_fit --read_settings_files=off --write_settings_files=off eth -c eth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1550889098839 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1550889098919 ""}
{ "Info" "0" "" "Project  = eth" {  } {  } 0 0 "Project  = eth" 0 0 "Fitter" 0 0 1550889098920 ""}
{ "Info" "0" "" "Revision = eth" {  } {  } 0 0 "Revision = eth" 0 0 "Fitter" 0 0 1550889098920 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1550889098970 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "eth EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"eth\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1550889098990 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1550889099022 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1550889099023 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1550889099023 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1550889099093 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1550889099234 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1550889099234 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1550889099234 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1550889099234 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/major_soft/soft/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/major_soft/soft/quartus13/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/major_soft/soft/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/major_soft/soft/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "L:/FPWG_WORK/FPGA_100ETH/proj/" { { 0 { 0 ""} 0 567 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1550889099236 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/major_soft/soft/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/major_soft/soft/quartus13/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/major_soft/soft/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/major_soft/soft/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "L:/FPWG_WORK/FPGA_100ETH/proj/" { { 0 { 0 ""} 0 569 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1550889099236 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/major_soft/soft/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/major_soft/soft/quartus13/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/major_soft/soft/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/major_soft/soft/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "L:/FPWG_WORK/FPGA_100ETH/proj/" { { 0 { 0 ""} 0 571 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1550889099236 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/major_soft/soft/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/major_soft/soft/quartus13/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/major_soft/soft/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/major_soft/soft/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "L:/FPWG_WORK/FPGA_100ETH/proj/" { { 0 { 0 ""} 0 573 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1550889099236 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/major_soft/soft/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/major_soft/soft/quartus13/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/major_soft/soft/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/major_soft/soft/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "L:/FPWG_WORK/FPGA_100ETH/proj/" { { 0 { 0 ""} 0 575 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1550889099236 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1550889099236 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1550889099236 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 16 " "No exact pin location assignment(s) for 1 pins of 16 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mii_tx_er " "Pin mii_tx_er not assigned to an exact location on the device" {  } { { "d:/major_soft/soft/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/major_soft/soft/quartus13/quartus/bin64/pin_planner.ppl" { mii_tx_er } } } { "../rtl/ip_proto_test.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_proto_test.v" 23 0 0 } } { "d:/major_soft/soft/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/major_soft/soft/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mii_tx_er } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "L:/FPWG_WORK/FPGA_100ETH/proj/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1550889099534 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1550889099534 ""}
{ "Info" "ISTA_SDC_FOUND" "eth.sdc " "Reading SDC File: 'eth.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1550889099690 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1550889099691 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rst_n " "Node: rst_n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1550889099692 "|ip_proto_test|rst_n"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1550889099693 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1550889099694 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1550889099694 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1550889099694 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000   mii_tx_clk " "  40.000   mii_tx_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1550889099694 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1550889099694 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN E16 (CLK5, DIFFCLK_2n)) " "Automatically promoted node rst_n~input (placed in PIN E16 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1550889099711 ""}  } { { "../rtl/ip_proto_test.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_proto_test.v" 18 0 0 } } { "d:/major_soft/soft/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/major_soft/soft/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "L:/FPWG_WORK/FPGA_100ETH/proj/" { { 0 { 0 ""} 0 564 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1550889099711 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1550889099928 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1550889099928 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1550889099928 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1550889099930 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1550889099932 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1550889099933 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1550889099933 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1550889099934 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1550889099947 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1550889099947 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1550889099947 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1550889099950 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1550889099950 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1550889099950 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 13 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1550889099950 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1550889099950 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1550889099950 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1550889099950 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1550889099950 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1550889099950 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 14 12 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1550889099950 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1550889099950 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1550889099950 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1550889099950 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1550889099959 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1550889100378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1550889100455 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1550889100462 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1550889100594 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1550889100594 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1550889100842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "L:/FPWG_WORK/FPGA_100ETH/proj/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1550889101455 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1550889101455 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1550889101513 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1550889101515 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1550889101515 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1550889101515 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1550889101522 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1550889101569 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1550889101722 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1550889101768 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1550889101919 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1550889102191 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "L:/FPWG_WORK/FPGA_100ETH/proj/output_files/eth.fit.smsg " "Generated suppressed messages file L:/FPWG_WORK/FPGA_100ETH/proj/output_files/eth.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1550889102546 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5470 " "Peak virtual memory: 5470 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1550889102945 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 23 10:31:42 2019 " "Processing ended: Sat Feb 23 10:31:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1550889102945 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1550889102945 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1550889102945 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1550889102945 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1550889103933 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1550889103934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 23 10:31:43 2019 " "Processing started: Sat Feb 23 10:31:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1550889103934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1550889103934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off eth -c eth " "Command: quartus_asm --read_settings_files=off --write_settings_files=off eth -c eth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1550889103934 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1550889104434 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1550889104453 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4564 " "Peak virtual memory: 4564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1550889104663 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 23 10:31:44 2019 " "Processing ended: Sat Feb 23 10:31:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1550889104663 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1550889104663 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1550889104663 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1550889104663 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1550889105304 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1550889105789 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1550889105790 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 23 10:31:45 2019 " "Processing started: Sat Feb 23 10:31:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1550889105790 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1550889105790 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta eth -c eth " "Command: quartus_sta eth -c eth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1550889105790 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1550889105880 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1550889105980 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1550889105980 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1550889106021 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1550889106021 ""}
{ "Info" "ISTA_SDC_FOUND" "eth.sdc " "Reading SDC File: 'eth.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1550889106217 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1550889106218 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rst_n " "Node: rst_n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1550889106226 "|ip_proto_test|rst_n"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1550889106295 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1550889106296 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1550889106306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 33.438 " "Worst-case setup slack is 33.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550889106334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550889106334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.438         0.000 mii_tx_clk  " "   33.438         0.000 mii_tx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550889106334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1550889106334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.485 " "Worst-case hold slack is 0.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550889106342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550889106342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485         0.000 mii_tx_clk  " "    0.485         0.000 mii_tx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550889106342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1550889106342 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1550889106349 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1550889106354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.572 " "Worst-case minimum pulse width slack is 19.572" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550889106360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550889106360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.572         0.000 mii_tx_clk  " "   19.572         0.000 mii_tx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550889106360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1550889106360 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1550889106426 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1550889106443 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1550889106632 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rst_n " "Node: rst_n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1550889106702 "|ip_proto_test|rst_n"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1550889106703 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 33.729 " "Worst-case setup slack is 33.729" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550889106724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550889106724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.729         0.000 mii_tx_clk  " "   33.729         0.000 mii_tx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550889106724 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1550889106724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.430 " "Worst-case hold slack is 0.430" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550889106733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550889106733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430         0.000 mii_tx_clk  " "    0.430         0.000 mii_tx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550889106733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1550889106733 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1550889106748 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1550889106755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.451 " "Worst-case minimum pulse width slack is 19.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550889106762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550889106762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.451         0.000 mii_tx_clk  " "   19.451         0.000 mii_tx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550889106762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1550889106762 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1550889106844 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rst_n " "Node: rst_n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1550889106988 "|ip_proto_test|rst_n"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1550889106989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 37.228 " "Worst-case setup slack is 37.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550889107000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550889107000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.228         0.000 mii_tx_clk  " "   37.228         0.000 mii_tx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550889107000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1550889107000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.201 " "Worst-case hold slack is 0.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550889107010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550889107010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201         0.000 mii_tx_clk  " "    0.201         0.000 mii_tx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550889107010 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1550889107010 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1550889107018 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1550889107027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.334 " "Worst-case minimum pulse width slack is 19.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550889107035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550889107035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.334         0.000 mii_tx_clk  " "   19.334         0.000 mii_tx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1550889107035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1550889107035 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1550889107382 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1550889107382 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4663 " "Peak virtual memory: 4663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1550889107475 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 23 10:31:47 2019 " "Processing ended: Sat Feb 23 10:31:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1550889107475 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1550889107475 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1550889107475 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1550889107475 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1550889108408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1550889108409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 23 10:31:48 2019 " "Processing started: Sat Feb 23 10:31:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1550889108409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1550889108409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off eth -c eth " "Command: quartus_eda --read_settings_files=off --write_settings_files=off eth -c eth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1550889108409 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "eth_8_1200mv_85c_slow.vo L:/FPWG_WORK/FPGA_100ETH/proj/simulation/modelsim/ simulation " "Generated file eth_8_1200mv_85c_slow.vo in folder \"L:/FPWG_WORK/FPGA_100ETH/proj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1550889108720 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "eth_8_1200mv_0c_slow.vo L:/FPWG_WORK/FPGA_100ETH/proj/simulation/modelsim/ simulation " "Generated file eth_8_1200mv_0c_slow.vo in folder \"L:/FPWG_WORK/FPGA_100ETH/proj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1550889108769 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "eth_min_1200mv_0c_fast.vo L:/FPWG_WORK/FPGA_100ETH/proj/simulation/modelsim/ simulation " "Generated file eth_min_1200mv_0c_fast.vo in folder \"L:/FPWG_WORK/FPGA_100ETH/proj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1550889108817 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "eth.vo L:/FPWG_WORK/FPGA_100ETH/proj/simulation/modelsim/ simulation " "Generated file eth.vo in folder \"L:/FPWG_WORK/FPGA_100ETH/proj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1550889108867 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "eth_8_1200mv_85c_v_slow.sdo L:/FPWG_WORK/FPGA_100ETH/proj/simulation/modelsim/ simulation " "Generated file eth_8_1200mv_85c_v_slow.sdo in folder \"L:/FPWG_WORK/FPGA_100ETH/proj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1550889108936 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "eth_8_1200mv_0c_v_slow.sdo L:/FPWG_WORK/FPGA_100ETH/proj/simulation/modelsim/ simulation " "Generated file eth_8_1200mv_0c_v_slow.sdo in folder \"L:/FPWG_WORK/FPGA_100ETH/proj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1550889109005 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "eth_min_1200mv_0c_v_fast.sdo L:/FPWG_WORK/FPGA_100ETH/proj/simulation/modelsim/ simulation " "Generated file eth_min_1200mv_0c_v_fast.sdo in folder \"L:/FPWG_WORK/FPGA_100ETH/proj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1550889109074 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "eth_v.sdo L:/FPWG_WORK/FPGA_100ETH/proj/simulation/modelsim/ simulation " "Generated file eth_v.sdo in folder \"L:/FPWG_WORK/FPGA_100ETH/proj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1550889109140 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4550 " "Peak virtual memory: 4550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1550889109192 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 23 10:31:49 2019 " "Processing ended: Sat Feb 23 10:31:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1550889109192 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1550889109192 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1550889109192 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1550889109192 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Quartus II Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1550889109806 ""}
