==============================================================
Guild: wafer.space Community
Channel: Information / general
Topic: Welcome to [wafer.space](https://wafer.space/) - 
documentation at [wafer.space github](https://github.com/wafer-space) - 
buy at [buy.wafer.space](https://buy.wafer.space) - 
archives at [discord.wafer.space](https://discord.wafer.space/)
After: 12/24/2025 20:45
==============================================================

[12/24/2025 22:27] lromor_
Interesting! You made a dedicated instruction for those? Are you supporting IEEE 754 floats?


[12/24/2025 22:34] polyfractal
Yep, sorta! My processor is a transport-triggered architecture, so it's relatively easy to bolt on additional functional units (just adds a new move destination/result to the bus). iirc the tanh is set to use Q1.15 fixed point, and I think the MAC is just simple wrapping integer (edit: yep)


[12/24/2025 22:34] polyfractal
those particular FUs got basically zero testing and were thrown in the last week, so dunno if they work ğŸ¤· ğŸ˜…


[12/24/2025 22:38] polyfractal
(I'm using Spade HDL and did zero optimization here, so it's also just whatever the transpiler spit out and then yosys generated using defaults. i'm sure they are horrible at the transistor level ğŸ«£ )


[12/24/2025 22:39] ravenslofty
Hey, we're not *that* awful :p

{Reactions}
ğŸ˜ â¤ï¸

[12/24/2025 22:41] ravenslofty
It's kind of funny to think of my chess move generator in CPU terms :p


[12/24/2025 22:41] ravenslofty
I'm not *entirely* sure it counts as a TTA, but it has things that could be considered such


==============================================================
Exported 7 message(s)
==============================================================
