{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1572388663507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1572388663510 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 18:37:43 2019 " "Processing started: Tue Oct 29 18:37:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1572388663510 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1572388663510 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off antfarm -c antfarm " "Command: quartus_map --read_settings_files=on --write_settings_files=off antfarm -c antfarm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1572388663510 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1572388663923 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type block.v(6) " "Verilog HDL Declaration warning at block.v(6): \"type\" is SystemVerilog-2005 keyword" {  } { { "block.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/block.v" 6 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1572388663967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block.v 1 1 " "Found 1 design units, including 1 entities, in source file block.v" { { "Info" "ISGN_ENTITY_NAME" "1 block " "Found entity 1: block" {  } { { "block.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572388663974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572388663974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antfarm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file antfarm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 antfarm " "Found entity 1: antfarm" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572388663977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572388663977 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "MovePopRegistere.v " "Can't analyze file -- file MovePopRegistere.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1572388663982 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MovePopRegister.v(16) " "Verilog HDL information at MovePopRegister.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "MovePopRegister.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/MovePopRegister.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1572388663988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movepopregister.v 1 1 " "Found 1 design units, including 1 entities, in source file movepopregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 MovePopRegister " "Found entity 1: MovePopRegister" {  } { { "MovePopRegister.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/MovePopRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572388663989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572388663989 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "3BitPopRegisterNode.v " "Can't analyze file -- file 3BitPopRegisterNode.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1572388663995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threebitpopregisternode.v 1 1 " "Found 1 design units, including 1 entities, in source file threebitpopregisternode.v" { { "Info" "ISGN_ENTITY_NAME" "1 ThreeBitPopRegisterNode " "Found entity 1: ThreeBitPopRegisterNode" {  } { { "ThreeBitPopRegisterNode.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/ThreeBitPopRegisterNode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572388663997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572388663997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threebitby3popregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file threebitby3popregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 threeBitby3popregister " "Found entity 1: threeBitby3popregister" {  } { { "threeBitby3popregister.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/threeBitby3popregister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572388664002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572388664002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572388664002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572388664002 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 testController.v(13) " "Verilog HDL Expression warning at testController.v(13): truncated literal to match 4 bits" {  } { { "testController.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/testController.v" 13 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1572388664009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file testcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 testController " "Found entity 1: testController" {  } { { "testController.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/testController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572388664009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572388664009 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Left MovePopRegister.v(20) " "Verilog HDL Procedural Assignment error at MovePopRegister.v(20): object \"Left\" on left-hand side of assignment must have a variable data type" {  } { { "MovePopRegister.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/MovePopRegister.v" 20 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1572388664010 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/antfarm.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/quartus/projects/antfarm/output_files/antfarm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1572388664044 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4582 " "Peak virtual memory: 4582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1572388664141 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 29 18:37:44 2019 " "Processing ended: Tue Oct 29 18:37:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1572388664141 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1572388664141 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1572388664141 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1572388664141 ""}
