// Seed: 1449090823
module module_0 (
    input  wor   id_0
    , id_6,
    input  uwire id_1,
    input  tri0  id_2,
    output uwire id_3,
    output wor   id_4
);
  logic id_7 = id_7;
  assign module_1._id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd72,
    parameter id_2 = 32'd36,
    parameter id_4 = 32'd11
) (
    output uwire id_0,
    input uwire _id_1,
    input wor _id_2,
    input supply0 id_3,
    input uwire _id_4,
    input wor id_5,
    output uwire id_6
);
  wire id_8;
  wire [id_1  &  1 : 1 'h0] id_9;
  assign id_6 = -1;
  logic [id_2 : id_4] id_10;
  ;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_5,
      id_0,
      id_6
  );
  always while (1'b0) $signed(45);
  ;
endmodule
