<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a35tcpg236-1" LaunchTime="1547767928">
  <File Type="PA-TCL" Name="FPGA_ADC_interface.tcl"/>
  <File Type="BITSTR-BMM" Name="FPGA_ADC_interface_bd.bmm"/>
  <File Type="REPORTS-TCL" Name="FPGA_ADC_interface_reports.tcl"/>
  <File Type="OPT-DCP" Name="FPGA_ADC_interface_opt.dcp"/>
  <File Type="OPT-DRC" Name="FPGA_ADC_interface_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="FPGA_ADC_interface.hwdef"/>
  <File Type="PWROPT-DCP" Name="FPGA_ADC_interface_pwropt.dcp"/>
  <File Type="PLACE-DCP" Name="FPGA_ADC_interface_placed.dcp"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="FPGA_ADC_interface_incremental_reuse_pre_placed.rpt"/>
  <File Type="BG-BGN" Name="FPGA_ADC_interface.bgn"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="FPGA_ADC_interface_postplace_pwropt.dcp"/>
  <File Type="BG-BIN" Name="FPGA_ADC_interface.bin"/>
  <File Type="PHYSOPT-DCP" Name="FPGA_ADC_interface_physopt.dcp"/>
  <File Type="BITSTR-MSK" Name="FPGA_ADC_interface.msk"/>
  <File Type="ROUTE-ERROR-DCP" Name="FPGA_ADC_interface_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="FPGA_ADC_interface_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="FPGA_ADC_interface_routed_bb.dcp"/>
  <File Type="BITSTR-LTX" Name="FPGA_ADC_interface.ltx"/>
  <File Type="BITSTR-MMI" Name="FPGA_ADC_interface.mmi"/>
  <File Type="BITSTR-SYSDEF" Name="FPGA_ADC_interface.sysdef"/>
  <File Type="ROUTE-TIMING-PB" Name="FPGA_ADC_interface_timing_summary_routed.pb"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="FPGA_ADC_interface_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="FPGA_ADC_interface_postroute_physopt_bb.dcp"/>
  <File Type="BG-BIT" Name="FPGA_ADC_interface.bit"/>
  <File Type="BITSTR-RBT" Name="FPGA_ADC_interface.rbt"/>
  <File Type="BITSTR-NKY" Name="FPGA_ADC_interface.nky"/>
  <File Type="BG-DRC" Name="FPGA_ADC_interface.drc"/>
  <File Type="RDI-RDI" Name="FPGA_ADC_interface.vdi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/FPGA_ADC_interface.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="FPGA_ADC_interface"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/digilent-xdc/Cmod-A7-Master.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../digilent-xdc/Cmod-A7-Master.xdc"/>
        <Attr Name="ImportTime" Val="1542042827"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/imports/digilent-xdc/Cmod-A7-Master.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="clk_wiz_0"/>
</GenRun>
