@ARTICLE{DICE, 
	author={T. Calin and M. Nicolaidis and R. Velazco}, 
	journal={IEEE Transactions on Nuclear Science}, 
	title={Upset hardened memory design for submicron CMOS technology}, 
	year={1996}, 
	volume={43}, 
	number={6}, 
	pages={2874-2878}, 
	keywords={CMOS memory circuits;SRAM chips;application specific integrated circuits;integrated circuit design;radiation hardening (electronics);high density ASIC;memory design;radiation hardening;single-event upsets;static RAM;storage element;submicron CMOS technology;CMOS process;CMOS technology;Delay;Feedback circuits;Image storage;Laboratories;Latches;Power dissipation;Single event upset;Space technology}, 
	doi={10.1109/23.556880}, 
	ISSN={0018-9499}, 
	month={Dec},}

@ARTICLE{HIPER, 
	author={M. Omana and D. Rossi and C. Metra}, 
	journal={IEEE Transactions on Computers}, 
	title={High-Performance Robust Latches}, 
	year={2010}, 
	volume={59}, 
	number={11}, 
	pages={1455-1465}, 
	keywords={fault tolerant computing;flip-flops;HiPeR-CG latch;clock gating;high-performance robust latch;transient faults;transistors;Capacitance;Circuit faults;Costs;Error correction codes;Latches;Logic;Neutrons;Robustness;Space technology;Voltage;Transient faults;hardened latch;robust design.;soft errors;static latch}, 
	doi={10.1109/TC.2010.24}, 
	ISSN={0018-9340}, 
	month={Nov},}

@ARTICLE{FERST, 
	author={M. Fazeli and S. G. Miremadi and A. Ejlali and A. Patooghy}, 
	journal={IET Computers Digital Techniques}, 
	title={Low energy single event upset/single event transient-tolerant latch for deep subMicron technologies}, 
	year={2009}, 
	volume={3}, 
	number={3}, 
	pages={289-303}, 
	keywords={flip-flops;SPICE simulation;deep submicron technology;digital circuits;latch design;low energy single event upset;redundant feedback lines;single event transient-tolerant latch;single event transients;single event upsets;triple modular redundancy latch}, 
	doi={10.1049/iet-cdt.2008.0099}, 
	ISSN={1751-8601}, 
	month={May},}

@INPROCEEDINGS{Hazucha, 
	author={P. Hazucha and T. Karnik and S. Walstra and B. Bloechel and J. Tschanz and J. Maiz and K. Soumyanath and G. Dermer and S. Narendra and V. De and S. Borkar}, 
	booktitle={Custom Integrated Circuits Conference, 2003. Proceedings of the IEEE 2003}, 
	title={Measurements and analysis of SER tolerant latch in a 90 nm dual-Vt CMOS process}, 
	year={2003}, 
	pages={617-620}, 
	keywords={CMOS integrated circuits;flip-flops;integrated circuit testing;leakage currents;logic testing;neutron effects;radiation hardening (electronics);90 nm;SER robustness;SER tolerant;dual-Vt CMOS process;energy penalty;hardened latches;leakage effects;neutron soft error rate;recovery time effects;speed degradation;standard latches;CMOS process;Circuits;Clocks;Cosmic rays;Degradation;Flip-flops;Latches;Neutrons;Robustness;Space technology}, 
	doi={10.1109/CICC.2003.1249472}, 
	month={Sept},}

@article{SEMULatch,
	author = {Rajaei, Ramin and Tabandeh, Mahmoud and Fazeli, Mahdi},
	title = {Single Event Multiple Upset (SEMU) Tolerant Latch Designs in Presence of Process and Temperature Variations},
	journal = {Journal of Circuits, Systems and Computers},
	volume = {24},
	number = {01},
	pages = {1550007},
	year = {2015},
	doi = {10.1142/S0218126615500073},
	
	URL = {http://www.worldscientific.com/doi/abs/10.1142/S0218126615500073},
	eprint = {http://www.worldscientific.com/doi/pdf/10.1142/S0218126615500073}
}

@INPROCEEDINGS{Multivdd, 
	author={S. Lin and H. Yang and R. Luo}, 
	booktitle={IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07)}, 
	title={High Speed Soft-Error-Tolerant Latch and Flip-Flop Design for Multiple VDD Circuit}, 
	year={2007}, 
	pages={273-278}, 
	keywords={cosmic rays;flip-flops;logic design;radiation hardening (electronics);cosmic rays;flip-flop design;level converter;particle strikes;single event transient;soft errors;CMOS technology;Circuit synthesis;Clocks;Delay;Error correction codes;Flip-flops;Latches;Output feedback;Redundancy;Voltage}, 
	doi={10.1109/ISVLSI.2007.50}, 
	ISSN={2159-3469}, 
	month={March},}

@ARTICLE{BISER, 
	author={M. Zhang and S. Mitra and T. M. Mak and N. Seifert and N. J. Wang and Q. Shi and K. S. Kim and N. R. Shanbhag and S. J. Patel}, 
	journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems}, 
	title={Sequential Element Design With Built-In Soft Error Resilience}, 
	year={2006}, 
	volume={14}, 
	number={12}, 
	pages={1368-1378}, 
	keywords={error correction codes;flip-flops;integrated circuit design;integrated circuit modelling;logic design;microprocessor chips;built-in soft error resilience technique;circuit simulations;design-for-debug resources;error correcting latch;error correction code;flip-flop designs;microprocessor model;on-chip scan design-for-testability;radiation-induced soft errors;sequential element design;Circuit faults;Circuit simulation;Coupling circuits;Error analysis;Error correction;Flip-flops;Latches;Microprocessors;Resilience;Tunable circuits and devices;Circuit simulation;error correction;fault injection;sequential element design;soft error rate (SER)}, 
	doi={10.1109/TVLSI.2006.887832}, 
	ISSN={1063-8210}, 
	month={Dec},}

@INPROCEEDINGS{NicoFeedback, 
	author={M. Nicolaidis and R. Perez and D. Alexandrescu}, 
	booktitle={26th IEEE VLSI Test Symposium (vts 2008)}, 
	title={Low-Cost Highly-Robust Hardened Cells Using Blocking Feedback Transistors}, 
	year={2008}, 
	pages={371-376}, 
	keywords={radiation hardening (electronics);semiconductor storage;blocking feedback transistors;hardened storage cells;highly-robust hardened cells;single event upsets;soft error rate;CMOS logic circuits;CMOS technology;Capacitance;Costs;Feedback;Flip-flops;Logic testing;Protection;Robustness;Single event transient;SEUs;radiation hardened cells;soft errors}, 
	doi={10.1109/VTS.2008.15}, 
	ISSN={1093-0167}, 
	month={April},}

@ARTICLE{DNCS, 
	author={K. Katsarou and Y. Tsiatouhas}, 
	journal={Electronics Letters}, 
	title={Soft error interception latch: double node charge sharing SEU tolerant design}, 
	year={2015}, 
	volume={51}, 
	number={4}, 
	pages={330-332}, 
	keywords={flip-flops;logic design;nanoelectronics;radiation hardening (electronics);BISER;C-elements;FERST;TPDICE;double node charge sharing SEU tolerant design;latch topology;multiple node charge sharing;nanometre technology integrated circuits;positive feedback loop;radiation hardening techniques;single event upsets;soft error hardening techniques;soft error interception latch;soft error tolerance}, 
	doi={10.1049/el.2014.4374}, 
	ISSN={0013-5194}, 
	month={},}

@INPROCEEDINGS{Inter, 
	author={K. Katsarou and Y. Tsiatouhas}, 
	booktitle={2015 IEEE 21st International On-Line Testing Symposium (IOLTS)}, 
	title={Soft error immune latch under SEU related double-node charge collection}, 
	year={2015}, 
	pages={46-49}, 
	keywords={CMOS logic circuits;flip-flops;network topology;radiation hardening (electronics);CMOS technology;SEU tolerant techniques;double node charge sharing;double-node charge collection;latch topology;memory elements susceptibility;multinode charge collection;soft error immune latch;CMOS integrated circuits;Latches;MOSFET;Silicon;Single event upsets;Topology;Transient analysis;SEU tolerant latch design;double node charge sharing SEUs;soft error tolerance}, 
	doi={10.1109/IOLTS.2015.7229830}, 
	ISSN={1942-9398}, 
	month={July},}

@ARTICLE{HSMUF, 
	author={A. Yan and H. Liang and Z. Huang and C. Jiang}, 
	journal={Electronics Letters}, 
	title={High-performance, low-cost, and highly reliable radiation hardened latch design}, 
	year={2016}, 
	volume={52}, 
	number={2}, 
	pages={139-141}, 
	keywords={flip-flops;logic design;radiation hardening (electronics);HSMUF latch;SEDU-immune latch;SEDU-immunity;charge sharing;clock gating-based triple path DICE;double nodes;multiple-input Muller C-element;nanoscale CMOS technology;particle striking;power dissipation;propagation delay;radiation-induced single event double-upset;silicon area;soft errors;technology scaling results}, 
	doi={10.1049/el.2015.3020}, 
	ISSN={0013-5194}, 
	month={},}

@ARTICLE{TPDICE, 
	author={D. R. Blum and J. G. Delgado-Frias}, 
	journal={IEEE Transactions on Nuclear Science}, 
	title={Schemes for eliminating transient-width clock overhead from SET-tolerant memory-based systems}, 
	year={2006}, 
	volume={53}, 
	number={3}, 
	pages={1564-1573}, 
	keywords={CMOS integrated circuits;clocks;digital integrated circuits;fault tolerance;radiation hardening (electronics);DICE;SET pulse widths;bypass transient pulses;clock periods;combinational logic;external voting circuitry;fully-differential dual-interlocked storage cell;integrated circuits;radiation effects;single event transients;single event upsets;temporary signal errors;tolerant memory-based systems;triple modular redundancy;triple path DICE;Circuits;Clocks;Computer science;Fault tolerance;Logic;Radiation hardening;Redundancy;Single event transient;Single event upset;Space vector pulse width modulation;Single-event upsets;hardened by design;radiation effects;single-event transients;soft errors}, 
	doi={10.1109/TNS.2006.874496}, 
	ISSN={0018-9499}, 
	month={June},}

@INPROCEEDINGS{DONUT, 
	author={N. Eftaxiopoulos and N. Axelos and K. Pekmestzi}, 
	booktitle={2015 IEEE Computer Society Annual Symposium on VLSI}, 
	title={DONUT: A Double Node Upset Tolerant Latch}, 
	year={2015}, 
	pages={509-514}, 
	keywords={flip-flops;logic design;radiation hardening (electronics);BISER-based latches;DICE cells;DNU;DONUT latch;SNU;double node upset tolerant latch;double node upsets;latch design;multiinterlocked scheme;power dissipation;propagation delay;single node upsets;soft error tolerant latch;Junctions;Latches;Logic gates;Rendering (computer graphics);Resilience;Transient analysis;Transistors;charge sharing;double node upset;radiation tolerant latch;soft error}, 
	doi={10.1109/ISVLSI.2015.72}, 
	ISSN={2159-3469}, 
	month={July},}

@article{PTM,
	author = {Zhao, Wei and Cao, Yu},
	title = {Predictive Technology Model for nano-CMOS Design Exploration},
	journal = {J. Emerg. Technol. Comput. Syst.},
	issue_date = {April 2007},
	volume = {3},
	number = {1},
	month = apr,
	year = {2007},
	issn = {1550-4832},
	articleno = {1},
	url = {http://doi.acm.org/10.1145/1229175.1229176},
	doi = {10.1145/1229175.1229176},
	acmid = {1229176},
	publisher = {ACM},
	address = {New York, NY, USA},
	keywords = {FinFET, Technology scaling, early design exploration, predictive modeling, process variations},
} 

@ARTICLE{injeq, 
	author={J. F. Ziegler}, 
	journal={IBM Journal of Research and Development}, 
	title={Terrestrial cosmic rays}, 
	year={1996}, 
	volume={40}, 
	number={1}, 
	pages={19-39}, 
	doi={10.1147/rd.401.0019}, 
	ISSN={0018-8646}, 
	month={Jan},
}

@inproceedings{Partitioning,
	author = {Fiduccia, C. M. and Mattheyses, R. M.},
	title = {A Linear-time Heuristic for Improving Network Partitions},
	booktitle = {Proceedings of the 19th Design Automation Conference},
	series = {DAC '82},
	year = {1982},
	isbn = {0-89791-020-6},
	pages = {175--181},
	numpages = {7},
	url = {http://dl.acm.org/citation.cfm?id=800263.809204},
	acmid = {809204},
	publisher = {IEEE Press},
	address = {Piscataway, NJ, USA},
} 

@ARTICLE{METSys, 
	author={N. Miskov-Zivanov and D. Marculescu}, 
	journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, 
	title={Multiple Transient Faults in Combinational and Sequential Circuits: A Systematic Approach}, 
	year={2010}, 
	volume={29}, 
	number={10}, 
	pages={1614-1627}, 
	keywords={circuit optimisation;circuit reliability;combinational circuits;error statistics;flip-flops;sequential circuits;transients;circuit optimization;combinational circuits;error rates;logic circuits;masking factors;multiple transient faults;multiple-bit upsets;output error probabilities;radiation-induced faults;reconvergent fanout-induced glitches;reliability concern;sequential circuits;state flip-flops;Analytical models;Circuit faults;Computational modeling;Integrated circuit modeling;Logic circuits;Logic gates;Transient analysis;Logic circuits;reliability;symbolic manipulation;transient faults}, 
	doi={10.1109/TCAD.2010.2061131}, 
	ISSN={0278-0070}, 
	month={Oct},}

@INPROCEEDINGS{Omana_Trap, 
	author={M. Omana and G. Papasso and D. Rossi and C. Metra}, 
	booktitle={On-Line Testing Symposium, 2003. IOLTS 2003. 9th IEEE}, 
	title={A model for transient fault propagation in combinatorial logic}, 
	year={2003}, 
	pages={111-115}, 
	keywords={CMOS logic circuits;SPICE;combinational circuits;fault simulation;logic gates;transient analysis;CMOS combinational circuit;HSPICE simulations;circuit node;combinatorial logic;glitch duration;global system;high reliability applications;logic gate;mathematical model;microelectronic devices;robustness;simulation tool;soft error;transient fault propagation;transient fault-due glitches;Aerospace electronics;Charge carrier processes;Circuit faults;Circuit simulation;Combinational circuits;Logic devices;Mathematical model;Microelectronics;Silicon;Voltage}, 
	doi={10.1109/OLT.2003.1214376}, 
	month={July},}

@ARTICLE{Accurate_Masking, 
	author={F. Wang and Y. Xie}, 
	journal={IEEE Transactions on Dependable and Secure Computing}, 
	title={Soft Error Rate Analysis for Combinational Logic Using an Accurate Electrical Masking Model}, 
	year={2011}, 
	volume={8}, 
	number={1}, 
	pages={137-146}, 
	keywords={MOSFET;SPICE;combinational circuits;error analysis;table lookup;HSPICE simulation;MOSFET model;accurate electrical masking model;block based soft error rate analysis;combinational logic;nonlinear property;pulse propagation model;submicron MOS transistor;transient pulse generation;Circuit simulation;Combinational circuits;Error analysis;Error correction codes;Estimation error;Latches;Logic;Pulse generation;Transient analysis;Voltage;Reliability;combinational logic.;fault injection;simulation}, 
	doi={10.1109/TDSC.2009.29}, 
	ISSN={1545-5971}, 
	month={Jan},}

@ARTICLE{SERA, 
	author={M. Zhang and N. R. Shanbhag}, 
	journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, 
	title={Soft-Error-Rate-Analysis (SERA) Methodology}, 
	year={2006}, 
	volume={25}, 
	number={10}, 
	pages={2140-2155}, 
	keywords={Monte Carlo methods;SRAM chips;combinational circuits;error statistics;integrated circuit reliability;multiplying circuits;CMOS process;Monte Carlo methods;combinational logic circuits;integrated-circuit reliability;memory circuits;multiplier circuits;single-event transient;single-event upset;soft-error rate;Analytical models;CMOS logic circuits;CMOS process;Circuit faults;Circuit simulation;Circuit topology;Clocks;Combinational circuits;Graph theory;Voltage;Combinational logic circuits;integrated-circuit reliability;single-event transient (SET);single-event upset (SEU);soft error;soft-error rate (SER)}, 
	doi={10.1109/TCAD.2005.862738}, 
	ISSN={0278-0070}, 
	month={Oct},}

@article{SEMM,
	author = {Murley, P. C. and Srinivasan, G. R.},
	title = {Soft-error Monte Carlo Modeling Program, SEMM},
	journal = {IBM J. Res. Dev.},
	issue_date = {Jan. 1996},
	volume = {40},
	number = {1},
	month = jan,
	year = {1996},
	issn = {0018-8646},
	pages = {109--118},
	numpages = {10},
	url = {http://dx.doi.org/10.1147/rd.401.0109},
	doi = {10.1147/rd.401.0109},
	acmid = {226362},
	publisher = {IBM Corp.},
	address = {Riverton, NJ, USA},
} 

@ARTICLE{PARAM_DESC, 
	author={R. R. Rao and K. Chopra and D. T. Blaauw and D. M. Sylvester}, 
	journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, 
	title={Computing the Soft Error Rate of a Combinational Logic Circuit Using Parameterized Descriptors}, 
	year={2007}, 
	volume={26}, 
	number={3}, 
	pages={468-479}, 
	keywords={VLSI;Weibull distribution;combinational circuits;error analysis;integrated circuit reliability;nanotechnology;Weibull function;combinational logic circuit;nanoscale very large scale integration designs;parametric waveform model;soft error rate analysis methodology;transient propagation;Combinational circuits;Error analysis;Integrated circuit technology;Latches;Logic arrays;Logic circuits;Logic devices;P-n junctions;Runtime;Transient analysis;Error analysis;estimation;simulation;transient propagation}, 
	doi={10.1109/TCAD.2007.891036}, 
	ISSN={0278-0070}, 
	month={March},}

@INPROCEEDINGS{SETA_LA, 
	author={R. Rajaraman and J. S. Kim and N. Vijaykrishnan and Y. Xie and M. J. Irwin}, 
	booktitle={19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06)}, 
	title={SEAT-LA: a soft error analysis tool for combinational logic}, 
	year={2006}, 
	pages={4 pp.-}, 
	keywords={combinational circuits;logic analysers;logic testing;radiation hardening (electronics);cell libraries;combinational logic;logic analysers;logic circuits;soft error analysis tool;soft error rates;state elements;voltage pulse;Charge carrier processes;Circuit simulation;Combinational circuits;Engineering profession;Error analysis;Laboratories;Latches;Libraries;Logic circuits;Voltage}, 
	doi={10.1109/VLSID.2006.143}, 
	ISSN={1063-9667}, 
	month={Jan},}

@article{PROB_MAT,
	author = {Krishnaswamy, Smita and Viamontes, George F. and Markov, Igor L. and Hayes, John P.},
	title = {Probabilistic Transfer Matrices in Symbolic Reliability Analysis of Logic Circuits},
	journal = {ACM Trans. Des. Autom. Electron. Syst.},
	issue_date = {January 2008},
	volume = {13},
	number = {1},
	month = feb,
	year = {2008},
	issn = {1084-4309},
	pages = {8:1--8:35},
	articleno = {8},
	numpages = {35},
	url = {http://doi.acm.org/10.1145/1297666.1297674},
	doi = {10.1145/1297666.1297674},
	acmid = {1297674},
	publisher = {ACM},
	address = {New York, NY, USA},
	keywords = {Symbolic analysis, fault tolerance},
} 

@INPROCEEDINGS{MARS_C, 
	author={N. Miskov-Zivanov and D. Marculescu}, 
	booktitle={2006 43rd ACM/IEEE Design Automation Conference}, 
	title={MARS-C: modeling and reduction of soft errors in combinational circuits}, 
	year={2006}, 
	pages={767-772}, 
	keywords={Boolean functions;binary decision diagrams;circuit reliability;combinational circuits;logic design;radiation hardening (electronics);ADD;BDD;HSPICE;circuit analysis;circuit reliability;circuit simulation;combinational circuits;feature size shrinking;nanoscale circuits;radiation effect;radiation hardening;selective gate sizing;soft errors modeling;soft errors reduction;supply voltages reduction;transient faults;Boolean functions;Circuit analysis;Circuit faults;Circuit simulation;Combinational circuits;Data structures;Error analysis;Pattern analysis;Radiation hardening;Voltage;Reliability;SER;reliability symbolic techniques}, 
	doi={10.1145/1146909.1147104}, 
	ISSN={0738-100X}, 
	month={July},}

@INPROCEEDINGS{FASER, 
	author={Bin Zhang and Wei-Shen Wang and M. Orshansky}, 
	booktitle={7th International Symposium on Quality Electronic Design (ISQED'06)}, 
	title={FASER: fast analysis of soft error susceptibility for cell-based designs}, 
	year={2006}, 
	pages={6 pp.-760}, 
	keywords={SPICE;benchmark testing;binary decision diagrams;combinational circuits;error analysis;integrated circuit reliability;network analysis;100 nm;CMOS technology;FASER;SPICE-based simulation;arbitrary combinational circuits;benchmark circuits;binary decision diagrams;bit error rate;cell-based designs;circuit partitioning;commercial electronics reliability;error rates;fast analysis of soft error susceptibility;logical masking;single event upsets;static analysis;vector less analysis;Bit error rate;Boolean functions;CMOS technology;Circuit simulation;Combinational circuits;Computational modeling;Data structures;Error analysis;Libraries;Single event upset}, 
	doi={10.1109/ISQED.2006.64}, 
	ISSN={1948-3287}, 
	month={March},}

@INPROCEEDINGS{Harada, 
	author={R. Harada and Y. Mitsuyama and M. Hashimoto and T. Onoye}, 
	booktitle={Reliability Physics Symposium (IRPS), 2011 IEEE International}, 
	title={Neutron induced single event multiple transients with voltage scaling and body biasing}, 
	year={2011}, 
	pages={3C.4.1-3C.4.5}, 
	keywords={CMOS integrated circuits;integrated circuit measurement;invertors;power aware computing;transient analysis;CMOS process;SEMT measurement circuit;SEMT ratio;body voltage;inverter;neutron induced SEMT;neutron induced single event multiple transient;occurrence rate;reverse body biasing;sensitive node;single event single upset;size 65 nm;spatial spreading;supply voltage;voltage scaling;Atmospheric measurements;Inverters;Neutrons;Particle measurements;Radiation detectors;Semiconductor device measurement;Transient analysis}, 
	doi={10.1109/IRPS.2011.5784485}, 
	ISSN={1541-7026}, 
	month={April},}

@INPROCEEDINGS{Weibull, 
	author={A. Watkins and S. Tragoudas}, 
	booktitle={2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)}, 
	title={Transient pulse propagation using the Weibull distribution function}, 
	year={2012}, 
	pages={109-114}, 
	keywords={Weibull distribution;deterministic algorithms;pulse circuits;radiation hardening (electronics);Weibull cumulative distribution functions;actual gate parameters;deterministic model;generated pulse;piecewise function;soft error rate estimation improvement;transient pulse propagation;Decision support systems;Discrete Fourier transforms;Fault tolerance;Fault tolerant systems;Nanotechnology;Very large scale integration}, 
	doi={10.1109/DFT.2012.6378209}, 
	ISSN={1550-5774}, 
	month={Oct},}

@INPROCEEDINGS{TahooriMET, 
	author={M. Fazeli and S. N. Ahmadian and S. G. Miremadi and H. Asadi and M. B. Tahoori}, 
	booktitle={2011 Design, Automation Test in Europe}, 
	title={Soft error rate estimation of digital circuits in the presence of Multiple Event Transients (METs)}, 
	year={2011}, 
	pages={1-6}, 
	keywords={digital circuits;probability;MEPP;digital circuits;multiple event probability propagation;multiple event transients;probability set;soft error rate estimation;Circuit faults;Equations;Integrated circuit modeling;Logic gates;Mathematical model;Timing;Transient analysis}, 
	doi={10.1109/DATE.2011.5763020}, 
	ISSN={1530-1591}, 
	month={March},}

@Article{Chen2013,
	author={Chen, Liang and Ebrahimi, Mojtaba and Tahoori, Mehdi B.},
	title={CEP: Correlated Error Propagation for Hierarchical Soft Error Analysis},
	journal={Journal of Electronic Testing},
	year={2013},
	volume={29},
	number={2},
	pages={143--158},
	issn={1573-0727},
	doi={10.1007/s10836-013-5365-0},
	url={http://dx.doi.org/10.1007/s10836-013-5365-0},
}

@inproceedings{Li2016,
	author = {Li, Ji and Draper, Jeffrey},
	title = {Accelerating Soft-error-rate (SER) Estimation in the Presence of Single Event Transients},
	booktitle = {Proceedings of the 53rd Annual Design Automation Conference},
	series = {DAC '16},
	year = {2016},
	isbn = {978-1-4503-4236-0},
	location = {Austin, Texas},
	pages = {55:1--55:6},
	articleno = {55},
	numpages = {6},
	url = {http://doi.acm.org/10.1145/2897937.2897976},
	doi = {10.1145/2897937.2897976},
	acmid = {2897976},
	publisher = {ACM},
	address = {New York, NY, USA},
} 

@INPROCEEDINGS{Ercolani1989, 
	author={S. Ercolani and M. Favalli and M. Damiani and P. Olivo and B. Ricco}, 
	booktitle={European Test Conference, 1989., Proceedings of the 1st}, 
	title={Estimate of signal probability in combinational logic networks}, 
	year={1989}, 
	pages={132-138}, 
	keywords={combinatorial circuits;fault location;integrated logic circuits;logic CAD;logic testing;probability;statistical analysis;accuracy;benchmarks;combinational logic networks;computational efficiency;first-order correlations;logic CAD;logic testing;multiple fan-out reconvergences;node signal probabilities;Algorithm design and analysis;Circuit faults;Circuit simulation;Circuit testing;Computer networks;Heuristic algorithms;Intelligent networks;Probabilistic logic;Probability;Vectors}, 
	doi={10.1109/ETC.1989.36234}, 
	month={Apr},}

@ARTICLE{Han2014, 
	author={J. Han and H. Chen and J. Liang and P. Zhu and Z. Yang and F. Lombardi}, 
	journal={IEEE Transactions on Computers}, 
	title={A Stochastic Computational Approach for Accurate and Efficient Reliability Evaluation}, 
	year={2014}, 
	volume={63}, 
	number={6}, 
	pages={1336-1350}, 
	keywords={CMOS logic circuits;circuit complexity;error statistics;integrated circuit reliability;nanoelectronics;probability;stochastic processes;CMOS technology;SCMs;SER;analytical approaches;binary bits;bit-wise dependencies;circuit reliability analysis;computational complexity;fault models;gate error probabilities;joint reliability evaluation;logic circuits;nanometric scaling;nonBernoulli sequences;random binary bit streams;random fluctuations;random permutations;signal correlations;signal probabilities;simulation-based analytical approach;soft error rate;statistics;stochastic computational models;stochastic sequences;Computational modeling;Integrated circuit modeling;Integrated circuit reliability;Logic gates;Probabilistic logic;Stochastic processes;Reliability;and fault-tolerance;error-checking;fault injection;probabilistic algorithms;random number generation;reliability and testing;testing}, 
	doi={10.1109/TC.2012.276}, 
	ISSN={0018-9340}, 
	month={June},}

@ARTICLE{Ebrahimi2016, 
	author={M. Ebrahimi and H. Asadi and R. Bishnoi and M. B. Tahoori}, 
	journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, 
	title={Layout-Based Modeling and Mitigation of Multiple Event Transients}, 
	year={2016}, 
	volume={35}, 
	number={3}, 
	pages={367-379}, 
	keywords={radiation hardening (electronics);MET adjacent cell;SER assessment technique;SET;fault model;layout-based modeling;layout-based soft error rate assessment technique;logic-level netlist;multiple event transient mitigation;nanoscale CMOS technology node;netlist-based technique;radiation-induced multiple event transient;single event transient;Benchmark testing;Estimation;Integrated circuit modeling;Layout;Libraries;Logic gates;Transient analysis;Multiple Bit Upset;Multiple Event Transient;Multiple bit upset (MBU);Reliability;Soft Errors;multiple event transient (MET);reliability;soft errors}, 
	doi={10.1109/TCAD.2015.2459053}, 
	ISSN={0278-0070}, 
	month={March},}

@INPROCEEDINGS{Fazeli2011, 
	author={M. Fazeli and S. N. Ahmadian and S. G. Miremadi and H. Asadi and M. B. Tahoori}, 
	booktitle={2011 Design, Automation Test in Europe}, 
	title={Soft error rate estimation of digital circuits in the presence of Multiple Event Transients (METs)}, 
	year={2011}, 
	pages={1-6}, 
	keywords={digital circuits;probability;MEPP;digital circuits;multiple event probability propagation;multiple event transients;probability set;soft error rate estimation;Circuit faults;Equations;Integrated circuit modeling;Logic gates;Mathematical model;Timing;Transient analysis}, 
	doi={10.1109/DATE.2011.5763020}, 
	ISSN={1530-1591}, 
	month={March},}

@INPROCEEDINGS{Rossi2005, 
	author={D. Rossi and M. Omana and F. Toma and C. Metra}, 
	booktitle={20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05)}, 
	title={Multiple transient faults in logic: an issue for next generation ICs?}, 
	year={2005}, 
	pages={352-360}, 
	keywords={built-in self test;fault diagnosis;integrated circuit testing;logic testing;neutron effects;benchmark circuits;bidirectional errors;electrical level simulations;error occurrence likelihood;multiple transient faults;neutron effects;self-checking circuits;single cosmic ray neutrons;software tools;very deep submicron IC;Capacitance;Circuit faults;Circuit simulation;Error correction codes;Logic circuits;Neutrons;Protection;Sampling methods;Software tools;Voltage}, 
	doi={10.1109/DFTVS.2005.47}, 
	ISSN={1550-5774}, 
	month={Oct},}