TimeQuest Timing Analyzer report for lcd_spi
Sun Jun 30 02:34:13 2019
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK'
 13. Slow 1200mV 85C Model Hold: 'CLK'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'CLK'
 22. Slow 1200mV 0C Model Hold: 'CLK'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'CLK'
 30. Fast 1200mV 0C Model Hold: 'CLK'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; lcd_spi                                                 ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE15F17C8                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.1%      ;
;     Processors 3-6         ;   0.6%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                           ;
+------------+-----------------+------------+------------------------------------------------+
; 246.97 MHz ; 238.04 MHz      ; CLK        ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; CLK   ; -3.049 ; -170.639           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 0.436 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; CLK   ; -3.201 ; -141.847                         ;
+-------+--------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.049 ; draw_module:U3|draw_control_module:U1|x[3]                                                                                       ; draw_module:U3|draw_control_module:U1|y[3]                                                              ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.971      ;
; -3.049 ; draw_module:U3|draw_control_module:U1|x[3]                                                                                       ; draw_module:U3|draw_control_module:U1|y[2]                                                              ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.971      ;
; -3.049 ; draw_module:U3|draw_control_module:U1|x[3]                                                                                       ; draw_module:U3|draw_control_module:U1|y[1]                                                              ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.971      ;
; -3.038 ; draw_module:U3|draw_control_module:U1|x[0]                                                                                       ; draw_module:U3|draw_control_module:U1|y[3]                                                              ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.960      ;
; -3.038 ; draw_module:U3|draw_control_module:U1|x[0]                                                                                       ; draw_module:U3|draw_control_module:U1|y[2]                                                              ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.960      ;
; -3.038 ; draw_module:U3|draw_control_module:U1|x[0]                                                                                       ; draw_module:U3|draw_control_module:U1|y[1]                                                              ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.960      ;
; -2.885 ; draw_module:U3|draw_control_module:U1|i[1]                                                                                       ; draw_module:U3|draw_control_module:U1|rData[3]                                                          ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.807      ;
; -2.885 ; draw_module:U3|draw_control_module:U1|i[1]                                                                                       ; draw_module:U3|draw_control_module:U1|rData[2]                                                          ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.807      ;
; -2.885 ; draw_module:U3|draw_control_module:U1|i[1]                                                                                       ; draw_module:U3|draw_control_module:U1|rData[1]                                                          ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.807      ;
; -2.885 ; draw_module:U3|draw_control_module:U1|i[1]                                                                                       ; draw_module:U3|draw_control_module:U1|rData[0]                                                          ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.807      ;
; -2.885 ; draw_module:U3|draw_control_module:U1|i[1]                                                                                       ; draw_module:U3|draw_control_module:U1|rData[7]                                                          ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.807      ;
; -2.885 ; draw_module:U3|draw_control_module:U1|i[1]                                                                                       ; draw_module:U3|draw_control_module:U1|rData[5]                                                          ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.807      ;
; -2.872 ; draw_module:U3|draw_control_module:U1|x[5]                                                                                       ; draw_module:U3|draw_control_module:U1|y[3]                                                              ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.794      ;
; -2.872 ; draw_module:U3|draw_control_module:U1|x[5]                                                                                       ; draw_module:U3|draw_control_module:U1|y[2]                                                              ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.794      ;
; -2.872 ; draw_module:U3|draw_control_module:U1|x[5]                                                                                       ; draw_module:U3|draw_control_module:U1|y[1]                                                              ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.794      ;
; -2.863 ; draw_module:U3|draw_control_module:U1|i[2]                                                                                       ; draw_module:U3|draw_control_module:U1|rData[3]                                                          ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.785      ;
; -2.863 ; draw_module:U3|draw_control_module:U1|i[2]                                                                                       ; draw_module:U3|draw_control_module:U1|rData[2]                                                          ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.785      ;
; -2.863 ; draw_module:U3|draw_control_module:U1|i[2]                                                                                       ; draw_module:U3|draw_control_module:U1|rData[1]                                                          ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.785      ;
; -2.863 ; draw_module:U3|draw_control_module:U1|i[2]                                                                                       ; draw_module:U3|draw_control_module:U1|rData[0]                                                          ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.785      ;
; -2.863 ; draw_module:U3|draw_control_module:U1|i[2]                                                                                       ; draw_module:U3|draw_control_module:U1|rData[7]                                                          ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.785      ;
; -2.863 ; draw_module:U3|draw_control_module:U1|i[2]                                                                                       ; draw_module:U3|draw_control_module:U1|rData[5]                                                          ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.785      ;
; -2.862 ; draw_module:U3|draw_control_module:U1|x[2]                                                                                       ; draw_module:U3|draw_control_module:U1|y[3]                                                              ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.784      ;
; -2.862 ; draw_module:U3|draw_control_module:U1|x[2]                                                                                       ; draw_module:U3|draw_control_module:U1|y[2]                                                              ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.784      ;
; -2.862 ; draw_module:U3|draw_control_module:U1|x[2]                                                                                       ; draw_module:U3|draw_control_module:U1|y[1]                                                              ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.784      ;
; -2.862 ; draw_module:U3|draw_control_module:U1|x[4]                                                                                       ; draw_module:U3|draw_control_module:U1|y[3]                                                              ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.784      ;
; -2.862 ; draw_module:U3|draw_control_module:U1|x[4]                                                                                       ; draw_module:U3|draw_control_module:U1|y[2]                                                              ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.784      ;
; -2.862 ; draw_module:U3|draw_control_module:U1|x[4]                                                                                       ; draw_module:U3|draw_control_module:U1|y[1]                                                              ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.784      ;
; -2.855 ; draw_module:U3|draw_control_module:U1|x[3]                                                                                       ; draw_module:U3|draw_control_module:U1|y[0]                                                              ; CLK          ; CLK         ; 1.000        ; -0.080     ; 3.776      ;
; -2.844 ; draw_module:U3|draw_control_module:U1|x[0]                                                                                       ; draw_module:U3|draw_control_module:U1|y[0]                                                              ; CLK          ; CLK         ; 1.000        ; -0.080     ; 3.765      ;
; -2.784 ; draw_module:U3|draw_control_module:U1|x[5]                                                                                       ; draw_module:U3|draw_control_module:U1|i[1]                                                              ; CLK          ; CLK         ; 1.000        ; -0.080     ; 3.705      ;
; -2.774 ; draw_module:U3|draw_control_module:U1|x[4]                                                                                       ; draw_module:U3|draw_control_module:U1|i[1]                                                              ; CLK          ; CLK         ; 1.000        ; -0.080     ; 3.695      ;
; -2.741 ; draw_module:U3|draw_control_module:U1|i[1]                                                                                       ; draw_module:U3|draw_control_module:U1|y[3]                                                              ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.663      ;
; -2.741 ; draw_module:U3|draw_control_module:U1|i[1]                                                                                       ; draw_module:U3|draw_control_module:U1|y[2]                                                              ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.663      ;
; -2.741 ; draw_module:U3|draw_control_module:U1|i[1]                                                                                       ; draw_module:U3|draw_control_module:U1|y[1]                                                              ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.663      ;
; -2.719 ; draw_module:U3|draw_control_module:U1|i[2]                                                                                       ; draw_module:U3|draw_control_module:U1|y[3]                                                              ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.641      ;
; -2.719 ; draw_module:U3|draw_control_module:U1|i[2]                                                                                       ; draw_module:U3|draw_control_module:U1|y[2]                                                              ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.641      ;
; -2.719 ; draw_module:U3|draw_control_module:U1|i[2]                                                                                       ; draw_module:U3|draw_control_module:U1|y[1]                                                              ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.641      ;
; -2.693 ; draw_module:U3|draw_control_module:U1|x[3]                                                                                       ; draw_module:U3|draw_control_module:U1|i[1]                                                              ; CLK          ; CLK         ; 1.000        ; -0.080     ; 3.614      ;
; -2.688 ; lcd_control_module:U1|isDraw                                                                                                     ; draw_module:U3|draw_control_module:U1|rData[3]                                                          ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.612      ;
; -2.688 ; lcd_control_module:U1|isDraw                                                                                                     ; draw_module:U3|draw_control_module:U1|rData[2]                                                          ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.612      ;
; -2.688 ; lcd_control_module:U1|isDraw                                                                                                     ; draw_module:U3|draw_control_module:U1|rData[1]                                                          ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.612      ;
; -2.688 ; lcd_control_module:U1|isDraw                                                                                                     ; draw_module:U3|draw_control_module:U1|rData[0]                                                          ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.612      ;
; -2.688 ; lcd_control_module:U1|isDraw                                                                                                     ; draw_module:U3|draw_control_module:U1|rData[7]                                                          ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.612      ;
; -2.688 ; lcd_control_module:U1|isDraw                                                                                                     ; draw_module:U3|draw_control_module:U1|rData[5]                                                          ; CLK          ; CLK         ; 1.000        ; -0.077     ; 3.612      ;
; -2.682 ; draw_module:U3|draw_control_module:U1|x[0]                                                                                       ; draw_module:U3|draw_control_module:U1|i[1]                                                              ; CLK          ; CLK         ; 1.000        ; -0.080     ; 3.603      ;
; -2.679 ; draw_module:U3|draw_control_module:U1|x[1]                                                                                       ; draw_module:U3|draw_control_module:U1|y[3]                                                              ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.601      ;
; -2.679 ; draw_module:U3|draw_control_module:U1|x[1]                                                                                       ; draw_module:U3|draw_control_module:U1|y[2]                                                              ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.601      ;
; -2.679 ; draw_module:U3|draw_control_module:U1|x[1]                                                                                       ; draw_module:U3|draw_control_module:U1|y[1]                                                              ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.601      ;
; -2.678 ; draw_module:U3|draw_control_module:U1|x[5]                                                                                       ; draw_module:U3|draw_control_module:U1|y[0]                                                              ; CLK          ; CLK         ; 1.000        ; -0.080     ; 3.599      ;
; -2.668 ; draw_module:U3|draw_control_module:U1|x[2]                                                                                       ; draw_module:U3|draw_control_module:U1|y[0]                                                              ; CLK          ; CLK         ; 1.000        ; -0.080     ; 3.589      ;
; -2.668 ; draw_module:U3|draw_control_module:U1|x[4]                                                                                       ; draw_module:U3|draw_control_module:U1|y[0]                                                              ; CLK          ; CLK         ; 1.000        ; -0.080     ; 3.589      ;
; -2.663 ; draw_module:U3|draw_control_module:U1|i[3]                                                                                       ; draw_module:U3|draw_control_module:U1|rData[3]                                                          ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.585      ;
; -2.663 ; draw_module:U3|draw_control_module:U1|i[3]                                                                                       ; draw_module:U3|draw_control_module:U1|rData[2]                                                          ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.585      ;
; -2.663 ; draw_module:U3|draw_control_module:U1|i[3]                                                                                       ; draw_module:U3|draw_control_module:U1|rData[1]                                                          ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.585      ;
; -2.663 ; draw_module:U3|draw_control_module:U1|i[3]                                                                                       ; draw_module:U3|draw_control_module:U1|rData[0]                                                          ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.585      ;
; -2.663 ; draw_module:U3|draw_control_module:U1|i[3]                                                                                       ; draw_module:U3|draw_control_module:U1|rData[7]                                                          ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.585      ;
; -2.663 ; draw_module:U3|draw_control_module:U1|i[3]                                                                                       ; draw_module:U3|draw_control_module:U1|rData[5]                                                          ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.585      ;
; -2.648 ; draw_module:U3|draw_control_module:U1|i[5]                                                                                       ; draw_module:U3|draw_control_module:U1|rData[3]                                                          ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.570      ;
; -2.648 ; draw_module:U3|draw_control_module:U1|i[5]                                                                                       ; draw_module:U3|draw_control_module:U1|rData[2]                                                          ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.570      ;
; -2.648 ; draw_module:U3|draw_control_module:U1|i[5]                                                                                       ; draw_module:U3|draw_control_module:U1|rData[1]                                                          ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.570      ;
; -2.648 ; draw_module:U3|draw_control_module:U1|i[5]                                                                                       ; draw_module:U3|draw_control_module:U1|rData[0]                                                          ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.570      ;
; -2.648 ; draw_module:U3|draw_control_module:U1|i[5]                                                                                       ; draw_module:U3|draw_control_module:U1|rData[7]                                                          ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.570      ;
; -2.648 ; draw_module:U3|draw_control_module:U1|i[5]                                                                                       ; draw_module:U3|draw_control_module:U1|rData[5]                                                          ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.570      ;
; -2.644 ; draw_module:U3|draw_control_module:U1|i[5]                                                                                       ; draw_module:U3|draw_control_module:U1|y[3]                                                              ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.566      ;
; -2.644 ; draw_module:U3|draw_control_module:U1|i[5]                                                                                       ; draw_module:U3|draw_control_module:U1|y[2]                                                              ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.566      ;
; -2.644 ; draw_module:U3|draw_control_module:U1|i[5]                                                                                       ; draw_module:U3|draw_control_module:U1|y[1]                                                              ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.566      ;
; -2.639 ; draw_module:U3|draw_control_module:U1|x[3]                                                                                       ; draw_module:U3|draw_control_module:U1|i[3]                                                              ; CLK          ; CLK         ; 1.000        ; -0.080     ; 3.560      ;
; -2.637 ; draw_module:U3|draw_control_module:U1|x[3]                                                                                       ; draw_module:U3|draw_control_module:U1|i[4]                                                              ; CLK          ; CLK         ; 1.000        ; -0.080     ; 3.558      ;
; -2.636 ; draw_module:U3|draw_control_module:U1|x[7]                                                                                       ; draw_module:U3|draw_control_module:U1|y[3]                                                              ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.558      ;
; -2.636 ; draw_module:U3|draw_control_module:U1|x[7]                                                                                       ; draw_module:U3|draw_control_module:U1|y[2]                                                              ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.558      ;
; -2.636 ; draw_module:U3|draw_control_module:U1|x[7]                                                                                       ; draw_module:U3|draw_control_module:U1|y[1]                                                              ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.558      ;
; -2.628 ; draw_module:U3|draw_control_module:U1|x[0]                                                                                       ; draw_module:U3|draw_control_module:U1|i[3]                                                              ; CLK          ; CLK         ; 1.000        ; -0.080     ; 3.549      ;
; -2.626 ; draw_module:U3|draw_control_module:U1|x[0]                                                                                       ; draw_module:U3|draw_control_module:U1|i[4]                                                              ; CLK          ; CLK         ; 1.000        ; -0.080     ; 3.547      ;
; -2.621 ; draw_module:U3|draw_control_module:U1|i[0]                                                                                       ; draw_module:U3|draw_control_module:U1|rData[3]                                                          ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.543      ;
; -2.621 ; draw_module:U3|draw_control_module:U1|i[0]                                                                                       ; draw_module:U3|draw_control_module:U1|rData[2]                                                          ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.543      ;
; -2.621 ; draw_module:U3|draw_control_module:U1|i[0]                                                                                       ; draw_module:U3|draw_control_module:U1|rData[1]                                                          ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.543      ;
; -2.621 ; draw_module:U3|draw_control_module:U1|i[0]                                                                                       ; draw_module:U3|draw_control_module:U1|rData[0]                                                          ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.543      ;
; -2.621 ; draw_module:U3|draw_control_module:U1|i[0]                                                                                       ; draw_module:U3|draw_control_module:U1|rData[7]                                                          ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.543      ;
; -2.621 ; draw_module:U3|draw_control_module:U1|i[0]                                                                                       ; draw_module:U3|draw_control_module:U1|rData[5]                                                          ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.543      ;
; -2.620 ; draw_module:U3|draw_control_module:U1|x[5]                                                                                       ; draw_module:U3|draw_control_module:U1|i[3]                                                              ; CLK          ; CLK         ; 1.000        ; -0.080     ; 3.541      ;
; -2.620 ; draw_module:U3|draw_control_module:U1|x[4]                                                                                       ; draw_module:U3|draw_control_module:U1|i[3]                                                              ; CLK          ; CLK         ; 1.000        ; -0.080     ; 3.541      ;
; -2.617 ; draw_module:U3|draw_control_module:U1|x[5]                                                                                       ; draw_module:U3|draw_control_module:U1|i[4]                                                              ; CLK          ; CLK         ; 1.000        ; -0.080     ; 3.538      ;
; -2.617 ; draw_module:U3|draw_control_module:U1|x[4]                                                                                       ; draw_module:U3|draw_control_module:U1|i[4]                                                              ; CLK          ; CLK         ; 1.000        ; -0.080     ; 3.538      ;
; -2.610 ; draw_module:U3|draw_control_module:U1|x[3]                                                                                       ; draw_module:U3|draw_control_module:U1|rData[8]                                                          ; CLK          ; CLK         ; 1.000        ; -0.080     ; 3.531      ;
; -2.602 ; draw_module:U3|pika_rom_module:U2|altsyncram:altsyncram_component|altsyncram_4jc1:auto_generated|ram_block1a0~porta_address_reg0 ; draw_module:U3|pika_rom_module:U2|altsyncram:altsyncram_component|altsyncram_4jc1:auto_generated|q_a[7] ; CLK          ; CLK         ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; draw_module:U3|pika_rom_module:U2|altsyncram:altsyncram_component|altsyncram_4jc1:auto_generated|ram_block1a0~porta_address_reg0 ; draw_module:U3|pika_rom_module:U2|altsyncram:altsyncram_component|altsyncram_4jc1:auto_generated|q_a[6] ; CLK          ; CLK         ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; draw_module:U3|pika_rom_module:U2|altsyncram:altsyncram_component|altsyncram_4jc1:auto_generated|ram_block1a0~porta_address_reg0 ; draw_module:U3|pika_rom_module:U2|altsyncram:altsyncram_component|altsyncram_4jc1:auto_generated|q_a[5] ; CLK          ; CLK         ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; draw_module:U3|pika_rom_module:U2|altsyncram:altsyncram_component|altsyncram_4jc1:auto_generated|ram_block1a0~porta_address_reg0 ; draw_module:U3|pika_rom_module:U2|altsyncram:altsyncram_component|altsyncram_4jc1:auto_generated|q_a[4] ; CLK          ; CLK         ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; draw_module:U3|pika_rom_module:U2|altsyncram:altsyncram_component|altsyncram_4jc1:auto_generated|ram_block1a0~porta_address_reg0 ; draw_module:U3|pika_rom_module:U2|altsyncram:altsyncram_component|altsyncram_4jc1:auto_generated|q_a[3] ; CLK          ; CLK         ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; draw_module:U3|pika_rom_module:U2|altsyncram:altsyncram_component|altsyncram_4jc1:auto_generated|ram_block1a0~porta_address_reg0 ; draw_module:U3|pika_rom_module:U2|altsyncram:altsyncram_component|altsyncram_4jc1:auto_generated|q_a[2] ; CLK          ; CLK         ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; draw_module:U3|pika_rom_module:U2|altsyncram:altsyncram_component|altsyncram_4jc1:auto_generated|ram_block1a0~porta_address_reg0 ; draw_module:U3|pika_rom_module:U2|altsyncram:altsyncram_component|altsyncram_4jc1:auto_generated|q_a[1] ; CLK          ; CLK         ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; draw_module:U3|pika_rom_module:U2|altsyncram:altsyncram_component|altsyncram_4jc1:auto_generated|ram_block1a0~porta_address_reg0 ; draw_module:U3|pika_rom_module:U2|altsyncram:altsyncram_component|altsyncram_4jc1:auto_generated|q_a[0] ; CLK          ; CLK         ; 1.000        ; -0.090     ; 3.428      ;
; -2.599 ; draw_module:U3|draw_control_module:U1|x[0]                                                                                       ; draw_module:U3|draw_control_module:U1|rData[8]                                                          ; CLK          ; CLK         ; 1.000        ; -0.080     ; 3.520      ;
; -2.561 ; draw_module:U3|draw_control_module:U1|x[7]                                                                                       ; draw_module:U3|draw_control_module:U1|i[1]                                                              ; CLK          ; CLK         ; 1.000        ; -0.080     ; 3.482      ;
; -2.560 ; draw_module:U3|draw_control_module:U1|i[0]                                                                                       ; draw_module:U3|draw_control_module:U1|y[3]                                                              ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.482      ;
; -2.560 ; draw_module:U3|draw_control_module:U1|i[0]                                                                                       ; draw_module:U3|draw_control_module:U1|y[2]                                                              ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.482      ;
; -2.560 ; draw_module:U3|draw_control_module:U1|i[0]                                                                                       ; draw_module:U3|draw_control_module:U1|y[1]                                                              ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.482      ;
; -2.547 ; draw_module:U3|draw_control_module:U1|i[1]                                                                                       ; draw_module:U3|draw_control_module:U1|y[0]                                                              ; CLK          ; CLK         ; 1.000        ; -0.080     ; 3.468      ;
; -2.543 ; draw_module:U3|draw_control_module:U1|x[6]                                                                                       ; draw_module:U3|draw_control_module:U1|y[3]                                                              ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.465      ;
; -2.543 ; draw_module:U3|draw_control_module:U1|x[6]                                                                                       ; draw_module:U3|draw_control_module:U1|y[2]                                                              ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.465      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.436 ; draw_module:U3|draw_control_module:U1|rData[9]          ; draw_module:U3|draw_control_module:U1|rData[9]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.098      ; 0.746      ;
; 0.454 ; draw_module:U3|spi_write_module:U3|rCLK                 ; draw_module:U3|spi_write_module:U3|rCLK                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; draw_module:U3|draw_control_module:U1|isDone            ; draw_module:U3|draw_control_module:U1|isDone                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; draw_module:U3|draw_control_module:U1|i[4]              ; draw_module:U3|draw_control_module:U1|i[4]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; draw_module:U3|draw_control_module:U1|i[0]              ; draw_module:U3|draw_control_module:U1|i[0]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; draw_module:U3|draw_control_module:U1|i[3]              ; draw_module:U3|draw_control_module:U1|i[3]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; draw_module:U3|draw_control_module:U1|i[2]              ; draw_module:U3|draw_control_module:U1|i[2]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; draw_module:U3|draw_control_module:U1|isSPI_Start       ; draw_module:U3|draw_control_module:U1|isSPI_Start                                                                                ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; draw_module:U3|spi_write_module:U3|isDone               ; draw_module:U3|spi_write_module:U3|isDone                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; initial_module:U2|initial_control_module:U1|rData[8]    ; initial_module:U2|initial_control_module:U1|rData[8]                                                                             ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; initial_module:U2|spi_write_module:U2|rCLK              ; initial_module:U2|spi_write_module:U2|rCLK                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; draw_module:U3|spi_write_module:U3|rDO                  ; draw_module:U3|spi_write_module:U3|rDO                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; initial_module:U2|spi_write_module:U2|rDO               ; initial_module:U2|spi_write_module:U2|rDO                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; initial_module:U2|initial_control_module:U1|rData[6]    ; initial_module:U2|initial_control_module:U1|rData[6]                                                                             ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; initial_module:U2|initial_control_module:U1|rData[5]    ; initial_module:U2|initial_control_module:U1|rData[5]                                                                             ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; initial_module:U2|initial_control_module:U1|rData[1]    ; initial_module:U2|initial_control_module:U1|rData[1]                                                                             ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; initial_module:U2|initial_control_module:U1|rData[0]    ; initial_module:U2|initial_control_module:U1|rData[0]                                                                             ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; initial_module:U2|initial_control_module:U1|rData[3]    ; initial_module:U2|initial_control_module:U1|rData[3]                                                                             ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; initial_module:U2|initial_control_module:U1|rData[2]    ; initial_module:U2|initial_control_module:U1|rData[2]                                                                             ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; draw_module:U3|draw_control_module:U1|y[3]              ; draw_module:U3|draw_control_module:U1|y[3]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; draw_module:U3|draw_control_module:U1|rData[6]          ; draw_module:U3|draw_control_module:U1|rData[6]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; draw_module:U3|draw_control_module:U1|y[2]              ; draw_module:U3|draw_control_module:U1|y[2]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; draw_module:U3|draw_control_module:U1|y[1]              ; draw_module:U3|draw_control_module:U1|y[1]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; initial_module:U2|initial_control_module:U1|rData[7]    ; initial_module:U2|initial_control_module:U1|rData[7]                                                                             ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; initial_module:U2|spi_write_module:U2|i[0]              ; initial_module:U2|spi_write_module:U2|i[0]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; initial_module:U2|initial_control_module:U1|isSPI_Start ; initial_module:U2|initial_control_module:U1|isSPI_Start                                                                          ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; initial_module:U2|spi_write_module:U2|isDone            ; initial_module:U2|spi_write_module:U2|isDone                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; lcd_control_module:U1|isInit                            ; lcd_control_module:U1|isInit                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; initial_module:U2|initial_control_module:U1|isDone      ; initial_module:U2|initial_control_module:U1|isDone                                                                               ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; initial_module:U2|initial_control_module:U1|i[0]        ; initial_module:U2|initial_control_module:U1|i[0]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; initial_module:U2|initial_control_module:U1|i[1]        ; initial_module:U2|initial_control_module:U1|i[1]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; initial_module:U2|initial_control_module:U1|i[2]        ; initial_module:U2|initial_control_module:U1|i[2]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; lcd_control_module:U1|i[1]                              ; lcd_control_module:U1|i[1]                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; lcd_control_module:U1|i[0]                              ; lcd_control_module:U1|i[0]                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; lcd_control_module:U1|isDraw                            ; lcd_control_module:U1|isDraw                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; draw_module:U3|spi_write_module:U3|i[0]                 ; draw_module:U3|spi_write_module:U3|i[0]                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.746      ;
; 0.466 ; draw_module:U3|draw_control_module:U1|y[0]              ; draw_module:U3|draw_control_module:U1|y[0]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; draw_module:U3|draw_control_module:U1|i[5]              ; draw_module:U3|draw_control_module:U1|i[5]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.758      ;
; 0.467 ; initial_module:U2|spi_write_module:U2|i[4]              ; initial_module:U2|spi_write_module:U2|i[4]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.758      ;
; 0.467 ; draw_module:U3|spi_write_module:U3|i[4]                 ; draw_module:U3|spi_write_module:U3|i[4]                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.758      ;
; 0.502 ; lcd_control_module:U1|i[1]                              ; lcd_control_module:U1|isInit                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.793      ;
; 0.503 ; lcd_control_module:U1|i[1]                              ; lcd_control_module:U1|isDraw                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.794      ;
; 0.516 ; initial_module:U2|spi_write_module:U2|Count1[4]         ; initial_module:U2|spi_write_module:U2|Count1[4]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.807      ;
; 0.519 ; initial_module:U2|initial_control_module:U1|isDone      ; lcd_control_module:U1|i[0]                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.810      ;
; 0.583 ; initial_module:U2|initial_control_module:U1|i[3]        ; initial_module:U2|initial_control_module:U1|i[1]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.874      ;
; 0.603 ; initial_module:U2|initial_control_module:U1|i[2]        ; initial_module:U2|initial_control_module:U1|i[3]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.894      ;
; 0.647 ; draw_module:U3|draw_control_module:U1|y[3]              ; draw_module:U3|draw_control_module:U1|rData[3]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.938      ;
; 0.718 ; draw_module:U3|draw_control_module:U1|x[3]              ; draw_module:U3|pika_rom_module:U2|altsyncram:altsyncram_component|altsyncram_4jc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.465      ; 1.437      ;
; 0.720 ; draw_module:U3|draw_control_module:U1|x[4]              ; draw_module:U3|pika_rom_module:U2|altsyncram:altsyncram_component|altsyncram_4jc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.465      ; 1.439      ;
; 0.734 ; draw_module:U3|draw_control_module:U1|x[5]              ; draw_module:U3|pika_rom_module:U2|altsyncram:altsyncram_component|altsyncram_4jc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.465      ; 1.453      ;
; 0.744 ; draw_module:U3|draw_control_module:U1|x[6]              ; draw_module:U3|pika_rom_module:U2|altsyncram:altsyncram_component|altsyncram_4jc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.465      ; 1.463      ;
; 0.746 ; draw_module:U3|spi_write_module:U3|Count1[3]            ; draw_module:U3|spi_write_module:U3|Count1[3]                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.038      ;
; 0.747 ; initial_module:U2|spi_write_module:U2|Count1[3]         ; initial_module:U2|spi_write_module:U2|Count1[3]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; draw_module:U3|spi_write_module:U3|Count1[2]            ; draw_module:U3|spi_write_module:U3|Count1[2]                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; draw_module:U3|spi_write_module:U3|Count1[1]            ; draw_module:U3|spi_write_module:U3|Count1[1]                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.039      ;
; 0.749 ; initial_module:U2|spi_write_module:U2|Count1[1]         ; initial_module:U2|spi_write_module:U2|Count1[1]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.040      ;
; 0.750 ; draw_module:U3|draw_control_module:U1|x[1]              ; draw_module:U3|pika_rom_module:U2|altsyncram:altsyncram_component|altsyncram_4jc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.465      ; 1.469      ;
; 0.751 ; initial_module:U2|spi_write_module:U2|Count1[2]         ; initial_module:U2|spi_write_module:U2|Count1[2]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.042      ;
; 0.755 ; draw_module:U3|draw_control_module:U1|x[2]              ; draw_module:U3|pika_rom_module:U2|altsyncram:altsyncram_component|altsyncram_4jc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.465      ; 1.474      ;
; 0.759 ; draw_module:U3|draw_control_module:U1|x[0]              ; draw_module:U3|pika_rom_module:U2|altsyncram:altsyncram_component|altsyncram_4jc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.465      ; 1.478      ;
; 0.759 ; lcd_control_module:U1|i[0]                              ; lcd_control_module:U1|i[1]                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.050      ;
; 0.760 ; draw_module:U3|draw_control_module:U1|y[2]              ; draw_module:U3|draw_control_module:U1|y[3]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.051      ;
; 0.762 ; lcd_control_module:U1|i[1]                              ; lcd_control_module:U1|i[0]                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.053      ;
; 0.763 ; initial_module:U2|spi_write_module:U2|i[3]              ; initial_module:U2|spi_write_module:U2|i[3]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.054      ;
; 0.771 ; draw_module:U3|draw_control_module:U1|x[1]              ; draw_module:U3|draw_control_module:U1|x[1]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.063      ;
; 0.771 ; draw_module:U3|draw_control_module:U1|x[3]              ; draw_module:U3|draw_control_module:U1|x[3]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.063      ;
; 0.771 ; draw_module:U3|draw_control_module:U1|x[5]              ; draw_module:U3|draw_control_module:U1|x[5]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.063      ;
; 0.772 ; draw_module:U3|draw_control_module:U1|i[0]              ; draw_module:U3|draw_control_module:U1|rData[9]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.535      ; 1.519      ;
; 0.773 ; draw_module:U3|draw_control_module:U1|x[2]              ; draw_module:U3|draw_control_module:U1|x[2]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.065      ;
; 0.773 ; draw_module:U3|draw_control_module:U1|y[1]              ; draw_module:U3|draw_control_module:U1|y[3]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.064      ;
; 0.774 ; draw_module:U3|draw_control_module:U1|x[6]              ; draw_module:U3|draw_control_module:U1|x[6]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.066      ;
; 0.774 ; draw_module:U3|draw_control_module:U1|x[4]              ; draw_module:U3|draw_control_module:U1|x[4]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.066      ;
; 0.774 ; draw_module:U3|spi_write_module:U3|i[3]                 ; draw_module:U3|spi_write_module:U3|i[3]                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.065      ;
; 0.774 ; draw_module:U3|spi_write_module:U3|Count1[4]            ; draw_module:U3|spi_write_module:U3|Count1[4]                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.066      ;
; 0.775 ; draw_module:U3|draw_control_module:U1|y[1]              ; draw_module:U3|draw_control_module:U1|y[2]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.066      ;
; 0.776 ; draw_module:U3|spi_write_module:U3|i[2]                 ; draw_module:U3|spi_write_module:U3|i[2]                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.067      ;
; 0.776 ; initial_module:U2|spi_write_module:U2|i[4]              ; initial_module:U2|spi_write_module:U2|isDone                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.068      ;
; 0.777 ; draw_module:U3|draw_control_module:U1|i[5]              ; draw_module:U3|draw_control_module:U1|y[0]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.069      ;
; 0.778 ; initial_module:U2|spi_write_module:U2|i[1]              ; initial_module:U2|spi_write_module:U2|i[1]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.069      ;
; 0.781 ; draw_module:U3|spi_write_module:U3|i[1]                 ; draw_module:U3|spi_write_module:U3|i[1]                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.072      ;
; 0.783 ; draw_module:U3|draw_control_module:U1|x[7]              ; draw_module:U3|draw_control_module:U1|x[7]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.075      ;
; 0.785 ; draw_module:U3|draw_control_module:U1|y[0]              ; draw_module:U3|draw_control_module:U1|y[2]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.077      ;
; 0.789 ; initial_module:U2|spi_write_module:U2|i[2]              ; initial_module:U2|spi_write_module:U2|i[2]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.080      ;
; 0.789 ; draw_module:U3|draw_control_module:U1|y[0]              ; draw_module:U3|draw_control_module:U1|y[1]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.081      ;
; 0.790 ; draw_module:U3|draw_control_module:U1|x[0]              ; draw_module:U3|draw_control_module:U1|x[0]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.082      ;
; 0.790 ; draw_module:U3|draw_control_module:U1|y[0]              ; draw_module:U3|draw_control_module:U1|y[3]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.082      ;
; 0.805 ; lcd_control_module:U1|isDraw                            ; draw_module:U3|draw_control_module:U1|rData[4]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.530      ; 1.547      ;
; 0.806 ; draw_module:U3|draw_control_module:U1|y[2]              ; draw_module:U3|draw_control_module:U1|rData[2]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.097      ;
; 0.808 ; lcd_control_module:U1|i[0]                              ; lcd_control_module:U1|isInit                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.099      ;
; 0.811 ; initial_module:U2|spi_write_module:U2|i[0]              ; initial_module:U2|spi_write_module:U2|isDone                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.102      ;
; 0.824 ; draw_module:U3|draw_control_module:U1|y[1]              ; draw_module:U3|draw_control_module:U1|rData[1]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.115      ;
; 0.837 ; initial_module:U2|initial_control_module:U1|isDone      ; lcd_control_module:U1|isInit                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.128      ;
; 0.839 ; initial_module:U2|initial_control_module:U1|i[2]        ; initial_module:U2|initial_control_module:U1|i[0]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.130      ;
; 0.840 ; draw_module:U3|draw_control_module:U1|i[0]              ; draw_module:U3|draw_control_module:U1|isDone                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.132      ;
; 0.842 ; lcd_control_module:U1|i[0]                              ; lcd_control_module:U1|isDraw                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.133      ;
; 0.848 ; draw_module:U3|spi_write_module:U3|i[4]                 ; draw_module:U3|spi_write_module:U3|i[0]                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.139      ;
; 0.940 ; initial_module:U2|initial_control_module:U1|i[1]        ; initial_module:U2|initial_control_module:U1|i[2]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.231      ;
; 0.963 ; draw_module:U3|draw_control_module:U1|isDone            ; lcd_control_module:U1|i[1]                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.253      ;
; 0.968 ; initial_module:U2|spi_write_module:U2|Count1[0]         ; initial_module:U2|spi_write_module:U2|Count1[0]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.259      ;
; 0.968 ; draw_module:U3|spi_write_module:U3|Count1[0]            ; draw_module:U3|spi_write_module:U3|Count1[0]                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.260      ;
+-------+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                           ;
+------------+-----------------+------------+------------------------------------------------+
; 267.67 MHz ; 238.04 MHz      ; CLK        ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -2.736 ; -152.554          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.386 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.201 ; -141.847                        ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                          ;
+--------+--------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.736 ; draw_module:U3|draw_control_module:U1|x[3] ; draw_module:U3|draw_control_module:U1|y[3]     ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.667      ;
; -2.736 ; draw_module:U3|draw_control_module:U1|x[3] ; draw_module:U3|draw_control_module:U1|y[2]     ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.667      ;
; -2.736 ; draw_module:U3|draw_control_module:U1|x[3] ; draw_module:U3|draw_control_module:U1|y[1]     ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.667      ;
; -2.727 ; draw_module:U3|draw_control_module:U1|x[0] ; draw_module:U3|draw_control_module:U1|y[3]     ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.658      ;
; -2.727 ; draw_module:U3|draw_control_module:U1|x[0] ; draw_module:U3|draw_control_module:U1|y[2]     ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.658      ;
; -2.727 ; draw_module:U3|draw_control_module:U1|x[0] ; draw_module:U3|draw_control_module:U1|y[1]     ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.658      ;
; -2.635 ; draw_module:U3|draw_control_module:U1|i[1] ; draw_module:U3|draw_control_module:U1|rData[3] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.567      ;
; -2.635 ; draw_module:U3|draw_control_module:U1|i[1] ; draw_module:U3|draw_control_module:U1|rData[2] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.567      ;
; -2.635 ; draw_module:U3|draw_control_module:U1|i[1] ; draw_module:U3|draw_control_module:U1|rData[1] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.567      ;
; -2.635 ; draw_module:U3|draw_control_module:U1|i[1] ; draw_module:U3|draw_control_module:U1|rData[0] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.567      ;
; -2.635 ; draw_module:U3|draw_control_module:U1|i[1] ; draw_module:U3|draw_control_module:U1|rData[7] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.567      ;
; -2.635 ; draw_module:U3|draw_control_module:U1|i[1] ; draw_module:U3|draw_control_module:U1|rData[5] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.567      ;
; -2.618 ; draw_module:U3|draw_control_module:U1|i[2] ; draw_module:U3|draw_control_module:U1|rData[3] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.550      ;
; -2.618 ; draw_module:U3|draw_control_module:U1|i[2] ; draw_module:U3|draw_control_module:U1|rData[2] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.550      ;
; -2.618 ; draw_module:U3|draw_control_module:U1|i[2] ; draw_module:U3|draw_control_module:U1|rData[1] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.550      ;
; -2.618 ; draw_module:U3|draw_control_module:U1|i[2] ; draw_module:U3|draw_control_module:U1|rData[0] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.550      ;
; -2.618 ; draw_module:U3|draw_control_module:U1|i[2] ; draw_module:U3|draw_control_module:U1|rData[7] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.550      ;
; -2.618 ; draw_module:U3|draw_control_module:U1|i[2] ; draw_module:U3|draw_control_module:U1|rData[5] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.550      ;
; -2.585 ; draw_module:U3|draw_control_module:U1|x[5] ; draw_module:U3|draw_control_module:U1|y[3]     ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.516      ;
; -2.585 ; draw_module:U3|draw_control_module:U1|x[5] ; draw_module:U3|draw_control_module:U1|y[2]     ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.516      ;
; -2.585 ; draw_module:U3|draw_control_module:U1|x[5] ; draw_module:U3|draw_control_module:U1|y[1]     ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.516      ;
; -2.577 ; draw_module:U3|draw_control_module:U1|x[4] ; draw_module:U3|draw_control_module:U1|y[3]     ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.508      ;
; -2.577 ; draw_module:U3|draw_control_module:U1|x[4] ; draw_module:U3|draw_control_module:U1|y[2]     ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.508      ;
; -2.577 ; draw_module:U3|draw_control_module:U1|x[4] ; draw_module:U3|draw_control_module:U1|y[1]     ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.508      ;
; -2.569 ; draw_module:U3|draw_control_module:U1|x[2] ; draw_module:U3|draw_control_module:U1|y[3]     ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.500      ;
; -2.569 ; draw_module:U3|draw_control_module:U1|x[2] ; draw_module:U3|draw_control_module:U1|y[2]     ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.500      ;
; -2.569 ; draw_module:U3|draw_control_module:U1|x[2] ; draw_module:U3|draw_control_module:U1|y[1]     ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.500      ;
; -2.544 ; draw_module:U3|draw_control_module:U1|x[3] ; draw_module:U3|draw_control_module:U1|y[0]     ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.475      ;
; -2.535 ; draw_module:U3|draw_control_module:U1|x[0] ; draw_module:U3|draw_control_module:U1|y[0]     ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.466      ;
; -2.517 ; lcd_control_module:U1|isDraw               ; draw_module:U3|draw_control_module:U1|rData[3] ; CLK          ; CLK         ; 1.000        ; -0.069     ; 3.450      ;
; -2.517 ; lcd_control_module:U1|isDraw               ; draw_module:U3|draw_control_module:U1|rData[2] ; CLK          ; CLK         ; 1.000        ; -0.069     ; 3.450      ;
; -2.517 ; lcd_control_module:U1|isDraw               ; draw_module:U3|draw_control_module:U1|rData[1] ; CLK          ; CLK         ; 1.000        ; -0.069     ; 3.450      ;
; -2.517 ; lcd_control_module:U1|isDraw               ; draw_module:U3|draw_control_module:U1|rData[0] ; CLK          ; CLK         ; 1.000        ; -0.069     ; 3.450      ;
; -2.517 ; lcd_control_module:U1|isDraw               ; draw_module:U3|draw_control_module:U1|rData[7] ; CLK          ; CLK         ; 1.000        ; -0.069     ; 3.450      ;
; -2.517 ; lcd_control_module:U1|isDraw               ; draw_module:U3|draw_control_module:U1|rData[5] ; CLK          ; CLK         ; 1.000        ; -0.069     ; 3.450      ;
; -2.488 ; draw_module:U3|draw_control_module:U1|i[1] ; draw_module:U3|draw_control_module:U1|y[3]     ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.420      ;
; -2.488 ; draw_module:U3|draw_control_module:U1|i[1] ; draw_module:U3|draw_control_module:U1|y[2]     ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.420      ;
; -2.488 ; draw_module:U3|draw_control_module:U1|i[1] ; draw_module:U3|draw_control_module:U1|y[1]     ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.420      ;
; -2.484 ; draw_module:U3|draw_control_module:U1|x[5] ; draw_module:U3|draw_control_module:U1|i[1]     ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.414      ;
; -2.476 ; draw_module:U3|draw_control_module:U1|x[4] ; draw_module:U3|draw_control_module:U1|i[1]     ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.406      ;
; -2.471 ; draw_module:U3|draw_control_module:U1|i[2] ; draw_module:U3|draw_control_module:U1|y[3]     ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.403      ;
; -2.471 ; draw_module:U3|draw_control_module:U1|i[2] ; draw_module:U3|draw_control_module:U1|y[2]     ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.403      ;
; -2.471 ; draw_module:U3|draw_control_module:U1|i[2] ; draw_module:U3|draw_control_module:U1|y[1]     ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.403      ;
; -2.450 ; draw_module:U3|draw_control_module:U1|i[3] ; draw_module:U3|draw_control_module:U1|rData[3] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.382      ;
; -2.450 ; draw_module:U3|draw_control_module:U1|i[3] ; draw_module:U3|draw_control_module:U1|rData[2] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.382      ;
; -2.450 ; draw_module:U3|draw_control_module:U1|i[3] ; draw_module:U3|draw_control_module:U1|rData[1] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.382      ;
; -2.450 ; draw_module:U3|draw_control_module:U1|i[3] ; draw_module:U3|draw_control_module:U1|rData[0] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.382      ;
; -2.450 ; draw_module:U3|draw_control_module:U1|i[3] ; draw_module:U3|draw_control_module:U1|rData[7] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.382      ;
; -2.450 ; draw_module:U3|draw_control_module:U1|i[3] ; draw_module:U3|draw_control_module:U1|rData[5] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.382      ;
; -2.401 ; draw_module:U3|draw_control_module:U1|x[1] ; draw_module:U3|draw_control_module:U1|y[3]     ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.332      ;
; -2.401 ; draw_module:U3|draw_control_module:U1|x[1] ; draw_module:U3|draw_control_module:U1|y[2]     ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.332      ;
; -2.401 ; draw_module:U3|draw_control_module:U1|x[1] ; draw_module:U3|draw_control_module:U1|y[1]     ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.332      ;
; -2.400 ; draw_module:U3|draw_control_module:U1|i[5] ; draw_module:U3|draw_control_module:U1|rData[3] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.332      ;
; -2.400 ; draw_module:U3|draw_control_module:U1|i[5] ; draw_module:U3|draw_control_module:U1|rData[2] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.332      ;
; -2.400 ; draw_module:U3|draw_control_module:U1|i[5] ; draw_module:U3|draw_control_module:U1|rData[1] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.332      ;
; -2.400 ; draw_module:U3|draw_control_module:U1|i[5] ; draw_module:U3|draw_control_module:U1|rData[0] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.332      ;
; -2.400 ; draw_module:U3|draw_control_module:U1|i[5] ; draw_module:U3|draw_control_module:U1|rData[7] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.332      ;
; -2.400 ; draw_module:U3|draw_control_module:U1|i[5] ; draw_module:U3|draw_control_module:U1|rData[5] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.332      ;
; -2.397 ; draw_module:U3|draw_control_module:U1|x[3] ; draw_module:U3|draw_control_module:U1|i[1]     ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.327      ;
; -2.393 ; draw_module:U3|draw_control_module:U1|x[5] ; draw_module:U3|draw_control_module:U1|y[0]     ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.324      ;
; -2.392 ; draw_module:U3|draw_control_module:U1|x[7] ; draw_module:U3|draw_control_module:U1|y[3]     ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.323      ;
; -2.392 ; draw_module:U3|draw_control_module:U1|x[7] ; draw_module:U3|draw_control_module:U1|y[2]     ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.323      ;
; -2.392 ; draw_module:U3|draw_control_module:U1|x[7] ; draw_module:U3|draw_control_module:U1|y[1]     ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.323      ;
; -2.388 ; draw_module:U3|draw_control_module:U1|x[0] ; draw_module:U3|draw_control_module:U1|i[1]     ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.318      ;
; -2.385 ; draw_module:U3|draw_control_module:U1|x[4] ; draw_module:U3|draw_control_module:U1|y[0]     ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.316      ;
; -2.383 ; draw_module:U3|draw_control_module:U1|x[5] ; draw_module:U3|draw_control_module:U1|i[3]     ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.313      ;
; -2.383 ; draw_module:U3|draw_control_module:U1|x[4] ; draw_module:U3|draw_control_module:U1|i[3]     ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.313      ;
; -2.380 ; draw_module:U3|draw_control_module:U1|x[5] ; draw_module:U3|draw_control_module:U1|i[4]     ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.310      ;
; -2.380 ; draw_module:U3|draw_control_module:U1|x[4] ; draw_module:U3|draw_control_module:U1|i[4]     ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.310      ;
; -2.377 ; draw_module:U3|draw_control_module:U1|i[0] ; draw_module:U3|draw_control_module:U1|rData[3] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.309      ;
; -2.377 ; draw_module:U3|draw_control_module:U1|i[0] ; draw_module:U3|draw_control_module:U1|rData[2] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.309      ;
; -2.377 ; draw_module:U3|draw_control_module:U1|i[0] ; draw_module:U3|draw_control_module:U1|rData[1] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.309      ;
; -2.377 ; draw_module:U3|draw_control_module:U1|i[0] ; draw_module:U3|draw_control_module:U1|rData[0] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.309      ;
; -2.377 ; draw_module:U3|draw_control_module:U1|i[0] ; draw_module:U3|draw_control_module:U1|rData[7] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.309      ;
; -2.377 ; draw_module:U3|draw_control_module:U1|i[0] ; draw_module:U3|draw_control_module:U1|rData[5] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.309      ;
; -2.377 ; draw_module:U3|draw_control_module:U1|x[2] ; draw_module:U3|draw_control_module:U1|y[0]     ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.308      ;
; -2.361 ; draw_module:U3|draw_control_module:U1|i[0] ; draw_module:U3|draw_control_module:U1|y[3]     ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.293      ;
; -2.361 ; draw_module:U3|draw_control_module:U1|i[0] ; draw_module:U3|draw_control_module:U1|y[2]     ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.293      ;
; -2.361 ; draw_module:U3|draw_control_module:U1|i[0] ; draw_module:U3|draw_control_module:U1|y[1]     ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.293      ;
; -2.353 ; draw_module:U3|draw_control_module:U1|i[5] ; draw_module:U3|draw_control_module:U1|y[3]     ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.285      ;
; -2.353 ; draw_module:U3|draw_control_module:U1|i[5] ; draw_module:U3|draw_control_module:U1|y[2]     ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.285      ;
; -2.353 ; draw_module:U3|draw_control_module:U1|i[5] ; draw_module:U3|draw_control_module:U1|y[1]     ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.285      ;
; -2.324 ; draw_module:U3|draw_control_module:U1|i[4] ; draw_module:U3|draw_control_module:U1|rData[3] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.256      ;
; -2.324 ; draw_module:U3|draw_control_module:U1|i[4] ; draw_module:U3|draw_control_module:U1|rData[2] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.256      ;
; -2.324 ; draw_module:U3|draw_control_module:U1|i[4] ; draw_module:U3|draw_control_module:U1|rData[1] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.256      ;
; -2.324 ; draw_module:U3|draw_control_module:U1|i[4] ; draw_module:U3|draw_control_module:U1|rData[0] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.256      ;
; -2.324 ; draw_module:U3|draw_control_module:U1|i[4] ; draw_module:U3|draw_control_module:U1|rData[7] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.256      ;
; -2.324 ; draw_module:U3|draw_control_module:U1|i[4] ; draw_module:U3|draw_control_module:U1|rData[5] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.256      ;
; -2.320 ; draw_module:U3|draw_control_module:U1|x[3] ; draw_module:U3|draw_control_module:U1|rData[8] ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.250      ;
; -2.311 ; draw_module:U3|draw_control_module:U1|x[0] ; draw_module:U3|draw_control_module:U1|rData[8] ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.241      ;
; -2.308 ; draw_module:U3|draw_control_module:U1|x[5] ; draw_module:U3|draw_control_module:U1|rData[3] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.239      ;
; -2.308 ; draw_module:U3|draw_control_module:U1|x[5] ; draw_module:U3|draw_control_module:U1|rData[2] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.239      ;
; -2.308 ; draw_module:U3|draw_control_module:U1|x[5] ; draw_module:U3|draw_control_module:U1|rData[1] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.239      ;
; -2.308 ; draw_module:U3|draw_control_module:U1|x[5] ; draw_module:U3|draw_control_module:U1|rData[0] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.239      ;
; -2.308 ; draw_module:U3|draw_control_module:U1|x[5] ; draw_module:U3|draw_control_module:U1|rData[7] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.239      ;
; -2.308 ; draw_module:U3|draw_control_module:U1|x[5] ; draw_module:U3|draw_control_module:U1|rData[5] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.239      ;
; -2.308 ; draw_module:U3|draw_control_module:U1|x[4] ; draw_module:U3|draw_control_module:U1|rData[3] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.239      ;
; -2.308 ; draw_module:U3|draw_control_module:U1|x[4] ; draw_module:U3|draw_control_module:U1|rData[2] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.239      ;
; -2.308 ; draw_module:U3|draw_control_module:U1|x[4] ; draw_module:U3|draw_control_module:U1|rData[1] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.239      ;
; -2.308 ; draw_module:U3|draw_control_module:U1|x[4] ; draw_module:U3|draw_control_module:U1|rData[0] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.239      ;
+--------+--------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.386 ; draw_module:U3|draw_control_module:U1|rData[9]          ; draw_module:U3|draw_control_module:U1|rData[9]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.088      ; 0.669      ;
; 0.403 ; initial_module:U2|spi_write_module:U2|rCLK              ; initial_module:U2|spi_write_module:U2|rCLK                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; draw_module:U3|spi_write_module:U3|rDO                  ; draw_module:U3|spi_write_module:U3|rDO                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; draw_module:U3|draw_control_module:U1|y[3]              ; draw_module:U3|draw_control_module:U1|y[3]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; draw_module:U3|draw_control_module:U1|rData[6]          ; draw_module:U3|draw_control_module:U1|rData[6]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; draw_module:U3|draw_control_module:U1|y[2]              ; draw_module:U3|draw_control_module:U1|y[2]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; draw_module:U3|draw_control_module:U1|y[1]              ; draw_module:U3|draw_control_module:U1|y[1]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; initial_module:U2|initial_control_module:U1|isSPI_Start ; initial_module:U2|initial_control_module:U1|isSPI_Start                                                                          ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_control_module:U1|isInit                            ; lcd_control_module:U1|isInit                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; initial_module:U2|initial_control_module:U1|isDone      ; initial_module:U2|initial_control_module:U1|isDone                                                                               ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; initial_module:U2|initial_control_module:U1|i[0]        ; initial_module:U2|initial_control_module:U1|i[0]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; initial_module:U2|initial_control_module:U1|i[1]        ; initial_module:U2|initial_control_module:U1|i[1]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; initial_module:U2|initial_control_module:U1|i[2]        ; initial_module:U2|initial_control_module:U1|i[2]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_control_module:U1|i[1]                              ; lcd_control_module:U1|i[1]                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_control_module:U1|i[0]                              ; lcd_control_module:U1|i[0]                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_control_module:U1|isDraw                            ; lcd_control_module:U1|isDraw                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; draw_module:U3|draw_control_module:U1|isDone            ; draw_module:U3|draw_control_module:U1|isDone                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; draw_module:U3|draw_control_module:U1|i[4]              ; draw_module:U3|draw_control_module:U1|i[4]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; draw_module:U3|draw_control_module:U1|i[0]              ; draw_module:U3|draw_control_module:U1|i[0]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; draw_module:U3|draw_control_module:U1|i[3]              ; draw_module:U3|draw_control_module:U1|i[3]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; draw_module:U3|draw_control_module:U1|i[2]              ; draw_module:U3|draw_control_module:U1|i[2]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; draw_module:U3|spi_write_module:U3|i[0]                 ; draw_module:U3|spi_write_module:U3|i[0]                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; initial_module:U2|initial_control_module:U1|rData[8]    ; initial_module:U2|initial_control_module:U1|rData[8]                                                                             ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; draw_module:U3|spi_write_module:U3|rCLK                 ; draw_module:U3|spi_write_module:U3|rCLK                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; initial_module:U2|spi_write_module:U2|rDO               ; initial_module:U2|spi_write_module:U2|rDO                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; initial_module:U2|initial_control_module:U1|rData[6]    ; initial_module:U2|initial_control_module:U1|rData[6]                                                                             ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; initial_module:U2|initial_control_module:U1|rData[5]    ; initial_module:U2|initial_control_module:U1|rData[5]                                                                             ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; initial_module:U2|initial_control_module:U1|rData[1]    ; initial_module:U2|initial_control_module:U1|rData[1]                                                                             ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; initial_module:U2|initial_control_module:U1|rData[0]    ; initial_module:U2|initial_control_module:U1|rData[0]                                                                             ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; initial_module:U2|initial_control_module:U1|rData[3]    ; initial_module:U2|initial_control_module:U1|rData[3]                                                                             ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; initial_module:U2|initial_control_module:U1|rData[2]    ; initial_module:U2|initial_control_module:U1|rData[2]                                                                             ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; initial_module:U2|initial_control_module:U1|rData[7]    ; initial_module:U2|initial_control_module:U1|rData[7]                                                                             ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; initial_module:U2|spi_write_module:U2|i[0]              ; initial_module:U2|spi_write_module:U2|i[0]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; initial_module:U2|spi_write_module:U2|isDone            ; initial_module:U2|spi_write_module:U2|isDone                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; draw_module:U3|draw_control_module:U1|isSPI_Start       ; draw_module:U3|draw_control_module:U1|isSPI_Start                                                                                ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; draw_module:U3|spi_write_module:U3|isDone               ; draw_module:U3|spi_write_module:U3|isDone                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.669      ;
; 0.418 ; draw_module:U3|draw_control_module:U1|y[0]              ; draw_module:U3|draw_control_module:U1|y[0]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; initial_module:U2|spi_write_module:U2|i[4]              ; initial_module:U2|spi_write_module:U2|i[4]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; draw_module:U3|draw_control_module:U1|i[5]              ; draw_module:U3|draw_control_module:U1|i[5]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; draw_module:U3|spi_write_module:U3|i[4]                 ; draw_module:U3|spi_write_module:U3|i[4]                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.684      ;
; 0.465 ; lcd_control_module:U1|i[1]                              ; lcd_control_module:U1|isInit                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.731      ;
; 0.467 ; lcd_control_module:U1|i[1]                              ; lcd_control_module:U1|isDraw                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.733      ;
; 0.481 ; initial_module:U2|spi_write_module:U2|Count1[4]         ; initial_module:U2|spi_write_module:U2|Count1[4]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.747      ;
; 0.487 ; initial_module:U2|initial_control_module:U1|isDone      ; lcd_control_module:U1|i[0]                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.753      ;
; 0.539 ; initial_module:U2|initial_control_module:U1|i[3]        ; initial_module:U2|initial_control_module:U1|i[1]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.805      ;
; 0.571 ; initial_module:U2|initial_control_module:U1|i[2]        ; initial_module:U2|initial_control_module:U1|i[3]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.837      ;
; 0.602 ; draw_module:U3|draw_control_module:U1|y[3]              ; draw_module:U3|draw_control_module:U1|rData[3]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.868      ;
; 0.667 ; draw_module:U3|draw_control_module:U1|x[3]              ; draw_module:U3|pika_rom_module:U2|altsyncram:altsyncram_component|altsyncram_4jc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.408      ; 1.305      ;
; 0.671 ; draw_module:U3|draw_control_module:U1|x[4]              ; draw_module:U3|pika_rom_module:U2|altsyncram:altsyncram_component|altsyncram_4jc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.408      ; 1.309      ;
; 0.682 ; draw_module:U3|draw_control_module:U1|x[5]              ; draw_module:U3|pika_rom_module:U2|altsyncram:altsyncram_component|altsyncram_4jc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.408      ; 1.320      ;
; 0.691 ; draw_module:U3|draw_control_module:U1|x[6]              ; draw_module:U3|pika_rom_module:U2|altsyncram:altsyncram_component|altsyncram_4jc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.408      ; 1.329      ;
; 0.695 ; draw_module:U3|draw_control_module:U1|x[1]              ; draw_module:U3|pika_rom_module:U2|altsyncram:altsyncram_component|altsyncram_4jc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.408      ; 1.333      ;
; 0.695 ; initial_module:U2|spi_write_module:U2|Count1[3]         ; initial_module:U2|spi_write_module:U2|Count1[3]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.961      ;
; 0.697 ; draw_module:U3|spi_write_module:U3|Count1[3]            ; draw_module:U3|spi_write_module:U3|Count1[3]                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.962      ;
; 0.697 ; draw_module:U3|spi_write_module:U3|Count1[2]            ; draw_module:U3|spi_write_module:U3|Count1[2]                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.962      ;
; 0.697 ; draw_module:U3|spi_write_module:U3|Count1[1]            ; draw_module:U3|spi_write_module:U3|Count1[1]                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.962      ;
; 0.697 ; draw_module:U3|draw_control_module:U1|i[0]              ; draw_module:U3|draw_control_module:U1|rData[9]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.497      ; 1.389      ;
; 0.698 ; initial_module:U2|spi_write_module:U2|Count1[1]         ; initial_module:U2|spi_write_module:U2|Count1[1]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.964      ;
; 0.699 ; initial_module:U2|spi_write_module:U2|Count1[2]         ; initial_module:U2|spi_write_module:U2|Count1[2]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.965      ;
; 0.702 ; initial_module:U2|spi_write_module:U2|i[4]              ; initial_module:U2|spi_write_module:U2|isDone                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.968      ;
; 0.703 ; draw_module:U3|draw_control_module:U1|x[2]              ; draw_module:U3|pika_rom_module:U2|altsyncram:altsyncram_component|altsyncram_4jc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.408      ; 1.341      ;
; 0.705 ; draw_module:U3|draw_control_module:U1|x[0]              ; draw_module:U3|pika_rom_module:U2|altsyncram:altsyncram_component|altsyncram_4jc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.408      ; 1.343      ;
; 0.707 ; lcd_control_module:U1|i[1]                              ; lcd_control_module:U1|i[0]                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.973      ;
; 0.708 ; lcd_control_module:U1|i[0]                              ; lcd_control_module:U1|i[1]                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.974      ;
; 0.709 ; draw_module:U3|draw_control_module:U1|y[2]              ; draw_module:U3|draw_control_module:U1|y[3]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.975      ;
; 0.714 ; initial_module:U2|spi_write_module:U2|i[3]              ; initial_module:U2|spi_write_module:U2|i[3]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.979      ;
; 0.715 ; draw_module:U3|draw_control_module:U1|x[1]              ; draw_module:U3|draw_control_module:U1|x[1]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.981      ;
; 0.716 ; draw_module:U3|draw_control_module:U1|x[3]              ; draw_module:U3|draw_control_module:U1|x[3]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.982      ;
; 0.716 ; draw_module:U3|draw_control_module:U1|x[5]              ; draw_module:U3|draw_control_module:U1|x[5]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.982      ;
; 0.717 ; draw_module:U3|draw_control_module:U1|x[6]              ; draw_module:U3|draw_control_module:U1|x[6]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.983      ;
; 0.717 ; draw_module:U3|draw_control_module:U1|y[0]              ; draw_module:U3|draw_control_module:U1|y[2]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.983      ;
; 0.719 ; draw_module:U3|spi_write_module:U3|i[3]                 ; draw_module:U3|spi_write_module:U3|i[3]                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.985      ;
; 0.719 ; draw_module:U3|spi_write_module:U3|Count1[4]            ; draw_module:U3|spi_write_module:U3|Count1[4]                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.984      ;
; 0.720 ; draw_module:U3|draw_control_module:U1|x[2]              ; draw_module:U3|draw_control_module:U1|x[2]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.986      ;
; 0.720 ; draw_module:U3|spi_write_module:U3|i[2]                 ; draw_module:U3|spi_write_module:U3|i[2]                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.986      ;
; 0.721 ; draw_module:U3|draw_control_module:U1|x[4]              ; draw_module:U3|draw_control_module:U1|x[4]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.987      ;
; 0.721 ; draw_module:U3|draw_control_module:U1|y[0]              ; draw_module:U3|draw_control_module:U1|y[1]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.987      ;
; 0.722 ; draw_module:U3|draw_control_module:U1|y[0]              ; draw_module:U3|draw_control_module:U1|y[3]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.988      ;
; 0.724 ; draw_module:U3|draw_control_module:U1|y[1]              ; draw_module:U3|draw_control_module:U1|y[3]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.990      ;
; 0.726 ; draw_module:U3|draw_control_module:U1|y[1]              ; draw_module:U3|draw_control_module:U1|y[2]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.992      ;
; 0.727 ; draw_module:U3|spi_write_module:U3|i[1]                 ; draw_module:U3|spi_write_module:U3|i[1]                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.993      ;
; 0.729 ; draw_module:U3|draw_control_module:U1|x[7]              ; draw_module:U3|draw_control_module:U1|x[7]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.995      ;
; 0.730 ; initial_module:U2|spi_write_module:U2|i[1]              ; initial_module:U2|spi_write_module:U2|i[1]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.995      ;
; 0.731 ; draw_module:U3|draw_control_module:U1|i[5]              ; draw_module:U3|draw_control_module:U1|y[0]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.998      ;
; 0.738 ; draw_module:U3|draw_control_module:U1|x[0]              ; draw_module:U3|draw_control_module:U1|x[0]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.004      ;
; 0.739 ; initial_module:U2|spi_write_module:U2|i[2]              ; initial_module:U2|spi_write_module:U2|i[2]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.004      ;
; 0.751 ; lcd_control_module:U1|isDraw                            ; draw_module:U3|draw_control_module:U1|rData[4]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.491      ; 1.437      ;
; 0.751 ; draw_module:U3|draw_control_module:U1|y[2]              ; draw_module:U3|draw_control_module:U1|rData[2]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.017      ;
; 0.751 ; initial_module:U2|spi_write_module:U2|i[0]              ; initial_module:U2|spi_write_module:U2|isDone                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.016      ;
; 0.753 ; lcd_control_module:U1|i[0]                              ; lcd_control_module:U1|isInit                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.019      ;
; 0.771 ; draw_module:U3|draw_control_module:U1|y[1]              ; draw_module:U3|draw_control_module:U1|rData[1]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.037      ;
; 0.775 ; draw_module:U3|draw_control_module:U1|i[0]              ; draw_module:U3|draw_control_module:U1|isDone                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.041      ;
; 0.782 ; initial_module:U2|initial_control_module:U1|isDone      ; lcd_control_module:U1|isInit                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.048      ;
; 0.782 ; initial_module:U2|initial_control_module:U1|i[2]        ; initial_module:U2|initial_control_module:U1|i[0]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.048      ;
; 0.787 ; draw_module:U3|spi_write_module:U3|i[4]                 ; draw_module:U3|spi_write_module:U3|i[0]                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.053      ;
; 0.787 ; lcd_control_module:U1|i[0]                              ; lcd_control_module:U1|isDraw                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.053      ;
; 0.853 ; draw_module:U3|draw_control_module:U1|isDone            ; lcd_control_module:U1|i[1]                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.118      ;
; 0.856 ; initial_module:U2|initial_control_module:U1|i[1]        ; initial_module:U2|initial_control_module:U1|i[2]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.122      ;
; 0.880 ; initial_module:U2|spi_write_module:U2|Count1[0]         ; initial_module:U2|spi_write_module:U2|Count1[0]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.146      ;
; 0.886 ; draw_module:U3|spi_write_module:U3|Count1[0]            ; draw_module:U3|spi_write_module:U3|Count1[0]                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.151      ;
+-------+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -0.692 ; -25.351           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.181 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -109.122                        ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                          ;
+--------+--------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.692 ; draw_module:U3|draw_control_module:U1|x[3] ; draw_module:U3|draw_control_module:U1|y[3]     ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.645      ;
; -0.692 ; draw_module:U3|draw_control_module:U1|x[3] ; draw_module:U3|draw_control_module:U1|y[2]     ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.645      ;
; -0.692 ; draw_module:U3|draw_control_module:U1|x[3] ; draw_module:U3|draw_control_module:U1|y[1]     ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.645      ;
; -0.687 ; draw_module:U3|draw_control_module:U1|x[0] ; draw_module:U3|draw_control_module:U1|y[3]     ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.640      ;
; -0.687 ; draw_module:U3|draw_control_module:U1|x[0] ; draw_module:U3|draw_control_module:U1|y[2]     ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.640      ;
; -0.687 ; draw_module:U3|draw_control_module:U1|x[0] ; draw_module:U3|draw_control_module:U1|y[1]     ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.640      ;
; -0.627 ; draw_module:U3|draw_control_module:U1|x[3] ; draw_module:U3|draw_control_module:U1|y[0]     ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.579      ;
; -0.622 ; draw_module:U3|draw_control_module:U1|x[0] ; draw_module:U3|draw_control_module:U1|y[0]     ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.574      ;
; -0.611 ; draw_module:U3|draw_control_module:U1|x[5] ; draw_module:U3|draw_control_module:U1|y[3]     ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.564      ;
; -0.611 ; draw_module:U3|draw_control_module:U1|x[5] ; draw_module:U3|draw_control_module:U1|y[2]     ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.564      ;
; -0.611 ; draw_module:U3|draw_control_module:U1|x[5] ; draw_module:U3|draw_control_module:U1|y[1]     ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.564      ;
; -0.607 ; draw_module:U3|draw_control_module:U1|x[2] ; draw_module:U3|draw_control_module:U1|y[3]     ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.560      ;
; -0.607 ; draw_module:U3|draw_control_module:U1|x[2] ; draw_module:U3|draw_control_module:U1|y[2]     ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.560      ;
; -0.607 ; draw_module:U3|draw_control_module:U1|x[2] ; draw_module:U3|draw_control_module:U1|y[1]     ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.560      ;
; -0.605 ; draw_module:U3|draw_control_module:U1|x[4] ; draw_module:U3|draw_control_module:U1|y[3]     ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.558      ;
; -0.605 ; draw_module:U3|draw_control_module:U1|x[4] ; draw_module:U3|draw_control_module:U1|y[2]     ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.558      ;
; -0.605 ; draw_module:U3|draw_control_module:U1|x[4] ; draw_module:U3|draw_control_module:U1|y[1]     ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.558      ;
; -0.604 ; draw_module:U3|draw_control_module:U1|i[1] ; draw_module:U3|draw_control_module:U1|rData[3] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.557      ;
; -0.604 ; draw_module:U3|draw_control_module:U1|i[1] ; draw_module:U3|draw_control_module:U1|rData[2] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.557      ;
; -0.604 ; draw_module:U3|draw_control_module:U1|i[1] ; draw_module:U3|draw_control_module:U1|rData[1] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.557      ;
; -0.604 ; draw_module:U3|draw_control_module:U1|i[1] ; draw_module:U3|draw_control_module:U1|rData[0] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.557      ;
; -0.604 ; draw_module:U3|draw_control_module:U1|i[1] ; draw_module:U3|draw_control_module:U1|rData[7] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.557      ;
; -0.604 ; draw_module:U3|draw_control_module:U1|i[1] ; draw_module:U3|draw_control_module:U1|rData[5] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.557      ;
; -0.598 ; draw_module:U3|draw_control_module:U1|i[2] ; draw_module:U3|draw_control_module:U1|rData[3] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.551      ;
; -0.598 ; draw_module:U3|draw_control_module:U1|i[2] ; draw_module:U3|draw_control_module:U1|rData[2] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.551      ;
; -0.598 ; draw_module:U3|draw_control_module:U1|i[2] ; draw_module:U3|draw_control_module:U1|rData[1] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.551      ;
; -0.598 ; draw_module:U3|draw_control_module:U1|i[2] ; draw_module:U3|draw_control_module:U1|rData[0] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.551      ;
; -0.598 ; draw_module:U3|draw_control_module:U1|i[2] ; draw_module:U3|draw_control_module:U1|rData[7] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.551      ;
; -0.598 ; draw_module:U3|draw_control_module:U1|i[2] ; draw_module:U3|draw_control_module:U1|rData[5] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.551      ;
; -0.585 ; lcd_control_module:U1|isDraw               ; draw_module:U3|draw_control_module:U1|rData[3] ; CLK          ; CLK         ; 1.000        ; -0.033     ; 1.539      ;
; -0.585 ; lcd_control_module:U1|isDraw               ; draw_module:U3|draw_control_module:U1|rData[2] ; CLK          ; CLK         ; 1.000        ; -0.033     ; 1.539      ;
; -0.585 ; lcd_control_module:U1|isDraw               ; draw_module:U3|draw_control_module:U1|rData[1] ; CLK          ; CLK         ; 1.000        ; -0.033     ; 1.539      ;
; -0.585 ; lcd_control_module:U1|isDraw               ; draw_module:U3|draw_control_module:U1|rData[0] ; CLK          ; CLK         ; 1.000        ; -0.033     ; 1.539      ;
; -0.585 ; lcd_control_module:U1|isDraw               ; draw_module:U3|draw_control_module:U1|rData[7] ; CLK          ; CLK         ; 1.000        ; -0.033     ; 1.539      ;
; -0.585 ; lcd_control_module:U1|isDraw               ; draw_module:U3|draw_control_module:U1|rData[5] ; CLK          ; CLK         ; 1.000        ; -0.033     ; 1.539      ;
; -0.584 ; draw_module:U3|draw_control_module:U1|i[1] ; draw_module:U3|draw_control_module:U1|y[3]     ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.537      ;
; -0.584 ; draw_module:U3|draw_control_module:U1|i[1] ; draw_module:U3|draw_control_module:U1|y[2]     ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.537      ;
; -0.584 ; draw_module:U3|draw_control_module:U1|i[1] ; draw_module:U3|draw_control_module:U1|y[1]     ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.537      ;
; -0.575 ; draw_module:U3|draw_control_module:U1|x[5] ; draw_module:U3|draw_control_module:U1|i[1]     ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.527      ;
; -0.574 ; draw_module:U3|draw_control_module:U1|x[3] ; draw_module:U3|draw_control_module:U1|i[3]     ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.526      ;
; -0.572 ; draw_module:U3|draw_control_module:U1|x[3] ; draw_module:U3|draw_control_module:U1|i[4]     ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.524      ;
; -0.569 ; draw_module:U3|draw_control_module:U1|x[4] ; draw_module:U3|draw_control_module:U1|i[1]     ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.521      ;
; -0.569 ; draw_module:U3|draw_control_module:U1|x[5] ; draw_module:U3|draw_control_module:U1|i[3]     ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.521      ;
; -0.569 ; draw_module:U3|draw_control_module:U1|x[0] ; draw_module:U3|draw_control_module:U1|i[3]     ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.521      ;
; -0.567 ; draw_module:U3|draw_control_module:U1|x[5] ; draw_module:U3|draw_control_module:U1|i[4]     ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.519      ;
; -0.567 ; draw_module:U3|draw_control_module:U1|x[0] ; draw_module:U3|draw_control_module:U1|i[4]     ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.519      ;
; -0.563 ; draw_module:U3|draw_control_module:U1|i[5] ; draw_module:U3|draw_control_module:U1|rData[3] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.516      ;
; -0.563 ; draw_module:U3|draw_control_module:U1|i[5] ; draw_module:U3|draw_control_module:U1|rData[2] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.516      ;
; -0.563 ; draw_module:U3|draw_control_module:U1|i[5] ; draw_module:U3|draw_control_module:U1|rData[1] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.516      ;
; -0.563 ; draw_module:U3|draw_control_module:U1|i[5] ; draw_module:U3|draw_control_module:U1|rData[0] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.516      ;
; -0.563 ; draw_module:U3|draw_control_module:U1|i[5] ; draw_module:U3|draw_control_module:U1|rData[7] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.516      ;
; -0.563 ; draw_module:U3|draw_control_module:U1|i[5] ; draw_module:U3|draw_control_module:U1|rData[5] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.516      ;
; -0.563 ; draw_module:U3|draw_control_module:U1|x[4] ; draw_module:U3|draw_control_module:U1|i[3]     ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.515      ;
; -0.561 ; draw_module:U3|draw_control_module:U1|x[7] ; draw_module:U3|draw_control_module:U1|y[3]     ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.514      ;
; -0.561 ; draw_module:U3|draw_control_module:U1|x[7] ; draw_module:U3|draw_control_module:U1|y[2]     ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.514      ;
; -0.561 ; draw_module:U3|draw_control_module:U1|x[7] ; draw_module:U3|draw_control_module:U1|y[1]     ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.514      ;
; -0.561 ; draw_module:U3|draw_control_module:U1|x[4] ; draw_module:U3|draw_control_module:U1|i[4]     ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.513      ;
; -0.546 ; draw_module:U3|draw_control_module:U1|x[5] ; draw_module:U3|draw_control_module:U1|y[0]     ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.498      ;
; -0.542 ; draw_module:U3|draw_control_module:U1|x[2] ; draw_module:U3|draw_control_module:U1|y[0]     ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.494      ;
; -0.540 ; draw_module:U3|draw_control_module:U1|x[4] ; draw_module:U3|draw_control_module:U1|y[0]     ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.492      ;
; -0.538 ; draw_module:U3|draw_control_module:U1|x[3] ; draw_module:U3|draw_control_module:U1|i[1]     ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.490      ;
; -0.537 ; draw_module:U3|draw_control_module:U1|i[5] ; draw_module:U3|draw_control_module:U1|y[3]     ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.490      ;
; -0.537 ; draw_module:U3|draw_control_module:U1|i[5] ; draw_module:U3|draw_control_module:U1|y[2]     ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.490      ;
; -0.537 ; draw_module:U3|draw_control_module:U1|i[5] ; draw_module:U3|draw_control_module:U1|y[1]     ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.490      ;
; -0.534 ; draw_module:U3|draw_control_module:U1|x[1] ; draw_module:U3|draw_control_module:U1|y[3]     ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.487      ;
; -0.534 ; draw_module:U3|draw_control_module:U1|x[1] ; draw_module:U3|draw_control_module:U1|y[2]     ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.487      ;
; -0.534 ; draw_module:U3|draw_control_module:U1|x[1] ; draw_module:U3|draw_control_module:U1|y[1]     ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.487      ;
; -0.533 ; draw_module:U3|draw_control_module:U1|i[1] ; draw_module:U3|draw_control_module:U1|i[5]     ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.485      ;
; -0.533 ; draw_module:U3|draw_control_module:U1|x[0] ; draw_module:U3|draw_control_module:U1|i[1]     ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.485      ;
; -0.529 ; draw_module:U3|draw_control_module:U1|x[3] ; draw_module:U3|draw_control_module:U1|rData[8] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.480      ;
; -0.528 ; draw_module:U3|draw_control_module:U1|i[0] ; draw_module:U3|draw_control_module:U1|y[3]     ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.481      ;
; -0.528 ; draw_module:U3|draw_control_module:U1|i[0] ; draw_module:U3|draw_control_module:U1|y[2]     ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.481      ;
; -0.528 ; draw_module:U3|draw_control_module:U1|i[0] ; draw_module:U3|draw_control_module:U1|y[1]     ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.481      ;
; -0.524 ; draw_module:U3|draw_control_module:U1|x[0] ; draw_module:U3|draw_control_module:U1|rData[8] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.475      ;
; -0.522 ; draw_module:U3|draw_control_module:U1|i[1] ; draw_module:U3|draw_control_module:U1|y[0]     ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.474      ;
; -0.518 ; draw_module:U3|draw_control_module:U1|i[2] ; draw_module:U3|draw_control_module:U1|y[3]     ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.471      ;
; -0.518 ; draw_module:U3|draw_control_module:U1|i[2] ; draw_module:U3|draw_control_module:U1|y[2]     ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.471      ;
; -0.518 ; draw_module:U3|draw_control_module:U1|i[2] ; draw_module:U3|draw_control_module:U1|y[1]     ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.471      ;
; -0.513 ; draw_module:U3|draw_control_module:U1|i[3] ; draw_module:U3|draw_control_module:U1|rData[3] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.466      ;
; -0.513 ; draw_module:U3|draw_control_module:U1|i[3] ; draw_module:U3|draw_control_module:U1|rData[2] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.466      ;
; -0.513 ; draw_module:U3|draw_control_module:U1|i[3] ; draw_module:U3|draw_control_module:U1|rData[1] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.466      ;
; -0.513 ; draw_module:U3|draw_control_module:U1|i[3] ; draw_module:U3|draw_control_module:U1|rData[0] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.466      ;
; -0.513 ; draw_module:U3|draw_control_module:U1|i[3] ; draw_module:U3|draw_control_module:U1|rData[7] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.466      ;
; -0.513 ; draw_module:U3|draw_control_module:U1|i[3] ; draw_module:U3|draw_control_module:U1|rData[5] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.466      ;
; -0.511 ; draw_module:U3|draw_control_module:U1|x[5] ; draw_module:U3|draw_control_module:U1|rData[3] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.464      ;
; -0.511 ; draw_module:U3|draw_control_module:U1|x[5] ; draw_module:U3|draw_control_module:U1|rData[2] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.464      ;
; -0.511 ; draw_module:U3|draw_control_module:U1|x[5] ; draw_module:U3|draw_control_module:U1|rData[1] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.464      ;
; -0.511 ; draw_module:U3|draw_control_module:U1|x[5] ; draw_module:U3|draw_control_module:U1|rData[0] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.464      ;
; -0.511 ; draw_module:U3|draw_control_module:U1|x[5] ; draw_module:U3|draw_control_module:U1|rData[7] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.464      ;
; -0.511 ; draw_module:U3|draw_control_module:U1|x[5] ; draw_module:U3|draw_control_module:U1|rData[5] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.464      ;
; -0.507 ; draw_module:U3|draw_control_module:U1|i[0] ; draw_module:U3|draw_control_module:U1|rData[3] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.460      ;
; -0.507 ; draw_module:U3|draw_control_module:U1|i[0] ; draw_module:U3|draw_control_module:U1|rData[2] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.460      ;
; -0.507 ; draw_module:U3|draw_control_module:U1|i[0] ; draw_module:U3|draw_control_module:U1|rData[1] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.460      ;
; -0.507 ; draw_module:U3|draw_control_module:U1|i[0] ; draw_module:U3|draw_control_module:U1|rData[0] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.460      ;
; -0.507 ; draw_module:U3|draw_control_module:U1|i[0] ; draw_module:U3|draw_control_module:U1|rData[7] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.460      ;
; -0.507 ; draw_module:U3|draw_control_module:U1|i[0] ; draw_module:U3|draw_control_module:U1|rData[5] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.460      ;
; -0.505 ; draw_module:U3|draw_control_module:U1|x[4] ; draw_module:U3|draw_control_module:U1|rData[3] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.458      ;
; -0.505 ; draw_module:U3|draw_control_module:U1|x[4] ; draw_module:U3|draw_control_module:U1|rData[2] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.458      ;
; -0.505 ; draw_module:U3|draw_control_module:U1|x[4] ; draw_module:U3|draw_control_module:U1|rData[1] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.458      ;
; -0.505 ; draw_module:U3|draw_control_module:U1|x[4] ; draw_module:U3|draw_control_module:U1|rData[0] ; CLK          ; CLK         ; 1.000        ; -0.034     ; 1.458      ;
+--------+--------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.181 ; draw_module:U3|draw_control_module:U1|rData[9]          ; draw_module:U3|draw_control_module:U1|rData[9]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.187 ; draw_module:U3|spi_write_module:U3|rCLK                 ; draw_module:U3|spi_write_module:U3|rCLK                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; draw_module:U3|spi_write_module:U3|rDO                  ; draw_module:U3|spi_write_module:U3|rDO                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; draw_module:U3|draw_control_module:U1|rData[6]          ; draw_module:U3|draw_control_module:U1|rData[6]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; draw_module:U3|draw_control_module:U1|isSPI_Start       ; draw_module:U3|draw_control_module:U1|isSPI_Start                                                                                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; draw_module:U3|spi_write_module:U3|isDone               ; draw_module:U3|spi_write_module:U3|isDone                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; draw_module:U3|spi_write_module:U3|i[0]                 ; draw_module:U3|spi_write_module:U3|i[0]                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; initial_module:U2|initial_control_module:U1|rData[8]    ; initial_module:U2|initial_control_module:U1|rData[8]                                                                             ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; initial_module:U2|spi_write_module:U2|rCLK              ; initial_module:U2|spi_write_module:U2|rCLK                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; initial_module:U2|spi_write_module:U2|rDO               ; initial_module:U2|spi_write_module:U2|rDO                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; initial_module:U2|initial_control_module:U1|rData[6]    ; initial_module:U2|initial_control_module:U1|rData[6]                                                                             ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; initial_module:U2|initial_control_module:U1|rData[5]    ; initial_module:U2|initial_control_module:U1|rData[5]                                                                             ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; initial_module:U2|initial_control_module:U1|rData[1]    ; initial_module:U2|initial_control_module:U1|rData[1]                                                                             ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; initial_module:U2|initial_control_module:U1|rData[0]    ; initial_module:U2|initial_control_module:U1|rData[0]                                                                             ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; initial_module:U2|initial_control_module:U1|rData[3]    ; initial_module:U2|initial_control_module:U1|rData[3]                                                                             ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; initial_module:U2|initial_control_module:U1|rData[2]    ; initial_module:U2|initial_control_module:U1|rData[2]                                                                             ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; draw_module:U3|draw_control_module:U1|y[3]              ; draw_module:U3|draw_control_module:U1|y[3]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; draw_module:U3|draw_control_module:U1|y[2]              ; draw_module:U3|draw_control_module:U1|y[2]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; draw_module:U3|draw_control_module:U1|y[1]              ; draw_module:U3|draw_control_module:U1|y[1]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; initial_module:U2|initial_control_module:U1|rData[7]    ; initial_module:U2|initial_control_module:U1|rData[7]                                                                             ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; initial_module:U2|spi_write_module:U2|i[0]              ; initial_module:U2|spi_write_module:U2|i[0]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; initial_module:U2|initial_control_module:U1|isSPI_Start ; initial_module:U2|initial_control_module:U1|isSPI_Start                                                                          ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; initial_module:U2|spi_write_module:U2|isDone            ; initial_module:U2|spi_write_module:U2|isDone                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; lcd_control_module:U1|isInit                            ; lcd_control_module:U1|isInit                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; initial_module:U2|initial_control_module:U1|isDone      ; initial_module:U2|initial_control_module:U1|isDone                                                                               ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; initial_module:U2|initial_control_module:U1|i[0]        ; initial_module:U2|initial_control_module:U1|i[0]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; initial_module:U2|initial_control_module:U1|i[1]        ; initial_module:U2|initial_control_module:U1|i[1]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; initial_module:U2|initial_control_module:U1|i[2]        ; initial_module:U2|initial_control_module:U1|i[2]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; lcd_control_module:U1|i[1]                              ; lcd_control_module:U1|i[1]                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; lcd_control_module:U1|i[0]                              ; lcd_control_module:U1|i[0]                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; lcd_control_module:U1|isDraw                            ; lcd_control_module:U1|isDraw                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; draw_module:U3|draw_control_module:U1|isDone            ; draw_module:U3|draw_control_module:U1|isDone                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; draw_module:U3|draw_control_module:U1|i[4]              ; draw_module:U3|draw_control_module:U1|i[4]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; draw_module:U3|draw_control_module:U1|i[0]              ; draw_module:U3|draw_control_module:U1|i[0]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; draw_module:U3|draw_control_module:U1|i[3]              ; draw_module:U3|draw_control_module:U1|i[3]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; draw_module:U3|draw_control_module:U1|i[2]              ; draw_module:U3|draw_control_module:U1|i[2]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; draw_module:U3|spi_write_module:U3|i[4]                 ; draw_module:U3|spi_write_module:U3|i[4]                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; draw_module:U3|draw_control_module:U1|y[0]              ; draw_module:U3|draw_control_module:U1|y[0]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; initial_module:U2|spi_write_module:U2|i[4]              ; initial_module:U2|spi_write_module:U2|i[4]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; draw_module:U3|draw_control_module:U1|i[5]              ; draw_module:U3|draw_control_module:U1|i[5]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.314      ;
; 0.203 ; lcd_control_module:U1|i[1]                              ; lcd_control_module:U1|isInit                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.322      ;
; 0.203 ; initial_module:U2|initial_control_module:U1|isDone      ; lcd_control_module:U1|i[0]                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.322      ;
; 0.204 ; lcd_control_module:U1|i[1]                              ; lcd_control_module:U1|isDraw                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.323      ;
; 0.212 ; initial_module:U2|spi_write_module:U2|Count1[4]         ; initial_module:U2|spi_write_module:U2|Count1[4]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.331      ;
; 0.248 ; initial_module:U2|initial_control_module:U1|i[3]        ; initial_module:U2|initial_control_module:U1|i[1]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.367      ;
; 0.250 ; initial_module:U2|initial_control_module:U1|i[2]        ; initial_module:U2|initial_control_module:U1|i[3]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.369      ;
; 0.255 ; draw_module:U3|draw_control_module:U1|y[3]              ; draw_module:U3|draw_control_module:U1|rData[3]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.374      ;
; 0.289 ; draw_module:U3|draw_control_module:U1|x[3]              ; draw_module:U3|pika_rom_module:U2|altsyncram:altsyncram_component|altsyncram_4jc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.214      ; 0.607      ;
; 0.295 ; draw_module:U3|draw_control_module:U1|x[4]              ; draw_module:U3|pika_rom_module:U2|altsyncram:altsyncram_component|altsyncram_4jc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.214      ; 0.613      ;
; 0.298 ; initial_module:U2|spi_write_module:U2|i[4]              ; initial_module:U2|spi_write_module:U2|isDone                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; draw_module:U3|draw_control_module:U1|x[5]              ; draw_module:U3|pika_rom_module:U2|altsyncram:altsyncram_component|altsyncram_4jc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.214      ; 0.617      ;
; 0.299 ; draw_module:U3|spi_write_module:U3|Count1[3]            ; draw_module:U3|spi_write_module:U3|Count1[3]                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; draw_module:U3|spi_write_module:U3|Count1[1]            ; draw_module:U3|spi_write_module:U3|Count1[1]                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; initial_module:U2|spi_write_module:U2|Count1[3]         ; initial_module:U2|spi_write_module:U2|Count1[3]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; draw_module:U3|spi_write_module:U3|Count1[2]            ; draw_module:U3|spi_write_module:U3|Count1[2]                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; draw_module:U3|draw_control_module:U1|x[1]              ; draw_module:U3|pika_rom_module:U2|altsyncram:altsyncram_component|altsyncram_4jc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.214      ; 0.619      ;
; 0.301 ; initial_module:U2|spi_write_module:U2|Count1[2]         ; initial_module:U2|spi_write_module:U2|Count1[2]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; initial_module:U2|spi_write_module:U2|Count1[1]         ; initial_module:U2|spi_write_module:U2|Count1[1]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.420      ;
; 0.302 ; draw_module:U3|draw_control_module:U1|x[6]              ; draw_module:U3|pika_rom_module:U2|altsyncram:altsyncram_component|altsyncram_4jc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.214      ; 0.620      ;
; 0.304 ; draw_module:U3|draw_control_module:U1|y[0]              ; draw_module:U3|draw_control_module:U1|y[2]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; draw_module:U3|draw_control_module:U1|x[2]              ; draw_module:U3|pika_rom_module:U2|altsyncram:altsyncram_component|altsyncram_4jc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.214      ; 0.623      ;
; 0.305 ; draw_module:U3|draw_control_module:U1|i[5]              ; draw_module:U3|draw_control_module:U1|y[0]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.424      ;
; 0.306 ; lcd_control_module:U1|i[1]                              ; lcd_control_module:U1|i[0]                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.425      ;
; 0.308 ; draw_module:U3|draw_control_module:U1|x[0]              ; draw_module:U3|pika_rom_module:U2|altsyncram:altsyncram_component|altsyncram_4jc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.214      ; 0.626      ;
; 0.308 ; draw_module:U3|draw_control_module:U1|y[2]              ; draw_module:U3|draw_control_module:U1|y[3]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; draw_module:U3|draw_control_module:U1|y[0]              ; draw_module:U3|draw_control_module:U1|y[1]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; lcd_control_module:U1|i[0]                              ; lcd_control_module:U1|i[1]                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.427      ;
; 0.309 ; draw_module:U3|draw_control_module:U1|y[0]              ; draw_module:U3|draw_control_module:U1|y[3]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; initial_module:U2|spi_write_module:U2|i[3]              ; initial_module:U2|spi_write_module:U2|i[3]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.429      ;
; 0.310 ; draw_module:U3|draw_control_module:U1|x[1]              ; draw_module:U3|draw_control_module:U1|x[1]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.429      ;
; 0.310 ; draw_module:U3|spi_write_module:U3|Count1[4]            ; draw_module:U3|spi_write_module:U3|Count1[4]                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; draw_module:U3|draw_control_module:U1|x[6]              ; draw_module:U3|draw_control_module:U1|x[6]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; draw_module:U3|draw_control_module:U1|x[3]              ; draw_module:U3|draw_control_module:U1|x[3]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; draw_module:U3|draw_control_module:U1|x[5]              ; draw_module:U3|draw_control_module:U1|x[5]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; draw_module:U3|spi_write_module:U3|i[3]                 ; draw_module:U3|spi_write_module:U3|i[3]                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; draw_module:U3|spi_write_module:U3|i[2]                 ; draw_module:U3|spi_write_module:U3|i[2]                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.431      ;
; 0.313 ; draw_module:U3|draw_control_module:U1|x[2]              ; draw_module:U3|draw_control_module:U1|x[2]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.432      ;
; 0.313 ; draw_module:U3|draw_control_module:U1|x[4]              ; draw_module:U3|draw_control_module:U1|x[4]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.432      ;
; 0.315 ; draw_module:U3|spi_write_module:U3|i[1]                 ; draw_module:U3|spi_write_module:U3|i[1]                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.435      ;
; 0.315 ; draw_module:U3|draw_control_module:U1|y[1]              ; draw_module:U3|draw_control_module:U1|y[3]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.434      ;
; 0.316 ; draw_module:U3|draw_control_module:U1|x[0]              ; draw_module:U3|draw_control_module:U1|x[0]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.435      ;
; 0.316 ; draw_module:U3|draw_control_module:U1|i[0]              ; draw_module:U3|draw_control_module:U1|rData[9]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.218      ; 0.618      ;
; 0.317 ; draw_module:U3|draw_control_module:U1|x[7]              ; draw_module:U3|draw_control_module:U1|x[7]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.436      ;
; 0.317 ; draw_module:U3|draw_control_module:U1|y[1]              ; draw_module:U3|draw_control_module:U1|y[2]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.436      ;
; 0.319 ; initial_module:U2|spi_write_module:U2|i[1]              ; initial_module:U2|spi_write_module:U2|i[1]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.438      ;
; 0.324 ; initial_module:U2|spi_write_module:U2|i[2]              ; initial_module:U2|spi_write_module:U2|i[2]                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.443      ;
; 0.326 ; draw_module:U3|draw_control_module:U1|y[2]              ; draw_module:U3|draw_control_module:U1|rData[2]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.445      ;
; 0.331 ; lcd_control_module:U1|i[0]                              ; lcd_control_module:U1|isInit                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.450      ;
; 0.332 ; initial_module:U2|spi_write_module:U2|i[0]              ; initial_module:U2|spi_write_module:U2|isDone                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.451      ;
; 0.337 ; initial_module:U2|initial_control_module:U1|isDone      ; lcd_control_module:U1|isInit                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.456      ;
; 0.339 ; lcd_control_module:U1|isDraw                            ; draw_module:U3|draw_control_module:U1|rData[4]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.216      ; 0.639      ;
; 0.341 ; draw_module:U3|draw_control_module:U1|y[1]              ; draw_module:U3|draw_control_module:U1|rData[1]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.460      ;
; 0.341 ; lcd_control_module:U1|i[0]                              ; lcd_control_module:U1|isDraw                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.460      ;
; 0.346 ; draw_module:U3|draw_control_module:U1|i[0]              ; draw_module:U3|draw_control_module:U1|isDone                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.465      ;
; 0.347 ; initial_module:U2|initial_control_module:U1|i[2]        ; initial_module:U2|initial_control_module:U1|i[0]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.466      ;
; 0.355 ; draw_module:U3|spi_write_module:U3|i[4]                 ; draw_module:U3|spi_write_module:U3|i[0]                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.475      ;
; 0.376 ; draw_module:U3|spi_write_module:U3|Count1[0]            ; draw_module:U3|spi_write_module:U3|Count1[0]                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.496      ;
; 0.378 ; initial_module:U2|spi_write_module:U2|Count1[0]         ; initial_module:U2|spi_write_module:U2|Count1[0]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.497      ;
; 0.382 ; draw_module:U3|draw_control_module:U1|isDone            ; lcd_control_module:U1|i[1]                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.500      ;
; 0.384 ; initial_module:U2|initial_control_module:U1|i[1]        ; initial_module:U2|initial_control_module:U1|i[2]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.503      ;
+-------+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.049   ; 0.181 ; N/A      ; N/A     ; -3.201              ;
;  CLK             ; -3.049   ; 0.181 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS  ; -170.639 ; 0.0   ; 0.0      ; 0.0     ; -141.847            ;
;  CLK             ; -170.639 ; 0.000 ; N/A      ; N/A     ; -141.847            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SPI_Out[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI_Out[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI_Out[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI_Out[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLK                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; RSTn                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SPI_Out[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; SPI_Out[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; SPI_Out[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; SPI_Out[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.63e-09 V                   ; 3.17 V              ; -0.0323 V           ; 0.146 V                              ; 0.09 V                               ; 4.42e-10 s                  ; 4e-10 s                     ; No                         ; Yes                        ; 3.08 V                      ; 3.63e-09 V                  ; 3.17 V             ; -0.0323 V          ; 0.146 V                             ; 0.09 V                              ; 4.42e-10 s                 ; 4e-10 s                    ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SPI_Out[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; SPI_Out[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; SPI_Out[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; SPI_Out[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0413 V           ; 0.178 V                              ; 0.078 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0413 V          ; 0.178 V                             ; 0.078 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SPI_Out[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; SPI_Out[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; SPI_Out[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; SPI_Out[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.59e-08 V                   ; 3.58 V              ; -0.0705 V           ; 0.234 V                              ; 0.091 V                              ; 2.93e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.59e-08 V                  ; 3.58 V             ; -0.0705 V          ; 0.234 V                             ; 0.091 V                             ; 2.93e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 1125     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 1125     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 74    ; 74   ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; CLK    ; CLK   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RSTn       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; SPI_Out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_Out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_Out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_Out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RSTn       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; SPI_Out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_Out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_Out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_Out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Sun Jun 30 02:34:12 2019
Info: Command: quartus_sta lcd_spi -c lcd_spi
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lcd_spi.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.049
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.049            -170.639 CLK 
Info (332146): Worst-case hold slack is 0.436
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.436               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -141.847 CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.736
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.736            -152.554 CLK 
Info (332146): Worst-case hold slack is 0.386
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.386               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -141.847 CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.692
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.692             -25.351 CLK 
Info (332146): Worst-case hold slack is 0.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.181               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -109.122 CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4805 megabytes
    Info: Processing ended: Sun Jun 30 02:34:13 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


