<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4929" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4929{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4929{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4929{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4929{left:90px;bottom:998px;letter-spacing:-0.14px;}
#t5_4929{left:151px;bottom:998px;}
#t6_4929{left:190px;bottom:998px;letter-spacing:-0.15px;}
#t7_4929{left:425px;bottom:998px;letter-spacing:-0.11px;}
#t8_4929{left:86px;bottom:973px;letter-spacing:-0.18px;}
#t9_4929{left:147px;bottom:973px;letter-spacing:-0.12px;}
#ta_4929{left:190px;bottom:973px;letter-spacing:-0.15px;}
#tb_4929{left:425px;bottom:973px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tc_4929{left:86px;bottom:949px;letter-spacing:-0.18px;}
#td_4929{left:147px;bottom:949px;letter-spacing:-0.12px;}
#te_4929{left:190px;bottom:949px;letter-spacing:-0.15px;}
#tf_4929{left:425px;bottom:949px;letter-spacing:-0.11px;}
#tg_4929{left:425px;bottom:927px;letter-spacing:-0.12px;word-spacing:0.03px;}
#th_4929{left:425px;bottom:906px;letter-spacing:-0.11px;}
#ti_4929{left:425px;bottom:889px;letter-spacing:-0.11px;}
#tj_4929{left:86px;bottom:865px;letter-spacing:-0.16px;}
#tk_4929{left:147px;bottom:865px;letter-spacing:-0.12px;}
#tl_4929{left:190px;bottom:865px;letter-spacing:-0.15px;}
#tm_4929{left:425px;bottom:865px;letter-spacing:-0.12px;}
#tn_4929{left:425px;bottom:843px;letter-spacing:-0.11px;}
#to_4929{left:425px;bottom:822px;letter-spacing:-0.11px;}
#tp_4929{left:190px;bottom:797px;}
#tq_4929{left:425px;bottom:797px;letter-spacing:-0.13px;}
#tr_4929{left:190px;bottom:773px;}
#ts_4929{left:425px;bottom:773px;letter-spacing:-0.11px;}
#tt_4929{left:425px;bottom:752px;letter-spacing:-0.12px;}
#tu_4929{left:425px;bottom:732px;letter-spacing:-0.12px;}
#tv_4929{left:190px;bottom:707px;}
#tw_4929{left:425px;bottom:707px;letter-spacing:-0.12px;}
#tx_4929{left:425px;bottom:686px;letter-spacing:-0.12px;}
#ty_4929{left:425px;bottom:666px;letter-spacing:-0.12px;}
#tz_4929{left:190px;bottom:642px;}
#t10_4929{left:425px;bottom:642px;letter-spacing:-0.12px;}
#t11_4929{left:425px;bottom:620px;letter-spacing:-0.12px;}
#t12_4929{left:425px;bottom:600px;letter-spacing:-0.12px;}
#t13_4929{left:190px;bottom:576px;}
#t14_4929{left:425px;bottom:576px;letter-spacing:-0.11px;}
#t15_4929{left:425px;bottom:554px;letter-spacing:-0.12px;}
#t16_4929{left:425px;bottom:535px;letter-spacing:-0.12px;}
#t17_4929{left:190px;bottom:510px;letter-spacing:-0.1px;}
#t18_4929{left:425px;bottom:510px;letter-spacing:-0.13px;}
#t19_4929{left:190px;bottom:486px;}
#t1a_4929{left:425px;bottom:486px;letter-spacing:-0.11px;}
#t1b_4929{left:425px;bottom:464px;letter-spacing:-0.11px;}
#t1c_4929{left:425px;bottom:444px;letter-spacing:-0.12px;}
#t1d_4929{left:190px;bottom:420px;}
#t1e_4929{left:425px;bottom:420px;letter-spacing:-0.11px;}
#t1f_4929{left:425px;bottom:399px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1g_4929{left:190px;bottom:374px;}
#t1h_4929{left:425px;bottom:374px;letter-spacing:-0.12px;}
#t1i_4929{left:425px;bottom:353px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1j_4929{left:190px;bottom:328px;letter-spacing:-0.21px;}
#t1k_4929{left:425px;bottom:328px;letter-spacing:-0.13px;}
#t1l_4929{left:425px;bottom:307px;letter-spacing:-0.11px;}
#t1m_4929{left:425px;bottom:287px;letter-spacing:-0.12px;}
#t1n_4929{left:190px;bottom:263px;letter-spacing:-0.21px;}
#t1o_4929{left:425px;bottom:263px;letter-spacing:-0.12px;}
#t1p_4929{left:190px;bottom:238px;letter-spacing:-0.17px;}
#t1q_4929{left:425px;bottom:238px;letter-spacing:-0.12px;}
#t1r_4929{left:425px;bottom:217px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1s_4929{left:425px;bottom:197px;letter-spacing:-0.12px;}
#t1t_4929{left:190px;bottom:173px;letter-spacing:-0.21px;}
#t1u_4929{left:425px;bottom:173px;letter-spacing:-0.12px;}
#t1v_4929{left:284px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1w_4929{left:370px;bottom:1086px;letter-spacing:0.13px;}
#t1x_4929{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t1y_4929{left:102px;bottom:1046px;letter-spacing:-0.13px;}
#t1z_4929{left:221px;bottom:1046px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t20_4929{left:590px;bottom:1063px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t21_4929{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t22_4929{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4929{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4929{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4929{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4929{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4929{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4929" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4929Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4929" style="-webkit-user-select: none;"><object width="935" height="1210" data="4929/4929.svg" type="image/svg+xml" id="pdf4929" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4929" class="t s1_4929">Vol. 4 </span><span id="t2_4929" class="t s1_4929">2-407 </span>
<span id="t3_4929" class="t s2_4929">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4929" class="t s3_4929">1H </span><span id="t5_4929" class="t s3_4929">1 </span><span id="t6_4929" class="t s3_4929">P5_MC_TYPE </span><span id="t7_4929" class="t s3_4929">See Section 2.23, “MSRs in Pentium Processors.” </span>
<span id="t8_4929" class="t s3_4929">10H </span><span id="t9_4929" class="t s3_4929">16 </span><span id="ta_4929" class="t s3_4929">IA32_TIME_STAMP_COUNTER </span><span id="tb_4929" class="t s3_4929">See Section 18.17, “Time-Stamp Counter,” and see Table 2-2. </span>
<span id="tc_4929" class="t s3_4929">17H </span><span id="td_4929" class="t s3_4929">23 </span><span id="te_4929" class="t s3_4929">IA32_PLATFORM_ID </span><span id="tf_4929" class="t s3_4929">Platform ID (R) </span>
<span id="tg_4929" class="t s3_4929">See Table 2-2. </span>
<span id="th_4929" class="t s3_4929">The operating system can use this MSR to determine “slot” information </span>
<span id="ti_4929" class="t s3_4929">for the processor and the proper microcode update to load. </span>
<span id="tj_4929" class="t s3_4929">2AH </span><span id="tk_4929" class="t s3_4929">42 </span><span id="tl_4929" class="t s3_4929">MSR_EBL_CR_POWERON </span><span id="tm_4929" class="t s3_4929">Processor Hard Power-On Configuration </span>
<span id="tn_4929" class="t s3_4929">(R/W) Enables and disables processor features. </span>
<span id="to_4929" class="t s3_4929">(R) Indicates current processor configuration. </span>
<span id="tp_4929" class="t s3_4929">0 </span><span id="tq_4929" class="t s3_4929">Reserved </span>
<span id="tr_4929" class="t s3_4929">1 </span><span id="ts_4929" class="t s3_4929">Data Error Checking Enable (R) </span>
<span id="tt_4929" class="t s3_4929">0 = Disabled </span>
<span id="tu_4929" class="t s3_4929">Always 0 on the Pentium M processor. </span>
<span id="tv_4929" class="t s3_4929">2 </span><span id="tw_4929" class="t s3_4929">Response Error Checking Enable (R) </span>
<span id="tx_4929" class="t s3_4929">0 = Disabled </span>
<span id="ty_4929" class="t s3_4929">Always 0 on the Pentium M processor. </span>
<span id="tz_4929" class="t s3_4929">3 </span><span id="t10_4929" class="t s3_4929">MCERR# Drive Enable (R) </span>
<span id="t11_4929" class="t s3_4929">0 = Disabled </span>
<span id="t12_4929" class="t s3_4929">Always 0 on the Pentium M processor. </span>
<span id="t13_4929" class="t s3_4929">4 </span><span id="t14_4929" class="t s3_4929">Address Parity Enable (R) </span>
<span id="t15_4929" class="t s3_4929">0 = Disabled </span>
<span id="t16_4929" class="t s3_4929">Always 0 on the Pentium M processor. </span>
<span id="t17_4929" class="t s3_4929">6:5 </span><span id="t18_4929" class="t s3_4929">Reserved </span>
<span id="t19_4929" class="t s3_4929">7 </span><span id="t1a_4929" class="t s3_4929">BINIT# Driver Enable (R) </span>
<span id="t1b_4929" class="t s3_4929">1 = Enabled; 0 = Disabled </span>
<span id="t1c_4929" class="t s3_4929">Always 0 on the Pentium M processor. </span>
<span id="t1d_4929" class="t s3_4929">8 </span><span id="t1e_4929" class="t s3_4929">Output Tri-state Enabled (R/O) </span>
<span id="t1f_4929" class="t s3_4929">1 = Enabled; 0 = Disabled </span>
<span id="t1g_4929" class="t s3_4929">9 </span><span id="t1h_4929" class="t s3_4929">Execute BIST (R/O) </span>
<span id="t1i_4929" class="t s3_4929">1 = Enabled; 0 = Disabled </span>
<span id="t1j_4929" class="t s3_4929">10 </span><span id="t1k_4929" class="t s3_4929">MCERR# Observation Enabled (R/O) </span>
<span id="t1l_4929" class="t s3_4929">1 = Enabled; 0 = Disabled </span>
<span id="t1m_4929" class="t s3_4929">Always 0 on the Pentium M processor. </span>
<span id="t1n_4929" class="t s3_4929">11 </span><span id="t1o_4929" class="t s3_4929">Reserved </span>
<span id="t1p_4929" class="t s3_4929">12 </span><span id="t1q_4929" class="t s3_4929">BINIT# Observation Enabled (R/O) </span>
<span id="t1r_4929" class="t s3_4929">1 = Enabled; 0 = Disabled </span>
<span id="t1s_4929" class="t s3_4929">Always 0 on the Pentium M processor. </span>
<span id="t1t_4929" class="t s3_4929">13 </span><span id="t1u_4929" class="t s3_4929">Reserved </span>
<span id="t1v_4929" class="t s4_4929">Table 2-59. </span><span id="t1w_4929" class="t s4_4929">MSRs in Pentium M Processors (Contd.) </span>
<span id="t1x_4929" class="t s5_4929">Register </span>
<span id="t1y_4929" class="t s5_4929">Address </span><span id="t1z_4929" class="t s5_4929">Register Name / Bit Fields </span>
<span id="t20_4929" class="t s5_4929">Bit Description </span>
<span id="t21_4929" class="t s5_4929">Hex </span><span id="t22_4929" class="t s5_4929">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
