{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728319879245 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728319879245 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 07 22:21:19 2024 " "Processing started: Mon Oct 07 22:21:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728319879245 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728319879245 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off carryselect -c carryselect " "Command: quartus_map --read_settings_files=on --write_settings_files=off carryselect -c carryselect" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728319879245 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728319879762 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728319879762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carryselect.v 3 3 " "Found 3 design units, including 3 entities, in source file carryselect.v" { { "Info" "ISGN_ENTITY_NAME" "1 carryselect " "Found entity 1: carryselect" {  } { { "carryselect.v" "" { Text "D:/QUARTUS PRGMS/D3 CARRY SELECT/carryselect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728319891914 ""} { "Info" "ISGN_ENTITY_NAME" "2 fulladder " "Found entity 2: fulladder" {  } { { "carryselect.v" "" { Text "D:/QUARTUS PRGMS/D3 CARRY SELECT/carryselect.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728319891914 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux2_1 " "Found entity 3: mux2_1" {  } { { "carryselect.v" "" { Text "D:/QUARTUS PRGMS/D3 CARRY SELECT/carryselect.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728319891914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728319891914 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c0 carryselect.v(11) " "Verilog HDL Implicit Net warning at carryselect.v(11): created implicit net for \"c0\"" {  } { { "carryselect.v" "" { Text "D:/QUARTUS PRGMS/D3 CARRY SELECT/carryselect.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728319891914 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1 carryselect.v(12) " "Verilog HDL Implicit Net warning at carryselect.v(12): created implicit net for \"c1\"" {  } { { "carryselect.v" "" { Text "D:/QUARTUS PRGMS/D3 CARRY SELECT/carryselect.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728319891914 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "carryselect " "Elaborating entity \"carryselect\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728319891961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder fulladder:fa1 " "Elaborating entity \"fulladder\" for hierarchy \"fulladder:fa1\"" {  } { { "carryselect.v" "fa1" { Text "D:/QUARTUS PRGMS/D3 CARRY SELECT/carryselect.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728319891977 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 carryselect.v(31) " "Verilog HDL assignment warning at carryselect.v(31): truncated value with size 4 to match size of target (1)" {  } { { "carryselect.v" "" { Text "D:/QUARTUS PRGMS/D3 CARRY SELECT/carryselect.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728319891977 "|carryselect|fulladder:fa1"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "c carryselect.v(31) " "Verilog HDL warning at carryselect.v(31): assignments to c create a combinational loop" {  } { { "carryselect.v" "" { Text "D:/QUARTUS PRGMS/D3 CARRY SELECT/carryselect.v" 31 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1728319891977 "|carryselect|fulladder:fa1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:m1 " "Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:m1\"" {  } { { "carryselect.v" "m1" { Text "D:/QUARTUS PRGMS/D3 CARRY SELECT/carryselect.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728319891992 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1728319892838 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728319893479 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728319893479 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728319893525 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728319893525 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728319893525 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728319893525 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728319893557 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 07 22:21:33 2024 " "Processing ended: Mon Oct 07 22:21:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728319893557 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728319893557 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728319893557 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728319893557 ""}
