{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586561145141 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586561145142 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 10 18:25:44 2020 " "Processing started: Fri Apr 10 18:25:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586561145142 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586561145142 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_par -c top_par " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_par -c top_par" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586561145143 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586561145529 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586561145529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_par.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_par.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_par-arqpar " "Found design unit 1: top_par-arqpar" {  } { { "top_par.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea15/Ejercicio65-Paridad/top_par.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586561161761 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_par " "Found entity 1: top_par" {  } { { "top_par.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea15/Ejercicio65-Paridad/top_par.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586561161761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586561161761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relojLento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relojLento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relojLento-arqrelojlento " "Found design unit 1: relojLento-arqrelojlento" {  } { { "relojLento.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea15/Ejercicio65-Paridad/relojLento.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586561161762 ""} { "Info" "ISGN_ENTITY_NAME" "1 relojLento " "Found entity 1: relojLento" {  } { { "relojLento.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea15/Ejercicio65-Paridad/relojLento.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586561161762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586561161762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parEjer65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parEjer65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parEjer65-arqPar " "Found design unit 1: parEjer65-arqPar" {  } { { "parEjer65.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea15/Ejercicio65-Paridad/parEjer65.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586561161764 ""} { "Info" "ISGN_ENTITY_NAME" "1 parEjer65 " "Found entity 1: parEjer65" {  } { { "parEjer65.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea15/Ejercicio65-Paridad/parEjer65.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586561161764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586561161764 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_par " "Elaborating entity \"top_par\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1586561161843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "relojLento relojLento:u1 A:arqrelojlento " "Elaborating entity \"relojLento\" using architecture \"A:arqrelojlento\" for hierarchy \"relojLento:u1\"" {  } { { "top_par.vhd" "u1" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea15/Ejercicio65-Paridad/top_par.vhd" 16 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586561161845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "parEjer65 parEjer65:u2 A:arqpar " "Elaborating entity \"parEjer65\" using architecture \"A:arqpar\" for hierarchy \"parEjer65:u2\"" {  } { { "top_par.vhd" "u2" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea15/Ejercicio65-Paridad/top_par.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586561161847 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x parEjer65.vhd(35) " "VHDL Process Statement warning at parEjer65.vhd(35): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "parEjer65.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea15/Ejercicio65-Paridad/parEjer65.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1586561161848 "|top_par|parEjer65:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x parEjer65.vhd(41) " "VHDL Process Statement warning at parEjer65.vhd(41): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "parEjer65.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea15/Ejercicio65-Paridad/parEjer65.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1586561161848 "|top_par|parEjer65:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x parEjer65.vhd(47) " "VHDL Process Statement warning at parEjer65.vhd(47): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "parEjer65.vhd" "" { Text "/home/murry/Documents/UNAM-CLASS-DDM-VHDL/tareas/tarea15/Ejercicio65-Paridad/parEjer65.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1586561161848 "|top_par|parEjer65:u2"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1586561162778 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1586561163504 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586561163504 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "54 " "Implemented 54 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1586561163552 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1586561163552 ""} { "Info" "ICUT_CUT_TM_LCELLS" "50 " "Implemented 50 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1586561163552 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1586561163552 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "982 " "Peak virtual memory: 982 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586561163561 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 10 18:26:03 2020 " "Processing ended: Fri Apr 10 18:26:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586561163561 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586561163561 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586561163561 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586561163561 ""}
