// Seed: 2483476314
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    module_0
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = 1 == id_2;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input uwire id_0,
    output wand id_1,
    input supply1 id_2,
    output wand id_3,
    output wand id_4,
    output uwire id_5,
    input wire id_6,
    output wor id_7
);
  wire id_9;
  wire id_10;
  wire id_11;
  module_0(
      id_11, id_11, id_11, id_9, id_9, id_11
  );
endmodule
