 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -max_paths 20
Design : cmem
Version: U-2022.12-SP7
Date   : Sun Nov 24 20:10:30 2024
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: CEN (input port clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  CEN (in)                                 0.02       0.12 r
  U26/Y (CLKBUFX2TS)                       0.19       0.31 r
  U14/Y (OR2X1TS)                          0.48       0.79 r
  U25/Y (INVX2TS)                          0.26       1.05 f
  U16/Y (INVX2TS)                          0.10       1.15 r
  U20/Y (AO22XLTS)                         0.45       1.61 r
  SRAM_CORE/A[0] (RF1SHD)                  0.00       1.61 r
  data arrival time                                   1.61

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -1.18       8.81
  data required time                                  8.81
  -----------------------------------------------------------
  data required time                                  8.81
  data arrival time                                  -1.61
  -----------------------------------------------------------
  slack (MET)                                         7.20


  Startpoint: CEN (input port clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  CEN (in)                                 0.02       0.12 r
  U26/Y (CLKBUFX2TS)                       0.19       0.31 r
  U14/Y (OR2X1TS)                          0.48       0.79 r
  U25/Y (INVX2TS)                          0.26       1.05 f
  U15/Y (INVX2TS)                          0.10       1.15 r
  U23/Y (AO22XLTS)                         0.45       1.61 r
  SRAM_CORE/A[1] (RF1SHD)                  0.00       1.61 r
  data arrival time                                   1.61

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -1.18       8.81
  data required time                                  8.81
  -----------------------------------------------------------
  data required time                                  8.81
  data arrival time                                  -1.61
  -----------------------------------------------------------
  slack (MET)                                         7.20


  Startpoint: CEN (input port clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  CEN (in)                                 0.02       0.12 r
  U26/Y (CLKBUFX2TS)                       0.19       0.31 r
  U14/Y (OR2X1TS)                          0.48       0.79 r
  U25/Y (INVX2TS)                          0.26       1.05 f
  U15/Y (INVX2TS)                          0.10       1.15 r
  U18/Y (AO22XLTS)                         0.45       1.61 r
  SRAM_CORE/A[2] (RF1SHD)                  0.00       1.61 r
  data arrival time                                   1.61

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -1.18       8.81
  data required time                                  8.81
  -----------------------------------------------------------
  data required time                                  8.81
  data arrival time                                  -1.61
  -----------------------------------------------------------
  slack (MET)                                         7.20


  Startpoint: CEN (input port clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  CEN (in)                                 0.02       0.12 r
  U26/Y (CLKBUFX2TS)                       0.19       0.31 r
  U14/Y (OR2X1TS)                          0.48       0.79 r
  U25/Y (INVX2TS)                          0.26       1.05 f
  U16/Y (INVX2TS)                          0.10       1.15 r
  U19/Y (AO22XLTS)                         0.45       1.61 r
  SRAM_CORE/A[3] (RF1SHD)                  0.00       1.61 r
  data arrival time                                   1.61

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -1.18       8.81
  data required time                                  8.81
  -----------------------------------------------------------
  data required time                                  8.81
  data arrival time                                  -1.61
  -----------------------------------------------------------
  slack (MET)                                         7.20


  Startpoint: CEN (input port clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  CEN (in)                                 0.02       0.12 r
  U26/Y (CLKBUFX2TS)                       0.19       0.31 r
  U14/Y (OR2X1TS)                          0.48       0.79 r
  U25/Y (INVX2TS)                          0.26       1.05 f
  U15/Y (INVX2TS)                          0.10       1.15 r
  U21/Y (AO22XLTS)                         0.45       1.61 r
  SRAM_CORE/A[4] (RF1SHD)                  0.00       1.61 r
  data arrival time                                   1.61

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -1.18       8.81
  data required time                                  8.81
  -----------------------------------------------------------
  data required time                                  8.81
  data arrival time                                  -1.61
  -----------------------------------------------------------
  slack (MET)                                         7.20


  Startpoint: CEN (input port clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  CEN (in)                                 0.02       0.12 r
  U26/Y (CLKBUFX2TS)                       0.19       0.31 r
  U14/Y (OR2X1TS)                          0.48       0.79 r
  U25/Y (INVX2TS)                          0.26       1.05 f
  U16/Y (INVX2TS)                          0.10       1.15 r
  U22/Y (AO22XLTS)                         0.45       1.61 r
  SRAM_CORE/A[5] (RF1SHD)                  0.00       1.61 r
  data arrival time                                   1.61

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -1.18       8.81
  data required time                                  8.81
  -----------------------------------------------------------
  data required time                                  8.81
  data arrival time                                  -1.61
  -----------------------------------------------------------
  slack (MET)                                         7.20


  Startpoint: CEN (input port clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  CEN (in)                                 0.02       0.12 r
  U26/Y (CLKBUFX2TS)                       0.19       0.31 r
  U14/Y (OR2X1TS)                          0.48       0.79 r
  U25/Y (INVX2TS)                          0.26       1.05 f
  U16/Y (INVX2TS)                          0.10       1.15 r
  U24/Y (AO22XLTS)                         0.45       1.61 r
  SRAM_CORE/A[6] (RF1SHD)                  0.00       1.61 r
  data arrival time                                   1.61

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -1.18       8.81
  data required time                                  8.81
  -----------------------------------------------------------
  data required time                                  8.81
  data arrival time                                  -1.61
  -----------------------------------------------------------
  slack (MET)                                         7.20


  Startpoint: CEN (input port clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  CEN (in)                                 0.02       0.12 r
  U26/Y (CLKBUFX2TS)                       0.19       0.31 r
  U14/Y (OR2X1TS)                          0.48       0.79 r
  U25/Y (INVX2TS)                          0.26       1.05 f
  U15/Y (INVX2TS)                          0.10       1.15 r
  U17/Y (AO22XLTS)                         0.45       1.61 r
  SRAM_CORE/A[7] (RF1SHD)                  0.00       1.61 r
  data arrival time                                   1.61

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -1.18       8.81
  data required time                                  8.81
  -----------------------------------------------------------
  data required time                                  8.81
  data arrival time                                  -1.61
  -----------------------------------------------------------
  slack (MET)                                         7.20


  Startpoint: CEN (input port clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  CEN (in)                                 0.02       0.12 r
  U26/Y (CLKBUFX2TS)                       0.19       0.31 r
  U14/Y (OR2X1TS)                          0.48       0.79 r
  U25/Y (INVX2TS)                          0.26       1.05 f
  U16/Y (INVX2TS)                          0.10       1.15 r
  U20/Y (AO22XLTS)                         0.45       1.60 r
  SRAM_CORE/A[0] (RF1SHD)                  0.00       1.60 r
  data arrival time                                   1.60

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -1.18       8.81
  data required time                                  8.81
  -----------------------------------------------------------
  data required time                                  8.81
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                         7.21


  Startpoint: CEN (input port clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  CEN (in)                                 0.02       0.12 r
  U26/Y (CLKBUFX2TS)                       0.19       0.31 r
  U14/Y (OR2X1TS)                          0.48       0.79 r
  U25/Y (INVX2TS)                          0.26       1.05 f
  U15/Y (INVX2TS)                          0.10       1.15 r
  U23/Y (AO22XLTS)                         0.45       1.60 r
  SRAM_CORE/A[1] (RF1SHD)                  0.00       1.60 r
  data arrival time                                   1.60

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -1.18       8.81
  data required time                                  8.81
  -----------------------------------------------------------
  data required time                                  8.81
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                         7.21


  Startpoint: CEN (input port clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  CEN (in)                                 0.02       0.12 r
  U26/Y (CLKBUFX2TS)                       0.19       0.31 r
  U14/Y (OR2X1TS)                          0.48       0.79 r
  U25/Y (INVX2TS)                          0.26       1.05 f
  U15/Y (INVX2TS)                          0.10       1.15 r
  U18/Y (AO22XLTS)                         0.45       1.60 r
  SRAM_CORE/A[2] (RF1SHD)                  0.00       1.60 r
  data arrival time                                   1.60

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -1.18       8.81
  data required time                                  8.81
  -----------------------------------------------------------
  data required time                                  8.81
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                         7.21


  Startpoint: CEN (input port clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  CEN (in)                                 0.02       0.12 r
  U26/Y (CLKBUFX2TS)                       0.19       0.31 r
  U14/Y (OR2X1TS)                          0.48       0.79 r
  U25/Y (INVX2TS)                          0.26       1.05 f
  U16/Y (INVX2TS)                          0.10       1.15 r
  U19/Y (AO22XLTS)                         0.45       1.60 r
  SRAM_CORE/A[3] (RF1SHD)                  0.00       1.60 r
  data arrival time                                   1.60

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -1.18       8.81
  data required time                                  8.81
  -----------------------------------------------------------
  data required time                                  8.81
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                         7.21


  Startpoint: CEN (input port clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  CEN (in)                                 0.02       0.12 r
  U26/Y (CLKBUFX2TS)                       0.19       0.31 r
  U14/Y (OR2X1TS)                          0.48       0.79 r
  U25/Y (INVX2TS)                          0.26       1.05 f
  U15/Y (INVX2TS)                          0.10       1.15 r
  U21/Y (AO22XLTS)                         0.45       1.60 r
  SRAM_CORE/A[4] (RF1SHD)                  0.00       1.60 r
  data arrival time                                   1.60

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -1.18       8.81
  data required time                                  8.81
  -----------------------------------------------------------
  data required time                                  8.81
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                         7.21


  Startpoint: CEN (input port clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  CEN (in)                                 0.02       0.12 r
  U26/Y (CLKBUFX2TS)                       0.19       0.31 r
  U14/Y (OR2X1TS)                          0.48       0.79 r
  U25/Y (INVX2TS)                          0.26       1.05 f
  U16/Y (INVX2TS)                          0.10       1.15 r
  U22/Y (AO22XLTS)                         0.45       1.60 r
  SRAM_CORE/A[5] (RF1SHD)                  0.00       1.60 r
  data arrival time                                   1.60

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -1.18       8.81
  data required time                                  8.81
  -----------------------------------------------------------
  data required time                                  8.81
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                         7.21


  Startpoint: CEN (input port clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  CEN (in)                                 0.02       0.12 r
  U26/Y (CLKBUFX2TS)                       0.19       0.31 r
  U14/Y (OR2X1TS)                          0.48       0.79 r
  U25/Y (INVX2TS)                          0.26       1.05 f
  U16/Y (INVX2TS)                          0.10       1.15 r
  U24/Y (AO22XLTS)                         0.45       1.60 r
  SRAM_CORE/A[6] (RF1SHD)                  0.00       1.60 r
  data arrival time                                   1.60

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -1.18       8.81
  data required time                                  8.81
  -----------------------------------------------------------
  data required time                                  8.81
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                         7.21


  Startpoint: CEN (input port clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  CEN (in)                                 0.02       0.12 r
  U26/Y (CLKBUFX2TS)                       0.19       0.31 r
  U14/Y (OR2X1TS)                          0.48       0.79 r
  U25/Y (INVX2TS)                          0.26       1.05 f
  U15/Y (INVX2TS)                          0.10       1.15 r
  U17/Y (AO22XLTS)                         0.45       1.60 r
  SRAM_CORE/A[7] (RF1SHD)                  0.00       1.60 r
  data arrival time                                   1.60

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -1.18       8.81
  data required time                                  8.81
  -----------------------------------------------------------
  data required time                                  8.81
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                         7.21


  Startpoint: CEN (input port clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  CEN (in)                                 0.02       0.12 r
  U26/Y (CLKBUFX2TS)                       0.19       0.31 r
  U14/Y (OR2X1TS)                          0.48       0.79 r
  U25/Y (INVX2TS)                          0.26       1.05 f
  U15/Y (INVX2TS)                          0.10       1.15 r
  U23/Y (AO22XLTS)                         0.44       1.59 r
  SRAM_CORE/A[1] (RF1SHD)                  0.00       1.59 r
  data arrival time                                   1.59

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -1.18       8.81
  data required time                                  8.81
  -----------------------------------------------------------
  data required time                                  8.81
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                         7.22


  Startpoint: CEN (input port clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  CEN (in)                                 0.02       0.12 r
  U26/Y (CLKBUFX2TS)                       0.19       0.31 r
  U14/Y (OR2X1TS)                          0.48       0.79 r
  U25/Y (INVX2TS)                          0.26       1.05 f
  U16/Y (INVX2TS)                          0.10       1.15 r
  U22/Y (AO22XLTS)                         0.44       1.59 r
  SRAM_CORE/A[5] (RF1SHD)                  0.00       1.59 r
  data arrival time                                   1.59

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -1.18       8.81
  data required time                                  8.81
  -----------------------------------------------------------
  data required time                                  8.81
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                         7.22


  Startpoint: CEN (input port clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  CEN (in)                                 0.02       0.12 r
  U26/Y (CLKBUFX2TS)                       0.19       0.31 r
  U14/Y (OR2X1TS)                          0.48       0.79 r
  U25/Y (INVX2TS)                          0.26       1.05 f
  U16/Y (INVX2TS)                          0.10       1.15 r
  U24/Y (AO22XLTS)                         0.44       1.59 r
  SRAM_CORE/A[6] (RF1SHD)                  0.00       1.59 r
  data arrival time                                   1.59

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -1.18       8.81
  data required time                                  8.81
  -----------------------------------------------------------
  data required time                                  8.81
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                         7.22


  Startpoint: CEN (input port clocked by clk)
  Endpoint: SRAM_CORE (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  CEN (in)                                 0.02       0.12 r
  U26/Y (CLKBUFX2TS)                       0.19       0.31 r
  U14/Y (OR2X1TS)                          0.48       0.79 r
  U25/Y (INVX2TS)                          0.26       1.05 f
  U15/Y (INVX2TS)                          0.10       1.15 r
  U17/Y (AO22XLTS)                         0.44       1.59 r
  SRAM_CORE/A[7] (RF1SHD)                  0.00       1.59 r
  data arrival time                                   1.59

  clock clk' (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.01       9.99
  SRAM_CORE/CLK (RF1SHD)                   0.00       9.99 r
  library setup time                      -1.18       8.81
  data required time                                  8.81
  -----------------------------------------------------------
  data required time                                  8.81
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                         7.22


1
 
****************************************
Report : timing_requirements
        -attributes
Design : cmem
Version: U-2022.12-SP7
Date   : Sun Nov 24 20:10:30 2024
****************************************

1
