============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Nov 02 2025  07:59:11 pm
  Module:                 risc8_pipeline_top
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                               
   Gate    Instances    Area    Library  
-----------------------------------------
ADDFX1             5   349.272    tsmc18 
AND2X2            12   159.667    tsmc18 
AOI22X1           16   266.112    tsmc18 
AOI2BB1XL         12   199.584    tsmc18 
AOI2BB2X1          2    46.570    tsmc18 
DFFRHQX1          25  1746.360    tsmc18 
DFFRHQXL           1    69.854    tsmc18 
DFFRX1            23  1759.666    tsmc18 
DFFSXL             2   126.403    tsmc18 
INVX1             18   119.750    tsmc18 
NAND2X1            3    29.938    tsmc18 
NAND3X1            2    26.611    tsmc18 
NOR2BX1            2    26.611    tsmc18 
NOR2BXL            1    13.306    tsmc18 
NOR2X1             2    19.958    tsmc18 
NOR3X1             2    26.611    tsmc18 
NOR4X1             2    39.917    tsmc18 
OAI21XL            3    39.917    tsmc18 
OAI2BB2X1          7   162.994    tsmc18 
OAI2BB2XL          3    69.854    tsmc18 
OAI31X1            2    39.917    tsmc18 
OR3XL              2    33.264    tsmc18 
XOR2X1             4   106.445    tsmc18 
-----------------------------------------
total            151  5478.581           


                                         
     Type      Instances   Area   Area % 
-----------------------------------------
sequential            51 3702.283   67.6 
inverter              18  119.750    2.2 
logic                 82 1656.547   30.2 
physical_cells         0    0.000    0.0 
-----------------------------------------
total                151 5478.581  100.0 

