#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Aug  2 10:29:08 2018
# Process ID: 28415
# Current directory: /home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/pwm_mixer_0_1_synth_1
# Command line: vivado -log pwm_mixer_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pwm_mixer_0_1.tcl
# Log file: /home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/pwm_mixer_0_1_synth_1/pwm_mixer_0_1.vds
# Journal file: /home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/pwm_mixer_0_1_synth_1/vivado.jou
#-----------------------------------------------------------
source pwm_mixer_0_1.tcl -notrace
Command: synth_design -top pwm_mixer_0_1 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28440 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1260.328 ; gain = 85.996 ; free physical = 137 ; free virtual = 9728
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pwm_mixer_0_1' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_mixer_0_1/synth/pwm_mixer_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'mixer' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:12]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b000001 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 6'b000010 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 6'b000100 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 6'b010000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 6'b100000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_M_V_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_M_V_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_M_V_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_M_V_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_M_V_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_M_V_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_M_V_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_M_V_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_M_V_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_M_V_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_M_V_PROT_VALUE bound to: 3'b000 
	Parameter C_M_AXI_M_V_CACHE_VALUE bound to: 4'b0011 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_M_V_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:178]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:304]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:318]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:320]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:322]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-638] synthesizing module 'mixer_AXILiteS_s_axi' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 5'b00000 
	Parameter ADDR_GIE bound to: 5'b00100 
	Parameter ADDR_IER bound to: 5'b01000 
	Parameter ADDR_ISR bound to: 5'b01100 
	Parameter ADDR_REGS_IN_V_BASE bound to: 5'b10000 
	Parameter ADDR_REGS_IN_V_HIGH bound to: 5'b10111 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mixer_AXILiteS_s_axi_ram' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_AXILiteS_s_axi.v:411]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mixer_AXILiteS_s_axi_ram' (1#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_AXILiteS_s_axi.v:411]
INFO: [Synth 8-155] case statement is not full and has no default [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_AXILiteS_s_axi.v:234]
INFO: [Synth 8-256] done synthesizing module 'mixer_AXILiteS_s_axi' (2#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_AXILiteS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'mixer_m_V_m_axi' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:10]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mixer_m_V_m_axi_throttl' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:689]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter threshold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mixer_m_V_m_axi_throttl' (3#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:689]
INFO: [Synth 8-638] synthesizing module 'mixer_m_V_m_axi_write' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:1536]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'mixer_m_V_m_axi_fifo' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:399]
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mixer_m_V_m_axi_fifo' (4#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'mixer_m_V_m_axi_decoder' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:673]
	Parameter DIN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mixer_m_V_m_axi_decoder' (5#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:673]
INFO: [Synth 8-638] synthesizing module 'mixer_m_V_m_axi_reg_slice' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:295]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'mixer_m_V_m_axi_reg_slice' (6#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:295]
INFO: [Synth 8-638] synthesizing module 'mixer_m_V_m_axi_fifo__parameterized0' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:399]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mixer_m_V_m_axi_fifo__parameterized0' (6#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'mixer_m_V_m_axi_buffer' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:508]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mixer_m_V_m_axi_buffer' (7#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:508]
INFO: [Synth 8-638] synthesizing module 'mixer_m_V_m_axi_fifo__parameterized1' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:399]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mixer_m_V_m_axi_fifo__parameterized1' (7#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'mixer_m_V_m_axi_fifo__parameterized2' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:399]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mixer_m_V_m_axi_fifo__parameterized2' (7#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:399]
INFO: [Synth 8-256] done synthesizing module 'mixer_m_V_m_axi_write' (8#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:1536]
INFO: [Synth 8-638] synthesizing module 'mixer_m_V_m_axi_read' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:741]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'mixer_m_V_m_axi_buffer__parameterized0' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:508]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mixer_m_V_m_axi_buffer__parameterized0' (8#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:508]
INFO: [Synth 8-638] synthesizing module 'mixer_m_V_m_axi_reg_slice__parameterized0' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:295]
	Parameter N bound to: 18 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'mixer_m_V_m_axi_reg_slice__parameterized0' (8#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:295]
INFO: [Synth 8-256] done synthesizing module 'mixer_m_V_m_axi_read' (9#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:741]
INFO: [Synth 8-256] done synthesizing module 'mixer_m_V_m_axi' (10#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'mixer_mul_51ns_47bkb' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_47bkb.v:41]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 51 - type: integer 
	Parameter din1_WIDTH bound to: 47 - type: integer 
	Parameter dout_WIDTH bound to: 97 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mixer_mul_51ns_47bkb_Mul6S_0' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_47bkb.v:11]
INFO: [Synth 8-256] done synthesizing module 'mixer_mul_51ns_47bkb_Mul6S_0' (11#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_47bkb.v:11]
INFO: [Synth 8-256] done synthesizing module 'mixer_mul_51ns_47bkb' (12#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_47bkb.v:41]
INFO: [Synth 8-638] synthesizing module 'mixer_mul_51ns_48cud' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:41]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 51 - type: integer 
	Parameter din1_WIDTH bound to: 48 - type: integer 
	Parameter dout_WIDTH bound to: 98 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mixer_mul_51ns_48cud_Mul6S_1' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:11]
INFO: [Synth 8-256] done synthesizing module 'mixer_mul_51ns_48cud_Mul6S_1' (13#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:11]
INFO: [Synth 8-256] done synthesizing module 'mixer_mul_51ns_48cud' (14#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:41]
INFO: [Synth 8-638] synthesizing module 'mixer_sub_97ns_97dEe' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_sub_97ns_97dEe.v:98]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 97 - type: integer 
	Parameter din1_WIDTH bound to: 97 - type: integer 
	Parameter dout_WIDTH bound to: 97 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mixer_sub_97ns_97dEe_AddSubnS_0' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_sub_97ns_97dEe.v:11]
INFO: [Synth 8-638] synthesizing module 'mixer_sub_97ns_97dEe_AddSubnS_0_comb_adder' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_sub_97ns_97dEe.v:82]
	Parameter N bound to: 48 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mixer_sub_97ns_97dEe_AddSubnS_0_comb_adder' (15#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_sub_97ns_97dEe.v:82]
INFO: [Synth 8-638] synthesizing module 'mixer_sub_97ns_97dEe_AddSubnS_0_comb_adder__parameterized0' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_sub_97ns_97dEe.v:82]
	Parameter N bound to: 49 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mixer_sub_97ns_97dEe_AddSubnS_0_comb_adder__parameterized0' (15#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_sub_97ns_97dEe.v:82]
INFO: [Synth 8-256] done synthesizing module 'mixer_sub_97ns_97dEe_AddSubnS_0' (16#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_sub_97ns_97dEe.v:11]
INFO: [Synth 8-256] done synthesizing module 'mixer_sub_97ns_97dEe' (17#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_sub_97ns_97dEe.v:98]
INFO: [Synth 8-638] synthesizing module 'mixer_sub_98ns_98eOg' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_sub_98ns_98eOg.v:98]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 98 - type: integer 
	Parameter din1_WIDTH bound to: 98 - type: integer 
	Parameter dout_WIDTH bound to: 98 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mixer_sub_98ns_98eOg_AddSubnS_1' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_sub_98ns_98eOg.v:11]
INFO: [Synth 8-638] synthesizing module 'mixer_sub_98ns_98eOg_AddSubnS_1_comb_adder' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_sub_98ns_98eOg.v:82]
	Parameter N bound to: 49 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mixer_sub_98ns_98eOg_AddSubnS_1_comb_adder' (18#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_sub_98ns_98eOg.v:82]
INFO: [Synth 8-256] done synthesizing module 'mixer_sub_98ns_98eOg_AddSubnS_1' (19#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_sub_98ns_98eOg.v:11]
INFO: [Synth 8-256] done synthesizing module 'mixer_sub_98ns_98eOg' (20#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_sub_98ns_98eOg.v:98]
INFO: [Synth 8-638] synthesizing module 'mixer_mul_mul_16sfYi' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_mul_16sfYi.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mixer_mul_mul_16sfYi_DSP48_0' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_mul_16sfYi.v:4]
INFO: [Synth 8-256] done synthesizing module 'mixer_mul_mul_16sfYi_DSP48_0' (21#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_mul_16sfYi.v:4]
INFO: [Synth 8-256] done synthesizing module 'mixer_mul_mul_16sfYi' (22#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_mul_16sfYi.v:30]
INFO: [Synth 8-638] synthesizing module 'mixer_mul_mul_16ng8j' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_mul_16ng8j.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mixer_mul_mul_16ng8j_DSP48_1' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_mul_16ng8j.v:4]
INFO: [Synth 8-256] done synthesizing module 'mixer_mul_mul_16ng8j_DSP48_1' (23#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_mul_16ng8j.v:4]
INFO: [Synth 8-256] done synthesizing module 'mixer_mul_mul_16ng8j' (24#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_mul_16ng8j.v:30]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:1823]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:1825]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:1827]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:1829]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:1831]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:1833]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:1839]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:1855]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:1857]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:1859]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:1867]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:1869]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:1871]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:1873]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:1875]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:1877]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:1883]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:1943]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:1951]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:1959]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:1965]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:1973]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:1979]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:1981]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:2007]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:2009]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:2017]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:2025]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:2033]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:2041]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:2049]
INFO: [Synth 8-256] done synthesizing module 'mixer' (25#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:12]
INFO: [Synth 8-256] done synthesizing module 'pwm_mixer_0_1' (26#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_mixer_0_1/synth/pwm_mixer_0_1.v:56]
WARNING: [Synth 8-3331] design mixer_mul_mul_16ng8j_DSP48_1 has unconnected port rst
WARNING: [Synth 8-3331] design mixer_mul_mul_16sfYi_DSP48_0 has unconnected port rst
WARNING: [Synth 8-3331] design mixer_sub_98ns_98eOg_AddSubnS_1 has unconnected port reset
WARNING: [Synth 8-3331] design mixer_sub_97ns_97dEe_AddSubnS_0 has unconnected port reset
WARNING: [Synth 8-3331] design mixer_mul_51ns_48cud has unconnected port reset
WARNING: [Synth 8-3331] design mixer_mul_51ns_47bkb has unconnected port reset
WARNING: [Synth 8-3331] design mixer_m_V_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design mixer_m_V_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi has unconnected port I_ARLOCK[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1316.859 ; gain = 142.527 ; free physical = 195 ; free virtual = 9734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1316.859 ; gain = 142.527 ; free physical = 199 ; free virtual = 9738
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_mixer_0_1/constraints/mixer_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_mixer_0_1/constraints/mixer_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/pwm_mixer_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/pwm_mixer_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1680.875 ; gain = 2.000 ; free physical = 125 ; free virtual = 9467
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:58 . Memory (MB): peak = 1680.875 ; gain = 506.543 ; free physical = 229 ; free virtual = 9569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:58 . Memory (MB): peak = 1680.875 ; gain = 506.543 ; free physical = 229 ; free virtual = 9569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/pwm_mixer_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:59 . Memory (MB): peak = 1680.875 ; gain = 506.543 ; free physical = 231 ; free virtual = 9570
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element int_regs_in_V_shift_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_AXILiteS_s_axi.v:367]
WARNING: [Synth 8-6014] Unused sequential element throttl_cnt_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:723]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:500]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:591]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:487]
WARNING: [Synth 8-6014] Unused sequential element pout_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:485]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[5] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[6] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[7] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[8] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[9] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[10] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[11] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[12] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[13] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[14] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:1976]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.len_cnt_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:2361]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:591]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:589]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:1161]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.len_cnt_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:1379]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_mul_16sfYi.v:19]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_mul_16sfYi.v:20]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_mul_16ng8j.v:19]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_mul_16ng8j.v:20]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_mul_16ng8j.v:21]
INFO: [Synth 8-4471] merging register 'tmp_7_reg_1446_reg[14:0]' into 'p_shl_reg_1441_reg[14:0]' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:2055]
INFO: [Synth 8-4471] merging register 'tmp_20_reg_1456_reg[14:0]' into 'p_shl_reg_1441_reg[14:0]' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:1927]
INFO: [Synth 8-4471] merging register 'p_Val2_8_2_reg_1461_reg[14:0]' into 'p_shl_reg_1441_reg[14:0]' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:2011]
INFO: [Synth 8-4471] merging register 'p_Val2_8_8_reg_1495_reg[14:0]' into 'p_shl_reg_1441_reg[14:0]' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:2035]
INFO: [Synth 8-4471] merging register 'p_shl_cast2_reg_1506_reg[14:0]' into 'p_shl_reg_1441_reg[14:0]' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:1841]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_11_5_reg_1892_reg' and it is trimmed from '56' to '31' bits. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:1087]
WARNING: [Synth 8-3936] Found unconnected internal register 'neg_ti_reg_1877_reg' and it is trimmed from '49' to '34' bits. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:1225]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_11_1_reg_1671_reg' and it is trimmed from '56' to '31' bits. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:1126]
WARNING: [Synth 8-3936] Found unconnected internal register 'neg_ti2_reg_1637_reg' and it is trimmed from '49' to '34' bits. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:1201]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_11_3_reg_1856_reg' and it is trimmed from '56' to '31' bits. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:1043]
WARNING: [Synth 8-3936] Found unconnected internal register 'neg_ti4_reg_1820_reg' and it is trimmed from '49' to '34' bits. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:1213]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_11_2_reg_1799_reg' and it is trimmed from '56' to '31' bits. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:1108]
WARNING: [Synth 8-3936] Found unconnected internal register 'neg_ti3_reg_1779_reg' and it is trimmed from '49' to '34' bits. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:1207]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_11_4_reg_1727_reg' and it is trimmed from '56' to '31' bits. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:1144]
WARNING: [Synth 8-3936] Found unconnected internal register 'neg_ti9_reg_1702_reg' and it is trimmed from '49' to '34' bits. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:1219]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_s_8_reg_1753_reg' and it is trimmed from '56' to '31' bits. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:1066]
WARNING: [Synth 8-3936] Found unconnected internal register 'neg_ti1_reg_1712_reg' and it is trimmed from '49' to '34' bits. [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer.v:1195]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "regs_in_V_address0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phitmp_cast_fu_1096_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_Val2_5_fu_1107_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phitmp_1_cast_fu_931_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_Val2_12_1_fu_942_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phitmp_2_cast_fu_1201_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_Val2_12_2_fu_1212_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phitmp_4_cast_fu_1068_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_Val2_12_4_fu_1079_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phitmp_3_cast_fu_1270_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_Val2_12_3_fu_1281_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phitmp_5_cast_fu_1303_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_Val2_12_5_fu_1314_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:01:01 . Memory (MB): peak = 1680.875 ; gain = 506.543 ; free physical = 220 ; free virtual = 9559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     50 Bit       Adders := 11    
	   3 Input     49 Bit       Adders := 1     
	   2 Input     34 Bit       Adders := 6     
	   2 Input     33 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 9     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 9     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 10    
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               98 Bit    Registers := 30    
	               97 Bit    Registers := 6     
	               64 Bit    Registers := 6     
	               51 Bit    Registers := 6     
	               49 Bit    Registers := 17    
	               48 Bit    Registers := 6     
	               47 Bit    Registers := 1     
	               35 Bit    Registers := 3     
	               34 Bit    Registers := 6     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 32    
	               31 Bit    Registers := 8     
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 6     
	               18 Bit    Registers := 7     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 22    
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 6     
	                8 Bit    Registers := 9     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 109   
+---Multipliers : 
	                48x52  Multipliers := 5     
	                47x52  Multipliers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
	               4K Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 11    
	   2 Input     32 Bit        Muxes := 24    
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 6     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 11    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 6     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 35    
	   5 Input      2 Bit        Muxes := 9     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 84    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mixer_AXILiteS_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module mixer_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module mixer_m_V_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mixer_m_V_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mixer_m_V_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mixer_m_V_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mixer_m_V_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mixer_m_V_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mixer_m_V_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mixer_m_V_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module mixer_m_V_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mixer_m_V_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mixer_m_V_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 15    
Module mixer_mul_51ns_47bkb_Mul6S_0 
Detailed RTL Component Info : 
+---Registers : 
	               97 Bit    Registers := 4     
	               51 Bit    Registers := 1     
	               47 Bit    Registers := 1     
+---Multipliers : 
	                47x52  Multipliers := 1     
Module mixer_mul_51ns_48cud_Mul6S_1 
Detailed RTL Component Info : 
+---Registers : 
	               98 Bit    Registers := 4     
	               51 Bit    Registers := 1     
	               48 Bit    Registers := 1     
+---Multipliers : 
	                48x52  Multipliers := 1     
Module mixer_sub_97ns_97dEe_AddSubnS_0_comb_adder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     49 Bit       Adders := 1     
Module mixer_sub_97ns_97dEe_AddSubnS_0_comb_adder__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     50 Bit       Adders := 1     
Module mixer_sub_97ns_97dEe_AddSubnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               49 Bit    Registers := 2     
	               48 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mixer_sub_98ns_98eOg_AddSubnS_1_comb_adder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     50 Bit       Adders := 1     
Module mixer_sub_98ns_98eOg_AddSubnS_1 
Detailed RTL Component Info : 
+---Registers : 
	               49 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module mixer_mul_mul_16sfYi_DSP48_0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module mixer_mul_mul_16ng8j_DSP48_1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module mixer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 6     
	   2 Input     33 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               98 Bit    Registers := 10    
	               97 Bit    Registers := 2     
	               34 Bit    Registers := 6     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 16    
	               31 Bit    Registers := 8     
	               19 Bit    Registers := 6     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 18    
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 40    
+---Muxes : 
	   2 Input     34 Bit        Muxes := 11    
	   2 Input     31 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element throttl_cnt_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:723]
WARNING: [Synth 8-6014] Unused sequential element buff_wdata/usedw_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:589]
WARNING: [Synth 8-6014] Unused sequential element fifo_resp/pout_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:485]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:1976]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.len_cnt_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:2361]
WARNING: [Synth 8-6014] Unused sequential element fifo_rctl/q_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:437]
WARNING: [Synth 8-6014] Unused sequential element buff_rdata/usedw_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:589]
WARNING: [Synth 8-6014] Unused sequential element fifo_rctl/pout_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:485]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:1161]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.len_cnt_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_m_V_m_axi.v:1379]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 9 [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:27]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 9 [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:27]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 9 [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:27]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 9 [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:27]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 9 [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_47bkb.v:27]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 9 [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:27]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff0_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_47bkb.v:32]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff1_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_47bkb.v:33]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff2_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_47bkb.v:34]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:32]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:33]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:34]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:32]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:33]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:34]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:32]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:33]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:34]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:32]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:33]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:34]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:32]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:33]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:34]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:32]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:32]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:32]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:32]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:32]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:32]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:32]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:32]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:32]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:32]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:32]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:32]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:32]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:32]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:32]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:32]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff0_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_47bkb.v:32]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff0_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_47bkb.v:32]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff0_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_47bkb.v:32]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff0_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_47bkb.v:32]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:32]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:32]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:32]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:32]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:32]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:33]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:33]
WARNING: [Synth 8-6014] Unused sequential element mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg was removed.  [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/146e/hdl/verilog/mixer_mul_51ns_48cud.v:33]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mixer_mul_mul_16sfYi_U13/mixer_mul_mul_16sfYi_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mixer_mul_mul_16sfYi_U13/mixer_mul_mul_16sfYi_DSP48_0_U/b_reg_reg is absorbed into DSP mixer_mul_mul_16sfYi_U13/mixer_mul_mul_16sfYi_DSP48_0_U/p_reg_reg.
DSP Report: register mixer_mul_mul_16sfYi_U13/mixer_mul_mul_16sfYi_DSP48_0_U/a_reg_reg is absorbed into DSP mixer_mul_mul_16sfYi_U13/mixer_mul_mul_16sfYi_DSP48_0_U/p_reg_reg.
DSP Report: register mixer_mul_mul_16sfYi_U13/mixer_mul_mul_16sfYi_DSP48_0_U/p_reg_reg is absorbed into DSP mixer_mul_mul_16sfYi_U13/mixer_mul_mul_16sfYi_DSP48_0_U/p_reg_reg.
DSP Report: operator mixer_mul_mul_16sfYi_U13/mixer_mul_mul_16sfYi_DSP48_0_U/p_reg_reg0 is absorbed into DSP mixer_mul_mul_16sfYi_U13/mixer_mul_mul_16sfYi_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mixer_mul_mul_16ng8j_U14/mixer_mul_mul_16ng8j_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mixer_mul_mul_16ng8j_U14/mixer_mul_mul_16ng8j_DSP48_1_U/b_reg_reg is absorbed into DSP mixer_mul_mul_16ng8j_U14/mixer_mul_mul_16ng8j_DSP48_1_U/p_reg_reg.
DSP Report: register A is absorbed into DSP mixer_mul_mul_16ng8j_U14/mixer_mul_mul_16ng8j_DSP48_1_U/p_reg_reg.
DSP Report: register mixer_mul_mul_16ng8j_U14/mixer_mul_mul_16ng8j_DSP48_1_U/p_reg_reg is absorbed into DSP mixer_mul_mul_16ng8j_U14/mixer_mul_mul_16ng8j_DSP48_1_U/p_reg_reg.
DSP Report: operator mixer_mul_mul_16ng8j_U14/mixer_mul_mul_16ng8j_DSP48_1_U/p_reg_reg0 is absorbed into DSP mixer_mul_mul_16ng8j_U14/mixer_mul_mul_16ng8j_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg, operation Mode is: (A''*B'')'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: operator mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: operator mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: Generating DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: register mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: operator mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: operator mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: Generating DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: register mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: register mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: operator mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: operator mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: Generating DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: register mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: register mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: register mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: operator mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: operator mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: Generating DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: operator mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: operator mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: Generating DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: register mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: operator mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: operator mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: Generating DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: register mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: register mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: operator mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: operator mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: Generating DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: register mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: register mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: register mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: operator mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: operator mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: Generating DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: operator mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: operator mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: Generating DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg, operation Mode is: (A''*B'')'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: operator mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: operator mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: Generating DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: register mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: operator mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: operator mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: Generating DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: register mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: register mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: operator mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: operator mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: Generating DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: register mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: register mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: register mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: operator mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: operator mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: Generating DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: operator mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: operator mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: Generating DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: register mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: operator mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: operator mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: Generating DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: register mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: register mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: operator mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: operator mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: Generating DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: register mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: register mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: register mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: operator mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: operator mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: Generating DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: operator mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: operator mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: Generating DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg, operation Mode is: (A''*B'')'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: operator mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: operator mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: Generating DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: register mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: operator mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: operator mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: Generating DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: register mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: register mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: operator mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: operator mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: Generating DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: register mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: register mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: register mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: operator mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: operator mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: Generating DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: operator mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: operator mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: Generating DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: register mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: operator mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: operator mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: Generating DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: register mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: register mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: operator mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: operator mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: Generating DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: register mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: register mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: register mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: operator mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: operator mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: Generating DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: operator mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: operator mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: Generating DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg, operation Mode is: (A''*B'')'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: operator mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: operator mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: Generating DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: register mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: operator mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: operator mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: Generating DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: register mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: register mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: operator mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: operator mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: Generating DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: register mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: register mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: register mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: operator mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: operator mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: Generating DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: operator mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: operator mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: Generating DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: register mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: operator mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: operator mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: Generating DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: register mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: register mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: operator mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: operator mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: Generating DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: register mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: register mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: register mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: operator mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: operator mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: Generating DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: operator mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: operator mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: Generating DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff2_reg, operation Mode is: (A''*B'')'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff2_reg.
DSP Report: register mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff0_reg is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff2_reg.
DSP Report: register mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff0_reg is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff2_reg.
DSP Report: register mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff2_reg is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff2_reg.
DSP Report: register mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff1_reg is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff2_reg.
DSP Report: operator mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/tmp_product is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff2_reg.
DSP Report: operator mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/tmp_product is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff2_reg.
DSP Report: Generating DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff0_reg.
DSP Report: register mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff0_reg is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff0_reg.
DSP Report: operator mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/tmp_product is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff0_reg.
DSP Report: operator mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/tmp_product is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff0_reg.
DSP Report: Generating DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff1_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff1_reg.
DSP Report: register mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff1_reg is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff1_reg.
DSP Report: register mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff0_reg is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff1_reg.
DSP Report: operator mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/tmp_product is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff1_reg.
DSP Report: operator mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/tmp_product is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff1_reg.
DSP Report: Generating DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/tmp_product.
DSP Report: register mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff0_reg is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/tmp_product.
DSP Report: register mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff0_reg is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/tmp_product.
DSP Report: register mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff1_reg is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/tmp_product.
DSP Report: operator mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/tmp_product is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/tmp_product.
DSP Report: operator mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/tmp_product is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/tmp_product.
DSP Report: Generating DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff2_reg.
DSP Report: register mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff0_reg is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff2_reg.
DSP Report: register mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff0_reg is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff2_reg.
DSP Report: register mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff2_reg is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff2_reg.
DSP Report: register mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff1_reg is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff2_reg.
DSP Report: operator mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/tmp_product is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff2_reg.
DSP Report: operator mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/tmp_product is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff2_reg.
DSP Report: Generating DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff0_reg.
DSP Report: register mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff0_reg is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff0_reg.
DSP Report: operator mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/tmp_product is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff0_reg.
DSP Report: operator mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/tmp_product is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff0_reg.
DSP Report: Generating DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff1_reg.
DSP Report: register mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff1_reg is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff1_reg.
DSP Report: register mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff0_reg is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff1_reg.
DSP Report: operator mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/tmp_product is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff1_reg.
DSP Report: operator mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/tmp_product is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff1_reg.
DSP Report: Generating DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/tmp_product, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/tmp_product.
DSP Report: register mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff0_reg is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/tmp_product.
DSP Report: register mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff0_reg is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/tmp_product.
DSP Report: register mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff1_reg is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/tmp_product.
DSP Report: operator mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/tmp_product is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/tmp_product.
DSP Report: operator mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/tmp_product is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/tmp_product.
DSP Report: Generating DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff2_reg.
DSP Report: register mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff0_reg is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff2_reg.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff2_reg.
DSP Report: register mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff0_reg is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff2_reg.
DSP Report: register mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff2_reg is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff2_reg.
DSP Report: register mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff1_reg is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff2_reg.
DSP Report: operator mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/tmp_product is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff2_reg.
DSP Report: operator mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/tmp_product is absorbed into DSP mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff2_reg.
DSP Report: Generating DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg, operation Mode is: (A''*B'')'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: operator mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: operator mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: Generating DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: register mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: operator mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: operator mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: Generating DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: register mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: register mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: operator mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: operator mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: Generating DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: register mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: register mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: register mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: operator mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: operator mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: Generating DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: operator mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: operator mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: Generating DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: register mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: operator mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: operator mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg.
DSP Report: Generating DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: register mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: register mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: operator mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: operator mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg.
DSP Report: Generating DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: register mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: register mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: register mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: operator mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: operator mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product.
DSP Report: Generating DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register A is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register B is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff0_reg is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: register mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff1_reg is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: operator mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
DSP Report: operator mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/tmp_product is absorbed into DSP mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff2_reg.
WARNING: [Synth 8-3331] design mixer_sub_98ns_98eOg has unconnected port reset
WARNING: [Synth 8-3331] design mixer_sub_97ns_97dEe has unconnected port reset
WARNING: [Synth 8-3331] design mixer_m_V_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design mixer_m_V_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design mixer_m_V_m_axi has unconnected port I_ARLOCK[0]
INFO: [Synth 8-3971] The signal int_regs_in_V/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_8_s_reg_1513_reg[32]' (FDE) to 'inst/tmp_46_reg_1518_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_8_2_reg_1461_reg[31]' (FDE) to 'inst/tmp_74_reg_1466_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_8_4_reg_1549_reg[32]' (FDE) to 'inst/tmp_78_reg_1554_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_8_6_reg_1560_reg[32]' (FDE) to 'inst/tmp_82_reg_1565_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_8_8_reg_1495_reg[32]' (FDE) to 'inst/tmp_86_reg_1500_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_8_1_reg_1571_reg[32]' (FDE) to 'inst/tmp_90_reg_1576_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/mul1_reg_1617_reg[66]' (FDE) to 'inst/tmp_49_reg_1622_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/mul1_reg_1617_reg[67]' (FDE) to 'inst/tmp_49_reg_1622_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/mul1_reg_1617_reg[68]' (FDE) to 'inst/tmp_49_reg_1622_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/mul1_reg_1617_reg[69]' (FDE) to 'inst/tmp_49_reg_1622_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/mul1_reg_1617_reg[70]' (FDE) to 'inst/tmp_49_reg_1622_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/mul1_reg_1617_reg[71]' (FDE) to 'inst/tmp_49_reg_1622_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/mul1_reg_1617_reg[72]' (FDE) to 'inst/tmp_49_reg_1622_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/mul1_reg_1617_reg[73]' (FDE) to 'inst/tmp_49_reg_1622_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/mul1_reg_1617_reg[74]' (FDE) to 'inst/tmp_49_reg_1622_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/mul1_reg_1617_reg[75]' (FDE) to 'inst/tmp_49_reg_1622_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/mul1_reg_1617_reg[76]' (FDE) to 'inst/tmp_49_reg_1622_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/mul1_reg_1617_reg[77]' (FDE) to 'inst/tmp_49_reg_1622_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/mul1_reg_1617_reg[78]' (FDE) to 'inst/tmp_49_reg_1622_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/mul1_reg_1617_reg[79]' (FDE) to 'inst/tmp_49_reg_1622_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/mul1_reg_1617_reg[80]' (FDE) to 'inst/tmp_49_reg_1622_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/mul1_reg_1617_reg[81]' (FDE) to 'inst/tmp_49_reg_1622_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/mul1_reg_1617_reg[82]' (FDE) to 'inst/tmp_49_reg_1622_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/mul1_reg_1617_reg[83]' (FDE) to 'inst/tmp_49_reg_1622_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/mul1_reg_1617_reg[84]' (FDE) to 'inst/tmp_49_reg_1622_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/mul1_reg_1617_reg[85]' (FDE) to 'inst/tmp_49_reg_1622_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/mul1_reg_1617_reg[86]' (FDE) to 'inst/tmp_49_reg_1622_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/mul1_reg_1617_reg[87]' (FDE) to 'inst/tmp_49_reg_1622_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/mul1_reg_1617_reg[88]' (FDE) to 'inst/tmp_49_reg_1622_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/mul1_reg_1617_reg[89]' (FDE) to 'inst/tmp_49_reg_1622_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/mul1_reg_1617_reg[90]' (FDE) to 'inst/tmp_49_reg_1622_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/mul1_reg_1617_reg[91]' (FDE) to 'inst/tmp_49_reg_1622_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/mul1_reg_1617_reg[92]' (FDE) to 'inst/tmp_49_reg_1622_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/mul1_reg_1617_reg[93]' (FDE) to 'inst/tmp_49_reg_1622_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/mul1_reg_1617_reg[94]' (FDE) to 'inst/tmp_49_reg_1622_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/mul1_reg_1617_reg[95]' (FDE) to 'inst/tmp_49_reg_1622_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/mul1_reg_1617_reg[96]' (FDE) to 'inst/tmp_49_reg_1622_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/mul1_reg_1617_reg[97]' (FDE) to 'inst/tmp_49_reg_1622_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mul2_reg_1592_reg[66]' (FDE) to 'inst/tmp_76_reg_1597_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/mul2_reg_1592_reg[67]' (FDE) to 'inst/tmp_76_reg_1597_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/mul2_reg_1592_reg[68]' (FDE) to 'inst/tmp_76_reg_1597_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/mul2_reg_1592_reg[69]' (FDE) to 'inst/tmp_76_reg_1597_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/mul2_reg_1592_reg[70]' (FDE) to 'inst/tmp_76_reg_1597_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/mul2_reg_1592_reg[71]' (FDE) to 'inst/tmp_76_reg_1597_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/mul2_reg_1592_reg[72]' (FDE) to 'inst/tmp_76_reg_1597_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/mul2_reg_1592_reg[73]' (FDE) to 'inst/tmp_76_reg_1597_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/mul2_reg_1592_reg[74]' (FDE) to 'inst/tmp_76_reg_1597_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/mul2_reg_1592_reg[75]' (FDE) to 'inst/tmp_76_reg_1597_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/mul2_reg_1592_reg[76]' (FDE) to 'inst/tmp_76_reg_1597_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/mul2_reg_1592_reg[77]' (FDE) to 'inst/tmp_76_reg_1597_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/mul2_reg_1592_reg[78]' (FDE) to 'inst/tmp_76_reg_1597_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/mul2_reg_1592_reg[79]' (FDE) to 'inst/tmp_76_reg_1597_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/mul2_reg_1592_reg[80]' (FDE) to 'inst/tmp_76_reg_1597_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/mul2_reg_1592_reg[81]' (FDE) to 'inst/tmp_76_reg_1597_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/mul2_reg_1592_reg[82]' (FDE) to 'inst/tmp_76_reg_1597_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/mul2_reg_1592_reg[83]' (FDE) to 'inst/tmp_76_reg_1597_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/mul2_reg_1592_reg[84]' (FDE) to 'inst/tmp_76_reg_1597_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/mul2_reg_1592_reg[85]' (FDE) to 'inst/tmp_76_reg_1597_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/mul2_reg_1592_reg[86]' (FDE) to 'inst/tmp_76_reg_1597_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/mul2_reg_1592_reg[87]' (FDE) to 'inst/tmp_76_reg_1597_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/mul2_reg_1592_reg[88]' (FDE) to 'inst/tmp_76_reg_1597_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/mul2_reg_1592_reg[89]' (FDE) to 'inst/tmp_76_reg_1597_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/mul2_reg_1592_reg[90]' (FDE) to 'inst/tmp_76_reg_1597_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/mul2_reg_1592_reg[91]' (FDE) to 'inst/tmp_76_reg_1597_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/mul2_reg_1592_reg[92]' (FDE) to 'inst/tmp_76_reg_1597_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/mul2_reg_1592_reg[93]' (FDE) to 'inst/tmp_76_reg_1597_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/mul2_reg_1592_reg[94]' (FDE) to 'inst/tmp_76_reg_1597_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/mul2_reg_1592_reg[95]' (FDE) to 'inst/tmp_76_reg_1597_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/mul2_reg_1592_reg[96]' (FDE) to 'inst/tmp_76_reg_1597_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/mul4_reg_1642_reg[66]' (FDE) to 'inst/tmp_80_reg_1647_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/mul4_reg_1642_reg[67]' (FDE) to 'inst/tmp_80_reg_1647_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/mul4_reg_1642_reg[68]' (FDE) to 'inst/tmp_80_reg_1647_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/mul4_reg_1642_reg[69]' (FDE) to 'inst/tmp_80_reg_1647_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/mul4_reg_1642_reg[70]' (FDE) to 'inst/tmp_80_reg_1647_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/mul4_reg_1642_reg[71]' (FDE) to 'inst/tmp_80_reg_1647_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/mul4_reg_1642_reg[72]' (FDE) to 'inst/tmp_80_reg_1647_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/mul4_reg_1642_reg[73]' (FDE) to 'inst/tmp_80_reg_1647_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/mul4_reg_1642_reg[74]' (FDE) to 'inst/tmp_80_reg_1647_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/mul4_reg_1642_reg[75]' (FDE) to 'inst/tmp_80_reg_1647_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/mul4_reg_1642_reg[76]' (FDE) to 'inst/tmp_80_reg_1647_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/mul4_reg_1642_reg[77]' (FDE) to 'inst/tmp_80_reg_1647_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/mul4_reg_1642_reg[78]' (FDE) to 'inst/tmp_80_reg_1647_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/mul4_reg_1642_reg[79]' (FDE) to 'inst/tmp_80_reg_1647_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/mul4_reg_1642_reg[80]' (FDE) to 'inst/tmp_80_reg_1647_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/mul4_reg_1642_reg[81]' (FDE) to 'inst/tmp_80_reg_1647_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/mul4_reg_1642_reg[82]' (FDE) to 'inst/tmp_80_reg_1647_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/mul4_reg_1642_reg[83]' (FDE) to 'inst/tmp_80_reg_1647_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/mul4_reg_1642_reg[84]' (FDE) to 'inst/tmp_80_reg_1647_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/mul4_reg_1642_reg[85]' (FDE) to 'inst/tmp_80_reg_1647_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/mul4_reg_1642_reg[86]' (FDE) to 'inst/tmp_80_reg_1647_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/mul4_reg_1642_reg[87]' (FDE) to 'inst/tmp_80_reg_1647_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/mul4_reg_1642_reg[88]' (FDE) to 'inst/tmp_80_reg_1647_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/mul4_reg_1642_reg[89]' (FDE) to 'inst/tmp_80_reg_1647_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/mul4_reg_1642_reg[90]' (FDE) to 'inst/tmp_80_reg_1647_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/mul4_reg_1642_reg[91]' (FDE) to 'inst/tmp_80_reg_1647_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/mul4_reg_1642_reg[92]' (FDE) to 'inst/tmp_80_reg_1647_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/mul4_reg_1642_reg[93]' (FDE) to 'inst/tmp_80_reg_1647_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/mul4_reg_1642_reg[94]' (FDE) to 'inst/tmp_80_reg_1647_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/mul4_reg_1642_reg[95]' (FDE) to 'inst/tmp_80_reg_1647_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/mul4_reg_1642_reg[96]' (FDE) to 'inst/tmp_80_reg_1647_reg[30]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_Val2_4_cast_reg_1472_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_Val2_4_cast_reg_1472_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_Val2_4_cast_reg_1472_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_Val2_4_cast_reg_1472_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_Val2_4_cast_reg_1472_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_Val2_4_cast_reg_1472_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_Val2_4_cast_reg_1472_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_Val2_4_cast_reg_1472_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_Val2_4_cast_reg_1472_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_Val2_4_cast_reg_1472_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_Val2_4_cast_reg_1472_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_Val2_4_cast_reg_1472_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_Val2_4_cast_reg_1472_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_Val2_4_cast_reg_1472_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_sub_97ns_97dEe_U7/\mixer_sub_97ns_97dEe_AddSubnS_0_U/ain_s1_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_shl_reg_1441_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_shl_reg_1441_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_shl_reg_1441_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_shl_reg_1441_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_shl_reg_1441_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_shl_reg_1441_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_shl_reg_1441_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_shl_reg_1441_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_shl_reg_1441_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_shl_reg_1441_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_shl_reg_1441_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_shl_reg_1441_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_shl_reg_1441_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_shl_reg_1441_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_shl_reg_1441_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/mixer_m_V_m_axi_U/\bus_write/rs_wreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mixer_m_V_m_axi_U/\bus_write/rs_wreq/data_p2_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_16_cast_reg_1662_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_16_cast_reg_1662_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_16_cast_reg_1662_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_16_cast_reg_1662_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_16_cast_reg_1662_reg[4] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[33]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[31]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[30]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[33]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[31]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[30]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[31]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[1]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[0]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/align_len_reg[0]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_reg[0]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[0]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[0]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[7]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[4]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[0]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.pad_oh_reg_reg[0]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_end_buf_reg[0]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[1]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[0]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/waddr_reg[7]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/waddr_reg[6]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/waddr_reg[5]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/waddr_reg[4]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/waddr_reg[3]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/waddr_reg[2]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/waddr_reg[1]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/waddr_reg[0]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.fifo_burst/pout_reg[2]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.fifo_burst/pout_reg[1]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.fifo_burst/pout_reg[0]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.fifo_burst/full_n_reg) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.fifo_burst/data_vld_reg) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.fifo_burst/empty_n_reg) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.fifo_burst/q_reg[9]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.fifo_burst/q_reg[8]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.fifo_burst/q_reg[7]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.fifo_burst/q_reg[6]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.fifo_burst/q_reg[5]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.fifo_burst/q_reg[4]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.fifo_burst/q_reg[3]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.fifo_burst/q_reg[2]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.fifo_burst/q_reg[1]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.fifo_burst/q_reg[0]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/full_n_reg) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/state_reg[1]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/state_reg[0]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/s_ready_t_reg) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[63]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[62]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[61]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[60]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[59]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[58]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[57]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[56]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[55]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[54]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[53]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[52]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[51]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[50]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[49]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[48]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[47]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[46]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[45]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[44]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[43]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[42]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[41]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[40]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[39]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[38]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[37]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[36]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[35]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[34]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[33]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[32]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[31]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[30]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[29]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[28]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[27]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[26]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[25]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[24]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[23]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[22]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[21]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[20]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[19]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[18]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[17]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[16]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[15]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[14]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[13]) is unused and will be removed from module mixer_m_V_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[12]) is unused and will be removed from module mixer_m_V_m_axi.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:01:14 . Memory (MB): peak = 1680.875 ; gain = 506.543 ; free physical = 179 ; free virtual = 9526
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|mixer_AXILiteS_s_axi_ram: | gen_write[1].mem_reg | 2 x 32(READ_FIRST)     | W | R | 2 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|mixer_m_V_m_axi_buffer:   | mem_reg              | 256 x 18(READ_FIRST)   | W |   | 256 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+--------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mixer_mul_mul_16sfYi_DSP48_0 | (A2*B2)'              | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mixer_mul_mul_16ng8j_DSP48_1 | (A2*B2)'              | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mixer                        | (A''*B'')'            | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mixer                        | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mixer                        | (PCIN+(A2*B2)')'      | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mixer                        | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|mixer                        | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mixer                        | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mixer                        | (PCIN>>17)+(A2*B2)'   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mixer                        | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|mixer                        | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mixer                        | (A''*B'')'            | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mixer                        | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mixer                        | (PCIN+(A2*B2)')'      | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mixer                        | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|mixer                        | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mixer                        | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mixer                        | (PCIN>>17)+(A2*B2)'   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mixer                        | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|mixer                        | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mixer                        | (A''*B'')'            | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mixer                        | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mixer                        | (PCIN+(A2*B2)')'      | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mixer                        | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|mixer                        | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mixer                        | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mixer                        | (PCIN>>17)+(A2*B2)'   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mixer                        | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|mixer                        | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mixer                        | (A''*B'')'            | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mixer                        | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mixer                        | (PCIN+(A2*B2)')'      | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mixer                        | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|mixer                        | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mixer                        | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mixer                        | (PCIN>>17)+(A2*B2)'   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mixer                        | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|mixer                        | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mixer                        | (A''*B'')'            | 18     | 13     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mixer                        | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mixer                        | (PCIN+(A2*B2)')'      | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mixer                        | (PCIN>>17)+(A''*B'')' | 18     | 13     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|mixer                        | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mixer                        | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mixer                        | (PCIN>>17)+(A2*B2)'   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mixer                        | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|mixer                        | (PCIN>>17)+(A''*B'')' | 18     | 13     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mixer                        | (A''*B'')'            | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mixer                        | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mixer                        | (PCIN+(A2*B2)')'      | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mixer                        | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|mixer                        | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mixer                        | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mixer                        | (PCIN>>17)+(A2*B2)'   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mixer                        | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|mixer                        | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+-----------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:01:28 . Memory (MB): peak = 1695.875 ; gain = 521.543 ; free physical = 149 ; free virtual = 9359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:30 . Memory (MB): peak = 1711.875 ; gain = 537.543 ; free physical = 137 ; free virtual = 9342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|mixer_AXILiteS_s_axi_ram: | gen_write[1].mem_reg | 2 x 32(READ_FIRST)     | W | R | 2 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|mixer_m_V_m_axi_buffer:   | mem_reg              | 256 x 18(READ_FIRST)   | W |   | 256 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+--------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/mixer_AXILiteS_s_axi_U/int_regs_in_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/mixer_AXILiteS_s_axi_U/int_regs_in_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:01:33 . Memory (MB): peak = 1749.883 ; gain = 575.551 ; free physical = 155 ; free virtual = 9335
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:01:34 . Memory (MB): peak = 1749.883 ; gain = 575.551 ; free physical = 152 ; free virtual = 9336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:01:34 . Memory (MB): peak = 1749.883 ; gain = 575.551 ; free physical = 152 ; free virtual = 9336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:01:35 . Memory (MB): peak = 1749.883 ; gain = 575.551 ; free physical = 156 ; free virtual = 9336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:01:35 . Memory (MB): peak = 1749.883 ; gain = 575.551 ; free physical = 156 ; free virtual = 9336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:35 . Memory (MB): peak = 1749.883 ; gain = 575.551 ; free physical = 155 ; free virtual = 9335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:01:35 . Memory (MB): peak = 1749.883 ; gain = 575.551 ; free physical = 155 ; free virtual = 9335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|mixer       | mixer_mul_51ns_48cud_U6/mixer_mul_51ns_48cud_Mul6S_1_U/buff3_reg[16] | 3      | 17    | NO           | YES                | NO                | 17     | 0       | 
|mixer       | mixer_mul_51ns_48cud_U2/mixer_mul_51ns_48cud_Mul6S_1_U/buff3_reg[16] | 3      | 17    | NO           | YES                | NO                | 17     | 0       | 
|mixer       | mixer_mul_51ns_48cud_U5/mixer_mul_51ns_48cud_Mul6S_1_U/buff3_reg[16] | 3      | 17    | NO           | YES                | NO                | 17     | 0       | 
|mixer       | mixer_mul_51ns_48cud_U4/mixer_mul_51ns_48cud_Mul6S_1_U/buff3_reg[16] | 3      | 17    | NO           | YES                | NO                | 17     | 0       | 
|mixer       | mixer_mul_51ns_47bkb_U1/mixer_mul_51ns_47bkb_Mul6S_0_U/buff3_reg[16] | 3      | 17    | NO           | YES                | NO                | 17     | 0       | 
|mixer       | mixer_mul_51ns_48cud_U3/mixer_mul_51ns_48cud_Mul6S_1_U/buff3_reg[16] | 3      | 17    | NO           | YES                | NO                | 17     | 0       | 
+------------+----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 8      | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 8      | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 16     | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   466|
|2     |DSP48E1   |    14|
|3     |DSP48E1_1 |    18|
|4     |DSP48E1_2 |    12|
|5     |DSP48E1_3 |    12|
|6     |LUT1      |  1143|
|7     |LUT2      |   607|
|8     |LUT3      |   524|
|9     |LUT4      |   312|
|10    |LUT5      |    89|
|11    |LUT6      |   308|
|12    |RAMB18E1  |     1|
|13    |RAMB36E1  |     1|
|14    |SRL16E    |   116|
|15    |FDRE      |  3346|
|16    |FDSE      |    25|
+------+----------+------+

Report Instance Areas: 
+------+----------------------------------------+-----------------------------------------------------------+------+
|      |Instance                                |Module                                                     |Cells |
+------+----------------------------------------+-----------------------------------------------------------+------+
|1     |top                                     |                                                           |  6994|
|2     |  inst                                  |mixer                                                      |  6994|
|3     |    mixer_AXILiteS_s_axi_U              |mixer_AXILiteS_s_axi                                       |   150|
|4     |      int_regs_in_V                     |mixer_AXILiteS_s_axi_ram                                   |    39|
|5     |    mixer_m_V_m_axi_U                   |mixer_m_V_m_axi                                            |   842|
|6     |      bus_read                          |mixer_m_V_m_axi_read                                       |    41|
|7     |        buff_rdata                      |mixer_m_V_m_axi_buffer__parameterized0                     |    31|
|8     |        rs_rdata                        |mixer_m_V_m_axi_reg_slice__parameterized0                  |     6|
|9     |      bus_write                         |mixer_m_V_m_axi_write                                      |   782|
|10    |        buff_wdata                      |mixer_m_V_m_axi_buffer                                     |   197|
|11    |        \bus_wide_gen.fifo_burst        |mixer_m_V_m_axi_fifo                                       |   108|
|12    |        fifo_resp                       |mixer_m_V_m_axi_fifo__parameterized1                       |    26|
|13    |        fifo_resp_to_user               |mixer_m_V_m_axi_fifo__parameterized2                       |    73|
|14    |        fifo_wreq                       |mixer_m_V_m_axi_fifo__parameterized0                       |    40|
|15    |        rs_wreq                         |mixer_m_V_m_axi_reg_slice                                  |    31|
|16    |      wreq_throttl                      |mixer_m_V_m_axi_throttl                                    |    19|
|17    |    mixer_mul_51ns_47bkb_U1             |mixer_mul_51ns_47bkb                                       |   344|
|18    |      mixer_mul_51ns_47bkb_Mul6S_0_U    |mixer_mul_51ns_47bkb_Mul6S_0                               |   344|
|19    |    mixer_mul_51ns_48cud_U2             |mixer_mul_51ns_48cud                                       |   348|
|20    |      mixer_mul_51ns_48cud_Mul6S_1_U    |mixer_mul_51ns_48cud_Mul6S_1_19                            |   348|
|21    |    mixer_mul_51ns_48cud_U3             |mixer_mul_51ns_48cud_0                                     |   333|
|22    |      mixer_mul_51ns_48cud_Mul6S_1_U    |mixer_mul_51ns_48cud_Mul6S_1_18                            |   333|
|23    |    mixer_mul_51ns_48cud_U4             |mixer_mul_51ns_48cud_1                                     |   333|
|24    |      mixer_mul_51ns_48cud_Mul6S_1_U    |mixer_mul_51ns_48cud_Mul6S_1_17                            |   333|
|25    |    mixer_mul_51ns_48cud_U5             |mixer_mul_51ns_48cud_2                                     |   333|
|26    |      mixer_mul_51ns_48cud_Mul6S_1_U    |mixer_mul_51ns_48cud_Mul6S_1_16                            |   333|
|27    |    mixer_mul_51ns_48cud_U6             |mixer_mul_51ns_48cud_3                                     |   333|
|28    |      mixer_mul_51ns_48cud_Mul6S_1_U    |mixer_mul_51ns_48cud_Mul6S_1                               |   333|
|29    |    mixer_mul_mul_16ng8j_U14            |mixer_mul_mul_16ng8j                                       |    17|
|30    |      mixer_mul_mul_16ng8j_DSP48_1_U    |mixer_mul_mul_16ng8j_DSP48_1                               |    17|
|31    |    mixer_mul_mul_16sfYi_U13            |mixer_mul_mul_16sfYi                                       |    17|
|32    |      mixer_mul_mul_16sfYi_DSP48_0_U    |mixer_mul_mul_16sfYi_DSP48_0                               |    17|
|33    |    mixer_sub_97ns_97dEe_U7             |mixer_sub_97ns_97dEe                                       |   172|
|34    |      mixer_sub_97ns_97dEe_AddSubnS_0_U |mixer_sub_97ns_97dEe_AddSubnS_0                            |   172|
|35    |        u2                              |mixer_sub_97ns_97dEe_AddSubnS_0_comb_adder__parameterized0 |    13|
|36    |    mixer_sub_98ns_98eOg_U10            |mixer_sub_98ns_98eOg                                       |   174|
|37    |      mixer_sub_98ns_98eOg_AddSubnS_1_U |mixer_sub_98ns_98eOg_AddSubnS_1_14                         |   174|
|38    |        u2                              |mixer_sub_98ns_98eOg_AddSubnS_1_comb_adder_15              |    13|
|39    |    mixer_sub_98ns_98eOg_U11            |mixer_sub_98ns_98eOg_4                                     |   174|
|40    |      mixer_sub_98ns_98eOg_AddSubnS_1_U |mixer_sub_98ns_98eOg_AddSubnS_1_12                         |   174|
|41    |        u2                              |mixer_sub_98ns_98eOg_AddSubnS_1_comb_adder_13              |    13|
|42    |    mixer_sub_98ns_98eOg_U12            |mixer_sub_98ns_98eOg_5                                     |   174|
|43    |      mixer_sub_98ns_98eOg_AddSubnS_1_U |mixer_sub_98ns_98eOg_AddSubnS_1_10                         |   174|
|44    |        u2                              |mixer_sub_98ns_98eOg_AddSubnS_1_comb_adder_11              |    13|
|45    |    mixer_sub_98ns_98eOg_U8             |mixer_sub_98ns_98eOg_6                                     |   174|
|46    |      mixer_sub_98ns_98eOg_AddSubnS_1_U |mixer_sub_98ns_98eOg_AddSubnS_1_8                          |   174|
|47    |        u2                              |mixer_sub_98ns_98eOg_AddSubnS_1_comb_adder_9               |    13|
|48    |    mixer_sub_98ns_98eOg_U9             |mixer_sub_98ns_98eOg_7                                     |   174|
|49    |      mixer_sub_98ns_98eOg_AddSubnS_1_U |mixer_sub_98ns_98eOg_AddSubnS_1                            |   174|
|50    |        u2                              |mixer_sub_98ns_98eOg_AddSubnS_1_comb_adder                 |    13|
+------+----------------------------------------+-----------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:35 . Memory (MB): peak = 1749.883 ; gain = 575.551 ; free physical = 155 ; free virtual = 9335
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2571 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:01:01 . Memory (MB): peak = 1749.883 ; gain = 211.535 ; free physical = 233 ; free virtual = 9413
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:35 . Memory (MB): peak = 1749.891 ; gain = 575.551 ; free physical = 233 ; free virtual = 9413
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 524 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
324 Infos, 333 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:40 . Memory (MB): peak = 1749.891 ; gain = 588.934 ; free physical = 224 ; free virtual = 9421
INFO: [Common 17-1381] The checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/pwm_mixer_0_1_synth_1/pwm_mixer_0_1.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_mixer_0_1/pwm_mixer_0_1.xci
INFO: [Coretcl 2-1174] Renamed 49 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/pwm_mixer_0_1_synth_1/pwm_mixer_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pwm_mixer_0_1_utilization_synth.rpt -pb pwm_mixer_0_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1773.895 ; gain = 0.000 ; free physical = 213 ; free virtual = 9425
INFO: [Common 17-206] Exiting Vivado at Thu Aug  2 10:31:26 2018...
