<profile>

<section name = "Vitis HLS Report for 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4'" level="0">
<item name = "Date">Wed Jan 17 08:24:29 2024
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">DynMap</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z035-ffg676-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.923 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_354_4">?, ?, 13, 12, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 26, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 195, 126, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 119, -</column>
<column name="Register">-, -, 52, -, -</column>
<specialColumn name="Available">1000, 900, 343800, 171900, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="srem_8ns_8ns_7_12_1_U249">srem_8ns_8ns_7_12_1, 0, 0, 195, 126, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln356_fu_123_p2">+, 0, 0, 11, 11, 11</column>
<column name="add_ln361_fu_137_p2">+, 0, 0, 8, 8, 1</column>
<column name="ap_predicate_tran14to15_state13">and, 0, 0, 1, 1, 1</column>
<column name="icmp_ln363_fu_154_p2">icmp, 0, 0, 4, 8, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="IDX_pd_modulo_o">9, 2, 7, 14</column>
<column name="IDX_pd_o">9, 2, 8, 16</column>
<column name="ap_NS_fsm">65, 16, 1, 16</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_UnifiedRetVal_phi_fu_99_p4">9, 2, 1, 2</column>
<column name="ap_return">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_IDX_pd_modulo_load">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="IDX_pd_load_reg_198">8, 0, 8, 0</column>
<column name="UnifiedRetVal_reg_95">1, 0, 1, 0</column>
<column name="add_ln356_reg_184">11, 0, 11, 0</column>
<column name="ap_CS_fsm">15, 0, 15, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_exit_tran_regpp0">1, 0, 2, 1</column>
<column name="ap_return_preg">1, 0, 1, 0</column>
<column name="icmp_ln363_reg_208">1, 0, 1, 0</column>
<column name="idxprom60_cast_reg_179">11, 0, 11, 0</column>
<column name="placement_dynamic_occupy_load_reg_194">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4, return value</column>
<column name="ap_return">out, 1, ap_ctrl_hs, RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4, return value</column>
<column name="idxprom60">in, 5, ap_none, idxprom60, scalar</column>
<column name="DynamicPlacement_II_load_2">in, 8, ap_none, DynamicPlacement_II_load_2, scalar</column>
<column name="upperLimit_1">in, 8, ap_none, upperLimit_1, scalar</column>
<column name="add_ln356_out">out, 11, ap_vld, add_ln356_out, pointer</column>
<column name="add_ln356_out_ap_vld">out, 1, ap_vld, add_ln356_out, pointer</column>
<column name="IDX_pd_load_1_out">out, 8, ap_vld, IDX_pd_load_1_out, pointer</column>
<column name="IDX_pd_load_1_out_ap_vld">out, 1, ap_vld, IDX_pd_load_1_out, pointer</column>
<column name="IDX_pd_modulo_i">in, 7, ap_ovld, IDX_pd_modulo, pointer</column>
<column name="IDX_pd_modulo_o">out, 7, ap_ovld, IDX_pd_modulo, pointer</column>
<column name="IDX_pd_modulo_o_ap_vld">out, 1, ap_ovld, IDX_pd_modulo, pointer</column>
<column name="placement_dynamic_occupy_address0">out, 11, ap_memory, placement_dynamic_occupy, array</column>
<column name="placement_dynamic_occupy_ce0">out, 1, ap_memory, placement_dynamic_occupy, array</column>
<column name="placement_dynamic_occupy_q0">in, 1, ap_memory, placement_dynamic_occupy, array</column>
<column name="IDX_pd_i">in, 8, ap_ovld, IDX_pd, pointer</column>
<column name="IDX_pd_o">out, 8, ap_ovld, IDX_pd, pointer</column>
<column name="IDX_pd_o_ap_vld">out, 1, ap_ovld, IDX_pd, pointer</column>
</table>
</item>
</section>
</profile>
