Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: a_reg[23]/Q
    (Clocked by vsysclk R)
Endpoint: overflow_reg/D
    (Clocked by vsysclk R)
Path Group: default
Data required time: 1966.3
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 33.7)
Data arrival time: 796.6
Slack: 1169.7
Logic depth: 11
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      8     0,   43                       
clk_gate_b_reg/CK->GCK   CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     64    46,   46  /PD_TOP        (1.10)
a_reg[23]/CK->Q          DFF_X1                  rf     92.3     92.3     92.3      0.0      0.0      0.9     10.6      3    46,   46  /PD_TOP        (1.10)
i_0_0_102/A2->ZN         OR2_X4                  ff    139.1     46.8     46.8      0.0     14.8      0.3      3.1      1    46,   46  /PD_TOP        (1.10)
i_0_0_0/CI->CO           FA_X1                   ff    209.0     69.9     69.9      0.0      7.9      0.4      3.1      1    46,   46  /PD_TOP        (1.10)
i_0_0_1/CI->CO           FA_X1                   ff    281.5     72.5     72.5      0.0     15.1      0.4      3.1      1    46,   46  /PD_TOP        (1.10)
i_0_0_2/CI->CO           FA_X1                   ff    354.0     72.5     72.5      0.0     15.1      0.4      3.1      1    46,   46  /PD_TOP        (1.10)
i_0_0_3/CI->CO           FA_X1                   ff    426.5     72.5     72.5      0.0     15.1      0.4      3.1      1    46,   46  /PD_TOP        (1.10)
i_0_0_4/CI->CO           FA_X1                   ff    499.0     72.5     72.5      0.0     15.1      0.4      3.1      1    46,   46  /PD_TOP        (1.10)
i_0_0_5/CI->CO           FA_X1                   ff    571.5     72.5     72.5      0.0     15.1      0.4      3.1      1    46,   46  /PD_TOP        (1.10)
i_0_0_6/CI->S            FA_X1                   fr    694.6    123.1    123.1      0.0     15.1      0.7      6.3      2    46,   46  /PD_TOP        (1.10)
i_0_0_100/A4->ZN         AND4_X4                 rr    748.8     54.2     54.2      0.0     20.8      0.3      4.6      1    46,   46  /PD_TOP        (1.10)
i_0_0_98/A2->ZN          NAND3_X4                rf    769.9     21.1     21.1      0.0     11.1      0.3      4.5      1    46,   46  /PD_TOP        (1.10)
i_0_0_97/B2->ZN          AOI21_X2                fr    796.6     26.7     26.7      0.0     10.9      0.3      1.5      1    46,   46  /PD_TOP        (1.10)
overflow_reg/D           DFF_X1                   r    796.6      0.0               0.0     16.9                             46,   46  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: rst
    (Clocked by vsysclk R)
Endpoint: c_out_reg[29]/D
    (Clocked by vsysclk R)
Path Group: I2R
Data required time: 1962.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 38.0)
Data arrival time: 352.4
Slack: 1609.6
Logic depth: 5
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
rst                      {set_input_delay}        r    200.0    200.0    200.0                        3.6     41.0      4    48,    0                       
i_0_0_111/A->ZN          INV_X8                  rf    205.6      5.6      5.3      0.3      0.0      1.1     11.8      4    46,   46  /PD_TOP        (1.10)
i_0_0_80/A1->ZN          NAND3_X4                fr    225.0     19.4     19.4      0.0      4.3      0.8     13.5      3    46,   46  /PD_TOP        (1.10)
i_0_0_76/A2->ZN          NOR2_X4*                rf    275.6     50.6     50.6      0.0     17.3     11.0    123.6     30    46,   46  /PD_TOP        (1.10)
i_0_0_74/B1->ZN          AOI22_X4                fr    347.8     72.2     71.8      0.4     15.3      0.3     25.8      1    46,   46  /PD_TOP        (1.10)
i_0_0_73/A->ZN           INV_X4                  rf    352.4      4.6      4.6      0.0     50.3      0.3      1.4      1    46,   46  /PD_TOP        (1.10)
c_out_reg[29]/D          DFF_X1                   f    352.4      0.0               0.0      3.2                             46,   46  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: c_out_reg[31]/Q
    (Clocked by vsysclk R)
Endpoint: c_out[31]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 1500.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 500.0)
Data arrival time: 95.5
Slack: 1404.5
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      8     0,   43                       
clk_gate_overflow_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     33    46,   46  /PD_TOP        (1.10)
c_out_reg[31]/CK->Q      DFF_X1                  rf     95.2     95.2     95.2      0.0      0.0      2.8     12.8      1    46,   46  /PD_TOP        (1.10)
c_out[31]                                         f     95.5      0.3               0.3     16.9                              0,   50                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
