#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Dec  1 19:38:02 2019
# Process ID: 14932
# Current directory: C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2/Blokdesign.runs/design_1_NeoMatrix_0_4_synth_1
# Command line: vivado.exe -log design_1_NeoMatrix_0_4.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_NeoMatrix_0_4.tcl
# Log file: C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2/Blokdesign.runs/design_1_NeoMatrix_0_4_synth_1/design_1_NeoMatrix_0_4.vds
# Journal file: C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2/Blokdesign.runs/design_1_NeoMatrix_0_4_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_NeoMatrix_0_4.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/ip_repo/NeoMatrix_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 294.313 ; gain = 0.000
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2/Blokdesign.cache/ip 
Command: synth_design -top design_1_NeoMatrix_0_4 -part xc7z007sclg225-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10904 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 698.520 ; gain = 178.441
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_NeoMatrix_0_4' [c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2/Blokdesign.srcs/sources_1/bd/design_1/ip/design_1_NeoMatrix_0_4/synth/design_1_NeoMatrix_0_4.vhd:84]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'NeoMatrix_v1_0' declared at 'c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2/Blokdesign.srcs/sources_1/bd/design_1/ipshared/743b/hdl/NeoMatrix_v1_0.vhd:5' bound to instance 'U0' of component 'NeoMatrix_v1_0' [c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2/Blokdesign.srcs/sources_1/bd/design_1/ip/design_1_NeoMatrix_0_4/synth/design_1_NeoMatrix_0_4.vhd:152]
INFO: [Synth 8-638] synthesizing module 'NeoMatrix_v1_0' [c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2/Blokdesign.srcs/sources_1/bd/design_1/ipshared/743b/hdl/NeoMatrix_v1_0.vhd:50]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'NeoMatrix_v1_0_S00_AXI' declared at 'c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2/Blokdesign.srcs/sources_1/bd/design_1/ipshared/743b/hdl/NeoMatrix_v1_0_S00_AXI.vhd:5' bound to instance 'NeoMatrix_v1_0_S00_AXI_inst' of component 'NeoMatrix_v1_0_S00_AXI' [c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2/Blokdesign.srcs/sources_1/bd/design_1/ipshared/743b/hdl/NeoMatrix_v1_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'NeoMatrix_v1_0_S00_AXI' [c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2/Blokdesign.srcs/sources_1/bd/design_1/ipshared/743b/hdl/NeoMatrix_v1_0_S00_AXI.vhd:88]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2/Blokdesign.srcs/sources_1/bd/design_1/ipshared/743b/hdl/NeoMatrix_v1_0_S00_AXI.vhd:238]
INFO: [Synth 8-226] default block is never used [c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2/Blokdesign.srcs/sources_1/bd/design_1/ipshared/743b/hdl/NeoMatrix_v1_0_S00_AXI.vhd:368]
INFO: [Synth 8-3491] module 'ws2812' declared at 'c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2/Blokdesign.srcs/sources_1/bd/design_1/ipshared/743b/src/ws2812.vhdl:29' bound to instance 'u2' of component 'ws2812' [c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2/Blokdesign.srcs/sources_1/bd/design_1/ipshared/743b/hdl/NeoMatrix_v1_0_S00_AXI.vhd:402]
INFO: [Synth 8-638] synthesizing module 'ws2812' [c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2/Blokdesign.srcs/sources_1/bd/design_1/ipshared/743b/src/ws2812.vhdl:52]
	Parameter g_T0H bound to: 350 - type: integer 
	Parameter g_T0L bound to: 800 - type: integer 
	Parameter g_T1H bound to: 700 - type: integer 
	Parameter g_T1L bound to: 600 - type: integer 
	Parameter g_RESET_LEN bound to: 50100 - type: integer 
	Parameter CLOCK_FREQ bound to: 50 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ws2812' (1#1) [c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2/Blokdesign.srcs/sources_1/bd/design_1/ipshared/743b/src/ws2812.vhdl:52]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2/Blokdesign.srcs/sources_1/bd/design_1/ipshared/743b/hdl/NeoMatrix_v1_0_S00_AXI.vhd:231]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2/Blokdesign.srcs/sources_1/bd/design_1/ipshared/743b/hdl/NeoMatrix_v1_0_S00_AXI.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'NeoMatrix_v1_0_S00_AXI' (2#1) [c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2/Blokdesign.srcs/sources_1/bd/design_1/ipshared/743b/hdl/NeoMatrix_v1_0_S00_AXI.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'NeoMatrix_v1_0' (3#1) [c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2/Blokdesign.srcs/sources_1/bd/design_1/ipshared/743b/hdl/NeoMatrix_v1_0.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'design_1_NeoMatrix_0_4' (4#1) [c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2/Blokdesign.srcs/sources_1/bd/design_1/ip/design_1_NeoMatrix_0_4/synth/design_1_NeoMatrix_0_4.vhd:84]
WARNING: [Synth 8-3331] design NeoMatrix_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design NeoMatrix_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design NeoMatrix_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design NeoMatrix_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design NeoMatrix_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design NeoMatrix_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 765.254 ; gain = 245.176
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 765.254 ; gain = 245.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 765.254 ; gain = 245.176
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 873.566 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 875.637 ; gain = 2.070
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 875.637 ; gain = 355.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 875.637 ; gain = 355.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 875.637 ; gain = 355.559
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ws2812'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                  initwh |                              001 |                              001
                      wh |                              010 |                              011
                  initwl |                              011 |                              010
                      wl |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ws2812'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 875.637 ; gain = 355.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ws2812 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
Module NeoMatrix_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_NeoMatrix_0_4 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_NeoMatrix_0_4 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_NeoMatrix_0_4 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_NeoMatrix_0_4 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_NeoMatrix_0_4 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_NeoMatrix_0_4 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/NeoMatrix_v1_0_S00_AXI_inst/u2/rgb_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/NeoMatrix_v1_0_S00_AXI_inst/u2/rgb_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/NeoMatrix_v1_0_S00_AXI_inst/u2/rgb_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/NeoMatrix_v1_0_S00_AXI_inst/u2/rgb_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/NeoMatrix_v1_0_S00_AXI_inst/u2/rgb_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/NeoMatrix_v1_0_S00_AXI_inst/u2/rgb_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/NeoMatrix_v1_0_S00_AXI_inst/u2/rgb_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/NeoMatrix_v1_0_S00_AXI_inst/u2/rgb_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/NeoMatrix_v1_0_S00_AXI_inst/u2/rgb_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/NeoMatrix_v1_0_S00_AXI_inst/u2/rgb_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/NeoMatrix_v1_0_S00_AXI_inst/u2/rgb_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/NeoMatrix_v1_0_S00_AXI_inst/u2/rgb_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/NeoMatrix_v1_0_S00_AXI_inst/u2/rgb_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/NeoMatrix_v1_0_S00_AXI_inst/u2/rgb_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/NeoMatrix_v1_0_S00_AXI_inst/u2/rgb_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/NeoMatrix_v1_0_S00_AXI_inst/u2/rgb_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/NeoMatrix_v1_0_S00_AXI_inst/u2/rgb_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/NeoMatrix_v1_0_S00_AXI_inst/u2/rgb_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/NeoMatrix_v1_0_S00_AXI_inst/u2/rgb_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/NeoMatrix_v1_0_S00_AXI_inst/u2/rgb_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/NeoMatrix_v1_0_S00_AXI_inst/u2/rgb_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/NeoMatrix_v1_0_S00_AXI_inst/u2/rgb_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/NeoMatrix_v1_0_S00_AXI_inst/u2/rgb_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/NeoMatrix_v1_0_S00_AXI_inst/u2/rgb_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/NeoMatrix_v1_0_S00_AXI_inst/u2/wr_enable_d_reg[0] )
INFO: [Synth 8-3886] merging instance 'U0/NeoMatrix_v1_0_S00_AXI_inst/u2/wr_enable_d_reg[1]' (FD) to 'U0/NeoMatrix_v1_0_S00_AXI_inst/u2/wr_enable_d_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/NeoMatrix_v1_0_S00_AXI_inst/u2/busy_reg )
INFO: [Synth 8-3886] merging instance 'U0/NeoMatrix_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/NeoMatrix_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/NeoMatrix_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/NeoMatrix_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/NeoMatrix_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/NeoMatrix_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 875.637 ; gain = 355.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 875.637 ; gain = 355.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 875.637 ; gain = 355.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 884.902 ; gain = 364.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 890.684 ; gain = 370.605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 890.684 ; gain = 370.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 890.684 ; gain = 370.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 890.684 ; gain = 370.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 890.684 ; gain = 370.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 890.684 ; gain = 370.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     7|
|2     |LUT1   |    17|
|3     |LUT2   |     3|
|4     |LUT3   |     5|
|5     |LUT4   |    30|
|6     |LUT5   |    36|
|7     |LUT6   |    11|
|8     |FDRE   |   170|
|9     |FDSE   |     7|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------+-----------------------+------+
|      |Instance                        |Module                 |Cells |
+------+--------------------------------+-----------------------+------+
|1     |top                             |                       |   286|
|2     |  U0                            |NeoMatrix_v1_0         |   286|
|3     |    NeoMatrix_v1_0_S00_AXI_inst |NeoMatrix_v1_0_S00_AXI |   286|
|4     |      u2                        |ws2812                 |    91|
+------+--------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 890.684 ; gain = 370.605
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:01:01 . Memory (MB): peak = 890.684 ; gain = 260.223
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 890.684 ; gain = 370.605
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 908.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:27 . Memory (MB): peak = 908.156 ; gain = 613.844
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 908.156 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2/Blokdesign.runs/design_1_NeoMatrix_0_4_synth_1/design_1_NeoMatrix_0_4.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_NeoMatrix_0_4, cache-ID = 59ee326b23a26fcf
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 908.156 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/Blokdesign_2/Blokdesign.runs/design_1_NeoMatrix_0_4_synth_1/design_1_NeoMatrix_0_4.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_NeoMatrix_0_4_utilization_synth.rpt -pb design_1_NeoMatrix_0_4_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec  1 19:39:41 2019...
