
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Dec  2 01:42:20 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source D:/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'Phat' on host 'desktop-lhbmr94' (Windows NT_amd64 version 10.0) on Mon Dec 02 01:42:20 +0700 2024
INFO: [HLS 200-10] In directory 'D:/UTE/Advanced_Topic/HW'
WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl
[2Kvitis_hls> [11C[2Kvitis_hls> s[12C[2Kvitis_hls> so[13C[2Kvitis_hls> sou[14C[2Kvitis_hls> sour[15C[2Kvitis_hls> sourc[16C[2Kvitis_hls> source[17C[2Kvitis_hls> source [18C[2Kvitis_hls> source r[19C[2Kvitis_hls> source ru[20C[2Kvitis_hls> source run[21C[2Kvitis_hls> source run_hls.tcl[29C
INFO: [HLS 200-1510] Running: open_project -reset face_detect.prj 
INFO: [HLS 200-10] Opening and resetting project 'D:/UTE/Advanced_Topic/HW/face_detect.prj'.
INFO: [HLS 200-1510] Running: add_files D:/UTE/Advanced_Topic/HW/FaceDetectAccel.cpp -cflags -I C:/OpenCV-4.4.0/opencv/build/install/include -I D:/UTE/Advanced_Topic/HW -I D:/UTE/Advanced_Topic/HW/config -IC:/Vitis_Libraries/vision/L1/include -I ./ -D__SDSVHLS__ -std=c++14 -csimflags -DALLOW_EMPTY_HLS_STREAM_READS -I C:/OpenCV-4.4.0/opencv/build/install/include -I D:/UTE/Advanced_Topic/HW/config -IC:/Vitis_Libraries/vision/L1/include -I ./ -D__SDSVHLS__ -std=c++17 
INFO: [HLS 200-10] Adding design file 'D:/UTE/Advanced_Topic/HW/FaceDetectAccel.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb D:/UTE/Advanced_Topic/HW/FaceDetectAccel_tb.cpp -cflags -I C:/OpenCV-4.4.0/opencv/build/install/include -I D:/UTE/Advanced_Topic/HW -I D:/UTE/Advanced_Topic/HW/config -IC:/Vitis_Libraries/vision/L1/include -I ./ -D__SDSVHLS__ -std=c++14 -csimflags -DALLOW_EMPTY_HLS_STREAM_READS -I C:/OpenCV-4.4.0/opencv/build/install/include -I D:/UTE/Advanced_Topic/HW/config -IC:/Vitis_Libraries/vision/L1/include -I ./ -D__SDSVHLS__ -std=c++17 
INFO: [HLS 200-10] Adding test bench file 'D:/UTE/Advanced_Topic/HW/FaceDetectAccel_tb.cpp' to the project
INFO: [HLS 200-1510] Running: set_top FaceDetect 
INFO: [HLS 200-1510] Running: open_solution -reset sol1 
INFO: [HLS 200-10] Creating and opening solution 'D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=true 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_widen_bitwidth 128 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -ldflags -L C:/OpenCV-4.4.0/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../FaceDetectAccel_tb.cpp in debug mode
   Compiling ../../../../FaceDetectAccel.cpp in debug mode
   Generating csim.exe
In file included from ../../../../FaceDetectAccel_tb.cpp:1:
In file included from D:/UTE/Advanced_Topic/HW/config/xf_config_params.h:3:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/ap_int.h:10:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_common.h:658:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_private.h:68:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/hls_half.h:26:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/etc/hls_half_fpo.h:19:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/hls_fpo.h:140:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:150:
D:/Xilinx/Vitis_HLS/2024.1/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
D:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
In file included from ../../../../FaceDetectAccel.cpp:1:
In file included from D:/UTE/Advanced_Topic/HW/config/xf_config_params.h:3:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/ap_int.h:10:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_common.h:658:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_private.h:68:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/hls_half.h:26:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/etc/hls_half_fpo.h:19:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/hls_fpo.h:140:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:150:
D:/Xilinx/Vitis_HLS/2024.1/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
D:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:18; Allocated memory: 0.883 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 228.492 MB.
INFO: [HLS 200-10] Analyzing design file 'FaceDetectAccel.cpp' ... 
WARNING: [HLS 207-5541] 'factor' in '#pragma HLS array_reshape' is ignored (C:/Vitis_Libraries/vision/L1/include\common/xf_video_mem.hpp:759:47)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (FaceDetectAccel.cpp:320:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file FaceDetectAccel.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-471.html
WARNING: [HLS 207-5292] unused parameter 'src' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:517:30)
WARNING: [HLS 207-5292] unused parameter '_data' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:528:30)
WARNING: [HLS 207-5292] unused parameter 'index' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:541:14)
WARNING: [HLS 207-5292] unused parameter 'index' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:552:20)
WARNING: [HLS 207-5292] unused parameter 'stride' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1036:41)
WARNING: [HLS 207-5292] unused parameter 'index' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1224:102)
WARNING: [HLS 207-5292] unused parameter 'index' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1530:34)
WARNING: [HLS 207-5292] unused parameter 'height' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_crop.hpp:135:47)
WARNING: [HLS 207-5292] unused parameter 'borderType' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_custom_convolution.hpp:632:50)
WARNING: [HLS 207-5292] unused parameter '_policytype' (C:/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:134:138)
WARNING: [HLS 207-5292] unused parameter '_policytype' (C:/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:152:138)
WARNING: [HLS 207-5292] unused parameter 'p' (C:/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:202:57)
WARNING: [HLS 207-5292] unused parameter 'comp_op' (C:/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:202:138)
WARNING: [HLS 207-5292] unused parameter 'p' (C:/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:213:57)
WARNING: [HLS 207-5292] unused parameter 'q' (C:/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:213:94)
WARNING: [HLS 207-5292] unused parameter 'comp_op' (C:/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:213:138)
WARNING: [HLS 207-5292] unused parameter 'p' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_histogram.hpp:159:32)
WARNING: [HLS 207-5292] unused parameter 'outputMin' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_histogram.hpp:162:34)
WARNING: [HLS 207-5292] unused parameter 'outputMax' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_histogram.hpp:163:34)
WARNING: [HLS 207-5292] unused parameter 'p' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_histogram.hpp:316:36)
WARNING: [HLS 207-5292] unused parameter 'outputMin' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_histogram.hpp:319:36)
WARNING: [HLS 207-5292] unused parameter 'outputMax' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_histogram.hpp:320:36)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.641 seconds; current allocated memory: 253.891 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,129 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 702 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 588 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 586 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 516 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 507 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 503 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 503 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 503 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 529 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 529 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 525 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 524 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 524 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 599 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 583 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'int_sqrt(unsigned int, unsigned int*)' into 'FaceDetect(ap_uint<32>*, ap_uint<32>*, int, int, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, float, ap_uint<32>*, ap_uint<32>*, ap_uint<32>*, ap_uint<32>*)' (FaceDetectAccel.cpp:343:4)
WARNING: [HLS 214-191] The stream pragma on function argument, in 'call' is unsupported (FaceDetectAccel.cpp:304:9)
WARNING: [HLS 214-191] The stream pragma on function argument, in 'call' is unsupported (FaceDetectAccel.cpp:305:9)
WARNING: [HLS 214-191] The stream pragma on function argument, in 'call' is unsupported (FaceDetectAccel.cpp:307:9)
WARNING: [HLS 214-191] The stream pragma on function argument, in 'call' is unsupported (FaceDetectAccel.cpp:308:9)
WARNING: [HLS 214-191] The stream pragma on function argument, in 'call' is unsupported (FaceDetectAccel.cpp:309:9)
WARNING: [HLS 214-191] The stream pragma on function argument, in 'call' is unsupported (FaceDetectAccel.cpp:310:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_367_3' is marked as complete unroll implied by the pipeline pragma (FaceDetectAccel.cpp:367:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_8_1' (FaceDetectAccel.cpp:8:21) in function 'FaceDetect' completely with a factor of 16 (FaceDetectAccel.cpp:285:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<32>::ap_uint(float)' into 'FaceDetect(ap_uint<32>*, ap_uint<32>*, int, int, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, float, ap_uint<32>*, ap_uint<32>*, ap_uint<32>*, ap_uint<32>*)' (FaceDetectAccel.cpp:285:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (FaceDetectAccel.cpp:356:24)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_356_2'(FaceDetectAccel.cpp:356:24) has been inferred on bundle 'gmem5'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (FaceDetectAccel.cpp:356:24)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (FaceDetectAccel.cpp:367:25)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_367_3' (FaceDetectAccel.cpp:367:25) in function 'FaceDetect' as it has a variable trip count (FaceDetectAccel.cpp:367:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.601 seconds; current allocated memory: 256.246 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 256.266 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 261.625 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 263.992 MB.
INFO: [XFORM 203-721] Changing loop 'Loop_ScanRow_proc' (FaceDetectAccel.cpp:322) to a process function for dataflow in function 'FaceDetect'.
INFO: [XFORM 203-712] Applying dataflow to function 'FaceDetect' (FaceDetectAccel.cpp:271:2), detected/extracted 2 process function(s): 
	 'Block_entry.split_proc'
	 'Loop_ScanRow_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (FaceDetectAccel.cpp:399:36) to (FaceDetectAccel.cpp:401:21) in function 'Loop_ScanRow_proc'... converting 17 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 289.711 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_350_1' (FaceDetectAccel.cpp:350:22) in function 'Loop_ScanRow_proc' either the parent loop or sub loop is do-while loop.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-960.html
WARNING: [HLS 200-1449] Process Loop_ScanRow_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 302.957 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FaceDetect' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_entry.split_proc' to 'Block_entry_split_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_split_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 305.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 307.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_ScanRow_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_356_2': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.482 seconds; current allocated memory: 316.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 316.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FaceDetect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 316.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 316.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_split_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_split_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 318.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_ScanRow_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_62s_62_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_64ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_ScanRow_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.381 seconds; current allocated memory: 325.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FaceDetect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'FaceDetect/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FaceDetect/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FaceDetect/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FaceDetect/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FaceDetect/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FaceDetect/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FaceDetect/gmem6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FaceDetect/gmem7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FaceDetect/gmem8' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FaceDetect/gmem9' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FaceDetect/gmem10' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FaceDetect/ii' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FaceDetect/iiSq' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FaceDetect/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FaceDetect/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FaceDetect/stageOrga' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FaceDetect/stageThresholds' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FaceDetect/stageNodes' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FaceDetect/featOrga' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FaceDetect/stageRects' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FaceDetect/factor' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FaceDetect/detectedX' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FaceDetect/detectedY' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FaceDetect/detectedW' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FaceDetect/detectedH' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FaceDetect' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'ii', 'iiSq', 'rows', 'cols', 'stageOrga', 'stageThresholds', 'stageNodes', 'featOrga', 'stageRects', 'factor', 'detectedX', 'detectedY', 'detectedW', 'detectedH' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FaceDetect'.
INFO: [RTMG 210-285] Implementing FIFO 'sub_loc_channel_U(FaceDetect_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sub2_loc_channel_U(FaceDetect_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc_channel_U(FaceDetect_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_cast_loc_channel_U(FaceDetect_fifo_w62_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cmp_i_i96_loc_channel_U(FaceDetect_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_cast9_cast_loc_channel_U(FaceDetect_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_cast10_cast_loc_channel_U(FaceDetect_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_cast11_cast_loc_channel_U(FaceDetect_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_cast12_cast_loc_channel_U(FaceDetect_fifo_w64_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.402 seconds; current allocated memory: 341.188 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.121 seconds; current allocated memory: 346.156 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 15.152 seconds; current allocated memory: 364.895 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for FaceDetect.
INFO: [VLOG 209-307] Generating Verilog RTL for FaceDetect.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:35; Allocated memory: 136.723 MB.
INFO: [HLS 200-1510] Running: cosim_design -ldflags -L C:/OpenCV-4.4.0/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "D:/Xilinx/Vitis_HLS/2024.1/vcxx/libexec/clang++"
   Compiling apatb_FaceDetect.cpp
   Compiling FaceDetectAccel.cpp_pre.cpp.tb.cpp
   Compiling FaceDetectAccel_tb.cpp_pre.cpp.tb.cpp
   Compiling apatb_FaceDetect_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
WARNING: [HLS 200-616] This design uses AXI slave interface in dataflow mode, which can result in simulation dead-lock and/or mismatching results (due to AXI slave FIFO sizing).

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Dec  2 01:47:13 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado_gen_ip.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'FaceDetect_fmul_32ns_32ns_32_4_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FaceDetect_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FaceDetect_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'FaceDetect_sitofp_64ns_32_6_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FaceDetect_sitofp_64ns_32_6_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FaceDetect_sitofp_64ns_32_6_no_dsp_1_ip'...
INFO: [Common 17-206] Exiting Vivado at Mon Dec  2 01:47:24 2024...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

D:\UTE\Advanced_Topic\HW\face_detect.prj\sol1\sim\verilog>set PATH= 

D:\UTE\Advanced_Topic\HW\face_detect.prj\sol1\sim\verilog>call D:/Xilinx/Vivado/2024.1/bin/xelab xil_defaultlib.apatb_FaceDetect_top glbl -Oenable_linking_all_libraries  -prj FaceDetect.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_23 -L floating_point_v7_1_18 --lib "ieee_proposed=./ieee_proposed" -s FaceDetect  
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_FaceDetect_top glbl -Oenable_linking_all_libraries -prj FaceDetect.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_23 -L floating_point_v7_1_18 --lib ieee_proposed=./ieee_proposed -s FaceDetect 
Multi-threading is on. Using 22 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/sim/verilog/ip/xil_defaultlib/FaceDetect_fmul_32ns_32ns_32_4_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FaceDetect_fmul_32ns_32ns_32_4_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/sim/verilog/ip/xil_defaultlib/FaceDetect_sitofp_64ns_32_6_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FaceDetect_sitofp_64ns_32_6_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/sim/verilog/AESL_axi_master_gmem0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/sim/verilog/AESL_axi_master_gmem1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/sim/verilog/AESL_axi_master_gmem10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/sim/verilog/AESL_axi_master_gmem2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/sim/verilog/AESL_axi_master_gmem3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/sim/verilog/AESL_axi_master_gmem4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/sim/verilog/AESL_axi_master_gmem5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/sim/verilog/AESL_axi_master_gmem6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/sim/verilog/AESL_axi_master_gmem7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/sim/verilog/AESL_axi_master_gmem8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/sim/verilog/AESL_axi_master_gmem9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/sim/verilog/FaceDetect.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_FaceDetect_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/sim/verilog/FaceDetect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FaceDetect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/sim/verilog/FaceDetect_Block_entry_split_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FaceDetect_Block_entry_split_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/sim/verilog/FaceDetect_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FaceDetect_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/sim/verilog/FaceDetect_fifo_w1_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FaceDetect_fifo_w1_d2_S
INFO: [VRFC 10-311] analyzing module FaceDetect_fifo_w1_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/sim/verilog/FaceDetect_fifo_w32_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FaceDetect_fifo_w32_d2_S
INFO: [VRFC 10-311] analyzing module FaceDetect_fifo_w32_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/sim/verilog/FaceDetect_fifo_w62_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FaceDetect_fifo_w62_d2_S
INFO: [VRFC 10-311] analyzing module FaceDetect_fifo_w62_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/sim/verilog/FaceDetect_fifo_w64_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FaceDetect_fifo_w64_d2_S
INFO: [VRFC 10-311] analyzing module FaceDetect_fifo_w64_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/sim/verilog/FaceDetect_fmul_32ns_32ns_32_4_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FaceDetect_fmul_32ns_32ns_32_4_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/sim/verilog/FaceDetect_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem0_m_axi_load
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem0_m_axi_store
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem0_m_axi_write
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem0_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem0_m_axi_throttle
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem0_m_axi_srl
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem0_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/sim/verilog/FaceDetect_gmem10_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem10_m_axi
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem10_m_axi_load
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem10_m_axi_store
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem10_m_axi_read
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem10_m_axi_write
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem10_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem10_m_axi_throttle
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem10_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem10_m_axi_fifo
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem10_m_axi_srl
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem10_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/sim/verilog/FaceDetect_gmem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem1_m_axi
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem1_m_axi_load
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem1_m_axi_store
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem1_m_axi_read
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem1_m_axi_write
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem1_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem1_m_axi_srl
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/sim/verilog/FaceDetect_gmem2_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem2_m_axi
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem2_m_axi_load
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem2_m_axi_store
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem2_m_axi_read
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem2_m_axi_write
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem2_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem2_m_axi_throttle
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem2_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem2_m_axi_fifo
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem2_m_axi_srl
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem2_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/sim/verilog/FaceDetect_gmem3_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem3_m_axi
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem3_m_axi_load
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem3_m_axi_store
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem3_m_axi_read
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem3_m_axi_write
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem3_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem3_m_axi_throttle
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem3_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem3_m_axi_fifo
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem3_m_axi_srl
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem3_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/sim/verilog/FaceDetect_gmem4_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem4_m_axi
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem4_m_axi_load
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem4_m_axi_store
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem4_m_axi_read
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem4_m_axi_write
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem4_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem4_m_axi_throttle
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem4_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem4_m_axi_fifo
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem4_m_axi_srl
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem4_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/sim/verilog/FaceDetect_gmem5_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem5_m_axi
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem5_m_axi_load
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem5_m_axi_store
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem5_m_axi_read
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem5_m_axi_write
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem5_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem5_m_axi_throttle
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem5_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem5_m_axi_fifo
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem5_m_axi_srl
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem5_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/sim/verilog/FaceDetect_gmem6_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem6_m_axi
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem6_m_axi_load
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem6_m_axi_store
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem6_m_axi_read
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem6_m_axi_write
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem6_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem6_m_axi_throttle
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem6_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem6_m_axi_fifo
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem6_m_axi_srl
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem6_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/sim/verilog/FaceDetect_gmem7_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem7_m_axi
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem7_m_axi_load
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem7_m_axi_store
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem7_m_axi_read
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem7_m_axi_write
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem7_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem7_m_axi_throttle
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem7_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem7_m_axi_fifo
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem7_m_axi_srl
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem7_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/sim/verilog/FaceDetect_gmem8_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem8_m_axi
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem8_m_axi_load
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem8_m_axi_store
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem8_m_axi_read
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem8_m_axi_write
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem8_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem8_m_axi_throttle
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem8_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem8_m_axi_fifo
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem8_m_axi_srl
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem8_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/sim/verilog/FaceDetect_gmem9_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem9_m_axi
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem9_m_axi_load
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem9_m_axi_store
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem9_m_axi_read
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem9_m_axi_write
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem9_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem9_m_axi_throttle
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem9_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem9_m_axi_fifo
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem9_m_axi_srl
INFO: [VRFC 10-311] analyzing module FaceDetect_gmem9_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/sim/verilog/FaceDetect_Loop_ScanRow_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FaceDetect_Loop_ScanRow_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/sim/verilog/FaceDetect_mul_32ns_62s_62_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FaceDetect_mul_32ns_62s_62_5_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/sim/verilog/FaceDetect_mul_32s_16ns_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FaceDetect_mul_32s_16ns_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/sim/verilog/FaceDetect_mul_32s_32s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FaceDetect_mul_32s_32s_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/sim/verilog/FaceDetect_sitofp_64ns_32_6_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FaceDetect_sitofp_64ns_32_6_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/sim/verilog/FaceDetect_sparsemux_9_3_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FaceDetect_sparsemux_9_3_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/UTE/Advanced_Topic/HW/face_detect.prj/sol1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package axi_utils_v2_0_9.axi_utils_v2_0_9_pkg
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_exp_table...
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_pkg
Compiling package floating_point_v7_1_18.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_1_18.vt2mutils
Compiling package floating_point_v7_1_18.vt2mcomps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.FaceDetect_control_s_axi
Compiling module xil_defaultlib.FaceDetect_gmem0_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem0_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.FaceDetect_gmem0_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.FaceDetect_gmem0_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem0_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem0_m_axi_store(NUM...
Compiling module xil_defaultlib.FaceDetect_gmem0_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.FaceDetect_gmem0_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.FaceDetect_gmem0_m_axi_load(NUM_...
Compiling module xil_defaultlib.FaceDetect_gmem0_m_axi_reg_slice...
Compiling module xil_defaultlib.FaceDetect_gmem0_m_axi_burst_con...
Compiling module xil_defaultlib.FaceDetect_gmem0_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem0_m_axi_reg_slice...
Compiling module xil_defaultlib.FaceDetect_gmem0_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem0_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem0_m_axi_throttle(...
Compiling module xil_defaultlib.FaceDetect_gmem0_m_axi_reg_slice...
Compiling module xil_defaultlib.FaceDetect_gmem0_m_axi_write(CON...
Compiling module xil_defaultlib.FaceDetect_gmem0_m_axi_reg_slice...
Compiling module xil_defaultlib.FaceDetect_gmem0_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem0_m_axi_read(C_US...
Compiling module xil_defaultlib.FaceDetect_gmem0_m_axi(CONSERVAT...
Compiling module xil_defaultlib.FaceDetect_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem1_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.FaceDetect_gmem1_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.FaceDetect_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem1_m_axi_store(NUM...
Compiling module xil_defaultlib.FaceDetect_gmem1_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.FaceDetect_gmem1_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.FaceDetect_gmem1_m_axi_load(NUM_...
Compiling module xil_defaultlib.FaceDetect_gmem1_m_axi_reg_slice...
Compiling module xil_defaultlib.FaceDetect_gmem1_m_axi_burst_con...
Compiling module xil_defaultlib.FaceDetect_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem1_m_axi_reg_slice...
Compiling module xil_defaultlib.FaceDetect_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem1_m_axi_throttle(...
Compiling module xil_defaultlib.FaceDetect_gmem1_m_axi_reg_slice...
Compiling module xil_defaultlib.FaceDetect_gmem1_m_axi_write(CON...
Compiling module xil_defaultlib.FaceDetect_gmem1_m_axi_reg_slice...
Compiling module xil_defaultlib.FaceDetect_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem1_m_axi_read(C_US...
Compiling module xil_defaultlib.FaceDetect_gmem1_m_axi(CONSERVAT...
Compiling module xil_defaultlib.FaceDetect_gmem10_m_axi_srl(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem10_m_axi_fifo(DAT...
Compiling module xil_defaultlib.FaceDetect_gmem10_m_axi_mem(MEM_...
Compiling module xil_defaultlib.FaceDetect_gmem10_m_axi_fifo(MEM...
Compiling module xil_defaultlib.FaceDetect_gmem10_m_axi_srl(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem10_m_axi_fifo(DAT...
Compiling module xil_defaultlib.FaceDetect_gmem10_m_axi_srl(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem10_m_axi_fifo(DAT...
Compiling module xil_defaultlib.FaceDetect_gmem10_m_axi_store(NU...
Compiling module xil_defaultlib.FaceDetect_gmem10_m_axi_mem(MEM_...
Compiling module xil_defaultlib.FaceDetect_gmem10_m_axi_fifo(MEM...
Compiling module xil_defaultlib.FaceDetect_gmem10_m_axi_load(NUM...
Compiling module xil_defaultlib.FaceDetect_gmem10_m_axi_reg_slic...
Compiling module xil_defaultlib.FaceDetect_gmem10_m_axi_burst_co...
Compiling module xil_defaultlib.FaceDetect_gmem10_m_axi_srl(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem10_m_axi_fifo(DAT...
Compiling module xil_defaultlib.FaceDetect_gmem10_m_axi_reg_slic...
Compiling module xil_defaultlib.FaceDetect_gmem10_m_axi_srl(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem10_m_axi_fifo(DAT...
Compiling module xil_defaultlib.FaceDetect_gmem10_m_axi_srl(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem10_m_axi_fifo(DAT...
Compiling module xil_defaultlib.FaceDetect_gmem10_m_axi_throttle...
Compiling module xil_defaultlib.FaceDetect_gmem10_m_axi_reg_slic...
Compiling module xil_defaultlib.FaceDetect_gmem10_m_axi_write(CO...
Compiling module xil_defaultlib.FaceDetect_gmem10_m_axi_reg_slic...
Compiling module xil_defaultlib.FaceDetect_gmem10_m_axi_srl(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem10_m_axi_fifo(DAT...
Compiling module xil_defaultlib.FaceDetect_gmem10_m_axi_read(C_U...
Compiling module xil_defaultlib.FaceDetect_gmem10_m_axi(CONSERVA...
Compiling module xil_defaultlib.FaceDetect_gmem2_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem2_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem2_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.FaceDetect_gmem2_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.FaceDetect_gmem2_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem2_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem2_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem2_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem2_m_axi_store(NUM...
Compiling module xil_defaultlib.FaceDetect_gmem2_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.FaceDetect_gmem2_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.FaceDetect_gmem2_m_axi_load(NUM_...
Compiling module xil_defaultlib.FaceDetect_gmem2_m_axi_reg_slice...
Compiling module xil_defaultlib.FaceDetect_gmem2_m_axi_burst_con...
Compiling module xil_defaultlib.FaceDetect_gmem2_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem2_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem2_m_axi_reg_slice...
Compiling module xil_defaultlib.FaceDetect_gmem2_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem2_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem2_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem2_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem2_m_axi_throttle(...
Compiling module xil_defaultlib.FaceDetect_gmem2_m_axi_reg_slice...
Compiling module xil_defaultlib.FaceDetect_gmem2_m_axi_write(CON...
Compiling module xil_defaultlib.FaceDetect_gmem2_m_axi_reg_slice...
Compiling module xil_defaultlib.FaceDetect_gmem2_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem2_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem2_m_axi_read(C_US...
Compiling module xil_defaultlib.FaceDetect_gmem2_m_axi(CONSERVAT...
Compiling module xil_defaultlib.FaceDetect_gmem3_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem3_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem3_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.FaceDetect_gmem3_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.FaceDetect_gmem3_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem3_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem3_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem3_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem3_m_axi_store(NUM...
Compiling module xil_defaultlib.FaceDetect_gmem3_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.FaceDetect_gmem3_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.FaceDetect_gmem3_m_axi_load(NUM_...
Compiling module xil_defaultlib.FaceDetect_gmem3_m_axi_reg_slice...
Compiling module xil_defaultlib.FaceDetect_gmem3_m_axi_burst_con...
Compiling module xil_defaultlib.FaceDetect_gmem3_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem3_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem3_m_axi_reg_slice...
Compiling module xil_defaultlib.FaceDetect_gmem3_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem3_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem3_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem3_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem3_m_axi_throttle(...
Compiling module xil_defaultlib.FaceDetect_gmem3_m_axi_reg_slice...
Compiling module xil_defaultlib.FaceDetect_gmem3_m_axi_write(CON...
Compiling module xil_defaultlib.FaceDetect_gmem3_m_axi_reg_slice...
Compiling module xil_defaultlib.FaceDetect_gmem3_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem3_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem3_m_axi_read(C_US...
Compiling module xil_defaultlib.FaceDetect_gmem3_m_axi(CONSERVAT...
Compiling module xil_defaultlib.FaceDetect_gmem4_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem4_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem4_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.FaceDetect_gmem4_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.FaceDetect_gmem4_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem4_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem4_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem4_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem4_m_axi_store(NUM...
Compiling module xil_defaultlib.FaceDetect_gmem4_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.FaceDetect_gmem4_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.FaceDetect_gmem4_m_axi_load(NUM_...
Compiling module xil_defaultlib.FaceDetect_gmem4_m_axi_reg_slice...
Compiling module xil_defaultlib.FaceDetect_gmem4_m_axi_burst_con...
Compiling module xil_defaultlib.FaceDetect_gmem4_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem4_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem4_m_axi_reg_slice...
Compiling module xil_defaultlib.FaceDetect_gmem4_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem4_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem4_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem4_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem4_m_axi_throttle(...
Compiling module xil_defaultlib.FaceDetect_gmem4_m_axi_reg_slice...
Compiling module xil_defaultlib.FaceDetect_gmem4_m_axi_write(CON...
Compiling module xil_defaultlib.FaceDetect_gmem4_m_axi_reg_slice...
Compiling module xil_defaultlib.FaceDetect_gmem4_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem4_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem4_m_axi_read(C_US...
Compiling module xil_defaultlib.FaceDetect_gmem4_m_axi(CONSERVAT...
Compiling module xil_defaultlib.FaceDetect_gmem5_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem5_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem5_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.FaceDetect_gmem5_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.FaceDetect_gmem5_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem5_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem5_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem5_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem5_m_axi_store(NUM...
Compiling module xil_defaultlib.FaceDetect_gmem5_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.FaceDetect_gmem5_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.FaceDetect_gmem5_m_axi_load(NUM_...
Compiling module xil_defaultlib.FaceDetect_gmem5_m_axi_reg_slice...
Compiling module xil_defaultlib.FaceDetect_gmem5_m_axi_burst_con...
Compiling module xil_defaultlib.FaceDetect_gmem5_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem5_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem5_m_axi_reg_slice...
Compiling module xil_defaultlib.FaceDetect_gmem5_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem5_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem5_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem5_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem5_m_axi_throttle(...
Compiling module xil_defaultlib.FaceDetect_gmem5_m_axi_reg_slice...
Compiling module xil_defaultlib.FaceDetect_gmem5_m_axi_write(CON...
Compiling module xil_defaultlib.FaceDetect_gmem5_m_axi_reg_slice...
Compiling module xil_defaultlib.FaceDetect_gmem5_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem5_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem5_m_axi_read(C_US...
Compiling module xil_defaultlib.FaceDetect_gmem5_m_axi(CONSERVAT...
Compiling module xil_defaultlib.FaceDetect_gmem6_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem6_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem6_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.FaceDetect_gmem6_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.FaceDetect_gmem6_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem6_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem6_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem6_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem6_m_axi_store(NUM...
Compiling module xil_defaultlib.FaceDetect_gmem6_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.FaceDetect_gmem6_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.FaceDetect_gmem6_m_axi_load(NUM_...
Compiling module xil_defaultlib.FaceDetect_gmem6_m_axi_reg_slice...
Compiling module xil_defaultlib.FaceDetect_gmem6_m_axi_burst_con...
Compiling module xil_defaultlib.FaceDetect_gmem6_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem6_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem6_m_axi_reg_slice...
Compiling module xil_defaultlib.FaceDetect_gmem6_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem6_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem6_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem6_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem6_m_axi_throttle(...
Compiling module xil_defaultlib.FaceDetect_gmem6_m_axi_reg_slice...
Compiling module xil_defaultlib.FaceDetect_gmem6_m_axi_write(CON...
Compiling module xil_defaultlib.FaceDetect_gmem6_m_axi_reg_slice...
Compiling module xil_defaultlib.FaceDetect_gmem6_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem6_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem6_m_axi_read(C_US...
Compiling module xil_defaultlib.FaceDetect_gmem6_m_axi(CONSERVAT...
Compiling module xil_defaultlib.FaceDetect_gmem7_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem7_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem7_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.FaceDetect_gmem7_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.FaceDetect_gmem7_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem7_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem7_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem7_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem7_m_axi_store(NUM...
Compiling module xil_defaultlib.FaceDetect_gmem7_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.FaceDetect_gmem7_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.FaceDetect_gmem7_m_axi_load(NUM_...
Compiling module xil_defaultlib.FaceDetect_gmem7_m_axi_reg_slice...
Compiling module xil_defaultlib.FaceDetect_gmem7_m_axi_burst_con...
Compiling module xil_defaultlib.FaceDetect_gmem7_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem7_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem7_m_axi_reg_slice...
Compiling module xil_defaultlib.FaceDetect_gmem7_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem7_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem7_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem7_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem7_m_axi_throttle(...
Compiling module xil_defaultlib.FaceDetect_gmem7_m_axi_reg_slice...
Compiling module xil_defaultlib.FaceDetect_gmem7_m_axi_write(CON...
Compiling module xil_defaultlib.FaceDetect_gmem7_m_axi_reg_slice...
Compiling module xil_defaultlib.FaceDetect_gmem7_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem7_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem7_m_axi_read(C_US...
Compiling module xil_defaultlib.FaceDetect_gmem7_m_axi(CONSERVAT...
Compiling module xil_defaultlib.FaceDetect_gmem8_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem8_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem8_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.FaceDetect_gmem8_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.FaceDetect_gmem8_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem8_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem8_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem8_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem8_m_axi_store(NUM...
Compiling module xil_defaultlib.FaceDetect_gmem8_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.FaceDetect_gmem8_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.FaceDetect_gmem8_m_axi_load(NUM_...
Compiling module xil_defaultlib.FaceDetect_gmem8_m_axi_reg_slice...
Compiling module xil_defaultlib.FaceDetect_gmem8_m_axi_burst_con...
Compiling module xil_defaultlib.FaceDetect_gmem8_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem8_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem8_m_axi_reg_slice...
Compiling module xil_defaultlib.FaceDetect_gmem8_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem8_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem8_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem8_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem8_m_axi_throttle(...
Compiling module xil_defaultlib.FaceDetect_gmem8_m_axi_reg_slice...
Compiling module xil_defaultlib.FaceDetect_gmem8_m_axi_write(CON...
Compiling module xil_defaultlib.FaceDetect_gmem8_m_axi_reg_slice...
Compiling module xil_defaultlib.FaceDetect_gmem8_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem8_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem8_m_axi_read(C_US...
Compiling module xil_defaultlib.FaceDetect_gmem8_m_axi(CONSERVAT...
Compiling module xil_defaultlib.FaceDetect_gmem9_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem9_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem9_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.FaceDetect_gmem9_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.FaceDetect_gmem9_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem9_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem9_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem9_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem9_m_axi_store(NUM...
Compiling module xil_defaultlib.FaceDetect_gmem9_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.FaceDetect_gmem9_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.FaceDetect_gmem9_m_axi_load(NUM_...
Compiling module xil_defaultlib.FaceDetect_gmem9_m_axi_reg_slice...
Compiling module xil_defaultlib.FaceDetect_gmem9_m_axi_burst_con...
Compiling module xil_defaultlib.FaceDetect_gmem9_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem9_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem9_m_axi_reg_slice...
Compiling module xil_defaultlib.FaceDetect_gmem9_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem9_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem9_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem9_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem9_m_axi_throttle(...
Compiling module xil_defaultlib.FaceDetect_gmem9_m_axi_reg_slice...
Compiling module xil_defaultlib.FaceDetect_gmem9_m_axi_write(CON...
Compiling module xil_defaultlib.FaceDetect_gmem9_m_axi_reg_slice...
Compiling module xil_defaultlib.FaceDetect_gmem9_m_axi_srl(DATA_...
Compiling module xil_defaultlib.FaceDetect_gmem9_m_axi_fifo(DATA...
Compiling module xil_defaultlib.FaceDetect_gmem9_m_axi_read(C_US...
Compiling module xil_defaultlib.FaceDetect_gmem9_m_axi(CONSERVAT...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_18.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_18.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_18.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_18.fix_mult [\fix_mult(c_xdevicefamily="zynq"...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=32,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_18.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_18.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_18.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_18.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_18.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_mult [\flt_mult(c_xdevicefamily="zynq"...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18_viv [\floating_point_v7_1_18_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18 [\floating_point_v7_1_18(c_xdevic...]
Compiling module xil_defaultlib.FaceDetect_fmul_32ns_32ns_32_4_m...
Compiling module xil_defaultlib.FaceDetect_fmul_32ns_32ns_32_4_m...
Compiling module xil_defaultlib.FaceDetect_Block_entry_split_pro...
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=64,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=16,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_18.norm_zero_det [\norm_zero_det(data_width=39,nor...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=64)\]
Compiling architecture rtl of entity floating_point_v7_1_18.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture rtl of entity floating_point_v7_1_18.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,length=2)\]
Compiling architecture rtl of entity floating_point_v7_1_18.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture rtl of entity floating_point_v7_1_18.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_18.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_18.shift_msb_first [\shift_msb_first(a_width=64,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_18.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_18.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_18.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_1_18.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18_viv [\floating_point_v7_1_18_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18 [\floating_point_v7_1_18(c_xdevic...]
Compiling module xil_defaultlib.FaceDetect_sitofp_64ns_32_6_no_d...
Compiling module xil_defaultlib.FaceDetect_sitofp_64ns_32_6_no_d...
Compiling module xil_defaultlib.FaceDetect_mul_32ns_62s_62_5_1(N...
Compiling module xil_defaultlib.FaceDetect_mul_32s_16ns_32_2_1(N...
Compiling module xil_defaultlib.FaceDetect_mul_32s_32s_32_2_1(NU...
Compiling module xil_defaultlib.FaceDetect_sparsemux_9_3_32_1_1(...
Compiling module xil_defaultlib.FaceDetect_Loop_ScanRow_proc
Compiling module xil_defaultlib.FaceDetect_fifo_w32_d2_S_ShiftRe...
Compiling module xil_defaultlib.FaceDetect_fifo_w32_d2_S_default
Compiling module xil_defaultlib.FaceDetect_fifo_w62_d2_S_ShiftRe...
Compiling module xil_defaultlib.FaceDetect_fifo_w62_d2_S_default
Compiling module xil_defaultlib.FaceDetect_fifo_w1_d2_S_ShiftReg
Compiling module xil_defaultlib.FaceDetect_fifo_w1_d2_S_default
Compiling module xil_defaultlib.FaceDetect_fifo_w64_d2_S_ShiftRe...
Compiling module xil_defaultlib.FaceDetect_fifo_w64_d2_S_default
Compiling module xil_defaultlib.FaceDetect
Compiling module xil_defaultlib.AESL_axi_master_gmem0
Compiling module xil_defaultlib.AESL_axi_master_gmem1
Compiling module xil_defaultlib.AESL_axi_master_gmem2
Compiling module xil_defaultlib.AESL_axi_master_gmem3
Compiling module xil_defaultlib.AESL_axi_master_gmem4
Compiling module xil_defaultlib.AESL_axi_master_gmem5
Compiling module xil_defaultlib.AESL_axi_master_gmem6
Compiling module xil_defaultlib.AESL_axi_master_gmem7
Compiling module xil_defaultlib.AESL_axi_master_gmem8
Compiling module xil_defaultlib.AESL_axi_master_gmem9
Compiling module xil_defaultlib.AESL_axi_master_gmem10
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_2
Compiling module xil_defaultlib.df_fifo_intf_default
Compiling module xil_defaultlib.df_process_intf_default
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=175)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_FaceDetect_top
Compiling module work.glbl
Built simulation snapshot FaceDetect

****** xsim v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Dec  2 01:48:00 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/FaceDetect/xsim_script.tcl
# xsim {FaceDetect} -autoloadwcfg -tclbatch {FaceDetect.tcl}
Time resolution is 1 ps
source FaceDetect.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 19 [n/a] @ "125000"
// RTL Simulation : 0 / 19 [n/a] @ "100000145000"
// RTL Simulation : 0 / 19 [n/a] @ "200000155000"
// RTL Simulation : 0 / 19 [n/a] @ "300000165000"
// RTL Simulation : 0 / 19 [n/a] @ "400000175000"
// RTL Simulation : 0 / 19 [n/a] @ "500000185000"
// RTL Simulation : 0 / 19 [n/a] @ "600000195000"
// RTL Simulation : 0 / 19 [n/a] @ "700000205000"
// RTL Simulation : 0 / 19 [n/a] @ "800000215000"
// RTL Simulation : 0 / 19 [n/a] @ "900000225000"
// RTL Simulation : 0 / 19 [n/a] @ "1000000235000"
// RTL Simulation : 0 / 19 [n/a] @ "1100000245000"
// RTL Simulation : 0 / 19 [n/a] @ "1200000255000"
// RTL Simulation : 0 / 19 [n/a] @ "1300000265000"
// RTL Simulation : 0 / 19 [n/a] @ "1400000275000"
// RTL Simulation : 0 / 19 [n/a] @ "1500000285000"
// RTL Simulation : 0 / 19 [n/a] @ "1600000295000"
// RTL Simulation : 0 / 19 [n/a] @ "1700000305000"
