IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.50        Core1: 27.85        
Core2: 26.26        Core3: 40.25        
Core4: 28.35        Core5: 20.08        
Core6: 27.10        Core7: 38.39        
Core8: 28.17        Core9: 20.07        
Core10: 28.82        Core11: 39.51        
Core12: 26.81        Core13: 32.18        
Core14: 27.67        Core15: 41.77        
Core16: 28.68        Core17: 32.19        
Core18: 27.99        Core19: 26.73        
Core20: 28.95        Core21: 37.37        
Core22: 27.90        Core23: 41.34        
Core24: 28.99        Core25: 39.28        
Core26: 29.78        Core27: 42.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.97
Socket1: 34.56
DDR read Latency(ns)
Socket0: 86696.43
Socket1: 373.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.34        Core1: 27.66        
Core2: 26.53        Core3: 39.86        
Core4: 26.99        Core5: 20.28        
Core6: 29.03        Core7: 38.18        
Core8: 28.03        Core9: 20.21        
Core10: 26.95        Core11: 39.02        
Core12: 26.03        Core13: 32.12        
Core14: 28.08        Core15: 41.68        
Core16: 25.33        Core17: 31.90        
Core18: 29.76        Core19: 25.93        
Core20: 29.45        Core21: 37.65        
Core22: 27.52        Core23: 41.14        
Core24: 28.72        Core25: 39.13        
Core26: 24.20        Core27: 42.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.88
Socket1: 34.43
DDR read Latency(ns)
Socket0: 89297.59
Socket1: 377.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.10        Core1: 27.74        
Core2: 26.63        Core3: 40.33        
Core4: 26.82        Core5: 20.38        
Core6: 13.91        Core7: 38.54        
Core8: 19.75        Core9: 20.44        
Core10: 20.80        Core11: 39.33        
Core12: 18.94        Core13: 32.48        
Core14: 18.61        Core15: 41.84        
Core16: 27.52        Core17: 31.65        
Core18: 27.52        Core19: 25.60        
Core20: 27.96        Core21: 37.83        
Core22: 27.78        Core23: 41.26        
Core24: 28.17        Core25: 39.40        
Core26: 27.23        Core27: 43.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.96
Socket1: 34.61
DDR read Latency(ns)
Socket0: 86523.38
Socket1: 373.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.00        Core1: 28.13        
Core2: 27.20        Core3: 40.39        
Core4: 25.94        Core5: 20.54        
Core6: 29.32        Core7: 38.63        
Core8: 26.87        Core9: 20.49        
Core10: 27.23        Core11: 39.36        
Core12: 27.00        Core13: 32.93        
Core14: 30.68        Core15: 41.95        
Core16: 28.18        Core17: 31.38        
Core18: 28.26        Core19: 26.25        
Core20: 35.28        Core21: 38.08        
Core22: 28.29        Core23: 41.42        
Core24: 27.55        Core25: 39.39        
Core26: 28.06        Core27: 43.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.22
Socket1: 34.77
DDR read Latency(ns)
Socket0: 88083.34
Socket1: 371.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.73        Core1: 28.03        
Core2: 28.72        Core3: 40.35        
Core4: 27.44        Core5: 20.30        
Core6: 28.58        Core7: 38.50        
Core8: 29.41        Core9: 20.33        
Core10: 27.93        Core11: 39.46        
Core12: 26.71        Core13: 33.02        
Core14: 27.20        Core15: 41.81        
Core16: 29.77        Core17: 31.19        
Core18: 29.54        Core19: 26.00        
Core20: 27.81        Core21: 37.24        
Core22: 31.05        Core23: 41.45        
Core24: 28.17        Core25: 39.29        
Core26: 28.34        Core27: 43.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.19
Socket1: 34.65
DDR read Latency(ns)
Socket0: 88275.18
Socket1: 373.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.27        Core1: 28.31        
Core2: 28.12        Core3: 40.27        
Core4: 26.41        Core5: 20.38        
Core6: 29.81        Core7: 38.16        
Core8: 26.92        Core9: 20.41        
Core10: 27.56        Core11: 39.28        
Core12: 27.46        Core13: 32.59        
Core14: 26.89        Core15: 40.86        
Core16: 27.68        Core17: 31.55        
Core18: 28.91        Core19: 26.47        
Core20: 31.00        Core21: 37.71        
Core22: 27.69        Core23: 41.34        
Core24: 27.90        Core25: 39.30        
Core26: 27.63        Core27: 43.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.00
Socket1: 34.63
DDR read Latency(ns)
Socket0: 87645.72
Socket1: 374.97
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.48        Core1: 32.51        
Core2: 29.18        Core3: 35.43        
Core4: 27.09        Core5: 33.55        
Core6: 26.99        Core7: 37.20        
Core8: 26.05        Core9: 26.06        
Core10: 27.86        Core11: 37.40        
Core12: 27.75        Core13: 28.20        
Core14: 28.75        Core15: 37.28        
Core16: 26.63        Core17: 41.08        
Core18: 29.97        Core19: 10.59        
Core20: 28.79        Core21: 40.65        
Core22: 27.22        Core23: 27.27        
Core24: 28.20        Core25: 36.12        
Core26: 30.15        Core27: 30.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.91
Socket1: 32.37
DDR read Latency(ns)
Socket0: 73510.39
Socket1: 445.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.18        Core1: 32.60        
Core2: 28.40        Core3: 35.57        
Core4: 29.51        Core5: 33.04        
Core6: 28.83        Core7: 37.44        
Core8: 28.53        Core9: 25.96        
Core10: 28.39        Core11: 37.14        
Core12: 26.17        Core13: 28.18        
Core14: 28.74        Core15: 37.11        
Core16: 28.99        Core17: 40.87        
Core18: 28.51        Core19: 10.53        
Core20: 28.97        Core21: 40.59        
Core22: 28.24        Core23: 26.43        
Core24: 28.80        Core25: 36.06        
Core26: 28.71        Core27: 30.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.57
Socket1: 32.23
DDR read Latency(ns)
Socket0: 76179.94
Socket1: 450.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.40        Core1: 33.11        
Core2: 28.84        Core3: 35.94        
Core4: 23.51        Core5: 33.67        
Core6: 23.32        Core7: 38.21        
Core8: 27.42        Core9: 23.95        
Core10: 26.89        Core11: 37.85        
Core12: 26.96        Core13: 29.04        
Core14: 22.24        Core15: 37.52        
Core16: 15.66        Core17: 41.81        
Core18: 29.09        Core19: 10.62        
Core20: 29.98        Core21: 41.38        
Core22: 27.92        Core23: 26.83        
Core24: 27.75        Core25: 36.55        
Core26: 29.44        Core27: 31.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.53
Socket1: 32.77
DDR read Latency(ns)
Socket0: 70819.54
Socket1: 442.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.93        Core1: 32.87        
Core2: 28.43        Core3: 35.69        
Core4: 28.76        Core5: 33.12        
Core6: 29.60        Core7: 37.31        
Core8: 26.97        Core9: 25.99        
Core10: 27.69        Core11: 37.22        
Core12: 26.26        Core13: 27.96        
Core14: 27.44        Core15: 36.97        
Core16: 28.19        Core17: 40.78        
Core18: 29.97        Core19: 10.61        
Core20: 29.72        Core21: 40.74        
Core22: 28.05        Core23: 26.47        
Core24: 31.59        Core25: 36.48        
Core26: 30.79        Core27: 31.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.51
Socket1: 32.36
DDR read Latency(ns)
Socket0: 74908.43
Socket1: 446.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.09        Core1: 32.57        
Core2: 28.54        Core3: 35.82        
Core4: 29.00        Core5: 33.61        
Core6: 31.56        Core7: 37.56        
Core8: 26.58        Core9: 26.07        
Core10: 29.41        Core11: 37.62        
Core12: 26.58        Core13: 27.71        
Core14: 26.68        Core15: 37.29        
Core16: 27.83        Core17: 41.19        
Core18: 28.61        Core19: 10.61        
Core20: 30.02        Core21: 41.05        
Core22: 29.32        Core23: 26.61        
Core24: 28.95        Core25: 36.71        
Core26: 30.33        Core27: 31.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.02
Socket1: 32.51
DDR read Latency(ns)
Socket0: 74984.53
Socket1: 447.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.70        Core1: 33.43        
Core2: 30.06        Core3: 35.94        
Core4: 29.39        Core5: 33.00        
Core6: 28.31        Core7: 37.80        
Core8: 28.41        Core9: 25.91        
Core10: 28.75        Core11: 37.80        
Core12: 27.09        Core13: 30.46        
Core14: 29.48        Core15: 37.54        
Core16: 28.41        Core17: 41.79        
Core18: 28.20        Core19: 10.63        
Core20: 31.12        Core21: 41.43        
Core22: 27.10        Core23: 27.29        
Core24: 28.72        Core25: 36.47        
Core26: 27.76        Core27: 31.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.10
Socket1: 32.77
DDR read Latency(ns)
Socket0: 74125.35
Socket1: 444.17
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.04        Core1: 35.14        
Core2: 27.96        Core3: 40.33        
Core4: 27.84        Core5: 34.75        
Core6: 27.78        Core7: 40.33        
Core8: 27.37        Core9: 29.52        
Core10: 27.26        Core11: 38.38        
Core12: 26.99        Core13: 39.56        
Core14: 26.06        Core15: 39.03        
Core16: 26.84        Core17: 42.48        
Core18: 28.83        Core19: 40.27        
Core20: 28.76        Core21: 39.68        
Core22: 30.02        Core23: 43.51        
Core24: 26.86        Core25: 43.72        
Core26: 31.51        Core27: 35.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.05
Socket1: 39.25
DDR read Latency(ns)
Socket0: 74520.73
Socket1: 353.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.15        Core1: 35.32        
Core2: 28.38        Core3: 40.40        
Core4: 28.68        Core5: 34.98        
Core6: 27.38        Core7: 40.94        
Core8: 28.03        Core9: 29.52        
Core10: 26.94        Core11: 38.15        
Core12: 28.90        Core13: 40.95        
Core14: 26.44        Core15: 38.91        
Core16: 25.82        Core17: 43.18        
Core18: 28.17        Core19: 40.34        
Core20: 28.24        Core21: 39.09        
Core22: 27.84        Core23: 43.75        
Core24: 29.69        Core25: 43.68        
Core26: 31.21        Core27: 35.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.07
Socket1: 39.48
DDR read Latency(ns)
Socket0: 75416.56
Socket1: 354.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.20        Core1: 35.57        
Core2: 24.60        Core3: 40.48        
Core4: 22.69        Core5: 34.91        
Core6: 23.18        Core7: 40.76        
Core8: 20.74        Core9: 29.74        
Core10: 28.78        Core11: 38.22        
Core12: 28.10        Core13: 40.04        
Core14: 27.45        Core15: 39.37        
Core16: 25.22        Core17: 43.34        
Core18: 26.24        Core19: 40.40        
Core20: 30.80        Core21: 39.30        
Core22: 28.11        Core23: 43.75        
Core24: 28.71        Core25: 43.88        
Core26: 30.77        Core27: 35.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.88
Socket1: 39.49
DDR read Latency(ns)
Socket0: 70852.47
Socket1: 350.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.40        Core1: 35.44        
Core2: 30.51        Core3: 40.55        
Core4: 28.48        Core5: 34.56        
Core6: 27.66        Core7: 40.52        
Core8: 29.43        Core9: 29.52        
Core10: 27.37        Core11: 38.43        
Core12: 26.75        Core13: 39.20        
Core14: 29.12        Core15: 39.21        
Core16: 28.05        Core17: 43.26        
Core18: 28.21        Core19: 40.47        
Core20: 30.81        Core21: 39.40        
Core22: 26.79        Core23: 43.76        
Core24: 28.90        Core25: 44.08        
Core26: 31.37        Core27: 35.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.65
Socket1: 39.39
DDR read Latency(ns)
Socket0: 76752.16
Socket1: 352.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.74        Core1: 35.33        
Core2: 29.47        Core3: 40.29        
Core4: 27.85        Core5: 34.98        
Core6: 25.26        Core7: 40.67        
Core8: 26.77        Core9: 29.71        
Core10: 28.03        Core11: 38.18        
Core12: 28.13        Core13: 40.41        
Core14: 27.77        Core15: 39.01        
Core16: 25.64        Core17: 42.77        
Core18: 28.13        Core19: 40.18        
Core20: 30.58        Core21: 39.18        
Core22: 29.46        Core23: 43.77        
Core24: 29.26        Core25: 43.50        
Core26: 30.85        Core27: 35.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.16
Socket1: 39.36
DDR read Latency(ns)
Socket0: 76066.98
Socket1: 354.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.41        Core1: 36.02        
Core2: 30.04        Core3: 40.63        
Core4: 29.07        Core5: 35.30        
Core6: 27.22        Core7: 40.70        
Core8: 27.62        Core9: 30.06        
Core10: 27.38        Core11: 38.49        
Core12: 27.21        Core13: 40.59        
Core14: 27.11        Core15: 39.13        
Core16: 25.63        Core17: 43.45        
Core18: 27.70        Core19: 40.71        
Core20: 27.59        Core21: 39.49        
Core22: 29.66        Core23: 44.12        
Core24: 28.07        Core25: 43.95        
Core26: 31.33        Core27: 35.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.09
Socket1: 39.73
DDR read Latency(ns)
Socket0: 75660.00
Socket1: 349.12
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.03        Core1: 31.67        
Core2: 27.94        Core3: 34.00        
Core4: 27.83        Core5: 25.13        
Core6: 29.85        Core7: 39.45        
Core8: 27.90        Core9: 19.76        
Core10: 28.06        Core11: 36.41        
Core12: 26.20        Core13: 35.27        
Core14: 30.47        Core15: 36.53        
Core16: 28.03        Core17: 30.58        
Core18: 29.67        Core19: 29.40        
Core20: 29.04        Core21: 40.94        
Core22: 27.73        Core23: 39.54        
Core24: 29.54        Core25: 37.73        
Core26: 29.47        Core27: 38.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.78
Socket1: 34.24
DDR read Latency(ns)
Socket0: 82397.30
Socket1: 413.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.75        Core1: 31.67        
Core2: 26.75        Core3: 36.13        
Core4: 29.89        Core5: 25.42        
Core6: 29.12        Core7: 38.79        
Core8: 31.01        Core9: 20.04        
Core10: 27.88        Core11: 36.92        
Core12: 29.11        Core13: 35.47        
Core14: 28.68        Core15: 36.83        
Core16: 29.66        Core17: 31.31        
Core18: 29.67        Core19: 28.73        
Core20: 30.86        Core21: 40.82        
Core22: 29.52        Core23: 39.58        
Core24: 30.70        Core25: 38.10        
Core26: 28.53        Core27: 39.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.60
Socket1: 34.61
DDR read Latency(ns)
Socket0: 88604.77
Socket1: 413.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.51        Core1: 31.36        
Core2: 28.39        Core3: 36.23        
Core4: 28.01        Core5: 25.31        
Core6: 24.11        Core7: 38.40        
Core8: 22.42        Core9: 19.88        
Core10: 20.54        Core11: 34.48        
Core12: 21.29        Core13: 35.25        
Core14: 28.07        Core15: 36.85        
Core16: 27.91        Core17: 30.50        
Core18: 31.03        Core19: 28.67        
Core20: 28.82        Core21: 40.41        
Core22: 31.14        Core23: 39.13        
Core24: 29.48        Core25: 37.58        
Core26: 30.64        Core27: 39.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.69
Socket1: 34.23
DDR read Latency(ns)
Socket0: 86015.77
Socket1: 422.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.19        Core1: 31.33        
Core2: 28.07        Core3: 36.43        
Core4: 29.86        Core5: 25.64        
Core6: 29.32        Core7: 38.38        
Core8: 28.88        Core9: 20.31        
Core10: 28.02        Core11: 36.66        
Core12: 26.32        Core13: 35.43        
Core14: 29.46        Core15: 38.02        
Core16: 28.09        Core17: 29.46        
Core18: 29.19        Core19: 28.92        
Core20: 31.88        Core21: 40.59        
Core22: 29.96        Core23: 39.11        
Core24: 27.76        Core25: 37.75        
Core26: 29.78        Core27: 39.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.26
Socket1: 34.50
DDR read Latency(ns)
Socket0: 94233.07
Socket1: 419.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.96        Core1: 31.25        
Core2: 28.46        Core3: 35.06        
Core4: 27.92        Core5: 25.06        
Core6: 29.54        Core7: 35.81        
Core8: 30.02        Core9: 21.71        
Core10: 28.02        Core11: 36.71        
Core12: 28.39        Core13: 34.95        
Core14: 30.72        Core15: 38.74        
Core16: 28.51        Core17: 30.42        
Core18: 28.06        Core19: 28.96        
Core20: 29.06        Core21: 40.16        
Core22: 31.42        Core23: 39.03        
Core24: 27.99        Core25: 37.36        
Core26: 30.69        Core27: 38.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.68
Socket1: 34.20
DDR read Latency(ns)
Socket0: 93924.66
Socket1: 426.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.14        Core1: 30.98        
Core2: 25.98        Core3: 35.13        
Core4: 30.08        Core5: 24.95        
Core6: 29.66        Core7: 38.23        
Core8: 29.69        Core9: 19.89        
Core10: 31.62        Core11: 37.24        
Core12: 28.44        Core13: 35.26        
Core14: 29.41        Core15: 36.55        
Core16: 28.28        Core17: 30.48        
Core18: 26.39        Core19: 28.82        
Core20: 21.67        Core21: 40.02        
Core22: 23.24        Core23: 38.86        
Core24: 22.44        Core25: 37.32        
Core26: 22.37        Core27: 38.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.21
Socket1: 34.05
DDR read Latency(ns)
Socket0: 89403.77
Socket1: 427.07
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.35        Core1: 43.39        
Core2: 27.54        Core3: 40.65        
Core4: 27.58        Core5: 42.07        
Core6: 28.27        Core7: 40.71        
Core8: 27.60        Core9: 31.47        
Core10: 27.07        Core11: 44.17        
Core12: 28.10        Core13: 45.77        
Core14: 28.25        Core15: 38.61        
Core16: 28.83        Core17: 46.79        
Core18: 30.74        Core19: 46.07        
Core20: 27.79        Core21: 44.77        
Core22: 28.07        Core23: 44.59        
Core24: 27.71        Core25: 41.84        
Core26: 30.23        Core27: 45.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.35
Socket1: 43.27
DDR read Latency(ns)
Socket0: 69854.92
Socket1: 312.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.01        Core1: 43.19        
Core2: 27.12        Core3: 41.69        
Core4: 30.41        Core5: 42.10        
Core6: 26.30        Core7: 41.20        
Core8: 25.73        Core9: 30.99        
Core10: 26.26        Core11: 43.88        
Core12: 27.28        Core13: 45.56        
Core14: 28.93        Core15: 39.60        
Core16: 27.34        Core17: 46.89        
Core18: 31.95        Core19: 45.89        
Core20: 28.17        Core21: 45.08        
Core22: 27.83        Core23: 44.44        
Core24: 27.21        Core25: 41.66        
Core26: 28.60        Core27: 45.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.54
Socket1: 43.44
DDR read Latency(ns)
Socket0: 71599.66
Socket1: 313.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.17        Core1: 43.38        
Core2: 28.98        Core3: 41.70        
Core4: 28.81        Core5: 42.18        
Core6: 29.03        Core7: 41.46        
Core8: 27.66        Core9: 31.93        
Core10: 29.70        Core11: 44.08        
Core12: 26.97        Core13: 45.78        
Core14: 27.89        Core15: 39.87        
Core16: 26.87        Core17: 47.17        
Core18: 31.97        Core19: 46.42        
Core20: 23.96        Core21: 45.64        
Core22: 28.44        Core23: 45.26        
Core24: 23.10        Core25: 41.94        
Core26: 12.46        Core27: 45.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.38
Socket1: 43.72
DDR read Latency(ns)
Socket0: 69346.76
Socket1: 316.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.89        Core1: 38.67        
Core2: 30.06        Core3: 40.93        
Core4: 29.83        Core5: 38.17        
Core6: 27.26        Core7: 40.93        
Core8: 27.05        Core9: 25.43        
Core10: 25.19        Core11: 43.60        
Core12: 28.20        Core13: 42.65        
Core14: 28.21        Core15: 38.91        
Core16: 28.52        Core17: 44.96        
Core18: 28.20        Core19: 46.20        
Core20: 26.39        Core21: 44.38        
Core22: 29.30        Core23: 45.13        
Core24: 27.57        Core25: 41.67        
Core26: 28.27        Core27: 44.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.11
Socket1: 41.92
DDR read Latency(ns)
Socket0: 75348.91
Socket1: 334.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.90        Core1: 35.58        
Core2: 27.95        Core3: 40.50        
Core4: 28.51        Core5: 35.49        
Core6: 26.57        Core7: 40.42        
Core8: 25.20        Core9: 23.18        
Core10: 26.55        Core11: 43.27        
Core12: 28.36        Core13: 40.88        
Core14: 29.10        Core15: 38.64        
Core16: 27.39        Core17: 43.33        
Core18: 28.84        Core19: 45.49        
Core20: 26.12        Core21: 43.61        
Core22: 27.92        Core23: 44.77        
Core24: 27.34        Core25: 40.95        
Core26: 29.77        Core27: 44.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.36
Socket1: 40.68
DDR read Latency(ns)
Socket0: 77292.30
Socket1: 348.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.46        Core1: 35.87        
Core2: 28.71        Core3: 40.23        
Core4: 29.13        Core5: 35.48        
Core6: 27.69        Core7: 40.05        
Core8: 27.71        Core9: 23.14        
Core10: 27.81        Core11: 43.30        
Core12: 27.59        Core13: 41.01        
Core14: 28.74        Core15: 38.44        
Core16: 28.41        Core17: 43.34        
Core18: 27.84        Core19: 45.54        
Core20: 27.84        Core21: 43.46        
Core22: 27.51        Core23: 44.60        
Core24: 28.00        Core25: 40.86        
Core26: 28.12        Core27: 43.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.33
Socket1: 40.65
DDR read Latency(ns)
Socket0: 77826.56
Socket1: 348.98
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.31        Core1: 40.59        
Core2: 27.79        Core3: 39.58        
Core4: 27.23        Core5: 36.40        
Core6: 28.82        Core7: 38.52        
Core8: 28.84        Core9: 21.34        
Core10: 27.97        Core11: 44.10        
Core12: 28.43        Core13: 43.08        
Core14: 27.68        Core15: 41.17        
Core16: 27.40        Core17: 28.16        
Core18: 27.28        Core19: 43.83        
Core20: 27.03        Core21: 38.48        
Core22: 28.97        Core23: 44.85        
Core24: 28.89        Core25: 33.24        
Core26: 29.38        Core27: 33.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.72
Socket1: 38.73
DDR read Latency(ns)
Socket0: 67685.94
Socket1: 335.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.62        Core1: 42.05        
Core2: 29.95        Core3: 39.31        
Core4: 29.50        Core5: 35.45        
Core6: 30.17        Core7: 37.86        
Core8: 30.77        Core9: 22.43        
Core10: 29.84        Core11: 44.55        
Core12: 29.50        Core13: 43.53        
Core14: 29.26        Core15: 41.18        
Core16: 28.72        Core17: 26.32        
Core18: 27.99        Core19: 44.50        
Core20: 32.67        Core21: 38.37        
Core22: 30.06        Core23: 44.45        
Core24: 31.36        Core25: 33.53        
Core26: 29.82        Core27: 41.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.73
Socket1: 39.60
DDR read Latency(ns)
Socket0: 75084.15
Socket1: 339.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.59        Core1: 41.90        
Core2: 31.88        Core3: 39.26        
Core4: 29.67        Core5: 35.14        
Core6: 23.39        Core7: 37.30        
Core8: 26.17        Core9: 22.00        
Core10: 23.02        Core11: 44.85        
Core12: 21.95        Core13: 43.51        
Core14: 23.49        Core15: 41.06        
Core16: 20.89        Core17: 26.45        
Core18: 28.62        Core19: 44.66        
Core20: 30.37        Core21: 38.39        
Core22: 30.69        Core23: 44.02        
Core24: 30.07        Core25: 34.12        
Core26: 30.06        Core27: 41.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.66
Socket1: 39.52
DDR read Latency(ns)
Socket0: 72180.10
Socket1: 345.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.67        Core1: 42.13        
Core2: 28.71        Core3: 39.66        
Core4: 28.17        Core5: 35.55        
Core6: 27.66        Core7: 32.94        
Core8: 30.64        Core9: 21.40        
Core10: 28.30        Core11: 44.79        
Core12: 27.87        Core13: 43.69        
Core14: 28.51        Core15: 40.91        
Core16: 30.20        Core17: 26.50        
Core18: 28.48        Core19: 44.53        
Core20: 29.58        Core21: 38.79        
Core22: 29.07        Core23: 44.52        
Core24: 29.39        Core25: 34.85        
Core26: 29.23        Core27: 42.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.94
Socket1: 39.46
DDR read Latency(ns)
Socket0: 74102.93
Socket1: 336.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.26        Core1: 41.95        
Core2: 29.63        Core3: 39.06        
Core4: 31.75        Core5: 35.70        
Core6: 29.26        Core7: 32.19        
Core8: 30.86        Core9: 20.11        
Core10: 30.89        Core11: 43.47        
Core12: 29.77        Core13: 43.65        
Core14: 32.28        Core15: 40.64        
Core16: 28.26        Core17: 26.59        
Core18: 28.62        Core19: 45.04        
Core20: 30.54        Core21: 38.53        
Core22: 33.19        Core23: 44.10        
Core24: 28.94        Core25: 34.13        
Core26: 29.56        Core27: 40.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.22
Socket1: 38.99
DDR read Latency(ns)
Socket0: 72282.95
Socket1: 339.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.07        Core1: 42.20        
Core2: 29.71        Core3: 39.97        
Core4: 30.25        Core5: 35.47        
Core6: 29.47        Core7: 37.90        
Core8: 32.40        Core9: 22.48        
Core10: 30.70        Core11: 45.51        
Core12: 29.33        Core13: 43.61        
Core14: 29.72        Core15: 41.09        
Core16: 28.05        Core17: 26.70        
Core18: 28.02        Core19: 44.49        
Core20: 30.07        Core21: 38.39        
Core22: 31.08        Core23: 44.17        
Core24: 29.66        Core25: 34.05        
Core26: 29.37        Core27: 41.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.93
Socket1: 39.83
DDR read Latency(ns)
Socket0: 76512.89
Socket1: 339.81
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.09        Core1: 36.62        
Core2: 29.96        Core3: 41.66        
Core4: 26.34        Core5: 41.24        
Core6: 27.87        Core7: 46.83        
Core8: 27.58        Core9: 29.02        
Core10: 28.05        Core11: 42.14        
Core12: 28.09        Core13: 45.41        
Core14: 27.11        Core15: 40.50        
Core16: 27.65        Core17: 46.79        
Core18: 29.46        Core19: 43.22        
Core20: 26.17        Core21: 42.01        
Core22: 28.19        Core23: 29.74        
Core24: 26.30        Core25: 41.81        
Core26: 28.65        Core27: 36.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.00
Socket1: 41.07
DDR read Latency(ns)
Socket0: 73761.86
Socket1: 320.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.49        Core1: 35.76        
Core2: 27.38        Core3: 41.59        
Core4: 25.34        Core5: 41.05        
Core6: 27.56        Core7: 46.60        
Core8: 29.76        Core9: 28.90        
Core10: 32.18        Core11: 42.04        
Core12: 28.61        Core13: 44.84        
Core14: 27.74        Core15: 40.46        
Core16: 27.34        Core17: 46.46        
Core18: 29.27        Core19: 43.14        
Core20: 26.97        Core21: 42.13        
Core22: 27.06        Core23: 29.58        
Core24: 26.14        Core25: 41.66        
Core26: 27.33        Core27: 36.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.24
Socket1: 40.82
DDR read Latency(ns)
Socket0: 74596.19
Socket1: 321.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.46        Core1: 35.27        
Core2: 24.68        Core3: 41.21        
Core4: 21.54        Core5: 40.51        
Core6: 22.57        Core7: 45.97        
Core8: 24.97        Core9: 28.58        
Core10: 21.54        Core11: 41.66        
Core12: 26.85        Core13: 44.17        
Core14: 28.08        Core15: 40.23        
Core16: 30.00        Core17: 44.76        
Core18: 27.01        Core19: 42.58        
Core20: 27.85        Core21: 41.50        
Core22: 27.78        Core23: 29.44        
Core24: 27.33        Core25: 41.33        
Core26: 25.74        Core27: 35.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.96
Socket1: 40.30
DDR read Latency(ns)
Socket0: 71475.89
Socket1: 327.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.90        Core1: 27.68        
Core2: 27.14        Core3: 40.37        
Core4: 26.09        Core5: 40.25        
Core6: 26.15        Core7: 44.70        
Core8: 26.98        Core9: 26.07        
Core10: 29.14        Core11: 40.64        
Core12: 27.44        Core13: 41.66        
Core14: 27.71        Core15: 39.17        
Core16: 27.37        Core17: 30.62        
Core18: 26.96        Core19: 41.53        
Core20: 26.25        Core21: 40.83        
Core22: 27.42        Core23: 30.40        
Core24: 27.54        Core25: 39.78        
Core26: 27.09        Core27: 34.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.53
Socket1: 38.15
DDR read Latency(ns)
Socket0: 82492.70
Socket1: 355.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.53        Core1: 35.76        
Core2: 26.01        Core3: 41.18        
Core4: 27.84        Core5: 40.77        
Core6: 26.36        Core7: 46.40        
Core8: 28.89        Core9: 28.27        
Core10: 30.31        Core11: 41.81        
Core12: 27.75        Core13: 43.84        
Core14: 28.90        Core15: 39.36        
Core16: 27.96        Core17: 44.50        
Core18: 27.30        Core19: 42.74        
Core20: 26.25        Core21: 41.67        
Core22: 29.41        Core23: 29.37        
Core24: 27.42        Core25: 41.28        
Core26: 26.53        Core27: 35.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.14
Socket1: 40.37
DDR read Latency(ns)
Socket0: 73962.25
Socket1: 327.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.53        Core1: 36.84        
Core2: 25.83        Core3: 41.70        
Core4: 29.03        Core5: 41.22        
Core6: 26.05        Core7: 46.57        
Core8: 26.88        Core9: 29.35        
Core10: 27.89        Core11: 42.14        
Core12: 26.93        Core13: 45.03        
Core14: 25.57        Core15: 40.16        
Core16: 27.95        Core17: 46.87        
Core18: 26.79        Core19: 42.85        
Core20: 27.02        Core21: 42.24        
Core22: 28.94        Core23: 30.10        
Core24: 27.76        Core25: 42.01        
Core26: 25.46        Core27: 36.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.74
Socket1: 41.06
DDR read Latency(ns)
Socket0: 73890.62
Socket1: 321.19
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.40        Core1: 36.26        
Core2: 28.55        Core3: 39.50        
Core4: 29.78        Core5: 41.62        
Core6: 28.93        Core7: 40.36        
Core8: 28.10        Core9: 29.47        
Core10: 27.99        Core11: 40.72        
Core12: 27.41        Core13: 43.01        
Core14: 25.51        Core15: 31.10        
Core16: 27.07        Core17: 39.90        
Core18: 28.78        Core19: 23.36        
Core20: 29.04        Core21: 40.96        
Core22: 29.30        Core23: 25.37        
Core24: 28.80        Core25: 40.76        
Core26: 30.91        Core27: 40.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.94
Socket1: 37.00
DDR read Latency(ns)
Socket0: 62931.68
Socket1: 359.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.56        Core1: 36.09        
Core2: 27.45        Core3: 39.23        
Core4: 29.91        Core5: 41.39        
Core6: 26.49        Core7: 39.74        
Core8: 29.37        Core9: 29.85        
Core10: 27.80        Core11: 40.57        
Core12: 26.58        Core13: 43.07        
Core14: 29.92        Core15: 30.82        
Core16: 27.19        Core17: 40.18        
Core18: 27.39        Core19: 23.62        
Core20: 30.22        Core21: 40.27        
Core22: 30.75        Core23: 25.03        
Core24: 30.77        Core25: 40.39        
Core26: 30.99        Core27: 40.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.17
Socket1: 36.81
DDR read Latency(ns)
Socket0: 64022.15
Socket1: 361.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.87        Core1: 35.28        
Core2: 27.77        Core3: 38.94        
Core4: 22.71        Core5: 41.22        
Core6: 26.99        Core7: 39.71        
Core8: 20.61        Core9: 28.06        
Core10: 27.86        Core11: 40.29        
Core12: 22.80        Core13: 42.71        
Core14: 28.01        Core15: 30.74        
Core16: 28.01        Core17: 39.40        
Core18: 27.26        Core19: 22.02        
Core20: 30.38        Core21: 40.22        
Core22: 31.84        Core23: 23.11        
Core24: 28.96        Core25: 40.21        
Core26: 30.64        Core27: 39.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.51
Socket1: 36.29
DDR read Latency(ns)
Socket0: 60663.26
Socket1: 366.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.67        Core1: 35.73        
Core2: 27.66        Core3: 39.27        
Core4: 28.56        Core5: 41.40        
Core6: 29.35        Core7: 40.10        
Core8: 28.84        Core9: 29.70        
Core10: 27.65        Core11: 40.56        
Core12: 27.65        Core13: 43.03        
Core14: 28.04        Core15: 31.15        
Core16: 27.56        Core17: 40.00        
Core18: 27.71        Core19: 22.82        
Core20: 29.43        Core21: 41.19        
Core22: 29.79        Core23: 24.75        
Core24: 29.07        Core25: 41.16        
Core26: 29.95        Core27: 40.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.66
Socket1: 36.88
DDR read Latency(ns)
Socket0: 64256.96
Socket1: 363.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.94        Core1: 35.98        
Core2: 28.77        Core3: 39.31        
Core4: 30.52        Core5: 41.33        
Core6: 29.03        Core7: 39.92        
Core8: 29.87        Core9: 29.89        
Core10: 27.35        Core11: 40.53        
Core12: 28.40        Core13: 42.71        
Core14: 28.18        Core15: 31.16        
Core16: 31.01        Core17: 40.36        
Core18: 29.28        Core19: 23.34        
Core20: 31.03        Core21: 40.84        
Core22: 29.34        Core23: 25.19        
Core24: 29.27        Core25: 40.98        
Core26: 28.76        Core27: 40.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.60
Socket1: 36.94
DDR read Latency(ns)
Socket0: 64087.80
Socket1: 363.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.46        Core1: 34.78        
Core2: 26.60        Core3: 38.89        
Core4: 29.54        Core5: 41.25        
Core6: 28.17        Core7: 40.00        
Core8: 27.39        Core9: 28.79        
Core10: 27.76        Core11: 40.28        
Core12: 27.96        Core13: 42.68        
Core14: 27.34        Core15: 30.85        
Core16: 27.69        Core17: 39.80        
Core18: 27.52        Core19: 20.93        
Core20: 29.35        Core21: 40.56        
Core22: 29.61        Core23: 23.36        
Core24: 28.00        Core25: 40.58        
Core26: 29.96        Core27: 39.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.83
Socket1: 36.24
DDR read Latency(ns)
Socket0: 64341.03
Socket1: 366.91
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.38        Core1: 34.15        
Core2: 28.74        Core3: 40.23        
Core4: 28.98        Core5: 27.79        
Core6: 26.71        Core7: 42.62        
Core8: 29.18        Core9: 24.05        
Core10: 28.24        Core11: 44.56        
Core12: 29.80        Core13: 43.25        
Core14: 26.82        Core15: 43.04        
Core16: 26.07        Core17: 42.31        
Core18: 26.47        Core19: 42.55        
Core20: 29.53        Core21: 42.52        
Core22: 28.61        Core23: 28.68        
Core24: 29.74        Core25: 46.30        
Core26: 30.01        Core27: 45.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.24
Socket1: 38.77
DDR read Latency(ns)
Socket0: 82994.31
Socket1: 380.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.99        Core1: 35.80        
Core2: 27.51        Core3: 42.39        
Core4: 29.61        Core5: 32.24        
Core6: 28.78        Core7: 42.74        
Core8: 32.63        Core9: 23.45        
Core10: 27.67        Core11: 46.08        
Core12: 28.56        Core13: 45.24        
Core14: 26.77        Core15: 44.75        
Core16: 26.79        Core17: 44.84        
Core18: 29.66        Core19: 43.85        
Core20: 26.54        Core21: 45.69        
Core22: 27.00        Core23: 30.81        
Core24: 27.36        Core25: 45.86        
Core26: 30.21        Core27: 44.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.47
Socket1: 40.73
DDR read Latency(ns)
Socket0: 75024.59
Socket1: 347.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.88        Core1: 35.84        
Core2: 24.12        Core3: 42.65        
Core4: 23.06        Core5: 32.23        
Core6: 27.28        Core7: 42.67        
Core8: 20.81        Core9: 22.97        
Core10: 18.56        Core11: 46.03        
Core12: 28.11        Core13: 45.05        
Core14: 26.66        Core15: 44.21        
Core16: 26.87        Core17: 44.48        
Core18: 27.95        Core19: 44.05        
Core20: 28.31        Core21: 46.07        
Core22: 27.67        Core23: 30.61        
Core24: 27.98        Core25: 45.07        
Core26: 31.13        Core27: 43.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.72
Socket1: 40.61
DDR read Latency(ns)
Socket0: 71123.36
Socket1: 344.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.27        Core1: 35.90        
Core2: 27.24        Core3: 42.60        
Core4: 28.84        Core5: 32.11        
Core6: 26.44        Core7: 42.56        
Core8: 28.68        Core9: 22.97        
Core10: 26.90        Core11: 45.60        
Core12: 27.03        Core13: 45.76        
Core14: 25.86        Core15: 44.39        
Core16: 32.71        Core17: 44.96        
Core18: 27.59        Core19: 43.93        
Core20: 29.26        Core21: 46.70        
Core22: 28.13        Core23: 30.80        
Core24: 33.01        Core25: 45.07        
Core26: 33.60        Core27: 43.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.16
Socket1: 40.68
DDR read Latency(ns)
Socket0: 75126.88
Socket1: 347.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.46        Core1: 35.98        
Core2: 28.88        Core3: 42.90        
Core4: 27.90        Core5: 32.42        
Core6: 27.00        Core7: 43.18        
Core8: 26.69        Core9: 23.01        
Core10: 28.13        Core11: 46.24        
Core12: 30.83        Core13: 45.04        
Core14: 26.97        Core15: 44.75        
Core16: 26.35        Core17: 44.65        
Core18: 28.07        Core19: 44.23        
Core20: 28.58        Core21: 46.63        
Core22: 28.27        Core23: 29.99        
Core24: 29.15        Core25: 45.20        
Core26: 31.56        Core27: 44.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.04
Socket1: 40.77
DDR read Latency(ns)
Socket0: 74149.42
Socket1: 338.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.79        Core1: 36.07        
Core2: 28.52        Core3: 42.62        
Core4: 28.18        Core5: 32.56        
Core6: 27.35        Core7: 43.26        
Core8: 30.91        Core9: 23.08        
Core10: 28.63        Core11: 46.06        
Core12: 27.38        Core13: 45.67        
Core14: 27.24        Core15: 45.36        
Core16: 27.96        Core17: 44.66        
Core18: 27.92        Core19: 44.29        
Core20: 28.83        Core21: 46.26        
Core22: 27.22        Core23: 30.19        
Core24: 26.90        Core25: 45.57        
Core26: 28.61        Core27: 44.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.51
Socket1: 40.87
DDR read Latency(ns)
Socket0: 73461.40
Socket1: 338.03
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.32        Core1: 40.01        
Core2: 27.11        Core3: 39.90        
Core4: 26.31        Core5: 35.41        
Core6: 27.52        Core7: 41.22        
Core8: 26.03        Core9: 26.41        
Core10: 26.28        Core11: 46.26        
Core12: 27.09        Core13: 41.03        
Core14: 26.26        Core15: 40.14        
Core16: 27.13        Core17: 37.39        
Core18: 26.20        Core19: 34.34        
Core20: 26.95        Core21: 43.96        
Core22: 28.07        Core23: 32.67        
Core24: 27.94        Core25: 40.12        
Core26: 29.80        Core27: 41.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.64
Socket1: 39.40
DDR read Latency(ns)
Socket0: 70575.30
Socket1: 329.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.16        Core1: 40.99        
Core2: 27.39        Core3: 40.30        
Core4: 29.69        Core5: 36.23        
Core6: 29.19        Core7: 41.67        
Core8: 28.75        Core9: 26.94        
Core10: 26.60        Core11: 46.78        
Core12: 27.82        Core13: 41.49        
Core14: 29.81        Core15: 39.85        
Core16: 27.69        Core17: 37.83        
Core18: 27.68        Core19: 37.99        
Core20: 28.87        Core21: 44.86        
Core22: 29.60        Core23: 36.77        
Core24: 27.78        Core25: 40.61        
Core26: 28.39        Core27: 42.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.24
Socket1: 40.38
DDR read Latency(ns)
Socket0: 70677.08
Socket1: 323.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.70        Core1: 39.82        
Core2: 21.50        Core3: 39.33        
Core4: 16.34        Core5: 35.04        
Core6: 26.56        Core7: 40.48        
Core8: 28.61        Core9: 26.62        
Core10: 26.28        Core11: 45.78        
Core12: 24.77        Core13: 39.72        
Core14: 26.77        Core15: 39.18        
Core16: 26.79        Core17: 37.59        
Core18: 24.83        Core19: 29.70        
Core20: 27.13        Core21: 43.55        
Core22: 24.02        Core23: 26.86        
Core24: 27.27        Core25: 39.60        
Core26: 28.20        Core27: 41.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.33
Socket1: 38.45
DDR read Latency(ns)
Socket0: 68674.85
Socket1: 346.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.46        Core1: 38.59        
Core2: 28.35        Core3: 38.50        
Core4: 27.64        Core5: 27.05        
Core6: 29.96        Core7: 39.74        
Core8: 29.60        Core9: 25.80        
Core10: 28.07        Core11: 44.88        
Core12: 27.95        Core13: 37.43        
Core14: 28.40        Core15: 38.60        
Core16: 26.30        Core17: 36.29        
Core18: 27.45        Core19: 17.00        
Core20: 28.04        Core21: 42.41        
Core22: 27.53        Core23: 22.64        
Core24: 28.60        Core25: 38.81        
Core26: 28.86        Core27: 38.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.31
Socket1: 35.56
DDR read Latency(ns)
Socket0: 73258.29
Socket1: 373.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.10        Core1: 39.88        
Core2: 27.41        Core3: 39.54        
Core4: 26.75        Core5: 35.20        
Core6: 30.49        Core7: 40.52        
Core8: 28.74        Core9: 26.59        
Core10: 26.11        Core11: 45.65        
Core12: 26.86        Core13: 40.19        
Core14: 26.79        Core15: 39.48        
Core16: 28.04        Core17: 38.21        
Core18: 27.34        Core19: 21.59        
Core20: 27.18        Core21: 43.88        
Core22: 28.89        Core23: 26.90        
Core24: 28.48        Core25: 39.87        
Core26: 28.78        Core27: 40.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.92
Socket1: 38.11
DDR read Latency(ns)
Socket0: 72908.10
Socket1: 349.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.82        Core1: 40.30        
Core2: 27.22        Core3: 39.53        
Core4: 28.86        Core5: 35.30        
Core6: 28.33        Core7: 40.81        
Core8: 26.70        Core9: 26.60        
Core10: 26.27        Core11: 46.08        
Core12: 26.98        Core13: 39.98        
Core14: 27.07        Core15: 39.66        
Core16: 26.69        Core17: 37.99        
Core18: 25.46        Core19: 29.03        
Core20: 26.68        Core21: 44.00        
Core22: 28.74        Core23: 27.24        
Core24: 26.75        Core25: 39.85        
Core26: 27.81        Core27: 41.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.92
Socket1: 38.71
DDR read Latency(ns)
Socket0: 72227.68
Socket1: 339.46
