# system info mysystem on 2015.01.22.17:36:38
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1421976896
#
#
# Files generated for mysystem on 2015.01.22.17:36:38
files:
filepath,kind,attributes,module,is_top
mysystem/simulation/mysystem.v,VERILOG,,mysystem,true
mysystem/simulation/submodules/mysystem_system_pll.v,VERILOG,,mysystem_system_pll,false
mysystem/simulation/submodules/mysystem_arm_a9_hps.v,VERILOG,,mysystem_arm_a9_hps,false
mysystem/simulation/submodules/mysystem_Onchip_SRAM.v,VERILOG,,mysystem_Onchip_SRAM,false
mysystem/simulation/submodules/mysystem_Onchip_SRAM.hex,HEX,,mysystem_Onchip_SRAM,false
mysystem/simulation/submodules/mysystem_jtag_uart.v,VERILOG,,mysystem_jtag_uart,false
mysystem/simulation/submodules/mysystem_vgasystem_0.v,VERILOG,,mysystem_vgasystem_0,false
mysystem/simulation/submodules/mysystem_SDRAM.v,VERILOG,,mysystem_SDRAM,false
mysystem/simulation/submodules/mysystem_SDRAM_test_component.v,VERILOG,,mysystem_SDRAM,false
mysystem/simulation/submodules/mysystem_mm_interconnect_0.v,VERILOG,,mysystem_mm_interconnect_0,false
mysystem/simulation/submodules/mysystem_mm_interconnect_1.v,VERILOG,,mysystem_mm_interconnect_1,false
mysystem/simulation/submodules/mysystem_irq_mapper.sv,SYSTEM_VERILOG,,mysystem_irq_mapper,false
mysystem/simulation/submodules/mysystem_irq_mapper_001.sv,SYSTEM_VERILOG,,mysystem_irq_mapper_001,false
mysystem/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
mysystem/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
mysystem/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
mysystem/simulation/submodules/mysystem_system_pll_sys_pll.vo,VERILOG,,mysystem_system_pll_sys_pll,false
mysystem/simulation/submodules/altera_up_avalon_reset_from_locked_signal.v,VERILOG,,altera_up_avalon_reset_from_locked_signal,false
mysystem/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,mysystem_arm_a9_hps_fpga_interfaces,false
mysystem/simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,mysystem_arm_a9_hps_fpga_interfaces,false
mysystem/simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,mysystem_arm_a9_hps_fpga_interfaces,false
mysystem/simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,mysystem_arm_a9_hps_fpga_interfaces,false
mysystem/simulation/submodules/questa_mvc_svapi.svh,SYSTEM_VERILOG,,mysystem_arm_a9_hps_fpga_interfaces,false
mysystem/simulation/submodules/mgc_common_axi.sv,SYSTEM_VERILOG,,mysystem_arm_a9_hps_fpga_interfaces,false
mysystem/simulation/submodules/mgc_axi_master.sv,SYSTEM_VERILOG,,mysystem_arm_a9_hps_fpga_interfaces,false
mysystem/simulation/submodules/mgc_axi_slave.sv,SYSTEM_VERILOG,,mysystem_arm_a9_hps_fpga_interfaces,false
mysystem/simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,mysystem_arm_a9_hps_fpga_interfaces,false
mysystem/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,mysystem_arm_a9_hps_fpga_interfaces,false
mysystem/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,mysystem_arm_a9_hps_fpga_interfaces,false
mysystem/simulation/submodules/mysystem_arm_a9_hps_fpga_interfaces.sv,SYSTEM_VERILOG,,mysystem_arm_a9_hps_fpga_interfaces,false
mysystem/simulation/submodules/mysystem_arm_a9_hps_hps_io.v,VERILOG,,mysystem_arm_a9_hps_hps_io,false
mysystem/simulation/submodules/mysystem_vgasystem_0_vga_pll.v,VERILOG,,mysystem_vgasystem_0_vga_pll,false
mysystem/simulation/submodules/mysystem_vgasystem_0_VGA_Pixel_DMA.v,VERILOG,,mysystem_vgasystem_0_VGA_Pixel_DMA,false
mysystem/simulation/submodules/mysystem_vgasystem_0_VGA_Pixel_FIFO.v,VERILOG,,mysystem_vgasystem_0_VGA_Pixel_FIFO,false
mysystem/simulation/submodules/mysystem_vgasystem_0_VGA_Pixel_RGB_Resampler_0.v,VERILOG,,mysystem_vgasystem_0_VGA_Pixel_RGB_Resampler_0,false
mysystem/simulation/submodules/altera_up_video_scaler_shrink.v,VERILOG,,mysystem_vgasystem_0_VGA_Pixel_Scaler,false
mysystem/simulation/submodules/altera_up_video_scaler_multiply_width.v,VERILOG,,mysystem_vgasystem_0_VGA_Pixel_Scaler,false
mysystem/simulation/submodules/altera_up_video_scaler_multiply_height.v,VERILOG,,mysystem_vgasystem_0_VGA_Pixel_Scaler,false
mysystem/simulation/submodules/mysystem_vgasystem_0_VGA_Pixel_Scaler.v,VERILOG,,mysystem_vgasystem_0_VGA_Pixel_Scaler,false
mysystem/simulation/submodules/altera_up_video_128_character_rom.v,VERILOG,,mysystem_vgasystem_0_VGA_Char_Buffer,false
mysystem/simulation/submodules/altera_up_video_fb_color_rom.v,VERILOG,,mysystem_vgasystem_0_VGA_Char_Buffer,false
mysystem/simulation/submodules/altera_up_video_char_mode_rom_128.mif,MIF,,mysystem_vgasystem_0_VGA_Char_Buffer,false
mysystem/simulation/submodules/altera_up_video_fb_color_rom.mif,MIF,,mysystem_vgasystem_0_VGA_Char_Buffer,false
mysystem/simulation/submodules/mysystem_vgasystem_0_VGA_Char_Buffer.v,VERILOG,,mysystem_vgasystem_0_VGA_Char_Buffer,false
mysystem/simulation/submodules/altera_up_video_alpha_blender_normal.v,VERILOG,,mysystem_vgasystem_0_VGA_Alpha_Blender,false
mysystem/simulation/submodules/altera_up_video_alpha_blender_simple.v,VERILOG,,mysystem_vgasystem_0_VGA_Alpha_Blender,false
mysystem/simulation/submodules/mysystem_vgasystem_0_VGA_Alpha_Blender.v,VERILOG,,mysystem_vgasystem_0_VGA_Alpha_Blender,false
mysystem/simulation/submodules/mysystem_vgasystem_0_VGA_Dual_Clock_FIFO.v,VERILOG,,mysystem_vgasystem_0_VGA_Dual_Clock_FIFO,false
mysystem/simulation/submodules/altera_up_avalon_video_vga_timing.v,VERILOG,,mysystem_vgasystem_0_VGA_Controller,false
mysystem/simulation/submodules/mysystem_vgasystem_0_VGA_Controller.v,VERILOG,,mysystem_vgasystem_0_VGA_Controller,false
mysystem/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
mysystem/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
mysystem/simulation/submodules/altera_merlin_axi_master_ni.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
mysystem/simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
mysystem/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
mysystem/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
mysystem/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
mysystem/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
mysystem/simulation/submodules/mysystem_mm_interconnect_0_addr_router.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_addr_router,false
mysystem/simulation/submodules/mysystem_mm_interconnect_0_addr_router_002.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_addr_router_002,false
mysystem/simulation/submodules/mysystem_mm_interconnect_0_id_router.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_id_router,false
mysystem/simulation/submodules/mysystem_mm_interconnect_0_id_router_001.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_id_router_001,false
mysystem/simulation/submodules/mysystem_mm_interconnect_0_id_router_002.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_id_router_002,false
mysystem/simulation/submodules/mysystem_mm_interconnect_0_id_router_003.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_id_router_003,false
mysystem/simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
mysystem/simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
mysystem/simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
mysystem/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
mysystem/simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
mysystem/simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
mysystem/simulation/submodules/mysystem_mm_interconnect_0_cmd_xbar_demux.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_cmd_xbar_demux,false
mysystem/simulation/submodules/mysystem_mm_interconnect_0_cmd_xbar_demux_002.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_cmd_xbar_demux_002,false
mysystem/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_cmd_xbar_mux,false
mysystem/simulation/submodules/mysystem_mm_interconnect_0_cmd_xbar_mux.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_cmd_xbar_mux,false
mysystem/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_cmd_xbar_mux_001,false
mysystem/simulation/submodules/mysystem_mm_interconnect_0_cmd_xbar_mux_001.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_cmd_xbar_mux_001,false
mysystem/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_cmd_xbar_mux_002,false
mysystem/simulation/submodules/mysystem_mm_interconnect_0_cmd_xbar_mux_002.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_cmd_xbar_mux_002,false
mysystem/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_cmd_xbar_mux_003,false
mysystem/simulation/submodules/mysystem_mm_interconnect_0_cmd_xbar_mux_003.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_cmd_xbar_mux_003,false
mysystem/simulation/submodules/mysystem_mm_interconnect_0_rsp_xbar_demux.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_rsp_xbar_demux,false
mysystem/simulation/submodules/mysystem_mm_interconnect_0_rsp_xbar_demux_001.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_rsp_xbar_demux_001,false
mysystem/simulation/submodules/mysystem_mm_interconnect_0_rsp_xbar_demux_002.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_rsp_xbar_demux_002,false
mysystem/simulation/submodules/mysystem_mm_interconnect_0_rsp_xbar_demux_003.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_rsp_xbar_demux_003,false
mysystem/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_rsp_xbar_mux,false
mysystem/simulation/submodules/mysystem_mm_interconnect_0_rsp_xbar_mux.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_rsp_xbar_mux,false
mysystem/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_rsp_xbar_mux_002,false
mysystem/simulation/submodules/mysystem_mm_interconnect_0_rsp_xbar_mux_002.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_rsp_xbar_mux_002,false
mysystem/simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
mysystem/simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
mysystem/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
mysystem/simulation/submodules/mysystem_mm_interconnect_1_addr_router.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_1_addr_router,false
mysystem/simulation/submodules/mysystem_mm_interconnect_1_id_router.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_1_id_router,false
mysystem/simulation/submodules/mysystem_mm_interconnect_1_cmd_xbar_demux.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_1_cmd_xbar_demux,false
mysystem/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_1_cmd_xbar_mux,false
mysystem/simulation/submodules/mysystem_mm_interconnect_1_cmd_xbar_mux.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_1_cmd_xbar_mux,false
mysystem/simulation/submodules/mysystem_mm_interconnect_1_rsp_xbar_demux.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_1_rsp_xbar_demux,false
mysystem/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_1_rsp_xbar_mux,false
mysystem/simulation/submodules/mysystem_mm_interconnect_1_rsp_xbar_mux.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_1_rsp_xbar_mux,false
mysystem/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,mysystem_arm_a9_hps_hps_io_border,false
mysystem/simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,mysystem_arm_a9_hps_hps_io_border,false
mysystem/simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,mysystem_arm_a9_hps_hps_io_border,false
mysystem/simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,mysystem_arm_a9_hps_hps_io_border,false
mysystem/simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,mysystem_arm_a9_hps_hps_io_border,false
mysystem/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,mysystem_arm_a9_hps_hps_io_border,false
mysystem/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,mysystem_arm_a9_hps_hps_io_border,false
mysystem/simulation/submodules/mysystem_arm_a9_hps_hps_io_border_memory.sv,SYSTEM_VERILOG,,mysystem_arm_a9_hps_hps_io_border,false
mysystem/simulation/submodules/mysystem_arm_a9_hps_hps_io_border.sv,SYSTEM_VERILOG,,mysystem_arm_a9_hps_hps_io_border,false
mysystem/simulation/submodules/mysystem_vgasystem_0_vga_pll_video_pll.vo,VERILOG,,mysystem_vgasystem_0_vga_pll_video_pll,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
mysystem.system_pll,mysystem_system_pll
mysystem.system_pll.sys_pll,mysystem_system_pll_sys_pll
mysystem.system_pll.reset_from_locked,altera_up_avalon_reset_from_locked_signal
mysystem.arm_a9_hps,mysystem_arm_a9_hps
mysystem.arm_a9_hps.fpga_interfaces,mysystem_arm_a9_hps_fpga_interfaces
mysystem.arm_a9_hps.hps_io,mysystem_arm_a9_hps_hps_io
mysystem.arm_a9_hps.hps_io.border,mysystem_arm_a9_hps_hps_io_border
mysystem.Onchip_SRAM,mysystem_Onchip_SRAM
mysystem.jtag_uart,mysystem_jtag_uart
mysystem.vgasystem_0,mysystem_vgasystem_0
mysystem.vgasystem_0.vga_pll,mysystem_vgasystem_0_vga_pll
mysystem.vgasystem_0.vga_pll.video_pll,mysystem_vgasystem_0_vga_pll_video_pll
mysystem.vgasystem_0.vga_pll.reset_from_locked,altera_up_avalon_reset_from_locked_signal
mysystem.vgasystem_0.VGA_Pixel_DMA,mysystem_vgasystem_0_VGA_Pixel_DMA
mysystem.vgasystem_0.VGA_Pixel_FIFO,mysystem_vgasystem_0_VGA_Pixel_FIFO
mysystem.vgasystem_0.VGA_Pixel_RGB_Resampler_0,mysystem_vgasystem_0_VGA_Pixel_RGB_Resampler_0
mysystem.vgasystem_0.VGA_Pixel_Scaler,mysystem_vgasystem_0_VGA_Pixel_Scaler
mysystem.vgasystem_0.VGA_Char_Buffer,mysystem_vgasystem_0_VGA_Char_Buffer
mysystem.vgasystem_0.VGA_Alpha_Blender,mysystem_vgasystem_0_VGA_Alpha_Blender
mysystem.vgasystem_0.VGA_Dual_Clock_FIFO,mysystem_vgasystem_0_VGA_Dual_Clock_FIFO
mysystem.vgasystem_0.VGA_Controller,mysystem_vgasystem_0_VGA_Controller
mysystem.vgasystem_0.rst_controller,altera_reset_controller
mysystem.vgasystem_0.rst_controller_001,altera_reset_controller
mysystem.SDRAM,mysystem_SDRAM
mysystem.mm_interconnect_0,mysystem_mm_interconnect_0
mysystem.mm_interconnect_0.vgasystem_0_pixel_dma_master_translator,altera_merlin_master_translator
mysystem.mm_interconnect_0.Onchip_SRAM_s1_translator,altera_merlin_slave_translator
mysystem.mm_interconnect_0.vgasystem_0_char_buffer_slave_translator,altera_merlin_slave_translator
mysystem.mm_interconnect_0.SDRAM_s1_translator,altera_merlin_slave_translator
mysystem.mm_interconnect_0.Onchip_SRAM_s2_translator,altera_merlin_slave_translator
mysystem.mm_interconnect_0.arm_a9_hps_h2f_axi_master_agent,altera_merlin_axi_master_ni
mysystem.mm_interconnect_0.vgasystem_0_pixel_dma_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
mysystem.mm_interconnect_0.Onchip_SRAM_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
mysystem.mm_interconnect_0.vgasystem_0_char_buffer_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
mysystem.mm_interconnect_0.SDRAM_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
mysystem.mm_interconnect_0.Onchip_SRAM_s2_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
mysystem.mm_interconnect_0.Onchip_SRAM_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
mysystem.mm_interconnect_0.Onchip_SRAM_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
mysystem.mm_interconnect_0.vgasystem_0_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
mysystem.mm_interconnect_0.vgasystem_0_char_buffer_slave_translator_avalon_universal_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
mysystem.mm_interconnect_0.SDRAM_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
mysystem.mm_interconnect_0.SDRAM_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
mysystem.mm_interconnect_0.Onchip_SRAM_s2_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
mysystem.mm_interconnect_0.Onchip_SRAM_s2_translator_avalon_universal_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
mysystem.mm_interconnect_0.addr_router,mysystem_mm_interconnect_0_addr_router
mysystem.mm_interconnect_0.addr_router_001,mysystem_mm_interconnect_0_addr_router
mysystem.mm_interconnect_0.addr_router_002,mysystem_mm_interconnect_0_addr_router_002
mysystem.mm_interconnect_0.id_router,mysystem_mm_interconnect_0_id_router
mysystem.mm_interconnect_0.id_router_001,mysystem_mm_interconnect_0_id_router_001
mysystem.mm_interconnect_0.id_router_002,mysystem_mm_interconnect_0_id_router_002
mysystem.mm_interconnect_0.id_router_003,mysystem_mm_interconnect_0_id_router_003
mysystem.mm_interconnect_0.limiter,altera_merlin_traffic_limiter
mysystem.mm_interconnect_0.limiter_001,altera_merlin_traffic_limiter
mysystem.mm_interconnect_0.limiter_002,altera_merlin_traffic_limiter
mysystem.mm_interconnect_0.burst_adapter,altera_merlin_burst_adapter
mysystem.mm_interconnect_0.burst_adapter_001,altera_merlin_burst_adapter
mysystem.mm_interconnect_0.burst_adapter_002,altera_merlin_burst_adapter
mysystem.mm_interconnect_0.burst_adapter_003,altera_merlin_burst_adapter
mysystem.mm_interconnect_0.cmd_xbar_demux,mysystem_mm_interconnect_0_cmd_xbar_demux
mysystem.mm_interconnect_0.cmd_xbar_demux_001,mysystem_mm_interconnect_0_cmd_xbar_demux
mysystem.mm_interconnect_0.cmd_xbar_demux_002,mysystem_mm_interconnect_0_cmd_xbar_demux_002
mysystem.mm_interconnect_0.cmd_xbar_mux,mysystem_mm_interconnect_0_cmd_xbar_mux
mysystem.mm_interconnect_0.cmd_xbar_mux_001,mysystem_mm_interconnect_0_cmd_xbar_mux_001
mysystem.mm_interconnect_0.cmd_xbar_mux_002,mysystem_mm_interconnect_0_cmd_xbar_mux_002
mysystem.mm_interconnect_0.cmd_xbar_mux_003,mysystem_mm_interconnect_0_cmd_xbar_mux_003
mysystem.mm_interconnect_0.rsp_xbar_demux,mysystem_mm_interconnect_0_rsp_xbar_demux
mysystem.mm_interconnect_0.rsp_xbar_demux_001,mysystem_mm_interconnect_0_rsp_xbar_demux_001
mysystem.mm_interconnect_0.rsp_xbar_demux_002,mysystem_mm_interconnect_0_rsp_xbar_demux_002
mysystem.mm_interconnect_0.rsp_xbar_demux_003,mysystem_mm_interconnect_0_rsp_xbar_demux_003
mysystem.mm_interconnect_0.rsp_xbar_mux,mysystem_mm_interconnect_0_rsp_xbar_mux
mysystem.mm_interconnect_0.rsp_xbar_mux_001,mysystem_mm_interconnect_0_rsp_xbar_mux
mysystem.mm_interconnect_0.rsp_xbar_mux_002,mysystem_mm_interconnect_0_rsp_xbar_mux_002
mysystem.mm_interconnect_0.width_adapter,altera_merlin_width_adapter
mysystem.mm_interconnect_0.width_adapter_001,altera_merlin_width_adapter
mysystem.mm_interconnect_0.width_adapter_002,altera_merlin_width_adapter
mysystem.mm_interconnect_0.width_adapter_003,altera_merlin_width_adapter
mysystem.mm_interconnect_0.width_adapter_004,altera_merlin_width_adapter
mysystem.mm_interconnect_0.width_adapter_005,altera_merlin_width_adapter
mysystem.mm_interconnect_0.width_adapter_006,altera_merlin_width_adapter
mysystem.mm_interconnect_0.width_adapter_007,altera_merlin_width_adapter
mysystem.mm_interconnect_0.width_adapter_008,altera_merlin_width_adapter
mysystem.mm_interconnect_0.width_adapter_009,altera_merlin_width_adapter
mysystem.mm_interconnect_0.width_adapter_010,altera_merlin_width_adapter
mysystem.mm_interconnect_0.width_adapter_011,altera_merlin_width_adapter
mysystem.mm_interconnect_0.width_adapter_012,altera_merlin_width_adapter
mysystem.mm_interconnect_0.width_adapter_013,altera_merlin_width_adapter
mysystem.mm_interconnect_1,mysystem_mm_interconnect_1
mysystem.mm_interconnect_1.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
mysystem.mm_interconnect_1.vgasystem_0_pixel_dma_control_slave_translator,altera_merlin_slave_translator
mysystem.mm_interconnect_1.vgasystem_0_char_buffer_control_slave_translator,altera_merlin_slave_translator
mysystem.mm_interconnect_1.arm_a9_hps_h2f_lw_axi_master_agent,altera_merlin_axi_master_ni
mysystem.mm_interconnect_1.jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
mysystem.mm_interconnect_1.vgasystem_0_pixel_dma_control_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
mysystem.mm_interconnect_1.vgasystem_0_char_buffer_control_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
mysystem.mm_interconnect_1.jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
mysystem.mm_interconnect_1.jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
mysystem.mm_interconnect_1.vgasystem_0_pixel_dma_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
mysystem.mm_interconnect_1.vgasystem_0_pixel_dma_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
mysystem.mm_interconnect_1.vgasystem_0_char_buffer_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
mysystem.mm_interconnect_1.vgasystem_0_char_buffer_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
mysystem.mm_interconnect_1.addr_router,mysystem_mm_interconnect_1_addr_router
mysystem.mm_interconnect_1.addr_router_001,mysystem_mm_interconnect_1_addr_router
mysystem.mm_interconnect_1.id_router,mysystem_mm_interconnect_1_id_router
mysystem.mm_interconnect_1.id_router_001,mysystem_mm_interconnect_1_id_router
mysystem.mm_interconnect_1.id_router_002,mysystem_mm_interconnect_1_id_router
mysystem.mm_interconnect_1.limiter,altera_merlin_traffic_limiter
mysystem.mm_interconnect_1.limiter_001,altera_merlin_traffic_limiter
mysystem.mm_interconnect_1.burst_adapter,altera_merlin_burst_adapter
mysystem.mm_interconnect_1.burst_adapter_001,altera_merlin_burst_adapter
mysystem.mm_interconnect_1.burst_adapter_002,altera_merlin_burst_adapter
mysystem.mm_interconnect_1.cmd_xbar_demux,mysystem_mm_interconnect_1_cmd_xbar_demux
mysystem.mm_interconnect_1.cmd_xbar_demux_001,mysystem_mm_interconnect_1_cmd_xbar_demux
mysystem.mm_interconnect_1.cmd_xbar_mux,mysystem_mm_interconnect_1_cmd_xbar_mux
mysystem.mm_interconnect_1.cmd_xbar_mux_001,mysystem_mm_interconnect_1_cmd_xbar_mux
mysystem.mm_interconnect_1.cmd_xbar_mux_002,mysystem_mm_interconnect_1_cmd_xbar_mux
mysystem.mm_interconnect_1.rsp_xbar_demux,mysystem_mm_interconnect_1_rsp_xbar_demux
mysystem.mm_interconnect_1.rsp_xbar_demux_001,mysystem_mm_interconnect_1_rsp_xbar_demux
mysystem.mm_interconnect_1.rsp_xbar_demux_002,mysystem_mm_interconnect_1_rsp_xbar_demux
mysystem.mm_interconnect_1.rsp_xbar_mux,mysystem_mm_interconnect_1_rsp_xbar_mux
mysystem.mm_interconnect_1.rsp_xbar_mux_001,mysystem_mm_interconnect_1_rsp_xbar_mux
mysystem.irq_mapper,mysystem_irq_mapper
mysystem.irq_mapper_001,mysystem_irq_mapper_001
mysystem.rst_controller,altera_reset_controller
mysystem.rst_controller_001,altera_reset_controller
mysystem.rst_controller_002,altera_reset_controller
