Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Mar  5 15:44:16 2025
| Host         : DESKTOP-I8GGJRG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file eth_send_test_rgmii_control_sets_placed.rpt
| Design       : eth_send_test_rgmii
| Device       : xc7a35t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     5 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              47 |           15 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              28 |            9 |
| Yes          | Yes                   | No                     |              32 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+--------------------------------------------+------------------------------+------------------+----------------+
|    Clock Signal    |                Enable Signal               |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+--------------------+--------------------------------------------+------------------------------+------------------+----------------+
|  pll/inst/clk_out1 | eth_send_test/eth_send/cnt[5]_i_1_n_0      | eth_send_test/R0             |                3 |              6 |
|  pll/inst/clk_out1 | eth_send_test/eth_send/send_done           | eth_send_test/R0             |                2 |              6 |
|  pll/inst/clk_out1 | eth_send_test/eth_send/data_num[0]_i_1_n_0 | eth_send_test/R0             |                4 |             16 |
|  pll/inst/clk_out1 | eth_send_test/eth_send/E[0]                | eth_send_test/eth_send/SS[0] |               12 |             32 |
|  pll/inst/clk_out1 |                                            | eth_send_test/R0             |               15 |             47 |
+--------------------+--------------------------------------------+------------------------------+------------------+----------------+


