INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_BIN/CA_BIN.srcs/sources_1/new/CELDA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CELDA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_BIN/CA_BIN.srcs/sources_1/new/FSM_OPERATION_MODES.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_OPERATION_MODES
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'state' is not allowed [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_BIN/CA_BIN.srcs/sources_1/new/FSM_OPERATION_MODES.sv:40]
WARNING: [VRFC 10-3028] 'state' was previously declared with a range [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_BIN/CA_BIN.srcs/sources_1/new/FSM_OPERATION_MODES.sv:40]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_BIN/CA_BIN.srcs/sources_1/new/GRID_SCRIPT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GRID_SCRIPT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CA_imageProcessingOnFPGA/VIVADO/CA_BIN/CA_BIN.srcs/sim_1/new/sim_GRID_BIN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_GRID_BIN
