#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fc310e43220 .scope module, "Get_Jump_Addr" "Get_Jump_Addr" 2 5;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /INPUT 32 "PCplus4"
    .port_info 2 /OUTPUT 32 "jumpAddr"
o0x103d54008 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fc310e542b0_0 .net "PCplus4", 31 0, o0x103d54008;  0 drivers
v0x7fc310c1b410_0 .net *"_s1", 3 0, L_0x7fc310c26aa0;  1 drivers
v0x7fc310c1b4d0_0 .net *"_s10", 29 0, L_0x7fc310c26de0;  1 drivers
L_0x103d86050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc310c1b580_0 .net *"_s15", 1 0, L_0x103d86050;  1 drivers
v0x7fc310c1b610_0 .net *"_s3", 25 0, L_0x7fc310c26b40;  1 drivers
v0x7fc310c1b700_0 .net *"_s4", 25 0, L_0x7fc310c26cc0;  1 drivers
v0x7fc310c1b7b0_0 .net *"_s6", 23 0, L_0x7fc310c26be0;  1 drivers
L_0x103d86008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc310c1b860_0 .net *"_s8", 1 0, L_0x103d86008;  1 drivers
o0x103d54188 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fc310c1b910_0 .net "instr", 31 0, o0x103d54188;  0 drivers
v0x7fc310c1ba20_0 .net "jumpAddr", 31 0, L_0x7fc310c26f00;  1 drivers
L_0x7fc310c26aa0 .part o0x103d54008, 28, 4;
L_0x7fc310c26b40 .part o0x103d54188, 0, 26;
L_0x7fc310c26be0 .part L_0x7fc310c26b40, 0, 24;
L_0x7fc310c26cc0 .concat [ 2 24 0 0], L_0x103d86008, L_0x7fc310c26be0;
L_0x7fc310c26de0 .concat [ 26 4 0 0], L_0x7fc310c26cc0, L_0x7fc310c26aa0;
L_0x7fc310c26f00 .concat [ 30 2 0 0], L_0x7fc310c26de0, L_0x103d86050;
S_0x7fc310e37330 .scope module, "testbench" "testbench" 3 25;
 .timescale 0 0;
v0x7fc310c241d0_0 .net "ALUOut_E", 31 0, v0x7fc310e55b30_0;  1 drivers
v0x7fc310c242c0_0 .net "ALUOut_M", 31 0, v0x7fc310e562e0_0;  1 drivers
v0x7fc310c24360_0 .net "ALUOut_W", 31 0, v0x7fc310c1c170_0;  1 drivers
v0x7fc310c24430_0 .net "EX_D", 4 0, v0x7fc310c1ec20_0;  1 drivers
v0x7fc310c24510_0 .net "EX_E", 4 0, v0x7fc310e57010_0;  1 drivers
v0x7fc310c245e0_0 .net "MEM_D", 1 0, v0x7fc310c1edc0_0;  1 drivers
v0x7fc310c246b0_0 .net "MEM_E", 1 0, v0x7fc310e57130_0;  1 drivers
v0x7fc310c24780_0 .net "MEM_M", 1 0, v0x7fc310e56440_0;  1 drivers
v0x7fc310c24810_0 .net "Next_PC", 31 0, v0x7fc310c1e080_0;  1 drivers
v0x7fc310c24930_0 .net "PCBranch_D", 31 0, v0x7fc310c1daf0_0;  1 drivers
v0x7fc310c24a10_0 .net "PCPlus4_D", 31 0, v0x7fc310e58490_0;  1 drivers
v0x7fc310c24ae0_0 .net "PCPlus4_F", 31 0, L_0x7fc310c270a0;  1 drivers
L_0x103d86098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
RS_0x103d54ed8 .resolv tri, v0x7fc310c1e490_0, L_0x103d86098;
v0x7fc310c24b70_0 .net8 "PCSrc_D", 0 0, RS_0x103d54ed8;  2 drivers
v0x7fc310c24c00_0 .net "PC_D", 31 0, v0x7fc310e582f0_0;  1 drivers
v0x7fc310c24c90_0 .net "PC_F", 31 0, v0x7fc310c1cb40_0;  1 drivers
v0x7fc310c24da0_0 .net "RD1_D", 31 0, v0x7fc310c22340_0;  1 drivers
v0x7fc310c24e40_0 .net "RD1_E", 31 0, v0x7fc310e572c0_0;  1 drivers
v0x7fc310c25010_0 .net "RD2_D", 31 0, v0x7fc310c22400_0;  1 drivers
v0x7fc310c250e0_0 .net "RD2_E", 31 0, v0x7fc310e57400_0;  1 drivers
v0x7fc310c25170_0 .net "Rd_E", 4 0, v0x7fc310e575e0_0;  1 drivers
v0x7fc310c25200_0 .net "Result_W", 31 0, v0x7fc310c21930_0;  1 drivers
v0x7fc310c252d0_0 .net "Rs_E", 4 0, v0x7fc310e57740_0;  1 drivers
v0x7fc310c25360_0 .net "Rt_E", 4 0, v0x7fc310e578a0_0;  1 drivers
v0x7fc310c25430_0 .net "WB_D", 1 0, v0x7fc310c1f200_0;  1 drivers
v0x7fc310c25500_0 .net "WB_E", 1 0, v0x7fc310e57c40_0;  1 drivers
v0x7fc310c255d0_0 .net "WB_M", 1 0, v0x7fc310e565e0_0;  1 drivers
v0x7fc310c256a0_0 .net "WB_W", 1 0, v0x7fc310c1c470_0;  1 drivers
L_0x103d86128 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x7fc310c25730_0 .net/2u *"_s2", 31 0, L_0x103d86128;  1 drivers
v0x7fc310c257c0_0 .net "a0", 31 0, L_0x7fc310c27290;  1 drivers
v0x7fc310c25890_0 .net "branch", 0 0, v0x7fc310c1f2c0_0;  1 drivers
v0x7fc310c25960_0 .var "clk", 0 0;
v0x7fc310c25af0_0 .net "instr_D", 31 0, v0x7fc310e58170_0;  1 drivers
v0x7fc310c25b80_0 .net "instr_F", 31 0, v0x7fc310c212d0_0;  1 drivers
v0x7fc310c24f10_0 .net "jal_control", 0 0, v0x7fc310c1f400_0;  1 drivers
v0x7fc310c25e10_0 .net "jr_control", 0 0, v0x7fc310c1f490_0;  1 drivers
v0x7fc310c25ea0_0 .net "jump", 0 0, v0x7fc310c1f520_0;  1 drivers
v0x7fc310c25f30_0 .net "number_instructions", 31 0, v0x7fc310c21440_0;  1 drivers
v0x7fc310c25fc0_0 .net "ra", 31 0, L_0x7fc310c27300;  1 drivers
v0x7fc310c26050_0 .net "readData_M", 31 0, v0x7fc310c20e00_0;  1 drivers
v0x7fc310c26120_0 .net "readData_W", 31 0, v0x7fc310c1c2e0_0;  1 drivers
v0x7fc310c261f0_0 .net "signImm_D", 31 0, v0x7fc310c23b80_0;  1 drivers
v0x7fc310c26280_0 .net "signImm_E", 31 0, v0x7fc310e57a00_0;  1 drivers
v0x7fc310c26350_0 .net "srcB", 31 0, v0x7fc310c1d580_0;  1 drivers
v0x7fc310c26420_0 .net "stat_control", 0 0, v0x7fc310c23f80_0;  1 drivers
v0x7fc310c264f0_0 .net "syscall_control", 0 0, v0x7fc310c1f6c0_0;  1 drivers
v0x7fc310c265c0_0 .net "v0", 31 0, L_0x7fc310c27220;  1 drivers
v0x7fc310c26690_0 .net "writeData_M", 31 0, v0x7fc310e56740_0;  1 drivers
v0x7fc310c26760_0 .net "writeReg_E", 4 0, v0x7fc310c231e0_0;  1 drivers
v0x7fc310c26830_0 .net "writeReg_M", 4 0, v0x7fc310e56900_0;  1 drivers
v0x7fc310c26900_0 .net "writeReg_W", 4 0, v0x7fc310c1c5e0_0;  1 drivers
v0x7fc310c269d0_0 .net "zero", 0 0, v0x7fc310e55d50_0;  1 drivers
L_0x7fc310c273d0 .arith/sum 32, v0x7fc310e582f0_0, L_0x103d86128;
L_0x7fc310c27510 .part v0x7fc310e58170_0, 21, 5;
L_0x7fc310c27630 .part v0x7fc310e58170_0, 16, 5;
L_0x7fc310c276d0 .part v0x7fc310c1f200_0, 1, 1;
L_0x7fc310c27770 .part v0x7fc310e58170_0, 21, 5;
L_0x7fc310c27840 .part v0x7fc310e58170_0, 16, 5;
L_0x7fc310c278e0 .part v0x7fc310e58170_0, 11, 5;
L_0x7fc310c27ae0 .part v0x7fc310e57010_0, 4, 1;
L_0x7fc310c27b80 .part v0x7fc310e57010_0, 3, 1;
L_0x7fc310c27c70 .part v0x7fc310e57010_0, 0, 3;
L_0x7fc310c27d90 .part v0x7fc310e56440_0, 1, 1;
L_0x7fc310c27e90 .part v0x7fc310e56440_0, 0, 1;
L_0x7fc310c27f30 .part v0x7fc310c1c470_0, 0, 1;
S_0x7fc310c1bb20 .scope module, "ALU_block" "ALU" 3 174, 4 5 0, S_0x7fc310e37330;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg1"
    .port_info 1 /INPUT 32 "reg2"
    .port_info 2 /INPUT 3 "ALUop"
    .port_info 3 /OUTPUT 32 "ALUresult"
    .port_info 4 /OUTPUT 1 "zero"
v0x7fc310e55aa0_0 .net "ALUop", 2 0, L_0x7fc310c27c70;  1 drivers
v0x7fc310e55b30_0 .var "ALUresult", 31 0;
v0x7fc310e55be0_0 .net "reg1", 31 0, v0x7fc310e572c0_0;  alias, 1 drivers
v0x7fc310e55ca0_0 .net "reg2", 31 0, v0x7fc310c1d580_0;  alias, 1 drivers
v0x7fc310e55d50_0 .var "zero", 0 0;
E_0x7fc310c1bd90 .event edge, v0x7fc310e55aa0_0, v0x7fc310e55be0_0, v0x7fc310e55ca0_0, v0x7fc310e55b30_0;
S_0x7fc310e55eb0 .scope module, "ExMem" "EX_MEM" 3 180, 5 4 0, S_0x7fc310e37330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 2 "MEM_E"
    .port_info 2 /INPUT 2 "WB_E"
    .port_info 3 /INPUT 32 "ALUOut_E"
    .port_info 4 /INPUT 32 "WriteData_E"
    .port_info 5 /INPUT 5 "WriteReg_E"
    .port_info 6 /OUTPUT 2 "MEM_M"
    .port_info 7 /OUTPUT 2 "WB_M"
    .port_info 8 /OUTPUT 32 "ALUOut_M"
    .port_info 9 /OUTPUT 32 "WriteData_M"
    .port_info 10 /OUTPUT 5 "WriteReg_M"
v0x7fc310e56230_0 .net "ALUOut_E", 31 0, v0x7fc310e55b30_0;  alias, 1 drivers
v0x7fc310e562e0_0 .var "ALUOut_M", 31 0;
v0x7fc310e56380_0 .net "MEM_E", 1 0, v0x7fc310e57130_0;  alias, 1 drivers
v0x7fc310e56440_0 .var "MEM_M", 1 0;
v0x7fc310e564f0_0 .net "WB_E", 1 0, v0x7fc310e57c40_0;  alias, 1 drivers
v0x7fc310e565e0_0 .var "WB_M", 1 0;
v0x7fc310e56690_0 .net "WriteData_E", 31 0, v0x7fc310e57400_0;  alias, 1 drivers
v0x7fc310e56740_0 .var "WriteData_M", 31 0;
v0x7fc310e567f0_0 .net "WriteReg_E", 4 0, v0x7fc310c231e0_0;  alias, 1 drivers
v0x7fc310e56900_0 .var "WriteReg_M", 4 0;
v0x7fc310e569b0_0 .net "clk", 0 0, v0x7fc310c25960_0;  1 drivers
E_0x7fc310e561e0 .event posedge, v0x7fc310e569b0_0;
S_0x7fc310e56b60 .scope module, "IdEx" "ID_EX" 3 162, 6 4 0, S_0x7fc310e37330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "EX_D"
    .port_info 2 /INPUT 2 "MEM_D"
    .port_info 3 /INPUT 2 "WB_D"
    .port_info 4 /INPUT 5 "Rs_D"
    .port_info 5 /INPUT 5 "Rt_D"
    .port_info 6 /INPUT 5 "Rd_D"
    .port_info 7 /INPUT 32 "RD1_D"
    .port_info 8 /INPUT 32 "RD2_D"
    .port_info 9 /INPUT 32 "SignImm_D"
    .port_info 10 /OUTPUT 5 "EX_E"
    .port_info 11 /OUTPUT 2 "MEM_E"
    .port_info 12 /OUTPUT 2 "WB_E"
    .port_info 13 /OUTPUT 5 "Rs_E"
    .port_info 14 /OUTPUT 5 "Rt_E"
    .port_info 15 /OUTPUT 5 "Rd_E"
    .port_info 16 /OUTPUT 32 "RD1_E"
    .port_info 17 /OUTPUT 32 "RD2_E"
    .port_info 18 /OUTPUT 32 "SignImm_E"
v0x7fc310e56f80_0 .net "EX_D", 4 0, v0x7fc310c1ec20_0;  alias, 1 drivers
v0x7fc310e57010_0 .var "EX_E", 4 0;
v0x7fc310e570a0_0 .net "MEM_D", 1 0, v0x7fc310c1edc0_0;  alias, 1 drivers
v0x7fc310e57130_0 .var "MEM_E", 1 0;
v0x7fc310e571e0_0 .net "RD1_D", 31 0, v0x7fc310c22340_0;  alias, 1 drivers
v0x7fc310e572c0_0 .var "RD1_E", 31 0;
v0x7fc310e57360_0 .net "RD2_D", 31 0, v0x7fc310c22400_0;  alias, 1 drivers
v0x7fc310e57400_0 .var "RD2_E", 31 0;
v0x7fc310e574c0_0 .net "Rd_D", 4 0, L_0x7fc310c278e0;  1 drivers
v0x7fc310e575e0_0 .var "Rd_E", 4 0;
v0x7fc310e57690_0 .net "Rs_D", 4 0, L_0x7fc310c27770;  1 drivers
v0x7fc310e57740_0 .var "Rs_E", 4 0;
v0x7fc310e577f0_0 .net "Rt_D", 4 0, L_0x7fc310c27840;  1 drivers
v0x7fc310e578a0_0 .var "Rt_E", 4 0;
v0x7fc310e57950_0 .net "SignImm_D", 31 0, v0x7fc310c23b80_0;  alias, 1 drivers
v0x7fc310e57a00_0 .var "SignImm_E", 31 0;
v0x7fc310e57ab0_0 .net "WB_D", 1 0, v0x7fc310c1f200_0;  alias, 1 drivers
v0x7fc310e57c40_0 .var "WB_E", 1 0;
v0x7fc310e57cf0_0 .net "clk", 0 0, v0x7fc310c25960_0;  alias, 1 drivers
S_0x7fc310e57ec0 .scope module, "IfId" "IF_ID" 3 126, 7 4 0, S_0x7fc310e37330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "PCSrcD"
    .port_info 2 /INPUT 32 "PC_F"
    .port_info 3 /INPUT 32 "Instr_F"
    .port_info 4 /INPUT 32 "PC_Plus4_F"
    .port_info 5 /OUTPUT 32 "PC_D"
    .port_info 6 /OUTPUT 32 "Instr_D"
    .port_info 7 /OUTPUT 32 "PC_Plus4_D"
v0x7fc310e58170_0 .var "Instr_D", 31 0;
v0x7fc310e58230_0 .net "Instr_F", 31 0, v0x7fc310c212d0_0;  alias, 1 drivers
v0x7fc310e56d20_0 .net8 "PCSrcD", 0 0, RS_0x103d54ed8;  alias, 2 drivers
v0x7fc310e582f0_0 .var "PC_D", 31 0;
v0x7fc310e583a0_0 .net "PC_F", 31 0, v0x7fc310c1cb40_0;  alias, 1 drivers
v0x7fc310e58490_0 .var "PC_Plus4_D", 31 0;
v0x7fc310e58540_0 .net "PC_Plus4_F", 31 0, L_0x7fc310c270a0;  alias, 1 drivers
v0x7fc310e585f0_0 .net "clk", 0 0, v0x7fc310c25960_0;  alias, 1 drivers
S_0x7fc310c1bdd0 .scope module, "MemWb" "MEM_WB" 3 192, 8 4 0, S_0x7fc310e37330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 2 "WB_M"
    .port_info 2 /INPUT 32 "ReadData_M"
    .port_info 3 /INPUT 32 "ALUOut_M"
    .port_info 4 /INPUT 5 "WriteReg_M"
    .port_info 5 /OUTPUT 2 "WB_W"
    .port_info 6 /OUTPUT 32 "ReadData_W"
    .port_info 7 /OUTPUT 32 "ALUOut_W"
    .port_info 8 /OUTPUT 5 "WriteReg_W"
v0x7fc310c1c0b0_0 .net "ALUOut_M", 31 0, v0x7fc310e562e0_0;  alias, 1 drivers
v0x7fc310c1c170_0 .var "ALUOut_W", 31 0;
v0x7fc310c1c220_0 .net "ReadData_M", 31 0, v0x7fc310c20e00_0;  alias, 1 drivers
v0x7fc310c1c2e0_0 .var "ReadData_W", 31 0;
v0x7fc310c1c390_0 .net "WB_M", 1 0, v0x7fc310e565e0_0;  alias, 1 drivers
v0x7fc310c1c470_0 .var "WB_W", 1 0;
v0x7fc310c1c520_0 .net "WriteReg_M", 4 0, v0x7fc310e56900_0;  alias, 1 drivers
v0x7fc310c1c5e0_0 .var "WriteReg_W", 4 0;
v0x7fc310c1c690_0 .net "clk", 0 0, v0x7fc310c25960_0;  alias, 1 drivers
S_0x7fc310c1c880 .scope module, "PC_block" "PC" 3 114, 9 5 0, S_0x7fc310e37330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "nextPC"
    .port_info 2 /OUTPUT 32 "currPC"
v0x7fc310c1ca30_0 .net "clk", 0 0, v0x7fc310c25960_0;  alias, 1 drivers
v0x7fc310c1cb40_0 .var "currPC", 31 0;
v0x7fc310c1cbf0_0 .net "nextPC", 31 0, v0x7fc310c1e080_0;  alias, 1 drivers
S_0x7fc310c1cd00 .scope module, "PCadd4" "Add4" 3 120, 10 5 0, S_0x7fc310e37330;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "currPC"
    .port_info 1 /OUTPUT 32 "PCplus4"
v0x7fc310c1cef0_0 .net "PCplus4", 31 0, L_0x7fc310c270a0;  alias, 1 drivers
L_0x103d860e0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fc310c1cfa0_0 .net/2u *"_s0", 31 0, L_0x103d860e0;  1 drivers
v0x7fc310c1d050_0 .net "currPC", 31 0, v0x7fc310c1cb40_0;  alias, 1 drivers
L_0x7fc310c270a0 .arith/sum 32, v0x7fc310c1cb40_0, L_0x103d860e0;
S_0x7fc310c1d170 .scope module, "aluMux" "Mux_2_1_32bit" 3 171, 11 5 0, S_0x7fc310e37330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7fc310c1d3d0_0 .net "mux_in_0", 31 0, v0x7fc310e57400_0;  alias, 1 drivers
v0x7fc310c1d4c0_0 .net "mux_in_1", 31 0, v0x7fc310e57a00_0;  alias, 1 drivers
v0x7fc310c1d580_0 .var "mux_out", 31 0;
v0x7fc310c1d650_0 .net "select", 0 0, L_0x7fc310c27b80;  1 drivers
E_0x7fc310c1d380 .event edge, v0x7fc310c1d650_0, v0x7fc310e56690_0, v0x7fc310e57a00_0;
S_0x7fc310c1d750 .scope module, "branchAdder" "Adder" 3 141, 10 16 0, S_0x7fc310e37330;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC_Plus4"
    .port_info 1 /INPUT 32 "signExtendedImmediate"
    .port_info 2 /OUTPUT 32 "out"
v0x7fc310c1da20_0 .net "PC_Plus4", 31 0, v0x7fc310e58490_0;  alias, 1 drivers
v0x7fc310c1daf0_0 .var "out", 31 0;
v0x7fc310c1db90_0 .net "signExtendedImmediate", 31 0, v0x7fc310c23b80_0;  alias, 1 drivers
E_0x7fc310c1d9d0 .event edge, v0x7fc310e58490_0, v0x7fc310e57950_0;
S_0x7fc310c1dc80 .scope module, "branchMux" "Mux_2_1_32bit" 3 111, 11 5 0, S_0x7fc310e37330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7fc310c1def0_0 .net "mux_in_0", 31 0, L_0x7fc310c270a0;  alias, 1 drivers
v0x7fc310c1dfe0_0 .net "mux_in_1", 31 0, v0x7fc310c1daf0_0;  alias, 1 drivers
v0x7fc310c1e080_0 .var "mux_out", 31 0;
v0x7fc310c1e150_0 .net8 "select", 0 0, RS_0x103d54ed8;  alias, 2 drivers
E_0x7fc310c1de90 .event edge, v0x7fc310e56d20_0, v0x7fc310e58540_0, v0x7fc310c1daf0_0;
S_0x7fc310c1e240 .scope module, "branch_control" "And_Gate" 3 144, 12 5 0, S_0x7fc310e37330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch"
    .port_info 1 /INPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "and_out"
v0x7fc310c1e490_0 .var "and_out", 0 0;
v0x7fc310c1e570_0 .net "branch", 0 0, v0x7fc310c1f2c0_0;  alias, 1 drivers
v0x7fc310c1e610_0 .net "zero", 0 0, v0x7fc310e55d50_0;  alias, 1 drivers
E_0x7fc310c1e440 .event edge, v0x7fc310c1e570_0, v0x7fc310e55d50_0;
S_0x7fc310c1e700 .scope module, "control_block" "Control" 3 132, 13 7 0, S_0x7fc310e37330;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 5 "EX_D"
    .port_info 2 /OUTPUT 2 "MEM_D"
    .port_info 3 /OUTPUT 2 "WB_D"
    .port_info 4 /OUTPUT 1 "jump"
    .port_info 5 /OUTPUT 1 "branch"
    .port_info 6 /OUTPUT 1 "syscall_control"
    .port_info 7 /OUTPUT 1 "jr_control"
    .port_info 8 /OUTPUT 1 "jal_control"
v0x7fc310c1ea30_0 .var "ALUop", 2 0;
v0x7fc310c1eaf0_0 .var "ALUsrc", 0 0;
v0x7fc310c1eb90_0 .var "Branch", 0 0;
v0x7fc310c1ec20_0 .var "EX_D", 4 0;
v0x7fc310c1ece0_0 .var "Jump", 0 0;
v0x7fc310c1edc0_0 .var "MEM_D", 1 0;
v0x7fc310c1ee60_0 .var "MemRead", 0 0;
v0x7fc310c1ef00_0 .var "MemToReg", 0 0;
v0x7fc310c1efa0_0 .var "MemWrite", 0 0;
v0x7fc310c1f0c0_0 .var "RegDst", 0 0;
v0x7fc310c1f160_0 .var "RegWrite", 0 0;
v0x7fc310c1f200_0 .var "WB_D", 1 0;
v0x7fc310c1f2c0_0 .var "branch", 0 0;
v0x7fc310c1f370_0 .net "instr", 31 0, v0x7fc310e58170_0;  alias, 1 drivers
v0x7fc310c1f400_0 .var "jal_control", 0 0;
v0x7fc310c1f490_0 .var "jr_control", 0 0;
v0x7fc310c1f520_0 .var "jump", 0 0;
v0x7fc310c1f6c0_0 .var "syscall_control", 0 0;
E_0x7fc310c1e9e0 .event edge, v0x7fc310e58170_0;
S_0x7fc310c1f840 .scope module, "dataMem" "Data_Memory" 3 186, 14 5 0, S_0x7fc310e37330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "memWrite"
    .port_info 2 /INPUT 1 "memRead"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /INPUT 32 "writeData"
    .port_info 5 /OUTPUT 32 "readData"
v0x7fc310c1fa60_0 .net "address", 31 0, v0x7fc310e562e0_0;  alias, 1 drivers
v0x7fc310c1fb50_0 .net "clk", 0 0, v0x7fc310c25960_0;  alias, 1 drivers
v0x7fc310c1fbf0_0 .net "memRead", 0 0, L_0x7fc310c27e90;  1 drivers
v0x7fc310c1fc80_0 .net "memWrite", 0 0, L_0x7fc310c27d90;  1 drivers
v0x7fc310c1fd10 .array "memory", 536870655 536870911, 31 0;
v0x7fc310c20e00_0 .var "readData", 31 0;
v0x7fc310c20ea0_0 .net "writeData", 31 0, v0x7fc310e56740_0;  alias, 1 drivers
E_0x7fc310c1f060 .event negedge, v0x7fc310e569b0_0;
v0x7fc310c1fd10_0 .array/port v0x7fc310c1fd10, 0;
v0x7fc310c1fd10_1 .array/port v0x7fc310c1fd10, 1;
E_0x7fc310c1fa30/0 .event edge, v0x7fc310c1fbf0_0, v0x7fc310e562e0_0, v0x7fc310c1fd10_0, v0x7fc310c1fd10_1;
v0x7fc310c1fd10_2 .array/port v0x7fc310c1fd10, 2;
v0x7fc310c1fd10_3 .array/port v0x7fc310c1fd10, 3;
v0x7fc310c1fd10_4 .array/port v0x7fc310c1fd10, 4;
v0x7fc310c1fd10_5 .array/port v0x7fc310c1fd10, 5;
E_0x7fc310c1fa30/1 .event edge, v0x7fc310c1fd10_2, v0x7fc310c1fd10_3, v0x7fc310c1fd10_4, v0x7fc310c1fd10_5;
v0x7fc310c1fd10_6 .array/port v0x7fc310c1fd10, 6;
v0x7fc310c1fd10_7 .array/port v0x7fc310c1fd10, 7;
v0x7fc310c1fd10_8 .array/port v0x7fc310c1fd10, 8;
v0x7fc310c1fd10_9 .array/port v0x7fc310c1fd10, 9;
E_0x7fc310c1fa30/2 .event edge, v0x7fc310c1fd10_6, v0x7fc310c1fd10_7, v0x7fc310c1fd10_8, v0x7fc310c1fd10_9;
v0x7fc310c1fd10_10 .array/port v0x7fc310c1fd10, 10;
v0x7fc310c1fd10_11 .array/port v0x7fc310c1fd10, 11;
v0x7fc310c1fd10_12 .array/port v0x7fc310c1fd10, 12;
v0x7fc310c1fd10_13 .array/port v0x7fc310c1fd10, 13;
E_0x7fc310c1fa30/3 .event edge, v0x7fc310c1fd10_10, v0x7fc310c1fd10_11, v0x7fc310c1fd10_12, v0x7fc310c1fd10_13;
v0x7fc310c1fd10_14 .array/port v0x7fc310c1fd10, 14;
v0x7fc310c1fd10_15 .array/port v0x7fc310c1fd10, 15;
v0x7fc310c1fd10_16 .array/port v0x7fc310c1fd10, 16;
v0x7fc310c1fd10_17 .array/port v0x7fc310c1fd10, 17;
E_0x7fc310c1fa30/4 .event edge, v0x7fc310c1fd10_14, v0x7fc310c1fd10_15, v0x7fc310c1fd10_16, v0x7fc310c1fd10_17;
v0x7fc310c1fd10_18 .array/port v0x7fc310c1fd10, 18;
v0x7fc310c1fd10_19 .array/port v0x7fc310c1fd10, 19;
v0x7fc310c1fd10_20 .array/port v0x7fc310c1fd10, 20;
v0x7fc310c1fd10_21 .array/port v0x7fc310c1fd10, 21;
E_0x7fc310c1fa30/5 .event edge, v0x7fc310c1fd10_18, v0x7fc310c1fd10_19, v0x7fc310c1fd10_20, v0x7fc310c1fd10_21;
v0x7fc310c1fd10_22 .array/port v0x7fc310c1fd10, 22;
v0x7fc310c1fd10_23 .array/port v0x7fc310c1fd10, 23;
v0x7fc310c1fd10_24 .array/port v0x7fc310c1fd10, 24;
v0x7fc310c1fd10_25 .array/port v0x7fc310c1fd10, 25;
E_0x7fc310c1fa30/6 .event edge, v0x7fc310c1fd10_22, v0x7fc310c1fd10_23, v0x7fc310c1fd10_24, v0x7fc310c1fd10_25;
v0x7fc310c1fd10_26 .array/port v0x7fc310c1fd10, 26;
v0x7fc310c1fd10_27 .array/port v0x7fc310c1fd10, 27;
v0x7fc310c1fd10_28 .array/port v0x7fc310c1fd10, 28;
v0x7fc310c1fd10_29 .array/port v0x7fc310c1fd10, 29;
E_0x7fc310c1fa30/7 .event edge, v0x7fc310c1fd10_26, v0x7fc310c1fd10_27, v0x7fc310c1fd10_28, v0x7fc310c1fd10_29;
v0x7fc310c1fd10_30 .array/port v0x7fc310c1fd10, 30;
v0x7fc310c1fd10_31 .array/port v0x7fc310c1fd10, 31;
v0x7fc310c1fd10_32 .array/port v0x7fc310c1fd10, 32;
v0x7fc310c1fd10_33 .array/port v0x7fc310c1fd10, 33;
E_0x7fc310c1fa30/8 .event edge, v0x7fc310c1fd10_30, v0x7fc310c1fd10_31, v0x7fc310c1fd10_32, v0x7fc310c1fd10_33;
v0x7fc310c1fd10_34 .array/port v0x7fc310c1fd10, 34;
v0x7fc310c1fd10_35 .array/port v0x7fc310c1fd10, 35;
v0x7fc310c1fd10_36 .array/port v0x7fc310c1fd10, 36;
v0x7fc310c1fd10_37 .array/port v0x7fc310c1fd10, 37;
E_0x7fc310c1fa30/9 .event edge, v0x7fc310c1fd10_34, v0x7fc310c1fd10_35, v0x7fc310c1fd10_36, v0x7fc310c1fd10_37;
v0x7fc310c1fd10_38 .array/port v0x7fc310c1fd10, 38;
v0x7fc310c1fd10_39 .array/port v0x7fc310c1fd10, 39;
v0x7fc310c1fd10_40 .array/port v0x7fc310c1fd10, 40;
v0x7fc310c1fd10_41 .array/port v0x7fc310c1fd10, 41;
E_0x7fc310c1fa30/10 .event edge, v0x7fc310c1fd10_38, v0x7fc310c1fd10_39, v0x7fc310c1fd10_40, v0x7fc310c1fd10_41;
v0x7fc310c1fd10_42 .array/port v0x7fc310c1fd10, 42;
v0x7fc310c1fd10_43 .array/port v0x7fc310c1fd10, 43;
v0x7fc310c1fd10_44 .array/port v0x7fc310c1fd10, 44;
v0x7fc310c1fd10_45 .array/port v0x7fc310c1fd10, 45;
E_0x7fc310c1fa30/11 .event edge, v0x7fc310c1fd10_42, v0x7fc310c1fd10_43, v0x7fc310c1fd10_44, v0x7fc310c1fd10_45;
v0x7fc310c1fd10_46 .array/port v0x7fc310c1fd10, 46;
v0x7fc310c1fd10_47 .array/port v0x7fc310c1fd10, 47;
v0x7fc310c1fd10_48 .array/port v0x7fc310c1fd10, 48;
v0x7fc310c1fd10_49 .array/port v0x7fc310c1fd10, 49;
E_0x7fc310c1fa30/12 .event edge, v0x7fc310c1fd10_46, v0x7fc310c1fd10_47, v0x7fc310c1fd10_48, v0x7fc310c1fd10_49;
v0x7fc310c1fd10_50 .array/port v0x7fc310c1fd10, 50;
v0x7fc310c1fd10_51 .array/port v0x7fc310c1fd10, 51;
v0x7fc310c1fd10_52 .array/port v0x7fc310c1fd10, 52;
v0x7fc310c1fd10_53 .array/port v0x7fc310c1fd10, 53;
E_0x7fc310c1fa30/13 .event edge, v0x7fc310c1fd10_50, v0x7fc310c1fd10_51, v0x7fc310c1fd10_52, v0x7fc310c1fd10_53;
v0x7fc310c1fd10_54 .array/port v0x7fc310c1fd10, 54;
v0x7fc310c1fd10_55 .array/port v0x7fc310c1fd10, 55;
v0x7fc310c1fd10_56 .array/port v0x7fc310c1fd10, 56;
v0x7fc310c1fd10_57 .array/port v0x7fc310c1fd10, 57;
E_0x7fc310c1fa30/14 .event edge, v0x7fc310c1fd10_54, v0x7fc310c1fd10_55, v0x7fc310c1fd10_56, v0x7fc310c1fd10_57;
v0x7fc310c1fd10_58 .array/port v0x7fc310c1fd10, 58;
v0x7fc310c1fd10_59 .array/port v0x7fc310c1fd10, 59;
v0x7fc310c1fd10_60 .array/port v0x7fc310c1fd10, 60;
v0x7fc310c1fd10_61 .array/port v0x7fc310c1fd10, 61;
E_0x7fc310c1fa30/15 .event edge, v0x7fc310c1fd10_58, v0x7fc310c1fd10_59, v0x7fc310c1fd10_60, v0x7fc310c1fd10_61;
v0x7fc310c1fd10_62 .array/port v0x7fc310c1fd10, 62;
v0x7fc310c1fd10_63 .array/port v0x7fc310c1fd10, 63;
v0x7fc310c1fd10_64 .array/port v0x7fc310c1fd10, 64;
v0x7fc310c1fd10_65 .array/port v0x7fc310c1fd10, 65;
E_0x7fc310c1fa30/16 .event edge, v0x7fc310c1fd10_62, v0x7fc310c1fd10_63, v0x7fc310c1fd10_64, v0x7fc310c1fd10_65;
v0x7fc310c1fd10_66 .array/port v0x7fc310c1fd10, 66;
v0x7fc310c1fd10_67 .array/port v0x7fc310c1fd10, 67;
v0x7fc310c1fd10_68 .array/port v0x7fc310c1fd10, 68;
v0x7fc310c1fd10_69 .array/port v0x7fc310c1fd10, 69;
E_0x7fc310c1fa30/17 .event edge, v0x7fc310c1fd10_66, v0x7fc310c1fd10_67, v0x7fc310c1fd10_68, v0x7fc310c1fd10_69;
v0x7fc310c1fd10_70 .array/port v0x7fc310c1fd10, 70;
v0x7fc310c1fd10_71 .array/port v0x7fc310c1fd10, 71;
v0x7fc310c1fd10_72 .array/port v0x7fc310c1fd10, 72;
v0x7fc310c1fd10_73 .array/port v0x7fc310c1fd10, 73;
E_0x7fc310c1fa30/18 .event edge, v0x7fc310c1fd10_70, v0x7fc310c1fd10_71, v0x7fc310c1fd10_72, v0x7fc310c1fd10_73;
v0x7fc310c1fd10_74 .array/port v0x7fc310c1fd10, 74;
v0x7fc310c1fd10_75 .array/port v0x7fc310c1fd10, 75;
v0x7fc310c1fd10_76 .array/port v0x7fc310c1fd10, 76;
v0x7fc310c1fd10_77 .array/port v0x7fc310c1fd10, 77;
E_0x7fc310c1fa30/19 .event edge, v0x7fc310c1fd10_74, v0x7fc310c1fd10_75, v0x7fc310c1fd10_76, v0x7fc310c1fd10_77;
v0x7fc310c1fd10_78 .array/port v0x7fc310c1fd10, 78;
v0x7fc310c1fd10_79 .array/port v0x7fc310c1fd10, 79;
v0x7fc310c1fd10_80 .array/port v0x7fc310c1fd10, 80;
v0x7fc310c1fd10_81 .array/port v0x7fc310c1fd10, 81;
E_0x7fc310c1fa30/20 .event edge, v0x7fc310c1fd10_78, v0x7fc310c1fd10_79, v0x7fc310c1fd10_80, v0x7fc310c1fd10_81;
v0x7fc310c1fd10_82 .array/port v0x7fc310c1fd10, 82;
v0x7fc310c1fd10_83 .array/port v0x7fc310c1fd10, 83;
v0x7fc310c1fd10_84 .array/port v0x7fc310c1fd10, 84;
v0x7fc310c1fd10_85 .array/port v0x7fc310c1fd10, 85;
E_0x7fc310c1fa30/21 .event edge, v0x7fc310c1fd10_82, v0x7fc310c1fd10_83, v0x7fc310c1fd10_84, v0x7fc310c1fd10_85;
v0x7fc310c1fd10_86 .array/port v0x7fc310c1fd10, 86;
v0x7fc310c1fd10_87 .array/port v0x7fc310c1fd10, 87;
v0x7fc310c1fd10_88 .array/port v0x7fc310c1fd10, 88;
v0x7fc310c1fd10_89 .array/port v0x7fc310c1fd10, 89;
E_0x7fc310c1fa30/22 .event edge, v0x7fc310c1fd10_86, v0x7fc310c1fd10_87, v0x7fc310c1fd10_88, v0x7fc310c1fd10_89;
v0x7fc310c1fd10_90 .array/port v0x7fc310c1fd10, 90;
v0x7fc310c1fd10_91 .array/port v0x7fc310c1fd10, 91;
v0x7fc310c1fd10_92 .array/port v0x7fc310c1fd10, 92;
v0x7fc310c1fd10_93 .array/port v0x7fc310c1fd10, 93;
E_0x7fc310c1fa30/23 .event edge, v0x7fc310c1fd10_90, v0x7fc310c1fd10_91, v0x7fc310c1fd10_92, v0x7fc310c1fd10_93;
v0x7fc310c1fd10_94 .array/port v0x7fc310c1fd10, 94;
v0x7fc310c1fd10_95 .array/port v0x7fc310c1fd10, 95;
v0x7fc310c1fd10_96 .array/port v0x7fc310c1fd10, 96;
v0x7fc310c1fd10_97 .array/port v0x7fc310c1fd10, 97;
E_0x7fc310c1fa30/24 .event edge, v0x7fc310c1fd10_94, v0x7fc310c1fd10_95, v0x7fc310c1fd10_96, v0x7fc310c1fd10_97;
v0x7fc310c1fd10_98 .array/port v0x7fc310c1fd10, 98;
v0x7fc310c1fd10_99 .array/port v0x7fc310c1fd10, 99;
v0x7fc310c1fd10_100 .array/port v0x7fc310c1fd10, 100;
v0x7fc310c1fd10_101 .array/port v0x7fc310c1fd10, 101;
E_0x7fc310c1fa30/25 .event edge, v0x7fc310c1fd10_98, v0x7fc310c1fd10_99, v0x7fc310c1fd10_100, v0x7fc310c1fd10_101;
v0x7fc310c1fd10_102 .array/port v0x7fc310c1fd10, 102;
v0x7fc310c1fd10_103 .array/port v0x7fc310c1fd10, 103;
v0x7fc310c1fd10_104 .array/port v0x7fc310c1fd10, 104;
v0x7fc310c1fd10_105 .array/port v0x7fc310c1fd10, 105;
E_0x7fc310c1fa30/26 .event edge, v0x7fc310c1fd10_102, v0x7fc310c1fd10_103, v0x7fc310c1fd10_104, v0x7fc310c1fd10_105;
v0x7fc310c1fd10_106 .array/port v0x7fc310c1fd10, 106;
v0x7fc310c1fd10_107 .array/port v0x7fc310c1fd10, 107;
v0x7fc310c1fd10_108 .array/port v0x7fc310c1fd10, 108;
v0x7fc310c1fd10_109 .array/port v0x7fc310c1fd10, 109;
E_0x7fc310c1fa30/27 .event edge, v0x7fc310c1fd10_106, v0x7fc310c1fd10_107, v0x7fc310c1fd10_108, v0x7fc310c1fd10_109;
v0x7fc310c1fd10_110 .array/port v0x7fc310c1fd10, 110;
v0x7fc310c1fd10_111 .array/port v0x7fc310c1fd10, 111;
v0x7fc310c1fd10_112 .array/port v0x7fc310c1fd10, 112;
v0x7fc310c1fd10_113 .array/port v0x7fc310c1fd10, 113;
E_0x7fc310c1fa30/28 .event edge, v0x7fc310c1fd10_110, v0x7fc310c1fd10_111, v0x7fc310c1fd10_112, v0x7fc310c1fd10_113;
v0x7fc310c1fd10_114 .array/port v0x7fc310c1fd10, 114;
v0x7fc310c1fd10_115 .array/port v0x7fc310c1fd10, 115;
v0x7fc310c1fd10_116 .array/port v0x7fc310c1fd10, 116;
v0x7fc310c1fd10_117 .array/port v0x7fc310c1fd10, 117;
E_0x7fc310c1fa30/29 .event edge, v0x7fc310c1fd10_114, v0x7fc310c1fd10_115, v0x7fc310c1fd10_116, v0x7fc310c1fd10_117;
v0x7fc310c1fd10_118 .array/port v0x7fc310c1fd10, 118;
v0x7fc310c1fd10_119 .array/port v0x7fc310c1fd10, 119;
v0x7fc310c1fd10_120 .array/port v0x7fc310c1fd10, 120;
v0x7fc310c1fd10_121 .array/port v0x7fc310c1fd10, 121;
E_0x7fc310c1fa30/30 .event edge, v0x7fc310c1fd10_118, v0x7fc310c1fd10_119, v0x7fc310c1fd10_120, v0x7fc310c1fd10_121;
v0x7fc310c1fd10_122 .array/port v0x7fc310c1fd10, 122;
v0x7fc310c1fd10_123 .array/port v0x7fc310c1fd10, 123;
v0x7fc310c1fd10_124 .array/port v0x7fc310c1fd10, 124;
v0x7fc310c1fd10_125 .array/port v0x7fc310c1fd10, 125;
E_0x7fc310c1fa30/31 .event edge, v0x7fc310c1fd10_122, v0x7fc310c1fd10_123, v0x7fc310c1fd10_124, v0x7fc310c1fd10_125;
v0x7fc310c1fd10_126 .array/port v0x7fc310c1fd10, 126;
v0x7fc310c1fd10_127 .array/port v0x7fc310c1fd10, 127;
v0x7fc310c1fd10_128 .array/port v0x7fc310c1fd10, 128;
v0x7fc310c1fd10_129 .array/port v0x7fc310c1fd10, 129;
E_0x7fc310c1fa30/32 .event edge, v0x7fc310c1fd10_126, v0x7fc310c1fd10_127, v0x7fc310c1fd10_128, v0x7fc310c1fd10_129;
v0x7fc310c1fd10_130 .array/port v0x7fc310c1fd10, 130;
v0x7fc310c1fd10_131 .array/port v0x7fc310c1fd10, 131;
v0x7fc310c1fd10_132 .array/port v0x7fc310c1fd10, 132;
v0x7fc310c1fd10_133 .array/port v0x7fc310c1fd10, 133;
E_0x7fc310c1fa30/33 .event edge, v0x7fc310c1fd10_130, v0x7fc310c1fd10_131, v0x7fc310c1fd10_132, v0x7fc310c1fd10_133;
v0x7fc310c1fd10_134 .array/port v0x7fc310c1fd10, 134;
v0x7fc310c1fd10_135 .array/port v0x7fc310c1fd10, 135;
v0x7fc310c1fd10_136 .array/port v0x7fc310c1fd10, 136;
v0x7fc310c1fd10_137 .array/port v0x7fc310c1fd10, 137;
E_0x7fc310c1fa30/34 .event edge, v0x7fc310c1fd10_134, v0x7fc310c1fd10_135, v0x7fc310c1fd10_136, v0x7fc310c1fd10_137;
v0x7fc310c1fd10_138 .array/port v0x7fc310c1fd10, 138;
v0x7fc310c1fd10_139 .array/port v0x7fc310c1fd10, 139;
v0x7fc310c1fd10_140 .array/port v0x7fc310c1fd10, 140;
v0x7fc310c1fd10_141 .array/port v0x7fc310c1fd10, 141;
E_0x7fc310c1fa30/35 .event edge, v0x7fc310c1fd10_138, v0x7fc310c1fd10_139, v0x7fc310c1fd10_140, v0x7fc310c1fd10_141;
v0x7fc310c1fd10_142 .array/port v0x7fc310c1fd10, 142;
v0x7fc310c1fd10_143 .array/port v0x7fc310c1fd10, 143;
v0x7fc310c1fd10_144 .array/port v0x7fc310c1fd10, 144;
v0x7fc310c1fd10_145 .array/port v0x7fc310c1fd10, 145;
E_0x7fc310c1fa30/36 .event edge, v0x7fc310c1fd10_142, v0x7fc310c1fd10_143, v0x7fc310c1fd10_144, v0x7fc310c1fd10_145;
v0x7fc310c1fd10_146 .array/port v0x7fc310c1fd10, 146;
v0x7fc310c1fd10_147 .array/port v0x7fc310c1fd10, 147;
v0x7fc310c1fd10_148 .array/port v0x7fc310c1fd10, 148;
v0x7fc310c1fd10_149 .array/port v0x7fc310c1fd10, 149;
E_0x7fc310c1fa30/37 .event edge, v0x7fc310c1fd10_146, v0x7fc310c1fd10_147, v0x7fc310c1fd10_148, v0x7fc310c1fd10_149;
v0x7fc310c1fd10_150 .array/port v0x7fc310c1fd10, 150;
v0x7fc310c1fd10_151 .array/port v0x7fc310c1fd10, 151;
v0x7fc310c1fd10_152 .array/port v0x7fc310c1fd10, 152;
v0x7fc310c1fd10_153 .array/port v0x7fc310c1fd10, 153;
E_0x7fc310c1fa30/38 .event edge, v0x7fc310c1fd10_150, v0x7fc310c1fd10_151, v0x7fc310c1fd10_152, v0x7fc310c1fd10_153;
v0x7fc310c1fd10_154 .array/port v0x7fc310c1fd10, 154;
v0x7fc310c1fd10_155 .array/port v0x7fc310c1fd10, 155;
v0x7fc310c1fd10_156 .array/port v0x7fc310c1fd10, 156;
v0x7fc310c1fd10_157 .array/port v0x7fc310c1fd10, 157;
E_0x7fc310c1fa30/39 .event edge, v0x7fc310c1fd10_154, v0x7fc310c1fd10_155, v0x7fc310c1fd10_156, v0x7fc310c1fd10_157;
v0x7fc310c1fd10_158 .array/port v0x7fc310c1fd10, 158;
v0x7fc310c1fd10_159 .array/port v0x7fc310c1fd10, 159;
v0x7fc310c1fd10_160 .array/port v0x7fc310c1fd10, 160;
v0x7fc310c1fd10_161 .array/port v0x7fc310c1fd10, 161;
E_0x7fc310c1fa30/40 .event edge, v0x7fc310c1fd10_158, v0x7fc310c1fd10_159, v0x7fc310c1fd10_160, v0x7fc310c1fd10_161;
v0x7fc310c1fd10_162 .array/port v0x7fc310c1fd10, 162;
v0x7fc310c1fd10_163 .array/port v0x7fc310c1fd10, 163;
v0x7fc310c1fd10_164 .array/port v0x7fc310c1fd10, 164;
v0x7fc310c1fd10_165 .array/port v0x7fc310c1fd10, 165;
E_0x7fc310c1fa30/41 .event edge, v0x7fc310c1fd10_162, v0x7fc310c1fd10_163, v0x7fc310c1fd10_164, v0x7fc310c1fd10_165;
v0x7fc310c1fd10_166 .array/port v0x7fc310c1fd10, 166;
v0x7fc310c1fd10_167 .array/port v0x7fc310c1fd10, 167;
v0x7fc310c1fd10_168 .array/port v0x7fc310c1fd10, 168;
v0x7fc310c1fd10_169 .array/port v0x7fc310c1fd10, 169;
E_0x7fc310c1fa30/42 .event edge, v0x7fc310c1fd10_166, v0x7fc310c1fd10_167, v0x7fc310c1fd10_168, v0x7fc310c1fd10_169;
v0x7fc310c1fd10_170 .array/port v0x7fc310c1fd10, 170;
v0x7fc310c1fd10_171 .array/port v0x7fc310c1fd10, 171;
v0x7fc310c1fd10_172 .array/port v0x7fc310c1fd10, 172;
v0x7fc310c1fd10_173 .array/port v0x7fc310c1fd10, 173;
E_0x7fc310c1fa30/43 .event edge, v0x7fc310c1fd10_170, v0x7fc310c1fd10_171, v0x7fc310c1fd10_172, v0x7fc310c1fd10_173;
v0x7fc310c1fd10_174 .array/port v0x7fc310c1fd10, 174;
v0x7fc310c1fd10_175 .array/port v0x7fc310c1fd10, 175;
v0x7fc310c1fd10_176 .array/port v0x7fc310c1fd10, 176;
v0x7fc310c1fd10_177 .array/port v0x7fc310c1fd10, 177;
E_0x7fc310c1fa30/44 .event edge, v0x7fc310c1fd10_174, v0x7fc310c1fd10_175, v0x7fc310c1fd10_176, v0x7fc310c1fd10_177;
v0x7fc310c1fd10_178 .array/port v0x7fc310c1fd10, 178;
v0x7fc310c1fd10_179 .array/port v0x7fc310c1fd10, 179;
v0x7fc310c1fd10_180 .array/port v0x7fc310c1fd10, 180;
v0x7fc310c1fd10_181 .array/port v0x7fc310c1fd10, 181;
E_0x7fc310c1fa30/45 .event edge, v0x7fc310c1fd10_178, v0x7fc310c1fd10_179, v0x7fc310c1fd10_180, v0x7fc310c1fd10_181;
v0x7fc310c1fd10_182 .array/port v0x7fc310c1fd10, 182;
v0x7fc310c1fd10_183 .array/port v0x7fc310c1fd10, 183;
v0x7fc310c1fd10_184 .array/port v0x7fc310c1fd10, 184;
v0x7fc310c1fd10_185 .array/port v0x7fc310c1fd10, 185;
E_0x7fc310c1fa30/46 .event edge, v0x7fc310c1fd10_182, v0x7fc310c1fd10_183, v0x7fc310c1fd10_184, v0x7fc310c1fd10_185;
v0x7fc310c1fd10_186 .array/port v0x7fc310c1fd10, 186;
v0x7fc310c1fd10_187 .array/port v0x7fc310c1fd10, 187;
v0x7fc310c1fd10_188 .array/port v0x7fc310c1fd10, 188;
v0x7fc310c1fd10_189 .array/port v0x7fc310c1fd10, 189;
E_0x7fc310c1fa30/47 .event edge, v0x7fc310c1fd10_186, v0x7fc310c1fd10_187, v0x7fc310c1fd10_188, v0x7fc310c1fd10_189;
v0x7fc310c1fd10_190 .array/port v0x7fc310c1fd10, 190;
v0x7fc310c1fd10_191 .array/port v0x7fc310c1fd10, 191;
v0x7fc310c1fd10_192 .array/port v0x7fc310c1fd10, 192;
v0x7fc310c1fd10_193 .array/port v0x7fc310c1fd10, 193;
E_0x7fc310c1fa30/48 .event edge, v0x7fc310c1fd10_190, v0x7fc310c1fd10_191, v0x7fc310c1fd10_192, v0x7fc310c1fd10_193;
v0x7fc310c1fd10_194 .array/port v0x7fc310c1fd10, 194;
v0x7fc310c1fd10_195 .array/port v0x7fc310c1fd10, 195;
v0x7fc310c1fd10_196 .array/port v0x7fc310c1fd10, 196;
v0x7fc310c1fd10_197 .array/port v0x7fc310c1fd10, 197;
E_0x7fc310c1fa30/49 .event edge, v0x7fc310c1fd10_194, v0x7fc310c1fd10_195, v0x7fc310c1fd10_196, v0x7fc310c1fd10_197;
v0x7fc310c1fd10_198 .array/port v0x7fc310c1fd10, 198;
v0x7fc310c1fd10_199 .array/port v0x7fc310c1fd10, 199;
v0x7fc310c1fd10_200 .array/port v0x7fc310c1fd10, 200;
v0x7fc310c1fd10_201 .array/port v0x7fc310c1fd10, 201;
E_0x7fc310c1fa30/50 .event edge, v0x7fc310c1fd10_198, v0x7fc310c1fd10_199, v0x7fc310c1fd10_200, v0x7fc310c1fd10_201;
v0x7fc310c1fd10_202 .array/port v0x7fc310c1fd10, 202;
v0x7fc310c1fd10_203 .array/port v0x7fc310c1fd10, 203;
v0x7fc310c1fd10_204 .array/port v0x7fc310c1fd10, 204;
v0x7fc310c1fd10_205 .array/port v0x7fc310c1fd10, 205;
E_0x7fc310c1fa30/51 .event edge, v0x7fc310c1fd10_202, v0x7fc310c1fd10_203, v0x7fc310c1fd10_204, v0x7fc310c1fd10_205;
v0x7fc310c1fd10_206 .array/port v0x7fc310c1fd10, 206;
v0x7fc310c1fd10_207 .array/port v0x7fc310c1fd10, 207;
v0x7fc310c1fd10_208 .array/port v0x7fc310c1fd10, 208;
v0x7fc310c1fd10_209 .array/port v0x7fc310c1fd10, 209;
E_0x7fc310c1fa30/52 .event edge, v0x7fc310c1fd10_206, v0x7fc310c1fd10_207, v0x7fc310c1fd10_208, v0x7fc310c1fd10_209;
v0x7fc310c1fd10_210 .array/port v0x7fc310c1fd10, 210;
v0x7fc310c1fd10_211 .array/port v0x7fc310c1fd10, 211;
v0x7fc310c1fd10_212 .array/port v0x7fc310c1fd10, 212;
v0x7fc310c1fd10_213 .array/port v0x7fc310c1fd10, 213;
E_0x7fc310c1fa30/53 .event edge, v0x7fc310c1fd10_210, v0x7fc310c1fd10_211, v0x7fc310c1fd10_212, v0x7fc310c1fd10_213;
v0x7fc310c1fd10_214 .array/port v0x7fc310c1fd10, 214;
v0x7fc310c1fd10_215 .array/port v0x7fc310c1fd10, 215;
v0x7fc310c1fd10_216 .array/port v0x7fc310c1fd10, 216;
v0x7fc310c1fd10_217 .array/port v0x7fc310c1fd10, 217;
E_0x7fc310c1fa30/54 .event edge, v0x7fc310c1fd10_214, v0x7fc310c1fd10_215, v0x7fc310c1fd10_216, v0x7fc310c1fd10_217;
v0x7fc310c1fd10_218 .array/port v0x7fc310c1fd10, 218;
v0x7fc310c1fd10_219 .array/port v0x7fc310c1fd10, 219;
v0x7fc310c1fd10_220 .array/port v0x7fc310c1fd10, 220;
v0x7fc310c1fd10_221 .array/port v0x7fc310c1fd10, 221;
E_0x7fc310c1fa30/55 .event edge, v0x7fc310c1fd10_218, v0x7fc310c1fd10_219, v0x7fc310c1fd10_220, v0x7fc310c1fd10_221;
v0x7fc310c1fd10_222 .array/port v0x7fc310c1fd10, 222;
v0x7fc310c1fd10_223 .array/port v0x7fc310c1fd10, 223;
v0x7fc310c1fd10_224 .array/port v0x7fc310c1fd10, 224;
v0x7fc310c1fd10_225 .array/port v0x7fc310c1fd10, 225;
E_0x7fc310c1fa30/56 .event edge, v0x7fc310c1fd10_222, v0x7fc310c1fd10_223, v0x7fc310c1fd10_224, v0x7fc310c1fd10_225;
v0x7fc310c1fd10_226 .array/port v0x7fc310c1fd10, 226;
v0x7fc310c1fd10_227 .array/port v0x7fc310c1fd10, 227;
v0x7fc310c1fd10_228 .array/port v0x7fc310c1fd10, 228;
v0x7fc310c1fd10_229 .array/port v0x7fc310c1fd10, 229;
E_0x7fc310c1fa30/57 .event edge, v0x7fc310c1fd10_226, v0x7fc310c1fd10_227, v0x7fc310c1fd10_228, v0x7fc310c1fd10_229;
v0x7fc310c1fd10_230 .array/port v0x7fc310c1fd10, 230;
v0x7fc310c1fd10_231 .array/port v0x7fc310c1fd10, 231;
v0x7fc310c1fd10_232 .array/port v0x7fc310c1fd10, 232;
v0x7fc310c1fd10_233 .array/port v0x7fc310c1fd10, 233;
E_0x7fc310c1fa30/58 .event edge, v0x7fc310c1fd10_230, v0x7fc310c1fd10_231, v0x7fc310c1fd10_232, v0x7fc310c1fd10_233;
v0x7fc310c1fd10_234 .array/port v0x7fc310c1fd10, 234;
v0x7fc310c1fd10_235 .array/port v0x7fc310c1fd10, 235;
v0x7fc310c1fd10_236 .array/port v0x7fc310c1fd10, 236;
v0x7fc310c1fd10_237 .array/port v0x7fc310c1fd10, 237;
E_0x7fc310c1fa30/59 .event edge, v0x7fc310c1fd10_234, v0x7fc310c1fd10_235, v0x7fc310c1fd10_236, v0x7fc310c1fd10_237;
v0x7fc310c1fd10_238 .array/port v0x7fc310c1fd10, 238;
v0x7fc310c1fd10_239 .array/port v0x7fc310c1fd10, 239;
v0x7fc310c1fd10_240 .array/port v0x7fc310c1fd10, 240;
v0x7fc310c1fd10_241 .array/port v0x7fc310c1fd10, 241;
E_0x7fc310c1fa30/60 .event edge, v0x7fc310c1fd10_238, v0x7fc310c1fd10_239, v0x7fc310c1fd10_240, v0x7fc310c1fd10_241;
v0x7fc310c1fd10_242 .array/port v0x7fc310c1fd10, 242;
v0x7fc310c1fd10_243 .array/port v0x7fc310c1fd10, 243;
v0x7fc310c1fd10_244 .array/port v0x7fc310c1fd10, 244;
v0x7fc310c1fd10_245 .array/port v0x7fc310c1fd10, 245;
E_0x7fc310c1fa30/61 .event edge, v0x7fc310c1fd10_242, v0x7fc310c1fd10_243, v0x7fc310c1fd10_244, v0x7fc310c1fd10_245;
v0x7fc310c1fd10_246 .array/port v0x7fc310c1fd10, 246;
v0x7fc310c1fd10_247 .array/port v0x7fc310c1fd10, 247;
v0x7fc310c1fd10_248 .array/port v0x7fc310c1fd10, 248;
v0x7fc310c1fd10_249 .array/port v0x7fc310c1fd10, 249;
E_0x7fc310c1fa30/62 .event edge, v0x7fc310c1fd10_246, v0x7fc310c1fd10_247, v0x7fc310c1fd10_248, v0x7fc310c1fd10_249;
v0x7fc310c1fd10_250 .array/port v0x7fc310c1fd10, 250;
v0x7fc310c1fd10_251 .array/port v0x7fc310c1fd10, 251;
v0x7fc310c1fd10_252 .array/port v0x7fc310c1fd10, 252;
v0x7fc310c1fd10_253 .array/port v0x7fc310c1fd10, 253;
E_0x7fc310c1fa30/63 .event edge, v0x7fc310c1fd10_250, v0x7fc310c1fd10_251, v0x7fc310c1fd10_252, v0x7fc310c1fd10_253;
v0x7fc310c1fd10_254 .array/port v0x7fc310c1fd10, 254;
v0x7fc310c1fd10_255 .array/port v0x7fc310c1fd10, 255;
v0x7fc310c1fd10_256 .array/port v0x7fc310c1fd10, 256;
E_0x7fc310c1fa30/64 .event edge, v0x7fc310c1fd10_254, v0x7fc310c1fd10_255, v0x7fc310c1fd10_256;
E_0x7fc310c1fa30 .event/or E_0x7fc310c1fa30/0, E_0x7fc310c1fa30/1, E_0x7fc310c1fa30/2, E_0x7fc310c1fa30/3, E_0x7fc310c1fa30/4, E_0x7fc310c1fa30/5, E_0x7fc310c1fa30/6, E_0x7fc310c1fa30/7, E_0x7fc310c1fa30/8, E_0x7fc310c1fa30/9, E_0x7fc310c1fa30/10, E_0x7fc310c1fa30/11, E_0x7fc310c1fa30/12, E_0x7fc310c1fa30/13, E_0x7fc310c1fa30/14, E_0x7fc310c1fa30/15, E_0x7fc310c1fa30/16, E_0x7fc310c1fa30/17, E_0x7fc310c1fa30/18, E_0x7fc310c1fa30/19, E_0x7fc310c1fa30/20, E_0x7fc310c1fa30/21, E_0x7fc310c1fa30/22, E_0x7fc310c1fa30/23, E_0x7fc310c1fa30/24, E_0x7fc310c1fa30/25, E_0x7fc310c1fa30/26, E_0x7fc310c1fa30/27, E_0x7fc310c1fa30/28, E_0x7fc310c1fa30/29, E_0x7fc310c1fa30/30, E_0x7fc310c1fa30/31, E_0x7fc310c1fa30/32, E_0x7fc310c1fa30/33, E_0x7fc310c1fa30/34, E_0x7fc310c1fa30/35, E_0x7fc310c1fa30/36, E_0x7fc310c1fa30/37, E_0x7fc310c1fa30/38, E_0x7fc310c1fa30/39, E_0x7fc310c1fa30/40, E_0x7fc310c1fa30/41, E_0x7fc310c1fa30/42, E_0x7fc310c1fa30/43, E_0x7fc310c1fa30/44, E_0x7fc310c1fa30/45, E_0x7fc310c1fa30/46, E_0x7fc310c1fa30/47, E_0x7fc310c1fa30/48, E_0x7fc310c1fa30/49, E_0x7fc310c1fa30/50, E_0x7fc310c1fa30/51, E_0x7fc310c1fa30/52, E_0x7fc310c1fa30/53, E_0x7fc310c1fa30/54, E_0x7fc310c1fa30/55, E_0x7fc310c1fa30/56, E_0x7fc310c1fa30/57, E_0x7fc310c1fa30/58, E_0x7fc310c1fa30/59, E_0x7fc310c1fa30/60, E_0x7fc310c1fa30/61, E_0x7fc310c1fa30/62, E_0x7fc310c1fa30/63, E_0x7fc310c1fa30/64;
S_0x7fc310c20fe0 .scope module, "instructionMemory" "Instruction_Memory" 3 117, 15 5 0, S_0x7fc310e37330;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "currPC"
    .port_info 1 /OUTPUT 32 "instr"
    .port_info 2 /OUTPUT 32 "number_instructions"
v0x7fc310c21220_0 .net "currPC", 31 0, v0x7fc310c1cb40_0;  alias, 1 drivers
v0x7fc310c212d0_0 .var "instr", 31 0;
v0x7fc310c21390 .array "mem", 1048832 1048576, 31 0;
v0x7fc310c21440_0 .var "number_instructions", 31 0;
E_0x7fc310c1f030 .event edge, v0x7fc310e583a0_0;
S_0x7fc310c21540 .scope module, "memToRegMux" "Mux_2_1_32bit" 3 198, 11 5 0, S_0x7fc310e37330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7fc310c217b0_0 .net "mux_in_0", 31 0, v0x7fc310c1c170_0;  alias, 1 drivers
v0x7fc310c21880_0 .net "mux_in_1", 31 0, v0x7fc310c1c2e0_0;  alias, 1 drivers
v0x7fc310c21930_0 .var "mux_out", 31 0;
v0x7fc310c219e0_0 .net "select", 0 0, L_0x7fc310c27f30;  1 drivers
E_0x7fc310c21750 .event edge, v0x7fc310c219e0_0, v0x7fc310c1c170_0, v0x7fc310c1c2e0_0;
S_0x7fc310c21ae0 .scope module, "reg_block" "Registers" 3 135, 16 5 0, S_0x7fc310e37330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "jal_control"
    .port_info 2 /INPUT 32 "jal_address"
    .port_info 3 /INPUT 5 "readReg1"
    .port_info 4 /INPUT 5 "readReg2"
    .port_info 5 /INPUT 5 "writeReg"
    .port_info 6 /INPUT 32 "writeData"
    .port_info 7 /INPUT 1 "RegWrite"
    .port_info 8 /OUTPUT 32 "readData1"
    .port_info 9 /OUTPUT 32 "readData2"
    .port_info 10 /OUTPUT 32 "v0"
    .port_info 11 /OUTPUT 32 "a0"
    .port_info 12 /OUTPUT 32 "ra"
v0x7fc310c226a0_2 .array/port v0x7fc310c226a0, 2;
L_0x7fc310c27220 .functor BUFZ 32, v0x7fc310c226a0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc310c226a0_4 .array/port v0x7fc310c226a0, 4;
L_0x7fc310c27290 .functor BUFZ 32, v0x7fc310c226a0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc310c226a0_31 .array/port v0x7fc310c226a0, 31;
L_0x7fc310c27300 .functor BUFZ 32, v0x7fc310c226a0_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc310c21e90_0 .net "RegWrite", 0 0, L_0x7fc310c276d0;  1 drivers
v0x7fc310c21f40_0 .net "a0", 31 0, L_0x7fc310c27290;  alias, 1 drivers
v0x7fc310c21fe0_0 .net "clk", 0 0, v0x7fc310c25960_0;  alias, 1 drivers
v0x7fc310c22090_0 .var/i "i", 31 0;
v0x7fc310c22120_0 .net "jal_address", 31 0, L_0x7fc310c273d0;  1 drivers
v0x7fc310c22210_0 .net "jal_control", 0 0, v0x7fc310c1f400_0;  alias, 1 drivers
v0x7fc310c222a0_0 .net "ra", 31 0, L_0x7fc310c27300;  alias, 1 drivers
v0x7fc310c22340_0 .var "readData1", 31 0;
v0x7fc310c22400_0 .var "readData2", 31 0;
v0x7fc310c22540_0 .net "readReg1", 4 0, L_0x7fc310c27510;  1 drivers
v0x7fc310c225f0_0 .net "readReg2", 4 0, L_0x7fc310c27630;  1 drivers
v0x7fc310c226a0 .array "registers", 31 0, 31 0;
v0x7fc310c22a40_0 .net "v0", 31 0, L_0x7fc310c27220;  alias, 1 drivers
v0x7fc310c22af0_0 .net "writeData", 31 0, v0x7fc310c21930_0;  alias, 1 drivers
v0x7fc310c22bb0_0 .net "writeReg", 4 0, v0x7fc310c1c5e0_0;  alias, 1 drivers
E_0x7fc310c21e40 .event edge, v0x7fc310c225f0_0, v0x7fc310c22540_0;
S_0x7fc310c22d50 .scope module, "registerMux" "Mux_2_1_5bit" 3 168, 11 18 0, S_0x7fc310e37330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 5 "mux_in_0"
    .port_info 2 /INPUT 5 "mux_in_1"
    .port_info 3 /OUTPUT 5 "mux_out"
v0x7fc310c23080_0 .net "mux_in_0", 4 0, v0x7fc310e578a0_0;  alias, 1 drivers
v0x7fc310c23140_0 .net "mux_in_1", 4 0, v0x7fc310e575e0_0;  alias, 1 drivers
v0x7fc310c231e0_0 .var "mux_out", 4 0;
v0x7fc310c23270_0 .net "select", 0 0, L_0x7fc310c27ae0;  1 drivers
E_0x7fc310c21cb0 .event edge, v0x7fc310c23270_0, v0x7fc310e578a0_0, v0x7fc310e575e0_0;
S_0x7fc310c23350 .scope module, "runStats" "Stats" 3 204, 17 5 0, S_0x7fc310e37330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "stat_control"
    .port_info 2 /INPUT 32 "number_instructions"
v0x7fc310c235a0_0 .net "clk", 0 0, v0x7fc310c25960_0;  alias, 1 drivers
v0x7fc310c23640_0 .var "number_cycles", 31 0;
v0x7fc310c236f0_0 .net "number_instructions", 31 0, v0x7fc310c21440_0;  alias, 1 drivers
v0x7fc310c237c0_0 .net "stat_control", 0 0, v0x7fc310c23f80_0;  alias, 1 drivers
E_0x7fc310c23550 .event edge, v0x7fc310c237c0_0;
S_0x7fc310c238a0 .scope module, "signExtend_block" "Sign_Extend_16_32" 3 138, 18 5 0, S_0x7fc310e37330;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 32 "out_value"
v0x7fc310c23a90_0 .net "instr", 31 0, v0x7fc310e58170_0;  alias, 1 drivers
v0x7fc310c23b80_0 .var "out_value", 31 0;
S_0x7fc310c23c50 .scope module, "testSyscall" "Syscall" 3 156, 19 5 0, S_0x7fc310e37330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "syscall_control"
    .port_info 1 /INPUT 32 "v0"
    .port_info 2 /INPUT 32 "a0"
    .port_info 3 /OUTPUT 1 "stat_control"
v0x7fc310c23eb0_0 .net "a0", 31 0, L_0x7fc310c27290;  alias, 1 drivers
v0x7fc310c23f80_0 .var "stat_control", 0 0;
v0x7fc310c24030_0 .net "syscall_control", 0 0, v0x7fc310c1f6c0_0;  alias, 1 drivers
v0x7fc310c24100_0 .net "v0", 31 0, L_0x7fc310c27220;  alias, 1 drivers
E_0x7fc310c23e60 .event edge, v0x7fc310c1f6c0_0, v0x7fc310c22a40_0, v0x7fc310c21f40_0;
    .scope S_0x7fc310c1dc80;
T_0 ;
    %wait E_0x7fc310c1de90;
    %load/vec4 v0x7fc310c1e150_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x7fc310c1def0_0;
    %store/vec4 v0x7fc310c1e080_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fc310c1dfe0_0;
    %store/vec4 v0x7fc310c1e080_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fc310c1c880;
T_1 ;
    %pushi/vec4 4194336, 0, 32;
    %store/vec4 v0x7fc310c1cb40_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x7fc310c1c880;
T_2 ;
    %wait E_0x7fc310e561e0;
    %vpi_func 9 14 "$time" 64 {0 0 0};
    %cmpi/ne 0, 0, 64;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x7fc310c1cbf0_0;
    %store/vec4 v0x7fc310c1cb40_0, 0, 32;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fc310c20fe0;
T_3 ;
    %vpi_call 15 12 "$readmemh", "../test/add_test/add_test.v", v0x7fc310c21390 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc310c21440_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x7fc310c20fe0;
T_4 ;
    %wait E_0x7fc310c1f030;
    %load/vec4 v0x7fc310c21220_0;
    %parti/s 30, 2, 3;
    %subi 1048576, 0, 30;
    %ix/vec4 4;
    %load/vec4a v0x7fc310c21390, 4;
    %store/vec4 v0x7fc310c212d0_0, 0, 32;
    %load/vec4 v0x7fc310c21440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc310c21440_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fc310e57ec0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc310e58170_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc310e58490_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc310e582f0_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x7fc310e57ec0;
T_6 ;
    %wait E_0x7fc310e561e0;
    %load/vec4 v0x7fc310e56d20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7fc310e583a0_0;
    %store/vec4 v0x7fc310e582f0_0, 0, 32;
    %load/vec4 v0x7fc310e58230_0;
    %store/vec4 v0x7fc310e58170_0, 0, 32;
    %load/vec4 v0x7fc310e58540_0;
    %store/vec4 v0x7fc310e58490_0, 0, 32;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fc310c1e700;
T_7 ;
    %wait E_0x7fc310c1e9e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc310c1f0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc310c1ece0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc310c1eb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc310c1ee60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc310c1ef00_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fc310c1ea30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc310c1f160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc310c1eaf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc310c1efa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc310c1f6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc310c1f490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc310c1f400_0, 0, 1;
    %load/vec4 v0x7fc310c1f370_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %vpi_call 13 147 "$display", "Instruction Not Found\012" {0 0 0};
    %jmp T_7.12;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc310c1f160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc310c1eaf0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fc310c1ea30_0, 0, 3;
    %jmp T_7.12;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc310c1ece0_0, 0, 1;
    %jmp T_7.12;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc310c1ece0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc310c1f160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc310c1f400_0, 0, 1;
    %jmp T_7.12;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc310c1f160_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fc310c1ea30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc310c1eaf0_0, 0, 1;
    %jmp T_7.12;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc310c1f160_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fc310c1ea30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc310c1eaf0_0, 0, 1;
    %jmp T_7.12;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc310c1f160_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fc310c1ea30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc310c1eaf0_0, 0, 1;
    %jmp T_7.12;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc310c1eb90_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fc310c1ea30_0, 0, 3;
    %jmp T_7.12;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc310c1eb90_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fc310c1ea30_0, 0, 3;
    %jmp T_7.12;
T_7.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc310c1ee60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc310c1ef00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc310c1f160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc310c1eaf0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fc310c1ea30_0, 0, 3;
    %jmp T_7.12;
T_7.9 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fc310c1ea30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc310c1eaf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc310c1efa0_0, 0, 1;
    %jmp T_7.12;
T_7.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc310c1f0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc310c1f160_0, 0, 1;
    %load/vec4 v0x7fc310c1f370_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %vpi_call 13 141 "$display", "R Instruction Not Listed\012" {0 0 0};
    %jmp T_7.22;
T_7.13 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fc310c1ea30_0, 0, 3;
    %jmp T_7.22;
T_7.14 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fc310c1ea30_0, 0, 3;
    %jmp T_7.22;
T_7.15 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fc310c1ea30_0, 0, 3;
    %jmp T_7.22;
T_7.16 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fc310c1ea30_0, 0, 3;
    %jmp T_7.22;
T_7.17 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fc310c1ea30_0, 0, 3;
    %jmp T_7.22;
T_7.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc310c1ece0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc310c1f160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc310c1f490_0, 0, 1;
    %jmp T_7.22;
T_7.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc310c1f6c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc310c1f160_0, 0, 1;
    %jmp T_7.22;
T_7.20 ;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x7fc310c1ea30_0, 0, 3;
    %jmp T_7.22;
T_7.22 ;
    %pop/vec4 1;
    %jmp T_7.12;
T_7.12 ;
    %pop/vec4 1;
    %load/vec4 v0x7fc310c1f0c0_0;
    %load/vec4 v0x7fc310c1eaf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fc310c1ea30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fc310c1ec20_0, 0, 5;
    %load/vec4 v0x7fc310c1efa0_0;
    %load/vec4 v0x7fc310c1ee60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fc310c1edc0_0, 0, 2;
    %load/vec4 v0x7fc310c1f160_0;
    %load/vec4 v0x7fc310c1ef00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fc310c1f200_0, 0, 2;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fc310c21ae0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc310c22090_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7fc310c22090_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fc310c22090_0;
    %store/vec4a v0x7fc310c226a0, 4, 0;
    %load/vec4 v0x7fc310c22090_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc310c22090_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x7fc310c21ae0;
T_9 ;
    %wait E_0x7fc310c21e40;
    %load/vec4 v0x7fc310c22540_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fc310c226a0, 4;
    %store/vec4 v0x7fc310c22340_0, 0, 32;
    %load/vec4 v0x7fc310c225f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fc310c226a0, 4;
    %store/vec4 v0x7fc310c22400_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fc310c21ae0;
T_10 ;
    %wait E_0x7fc310c1f060;
    %load/vec4 v0x7fc310c21e90_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc310c22bb0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fc310c22210_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x7fc310c22120_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc310c226a0, 4, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7fc310c22af0_0;
    %load/vec4 v0x7fc310c22bb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fc310c226a0, 4, 0;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fc310c238a0;
T_11 ;
    %wait E_0x7fc310c1e9e0;
    %load/vec4 v0x7fc310c23a90_0;
    %parti/s 6, 26, 6;
    %cmpi/e 13, 0, 6;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7fc310c23a90_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fc310c23b80_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fc310c23a90_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7fc310c23a90_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fc310c23b80_0, 0, 32;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fc310c1d750;
T_12 ;
    %wait E_0x7fc310c1d9d0;
    %load/vec4 v0x7fc310c1da20_0;
    %load/vec4 v0x7fc310c1db90_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x7fc310c1daf0_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fc310c1e240;
T_13 ;
    %wait E_0x7fc310c1e440;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc310c1e490_0, 0, 1;
    %load/vec4 v0x7fc310c1e570_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc310c1e610_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc310c1e490_0, 0, 1;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fc310c23c50;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc310c23f80_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x7fc310c23c50;
T_15 ;
    %wait E_0x7fc310c23e60;
    %load/vec4 v0x7fc310c24030_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x7fc310c24100_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %vpi_call 19 18 "$display", "\012\012SYCALL OUTPUT = %d\012\012", v0x7fc310c23eb0_0 {0 0 0};
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x7fc310c24100_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_15.4, 4;
    %vpi_call 19 23 "$display", "Syscall received 10, kill execution.\012\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc310c23f80_0, 0, 1;
    %delay 1, 0;
    %vpi_call 19 25 "$finish" {0 0 0};
T_15.4 ;
T_15.3 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fc310e56b60;
T_16 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc310e57010_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc310e57130_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc310e57c40_0, 0, 2;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc310e57740_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc310e578a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc310e575e0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc310e572c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc310e57400_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc310e57a00_0, 0, 32;
    %end;
    .thread T_16;
    .scope S_0x7fc310e56b60;
T_17 ;
    %wait E_0x7fc310e561e0;
    %load/vec4 v0x7fc310e56f80_0;
    %store/vec4 v0x7fc310e57010_0, 0, 5;
    %load/vec4 v0x7fc310e570a0_0;
    %store/vec4 v0x7fc310e57130_0, 0, 2;
    %load/vec4 v0x7fc310e57ab0_0;
    %store/vec4 v0x7fc310e57c40_0, 0, 2;
    %load/vec4 v0x7fc310e57690_0;
    %store/vec4 v0x7fc310e57740_0, 0, 5;
    %load/vec4 v0x7fc310e577f0_0;
    %store/vec4 v0x7fc310e578a0_0, 0, 5;
    %load/vec4 v0x7fc310e574c0_0;
    %store/vec4 v0x7fc310e575e0_0, 0, 5;
    %load/vec4 v0x7fc310e571e0_0;
    %store/vec4 v0x7fc310e572c0_0, 0, 32;
    %load/vec4 v0x7fc310e57360_0;
    %store/vec4 v0x7fc310e57400_0, 0, 32;
    %load/vec4 v0x7fc310e57950_0;
    %store/vec4 v0x7fc310e57a00_0, 0, 32;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fc310c22d50;
T_18 ;
    %wait E_0x7fc310c21cb0;
    %load/vec4 v0x7fc310c23270_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v0x7fc310c23080_0;
    %store/vec4 v0x7fc310c231e0_0, 0, 5;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7fc310c23140_0;
    %store/vec4 v0x7fc310c231e0_0, 0, 5;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fc310c1d170;
T_19 ;
    %wait E_0x7fc310c1d380;
    %load/vec4 v0x7fc310c1d650_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0x7fc310c1d3d0_0;
    %store/vec4 v0x7fc310c1d580_0, 0, 32;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7fc310c1d4c0_0;
    %store/vec4 v0x7fc310c1d580_0, 0, 32;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7fc310c1bb20;
T_20 ;
    %wait E_0x7fc310c1bd90;
    %load/vec4 v0x7fc310e55aa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %jmp T_20.6;
T_20.0 ;
    %load/vec4 v0x7fc310e55be0_0;
    %load/vec4 v0x7fc310e55ca0_0;
    %and;
    %store/vec4 v0x7fc310e55b30_0, 0, 32;
    %jmp T_20.6;
T_20.1 ;
    %load/vec4 v0x7fc310e55be0_0;
    %load/vec4 v0x7fc310e55ca0_0;
    %or;
    %store/vec4 v0x7fc310e55b30_0, 0, 32;
    %jmp T_20.6;
T_20.2 ;
    %load/vec4 v0x7fc310e55be0_0;
    %load/vec4 v0x7fc310e55ca0_0;
    %add;
    %store/vec4 v0x7fc310e55b30_0, 0, 32;
    %jmp T_20.6;
T_20.3 ;
    %load/vec4 v0x7fc310e55be0_0;
    %load/vec4 v0x7fc310e55ca0_0;
    %sub;
    %store/vec4 v0x7fc310e55b30_0, 0, 32;
    %jmp T_20.6;
T_20.4 ;
    %load/vec4 v0x7fc310e55ca0_0;
    %concati/vec4 0, 0, 16;
    %pad/u 32;
    %store/vec4 v0x7fc310e55b30_0, 0, 32;
    %jmp T_20.6;
T_20.5 ;
    %load/vec4 v0x7fc310e55be0_0;
    %load/vec4 v0x7fc310e55ca0_0;
    %cmp/u;
    %jmp/0xz  T_20.7, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fc310e55b30_0, 0, 32;
    %jmp T_20.8;
T_20.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc310e55b30_0, 0, 32;
T_20.8 ;
    %jmp T_20.6;
T_20.6 ;
    %pop/vec4 1;
    %load/vec4 v0x7fc310e55b30_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_20.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_20.10, 8;
T_20.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_20.10, 8;
 ; End of false expr.
    %blend;
T_20.10;
    %pad/s 1;
    %store/vec4 v0x7fc310e55d50_0, 0, 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7fc310e55eb0;
T_21 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc310e56440_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc310e565e0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc310e562e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc310e56740_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc310e56900_0, 0, 5;
    %end;
    .thread T_21;
    .scope S_0x7fc310e55eb0;
T_22 ;
    %wait E_0x7fc310e561e0;
    %load/vec4 v0x7fc310e56380_0;
    %store/vec4 v0x7fc310e56440_0, 0, 2;
    %load/vec4 v0x7fc310e564f0_0;
    %store/vec4 v0x7fc310e565e0_0, 0, 2;
    %load/vec4 v0x7fc310e56230_0;
    %store/vec4 v0x7fc310e562e0_0, 0, 32;
    %load/vec4 v0x7fc310e56690_0;
    %pad/u 5;
    %store/vec4 v0x7fc310e56900_0, 0, 5;
    %load/vec4 v0x7fc310e567f0_0;
    %store/vec4 v0x7fc310e56900_0, 0, 5;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7fc310c1f840;
T_23 ;
    %wait E_0x7fc310c1fa30;
    %load/vec4 v0x7fc310c1fbf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v0x7fc310c1fa60_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %subi 536870655, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x7fc310c1fd10, 4;
    %store/vec4 v0x7fc310c20e00_0, 0, 32;
T_23.0 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x7fc310c1f840;
T_24 ;
    %wait E_0x7fc310c1f060;
    %load/vec4 v0x7fc310c1fc80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v0x7fc310c20ea0_0;
    %load/vec4 v0x7fc310c1fa60_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %subi 536870655, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x7fc310c1fd10, 4, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7fc310c1bdd0;
T_25 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc310c1c470_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc310c1c2e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc310c1c170_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc310c1c5e0_0, 0, 5;
    %end;
    .thread T_25;
    .scope S_0x7fc310c1bdd0;
T_26 ;
    %wait E_0x7fc310e561e0;
    %load/vec4 v0x7fc310c1c390_0;
    %store/vec4 v0x7fc310c1c470_0, 0, 2;
    %load/vec4 v0x7fc310c1c220_0;
    %store/vec4 v0x7fc310c1c2e0_0, 0, 32;
    %load/vec4 v0x7fc310c1c0b0_0;
    %store/vec4 v0x7fc310c1c170_0, 0, 32;
    %load/vec4 v0x7fc310c1c520_0;
    %store/vec4 v0x7fc310c1c5e0_0, 0, 5;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7fc310c21540;
T_27 ;
    %wait E_0x7fc310c21750;
    %load/vec4 v0x7fc310c219e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.0, 4;
    %load/vec4 v0x7fc310c217b0_0;
    %store/vec4 v0x7fc310c21930_0, 0, 32;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x7fc310c21880_0;
    %store/vec4 v0x7fc310c21930_0, 0, 32;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x7fc310c23350;
T_28 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc310c23640_0, 0, 32;
    %end;
    .thread T_28;
    .scope S_0x7fc310c23350;
T_29 ;
    %wait E_0x7fc310e561e0;
    %load/vec4 v0x7fc310c23640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc310c23640_0, 0, 32;
    %jmp T_29;
    .thread T_29;
    .scope S_0x7fc310c23350;
T_30 ;
    %wait E_0x7fc310c23550;
    %load/vec4 v0x7fc310c237c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_30.0, 4;
    %vpi_call 17 22 "$display", "End of Run Statistics:\012" {0 0 0};
    %load/vec4 v0x7fc310c236f0_0;
    %load/vec4 v0x7fc310c23640_0;
    %div;
    %vpi_call 17 23 "$display", $time, " Total Time Units | Number of Cycles: %0d | Number of Instructions: %0d | IPC: %0d", v0x7fc310c23640_0, v0x7fc310c236f0_0, S<0,vec4,u32> {1 0 0};
T_30.0 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x7fc310e37330;
T_31 ;
    %load/vec4 v0x7fc310c26420_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_31.0, 4;
    %delay 10, 0;
    %load/vec4 v0x7fc310c25960_0;
    %inv;
    %store/vec4 v0x7fc310c25960_0, 0, 1;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x7fc310e37330;
T_32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc310c25960_0, 0, 1;
    %vpi_call 3 218 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 3 219 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fc310e37330 {0 0 0};
    %delay 5000, 0;
    %vpi_call 3 223 "$finish" {0 0 0};
    %end;
    .thread T_32;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "./Get_Jump_Addr.v";
    "CPU.v";
    "./ALU.v";
    "./EX_MEM.v";
    "./ID_EX.v";
    "./IF_ID.v";
    "./MEM_WB.v";
    "./PC.v";
    "./Adder.v";
    "./MUX.v";
    "./And_Gate.v";
    "./Control.v";
    "./Data_Memory.v";
    "./Instruction_Memory.v";
    "./Registers.v";
    "./Stats.v";
    "./Sign_Extend_16_32.v";
    "./Syscall.v";
