
01-CreateTask-FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000039dc  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08003b8c  08003b8c  00013b8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003bc4  08003bc4  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  08003bc4  08003bc4  00013bc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003bcc  08003bcc  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003bcc  08003bcc  00013bcc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003bd0  08003bd0  00013bd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08003bd4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00013558  20000010  08003be4  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20013568  08003be4  00023568  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f540  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000020bc  00000000  00000000  0002f580  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000b20  00000000  00000000  00031640  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000a28  00000000  00000000  00032160  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000207a6  00000000  00000000  00032b88  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000c7e9  00000000  00000000  0005332e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c8a76  00000000  00000000  0005fb17  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0012858d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002c74  00000000  00000000  00128608  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000010 	.word	0x20000010
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08003b74 	.word	0x08003b74

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000014 	.word	0x20000014
 80001ec:	08003b74 	.word	0x08003b74

080001f0 <__aeabi_uldivmod>:
 80001f0:	b953      	cbnz	r3, 8000208 <__aeabi_uldivmod+0x18>
 80001f2:	b94a      	cbnz	r2, 8000208 <__aeabi_uldivmod+0x18>
 80001f4:	2900      	cmp	r1, #0
 80001f6:	bf08      	it	eq
 80001f8:	2800      	cmpeq	r0, #0
 80001fa:	bf1c      	itt	ne
 80001fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000200:	f04f 30ff 	movne.w	r0, #4294967295
 8000204:	f000 b972 	b.w	80004ec <__aeabi_idiv0>
 8000208:	f1ad 0c08 	sub.w	ip, sp, #8
 800020c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000210:	f000 f806 	bl	8000220 <__udivmoddi4>
 8000214:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000218:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800021c:	b004      	add	sp, #16
 800021e:	4770      	bx	lr

08000220 <__udivmoddi4>:
 8000220:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000224:	9e08      	ldr	r6, [sp, #32]
 8000226:	4604      	mov	r4, r0
 8000228:	4688      	mov	r8, r1
 800022a:	2b00      	cmp	r3, #0
 800022c:	d14b      	bne.n	80002c6 <__udivmoddi4+0xa6>
 800022e:	428a      	cmp	r2, r1
 8000230:	4615      	mov	r5, r2
 8000232:	d967      	bls.n	8000304 <__udivmoddi4+0xe4>
 8000234:	fab2 f282 	clz	r2, r2
 8000238:	b14a      	cbz	r2, 800024e <__udivmoddi4+0x2e>
 800023a:	f1c2 0720 	rsb	r7, r2, #32
 800023e:	fa01 f302 	lsl.w	r3, r1, r2
 8000242:	fa20 f707 	lsr.w	r7, r0, r7
 8000246:	4095      	lsls	r5, r2
 8000248:	ea47 0803 	orr.w	r8, r7, r3
 800024c:	4094      	lsls	r4, r2
 800024e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000252:	0c23      	lsrs	r3, r4, #16
 8000254:	fbb8 f7fe 	udiv	r7, r8, lr
 8000258:	fa1f fc85 	uxth.w	ip, r5
 800025c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000260:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000264:	fb07 f10c 	mul.w	r1, r7, ip
 8000268:	4299      	cmp	r1, r3
 800026a:	d909      	bls.n	8000280 <__udivmoddi4+0x60>
 800026c:	18eb      	adds	r3, r5, r3
 800026e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000272:	f080 811b 	bcs.w	80004ac <__udivmoddi4+0x28c>
 8000276:	4299      	cmp	r1, r3
 8000278:	f240 8118 	bls.w	80004ac <__udivmoddi4+0x28c>
 800027c:	3f02      	subs	r7, #2
 800027e:	442b      	add	r3, r5
 8000280:	1a5b      	subs	r3, r3, r1
 8000282:	b2a4      	uxth	r4, r4
 8000284:	fbb3 f0fe 	udiv	r0, r3, lr
 8000288:	fb0e 3310 	mls	r3, lr, r0, r3
 800028c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000290:	fb00 fc0c 	mul.w	ip, r0, ip
 8000294:	45a4      	cmp	ip, r4
 8000296:	d909      	bls.n	80002ac <__udivmoddi4+0x8c>
 8000298:	192c      	adds	r4, r5, r4
 800029a:	f100 33ff 	add.w	r3, r0, #4294967295
 800029e:	f080 8107 	bcs.w	80004b0 <__udivmoddi4+0x290>
 80002a2:	45a4      	cmp	ip, r4
 80002a4:	f240 8104 	bls.w	80004b0 <__udivmoddi4+0x290>
 80002a8:	3802      	subs	r0, #2
 80002aa:	442c      	add	r4, r5
 80002ac:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002b0:	eba4 040c 	sub.w	r4, r4, ip
 80002b4:	2700      	movs	r7, #0
 80002b6:	b11e      	cbz	r6, 80002c0 <__udivmoddi4+0xa0>
 80002b8:	40d4      	lsrs	r4, r2
 80002ba:	2300      	movs	r3, #0
 80002bc:	e9c6 4300 	strd	r4, r3, [r6]
 80002c0:	4639      	mov	r1, r7
 80002c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d909      	bls.n	80002de <__udivmoddi4+0xbe>
 80002ca:	2e00      	cmp	r6, #0
 80002cc:	f000 80eb 	beq.w	80004a6 <__udivmoddi4+0x286>
 80002d0:	2700      	movs	r7, #0
 80002d2:	e9c6 0100 	strd	r0, r1, [r6]
 80002d6:	4638      	mov	r0, r7
 80002d8:	4639      	mov	r1, r7
 80002da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002de:	fab3 f783 	clz	r7, r3
 80002e2:	2f00      	cmp	r7, #0
 80002e4:	d147      	bne.n	8000376 <__udivmoddi4+0x156>
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d302      	bcc.n	80002f0 <__udivmoddi4+0xd0>
 80002ea:	4282      	cmp	r2, r0
 80002ec:	f200 80fa 	bhi.w	80004e4 <__udivmoddi4+0x2c4>
 80002f0:	1a84      	subs	r4, r0, r2
 80002f2:	eb61 0303 	sbc.w	r3, r1, r3
 80002f6:	2001      	movs	r0, #1
 80002f8:	4698      	mov	r8, r3
 80002fa:	2e00      	cmp	r6, #0
 80002fc:	d0e0      	beq.n	80002c0 <__udivmoddi4+0xa0>
 80002fe:	e9c6 4800 	strd	r4, r8, [r6]
 8000302:	e7dd      	b.n	80002c0 <__udivmoddi4+0xa0>
 8000304:	b902      	cbnz	r2, 8000308 <__udivmoddi4+0xe8>
 8000306:	deff      	udf	#255	; 0xff
 8000308:	fab2 f282 	clz	r2, r2
 800030c:	2a00      	cmp	r2, #0
 800030e:	f040 808f 	bne.w	8000430 <__udivmoddi4+0x210>
 8000312:	1b49      	subs	r1, r1, r5
 8000314:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000318:	fa1f f885 	uxth.w	r8, r5
 800031c:	2701      	movs	r7, #1
 800031e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000322:	0c23      	lsrs	r3, r4, #16
 8000324:	fb0e 111c 	mls	r1, lr, ip, r1
 8000328:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800032c:	fb08 f10c 	mul.w	r1, r8, ip
 8000330:	4299      	cmp	r1, r3
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x124>
 8000334:	18eb      	adds	r3, r5, r3
 8000336:	f10c 30ff 	add.w	r0, ip, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x122>
 800033c:	4299      	cmp	r1, r3
 800033e:	f200 80cd 	bhi.w	80004dc <__udivmoddi4+0x2bc>
 8000342:	4684      	mov	ip, r0
 8000344:	1a59      	subs	r1, r3, r1
 8000346:	b2a3      	uxth	r3, r4
 8000348:	fbb1 f0fe 	udiv	r0, r1, lr
 800034c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000350:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000354:	fb08 f800 	mul.w	r8, r8, r0
 8000358:	45a0      	cmp	r8, r4
 800035a:	d907      	bls.n	800036c <__udivmoddi4+0x14c>
 800035c:	192c      	adds	r4, r5, r4
 800035e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000362:	d202      	bcs.n	800036a <__udivmoddi4+0x14a>
 8000364:	45a0      	cmp	r8, r4
 8000366:	f200 80b6 	bhi.w	80004d6 <__udivmoddi4+0x2b6>
 800036a:	4618      	mov	r0, r3
 800036c:	eba4 0408 	sub.w	r4, r4, r8
 8000370:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000374:	e79f      	b.n	80002b6 <__udivmoddi4+0x96>
 8000376:	f1c7 0c20 	rsb	ip, r7, #32
 800037a:	40bb      	lsls	r3, r7
 800037c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000380:	ea4e 0e03 	orr.w	lr, lr, r3
 8000384:	fa01 f407 	lsl.w	r4, r1, r7
 8000388:	fa20 f50c 	lsr.w	r5, r0, ip
 800038c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000390:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000394:	4325      	orrs	r5, r4
 8000396:	fbb3 f9f8 	udiv	r9, r3, r8
 800039a:	0c2c      	lsrs	r4, r5, #16
 800039c:	fb08 3319 	mls	r3, r8, r9, r3
 80003a0:	fa1f fa8e 	uxth.w	sl, lr
 80003a4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80003a8:	fb09 f40a 	mul.w	r4, r9, sl
 80003ac:	429c      	cmp	r4, r3
 80003ae:	fa02 f207 	lsl.w	r2, r2, r7
 80003b2:	fa00 f107 	lsl.w	r1, r0, r7
 80003b6:	d90b      	bls.n	80003d0 <__udivmoddi4+0x1b0>
 80003b8:	eb1e 0303 	adds.w	r3, lr, r3
 80003bc:	f109 30ff 	add.w	r0, r9, #4294967295
 80003c0:	f080 8087 	bcs.w	80004d2 <__udivmoddi4+0x2b2>
 80003c4:	429c      	cmp	r4, r3
 80003c6:	f240 8084 	bls.w	80004d2 <__udivmoddi4+0x2b2>
 80003ca:	f1a9 0902 	sub.w	r9, r9, #2
 80003ce:	4473      	add	r3, lr
 80003d0:	1b1b      	subs	r3, r3, r4
 80003d2:	b2ad      	uxth	r5, r5
 80003d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003d8:	fb08 3310 	mls	r3, r8, r0, r3
 80003dc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003e0:	fb00 fa0a 	mul.w	sl, r0, sl
 80003e4:	45a2      	cmp	sl, r4
 80003e6:	d908      	bls.n	80003fa <__udivmoddi4+0x1da>
 80003e8:	eb1e 0404 	adds.w	r4, lr, r4
 80003ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f0:	d26b      	bcs.n	80004ca <__udivmoddi4+0x2aa>
 80003f2:	45a2      	cmp	sl, r4
 80003f4:	d969      	bls.n	80004ca <__udivmoddi4+0x2aa>
 80003f6:	3802      	subs	r0, #2
 80003f8:	4474      	add	r4, lr
 80003fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000402:	eba4 040a 	sub.w	r4, r4, sl
 8000406:	454c      	cmp	r4, r9
 8000408:	46c2      	mov	sl, r8
 800040a:	464b      	mov	r3, r9
 800040c:	d354      	bcc.n	80004b8 <__udivmoddi4+0x298>
 800040e:	d051      	beq.n	80004b4 <__udivmoddi4+0x294>
 8000410:	2e00      	cmp	r6, #0
 8000412:	d069      	beq.n	80004e8 <__udivmoddi4+0x2c8>
 8000414:	ebb1 050a 	subs.w	r5, r1, sl
 8000418:	eb64 0403 	sbc.w	r4, r4, r3
 800041c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000420:	40fd      	lsrs	r5, r7
 8000422:	40fc      	lsrs	r4, r7
 8000424:	ea4c 0505 	orr.w	r5, ip, r5
 8000428:	e9c6 5400 	strd	r5, r4, [r6]
 800042c:	2700      	movs	r7, #0
 800042e:	e747      	b.n	80002c0 <__udivmoddi4+0xa0>
 8000430:	f1c2 0320 	rsb	r3, r2, #32
 8000434:	fa20 f703 	lsr.w	r7, r0, r3
 8000438:	4095      	lsls	r5, r2
 800043a:	fa01 f002 	lsl.w	r0, r1, r2
 800043e:	fa21 f303 	lsr.w	r3, r1, r3
 8000442:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000446:	4338      	orrs	r0, r7
 8000448:	0c01      	lsrs	r1, r0, #16
 800044a:	fbb3 f7fe 	udiv	r7, r3, lr
 800044e:	fa1f f885 	uxth.w	r8, r5
 8000452:	fb0e 3317 	mls	r3, lr, r7, r3
 8000456:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045a:	fb07 f308 	mul.w	r3, r7, r8
 800045e:	428b      	cmp	r3, r1
 8000460:	fa04 f402 	lsl.w	r4, r4, r2
 8000464:	d907      	bls.n	8000476 <__udivmoddi4+0x256>
 8000466:	1869      	adds	r1, r5, r1
 8000468:	f107 3cff 	add.w	ip, r7, #4294967295
 800046c:	d22f      	bcs.n	80004ce <__udivmoddi4+0x2ae>
 800046e:	428b      	cmp	r3, r1
 8000470:	d92d      	bls.n	80004ce <__udivmoddi4+0x2ae>
 8000472:	3f02      	subs	r7, #2
 8000474:	4429      	add	r1, r5
 8000476:	1acb      	subs	r3, r1, r3
 8000478:	b281      	uxth	r1, r0
 800047a:	fbb3 f0fe 	udiv	r0, r3, lr
 800047e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000482:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000486:	fb00 f308 	mul.w	r3, r0, r8
 800048a:	428b      	cmp	r3, r1
 800048c:	d907      	bls.n	800049e <__udivmoddi4+0x27e>
 800048e:	1869      	adds	r1, r5, r1
 8000490:	f100 3cff 	add.w	ip, r0, #4294967295
 8000494:	d217      	bcs.n	80004c6 <__udivmoddi4+0x2a6>
 8000496:	428b      	cmp	r3, r1
 8000498:	d915      	bls.n	80004c6 <__udivmoddi4+0x2a6>
 800049a:	3802      	subs	r0, #2
 800049c:	4429      	add	r1, r5
 800049e:	1ac9      	subs	r1, r1, r3
 80004a0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80004a4:	e73b      	b.n	800031e <__udivmoddi4+0xfe>
 80004a6:	4637      	mov	r7, r6
 80004a8:	4630      	mov	r0, r6
 80004aa:	e709      	b.n	80002c0 <__udivmoddi4+0xa0>
 80004ac:	4607      	mov	r7, r0
 80004ae:	e6e7      	b.n	8000280 <__udivmoddi4+0x60>
 80004b0:	4618      	mov	r0, r3
 80004b2:	e6fb      	b.n	80002ac <__udivmoddi4+0x8c>
 80004b4:	4541      	cmp	r1, r8
 80004b6:	d2ab      	bcs.n	8000410 <__udivmoddi4+0x1f0>
 80004b8:	ebb8 0a02 	subs.w	sl, r8, r2
 80004bc:	eb69 020e 	sbc.w	r2, r9, lr
 80004c0:	3801      	subs	r0, #1
 80004c2:	4613      	mov	r3, r2
 80004c4:	e7a4      	b.n	8000410 <__udivmoddi4+0x1f0>
 80004c6:	4660      	mov	r0, ip
 80004c8:	e7e9      	b.n	800049e <__udivmoddi4+0x27e>
 80004ca:	4618      	mov	r0, r3
 80004cc:	e795      	b.n	80003fa <__udivmoddi4+0x1da>
 80004ce:	4667      	mov	r7, ip
 80004d0:	e7d1      	b.n	8000476 <__udivmoddi4+0x256>
 80004d2:	4681      	mov	r9, r0
 80004d4:	e77c      	b.n	80003d0 <__udivmoddi4+0x1b0>
 80004d6:	3802      	subs	r0, #2
 80004d8:	442c      	add	r4, r5
 80004da:	e747      	b.n	800036c <__udivmoddi4+0x14c>
 80004dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e0:	442b      	add	r3, r5
 80004e2:	e72f      	b.n	8000344 <__udivmoddi4+0x124>
 80004e4:	4638      	mov	r0, r7
 80004e6:	e708      	b.n	80002fa <__udivmoddi4+0xda>
 80004e8:	4637      	mov	r7, r6
 80004ea:	e6e9      	b.n	80002c0 <__udivmoddi4+0xa0>

080004ec <__aeabi_idiv0>:
 80004ec:	4770      	bx	lr
 80004ee:	bf00      	nop

080004f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b082      	sub	sp, #8
 80004f4:	af02      	add	r7, sp, #8

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80004f6:	f000 f8d1 	bl	800069c <HAL_Init>

	/* Configure the system clock */
	SystemClock_Config();
 80004fa:	f000 f823 	bl	8000544 <SystemClock_Config>

	/* Create a taskk */
	//Tarea 1
	xTaskCreate(vtask1_Handler,"task1",configMINIMAL_STACK_SIZE,NULL,2,&xTaskHandler1);
 80004fe:	4b0b      	ldr	r3, [pc, #44]	; (800052c <main+0x3c>)
 8000500:	9301      	str	r3, [sp, #4]
 8000502:	2302      	movs	r3, #2
 8000504:	9300      	str	r3, [sp, #0]
 8000506:	2300      	movs	r3, #0
 8000508:	2282      	movs	r2, #130	; 0x82
 800050a:	4909      	ldr	r1, [pc, #36]	; (8000530 <main+0x40>)
 800050c:	4809      	ldr	r0, [pc, #36]	; (8000534 <main+0x44>)
 800050e:	f001 fd72 	bl	8001ff6 <xTaskCreate>
	//tarea 2
	xTaskCreate(vtask2_Handler,"task2",configMINIMAL_STACK_SIZE,NULL,2,&xTaskHandler2);
 8000512:	4b09      	ldr	r3, [pc, #36]	; (8000538 <main+0x48>)
 8000514:	9301      	str	r3, [sp, #4]
 8000516:	2302      	movs	r3, #2
 8000518:	9300      	str	r3, [sp, #0]
 800051a:	2300      	movs	r3, #0
 800051c:	2282      	movs	r2, #130	; 0x82
 800051e:	4907      	ldr	r1, [pc, #28]	; (800053c <main+0x4c>)
 8000520:	4807      	ldr	r0, [pc, #28]	; (8000540 <main+0x50>)
 8000522:	f001 fd68 	bl	8001ff6 <xTaskCreate>
	/* Init scheduler */
	//osKernelInitialize();

	/* Start scheduler */
	//osKernelStart();
	vTaskStartScheduler();
 8000526:	f001 fe9f 	bl	8002268 <vTaskStartScheduler>

	while (1);
 800052a:	e7fe      	b.n	800052a <main+0x3a>
 800052c:	2000002c 	.word	0x2000002c
 8000530:	08003b8c 	.word	0x08003b8c
 8000534:	08000603 	.word	0x08000603
 8000538:	20000030 	.word	0x20000030
 800053c:	08003b94 	.word	0x08003b94
 8000540:	0800060d 	.word	0x0800060d

08000544 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b096      	sub	sp, #88	; 0x58
 8000548:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800054a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800054e:	2230      	movs	r2, #48	; 0x30
 8000550:	2100      	movs	r1, #0
 8000552:	4618      	mov	r0, r3
 8000554:	f003 fb05 	bl	8003b62 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000558:	f107 0314 	add.w	r3, r7, #20
 800055c:	2200      	movs	r2, #0
 800055e:	601a      	str	r2, [r3, #0]
 8000560:	605a      	str	r2, [r3, #4]
 8000562:	609a      	str	r2, [r3, #8]
 8000564:	60da      	str	r2, [r3, #12]
 8000566:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000568:	1d3b      	adds	r3, r7, #4
 800056a:	2200      	movs	r2, #0
 800056c:	601a      	str	r2, [r3, #0]
 800056e:	605a      	str	r2, [r3, #4]
 8000570:	609a      	str	r2, [r3, #8]
 8000572:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000574:	2301      	movs	r3, #1
 8000576:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000578:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800057c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800057e:	2302      	movs	r3, #2
 8000580:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000582:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000586:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000588:	2308      	movs	r3, #8
 800058a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLN = 336;
 800058c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000590:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000592:	2302      	movs	r3, #2
 8000594:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000596:	2307      	movs	r3, #7
 8000598:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800059a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800059e:	4618      	mov	r0, r3
 80005a0:	f000 f9d4 	bl	800094c <HAL_RCC_OscConfig>
 80005a4:	4603      	mov	r3, r0
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d001      	beq.n	80005ae <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80005aa:	f000 f834 	bl	8000616 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005ae:	230f      	movs	r3, #15
 80005b0:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005b2:	2302      	movs	r3, #2
 80005b4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005b6:	2300      	movs	r3, #0
 80005b8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80005ba:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80005be:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80005c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005c4:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80005c6:	f107 0314 	add.w	r3, r7, #20
 80005ca:	2105      	movs	r1, #5
 80005cc:	4618      	mov	r0, r3
 80005ce:	f000 fc2d 	bl	8000e2c <HAL_RCC_ClockConfig>
 80005d2:	4603      	mov	r3, r0
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d001      	beq.n	80005dc <SystemClock_Config+0x98>
  {
    Error_Handler();
 80005d8:	f000 f81d 	bl	8000616 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80005dc:	2301      	movs	r3, #1
 80005de:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 80005e0:	23c0      	movs	r3, #192	; 0xc0
 80005e2:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80005e4:	2302      	movs	r3, #2
 80005e6:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80005e8:	1d3b      	adds	r3, r7, #4
 80005ea:	4618      	mov	r0, r3
 80005ec:	f000 fddc 	bl	80011a8 <HAL_RCCEx_PeriphCLKConfig>
 80005f0:	4603      	mov	r3, r0
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d001      	beq.n	80005fa <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80005f6:	f000 f80e 	bl	8000616 <Error_Handler>
  }
}
 80005fa:	bf00      	nop
 80005fc:	3758      	adds	r7, #88	; 0x58
 80005fe:	46bd      	mov	sp, r7
 8000600:	bd80      	pop	{r7, pc}

08000602 <vtask1_Handler>:

/**
  * @brief  Function of task1.
  * @retval None
  */
void vtask1_Handler(void *params){
 8000602:	b480      	push	{r7}
 8000604:	b083      	sub	sp, #12
 8000606:	af00      	add	r7, sp, #0
 8000608:	6078      	str	r0, [r7, #4]
	while(1){
 800060a:	e7fe      	b.n	800060a <vtask1_Handler+0x8>

0800060c <vtask2_Handler>:

/**
  * @brief  Function of task2.
  * @retval None
  */
void vtask2_Handler(void *params){
 800060c:	b480      	push	{r7}
 800060e:	b083      	sub	sp, #12
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
	while(1){
 8000614:	e7fe      	b.n	8000614 <vtask2_Handler+0x8>

08000616 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000616:	b480      	push	{r7}
 8000618:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800061a:	bf00      	nop
 800061c:	46bd      	mov	sp, r7
 800061e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000622:	4770      	bx	lr

08000624 <HAL_MspInit>:
/**
  * Initializes the Global MSP.
  */

void HAL_MspInit(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	af00      	add	r7, sp, #0

  /* System interrupt init*/
	HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000628:	2200      	movs	r2, #0
 800062a:	210f      	movs	r1, #15
 800062c:	f06f 0001 	mvn.w	r0, #1
 8000630:	f000 f963 	bl	80008fa <HAL_NVIC_SetPriority>

}
 8000634:	bf00      	nop
 8000636:	bd80      	pop	{r7, pc}

08000638 <NMI_Handler>:

/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000638:	b480      	push	{r7}
 800063a:	af00      	add	r7, sp, #0

}
 800063c:	bf00      	nop
 800063e:	46bd      	mov	sp, r7
 8000640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000644:	4770      	bx	lr

08000646 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000646:	b480      	push	{r7}
 8000648:	af00      	add	r7, sp, #0

  while (1)
 800064a:	e7fe      	b.n	800064a <HardFault_Handler+0x4>

0800064c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800064c:	b480      	push	{r7}
 800064e:	af00      	add	r7, sp, #0

  while (1)
 8000650:	e7fe      	b.n	8000650 <MemManage_Handler+0x4>

08000652 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000652:	b480      	push	{r7}
 8000654:	af00      	add	r7, sp, #0
  while (1)
 8000656:	e7fe      	b.n	8000656 <BusFault_Handler+0x4>

08000658 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000658:	b480      	push	{r7}
 800065a:	af00      	add	r7, sp, #0

  while (1)
 800065c:	e7fe      	b.n	800065c <UsageFault_Handler+0x4>

0800065e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800065e:	b580      	push	{r7, lr}
 8000660:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000662:	f000 f86d 	bl	8000740 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000666:	f002 ffe7 	bl	8003638 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800066a:	bf00      	nop
 800066c:	bd80      	pop	{r7, pc}
	...

08000670 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000670:	b480      	push	{r7}
 8000672:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000674:	4b08      	ldr	r3, [pc, #32]	; (8000698 <SystemInit+0x28>)
 8000676:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800067a:	4a07      	ldr	r2, [pc, #28]	; (8000698 <SystemInit+0x28>)
 800067c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000680:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000684:	4b04      	ldr	r3, [pc, #16]	; (8000698 <SystemInit+0x28>)
 8000686:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800068a:	609a      	str	r2, [r3, #8]
#endif
}
 800068c:	bf00      	nop
 800068e:	46bd      	mov	sp, r7
 8000690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000694:	4770      	bx	lr
 8000696:	bf00      	nop
 8000698:	e000ed00 	.word	0xe000ed00

0800069c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80006a0:	4b0e      	ldr	r3, [pc, #56]	; (80006dc <HAL_Init+0x40>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	4a0d      	ldr	r2, [pc, #52]	; (80006dc <HAL_Init+0x40>)
 80006a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80006aa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80006ac:	4b0b      	ldr	r3, [pc, #44]	; (80006dc <HAL_Init+0x40>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	4a0a      	ldr	r2, [pc, #40]	; (80006dc <HAL_Init+0x40>)
 80006b2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80006b6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80006b8:	4b08      	ldr	r3, [pc, #32]	; (80006dc <HAL_Init+0x40>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	4a07      	ldr	r2, [pc, #28]	; (80006dc <HAL_Init+0x40>)
 80006be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80006c2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006c4:	2003      	movs	r0, #3
 80006c6:	f000 f90d 	bl	80008e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80006ca:	200f      	movs	r0, #15
 80006cc:	f000 f808 	bl	80006e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80006d0:	f7ff ffa8 	bl	8000624 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80006d4:	2300      	movs	r3, #0
}
 80006d6:	4618      	mov	r0, r3
 80006d8:	bd80      	pop	{r7, pc}
 80006da:	bf00      	nop
 80006dc:	40023c00 	.word	0x40023c00

080006e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b082      	sub	sp, #8
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80006e8:	4b12      	ldr	r3, [pc, #72]	; (8000734 <HAL_InitTick+0x54>)
 80006ea:	681a      	ldr	r2, [r3, #0]
 80006ec:	4b12      	ldr	r3, [pc, #72]	; (8000738 <HAL_InitTick+0x58>)
 80006ee:	781b      	ldrb	r3, [r3, #0]
 80006f0:	4619      	mov	r1, r3
 80006f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80006fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80006fe:	4618      	mov	r0, r3
 8000700:	f000 f917 	bl	8000932 <HAL_SYSTICK_Config>
 8000704:	4603      	mov	r3, r0
 8000706:	2b00      	cmp	r3, #0
 8000708:	d001      	beq.n	800070e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800070a:	2301      	movs	r3, #1
 800070c:	e00e      	b.n	800072c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	2b0f      	cmp	r3, #15
 8000712:	d80a      	bhi.n	800072a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000714:	2200      	movs	r2, #0
 8000716:	6879      	ldr	r1, [r7, #4]
 8000718:	f04f 30ff 	mov.w	r0, #4294967295
 800071c:	f000 f8ed 	bl	80008fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000720:	4a06      	ldr	r2, [pc, #24]	; (800073c <HAL_InitTick+0x5c>)
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000726:	2300      	movs	r3, #0
 8000728:	e000      	b.n	800072c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800072a:	2301      	movs	r3, #1
}
 800072c:	4618      	mov	r0, r3
 800072e:	3708      	adds	r7, #8
 8000730:	46bd      	mov	sp, r7
 8000732:	bd80      	pop	{r7, pc}
 8000734:	20000000 	.word	0x20000000
 8000738:	20000008 	.word	0x20000008
 800073c:	20000004 	.word	0x20000004

08000740 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000740:	b480      	push	{r7}
 8000742:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000744:	4b06      	ldr	r3, [pc, #24]	; (8000760 <HAL_IncTick+0x20>)
 8000746:	781b      	ldrb	r3, [r3, #0]
 8000748:	461a      	mov	r2, r3
 800074a:	4b06      	ldr	r3, [pc, #24]	; (8000764 <HAL_IncTick+0x24>)
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	4413      	add	r3, r2
 8000750:	4a04      	ldr	r2, [pc, #16]	; (8000764 <HAL_IncTick+0x24>)
 8000752:	6013      	str	r3, [r2, #0]
}
 8000754:	bf00      	nop
 8000756:	46bd      	mov	sp, r7
 8000758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075c:	4770      	bx	lr
 800075e:	bf00      	nop
 8000760:	20000008 	.word	0x20000008
 8000764:	20013524 	.word	0x20013524

08000768 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000768:	b480      	push	{r7}
 800076a:	af00      	add	r7, sp, #0
  return uwTick;
 800076c:	4b03      	ldr	r3, [pc, #12]	; (800077c <HAL_GetTick+0x14>)
 800076e:	681b      	ldr	r3, [r3, #0]
}
 8000770:	4618      	mov	r0, r3
 8000772:	46bd      	mov	sp, r7
 8000774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000778:	4770      	bx	lr
 800077a:	bf00      	nop
 800077c:	20013524 	.word	0x20013524

08000780 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000780:	b480      	push	{r7}
 8000782:	b085      	sub	sp, #20
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	f003 0307 	and.w	r3, r3, #7
 800078e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000790:	4b0c      	ldr	r3, [pc, #48]	; (80007c4 <__NVIC_SetPriorityGrouping+0x44>)
 8000792:	68db      	ldr	r3, [r3, #12]
 8000794:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000796:	68ba      	ldr	r2, [r7, #8]
 8000798:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800079c:	4013      	ands	r3, r2
 800079e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80007a0:	68fb      	ldr	r3, [r7, #12]
 80007a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80007a4:	68bb      	ldr	r3, [r7, #8]
 80007a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80007a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80007ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80007b2:	4a04      	ldr	r2, [pc, #16]	; (80007c4 <__NVIC_SetPriorityGrouping+0x44>)
 80007b4:	68bb      	ldr	r3, [r7, #8]
 80007b6:	60d3      	str	r3, [r2, #12]
}
 80007b8:	bf00      	nop
 80007ba:	3714      	adds	r7, #20
 80007bc:	46bd      	mov	sp, r7
 80007be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c2:	4770      	bx	lr
 80007c4:	e000ed00 	.word	0xe000ed00

080007c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007c8:	b480      	push	{r7}
 80007ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007cc:	4b04      	ldr	r3, [pc, #16]	; (80007e0 <__NVIC_GetPriorityGrouping+0x18>)
 80007ce:	68db      	ldr	r3, [r3, #12]
 80007d0:	0a1b      	lsrs	r3, r3, #8
 80007d2:	f003 0307 	and.w	r3, r3, #7
}
 80007d6:	4618      	mov	r0, r3
 80007d8:	46bd      	mov	sp, r7
 80007da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007de:	4770      	bx	lr
 80007e0:	e000ed00 	.word	0xe000ed00

080007e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007e4:	b480      	push	{r7}
 80007e6:	b083      	sub	sp, #12
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	4603      	mov	r3, r0
 80007ec:	6039      	str	r1, [r7, #0]
 80007ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	db0a      	blt.n	800080e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007f8:	683b      	ldr	r3, [r7, #0]
 80007fa:	b2da      	uxtb	r2, r3
 80007fc:	490c      	ldr	r1, [pc, #48]	; (8000830 <__NVIC_SetPriority+0x4c>)
 80007fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000802:	0112      	lsls	r2, r2, #4
 8000804:	b2d2      	uxtb	r2, r2
 8000806:	440b      	add	r3, r1
 8000808:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800080c:	e00a      	b.n	8000824 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800080e:	683b      	ldr	r3, [r7, #0]
 8000810:	b2da      	uxtb	r2, r3
 8000812:	4908      	ldr	r1, [pc, #32]	; (8000834 <__NVIC_SetPriority+0x50>)
 8000814:	79fb      	ldrb	r3, [r7, #7]
 8000816:	f003 030f 	and.w	r3, r3, #15
 800081a:	3b04      	subs	r3, #4
 800081c:	0112      	lsls	r2, r2, #4
 800081e:	b2d2      	uxtb	r2, r2
 8000820:	440b      	add	r3, r1
 8000822:	761a      	strb	r2, [r3, #24]
}
 8000824:	bf00      	nop
 8000826:	370c      	adds	r7, #12
 8000828:	46bd      	mov	sp, r7
 800082a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082e:	4770      	bx	lr
 8000830:	e000e100 	.word	0xe000e100
 8000834:	e000ed00 	.word	0xe000ed00

08000838 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000838:	b480      	push	{r7}
 800083a:	b089      	sub	sp, #36	; 0x24
 800083c:	af00      	add	r7, sp, #0
 800083e:	60f8      	str	r0, [r7, #12]
 8000840:	60b9      	str	r1, [r7, #8]
 8000842:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000844:	68fb      	ldr	r3, [r7, #12]
 8000846:	f003 0307 	and.w	r3, r3, #7
 800084a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800084c:	69fb      	ldr	r3, [r7, #28]
 800084e:	f1c3 0307 	rsb	r3, r3, #7
 8000852:	2b04      	cmp	r3, #4
 8000854:	bf28      	it	cs
 8000856:	2304      	movcs	r3, #4
 8000858:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800085a:	69fb      	ldr	r3, [r7, #28]
 800085c:	3304      	adds	r3, #4
 800085e:	2b06      	cmp	r3, #6
 8000860:	d902      	bls.n	8000868 <NVIC_EncodePriority+0x30>
 8000862:	69fb      	ldr	r3, [r7, #28]
 8000864:	3b03      	subs	r3, #3
 8000866:	e000      	b.n	800086a <NVIC_EncodePriority+0x32>
 8000868:	2300      	movs	r3, #0
 800086a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800086c:	f04f 32ff 	mov.w	r2, #4294967295
 8000870:	69bb      	ldr	r3, [r7, #24]
 8000872:	fa02 f303 	lsl.w	r3, r2, r3
 8000876:	43da      	mvns	r2, r3
 8000878:	68bb      	ldr	r3, [r7, #8]
 800087a:	401a      	ands	r2, r3
 800087c:	697b      	ldr	r3, [r7, #20]
 800087e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000880:	f04f 31ff 	mov.w	r1, #4294967295
 8000884:	697b      	ldr	r3, [r7, #20]
 8000886:	fa01 f303 	lsl.w	r3, r1, r3
 800088a:	43d9      	mvns	r1, r3
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000890:	4313      	orrs	r3, r2
         );
}
 8000892:	4618      	mov	r0, r3
 8000894:	3724      	adds	r7, #36	; 0x24
 8000896:	46bd      	mov	sp, r7
 8000898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089c:	4770      	bx	lr
	...

080008a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b082      	sub	sp, #8
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	3b01      	subs	r3, #1
 80008ac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80008b0:	d301      	bcc.n	80008b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008b2:	2301      	movs	r3, #1
 80008b4:	e00f      	b.n	80008d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008b6:	4a0a      	ldr	r2, [pc, #40]	; (80008e0 <SysTick_Config+0x40>)
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	3b01      	subs	r3, #1
 80008bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008be:	210f      	movs	r1, #15
 80008c0:	f04f 30ff 	mov.w	r0, #4294967295
 80008c4:	f7ff ff8e 	bl	80007e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008c8:	4b05      	ldr	r3, [pc, #20]	; (80008e0 <SysTick_Config+0x40>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008ce:	4b04      	ldr	r3, [pc, #16]	; (80008e0 <SysTick_Config+0x40>)
 80008d0:	2207      	movs	r2, #7
 80008d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008d4:	2300      	movs	r3, #0
}
 80008d6:	4618      	mov	r0, r3
 80008d8:	3708      	adds	r7, #8
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	bf00      	nop
 80008e0:	e000e010 	.word	0xe000e010

080008e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b082      	sub	sp, #8
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80008ec:	6878      	ldr	r0, [r7, #4]
 80008ee:	f7ff ff47 	bl	8000780 <__NVIC_SetPriorityGrouping>
}
 80008f2:	bf00      	nop
 80008f4:	3708      	adds	r7, #8
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}

080008fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80008fa:	b580      	push	{r7, lr}
 80008fc:	b086      	sub	sp, #24
 80008fe:	af00      	add	r7, sp, #0
 8000900:	4603      	mov	r3, r0
 8000902:	60b9      	str	r1, [r7, #8]
 8000904:	607a      	str	r2, [r7, #4]
 8000906:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000908:	2300      	movs	r3, #0
 800090a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800090c:	f7ff ff5c 	bl	80007c8 <__NVIC_GetPriorityGrouping>
 8000910:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000912:	687a      	ldr	r2, [r7, #4]
 8000914:	68b9      	ldr	r1, [r7, #8]
 8000916:	6978      	ldr	r0, [r7, #20]
 8000918:	f7ff ff8e 	bl	8000838 <NVIC_EncodePriority>
 800091c:	4602      	mov	r2, r0
 800091e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000922:	4611      	mov	r1, r2
 8000924:	4618      	mov	r0, r3
 8000926:	f7ff ff5d 	bl	80007e4 <__NVIC_SetPriority>
}
 800092a:	bf00      	nop
 800092c:	3718      	adds	r7, #24
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}

08000932 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000932:	b580      	push	{r7, lr}
 8000934:	b082      	sub	sp, #8
 8000936:	af00      	add	r7, sp, #0
 8000938:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800093a:	6878      	ldr	r0, [r7, #4]
 800093c:	f7ff ffb0 	bl	80008a0 <SysTick_Config>
 8000940:	4603      	mov	r3, r0
}
 8000942:	4618      	mov	r0, r3
 8000944:	3708      	adds	r7, #8
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}
	...

0800094c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b086      	sub	sp, #24
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	2b00      	cmp	r3, #0
 8000958:	d101      	bne.n	800095e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800095a:	2301      	movs	r3, #1
 800095c:	e25b      	b.n	8000e16 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	f003 0301 	and.w	r3, r3, #1
 8000966:	2b00      	cmp	r3, #0
 8000968:	d075      	beq.n	8000a56 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800096a:	4ba3      	ldr	r3, [pc, #652]	; (8000bf8 <HAL_RCC_OscConfig+0x2ac>)
 800096c:	689b      	ldr	r3, [r3, #8]
 800096e:	f003 030c 	and.w	r3, r3, #12
 8000972:	2b04      	cmp	r3, #4
 8000974:	d00c      	beq.n	8000990 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000976:	4ba0      	ldr	r3, [pc, #640]	; (8000bf8 <HAL_RCC_OscConfig+0x2ac>)
 8000978:	689b      	ldr	r3, [r3, #8]
 800097a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800097e:	2b08      	cmp	r3, #8
 8000980:	d112      	bne.n	80009a8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000982:	4b9d      	ldr	r3, [pc, #628]	; (8000bf8 <HAL_RCC_OscConfig+0x2ac>)
 8000984:	685b      	ldr	r3, [r3, #4]
 8000986:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800098a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800098e:	d10b      	bne.n	80009a8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000990:	4b99      	ldr	r3, [pc, #612]	; (8000bf8 <HAL_RCC_OscConfig+0x2ac>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000998:	2b00      	cmp	r3, #0
 800099a:	d05b      	beq.n	8000a54 <HAL_RCC_OscConfig+0x108>
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	685b      	ldr	r3, [r3, #4]
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d157      	bne.n	8000a54 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80009a4:	2301      	movs	r3, #1
 80009a6:	e236      	b.n	8000e16 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	685b      	ldr	r3, [r3, #4]
 80009ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80009b0:	d106      	bne.n	80009c0 <HAL_RCC_OscConfig+0x74>
 80009b2:	4b91      	ldr	r3, [pc, #580]	; (8000bf8 <HAL_RCC_OscConfig+0x2ac>)
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	4a90      	ldr	r2, [pc, #576]	; (8000bf8 <HAL_RCC_OscConfig+0x2ac>)
 80009b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80009bc:	6013      	str	r3, [r2, #0]
 80009be:	e01d      	b.n	80009fc <HAL_RCC_OscConfig+0xb0>
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	685b      	ldr	r3, [r3, #4]
 80009c4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80009c8:	d10c      	bne.n	80009e4 <HAL_RCC_OscConfig+0x98>
 80009ca:	4b8b      	ldr	r3, [pc, #556]	; (8000bf8 <HAL_RCC_OscConfig+0x2ac>)
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	4a8a      	ldr	r2, [pc, #552]	; (8000bf8 <HAL_RCC_OscConfig+0x2ac>)
 80009d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80009d4:	6013      	str	r3, [r2, #0]
 80009d6:	4b88      	ldr	r3, [pc, #544]	; (8000bf8 <HAL_RCC_OscConfig+0x2ac>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	4a87      	ldr	r2, [pc, #540]	; (8000bf8 <HAL_RCC_OscConfig+0x2ac>)
 80009dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80009e0:	6013      	str	r3, [r2, #0]
 80009e2:	e00b      	b.n	80009fc <HAL_RCC_OscConfig+0xb0>
 80009e4:	4b84      	ldr	r3, [pc, #528]	; (8000bf8 <HAL_RCC_OscConfig+0x2ac>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	4a83      	ldr	r2, [pc, #524]	; (8000bf8 <HAL_RCC_OscConfig+0x2ac>)
 80009ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80009ee:	6013      	str	r3, [r2, #0]
 80009f0:	4b81      	ldr	r3, [pc, #516]	; (8000bf8 <HAL_RCC_OscConfig+0x2ac>)
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	4a80      	ldr	r2, [pc, #512]	; (8000bf8 <HAL_RCC_OscConfig+0x2ac>)
 80009f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80009fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	685b      	ldr	r3, [r3, #4]
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d013      	beq.n	8000a2c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a04:	f7ff feb0 	bl	8000768 <HAL_GetTick>
 8000a08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a0a:	e008      	b.n	8000a1e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000a0c:	f7ff feac 	bl	8000768 <HAL_GetTick>
 8000a10:	4602      	mov	r2, r0
 8000a12:	693b      	ldr	r3, [r7, #16]
 8000a14:	1ad3      	subs	r3, r2, r3
 8000a16:	2b64      	cmp	r3, #100	; 0x64
 8000a18:	d901      	bls.n	8000a1e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000a1a:	2303      	movs	r3, #3
 8000a1c:	e1fb      	b.n	8000e16 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a1e:	4b76      	ldr	r3, [pc, #472]	; (8000bf8 <HAL_RCC_OscConfig+0x2ac>)
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d0f0      	beq.n	8000a0c <HAL_RCC_OscConfig+0xc0>
 8000a2a:	e014      	b.n	8000a56 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a2c:	f7ff fe9c 	bl	8000768 <HAL_GetTick>
 8000a30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000a32:	e008      	b.n	8000a46 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000a34:	f7ff fe98 	bl	8000768 <HAL_GetTick>
 8000a38:	4602      	mov	r2, r0
 8000a3a:	693b      	ldr	r3, [r7, #16]
 8000a3c:	1ad3      	subs	r3, r2, r3
 8000a3e:	2b64      	cmp	r3, #100	; 0x64
 8000a40:	d901      	bls.n	8000a46 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000a42:	2303      	movs	r3, #3
 8000a44:	e1e7      	b.n	8000e16 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000a46:	4b6c      	ldr	r3, [pc, #432]	; (8000bf8 <HAL_RCC_OscConfig+0x2ac>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d1f0      	bne.n	8000a34 <HAL_RCC_OscConfig+0xe8>
 8000a52:	e000      	b.n	8000a56 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	f003 0302 	and.w	r3, r3, #2
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d063      	beq.n	8000b2a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000a62:	4b65      	ldr	r3, [pc, #404]	; (8000bf8 <HAL_RCC_OscConfig+0x2ac>)
 8000a64:	689b      	ldr	r3, [r3, #8]
 8000a66:	f003 030c 	and.w	r3, r3, #12
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d00b      	beq.n	8000a86 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000a6e:	4b62      	ldr	r3, [pc, #392]	; (8000bf8 <HAL_RCC_OscConfig+0x2ac>)
 8000a70:	689b      	ldr	r3, [r3, #8]
 8000a72:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000a76:	2b08      	cmp	r3, #8
 8000a78:	d11c      	bne.n	8000ab4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000a7a:	4b5f      	ldr	r3, [pc, #380]	; (8000bf8 <HAL_RCC_OscConfig+0x2ac>)
 8000a7c:	685b      	ldr	r3, [r3, #4]
 8000a7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d116      	bne.n	8000ab4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000a86:	4b5c      	ldr	r3, [pc, #368]	; (8000bf8 <HAL_RCC_OscConfig+0x2ac>)
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	f003 0302 	and.w	r3, r3, #2
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d005      	beq.n	8000a9e <HAL_RCC_OscConfig+0x152>
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	68db      	ldr	r3, [r3, #12]
 8000a96:	2b01      	cmp	r3, #1
 8000a98:	d001      	beq.n	8000a9e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8000a9a:	2301      	movs	r3, #1
 8000a9c:	e1bb      	b.n	8000e16 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000a9e:	4b56      	ldr	r3, [pc, #344]	; (8000bf8 <HAL_RCC_OscConfig+0x2ac>)
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	691b      	ldr	r3, [r3, #16]
 8000aaa:	00db      	lsls	r3, r3, #3
 8000aac:	4952      	ldr	r1, [pc, #328]	; (8000bf8 <HAL_RCC_OscConfig+0x2ac>)
 8000aae:	4313      	orrs	r3, r2
 8000ab0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ab2:	e03a      	b.n	8000b2a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	68db      	ldr	r3, [r3, #12]
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d020      	beq.n	8000afe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000abc:	4b4f      	ldr	r3, [pc, #316]	; (8000bfc <HAL_RCC_OscConfig+0x2b0>)
 8000abe:	2201      	movs	r2, #1
 8000ac0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ac2:	f7ff fe51 	bl	8000768 <HAL_GetTick>
 8000ac6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ac8:	e008      	b.n	8000adc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000aca:	f7ff fe4d 	bl	8000768 <HAL_GetTick>
 8000ace:	4602      	mov	r2, r0
 8000ad0:	693b      	ldr	r3, [r7, #16]
 8000ad2:	1ad3      	subs	r3, r2, r3
 8000ad4:	2b02      	cmp	r3, #2
 8000ad6:	d901      	bls.n	8000adc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8000ad8:	2303      	movs	r3, #3
 8000ada:	e19c      	b.n	8000e16 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000adc:	4b46      	ldr	r3, [pc, #280]	; (8000bf8 <HAL_RCC_OscConfig+0x2ac>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	f003 0302 	and.w	r3, r3, #2
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d0f0      	beq.n	8000aca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ae8:	4b43      	ldr	r3, [pc, #268]	; (8000bf8 <HAL_RCC_OscConfig+0x2ac>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	691b      	ldr	r3, [r3, #16]
 8000af4:	00db      	lsls	r3, r3, #3
 8000af6:	4940      	ldr	r1, [pc, #256]	; (8000bf8 <HAL_RCC_OscConfig+0x2ac>)
 8000af8:	4313      	orrs	r3, r2
 8000afa:	600b      	str	r3, [r1, #0]
 8000afc:	e015      	b.n	8000b2a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000afe:	4b3f      	ldr	r3, [pc, #252]	; (8000bfc <HAL_RCC_OscConfig+0x2b0>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000b04:	f7ff fe30 	bl	8000768 <HAL_GetTick>
 8000b08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000b0a:	e008      	b.n	8000b1e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000b0c:	f7ff fe2c 	bl	8000768 <HAL_GetTick>
 8000b10:	4602      	mov	r2, r0
 8000b12:	693b      	ldr	r3, [r7, #16]
 8000b14:	1ad3      	subs	r3, r2, r3
 8000b16:	2b02      	cmp	r3, #2
 8000b18:	d901      	bls.n	8000b1e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8000b1a:	2303      	movs	r3, #3
 8000b1c:	e17b      	b.n	8000e16 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000b1e:	4b36      	ldr	r3, [pc, #216]	; (8000bf8 <HAL_RCC_OscConfig+0x2ac>)
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	f003 0302 	and.w	r3, r3, #2
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d1f0      	bne.n	8000b0c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	f003 0308 	and.w	r3, r3, #8
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d030      	beq.n	8000b98 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	695b      	ldr	r3, [r3, #20]
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d016      	beq.n	8000b6c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000b3e:	4b30      	ldr	r3, [pc, #192]	; (8000c00 <HAL_RCC_OscConfig+0x2b4>)
 8000b40:	2201      	movs	r2, #1
 8000b42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000b44:	f7ff fe10 	bl	8000768 <HAL_GetTick>
 8000b48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000b4a:	e008      	b.n	8000b5e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000b4c:	f7ff fe0c 	bl	8000768 <HAL_GetTick>
 8000b50:	4602      	mov	r2, r0
 8000b52:	693b      	ldr	r3, [r7, #16]
 8000b54:	1ad3      	subs	r3, r2, r3
 8000b56:	2b02      	cmp	r3, #2
 8000b58:	d901      	bls.n	8000b5e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8000b5a:	2303      	movs	r3, #3
 8000b5c:	e15b      	b.n	8000e16 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000b5e:	4b26      	ldr	r3, [pc, #152]	; (8000bf8 <HAL_RCC_OscConfig+0x2ac>)
 8000b60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000b62:	f003 0302 	and.w	r3, r3, #2
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d0f0      	beq.n	8000b4c <HAL_RCC_OscConfig+0x200>
 8000b6a:	e015      	b.n	8000b98 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000b6c:	4b24      	ldr	r3, [pc, #144]	; (8000c00 <HAL_RCC_OscConfig+0x2b4>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b72:	f7ff fdf9 	bl	8000768 <HAL_GetTick>
 8000b76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000b78:	e008      	b.n	8000b8c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000b7a:	f7ff fdf5 	bl	8000768 <HAL_GetTick>
 8000b7e:	4602      	mov	r2, r0
 8000b80:	693b      	ldr	r3, [r7, #16]
 8000b82:	1ad3      	subs	r3, r2, r3
 8000b84:	2b02      	cmp	r3, #2
 8000b86:	d901      	bls.n	8000b8c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8000b88:	2303      	movs	r3, #3
 8000b8a:	e144      	b.n	8000e16 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000b8c:	4b1a      	ldr	r3, [pc, #104]	; (8000bf8 <HAL_RCC_OscConfig+0x2ac>)
 8000b8e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000b90:	f003 0302 	and.w	r3, r3, #2
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d1f0      	bne.n	8000b7a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	f003 0304 	and.w	r3, r3, #4
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	f000 80a0 	beq.w	8000ce6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000baa:	4b13      	ldr	r3, [pc, #76]	; (8000bf8 <HAL_RCC_OscConfig+0x2ac>)
 8000bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d10f      	bne.n	8000bd6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	60bb      	str	r3, [r7, #8]
 8000bba:	4b0f      	ldr	r3, [pc, #60]	; (8000bf8 <HAL_RCC_OscConfig+0x2ac>)
 8000bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bbe:	4a0e      	ldr	r2, [pc, #56]	; (8000bf8 <HAL_RCC_OscConfig+0x2ac>)
 8000bc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bc4:	6413      	str	r3, [r2, #64]	; 0x40
 8000bc6:	4b0c      	ldr	r3, [pc, #48]	; (8000bf8 <HAL_RCC_OscConfig+0x2ac>)
 8000bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bce:	60bb      	str	r3, [r7, #8]
 8000bd0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000bd2:	2301      	movs	r3, #1
 8000bd4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000bd6:	4b0b      	ldr	r3, [pc, #44]	; (8000c04 <HAL_RCC_OscConfig+0x2b8>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d121      	bne.n	8000c26 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000be2:	4b08      	ldr	r3, [pc, #32]	; (8000c04 <HAL_RCC_OscConfig+0x2b8>)
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	4a07      	ldr	r2, [pc, #28]	; (8000c04 <HAL_RCC_OscConfig+0x2b8>)
 8000be8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000bec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000bee:	f7ff fdbb 	bl	8000768 <HAL_GetTick>
 8000bf2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000bf4:	e011      	b.n	8000c1a <HAL_RCC_OscConfig+0x2ce>
 8000bf6:	bf00      	nop
 8000bf8:	40023800 	.word	0x40023800
 8000bfc:	42470000 	.word	0x42470000
 8000c00:	42470e80 	.word	0x42470e80
 8000c04:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000c08:	f7ff fdae 	bl	8000768 <HAL_GetTick>
 8000c0c:	4602      	mov	r2, r0
 8000c0e:	693b      	ldr	r3, [r7, #16]
 8000c10:	1ad3      	subs	r3, r2, r3
 8000c12:	2b02      	cmp	r3, #2
 8000c14:	d901      	bls.n	8000c1a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8000c16:	2303      	movs	r3, #3
 8000c18:	e0fd      	b.n	8000e16 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000c1a:	4b81      	ldr	r3, [pc, #516]	; (8000e20 <HAL_RCC_OscConfig+0x4d4>)
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d0f0      	beq.n	8000c08 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	689b      	ldr	r3, [r3, #8]
 8000c2a:	2b01      	cmp	r3, #1
 8000c2c:	d106      	bne.n	8000c3c <HAL_RCC_OscConfig+0x2f0>
 8000c2e:	4b7d      	ldr	r3, [pc, #500]	; (8000e24 <HAL_RCC_OscConfig+0x4d8>)
 8000c30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000c32:	4a7c      	ldr	r2, [pc, #496]	; (8000e24 <HAL_RCC_OscConfig+0x4d8>)
 8000c34:	f043 0301 	orr.w	r3, r3, #1
 8000c38:	6713      	str	r3, [r2, #112]	; 0x70
 8000c3a:	e01c      	b.n	8000c76 <HAL_RCC_OscConfig+0x32a>
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	689b      	ldr	r3, [r3, #8]
 8000c40:	2b05      	cmp	r3, #5
 8000c42:	d10c      	bne.n	8000c5e <HAL_RCC_OscConfig+0x312>
 8000c44:	4b77      	ldr	r3, [pc, #476]	; (8000e24 <HAL_RCC_OscConfig+0x4d8>)
 8000c46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000c48:	4a76      	ldr	r2, [pc, #472]	; (8000e24 <HAL_RCC_OscConfig+0x4d8>)
 8000c4a:	f043 0304 	orr.w	r3, r3, #4
 8000c4e:	6713      	str	r3, [r2, #112]	; 0x70
 8000c50:	4b74      	ldr	r3, [pc, #464]	; (8000e24 <HAL_RCC_OscConfig+0x4d8>)
 8000c52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000c54:	4a73      	ldr	r2, [pc, #460]	; (8000e24 <HAL_RCC_OscConfig+0x4d8>)
 8000c56:	f043 0301 	orr.w	r3, r3, #1
 8000c5a:	6713      	str	r3, [r2, #112]	; 0x70
 8000c5c:	e00b      	b.n	8000c76 <HAL_RCC_OscConfig+0x32a>
 8000c5e:	4b71      	ldr	r3, [pc, #452]	; (8000e24 <HAL_RCC_OscConfig+0x4d8>)
 8000c60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000c62:	4a70      	ldr	r2, [pc, #448]	; (8000e24 <HAL_RCC_OscConfig+0x4d8>)
 8000c64:	f023 0301 	bic.w	r3, r3, #1
 8000c68:	6713      	str	r3, [r2, #112]	; 0x70
 8000c6a:	4b6e      	ldr	r3, [pc, #440]	; (8000e24 <HAL_RCC_OscConfig+0x4d8>)
 8000c6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000c6e:	4a6d      	ldr	r2, [pc, #436]	; (8000e24 <HAL_RCC_OscConfig+0x4d8>)
 8000c70:	f023 0304 	bic.w	r3, r3, #4
 8000c74:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	689b      	ldr	r3, [r3, #8]
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d015      	beq.n	8000caa <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000c7e:	f7ff fd73 	bl	8000768 <HAL_GetTick>
 8000c82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000c84:	e00a      	b.n	8000c9c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000c86:	f7ff fd6f 	bl	8000768 <HAL_GetTick>
 8000c8a:	4602      	mov	r2, r0
 8000c8c:	693b      	ldr	r3, [r7, #16]
 8000c8e:	1ad3      	subs	r3, r2, r3
 8000c90:	f241 3288 	movw	r2, #5000	; 0x1388
 8000c94:	4293      	cmp	r3, r2
 8000c96:	d901      	bls.n	8000c9c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8000c98:	2303      	movs	r3, #3
 8000c9a:	e0bc      	b.n	8000e16 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000c9c:	4b61      	ldr	r3, [pc, #388]	; (8000e24 <HAL_RCC_OscConfig+0x4d8>)
 8000c9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000ca0:	f003 0302 	and.w	r3, r3, #2
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d0ee      	beq.n	8000c86 <HAL_RCC_OscConfig+0x33a>
 8000ca8:	e014      	b.n	8000cd4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000caa:	f7ff fd5d 	bl	8000768 <HAL_GetTick>
 8000cae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000cb0:	e00a      	b.n	8000cc8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000cb2:	f7ff fd59 	bl	8000768 <HAL_GetTick>
 8000cb6:	4602      	mov	r2, r0
 8000cb8:	693b      	ldr	r3, [r7, #16]
 8000cba:	1ad3      	subs	r3, r2, r3
 8000cbc:	f241 3288 	movw	r2, #5000	; 0x1388
 8000cc0:	4293      	cmp	r3, r2
 8000cc2:	d901      	bls.n	8000cc8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8000cc4:	2303      	movs	r3, #3
 8000cc6:	e0a6      	b.n	8000e16 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000cc8:	4b56      	ldr	r3, [pc, #344]	; (8000e24 <HAL_RCC_OscConfig+0x4d8>)
 8000cca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000ccc:	f003 0302 	and.w	r3, r3, #2
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d1ee      	bne.n	8000cb2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8000cd4:	7dfb      	ldrb	r3, [r7, #23]
 8000cd6:	2b01      	cmp	r3, #1
 8000cd8:	d105      	bne.n	8000ce6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000cda:	4b52      	ldr	r3, [pc, #328]	; (8000e24 <HAL_RCC_OscConfig+0x4d8>)
 8000cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cde:	4a51      	ldr	r2, [pc, #324]	; (8000e24 <HAL_RCC_OscConfig+0x4d8>)
 8000ce0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000ce4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	699b      	ldr	r3, [r3, #24]
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	f000 8092 	beq.w	8000e14 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000cf0:	4b4c      	ldr	r3, [pc, #304]	; (8000e24 <HAL_RCC_OscConfig+0x4d8>)
 8000cf2:	689b      	ldr	r3, [r3, #8]
 8000cf4:	f003 030c 	and.w	r3, r3, #12
 8000cf8:	2b08      	cmp	r3, #8
 8000cfa:	d05c      	beq.n	8000db6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	699b      	ldr	r3, [r3, #24]
 8000d00:	2b02      	cmp	r3, #2
 8000d02:	d141      	bne.n	8000d88 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000d04:	4b48      	ldr	r3, [pc, #288]	; (8000e28 <HAL_RCC_OscConfig+0x4dc>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d0a:	f7ff fd2d 	bl	8000768 <HAL_GetTick>
 8000d0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000d10:	e008      	b.n	8000d24 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d12:	f7ff fd29 	bl	8000768 <HAL_GetTick>
 8000d16:	4602      	mov	r2, r0
 8000d18:	693b      	ldr	r3, [r7, #16]
 8000d1a:	1ad3      	subs	r3, r2, r3
 8000d1c:	2b02      	cmp	r3, #2
 8000d1e:	d901      	bls.n	8000d24 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8000d20:	2303      	movs	r3, #3
 8000d22:	e078      	b.n	8000e16 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000d24:	4b3f      	ldr	r3, [pc, #252]	; (8000e24 <HAL_RCC_OscConfig+0x4d8>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d1f0      	bne.n	8000d12 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	69da      	ldr	r2, [r3, #28]
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	6a1b      	ldr	r3, [r3, #32]
 8000d38:	431a      	orrs	r2, r3
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d3e:	019b      	lsls	r3, r3, #6
 8000d40:	431a      	orrs	r2, r3
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d46:	085b      	lsrs	r3, r3, #1
 8000d48:	3b01      	subs	r3, #1
 8000d4a:	041b      	lsls	r3, r3, #16
 8000d4c:	431a      	orrs	r2, r3
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d52:	061b      	lsls	r3, r3, #24
 8000d54:	4933      	ldr	r1, [pc, #204]	; (8000e24 <HAL_RCC_OscConfig+0x4d8>)
 8000d56:	4313      	orrs	r3, r2
 8000d58:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000d5a:	4b33      	ldr	r3, [pc, #204]	; (8000e28 <HAL_RCC_OscConfig+0x4dc>)
 8000d5c:	2201      	movs	r2, #1
 8000d5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d60:	f7ff fd02 	bl	8000768 <HAL_GetTick>
 8000d64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d66:	e008      	b.n	8000d7a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d68:	f7ff fcfe 	bl	8000768 <HAL_GetTick>
 8000d6c:	4602      	mov	r2, r0
 8000d6e:	693b      	ldr	r3, [r7, #16]
 8000d70:	1ad3      	subs	r3, r2, r3
 8000d72:	2b02      	cmp	r3, #2
 8000d74:	d901      	bls.n	8000d7a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8000d76:	2303      	movs	r3, #3
 8000d78:	e04d      	b.n	8000e16 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d7a:	4b2a      	ldr	r3, [pc, #168]	; (8000e24 <HAL_RCC_OscConfig+0x4d8>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d0f0      	beq.n	8000d68 <HAL_RCC_OscConfig+0x41c>
 8000d86:	e045      	b.n	8000e14 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000d88:	4b27      	ldr	r3, [pc, #156]	; (8000e28 <HAL_RCC_OscConfig+0x4dc>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d8e:	f7ff fceb 	bl	8000768 <HAL_GetTick>
 8000d92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000d94:	e008      	b.n	8000da8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d96:	f7ff fce7 	bl	8000768 <HAL_GetTick>
 8000d9a:	4602      	mov	r2, r0
 8000d9c:	693b      	ldr	r3, [r7, #16]
 8000d9e:	1ad3      	subs	r3, r2, r3
 8000da0:	2b02      	cmp	r3, #2
 8000da2:	d901      	bls.n	8000da8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8000da4:	2303      	movs	r3, #3
 8000da6:	e036      	b.n	8000e16 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000da8:	4b1e      	ldr	r3, [pc, #120]	; (8000e24 <HAL_RCC_OscConfig+0x4d8>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d1f0      	bne.n	8000d96 <HAL_RCC_OscConfig+0x44a>
 8000db4:	e02e      	b.n	8000e14 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	699b      	ldr	r3, [r3, #24]
 8000dba:	2b01      	cmp	r3, #1
 8000dbc:	d101      	bne.n	8000dc2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8000dbe:	2301      	movs	r3, #1
 8000dc0:	e029      	b.n	8000e16 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8000dc2:	4b18      	ldr	r3, [pc, #96]	; (8000e24 <HAL_RCC_OscConfig+0x4d8>)
 8000dc4:	685b      	ldr	r3, [r3, #4]
 8000dc6:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	69db      	ldr	r3, [r3, #28]
 8000dd2:	429a      	cmp	r2, r3
 8000dd4:	d11c      	bne.n	8000e10 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8000dd6:	68fb      	ldr	r3, [r7, #12]
 8000dd8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000de0:	429a      	cmp	r2, r3
 8000de2:	d115      	bne.n	8000e10 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8000de4:	68fa      	ldr	r2, [r7, #12]
 8000de6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000dea:	4013      	ands	r3, r2
 8000dec:	687a      	ldr	r2, [r7, #4]
 8000dee:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8000df0:	4293      	cmp	r3, r2
 8000df2:	d10d      	bne.n	8000e10 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8000dfe:	429a      	cmp	r2, r3
 8000e00:	d106      	bne.n	8000e10 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8000e02:	68fb      	ldr	r3, [r7, #12]
 8000e04:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8000e0c:	429a      	cmp	r2, r3
 8000e0e:	d001      	beq.n	8000e14 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8000e10:	2301      	movs	r3, #1
 8000e12:	e000      	b.n	8000e16 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8000e14:	2300      	movs	r3, #0
}
 8000e16:	4618      	mov	r0, r3
 8000e18:	3718      	adds	r7, #24
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	bf00      	nop
 8000e20:	40007000 	.word	0x40007000
 8000e24:	40023800 	.word	0x40023800
 8000e28:	42470060 	.word	0x42470060

08000e2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b084      	sub	sp, #16
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
 8000e34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d101      	bne.n	8000e40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000e3c:	2301      	movs	r3, #1
 8000e3e:	e0cc      	b.n	8000fda <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000e40:	4b68      	ldr	r3, [pc, #416]	; (8000fe4 <HAL_RCC_ClockConfig+0x1b8>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	f003 030f 	and.w	r3, r3, #15
 8000e48:	683a      	ldr	r2, [r7, #0]
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	d90c      	bls.n	8000e68 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000e4e:	4b65      	ldr	r3, [pc, #404]	; (8000fe4 <HAL_RCC_ClockConfig+0x1b8>)
 8000e50:	683a      	ldr	r2, [r7, #0]
 8000e52:	b2d2      	uxtb	r2, r2
 8000e54:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000e56:	4b63      	ldr	r3, [pc, #396]	; (8000fe4 <HAL_RCC_ClockConfig+0x1b8>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	f003 030f 	and.w	r3, r3, #15
 8000e5e:	683a      	ldr	r2, [r7, #0]
 8000e60:	429a      	cmp	r2, r3
 8000e62:	d001      	beq.n	8000e68 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8000e64:	2301      	movs	r3, #1
 8000e66:	e0b8      	b.n	8000fda <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	f003 0302 	and.w	r3, r3, #2
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d020      	beq.n	8000eb6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	f003 0304 	and.w	r3, r3, #4
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d005      	beq.n	8000e8c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000e80:	4b59      	ldr	r3, [pc, #356]	; (8000fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8000e82:	689b      	ldr	r3, [r3, #8]
 8000e84:	4a58      	ldr	r2, [pc, #352]	; (8000fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8000e86:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8000e8a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	f003 0308 	and.w	r3, r3, #8
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d005      	beq.n	8000ea4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000e98:	4b53      	ldr	r3, [pc, #332]	; (8000fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8000e9a:	689b      	ldr	r3, [r3, #8]
 8000e9c:	4a52      	ldr	r2, [pc, #328]	; (8000fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8000e9e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8000ea2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000ea4:	4b50      	ldr	r3, [pc, #320]	; (8000fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8000ea6:	689b      	ldr	r3, [r3, #8]
 8000ea8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	689b      	ldr	r3, [r3, #8]
 8000eb0:	494d      	ldr	r1, [pc, #308]	; (8000fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8000eb2:	4313      	orrs	r3, r2
 8000eb4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	f003 0301 	and.w	r3, r3, #1
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d044      	beq.n	8000f4c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	685b      	ldr	r3, [r3, #4]
 8000ec6:	2b01      	cmp	r3, #1
 8000ec8:	d107      	bne.n	8000eda <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000eca:	4b47      	ldr	r3, [pc, #284]	; (8000fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d119      	bne.n	8000f0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	e07f      	b.n	8000fda <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	685b      	ldr	r3, [r3, #4]
 8000ede:	2b02      	cmp	r3, #2
 8000ee0:	d003      	beq.n	8000eea <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000ee6:	2b03      	cmp	r3, #3
 8000ee8:	d107      	bne.n	8000efa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000eea:	4b3f      	ldr	r3, [pc, #252]	; (8000fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d109      	bne.n	8000f0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	e06f      	b.n	8000fda <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000efa:	4b3b      	ldr	r3, [pc, #236]	; (8000fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	f003 0302 	and.w	r3, r3, #2
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d101      	bne.n	8000f0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000f06:	2301      	movs	r3, #1
 8000f08:	e067      	b.n	8000fda <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000f0a:	4b37      	ldr	r3, [pc, #220]	; (8000fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8000f0c:	689b      	ldr	r3, [r3, #8]
 8000f0e:	f023 0203 	bic.w	r2, r3, #3
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	685b      	ldr	r3, [r3, #4]
 8000f16:	4934      	ldr	r1, [pc, #208]	; (8000fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8000f18:	4313      	orrs	r3, r2
 8000f1a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000f1c:	f7ff fc24 	bl	8000768 <HAL_GetTick>
 8000f20:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000f22:	e00a      	b.n	8000f3a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f24:	f7ff fc20 	bl	8000768 <HAL_GetTick>
 8000f28:	4602      	mov	r2, r0
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	1ad3      	subs	r3, r2, r3
 8000f2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f32:	4293      	cmp	r3, r2
 8000f34:	d901      	bls.n	8000f3a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000f36:	2303      	movs	r3, #3
 8000f38:	e04f      	b.n	8000fda <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000f3a:	4b2b      	ldr	r3, [pc, #172]	; (8000fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8000f3c:	689b      	ldr	r3, [r3, #8]
 8000f3e:	f003 020c 	and.w	r2, r3, #12
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	685b      	ldr	r3, [r3, #4]
 8000f46:	009b      	lsls	r3, r3, #2
 8000f48:	429a      	cmp	r2, r3
 8000f4a:	d1eb      	bne.n	8000f24 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000f4c:	4b25      	ldr	r3, [pc, #148]	; (8000fe4 <HAL_RCC_ClockConfig+0x1b8>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	f003 030f 	and.w	r3, r3, #15
 8000f54:	683a      	ldr	r2, [r7, #0]
 8000f56:	429a      	cmp	r2, r3
 8000f58:	d20c      	bcs.n	8000f74 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f5a:	4b22      	ldr	r3, [pc, #136]	; (8000fe4 <HAL_RCC_ClockConfig+0x1b8>)
 8000f5c:	683a      	ldr	r2, [r7, #0]
 8000f5e:	b2d2      	uxtb	r2, r2
 8000f60:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f62:	4b20      	ldr	r3, [pc, #128]	; (8000fe4 <HAL_RCC_ClockConfig+0x1b8>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	f003 030f 	and.w	r3, r3, #15
 8000f6a:	683a      	ldr	r2, [r7, #0]
 8000f6c:	429a      	cmp	r2, r3
 8000f6e:	d001      	beq.n	8000f74 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8000f70:	2301      	movs	r3, #1
 8000f72:	e032      	b.n	8000fda <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	f003 0304 	and.w	r3, r3, #4
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d008      	beq.n	8000f92 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000f80:	4b19      	ldr	r3, [pc, #100]	; (8000fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8000f82:	689b      	ldr	r3, [r3, #8]
 8000f84:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	68db      	ldr	r3, [r3, #12]
 8000f8c:	4916      	ldr	r1, [pc, #88]	; (8000fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8000f8e:	4313      	orrs	r3, r2
 8000f90:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	f003 0308 	and.w	r3, r3, #8
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d009      	beq.n	8000fb2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000f9e:	4b12      	ldr	r3, [pc, #72]	; (8000fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8000fa0:	689b      	ldr	r3, [r3, #8]
 8000fa2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	691b      	ldr	r3, [r3, #16]
 8000faa:	00db      	lsls	r3, r3, #3
 8000fac:	490e      	ldr	r1, [pc, #56]	; (8000fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8000fae:	4313      	orrs	r3, r2
 8000fb0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000fb2:	f000 f821 	bl	8000ff8 <HAL_RCC_GetSysClockFreq>
 8000fb6:	4601      	mov	r1, r0
 8000fb8:	4b0b      	ldr	r3, [pc, #44]	; (8000fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8000fba:	689b      	ldr	r3, [r3, #8]
 8000fbc:	091b      	lsrs	r3, r3, #4
 8000fbe:	f003 030f 	and.w	r3, r3, #15
 8000fc2:	4a0a      	ldr	r2, [pc, #40]	; (8000fec <HAL_RCC_ClockConfig+0x1c0>)
 8000fc4:	5cd3      	ldrb	r3, [r2, r3]
 8000fc6:	fa21 f303 	lsr.w	r3, r1, r3
 8000fca:	4a09      	ldr	r2, [pc, #36]	; (8000ff0 <HAL_RCC_ClockConfig+0x1c4>)
 8000fcc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8000fce:	4b09      	ldr	r3, [pc, #36]	; (8000ff4 <HAL_RCC_ClockConfig+0x1c8>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f7ff fb84 	bl	80006e0 <HAL_InitTick>

  return HAL_OK;
 8000fd8:	2300      	movs	r3, #0
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	3710      	adds	r7, #16
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	40023c00 	.word	0x40023c00
 8000fe8:	40023800 	.word	0x40023800
 8000fec:	08003bb4 	.word	0x08003bb4
 8000ff0:	20000000 	.word	0x20000000
 8000ff4:	20000004 	.word	0x20000004

08000ff8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000ff8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ffa:	b085      	sub	sp, #20
 8000ffc:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8000ffe:	2300      	movs	r3, #0
 8001000:	607b      	str	r3, [r7, #4]
 8001002:	2300      	movs	r3, #0
 8001004:	60fb      	str	r3, [r7, #12]
 8001006:	2300      	movs	r3, #0
 8001008:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800100a:	2300      	movs	r3, #0
 800100c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800100e:	4b63      	ldr	r3, [pc, #396]	; (800119c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001010:	689b      	ldr	r3, [r3, #8]
 8001012:	f003 030c 	and.w	r3, r3, #12
 8001016:	2b04      	cmp	r3, #4
 8001018:	d007      	beq.n	800102a <HAL_RCC_GetSysClockFreq+0x32>
 800101a:	2b08      	cmp	r3, #8
 800101c:	d008      	beq.n	8001030 <HAL_RCC_GetSysClockFreq+0x38>
 800101e:	2b00      	cmp	r3, #0
 8001020:	f040 80b4 	bne.w	800118c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001024:	4b5e      	ldr	r3, [pc, #376]	; (80011a0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001026:	60bb      	str	r3, [r7, #8]
       break;
 8001028:	e0b3      	b.n	8001192 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800102a:	4b5e      	ldr	r3, [pc, #376]	; (80011a4 <HAL_RCC_GetSysClockFreq+0x1ac>)
 800102c:	60bb      	str	r3, [r7, #8]
      break;
 800102e:	e0b0      	b.n	8001192 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001030:	4b5a      	ldr	r3, [pc, #360]	; (800119c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001032:	685b      	ldr	r3, [r3, #4]
 8001034:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001038:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800103a:	4b58      	ldr	r3, [pc, #352]	; (800119c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800103c:	685b      	ldr	r3, [r3, #4]
 800103e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001042:	2b00      	cmp	r3, #0
 8001044:	d04a      	beq.n	80010dc <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001046:	4b55      	ldr	r3, [pc, #340]	; (800119c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001048:	685b      	ldr	r3, [r3, #4]
 800104a:	099b      	lsrs	r3, r3, #6
 800104c:	f04f 0400 	mov.w	r4, #0
 8001050:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001054:	f04f 0200 	mov.w	r2, #0
 8001058:	ea03 0501 	and.w	r5, r3, r1
 800105c:	ea04 0602 	and.w	r6, r4, r2
 8001060:	4629      	mov	r1, r5
 8001062:	4632      	mov	r2, r6
 8001064:	f04f 0300 	mov.w	r3, #0
 8001068:	f04f 0400 	mov.w	r4, #0
 800106c:	0154      	lsls	r4, r2, #5
 800106e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001072:	014b      	lsls	r3, r1, #5
 8001074:	4619      	mov	r1, r3
 8001076:	4622      	mov	r2, r4
 8001078:	1b49      	subs	r1, r1, r5
 800107a:	eb62 0206 	sbc.w	r2, r2, r6
 800107e:	f04f 0300 	mov.w	r3, #0
 8001082:	f04f 0400 	mov.w	r4, #0
 8001086:	0194      	lsls	r4, r2, #6
 8001088:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800108c:	018b      	lsls	r3, r1, #6
 800108e:	1a5b      	subs	r3, r3, r1
 8001090:	eb64 0402 	sbc.w	r4, r4, r2
 8001094:	f04f 0100 	mov.w	r1, #0
 8001098:	f04f 0200 	mov.w	r2, #0
 800109c:	00e2      	lsls	r2, r4, #3
 800109e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80010a2:	00d9      	lsls	r1, r3, #3
 80010a4:	460b      	mov	r3, r1
 80010a6:	4614      	mov	r4, r2
 80010a8:	195b      	adds	r3, r3, r5
 80010aa:	eb44 0406 	adc.w	r4, r4, r6
 80010ae:	f04f 0100 	mov.w	r1, #0
 80010b2:	f04f 0200 	mov.w	r2, #0
 80010b6:	0262      	lsls	r2, r4, #9
 80010b8:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80010bc:	0259      	lsls	r1, r3, #9
 80010be:	460b      	mov	r3, r1
 80010c0:	4614      	mov	r4, r2
 80010c2:	4618      	mov	r0, r3
 80010c4:	4621      	mov	r1, r4
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	f04f 0400 	mov.w	r4, #0
 80010cc:	461a      	mov	r2, r3
 80010ce:	4623      	mov	r3, r4
 80010d0:	f7ff f88e 	bl	80001f0 <__aeabi_uldivmod>
 80010d4:	4603      	mov	r3, r0
 80010d6:	460c      	mov	r4, r1
 80010d8:	60fb      	str	r3, [r7, #12]
 80010da:	e049      	b.n	8001170 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80010dc:	4b2f      	ldr	r3, [pc, #188]	; (800119c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80010de:	685b      	ldr	r3, [r3, #4]
 80010e0:	099b      	lsrs	r3, r3, #6
 80010e2:	f04f 0400 	mov.w	r4, #0
 80010e6:	f240 11ff 	movw	r1, #511	; 0x1ff
 80010ea:	f04f 0200 	mov.w	r2, #0
 80010ee:	ea03 0501 	and.w	r5, r3, r1
 80010f2:	ea04 0602 	and.w	r6, r4, r2
 80010f6:	4629      	mov	r1, r5
 80010f8:	4632      	mov	r2, r6
 80010fa:	f04f 0300 	mov.w	r3, #0
 80010fe:	f04f 0400 	mov.w	r4, #0
 8001102:	0154      	lsls	r4, r2, #5
 8001104:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001108:	014b      	lsls	r3, r1, #5
 800110a:	4619      	mov	r1, r3
 800110c:	4622      	mov	r2, r4
 800110e:	1b49      	subs	r1, r1, r5
 8001110:	eb62 0206 	sbc.w	r2, r2, r6
 8001114:	f04f 0300 	mov.w	r3, #0
 8001118:	f04f 0400 	mov.w	r4, #0
 800111c:	0194      	lsls	r4, r2, #6
 800111e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001122:	018b      	lsls	r3, r1, #6
 8001124:	1a5b      	subs	r3, r3, r1
 8001126:	eb64 0402 	sbc.w	r4, r4, r2
 800112a:	f04f 0100 	mov.w	r1, #0
 800112e:	f04f 0200 	mov.w	r2, #0
 8001132:	00e2      	lsls	r2, r4, #3
 8001134:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001138:	00d9      	lsls	r1, r3, #3
 800113a:	460b      	mov	r3, r1
 800113c:	4614      	mov	r4, r2
 800113e:	195b      	adds	r3, r3, r5
 8001140:	eb44 0406 	adc.w	r4, r4, r6
 8001144:	f04f 0100 	mov.w	r1, #0
 8001148:	f04f 0200 	mov.w	r2, #0
 800114c:	02a2      	lsls	r2, r4, #10
 800114e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001152:	0299      	lsls	r1, r3, #10
 8001154:	460b      	mov	r3, r1
 8001156:	4614      	mov	r4, r2
 8001158:	4618      	mov	r0, r3
 800115a:	4621      	mov	r1, r4
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	f04f 0400 	mov.w	r4, #0
 8001162:	461a      	mov	r2, r3
 8001164:	4623      	mov	r3, r4
 8001166:	f7ff f843 	bl	80001f0 <__aeabi_uldivmod>
 800116a:	4603      	mov	r3, r0
 800116c:	460c      	mov	r4, r1
 800116e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001170:	4b0a      	ldr	r3, [pc, #40]	; (800119c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001172:	685b      	ldr	r3, [r3, #4]
 8001174:	0c1b      	lsrs	r3, r3, #16
 8001176:	f003 0303 	and.w	r3, r3, #3
 800117a:	3301      	adds	r3, #1
 800117c:	005b      	lsls	r3, r3, #1
 800117e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001180:	68fa      	ldr	r2, [r7, #12]
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	fbb2 f3f3 	udiv	r3, r2, r3
 8001188:	60bb      	str	r3, [r7, #8]
      break;
 800118a:	e002      	b.n	8001192 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800118c:	4b04      	ldr	r3, [pc, #16]	; (80011a0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800118e:	60bb      	str	r3, [r7, #8]
      break;
 8001190:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001192:	68bb      	ldr	r3, [r7, #8]
}
 8001194:	4618      	mov	r0, r3
 8001196:	3714      	adds	r7, #20
 8001198:	46bd      	mov	sp, r7
 800119a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800119c:	40023800 	.word	0x40023800
 80011a0:	00f42400 	.word	0x00f42400
 80011a4:	007a1200 	.word	0x007a1200

080011a8 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b086      	sub	sp, #24
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80011b0:	2300      	movs	r3, #0
 80011b2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80011b4:	2300      	movs	r3, #0
 80011b6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f003 0301 	and.w	r3, r3, #1
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d105      	bne.n	80011d0 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d035      	beq.n	800123c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80011d0:	4b62      	ldr	r3, [pc, #392]	; (800135c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80011d6:	f7ff fac7 	bl	8000768 <HAL_GetTick>
 80011da:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80011dc:	e008      	b.n	80011f0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80011de:	f7ff fac3 	bl	8000768 <HAL_GetTick>
 80011e2:	4602      	mov	r2, r0
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	1ad3      	subs	r3, r2, r3
 80011e8:	2b02      	cmp	r3, #2
 80011ea:	d901      	bls.n	80011f0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80011ec:	2303      	movs	r3, #3
 80011ee:	e0b0      	b.n	8001352 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80011f0:	4b5b      	ldr	r3, [pc, #364]	; (8001360 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d1f0      	bne.n	80011de <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	685b      	ldr	r3, [r3, #4]
 8001200:	019a      	lsls	r2, r3, #6
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	689b      	ldr	r3, [r3, #8]
 8001206:	071b      	lsls	r3, r3, #28
 8001208:	4955      	ldr	r1, [pc, #340]	; (8001360 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800120a:	4313      	orrs	r3, r2
 800120c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8001210:	4b52      	ldr	r3, [pc, #328]	; (800135c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8001212:	2201      	movs	r2, #1
 8001214:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001216:	f7ff faa7 	bl	8000768 <HAL_GetTick>
 800121a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800121c:	e008      	b.n	8001230 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800121e:	f7ff faa3 	bl	8000768 <HAL_GetTick>
 8001222:	4602      	mov	r2, r0
 8001224:	697b      	ldr	r3, [r7, #20]
 8001226:	1ad3      	subs	r3, r2, r3
 8001228:	2b02      	cmp	r3, #2
 800122a:	d901      	bls.n	8001230 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800122c:	2303      	movs	r3, #3
 800122e:	e090      	b.n	8001352 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001230:	4b4b      	ldr	r3, [pc, #300]	; (8001360 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001238:	2b00      	cmp	r3, #0
 800123a:	d0f0      	beq.n	800121e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	f003 0302 	and.w	r3, r3, #2
 8001244:	2b00      	cmp	r3, #0
 8001246:	f000 8083 	beq.w	8001350 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800124a:	2300      	movs	r3, #0
 800124c:	60fb      	str	r3, [r7, #12]
 800124e:	4b44      	ldr	r3, [pc, #272]	; (8001360 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001252:	4a43      	ldr	r2, [pc, #268]	; (8001360 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001254:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001258:	6413      	str	r3, [r2, #64]	; 0x40
 800125a:	4b41      	ldr	r3, [pc, #260]	; (8001360 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800125c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800125e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001262:	60fb      	str	r3, [r7, #12]
 8001264:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8001266:	4b3f      	ldr	r3, [pc, #252]	; (8001364 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4a3e      	ldr	r2, [pc, #248]	; (8001364 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800126c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001270:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001272:	f7ff fa79 	bl	8000768 <HAL_GetTick>
 8001276:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001278:	e008      	b.n	800128c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800127a:	f7ff fa75 	bl	8000768 <HAL_GetTick>
 800127e:	4602      	mov	r2, r0
 8001280:	697b      	ldr	r3, [r7, #20]
 8001282:	1ad3      	subs	r3, r2, r3
 8001284:	2b02      	cmp	r3, #2
 8001286:	d901      	bls.n	800128c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8001288:	2303      	movs	r3, #3
 800128a:	e062      	b.n	8001352 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800128c:	4b35      	ldr	r3, [pc, #212]	; (8001364 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001294:	2b00      	cmp	r3, #0
 8001296:	d0f0      	beq.n	800127a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001298:	4b31      	ldr	r3, [pc, #196]	; (8001360 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800129a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800129c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80012a0:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80012a2:	693b      	ldr	r3, [r7, #16]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d02f      	beq.n	8001308 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	68db      	ldr	r3, [r3, #12]
 80012ac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80012b0:	693a      	ldr	r2, [r7, #16]
 80012b2:	429a      	cmp	r2, r3
 80012b4:	d028      	beq.n	8001308 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80012b6:	4b2a      	ldr	r3, [pc, #168]	; (8001360 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80012b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80012ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80012be:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80012c0:	4b29      	ldr	r3, [pc, #164]	; (8001368 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80012c2:	2201      	movs	r2, #1
 80012c4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80012c6:	4b28      	ldr	r3, [pc, #160]	; (8001368 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80012cc:	4a24      	ldr	r2, [pc, #144]	; (8001360 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80012ce:	693b      	ldr	r3, [r7, #16]
 80012d0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80012d2:	4b23      	ldr	r3, [pc, #140]	; (8001360 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80012d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80012d6:	f003 0301 	and.w	r3, r3, #1
 80012da:	2b01      	cmp	r3, #1
 80012dc:	d114      	bne.n	8001308 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80012de:	f7ff fa43 	bl	8000768 <HAL_GetTick>
 80012e2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012e4:	e00a      	b.n	80012fc <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80012e6:	f7ff fa3f 	bl	8000768 <HAL_GetTick>
 80012ea:	4602      	mov	r2, r0
 80012ec:	697b      	ldr	r3, [r7, #20]
 80012ee:	1ad3      	subs	r3, r2, r3
 80012f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80012f4:	4293      	cmp	r3, r2
 80012f6:	d901      	bls.n	80012fc <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80012f8:	2303      	movs	r3, #3
 80012fa:	e02a      	b.n	8001352 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012fc:	4b18      	ldr	r3, [pc, #96]	; (8001360 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80012fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001300:	f003 0302 	and.w	r3, r3, #2
 8001304:	2b00      	cmp	r3, #0
 8001306:	d0ee      	beq.n	80012e6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	68db      	ldr	r3, [r3, #12]
 800130c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001310:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001314:	d10d      	bne.n	8001332 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8001316:	4b12      	ldr	r3, [pc, #72]	; (8001360 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001318:	689b      	ldr	r3, [r3, #8]
 800131a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	68db      	ldr	r3, [r3, #12]
 8001322:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8001326:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800132a:	490d      	ldr	r1, [pc, #52]	; (8001360 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800132c:	4313      	orrs	r3, r2
 800132e:	608b      	str	r3, [r1, #8]
 8001330:	e005      	b.n	800133e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8001332:	4b0b      	ldr	r3, [pc, #44]	; (8001360 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001334:	689b      	ldr	r3, [r3, #8]
 8001336:	4a0a      	ldr	r2, [pc, #40]	; (8001360 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001338:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800133c:	6093      	str	r3, [r2, #8]
 800133e:	4b08      	ldr	r3, [pc, #32]	; (8001360 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001340:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	68db      	ldr	r3, [r3, #12]
 8001346:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800134a:	4905      	ldr	r1, [pc, #20]	; (8001360 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800134c:	4313      	orrs	r3, r2
 800134e:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8001350:	2300      	movs	r3, #0
}
 8001352:	4618      	mov	r0, r3
 8001354:	3718      	adds	r7, #24
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	42470068 	.word	0x42470068
 8001360:	40023800 	.word	0x40023800
 8001364:	40007000 	.word	0x40007000
 8001368:	42470e40 	.word	0x42470e40

0800136c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800136c:	480d      	ldr	r0, [pc, #52]	; (80013a4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800136e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001370:	480d      	ldr	r0, [pc, #52]	; (80013a8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001372:	490e      	ldr	r1, [pc, #56]	; (80013ac <LoopForever+0xa>)
  ldr r2, =_sidata
 8001374:	4a0e      	ldr	r2, [pc, #56]	; (80013b0 <LoopForever+0xe>)
  movs r3, #0
 8001376:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001378:	e002      	b.n	8001380 <LoopCopyDataInit>

0800137a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800137a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800137c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800137e:	3304      	adds	r3, #4

08001380 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001380:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001382:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001384:	d3f9      	bcc.n	800137a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001386:	4a0b      	ldr	r2, [pc, #44]	; (80013b4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001388:	4c0b      	ldr	r4, [pc, #44]	; (80013b8 <LoopForever+0x16>)
  movs r3, #0
 800138a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800138c:	e001      	b.n	8001392 <LoopFillZerobss>

0800138e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800138e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001390:	3204      	adds	r2, #4

08001392 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001392:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001394:	d3fb      	bcc.n	800138e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001396:	f7ff f96b 	bl	8000670 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800139a:	f002 fbb3 	bl	8003b04 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800139e:	f7ff f8a7 	bl	80004f0 <main>

080013a2 <LoopForever>:

LoopForever:
    b LoopForever
 80013a2:	e7fe      	b.n	80013a2 <LoopForever>
  ldr   r0, =_estack
 80013a4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80013a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013ac:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80013b0:	08003bd4 	.word	0x08003bd4
  ldr r2, =_sbss
 80013b4:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80013b8:	20013568 	.word	0x20013568

080013bc <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80013bc:	e7fe      	b.n	80013bc <ADC_IRQHandler>

080013be <vApplicationMallocFailedHook>:

/**
  Dummy implementation of the callback function vApplicationMallocFailedHook().
*/
#if (configUSE_MALLOC_FAILED_HOOK == 1)
__WEAK void vApplicationMallocFailedHook (void){}
 80013be:	b480      	push	{r7}
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	bf00      	nop
 80013c4:	46bd      	mov	sp, r7
 80013c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ca:	4770      	bx	lr

080013cc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80013cc:	b480      	push	{r7}
 80013ce:	b085      	sub	sp, #20
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	60f8      	str	r0, [r7, #12]
 80013d4:	60b9      	str	r1, [r7, #8]
 80013d6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	4a07      	ldr	r2, [pc, #28]	; (80013f8 <vApplicationGetIdleTaskMemory+0x2c>)
 80013dc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80013de:	68bb      	ldr	r3, [r7, #8]
 80013e0:	4a06      	ldr	r2, [pc, #24]	; (80013fc <vApplicationGetIdleTaskMemory+0x30>)
 80013e2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	2282      	movs	r2, #130	; 0x82
 80013e8:	601a      	str	r2, [r3, #0]
}
 80013ea:	bf00      	nop
 80013ec:	3714      	adds	r7, #20
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr
 80013f6:	bf00      	nop
 80013f8:	20000034 	.word	0x20000034
 80013fc:	2000008c 	.word	0x2000008c

08001400 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8001400:	b480      	push	{r7}
 8001402:	b085      	sub	sp, #20
 8001404:	af00      	add	r7, sp, #0
 8001406:	60f8      	str	r0, [r7, #12]
 8001408:	60b9      	str	r1, [r7, #8]
 800140a:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	4a07      	ldr	r2, [pc, #28]	; (800142c <vApplicationGetTimerTaskMemory+0x2c>)
 8001410:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8001412:	68bb      	ldr	r3, [r7, #8]
 8001414:	4a06      	ldr	r2, [pc, #24]	; (8001430 <vApplicationGetTimerTaskMemory+0x30>)
 8001416:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	f44f 7282 	mov.w	r2, #260	; 0x104
 800141e:	601a      	str	r2, [r3, #0]
}
 8001420:	bf00      	nop
 8001422:	3714      	adds	r7, #20
 8001424:	46bd      	mov	sp, r7
 8001426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142a:	4770      	bx	lr
 800142c:	20000294 	.word	0x20000294
 8001430:	200002ec 	.word	0x200002ec

08001434 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001434:	b480      	push	{r7}
 8001436:	b083      	sub	sp, #12
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	f103 0208 	add.w	r2, r3, #8
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	f04f 32ff 	mov.w	r2, #4294967295
 800144c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	f103 0208 	add.w	r2, r3, #8
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	f103 0208 	add.w	r2, r3, #8
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	2200      	movs	r2, #0
 8001466:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001468:	bf00      	nop
 800146a:	370c      	adds	r7, #12
 800146c:	46bd      	mov	sp, r7
 800146e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001472:	4770      	bx	lr

08001474 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001474:	b480      	push	{r7}
 8001476:	b083      	sub	sp, #12
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	2200      	movs	r2, #0
 8001480:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001482:	bf00      	nop
 8001484:	370c      	adds	r7, #12
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr

0800148e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800148e:	b480      	push	{r7}
 8001490:	b085      	sub	sp, #20
 8001492:	af00      	add	r7, sp, #0
 8001494:	6078      	str	r0, [r7, #4]
 8001496:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	685b      	ldr	r3, [r3, #4]
 800149c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	68fa      	ldr	r2, [r7, #12]
 80014a2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	689a      	ldr	r2, [r3, #8]
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	689b      	ldr	r3, [r3, #8]
 80014b0:	683a      	ldr	r2, [r7, #0]
 80014b2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	683a      	ldr	r2, [r7, #0]
 80014b8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	687a      	ldr	r2, [r7, #4]
 80014be:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	1c5a      	adds	r2, r3, #1
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	601a      	str	r2, [r3, #0]
}
 80014ca:	bf00      	nop
 80014cc:	3714      	adds	r7, #20
 80014ce:	46bd      	mov	sp, r7
 80014d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d4:	4770      	bx	lr

080014d6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80014d6:	b480      	push	{r7}
 80014d8:	b085      	sub	sp, #20
 80014da:	af00      	add	r7, sp, #0
 80014dc:	6078      	str	r0, [r7, #4]
 80014de:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80014e6:	68bb      	ldr	r3, [r7, #8]
 80014e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014ec:	d103      	bne.n	80014f6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	691b      	ldr	r3, [r3, #16]
 80014f2:	60fb      	str	r3, [r7, #12]
 80014f4:	e00c      	b.n	8001510 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	3308      	adds	r3, #8
 80014fa:	60fb      	str	r3, [r7, #12]
 80014fc:	e002      	b.n	8001504 <vListInsert+0x2e>
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	685b      	ldr	r3, [r3, #4]
 8001502:	60fb      	str	r3, [r7, #12]
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	68ba      	ldr	r2, [r7, #8]
 800150c:	429a      	cmp	r2, r3
 800150e:	d2f6      	bcs.n	80014fe <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	685a      	ldr	r2, [r3, #4]
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	683a      	ldr	r2, [r7, #0]
 800151e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	68fa      	ldr	r2, [r7, #12]
 8001524:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	683a      	ldr	r2, [r7, #0]
 800152a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	687a      	ldr	r2, [r7, #4]
 8001530:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	1c5a      	adds	r2, r3, #1
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	601a      	str	r2, [r3, #0]
}
 800153c:	bf00      	nop
 800153e:	3714      	adds	r7, #20
 8001540:	46bd      	mov	sp, r7
 8001542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001546:	4770      	bx	lr

08001548 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001548:	b480      	push	{r7}
 800154a:	b085      	sub	sp, #20
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	691b      	ldr	r3, [r3, #16]
 8001554:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	685b      	ldr	r3, [r3, #4]
 800155a:	687a      	ldr	r2, [r7, #4]
 800155c:	6892      	ldr	r2, [r2, #8]
 800155e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	689b      	ldr	r3, [r3, #8]
 8001564:	687a      	ldr	r2, [r7, #4]
 8001566:	6852      	ldr	r2, [r2, #4]
 8001568:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	687a      	ldr	r2, [r7, #4]
 8001570:	429a      	cmp	r2, r3
 8001572:	d103      	bne.n	800157c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	689a      	ldr	r2, [r3, #8]
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	2200      	movs	r2, #0
 8001580:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	1e5a      	subs	r2, r3, #1
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	681b      	ldr	r3, [r3, #0]
}
 8001590:	4618      	mov	r0, r3
 8001592:	3714      	adds	r7, #20
 8001594:	46bd      	mov	sp, r7
 8001596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159a:	4770      	bx	lr

0800159c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b084      	sub	sp, #16
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
 80015a4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d109      	bne.n	80015c4 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80015b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80015b4:	f383 8811 	msr	BASEPRI, r3
 80015b8:	f3bf 8f6f 	isb	sy
 80015bc:	f3bf 8f4f 	dsb	sy
 80015c0:	60bb      	str	r3, [r7, #8]
 80015c2:	e7fe      	b.n	80015c2 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 80015c4:	f001 ffaa 	bl	800351c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	681a      	ldr	r2, [r3, #0]
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015d0:	68f9      	ldr	r1, [r7, #12]
 80015d2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80015d4:	fb01 f303 	mul.w	r3, r1, r3
 80015d8:	441a      	add	r2, r3
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	2200      	movs	r2, #0
 80015e2:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	681a      	ldr	r2, [r3, #0]
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	681a      	ldr	r2, [r3, #0]
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015f4:	3b01      	subs	r3, #1
 80015f6:	68f9      	ldr	r1, [r7, #12]
 80015f8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80015fa:	fb01 f303 	mul.w	r3, r1, r3
 80015fe:	441a      	add	r2, r3
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	22ff      	movs	r2, #255	; 0xff
 8001608:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	22ff      	movs	r2, #255	; 0xff
 8001610:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d114      	bne.n	8001644 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	691b      	ldr	r3, [r3, #16]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d01a      	beq.n	8001658 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	3310      	adds	r3, #16
 8001626:	4618      	mov	r0, r3
 8001628:	f001 f8a0 	bl	800276c <xTaskRemoveFromEventList>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d012      	beq.n	8001658 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8001632:	4b0d      	ldr	r3, [pc, #52]	; (8001668 <xQueueGenericReset+0xcc>)
 8001634:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001638:	601a      	str	r2, [r3, #0]
 800163a:	f3bf 8f4f 	dsb	sy
 800163e:	f3bf 8f6f 	isb	sy
 8001642:	e009      	b.n	8001658 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	3310      	adds	r3, #16
 8001648:	4618      	mov	r0, r3
 800164a:	f7ff fef3 	bl	8001434 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	3324      	adds	r3, #36	; 0x24
 8001652:	4618      	mov	r0, r3
 8001654:	f7ff feee 	bl	8001434 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8001658:	f001 ff8e 	bl	8003578 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800165c:	2301      	movs	r3, #1
}
 800165e:	4618      	mov	r0, r3
 8001660:	3710      	adds	r7, #16
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	e000ed04 	.word	0xe000ed04

0800166c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800166c:	b580      	push	{r7, lr}
 800166e:	b08e      	sub	sp, #56	; 0x38
 8001670:	af02      	add	r7, sp, #8
 8001672:	60f8      	str	r0, [r7, #12]
 8001674:	60b9      	str	r1, [r7, #8]
 8001676:	607a      	str	r2, [r7, #4]
 8001678:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d109      	bne.n	8001694 <xQueueGenericCreateStatic+0x28>
 8001680:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001684:	f383 8811 	msr	BASEPRI, r3
 8001688:	f3bf 8f6f 	isb	sy
 800168c:	f3bf 8f4f 	dsb	sy
 8001690:	62bb      	str	r3, [r7, #40]	; 0x28
 8001692:	e7fe      	b.n	8001692 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	2b00      	cmp	r3, #0
 8001698:	d109      	bne.n	80016ae <xQueueGenericCreateStatic+0x42>
 800169a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800169e:	f383 8811 	msr	BASEPRI, r3
 80016a2:	f3bf 8f6f 	isb	sy
 80016a6:	f3bf 8f4f 	dsb	sy
 80016aa:	627b      	str	r3, [r7, #36]	; 0x24
 80016ac:	e7fe      	b.n	80016ac <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d002      	beq.n	80016ba <xQueueGenericCreateStatic+0x4e>
 80016b4:	68bb      	ldr	r3, [r7, #8]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d001      	beq.n	80016be <xQueueGenericCreateStatic+0x52>
 80016ba:	2301      	movs	r3, #1
 80016bc:	e000      	b.n	80016c0 <xQueueGenericCreateStatic+0x54>
 80016be:	2300      	movs	r3, #0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d109      	bne.n	80016d8 <xQueueGenericCreateStatic+0x6c>
 80016c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80016c8:	f383 8811 	msr	BASEPRI, r3
 80016cc:	f3bf 8f6f 	isb	sy
 80016d0:	f3bf 8f4f 	dsb	sy
 80016d4:	623b      	str	r3, [r7, #32]
 80016d6:	e7fe      	b.n	80016d6 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d102      	bne.n	80016e4 <xQueueGenericCreateStatic+0x78>
 80016de:	68bb      	ldr	r3, [r7, #8]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d101      	bne.n	80016e8 <xQueueGenericCreateStatic+0x7c>
 80016e4:	2301      	movs	r3, #1
 80016e6:	e000      	b.n	80016ea <xQueueGenericCreateStatic+0x7e>
 80016e8:	2300      	movs	r3, #0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d109      	bne.n	8001702 <xQueueGenericCreateStatic+0x96>
 80016ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80016f2:	f383 8811 	msr	BASEPRI, r3
 80016f6:	f3bf 8f6f 	isb	sy
 80016fa:	f3bf 8f4f 	dsb	sy
 80016fe:	61fb      	str	r3, [r7, #28]
 8001700:	e7fe      	b.n	8001700 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8001702:	2350      	movs	r3, #80	; 0x50
 8001704:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8001706:	697b      	ldr	r3, [r7, #20]
 8001708:	2b50      	cmp	r3, #80	; 0x50
 800170a:	d009      	beq.n	8001720 <xQueueGenericCreateStatic+0xb4>
 800170c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001710:	f383 8811 	msr	BASEPRI, r3
 8001714:	f3bf 8f6f 	isb	sy
 8001718:	f3bf 8f4f 	dsb	sy
 800171c:	61bb      	str	r3, [r7, #24]
 800171e:	e7fe      	b.n	800171e <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8001724:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001726:	2b00      	cmp	r3, #0
 8001728:	d00d      	beq.n	8001746 <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800172a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800172c:	2201      	movs	r2, #1
 800172e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001732:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8001736:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001738:	9300      	str	r3, [sp, #0]
 800173a:	4613      	mov	r3, r2
 800173c:	687a      	ldr	r2, [r7, #4]
 800173e:	68b9      	ldr	r1, [r7, #8]
 8001740:	68f8      	ldr	r0, [r7, #12]
 8001742:	f000 f805 	bl	8001750 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8001746:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8001748:	4618      	mov	r0, r3
 800174a:	3730      	adds	r7, #48	; 0x30
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}

08001750 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b084      	sub	sp, #16
 8001754:	af00      	add	r7, sp, #0
 8001756:	60f8      	str	r0, [r7, #12]
 8001758:	60b9      	str	r1, [r7, #8]
 800175a:	607a      	str	r2, [r7, #4]
 800175c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800175e:	68bb      	ldr	r3, [r7, #8]
 8001760:	2b00      	cmp	r3, #0
 8001762:	d103      	bne.n	800176c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001764:	69bb      	ldr	r3, [r7, #24]
 8001766:	69ba      	ldr	r2, [r7, #24]
 8001768:	601a      	str	r2, [r3, #0]
 800176a:	e002      	b.n	8001772 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800176c:	69bb      	ldr	r3, [r7, #24]
 800176e:	687a      	ldr	r2, [r7, #4]
 8001770:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8001772:	69bb      	ldr	r3, [r7, #24]
 8001774:	68fa      	ldr	r2, [r7, #12]
 8001776:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8001778:	69bb      	ldr	r3, [r7, #24]
 800177a:	68ba      	ldr	r2, [r7, #8]
 800177c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800177e:	2101      	movs	r1, #1
 8001780:	69b8      	ldr	r0, [r7, #24]
 8001782:	f7ff ff0b 	bl	800159c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8001786:	69bb      	ldr	r3, [r7, #24]
 8001788:	78fa      	ldrb	r2, [r7, #3]
 800178a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800178e:	bf00      	nop
 8001790:	3710      	adds	r7, #16
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
	...

08001798 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b08e      	sub	sp, #56	; 0x38
 800179c:	af00      	add	r7, sp, #0
 800179e:	60f8      	str	r0, [r7, #12]
 80017a0:	60b9      	str	r1, [r7, #8]
 80017a2:	607a      	str	r2, [r7, #4]
 80017a4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80017a6:	2300      	movs	r3, #0
 80017a8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80017ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d109      	bne.n	80017c8 <xQueueGenericSend+0x30>
 80017b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80017b8:	f383 8811 	msr	BASEPRI, r3
 80017bc:	f3bf 8f6f 	isb	sy
 80017c0:	f3bf 8f4f 	dsb	sy
 80017c4:	62bb      	str	r3, [r7, #40]	; 0x28
 80017c6:	e7fe      	b.n	80017c6 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80017c8:	68bb      	ldr	r3, [r7, #8]
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d103      	bne.n	80017d6 <xQueueGenericSend+0x3e>
 80017ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d101      	bne.n	80017da <xQueueGenericSend+0x42>
 80017d6:	2301      	movs	r3, #1
 80017d8:	e000      	b.n	80017dc <xQueueGenericSend+0x44>
 80017da:	2300      	movs	r3, #0
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d109      	bne.n	80017f4 <xQueueGenericSend+0x5c>
 80017e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80017e4:	f383 8811 	msr	BASEPRI, r3
 80017e8:	f3bf 8f6f 	isb	sy
 80017ec:	f3bf 8f4f 	dsb	sy
 80017f0:	627b      	str	r3, [r7, #36]	; 0x24
 80017f2:	e7fe      	b.n	80017f2 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	2b02      	cmp	r3, #2
 80017f8:	d103      	bne.n	8001802 <xQueueGenericSend+0x6a>
 80017fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017fe:	2b01      	cmp	r3, #1
 8001800:	d101      	bne.n	8001806 <xQueueGenericSend+0x6e>
 8001802:	2301      	movs	r3, #1
 8001804:	e000      	b.n	8001808 <xQueueGenericSend+0x70>
 8001806:	2300      	movs	r3, #0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d109      	bne.n	8001820 <xQueueGenericSend+0x88>
 800180c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001810:	f383 8811 	msr	BASEPRI, r3
 8001814:	f3bf 8f6f 	isb	sy
 8001818:	f3bf 8f4f 	dsb	sy
 800181c:	623b      	str	r3, [r7, #32]
 800181e:	e7fe      	b.n	800181e <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001820:	f001 f960 	bl	8002ae4 <xTaskGetSchedulerState>
 8001824:	4603      	mov	r3, r0
 8001826:	2b00      	cmp	r3, #0
 8001828:	d102      	bne.n	8001830 <xQueueGenericSend+0x98>
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2b00      	cmp	r3, #0
 800182e:	d101      	bne.n	8001834 <xQueueGenericSend+0x9c>
 8001830:	2301      	movs	r3, #1
 8001832:	e000      	b.n	8001836 <xQueueGenericSend+0x9e>
 8001834:	2300      	movs	r3, #0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d109      	bne.n	800184e <xQueueGenericSend+0xb6>
 800183a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800183e:	f383 8811 	msr	BASEPRI, r3
 8001842:	f3bf 8f6f 	isb	sy
 8001846:	f3bf 8f4f 	dsb	sy
 800184a:	61fb      	str	r3, [r7, #28]
 800184c:	e7fe      	b.n	800184c <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800184e:	f001 fe65 	bl	800351c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001852:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001854:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001856:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001858:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800185a:	429a      	cmp	r2, r3
 800185c:	d302      	bcc.n	8001864 <xQueueGenericSend+0xcc>
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	2b02      	cmp	r3, #2
 8001862:	d129      	bne.n	80018b8 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001864:	683a      	ldr	r2, [r7, #0]
 8001866:	68b9      	ldr	r1, [r7, #8]
 8001868:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800186a:	f000 f9ff 	bl	8001c6c <prvCopyDataToQueue>
 800186e:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001870:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001874:	2b00      	cmp	r3, #0
 8001876:	d010      	beq.n	800189a <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001878:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800187a:	3324      	adds	r3, #36	; 0x24
 800187c:	4618      	mov	r0, r3
 800187e:	f000 ff75 	bl	800276c <xTaskRemoveFromEventList>
 8001882:	4603      	mov	r3, r0
 8001884:	2b00      	cmp	r3, #0
 8001886:	d013      	beq.n	80018b0 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8001888:	4b3f      	ldr	r3, [pc, #252]	; (8001988 <xQueueGenericSend+0x1f0>)
 800188a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800188e:	601a      	str	r2, [r3, #0]
 8001890:	f3bf 8f4f 	dsb	sy
 8001894:	f3bf 8f6f 	isb	sy
 8001898:	e00a      	b.n	80018b0 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800189a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800189c:	2b00      	cmp	r3, #0
 800189e:	d007      	beq.n	80018b0 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80018a0:	4b39      	ldr	r3, [pc, #228]	; (8001988 <xQueueGenericSend+0x1f0>)
 80018a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80018a6:	601a      	str	r2, [r3, #0]
 80018a8:	f3bf 8f4f 	dsb	sy
 80018ac:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80018b0:	f001 fe62 	bl	8003578 <vPortExitCritical>
				return pdPASS;
 80018b4:	2301      	movs	r3, #1
 80018b6:	e063      	b.n	8001980 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d103      	bne.n	80018c6 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80018be:	f001 fe5b 	bl	8003578 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80018c2:	2300      	movs	r3, #0
 80018c4:	e05c      	b.n	8001980 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80018c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d106      	bne.n	80018da <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80018cc:	f107 0314 	add.w	r3, r7, #20
 80018d0:	4618      	mov	r0, r3
 80018d2:	f000 ffad 	bl	8002830 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80018d6:	2301      	movs	r3, #1
 80018d8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80018da:	f001 fe4d 	bl	8003578 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80018de:	f000 fd27 	bl	8002330 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80018e2:	f001 fe1b 	bl	800351c <vPortEnterCritical>
 80018e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018e8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80018ec:	b25b      	sxtb	r3, r3
 80018ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018f2:	d103      	bne.n	80018fc <xQueueGenericSend+0x164>
 80018f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018f6:	2200      	movs	r2, #0
 80018f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80018fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018fe:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001902:	b25b      	sxtb	r3, r3
 8001904:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001908:	d103      	bne.n	8001912 <xQueueGenericSend+0x17a>
 800190a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800190c:	2200      	movs	r2, #0
 800190e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001912:	f001 fe31 	bl	8003578 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001916:	1d3a      	adds	r2, r7, #4
 8001918:	f107 0314 	add.w	r3, r7, #20
 800191c:	4611      	mov	r1, r2
 800191e:	4618      	mov	r0, r3
 8001920:	f000 ff9c 	bl	800285c <xTaskCheckForTimeOut>
 8001924:	4603      	mov	r3, r0
 8001926:	2b00      	cmp	r3, #0
 8001928:	d124      	bne.n	8001974 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800192a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800192c:	f000 fa96 	bl	8001e5c <prvIsQueueFull>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	d018      	beq.n	8001968 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8001936:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001938:	3310      	adds	r3, #16
 800193a:	687a      	ldr	r2, [r7, #4]
 800193c:	4611      	mov	r1, r2
 800193e:	4618      	mov	r0, r3
 8001940:	f000 fec6 	bl	80026d0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8001944:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001946:	f000 fa21 	bl	8001d8c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800194a:	f000 fcff 	bl	800234c <xTaskResumeAll>
 800194e:	4603      	mov	r3, r0
 8001950:	2b00      	cmp	r3, #0
 8001952:	f47f af7c 	bne.w	800184e <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8001956:	4b0c      	ldr	r3, [pc, #48]	; (8001988 <xQueueGenericSend+0x1f0>)
 8001958:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800195c:	601a      	str	r2, [r3, #0]
 800195e:	f3bf 8f4f 	dsb	sy
 8001962:	f3bf 8f6f 	isb	sy
 8001966:	e772      	b.n	800184e <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8001968:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800196a:	f000 fa0f 	bl	8001d8c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800196e:	f000 fced 	bl	800234c <xTaskResumeAll>
 8001972:	e76c      	b.n	800184e <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8001974:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001976:	f000 fa09 	bl	8001d8c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800197a:	f000 fce7 	bl	800234c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800197e:	2300      	movs	r3, #0
		}
	}
}
 8001980:	4618      	mov	r0, r3
 8001982:	3738      	adds	r7, #56	; 0x38
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	e000ed04 	.word	0xe000ed04

0800198c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b08e      	sub	sp, #56	; 0x38
 8001990:	af00      	add	r7, sp, #0
 8001992:	60f8      	str	r0, [r7, #12]
 8001994:	60b9      	str	r1, [r7, #8]
 8001996:	607a      	str	r2, [r7, #4]
 8001998:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800199e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d109      	bne.n	80019b8 <xQueueGenericSendFromISR+0x2c>
 80019a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80019a8:	f383 8811 	msr	BASEPRI, r3
 80019ac:	f3bf 8f6f 	isb	sy
 80019b0:	f3bf 8f4f 	dsb	sy
 80019b4:	627b      	str	r3, [r7, #36]	; 0x24
 80019b6:	e7fe      	b.n	80019b6 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80019b8:	68bb      	ldr	r3, [r7, #8]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d103      	bne.n	80019c6 <xQueueGenericSendFromISR+0x3a>
 80019be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d101      	bne.n	80019ca <xQueueGenericSendFromISR+0x3e>
 80019c6:	2301      	movs	r3, #1
 80019c8:	e000      	b.n	80019cc <xQueueGenericSendFromISR+0x40>
 80019ca:	2300      	movs	r3, #0
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d109      	bne.n	80019e4 <xQueueGenericSendFromISR+0x58>
 80019d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80019d4:	f383 8811 	msr	BASEPRI, r3
 80019d8:	f3bf 8f6f 	isb	sy
 80019dc:	f3bf 8f4f 	dsb	sy
 80019e0:	623b      	str	r3, [r7, #32]
 80019e2:	e7fe      	b.n	80019e2 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	2b02      	cmp	r3, #2
 80019e8:	d103      	bne.n	80019f2 <xQueueGenericSendFromISR+0x66>
 80019ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019ee:	2b01      	cmp	r3, #1
 80019f0:	d101      	bne.n	80019f6 <xQueueGenericSendFromISR+0x6a>
 80019f2:	2301      	movs	r3, #1
 80019f4:	e000      	b.n	80019f8 <xQueueGenericSendFromISR+0x6c>
 80019f6:	2300      	movs	r3, #0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d109      	bne.n	8001a10 <xQueueGenericSendFromISR+0x84>
 80019fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a00:	f383 8811 	msr	BASEPRI, r3
 8001a04:	f3bf 8f6f 	isb	sy
 8001a08:	f3bf 8f4f 	dsb	sy
 8001a0c:	61fb      	str	r3, [r7, #28]
 8001a0e:	e7fe      	b.n	8001a0e <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001a10:	f001 fe60 	bl	80036d4 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8001a14:	f3ef 8211 	mrs	r2, BASEPRI
 8001a18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a1c:	f383 8811 	msr	BASEPRI, r3
 8001a20:	f3bf 8f6f 	isb	sy
 8001a24:	f3bf 8f4f 	dsb	sy
 8001a28:	61ba      	str	r2, [r7, #24]
 8001a2a:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8001a2c:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001a2e:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001a30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a32:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001a34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a38:	429a      	cmp	r2, r3
 8001a3a:	d302      	bcc.n	8001a42 <xQueueGenericSendFromISR+0xb6>
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	2b02      	cmp	r3, #2
 8001a40:	d12c      	bne.n	8001a9c <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8001a42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a44:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001a48:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001a4c:	683a      	ldr	r2, [r7, #0]
 8001a4e:	68b9      	ldr	r1, [r7, #8]
 8001a50:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001a52:	f000 f90b 	bl	8001c6c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8001a56:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8001a5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a5e:	d112      	bne.n	8001a86 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001a60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d016      	beq.n	8001a96 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001a68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a6a:	3324      	adds	r3, #36	; 0x24
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f000 fe7d 	bl	800276c <xTaskRemoveFromEventList>
 8001a72:	4603      	mov	r3, r0
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d00e      	beq.n	8001a96 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d00b      	beq.n	8001a96 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	2201      	movs	r2, #1
 8001a82:	601a      	str	r2, [r3, #0]
 8001a84:	e007      	b.n	8001a96 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8001a86:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001a8a:	3301      	adds	r3, #1
 8001a8c:	b2db      	uxtb	r3, r3
 8001a8e:	b25a      	sxtb	r2, r3
 8001a90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a92:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8001a96:	2301      	movs	r3, #1
 8001a98:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8001a9a:	e001      	b.n	8001aa0 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	637b      	str	r3, [r7, #52]	; 0x34
 8001aa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001aa2:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8001aa4:	693b      	ldr	r3, [r7, #16]
 8001aa6:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8001aaa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8001aac:	4618      	mov	r0, r3
 8001aae:	3738      	adds	r7, #56	; 0x38
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}

08001ab4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b08c      	sub	sp, #48	; 0x30
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	60f8      	str	r0, [r7, #12]
 8001abc:	60b9      	str	r1, [r7, #8]
 8001abe:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8001ac8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d109      	bne.n	8001ae2 <xQueueReceive+0x2e>
	__asm volatile
 8001ace:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ad2:	f383 8811 	msr	BASEPRI, r3
 8001ad6:	f3bf 8f6f 	isb	sy
 8001ada:	f3bf 8f4f 	dsb	sy
 8001ade:	623b      	str	r3, [r7, #32]
 8001ae0:	e7fe      	b.n	8001ae0 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001ae2:	68bb      	ldr	r3, [r7, #8]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d103      	bne.n	8001af0 <xQueueReceive+0x3c>
 8001ae8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001aea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d101      	bne.n	8001af4 <xQueueReceive+0x40>
 8001af0:	2301      	movs	r3, #1
 8001af2:	e000      	b.n	8001af6 <xQueueReceive+0x42>
 8001af4:	2300      	movs	r3, #0
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d109      	bne.n	8001b0e <xQueueReceive+0x5a>
 8001afa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001afe:	f383 8811 	msr	BASEPRI, r3
 8001b02:	f3bf 8f6f 	isb	sy
 8001b06:	f3bf 8f4f 	dsb	sy
 8001b0a:	61fb      	str	r3, [r7, #28]
 8001b0c:	e7fe      	b.n	8001b0c <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001b0e:	f000 ffe9 	bl	8002ae4 <xTaskGetSchedulerState>
 8001b12:	4603      	mov	r3, r0
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d102      	bne.n	8001b1e <xQueueReceive+0x6a>
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d101      	bne.n	8001b22 <xQueueReceive+0x6e>
 8001b1e:	2301      	movs	r3, #1
 8001b20:	e000      	b.n	8001b24 <xQueueReceive+0x70>
 8001b22:	2300      	movs	r3, #0
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d109      	bne.n	8001b3c <xQueueReceive+0x88>
 8001b28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b2c:	f383 8811 	msr	BASEPRI, r3
 8001b30:	f3bf 8f6f 	isb	sy
 8001b34:	f3bf 8f4f 	dsb	sy
 8001b38:	61bb      	str	r3, [r7, #24]
 8001b3a:	e7fe      	b.n	8001b3a <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8001b3c:	f001 fcee 	bl	800351c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001b40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b44:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d01f      	beq.n	8001b8c <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001b4c:	68b9      	ldr	r1, [r7, #8]
 8001b4e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001b50:	f000 f8f6 	bl	8001d40 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8001b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b56:	1e5a      	subs	r2, r3, #1
 8001b58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b5a:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001b5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b5e:	691b      	ldr	r3, [r3, #16]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d00f      	beq.n	8001b84 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001b64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b66:	3310      	adds	r3, #16
 8001b68:	4618      	mov	r0, r3
 8001b6a:	f000 fdff 	bl	800276c <xTaskRemoveFromEventList>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d007      	beq.n	8001b84 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8001b74:	4b3c      	ldr	r3, [pc, #240]	; (8001c68 <xQueueReceive+0x1b4>)
 8001b76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001b7a:	601a      	str	r2, [r3, #0]
 8001b7c:	f3bf 8f4f 	dsb	sy
 8001b80:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8001b84:	f001 fcf8 	bl	8003578 <vPortExitCritical>
				return pdPASS;
 8001b88:	2301      	movs	r3, #1
 8001b8a:	e069      	b.n	8001c60 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d103      	bne.n	8001b9a <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8001b92:	f001 fcf1 	bl	8003578 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8001b96:	2300      	movs	r3, #0
 8001b98:	e062      	b.n	8001c60 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001b9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d106      	bne.n	8001bae <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001ba0:	f107 0310 	add.w	r3, r7, #16
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f000 fe43 	bl	8002830 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001baa:	2301      	movs	r3, #1
 8001bac:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001bae:	f001 fce3 	bl	8003578 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001bb2:	f000 fbbd 	bl	8002330 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001bb6:	f001 fcb1 	bl	800351c <vPortEnterCritical>
 8001bba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bbc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001bc0:	b25b      	sxtb	r3, r3
 8001bc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bc6:	d103      	bne.n	8001bd0 <xQueueReceive+0x11c>
 8001bc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bca:	2200      	movs	r2, #0
 8001bcc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001bd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bd2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001bd6:	b25b      	sxtb	r3, r3
 8001bd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bdc:	d103      	bne.n	8001be6 <xQueueReceive+0x132>
 8001bde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001be0:	2200      	movs	r2, #0
 8001be2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001be6:	f001 fcc7 	bl	8003578 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001bea:	1d3a      	adds	r2, r7, #4
 8001bec:	f107 0310 	add.w	r3, r7, #16
 8001bf0:	4611      	mov	r1, r2
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f000 fe32 	bl	800285c <xTaskCheckForTimeOut>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d123      	bne.n	8001c46 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001bfe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001c00:	f000 f916 	bl	8001e30 <prvIsQueueEmpty>
 8001c04:	4603      	mov	r3, r0
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d017      	beq.n	8001c3a <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8001c0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c0c:	3324      	adds	r3, #36	; 0x24
 8001c0e:	687a      	ldr	r2, [r7, #4]
 8001c10:	4611      	mov	r1, r2
 8001c12:	4618      	mov	r0, r3
 8001c14:	f000 fd5c 	bl	80026d0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8001c18:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001c1a:	f000 f8b7 	bl	8001d8c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8001c1e:	f000 fb95 	bl	800234c <xTaskResumeAll>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d189      	bne.n	8001b3c <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8001c28:	4b0f      	ldr	r3, [pc, #60]	; (8001c68 <xQueueReceive+0x1b4>)
 8001c2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001c2e:	601a      	str	r2, [r3, #0]
 8001c30:	f3bf 8f4f 	dsb	sy
 8001c34:	f3bf 8f6f 	isb	sy
 8001c38:	e780      	b.n	8001b3c <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8001c3a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001c3c:	f000 f8a6 	bl	8001d8c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001c40:	f000 fb84 	bl	800234c <xTaskResumeAll>
 8001c44:	e77a      	b.n	8001b3c <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8001c46:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001c48:	f000 f8a0 	bl	8001d8c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001c4c:	f000 fb7e 	bl	800234c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001c50:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001c52:	f000 f8ed 	bl	8001e30 <prvIsQueueEmpty>
 8001c56:	4603      	mov	r3, r0
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	f43f af6f 	beq.w	8001b3c <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8001c5e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8001c60:	4618      	mov	r0, r3
 8001c62:	3730      	adds	r7, #48	; 0x30
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}
 8001c68:	e000ed04 	.word	0xe000ed04

08001c6c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b086      	sub	sp, #24
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	60f8      	str	r0, [r7, #12]
 8001c74:	60b9      	str	r1, [r7, #8]
 8001c76:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c80:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d10d      	bne.n	8001ca6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d14d      	bne.n	8001d2e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	4618      	mov	r0, r3
 8001c98:	f000 ff42 	bl	8002b20 <xTaskPriorityDisinherit>
 8001c9c:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	605a      	str	r2, [r3, #4]
 8001ca4:	e043      	b.n	8001d2e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d119      	bne.n	8001ce0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	6898      	ldr	r0, [r3, #8]
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cb4:	461a      	mov	r2, r3
 8001cb6:	68b9      	ldr	r1, [r7, #8]
 8001cb8:	f001 ff48 	bl	8003b4c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	689a      	ldr	r2, [r3, #8]
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cc4:	441a      	add	r2, r3
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	689a      	ldr	r2, [r3, #8]
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	429a      	cmp	r2, r3
 8001cd4:	d32b      	bcc.n	8001d2e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	681a      	ldr	r2, [r3, #0]
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	609a      	str	r2, [r3, #8]
 8001cde:	e026      	b.n	8001d2e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	68d8      	ldr	r0, [r3, #12]
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ce8:	461a      	mov	r2, r3
 8001cea:	68b9      	ldr	r1, [r7, #8]
 8001cec:	f001 ff2e 	bl	8003b4c <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	68da      	ldr	r2, [r3, #12]
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cf8:	425b      	negs	r3, r3
 8001cfa:	441a      	add	r2, r3
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	68da      	ldr	r2, [r3, #12]
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	d207      	bcs.n	8001d1c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	685a      	ldr	r2, [r3, #4]
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d14:	425b      	negs	r3, r3
 8001d16:	441a      	add	r2, r3
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	2b02      	cmp	r3, #2
 8001d20:	d105      	bne.n	8001d2e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001d22:	693b      	ldr	r3, [r7, #16]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d002      	beq.n	8001d2e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8001d28:	693b      	ldr	r3, [r7, #16]
 8001d2a:	3b01      	subs	r3, #1
 8001d2c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8001d2e:	693b      	ldr	r3, [r7, #16]
 8001d30:	1c5a      	adds	r2, r3, #1
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8001d36:	697b      	ldr	r3, [r7, #20]
}
 8001d38:	4618      	mov	r0, r3
 8001d3a:	3718      	adds	r7, #24
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}

08001d40 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b082      	sub	sp, #8
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
 8001d48:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d018      	beq.n	8001d84 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	68da      	ldr	r2, [r3, #12]
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d5a:	441a      	add	r2, r3
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	68da      	ldr	r2, [r3, #12]
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	429a      	cmp	r2, r3
 8001d6a:	d303      	bcc.n	8001d74 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681a      	ldr	r2, [r3, #0]
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	68d9      	ldr	r1, [r3, #12]
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d7c:	461a      	mov	r2, r3
 8001d7e:	6838      	ldr	r0, [r7, #0]
 8001d80:	f001 fee4 	bl	8003b4c <memcpy>
	}
}
 8001d84:	bf00      	nop
 8001d86:	3708      	adds	r7, #8
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bd80      	pop	{r7, pc}

08001d8c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b084      	sub	sp, #16
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8001d94:	f001 fbc2 	bl	800351c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001d9e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8001da0:	e011      	b.n	8001dc6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d012      	beq.n	8001dd0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	3324      	adds	r3, #36	; 0x24
 8001dae:	4618      	mov	r0, r3
 8001db0:	f000 fcdc 	bl	800276c <xTaskRemoveFromEventList>
 8001db4:	4603      	mov	r3, r0
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d001      	beq.n	8001dbe <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8001dba:	f000 fdaf 	bl	800291c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8001dbe:	7bfb      	ldrb	r3, [r7, #15]
 8001dc0:	3b01      	subs	r3, #1
 8001dc2:	b2db      	uxtb	r3, r3
 8001dc4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8001dc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	dce9      	bgt.n	8001da2 <prvUnlockQueue+0x16>
 8001dce:	e000      	b.n	8001dd2 <prvUnlockQueue+0x46>
					break;
 8001dd0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	22ff      	movs	r2, #255	; 0xff
 8001dd6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8001dda:	f001 fbcd 	bl	8003578 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8001dde:	f001 fb9d 	bl	800351c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001de8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8001dea:	e011      	b.n	8001e10 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	691b      	ldr	r3, [r3, #16]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d012      	beq.n	8001e1a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	3310      	adds	r3, #16
 8001df8:	4618      	mov	r0, r3
 8001dfa:	f000 fcb7 	bl	800276c <xTaskRemoveFromEventList>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d001      	beq.n	8001e08 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8001e04:	f000 fd8a 	bl	800291c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8001e08:	7bbb      	ldrb	r3, [r7, #14]
 8001e0a:	3b01      	subs	r3, #1
 8001e0c:	b2db      	uxtb	r3, r3
 8001e0e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8001e10:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	dce9      	bgt.n	8001dec <prvUnlockQueue+0x60>
 8001e18:	e000      	b.n	8001e1c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8001e1a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	22ff      	movs	r2, #255	; 0xff
 8001e20:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8001e24:	f001 fba8 	bl	8003578 <vPortExitCritical>
}
 8001e28:	bf00      	nop
 8001e2a:	3710      	adds	r7, #16
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}

08001e30 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b084      	sub	sp, #16
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8001e38:	f001 fb70 	bl	800351c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d102      	bne.n	8001e4a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8001e44:	2301      	movs	r3, #1
 8001e46:	60fb      	str	r3, [r7, #12]
 8001e48:	e001      	b.n	8001e4e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8001e4e:	f001 fb93 	bl	8003578 <vPortExitCritical>

	return xReturn;
 8001e52:	68fb      	ldr	r3, [r7, #12]
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	3710      	adds	r7, #16
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}

08001e5c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b084      	sub	sp, #16
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8001e64:	f001 fb5a 	bl	800351c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e70:	429a      	cmp	r2, r3
 8001e72:	d102      	bne.n	8001e7a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8001e74:	2301      	movs	r3, #1
 8001e76:	60fb      	str	r3, [r7, #12]
 8001e78:	e001      	b.n	8001e7e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8001e7e:	f001 fb7b 	bl	8003578 <vPortExitCritical>

	return xReturn;
 8001e82:	68fb      	ldr	r3, [r7, #12]
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	3710      	adds	r7, #16
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}

08001e8c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b085      	sub	sp, #20
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
 8001e94:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001e96:	2300      	movs	r3, #0
 8001e98:	60fb      	str	r3, [r7, #12]
 8001e9a:	e014      	b.n	8001ec6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8001e9c:	4a0e      	ldr	r2, [pc, #56]	; (8001ed8 <vQueueAddToRegistry+0x4c>)
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d10b      	bne.n	8001ec0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8001ea8:	490b      	ldr	r1, [pc, #44]	; (8001ed8 <vQueueAddToRegistry+0x4c>)
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	683a      	ldr	r2, [r7, #0]
 8001eae:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8001eb2:	4a09      	ldr	r2, [pc, #36]	; (8001ed8 <vQueueAddToRegistry+0x4c>)
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	00db      	lsls	r3, r3, #3
 8001eb8:	4413      	add	r3, r2
 8001eba:	687a      	ldr	r2, [r7, #4]
 8001ebc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8001ebe:	e005      	b.n	8001ecc <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	3301      	adds	r3, #1
 8001ec4:	60fb      	str	r3, [r7, #12]
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	2b07      	cmp	r3, #7
 8001eca:	d9e7      	bls.n	8001e9c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8001ecc:	bf00      	nop
 8001ece:	3714      	adds	r7, #20
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed6:	4770      	bx	lr
 8001ed8:	20013528 	.word	0x20013528

08001edc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b086      	sub	sp, #24
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	60f8      	str	r0, [r7, #12]
 8001ee4:	60b9      	str	r1, [r7, #8]
 8001ee6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8001eec:	f001 fb16 	bl	800351c <vPortEnterCritical>
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001ef6:	b25b      	sxtb	r3, r3
 8001ef8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001efc:	d103      	bne.n	8001f06 <vQueueWaitForMessageRestricted+0x2a>
 8001efe:	697b      	ldr	r3, [r7, #20]
 8001f00:	2200      	movs	r2, #0
 8001f02:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001f06:	697b      	ldr	r3, [r7, #20]
 8001f08:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001f0c:	b25b      	sxtb	r3, r3
 8001f0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f12:	d103      	bne.n	8001f1c <vQueueWaitForMessageRestricted+0x40>
 8001f14:	697b      	ldr	r3, [r7, #20]
 8001f16:	2200      	movs	r2, #0
 8001f18:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001f1c:	f001 fb2c 	bl	8003578 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8001f20:	697b      	ldr	r3, [r7, #20]
 8001f22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d106      	bne.n	8001f36 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8001f28:	697b      	ldr	r3, [r7, #20]
 8001f2a:	3324      	adds	r3, #36	; 0x24
 8001f2c:	687a      	ldr	r2, [r7, #4]
 8001f2e:	68b9      	ldr	r1, [r7, #8]
 8001f30:	4618      	mov	r0, r3
 8001f32:	f000 fbf1 	bl	8002718 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8001f36:	6978      	ldr	r0, [r7, #20]
 8001f38:	f7ff ff28 	bl	8001d8c <prvUnlockQueue>
	}
 8001f3c:	bf00      	nop
 8001f3e:	3718      	adds	r7, #24
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}

08001f44 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b08e      	sub	sp, #56	; 0x38
 8001f48:	af04      	add	r7, sp, #16
 8001f4a:	60f8      	str	r0, [r7, #12]
 8001f4c:	60b9      	str	r1, [r7, #8]
 8001f4e:	607a      	str	r2, [r7, #4]
 8001f50:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8001f52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d109      	bne.n	8001f6c <xTaskCreateStatic+0x28>
 8001f58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f5c:	f383 8811 	msr	BASEPRI, r3
 8001f60:	f3bf 8f6f 	isb	sy
 8001f64:	f3bf 8f4f 	dsb	sy
 8001f68:	623b      	str	r3, [r7, #32]
 8001f6a:	e7fe      	b.n	8001f6a <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8001f6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d109      	bne.n	8001f86 <xTaskCreateStatic+0x42>
 8001f72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f76:	f383 8811 	msr	BASEPRI, r3
 8001f7a:	f3bf 8f6f 	isb	sy
 8001f7e:	f3bf 8f4f 	dsb	sy
 8001f82:	61fb      	str	r3, [r7, #28]
 8001f84:	e7fe      	b.n	8001f84 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8001f86:	2358      	movs	r3, #88	; 0x58
 8001f88:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8001f8a:	693b      	ldr	r3, [r7, #16]
 8001f8c:	2b58      	cmp	r3, #88	; 0x58
 8001f8e:	d009      	beq.n	8001fa4 <xTaskCreateStatic+0x60>
 8001f90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f94:	f383 8811 	msr	BASEPRI, r3
 8001f98:	f3bf 8f6f 	isb	sy
 8001f9c:	f3bf 8f4f 	dsb	sy
 8001fa0:	61bb      	str	r3, [r7, #24]
 8001fa2:	e7fe      	b.n	8001fa2 <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8001fa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d01e      	beq.n	8001fe8 <xTaskCreateStatic+0xa4>
 8001faa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d01b      	beq.n	8001fe8 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8001fb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001fb2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8001fb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fb6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001fb8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8001fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fbc:	2202      	movs	r2, #2
 8001fbe:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	9303      	str	r3, [sp, #12]
 8001fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fc8:	9302      	str	r3, [sp, #8]
 8001fca:	f107 0314 	add.w	r3, r7, #20
 8001fce:	9301      	str	r3, [sp, #4]
 8001fd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fd2:	9300      	str	r3, [sp, #0]
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	687a      	ldr	r2, [r7, #4]
 8001fd8:	68b9      	ldr	r1, [r7, #8]
 8001fda:	68f8      	ldr	r0, [r7, #12]
 8001fdc:	f000 f850 	bl	8002080 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8001fe0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001fe2:	f000 f8d3 	bl	800218c <prvAddNewTaskToReadyList>
 8001fe6:	e001      	b.n	8001fec <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8001fec:	697b      	ldr	r3, [r7, #20]
	}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	3728      	adds	r7, #40	; 0x28
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}

08001ff6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8001ff6:	b580      	push	{r7, lr}
 8001ff8:	b08c      	sub	sp, #48	; 0x30
 8001ffa:	af04      	add	r7, sp, #16
 8001ffc:	60f8      	str	r0, [r7, #12]
 8001ffe:	60b9      	str	r1, [r7, #8]
 8002000:	603b      	str	r3, [r7, #0]
 8002002:	4613      	mov	r3, r2
 8002004:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002006:	88fb      	ldrh	r3, [r7, #6]
 8002008:	009b      	lsls	r3, r3, #2
 800200a:	4618      	mov	r0, r3
 800200c:	f001 fba0 	bl	8003750 <pvPortMalloc>
 8002010:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002012:	697b      	ldr	r3, [r7, #20]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d00e      	beq.n	8002036 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8002018:	2058      	movs	r0, #88	; 0x58
 800201a:	f001 fb99 	bl	8003750 <pvPortMalloc>
 800201e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002020:	69fb      	ldr	r3, [r7, #28]
 8002022:	2b00      	cmp	r3, #0
 8002024:	d003      	beq.n	800202e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002026:	69fb      	ldr	r3, [r7, #28]
 8002028:	697a      	ldr	r2, [r7, #20]
 800202a:	631a      	str	r2, [r3, #48]	; 0x30
 800202c:	e005      	b.n	800203a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800202e:	6978      	ldr	r0, [r7, #20]
 8002030:	f001 fc54 	bl	80038dc <vPortFree>
 8002034:	e001      	b.n	800203a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002036:	2300      	movs	r3, #0
 8002038:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800203a:	69fb      	ldr	r3, [r7, #28]
 800203c:	2b00      	cmp	r3, #0
 800203e:	d017      	beq.n	8002070 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002040:	69fb      	ldr	r3, [r7, #28]
 8002042:	2200      	movs	r2, #0
 8002044:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002048:	88fa      	ldrh	r2, [r7, #6]
 800204a:	2300      	movs	r3, #0
 800204c:	9303      	str	r3, [sp, #12]
 800204e:	69fb      	ldr	r3, [r7, #28]
 8002050:	9302      	str	r3, [sp, #8]
 8002052:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002054:	9301      	str	r3, [sp, #4]
 8002056:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002058:	9300      	str	r3, [sp, #0]
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	68b9      	ldr	r1, [r7, #8]
 800205e:	68f8      	ldr	r0, [r7, #12]
 8002060:	f000 f80e 	bl	8002080 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002064:	69f8      	ldr	r0, [r7, #28]
 8002066:	f000 f891 	bl	800218c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800206a:	2301      	movs	r3, #1
 800206c:	61bb      	str	r3, [r7, #24]
 800206e:	e002      	b.n	8002076 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002070:	f04f 33ff 	mov.w	r3, #4294967295
 8002074:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002076:	69bb      	ldr	r3, [r7, #24]
	}
 8002078:	4618      	mov	r0, r3
 800207a:	3720      	adds	r7, #32
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}

08002080 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b088      	sub	sp, #32
 8002084:	af00      	add	r7, sp, #0
 8002086:	60f8      	str	r0, [r7, #12]
 8002088:	60b9      	str	r1, [r7, #8]
 800208a:	607a      	str	r2, [r7, #4]
 800208c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800208e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002090:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	009b      	lsls	r3, r3, #2
 8002096:	461a      	mov	r2, r3
 8002098:	21a5      	movs	r1, #165	; 0xa5
 800209a:	f001 fd62 	bl	8003b62 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800209e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80020a8:	3b01      	subs	r3, #1
 80020aa:	009b      	lsls	r3, r3, #2
 80020ac:	4413      	add	r3, r2
 80020ae:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80020b0:	69bb      	ldr	r3, [r7, #24]
 80020b2:	f023 0307 	bic.w	r3, r3, #7
 80020b6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80020b8:	69bb      	ldr	r3, [r7, #24]
 80020ba:	f003 0307 	and.w	r3, r3, #7
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d009      	beq.n	80020d6 <prvInitialiseNewTask+0x56>
 80020c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020c6:	f383 8811 	msr	BASEPRI, r3
 80020ca:	f3bf 8f6f 	isb	sy
 80020ce:	f3bf 8f4f 	dsb	sy
 80020d2:	617b      	str	r3, [r7, #20]
 80020d4:	e7fe      	b.n	80020d4 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80020d6:	2300      	movs	r3, #0
 80020d8:	61fb      	str	r3, [r7, #28]
 80020da:	e012      	b.n	8002102 <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80020dc:	68ba      	ldr	r2, [r7, #8]
 80020de:	69fb      	ldr	r3, [r7, #28]
 80020e0:	4413      	add	r3, r2
 80020e2:	7819      	ldrb	r1, [r3, #0]
 80020e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80020e6:	69fb      	ldr	r3, [r7, #28]
 80020e8:	4413      	add	r3, r2
 80020ea:	3334      	adds	r3, #52	; 0x34
 80020ec:	460a      	mov	r2, r1
 80020ee:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80020f0:	68ba      	ldr	r2, [r7, #8]
 80020f2:	69fb      	ldr	r3, [r7, #28]
 80020f4:	4413      	add	r3, r2
 80020f6:	781b      	ldrb	r3, [r3, #0]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d006      	beq.n	800210a <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80020fc:	69fb      	ldr	r3, [r7, #28]
 80020fe:	3301      	adds	r3, #1
 8002100:	61fb      	str	r3, [r7, #28]
 8002102:	69fb      	ldr	r3, [r7, #28]
 8002104:	2b09      	cmp	r3, #9
 8002106:	d9e9      	bls.n	80020dc <prvInitialiseNewTask+0x5c>
 8002108:	e000      	b.n	800210c <prvInitialiseNewTask+0x8c>
		{
			break;
 800210a:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800210c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800210e:	2200      	movs	r2, #0
 8002110:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002114:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002116:	2b04      	cmp	r3, #4
 8002118:	d901      	bls.n	800211e <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800211a:	2304      	movs	r3, #4
 800211c:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800211e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002120:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002122:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8002124:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002126:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002128:	649a      	str	r2, [r3, #72]	; 0x48
		pxNewTCB->uxMutexesHeld = 0;
 800212a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800212c:	2200      	movs	r2, #0
 800212e:	64da      	str	r2, [r3, #76]	; 0x4c
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002130:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002132:	3304      	adds	r3, #4
 8002134:	4618      	mov	r0, r3
 8002136:	f7ff f99d 	bl	8001474 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800213a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800213c:	3318      	adds	r3, #24
 800213e:	4618      	mov	r0, r3
 8002140:	f7ff f998 	bl	8001474 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002144:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002146:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002148:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800214a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800214c:	f1c3 0205 	rsb	r2, r3, #5
 8002150:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002152:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002154:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002156:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002158:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800215a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800215c:	2200      	movs	r2, #0
 800215e:	651a      	str	r2, [r3, #80]	; 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002160:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002162:	2200      	movs	r2, #0
 8002164:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002168:	683a      	ldr	r2, [r7, #0]
 800216a:	68f9      	ldr	r1, [r7, #12]
 800216c:	69b8      	ldr	r0, [r7, #24]
 800216e:	f001 f8b1 	bl	80032d4 <pxPortInitialiseStack>
 8002172:	4602      	mov	r2, r0
 8002174:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002176:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8002178:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800217a:	2b00      	cmp	r3, #0
 800217c:	d002      	beq.n	8002184 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800217e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002180:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002182:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002184:	bf00      	nop
 8002186:	3720      	adds	r7, #32
 8002188:	46bd      	mov	sp, r7
 800218a:	bd80      	pop	{r7, pc}

0800218c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b082      	sub	sp, #8
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002194:	f001 f9c2 	bl	800351c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002198:	4b2c      	ldr	r3, [pc, #176]	; (800224c <prvAddNewTaskToReadyList+0xc0>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	3301      	adds	r3, #1
 800219e:	4a2b      	ldr	r2, [pc, #172]	; (800224c <prvAddNewTaskToReadyList+0xc0>)
 80021a0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80021a2:	4b2b      	ldr	r3, [pc, #172]	; (8002250 <prvAddNewTaskToReadyList+0xc4>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d109      	bne.n	80021be <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80021aa:	4a29      	ldr	r2, [pc, #164]	; (8002250 <prvAddNewTaskToReadyList+0xc4>)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80021b0:	4b26      	ldr	r3, [pc, #152]	; (800224c <prvAddNewTaskToReadyList+0xc0>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	2b01      	cmp	r3, #1
 80021b6:	d110      	bne.n	80021da <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80021b8:	f000 fbd4 	bl	8002964 <prvInitialiseTaskLists>
 80021bc:	e00d      	b.n	80021da <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80021be:	4b25      	ldr	r3, [pc, #148]	; (8002254 <prvAddNewTaskToReadyList+0xc8>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d109      	bne.n	80021da <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80021c6:	4b22      	ldr	r3, [pc, #136]	; (8002250 <prvAddNewTaskToReadyList+0xc4>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021d0:	429a      	cmp	r2, r3
 80021d2:	d802      	bhi.n	80021da <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80021d4:	4a1e      	ldr	r2, [pc, #120]	; (8002250 <prvAddNewTaskToReadyList+0xc4>)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80021da:	4b1f      	ldr	r3, [pc, #124]	; (8002258 <prvAddNewTaskToReadyList+0xcc>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	3301      	adds	r3, #1
 80021e0:	4a1d      	ldr	r2, [pc, #116]	; (8002258 <prvAddNewTaskToReadyList+0xcc>)
 80021e2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80021e4:	4b1c      	ldr	r3, [pc, #112]	; (8002258 <prvAddNewTaskToReadyList+0xcc>)
 80021e6:	681a      	ldr	r2, [r3, #0]
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	641a      	str	r2, [r3, #64]	; 0x40
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021f0:	2201      	movs	r2, #1
 80021f2:	409a      	lsls	r2, r3
 80021f4:	4b19      	ldr	r3, [pc, #100]	; (800225c <prvAddNewTaskToReadyList+0xd0>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4313      	orrs	r3, r2
 80021fa:	4a18      	ldr	r2, [pc, #96]	; (800225c <prvAddNewTaskToReadyList+0xd0>)
 80021fc:	6013      	str	r3, [r2, #0]
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002202:	4613      	mov	r3, r2
 8002204:	009b      	lsls	r3, r3, #2
 8002206:	4413      	add	r3, r2
 8002208:	009b      	lsls	r3, r3, #2
 800220a:	4a15      	ldr	r2, [pc, #84]	; (8002260 <prvAddNewTaskToReadyList+0xd4>)
 800220c:	441a      	add	r2, r3
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	3304      	adds	r3, #4
 8002212:	4619      	mov	r1, r3
 8002214:	4610      	mov	r0, r2
 8002216:	f7ff f93a 	bl	800148e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800221a:	f001 f9ad 	bl	8003578 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800221e:	4b0d      	ldr	r3, [pc, #52]	; (8002254 <prvAddNewTaskToReadyList+0xc8>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d00e      	beq.n	8002244 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002226:	4b0a      	ldr	r3, [pc, #40]	; (8002250 <prvAddNewTaskToReadyList+0xc4>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002230:	429a      	cmp	r2, r3
 8002232:	d207      	bcs.n	8002244 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8002234:	4b0b      	ldr	r3, [pc, #44]	; (8002264 <prvAddNewTaskToReadyList+0xd8>)
 8002236:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800223a:	601a      	str	r2, [r3, #0]
 800223c:	f3bf 8f4f 	dsb	sy
 8002240:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002244:	bf00      	nop
 8002246:	3708      	adds	r7, #8
 8002248:	46bd      	mov	sp, r7
 800224a:	bd80      	pop	{r7, pc}
 800224c:	200007d4 	.word	0x200007d4
 8002250:	200006fc 	.word	0x200006fc
 8002254:	200007e0 	.word	0x200007e0
 8002258:	200007f0 	.word	0x200007f0
 800225c:	200007dc 	.word	0x200007dc
 8002260:	20000700 	.word	0x20000700
 8002264:	e000ed04 	.word	0xe000ed04

08002268 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b08a      	sub	sp, #40	; 0x28
 800226c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800226e:	2300      	movs	r3, #0
 8002270:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8002272:	2300      	movs	r3, #0
 8002274:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8002276:	463a      	mov	r2, r7
 8002278:	1d39      	adds	r1, r7, #4
 800227a:	f107 0308 	add.w	r3, r7, #8
 800227e:	4618      	mov	r0, r3
 8002280:	f7ff f8a4 	bl	80013cc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8002284:	6839      	ldr	r1, [r7, #0]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	68ba      	ldr	r2, [r7, #8]
 800228a:	9202      	str	r2, [sp, #8]
 800228c:	9301      	str	r3, [sp, #4]
 800228e:	2300      	movs	r3, #0
 8002290:	9300      	str	r3, [sp, #0]
 8002292:	2300      	movs	r3, #0
 8002294:	460a      	mov	r2, r1
 8002296:	4920      	ldr	r1, [pc, #128]	; (8002318 <vTaskStartScheduler+0xb0>)
 8002298:	4820      	ldr	r0, [pc, #128]	; (800231c <vTaskStartScheduler+0xb4>)
 800229a:	f7ff fe53 	bl	8001f44 <xTaskCreateStatic>
 800229e:	4602      	mov	r2, r0
 80022a0:	4b1f      	ldr	r3, [pc, #124]	; (8002320 <vTaskStartScheduler+0xb8>)
 80022a2:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80022a4:	4b1e      	ldr	r3, [pc, #120]	; (8002320 <vTaskStartScheduler+0xb8>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d002      	beq.n	80022b2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80022ac:	2301      	movs	r3, #1
 80022ae:	617b      	str	r3, [r7, #20]
 80022b0:	e001      	b.n	80022b6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80022b2:	2300      	movs	r3, #0
 80022b4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80022b6:	697b      	ldr	r3, [r7, #20]
 80022b8:	2b01      	cmp	r3, #1
 80022ba:	d102      	bne.n	80022c2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80022bc:	f000 fd1a 	bl	8002cf4 <xTimerCreateTimerTask>
 80022c0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80022c2:	697b      	ldr	r3, [r7, #20]
 80022c4:	2b01      	cmp	r3, #1
 80022c6:	d115      	bne.n	80022f4 <vTaskStartScheduler+0x8c>
 80022c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022cc:	f383 8811 	msr	BASEPRI, r3
 80022d0:	f3bf 8f6f 	isb	sy
 80022d4:	f3bf 8f4f 	dsb	sy
 80022d8:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80022da:	4b12      	ldr	r3, [pc, #72]	; (8002324 <vTaskStartScheduler+0xbc>)
 80022dc:	f04f 32ff 	mov.w	r2, #4294967295
 80022e0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80022e2:	4b11      	ldr	r3, [pc, #68]	; (8002328 <vTaskStartScheduler+0xc0>)
 80022e4:	2201      	movs	r2, #1
 80022e6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80022e8:	4b10      	ldr	r3, [pc, #64]	; (800232c <vTaskStartScheduler+0xc4>)
 80022ea:	2200      	movs	r2, #0
 80022ec:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80022ee:	f001 f877 	bl	80033e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80022f2:	e00d      	b.n	8002310 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80022f4:	697b      	ldr	r3, [r7, #20]
 80022f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022fa:	d109      	bne.n	8002310 <vTaskStartScheduler+0xa8>
 80022fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002300:	f383 8811 	msr	BASEPRI, r3
 8002304:	f3bf 8f6f 	isb	sy
 8002308:	f3bf 8f4f 	dsb	sy
 800230c:	60fb      	str	r3, [r7, #12]
 800230e:	e7fe      	b.n	800230e <vTaskStartScheduler+0xa6>
}
 8002310:	bf00      	nop
 8002312:	3718      	adds	r7, #24
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}
 8002318:	08003b9c 	.word	0x08003b9c
 800231c:	08002935 	.word	0x08002935
 8002320:	200007f8 	.word	0x200007f8
 8002324:	200007f4 	.word	0x200007f4
 8002328:	200007e0 	.word	0x200007e0
 800232c:	200007d8 	.word	0x200007d8

08002330 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002330:	b480      	push	{r7}
 8002332:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8002334:	4b04      	ldr	r3, [pc, #16]	; (8002348 <vTaskSuspendAll+0x18>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	3301      	adds	r3, #1
 800233a:	4a03      	ldr	r2, [pc, #12]	; (8002348 <vTaskSuspendAll+0x18>)
 800233c:	6013      	str	r3, [r2, #0]
}
 800233e:	bf00      	nop
 8002340:	46bd      	mov	sp, r7
 8002342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002346:	4770      	bx	lr
 8002348:	200007fc 	.word	0x200007fc

0800234c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b084      	sub	sp, #16
 8002350:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8002352:	2300      	movs	r3, #0
 8002354:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8002356:	2300      	movs	r3, #0
 8002358:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800235a:	4b41      	ldr	r3, [pc, #260]	; (8002460 <xTaskResumeAll+0x114>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d109      	bne.n	8002376 <xTaskResumeAll+0x2a>
 8002362:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002366:	f383 8811 	msr	BASEPRI, r3
 800236a:	f3bf 8f6f 	isb	sy
 800236e:	f3bf 8f4f 	dsb	sy
 8002372:	603b      	str	r3, [r7, #0]
 8002374:	e7fe      	b.n	8002374 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002376:	f001 f8d1 	bl	800351c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800237a:	4b39      	ldr	r3, [pc, #228]	; (8002460 <xTaskResumeAll+0x114>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	3b01      	subs	r3, #1
 8002380:	4a37      	ldr	r2, [pc, #220]	; (8002460 <xTaskResumeAll+0x114>)
 8002382:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002384:	4b36      	ldr	r3, [pc, #216]	; (8002460 <xTaskResumeAll+0x114>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d161      	bne.n	8002450 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800238c:	4b35      	ldr	r3, [pc, #212]	; (8002464 <xTaskResumeAll+0x118>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	2b00      	cmp	r3, #0
 8002392:	d05d      	beq.n	8002450 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002394:	e02e      	b.n	80023f4 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8002396:	4b34      	ldr	r3, [pc, #208]	; (8002468 <xTaskResumeAll+0x11c>)
 8002398:	68db      	ldr	r3, [r3, #12]
 800239a:	68db      	ldr	r3, [r3, #12]
 800239c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	3318      	adds	r3, #24
 80023a2:	4618      	mov	r0, r3
 80023a4:	f7ff f8d0 	bl	8001548 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	3304      	adds	r3, #4
 80023ac:	4618      	mov	r0, r3
 80023ae:	f7ff f8cb 	bl	8001548 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023b6:	2201      	movs	r2, #1
 80023b8:	409a      	lsls	r2, r3
 80023ba:	4b2c      	ldr	r3, [pc, #176]	; (800246c <xTaskResumeAll+0x120>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4313      	orrs	r3, r2
 80023c0:	4a2a      	ldr	r2, [pc, #168]	; (800246c <xTaskResumeAll+0x120>)
 80023c2:	6013      	str	r3, [r2, #0]
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023c8:	4613      	mov	r3, r2
 80023ca:	009b      	lsls	r3, r3, #2
 80023cc:	4413      	add	r3, r2
 80023ce:	009b      	lsls	r3, r3, #2
 80023d0:	4a27      	ldr	r2, [pc, #156]	; (8002470 <xTaskResumeAll+0x124>)
 80023d2:	441a      	add	r2, r3
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	3304      	adds	r3, #4
 80023d8:	4619      	mov	r1, r3
 80023da:	4610      	mov	r0, r2
 80023dc:	f7ff f857 	bl	800148e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023e4:	4b23      	ldr	r3, [pc, #140]	; (8002474 <xTaskResumeAll+0x128>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023ea:	429a      	cmp	r2, r3
 80023ec:	d302      	bcc.n	80023f4 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 80023ee:	4b22      	ldr	r3, [pc, #136]	; (8002478 <xTaskResumeAll+0x12c>)
 80023f0:	2201      	movs	r2, #1
 80023f2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80023f4:	4b1c      	ldr	r3, [pc, #112]	; (8002468 <xTaskResumeAll+0x11c>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d1cc      	bne.n	8002396 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d001      	beq.n	8002406 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8002402:	f000 fb49 	bl	8002a98 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8002406:	4b1d      	ldr	r3, [pc, #116]	; (800247c <xTaskResumeAll+0x130>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2b00      	cmp	r3, #0
 8002410:	d010      	beq.n	8002434 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8002412:	f000 f847 	bl	80024a4 <xTaskIncrementTick>
 8002416:	4603      	mov	r3, r0
 8002418:	2b00      	cmp	r3, #0
 800241a:	d002      	beq.n	8002422 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 800241c:	4b16      	ldr	r3, [pc, #88]	; (8002478 <xTaskResumeAll+0x12c>)
 800241e:	2201      	movs	r2, #1
 8002420:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	3b01      	subs	r3, #1
 8002426:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d1f1      	bne.n	8002412 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 800242e:	4b13      	ldr	r3, [pc, #76]	; (800247c <xTaskResumeAll+0x130>)
 8002430:	2200      	movs	r2, #0
 8002432:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8002434:	4b10      	ldr	r3, [pc, #64]	; (8002478 <xTaskResumeAll+0x12c>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d009      	beq.n	8002450 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800243c:	2301      	movs	r3, #1
 800243e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002440:	4b0f      	ldr	r3, [pc, #60]	; (8002480 <xTaskResumeAll+0x134>)
 8002442:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002446:	601a      	str	r2, [r3, #0]
 8002448:	f3bf 8f4f 	dsb	sy
 800244c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002450:	f001 f892 	bl	8003578 <vPortExitCritical>

	return xAlreadyYielded;
 8002454:	68bb      	ldr	r3, [r7, #8]
}
 8002456:	4618      	mov	r0, r3
 8002458:	3710      	adds	r7, #16
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	200007fc 	.word	0x200007fc
 8002464:	200007d4 	.word	0x200007d4
 8002468:	20000794 	.word	0x20000794
 800246c:	200007dc 	.word	0x200007dc
 8002470:	20000700 	.word	0x20000700
 8002474:	200006fc 	.word	0x200006fc
 8002478:	200007e8 	.word	0x200007e8
 800247c:	200007e4 	.word	0x200007e4
 8002480:	e000ed04 	.word	0xe000ed04

08002484 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002484:	b480      	push	{r7}
 8002486:	b083      	sub	sp, #12
 8002488:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800248a:	4b05      	ldr	r3, [pc, #20]	; (80024a0 <xTaskGetTickCount+0x1c>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8002490:	687b      	ldr	r3, [r7, #4]
}
 8002492:	4618      	mov	r0, r3
 8002494:	370c      	adds	r7, #12
 8002496:	46bd      	mov	sp, r7
 8002498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249c:	4770      	bx	lr
 800249e:	bf00      	nop
 80024a0:	200007d8 	.word	0x200007d8

080024a4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b086      	sub	sp, #24
 80024a8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80024aa:	2300      	movs	r3, #0
 80024ac:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80024ae:	4b50      	ldr	r3, [pc, #320]	; (80025f0 <xTaskIncrementTick+0x14c>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	f040 808c 	bne.w	80025d0 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80024b8:	4b4e      	ldr	r3, [pc, #312]	; (80025f4 <xTaskIncrementTick+0x150>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	3301      	adds	r3, #1
 80024be:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80024c0:	4a4c      	ldr	r2, [pc, #304]	; (80025f4 <xTaskIncrementTick+0x150>)
 80024c2:	693b      	ldr	r3, [r7, #16]
 80024c4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80024c6:	693b      	ldr	r3, [r7, #16]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d11f      	bne.n	800250c <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 80024cc:	4b4a      	ldr	r3, [pc, #296]	; (80025f8 <xTaskIncrementTick+0x154>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d009      	beq.n	80024ea <xTaskIncrementTick+0x46>
 80024d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024da:	f383 8811 	msr	BASEPRI, r3
 80024de:	f3bf 8f6f 	isb	sy
 80024e2:	f3bf 8f4f 	dsb	sy
 80024e6:	603b      	str	r3, [r7, #0]
 80024e8:	e7fe      	b.n	80024e8 <xTaskIncrementTick+0x44>
 80024ea:	4b43      	ldr	r3, [pc, #268]	; (80025f8 <xTaskIncrementTick+0x154>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	60fb      	str	r3, [r7, #12]
 80024f0:	4b42      	ldr	r3, [pc, #264]	; (80025fc <xTaskIncrementTick+0x158>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a40      	ldr	r2, [pc, #256]	; (80025f8 <xTaskIncrementTick+0x154>)
 80024f6:	6013      	str	r3, [r2, #0]
 80024f8:	4a40      	ldr	r2, [pc, #256]	; (80025fc <xTaskIncrementTick+0x158>)
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	6013      	str	r3, [r2, #0]
 80024fe:	4b40      	ldr	r3, [pc, #256]	; (8002600 <xTaskIncrementTick+0x15c>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	3301      	adds	r3, #1
 8002504:	4a3e      	ldr	r2, [pc, #248]	; (8002600 <xTaskIncrementTick+0x15c>)
 8002506:	6013      	str	r3, [r2, #0]
 8002508:	f000 fac6 	bl	8002a98 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800250c:	4b3d      	ldr	r3, [pc, #244]	; (8002604 <xTaskIncrementTick+0x160>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	693a      	ldr	r2, [r7, #16]
 8002512:	429a      	cmp	r2, r3
 8002514:	d34d      	bcc.n	80025b2 <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002516:	4b38      	ldr	r3, [pc, #224]	; (80025f8 <xTaskIncrementTick+0x154>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d101      	bne.n	8002524 <xTaskIncrementTick+0x80>
 8002520:	2301      	movs	r3, #1
 8002522:	e000      	b.n	8002526 <xTaskIncrementTick+0x82>
 8002524:	2300      	movs	r3, #0
 8002526:	2b00      	cmp	r3, #0
 8002528:	d004      	beq.n	8002534 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800252a:	4b36      	ldr	r3, [pc, #216]	; (8002604 <xTaskIncrementTick+0x160>)
 800252c:	f04f 32ff 	mov.w	r2, #4294967295
 8002530:	601a      	str	r2, [r3, #0]
					break;
 8002532:	e03e      	b.n	80025b2 <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002534:	4b30      	ldr	r3, [pc, #192]	; (80025f8 <xTaskIncrementTick+0x154>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	68db      	ldr	r3, [r3, #12]
 800253a:	68db      	ldr	r3, [r3, #12]
 800253c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800253e:	68bb      	ldr	r3, [r7, #8]
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002544:	693a      	ldr	r2, [r7, #16]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	429a      	cmp	r2, r3
 800254a:	d203      	bcs.n	8002554 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800254c:	4a2d      	ldr	r2, [pc, #180]	; (8002604 <xTaskIncrementTick+0x160>)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6013      	str	r3, [r2, #0]
						break;
 8002552:	e02e      	b.n	80025b2 <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002554:	68bb      	ldr	r3, [r7, #8]
 8002556:	3304      	adds	r3, #4
 8002558:	4618      	mov	r0, r3
 800255a:	f7fe fff5 	bl	8001548 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800255e:	68bb      	ldr	r3, [r7, #8]
 8002560:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002562:	2b00      	cmp	r3, #0
 8002564:	d004      	beq.n	8002570 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002566:	68bb      	ldr	r3, [r7, #8]
 8002568:	3318      	adds	r3, #24
 800256a:	4618      	mov	r0, r3
 800256c:	f7fe ffec 	bl	8001548 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002574:	2201      	movs	r2, #1
 8002576:	409a      	lsls	r2, r3
 8002578:	4b23      	ldr	r3, [pc, #140]	; (8002608 <xTaskIncrementTick+0x164>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	4313      	orrs	r3, r2
 800257e:	4a22      	ldr	r2, [pc, #136]	; (8002608 <xTaskIncrementTick+0x164>)
 8002580:	6013      	str	r3, [r2, #0]
 8002582:	68bb      	ldr	r3, [r7, #8]
 8002584:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002586:	4613      	mov	r3, r2
 8002588:	009b      	lsls	r3, r3, #2
 800258a:	4413      	add	r3, r2
 800258c:	009b      	lsls	r3, r3, #2
 800258e:	4a1f      	ldr	r2, [pc, #124]	; (800260c <xTaskIncrementTick+0x168>)
 8002590:	441a      	add	r2, r3
 8002592:	68bb      	ldr	r3, [r7, #8]
 8002594:	3304      	adds	r3, #4
 8002596:	4619      	mov	r1, r3
 8002598:	4610      	mov	r0, r2
 800259a:	f7fe ff78 	bl	800148e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800259e:	68bb      	ldr	r3, [r7, #8]
 80025a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025a2:	4b1b      	ldr	r3, [pc, #108]	; (8002610 <xTaskIncrementTick+0x16c>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025a8:	429a      	cmp	r2, r3
 80025aa:	d3b4      	bcc.n	8002516 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 80025ac:	2301      	movs	r3, #1
 80025ae:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80025b0:	e7b1      	b.n	8002516 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80025b2:	4b17      	ldr	r3, [pc, #92]	; (8002610 <xTaskIncrementTick+0x16c>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025b8:	4914      	ldr	r1, [pc, #80]	; (800260c <xTaskIncrementTick+0x168>)
 80025ba:	4613      	mov	r3, r2
 80025bc:	009b      	lsls	r3, r3, #2
 80025be:	4413      	add	r3, r2
 80025c0:	009b      	lsls	r3, r3, #2
 80025c2:	440b      	add	r3, r1
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	2b01      	cmp	r3, #1
 80025c8:	d907      	bls.n	80025da <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 80025ca:	2301      	movs	r3, #1
 80025cc:	617b      	str	r3, [r7, #20]
 80025ce:	e004      	b.n	80025da <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80025d0:	4b10      	ldr	r3, [pc, #64]	; (8002614 <xTaskIncrementTick+0x170>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	3301      	adds	r3, #1
 80025d6:	4a0f      	ldr	r2, [pc, #60]	; (8002614 <xTaskIncrementTick+0x170>)
 80025d8:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80025da:	4b0f      	ldr	r3, [pc, #60]	; (8002618 <xTaskIncrementTick+0x174>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d001      	beq.n	80025e6 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 80025e2:	2301      	movs	r3, #1
 80025e4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80025e6:	697b      	ldr	r3, [r7, #20]
}
 80025e8:	4618      	mov	r0, r3
 80025ea:	3718      	adds	r7, #24
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bd80      	pop	{r7, pc}
 80025f0:	200007fc 	.word	0x200007fc
 80025f4:	200007d8 	.word	0x200007d8
 80025f8:	2000078c 	.word	0x2000078c
 80025fc:	20000790 	.word	0x20000790
 8002600:	200007ec 	.word	0x200007ec
 8002604:	200007f4 	.word	0x200007f4
 8002608:	200007dc 	.word	0x200007dc
 800260c:	20000700 	.word	0x20000700
 8002610:	200006fc 	.word	0x200006fc
 8002614:	200007e4 	.word	0x200007e4
 8002618:	200007e8 	.word	0x200007e8

0800261c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800261c:	b480      	push	{r7}
 800261e:	b087      	sub	sp, #28
 8002620:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002622:	4b26      	ldr	r3, [pc, #152]	; (80026bc <vTaskSwitchContext+0xa0>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d003      	beq.n	8002632 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800262a:	4b25      	ldr	r3, [pc, #148]	; (80026c0 <vTaskSwitchContext+0xa4>)
 800262c:	2201      	movs	r2, #1
 800262e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002630:	e03e      	b.n	80026b0 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8002632:	4b23      	ldr	r3, [pc, #140]	; (80026c0 <vTaskSwitchContext+0xa4>)
 8002634:	2200      	movs	r2, #0
 8002636:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8002638:	4b22      	ldr	r3, [pc, #136]	; (80026c4 <vTaskSwitchContext+0xa8>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	fab3 f383 	clz	r3, r3
 8002644:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8002646:	7afb      	ldrb	r3, [r7, #11]
 8002648:	f1c3 031f 	rsb	r3, r3, #31
 800264c:	617b      	str	r3, [r7, #20]
 800264e:	491e      	ldr	r1, [pc, #120]	; (80026c8 <vTaskSwitchContext+0xac>)
 8002650:	697a      	ldr	r2, [r7, #20]
 8002652:	4613      	mov	r3, r2
 8002654:	009b      	lsls	r3, r3, #2
 8002656:	4413      	add	r3, r2
 8002658:	009b      	lsls	r3, r3, #2
 800265a:	440b      	add	r3, r1
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d109      	bne.n	8002676 <vTaskSwitchContext+0x5a>
	__asm volatile
 8002662:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002666:	f383 8811 	msr	BASEPRI, r3
 800266a:	f3bf 8f6f 	isb	sy
 800266e:	f3bf 8f4f 	dsb	sy
 8002672:	607b      	str	r3, [r7, #4]
 8002674:	e7fe      	b.n	8002674 <vTaskSwitchContext+0x58>
 8002676:	697a      	ldr	r2, [r7, #20]
 8002678:	4613      	mov	r3, r2
 800267a:	009b      	lsls	r3, r3, #2
 800267c:	4413      	add	r3, r2
 800267e:	009b      	lsls	r3, r3, #2
 8002680:	4a11      	ldr	r2, [pc, #68]	; (80026c8 <vTaskSwitchContext+0xac>)
 8002682:	4413      	add	r3, r2
 8002684:	613b      	str	r3, [r7, #16]
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	685a      	ldr	r2, [r3, #4]
 800268c:	693b      	ldr	r3, [r7, #16]
 800268e:	605a      	str	r2, [r3, #4]
 8002690:	693b      	ldr	r3, [r7, #16]
 8002692:	685a      	ldr	r2, [r3, #4]
 8002694:	693b      	ldr	r3, [r7, #16]
 8002696:	3308      	adds	r3, #8
 8002698:	429a      	cmp	r2, r3
 800269a:	d104      	bne.n	80026a6 <vTaskSwitchContext+0x8a>
 800269c:	693b      	ldr	r3, [r7, #16]
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	685a      	ldr	r2, [r3, #4]
 80026a2:	693b      	ldr	r3, [r7, #16]
 80026a4:	605a      	str	r2, [r3, #4]
 80026a6:	693b      	ldr	r3, [r7, #16]
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	68db      	ldr	r3, [r3, #12]
 80026ac:	4a07      	ldr	r2, [pc, #28]	; (80026cc <vTaskSwitchContext+0xb0>)
 80026ae:	6013      	str	r3, [r2, #0]
}
 80026b0:	bf00      	nop
 80026b2:	371c      	adds	r7, #28
 80026b4:	46bd      	mov	sp, r7
 80026b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ba:	4770      	bx	lr
 80026bc:	200007fc 	.word	0x200007fc
 80026c0:	200007e8 	.word	0x200007e8
 80026c4:	200007dc 	.word	0x200007dc
 80026c8:	20000700 	.word	0x20000700
 80026cc:	200006fc 	.word	0x200006fc

080026d0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b084      	sub	sp, #16
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
 80026d8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d109      	bne.n	80026f4 <vTaskPlaceOnEventList+0x24>
 80026e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026e4:	f383 8811 	msr	BASEPRI, r3
 80026e8:	f3bf 8f6f 	isb	sy
 80026ec:	f3bf 8f4f 	dsb	sy
 80026f0:	60fb      	str	r3, [r7, #12]
 80026f2:	e7fe      	b.n	80026f2 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80026f4:	4b07      	ldr	r3, [pc, #28]	; (8002714 <vTaskPlaceOnEventList+0x44>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	3318      	adds	r3, #24
 80026fa:	4619      	mov	r1, r3
 80026fc:	6878      	ldr	r0, [r7, #4]
 80026fe:	f7fe feea 	bl	80014d6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002702:	2101      	movs	r1, #1
 8002704:	6838      	ldr	r0, [r7, #0]
 8002706:	f000 fa8f 	bl	8002c28 <prvAddCurrentTaskToDelayedList>
}
 800270a:	bf00      	nop
 800270c:	3710      	adds	r7, #16
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}
 8002712:	bf00      	nop
 8002714:	200006fc 	.word	0x200006fc

08002718 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002718:	b580      	push	{r7, lr}
 800271a:	b086      	sub	sp, #24
 800271c:	af00      	add	r7, sp, #0
 800271e:	60f8      	str	r0, [r7, #12]
 8002720:	60b9      	str	r1, [r7, #8]
 8002722:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	2b00      	cmp	r3, #0
 8002728:	d109      	bne.n	800273e <vTaskPlaceOnEventListRestricted+0x26>
 800272a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800272e:	f383 8811 	msr	BASEPRI, r3
 8002732:	f3bf 8f6f 	isb	sy
 8002736:	f3bf 8f4f 	dsb	sy
 800273a:	617b      	str	r3, [r7, #20]
 800273c:	e7fe      	b.n	800273c <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800273e:	4b0a      	ldr	r3, [pc, #40]	; (8002768 <vTaskPlaceOnEventListRestricted+0x50>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	3318      	adds	r3, #24
 8002744:	4619      	mov	r1, r3
 8002746:	68f8      	ldr	r0, [r7, #12]
 8002748:	f7fe fea1 	bl	800148e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d002      	beq.n	8002758 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8002752:	f04f 33ff 	mov.w	r3, #4294967295
 8002756:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8002758:	6879      	ldr	r1, [r7, #4]
 800275a:	68b8      	ldr	r0, [r7, #8]
 800275c:	f000 fa64 	bl	8002c28 <prvAddCurrentTaskToDelayedList>
	}
 8002760:	bf00      	nop
 8002762:	3718      	adds	r7, #24
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}
 8002768:	200006fc 	.word	0x200006fc

0800276c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b086      	sub	sp, #24
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	68db      	ldr	r3, [r3, #12]
 8002778:	68db      	ldr	r3, [r3, #12]
 800277a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800277c:	693b      	ldr	r3, [r7, #16]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d109      	bne.n	8002796 <xTaskRemoveFromEventList+0x2a>
 8002782:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002786:	f383 8811 	msr	BASEPRI, r3
 800278a:	f3bf 8f6f 	isb	sy
 800278e:	f3bf 8f4f 	dsb	sy
 8002792:	60fb      	str	r3, [r7, #12]
 8002794:	e7fe      	b.n	8002794 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8002796:	693b      	ldr	r3, [r7, #16]
 8002798:	3318      	adds	r3, #24
 800279a:	4618      	mov	r0, r3
 800279c:	f7fe fed4 	bl	8001548 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80027a0:	4b1d      	ldr	r3, [pc, #116]	; (8002818 <xTaskRemoveFromEventList+0xac>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d11c      	bne.n	80027e2 <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80027a8:	693b      	ldr	r3, [r7, #16]
 80027aa:	3304      	adds	r3, #4
 80027ac:	4618      	mov	r0, r3
 80027ae:	f7fe fecb 	bl	8001548 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80027b2:	693b      	ldr	r3, [r7, #16]
 80027b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027b6:	2201      	movs	r2, #1
 80027b8:	409a      	lsls	r2, r3
 80027ba:	4b18      	ldr	r3, [pc, #96]	; (800281c <xTaskRemoveFromEventList+0xb0>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4313      	orrs	r3, r2
 80027c0:	4a16      	ldr	r2, [pc, #88]	; (800281c <xTaskRemoveFromEventList+0xb0>)
 80027c2:	6013      	str	r3, [r2, #0]
 80027c4:	693b      	ldr	r3, [r7, #16]
 80027c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027c8:	4613      	mov	r3, r2
 80027ca:	009b      	lsls	r3, r3, #2
 80027cc:	4413      	add	r3, r2
 80027ce:	009b      	lsls	r3, r3, #2
 80027d0:	4a13      	ldr	r2, [pc, #76]	; (8002820 <xTaskRemoveFromEventList+0xb4>)
 80027d2:	441a      	add	r2, r3
 80027d4:	693b      	ldr	r3, [r7, #16]
 80027d6:	3304      	adds	r3, #4
 80027d8:	4619      	mov	r1, r3
 80027da:	4610      	mov	r0, r2
 80027dc:	f7fe fe57 	bl	800148e <vListInsertEnd>
 80027e0:	e005      	b.n	80027ee <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80027e2:	693b      	ldr	r3, [r7, #16]
 80027e4:	3318      	adds	r3, #24
 80027e6:	4619      	mov	r1, r3
 80027e8:	480e      	ldr	r0, [pc, #56]	; (8002824 <xTaskRemoveFromEventList+0xb8>)
 80027ea:	f7fe fe50 	bl	800148e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80027ee:	693b      	ldr	r3, [r7, #16]
 80027f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027f2:	4b0d      	ldr	r3, [pc, #52]	; (8002828 <xTaskRemoveFromEventList+0xbc>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027f8:	429a      	cmp	r2, r3
 80027fa:	d905      	bls.n	8002808 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80027fc:	2301      	movs	r3, #1
 80027fe:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8002800:	4b0a      	ldr	r3, [pc, #40]	; (800282c <xTaskRemoveFromEventList+0xc0>)
 8002802:	2201      	movs	r2, #1
 8002804:	601a      	str	r2, [r3, #0]
 8002806:	e001      	b.n	800280c <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 8002808:	2300      	movs	r3, #0
 800280a:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800280c:	697b      	ldr	r3, [r7, #20]
}
 800280e:	4618      	mov	r0, r3
 8002810:	3718      	adds	r7, #24
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	200007fc 	.word	0x200007fc
 800281c:	200007dc 	.word	0x200007dc
 8002820:	20000700 	.word	0x20000700
 8002824:	20000794 	.word	0x20000794
 8002828:	200006fc 	.word	0x200006fc
 800282c:	200007e8 	.word	0x200007e8

08002830 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8002838:	4b06      	ldr	r3, [pc, #24]	; (8002854 <vTaskInternalSetTimeOutState+0x24>)
 800283a:	681a      	ldr	r2, [r3, #0]
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8002840:	4b05      	ldr	r3, [pc, #20]	; (8002858 <vTaskInternalSetTimeOutState+0x28>)
 8002842:	681a      	ldr	r2, [r3, #0]
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	605a      	str	r2, [r3, #4]
}
 8002848:	bf00      	nop
 800284a:	370c      	adds	r7, #12
 800284c:	46bd      	mov	sp, r7
 800284e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002852:	4770      	bx	lr
 8002854:	200007ec 	.word	0x200007ec
 8002858:	200007d8 	.word	0x200007d8

0800285c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b088      	sub	sp, #32
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
 8002864:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2b00      	cmp	r3, #0
 800286a:	d109      	bne.n	8002880 <xTaskCheckForTimeOut+0x24>
 800286c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002870:	f383 8811 	msr	BASEPRI, r3
 8002874:	f3bf 8f6f 	isb	sy
 8002878:	f3bf 8f4f 	dsb	sy
 800287c:	613b      	str	r3, [r7, #16]
 800287e:	e7fe      	b.n	800287e <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d109      	bne.n	800289a <xTaskCheckForTimeOut+0x3e>
 8002886:	f04f 0350 	mov.w	r3, #80	; 0x50
 800288a:	f383 8811 	msr	BASEPRI, r3
 800288e:	f3bf 8f6f 	isb	sy
 8002892:	f3bf 8f4f 	dsb	sy
 8002896:	60fb      	str	r3, [r7, #12]
 8002898:	e7fe      	b.n	8002898 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800289a:	f000 fe3f 	bl	800351c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800289e:	4b1d      	ldr	r3, [pc, #116]	; (8002914 <xTaskCheckForTimeOut+0xb8>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	69ba      	ldr	r2, [r7, #24]
 80028aa:	1ad3      	subs	r3, r2, r3
 80028ac:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028b6:	d102      	bne.n	80028be <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80028b8:	2300      	movs	r3, #0
 80028ba:	61fb      	str	r3, [r7, #28]
 80028bc:	e023      	b.n	8002906 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681a      	ldr	r2, [r3, #0]
 80028c2:	4b15      	ldr	r3, [pc, #84]	; (8002918 <xTaskCheckForTimeOut+0xbc>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	429a      	cmp	r2, r3
 80028c8:	d007      	beq.n	80028da <xTaskCheckForTimeOut+0x7e>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	69ba      	ldr	r2, [r7, #24]
 80028d0:	429a      	cmp	r2, r3
 80028d2:	d302      	bcc.n	80028da <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80028d4:	2301      	movs	r3, #1
 80028d6:	61fb      	str	r3, [r7, #28]
 80028d8:	e015      	b.n	8002906 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	697a      	ldr	r2, [r7, #20]
 80028e0:	429a      	cmp	r2, r3
 80028e2:	d20b      	bcs.n	80028fc <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	681a      	ldr	r2, [r3, #0]
 80028e8:	697b      	ldr	r3, [r7, #20]
 80028ea:	1ad2      	subs	r2, r2, r3
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80028f0:	6878      	ldr	r0, [r7, #4]
 80028f2:	f7ff ff9d 	bl	8002830 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80028f6:	2300      	movs	r3, #0
 80028f8:	61fb      	str	r3, [r7, #28]
 80028fa:	e004      	b.n	8002906 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	2200      	movs	r2, #0
 8002900:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8002902:	2301      	movs	r3, #1
 8002904:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8002906:	f000 fe37 	bl	8003578 <vPortExitCritical>

	return xReturn;
 800290a:	69fb      	ldr	r3, [r7, #28]
}
 800290c:	4618      	mov	r0, r3
 800290e:	3720      	adds	r7, #32
 8002910:	46bd      	mov	sp, r7
 8002912:	bd80      	pop	{r7, pc}
 8002914:	200007d8 	.word	0x200007d8
 8002918:	200007ec 	.word	0x200007ec

0800291c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800291c:	b480      	push	{r7}
 800291e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8002920:	4b03      	ldr	r3, [pc, #12]	; (8002930 <vTaskMissedYield+0x14>)
 8002922:	2201      	movs	r2, #1
 8002924:	601a      	str	r2, [r3, #0]
}
 8002926:	bf00      	nop
 8002928:	46bd      	mov	sp, r7
 800292a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292e:	4770      	bx	lr
 8002930:	200007e8 	.word	0x200007e8

08002934 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b082      	sub	sp, #8
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800293c:	f000 f852 	bl	80029e4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002940:	4b06      	ldr	r3, [pc, #24]	; (800295c <prvIdleTask+0x28>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	2b01      	cmp	r3, #1
 8002946:	d9f9      	bls.n	800293c <prvIdleTask+0x8>
			{
				taskYIELD();
 8002948:	4b05      	ldr	r3, [pc, #20]	; (8002960 <prvIdleTask+0x2c>)
 800294a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800294e:	601a      	str	r2, [r3, #0]
 8002950:	f3bf 8f4f 	dsb	sy
 8002954:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8002958:	e7f0      	b.n	800293c <prvIdleTask+0x8>
 800295a:	bf00      	nop
 800295c:	20000700 	.word	0x20000700
 8002960:	e000ed04 	.word	0xe000ed04

08002964 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b082      	sub	sp, #8
 8002968:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800296a:	2300      	movs	r3, #0
 800296c:	607b      	str	r3, [r7, #4]
 800296e:	e00c      	b.n	800298a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002970:	687a      	ldr	r2, [r7, #4]
 8002972:	4613      	mov	r3, r2
 8002974:	009b      	lsls	r3, r3, #2
 8002976:	4413      	add	r3, r2
 8002978:	009b      	lsls	r3, r3, #2
 800297a:	4a12      	ldr	r2, [pc, #72]	; (80029c4 <prvInitialiseTaskLists+0x60>)
 800297c:	4413      	add	r3, r2
 800297e:	4618      	mov	r0, r3
 8002980:	f7fe fd58 	bl	8001434 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	3301      	adds	r3, #1
 8002988:	607b      	str	r3, [r7, #4]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2b04      	cmp	r3, #4
 800298e:	d9ef      	bls.n	8002970 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002990:	480d      	ldr	r0, [pc, #52]	; (80029c8 <prvInitialiseTaskLists+0x64>)
 8002992:	f7fe fd4f 	bl	8001434 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002996:	480d      	ldr	r0, [pc, #52]	; (80029cc <prvInitialiseTaskLists+0x68>)
 8002998:	f7fe fd4c 	bl	8001434 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800299c:	480c      	ldr	r0, [pc, #48]	; (80029d0 <prvInitialiseTaskLists+0x6c>)
 800299e:	f7fe fd49 	bl	8001434 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80029a2:	480c      	ldr	r0, [pc, #48]	; (80029d4 <prvInitialiseTaskLists+0x70>)
 80029a4:	f7fe fd46 	bl	8001434 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80029a8:	480b      	ldr	r0, [pc, #44]	; (80029d8 <prvInitialiseTaskLists+0x74>)
 80029aa:	f7fe fd43 	bl	8001434 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80029ae:	4b0b      	ldr	r3, [pc, #44]	; (80029dc <prvInitialiseTaskLists+0x78>)
 80029b0:	4a05      	ldr	r2, [pc, #20]	; (80029c8 <prvInitialiseTaskLists+0x64>)
 80029b2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80029b4:	4b0a      	ldr	r3, [pc, #40]	; (80029e0 <prvInitialiseTaskLists+0x7c>)
 80029b6:	4a05      	ldr	r2, [pc, #20]	; (80029cc <prvInitialiseTaskLists+0x68>)
 80029b8:	601a      	str	r2, [r3, #0]
}
 80029ba:	bf00      	nop
 80029bc:	3708      	adds	r7, #8
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd80      	pop	{r7, pc}
 80029c2:	bf00      	nop
 80029c4:	20000700 	.word	0x20000700
 80029c8:	20000764 	.word	0x20000764
 80029cc:	20000778 	.word	0x20000778
 80029d0:	20000794 	.word	0x20000794
 80029d4:	200007a8 	.word	0x200007a8
 80029d8:	200007c0 	.word	0x200007c0
 80029dc:	2000078c 	.word	0x2000078c
 80029e0:	20000790 	.word	0x20000790

080029e4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b082      	sub	sp, #8
 80029e8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80029ea:	e019      	b.n	8002a20 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80029ec:	f000 fd96 	bl	800351c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80029f0:	4b0f      	ldr	r3, [pc, #60]	; (8002a30 <prvCheckTasksWaitingTermination+0x4c>)
 80029f2:	68db      	ldr	r3, [r3, #12]
 80029f4:	68db      	ldr	r3, [r3, #12]
 80029f6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	3304      	adds	r3, #4
 80029fc:	4618      	mov	r0, r3
 80029fe:	f7fe fda3 	bl	8001548 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8002a02:	4b0c      	ldr	r3, [pc, #48]	; (8002a34 <prvCheckTasksWaitingTermination+0x50>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	3b01      	subs	r3, #1
 8002a08:	4a0a      	ldr	r2, [pc, #40]	; (8002a34 <prvCheckTasksWaitingTermination+0x50>)
 8002a0a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002a0c:	4b0a      	ldr	r3, [pc, #40]	; (8002a38 <prvCheckTasksWaitingTermination+0x54>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	3b01      	subs	r3, #1
 8002a12:	4a09      	ldr	r2, [pc, #36]	; (8002a38 <prvCheckTasksWaitingTermination+0x54>)
 8002a14:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8002a16:	f000 fdaf 	bl	8003578 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8002a1a:	6878      	ldr	r0, [r7, #4]
 8002a1c:	f000 f80e 	bl	8002a3c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002a20:	4b05      	ldr	r3, [pc, #20]	; (8002a38 <prvCheckTasksWaitingTermination+0x54>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d1e1      	bne.n	80029ec <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8002a28:	bf00      	nop
 8002a2a:	3708      	adds	r7, #8
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bd80      	pop	{r7, pc}
 8002a30:	200007a8 	.word	0x200007a8
 8002a34:	200007d4 	.word	0x200007d4
 8002a38:	200007bc 	.word	0x200007bc

08002a3c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b084      	sub	sp, #16
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d108      	bne.n	8002a60 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a52:	4618      	mov	r0, r3
 8002a54:	f000 ff42 	bl	80038dc <vPortFree>
				vPortFree( pxTCB );
 8002a58:	6878      	ldr	r0, [r7, #4]
 8002a5a:	f000 ff3f 	bl	80038dc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8002a5e:	e017      	b.n	8002a90 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8002a66:	2b01      	cmp	r3, #1
 8002a68:	d103      	bne.n	8002a72 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8002a6a:	6878      	ldr	r0, [r7, #4]
 8002a6c:	f000 ff36 	bl	80038dc <vPortFree>
	}
 8002a70:	e00e      	b.n	8002a90 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8002a78:	2b02      	cmp	r3, #2
 8002a7a:	d009      	beq.n	8002a90 <prvDeleteTCB+0x54>
 8002a7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a80:	f383 8811 	msr	BASEPRI, r3
 8002a84:	f3bf 8f6f 	isb	sy
 8002a88:	f3bf 8f4f 	dsb	sy
 8002a8c:	60fb      	str	r3, [r7, #12]
 8002a8e:	e7fe      	b.n	8002a8e <prvDeleteTCB+0x52>
	}
 8002a90:	bf00      	nop
 8002a92:	3710      	adds	r7, #16
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd80      	pop	{r7, pc}

08002a98 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002a98:	b480      	push	{r7}
 8002a9a:	b083      	sub	sp, #12
 8002a9c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002a9e:	4b0f      	ldr	r3, [pc, #60]	; (8002adc <prvResetNextTaskUnblockTime+0x44>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d101      	bne.n	8002aac <prvResetNextTaskUnblockTime+0x14>
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	e000      	b.n	8002aae <prvResetNextTaskUnblockTime+0x16>
 8002aac:	2300      	movs	r3, #0
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d004      	beq.n	8002abc <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8002ab2:	4b0b      	ldr	r3, [pc, #44]	; (8002ae0 <prvResetNextTaskUnblockTime+0x48>)
 8002ab4:	f04f 32ff 	mov.w	r2, #4294967295
 8002ab8:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8002aba:	e008      	b.n	8002ace <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002abc:	4b07      	ldr	r3, [pc, #28]	; (8002adc <prvResetNextTaskUnblockTime+0x44>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	68db      	ldr	r3, [r3, #12]
 8002ac2:	68db      	ldr	r3, [r3, #12]
 8002ac4:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	4a05      	ldr	r2, [pc, #20]	; (8002ae0 <prvResetNextTaskUnblockTime+0x48>)
 8002acc:	6013      	str	r3, [r2, #0]
}
 8002ace:	bf00      	nop
 8002ad0:	370c      	adds	r7, #12
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad8:	4770      	bx	lr
 8002ada:	bf00      	nop
 8002adc:	2000078c 	.word	0x2000078c
 8002ae0:	200007f4 	.word	0x200007f4

08002ae4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b083      	sub	sp, #12
 8002ae8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8002aea:	4b0b      	ldr	r3, [pc, #44]	; (8002b18 <xTaskGetSchedulerState+0x34>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d102      	bne.n	8002af8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8002af2:	2301      	movs	r3, #1
 8002af4:	607b      	str	r3, [r7, #4]
 8002af6:	e008      	b.n	8002b0a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002af8:	4b08      	ldr	r3, [pc, #32]	; (8002b1c <xTaskGetSchedulerState+0x38>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d102      	bne.n	8002b06 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8002b00:	2302      	movs	r3, #2
 8002b02:	607b      	str	r3, [r7, #4]
 8002b04:	e001      	b.n	8002b0a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8002b06:	2300      	movs	r3, #0
 8002b08:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8002b0a:	687b      	ldr	r3, [r7, #4]
	}
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	370c      	adds	r7, #12
 8002b10:	46bd      	mov	sp, r7
 8002b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b16:	4770      	bx	lr
 8002b18:	200007e0 	.word	0x200007e0
 8002b1c:	200007fc 	.word	0x200007fc

08002b20 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b086      	sub	sp, #24
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d06c      	beq.n	8002c10 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8002b36:	4b39      	ldr	r3, [pc, #228]	; (8002c1c <xTaskPriorityDisinherit+0xfc>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	693a      	ldr	r2, [r7, #16]
 8002b3c:	429a      	cmp	r2, r3
 8002b3e:	d009      	beq.n	8002b54 <xTaskPriorityDisinherit+0x34>
 8002b40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b44:	f383 8811 	msr	BASEPRI, r3
 8002b48:	f3bf 8f6f 	isb	sy
 8002b4c:	f3bf 8f4f 	dsb	sy
 8002b50:	60fb      	str	r3, [r7, #12]
 8002b52:	e7fe      	b.n	8002b52 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8002b54:	693b      	ldr	r3, [r7, #16]
 8002b56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d109      	bne.n	8002b70 <xTaskPriorityDisinherit+0x50>
 8002b5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b60:	f383 8811 	msr	BASEPRI, r3
 8002b64:	f3bf 8f6f 	isb	sy
 8002b68:	f3bf 8f4f 	dsb	sy
 8002b6c:	60bb      	str	r3, [r7, #8]
 8002b6e:	e7fe      	b.n	8002b6e <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8002b70:	693b      	ldr	r3, [r7, #16]
 8002b72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b74:	1e5a      	subs	r2, r3, #1
 8002b76:	693b      	ldr	r3, [r7, #16]
 8002b78:	64da      	str	r2, [r3, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002b7a:	693b      	ldr	r3, [r7, #16]
 8002b7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b82:	429a      	cmp	r2, r3
 8002b84:	d044      	beq.n	8002c10 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8002b86:	693b      	ldr	r3, [r7, #16]
 8002b88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d140      	bne.n	8002c10 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002b8e:	693b      	ldr	r3, [r7, #16]
 8002b90:	3304      	adds	r3, #4
 8002b92:	4618      	mov	r0, r3
 8002b94:	f7fe fcd8 	bl	8001548 <uxListRemove>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d115      	bne.n	8002bca <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8002b9e:	693b      	ldr	r3, [r7, #16]
 8002ba0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ba2:	491f      	ldr	r1, [pc, #124]	; (8002c20 <xTaskPriorityDisinherit+0x100>)
 8002ba4:	4613      	mov	r3, r2
 8002ba6:	009b      	lsls	r3, r3, #2
 8002ba8:	4413      	add	r3, r2
 8002baa:	009b      	lsls	r3, r3, #2
 8002bac:	440b      	add	r3, r1
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d10a      	bne.n	8002bca <xTaskPriorityDisinherit+0xaa>
 8002bb4:	693b      	ldr	r3, [r7, #16]
 8002bb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bb8:	2201      	movs	r2, #1
 8002bba:	fa02 f303 	lsl.w	r3, r2, r3
 8002bbe:	43da      	mvns	r2, r3
 8002bc0:	4b18      	ldr	r3, [pc, #96]	; (8002c24 <xTaskPriorityDisinherit+0x104>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4013      	ands	r3, r2
 8002bc6:	4a17      	ldr	r2, [pc, #92]	; (8002c24 <xTaskPriorityDisinherit+0x104>)
 8002bc8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8002bca:	693b      	ldr	r3, [r7, #16]
 8002bcc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002bd2:	693b      	ldr	r3, [r7, #16]
 8002bd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bd6:	f1c3 0205 	rsb	r2, r3, #5
 8002bda:	693b      	ldr	r3, [r7, #16]
 8002bdc:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002be2:	2201      	movs	r2, #1
 8002be4:	409a      	lsls	r2, r3
 8002be6:	4b0f      	ldr	r3, [pc, #60]	; (8002c24 <xTaskPriorityDisinherit+0x104>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4313      	orrs	r3, r2
 8002bec:	4a0d      	ldr	r2, [pc, #52]	; (8002c24 <xTaskPriorityDisinherit+0x104>)
 8002bee:	6013      	str	r3, [r2, #0]
 8002bf0:	693b      	ldr	r3, [r7, #16]
 8002bf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bf4:	4613      	mov	r3, r2
 8002bf6:	009b      	lsls	r3, r3, #2
 8002bf8:	4413      	add	r3, r2
 8002bfa:	009b      	lsls	r3, r3, #2
 8002bfc:	4a08      	ldr	r2, [pc, #32]	; (8002c20 <xTaskPriorityDisinherit+0x100>)
 8002bfe:	441a      	add	r2, r3
 8002c00:	693b      	ldr	r3, [r7, #16]
 8002c02:	3304      	adds	r3, #4
 8002c04:	4619      	mov	r1, r3
 8002c06:	4610      	mov	r0, r2
 8002c08:	f7fe fc41 	bl	800148e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8002c10:	697b      	ldr	r3, [r7, #20]
	}
 8002c12:	4618      	mov	r0, r3
 8002c14:	3718      	adds	r7, #24
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}
 8002c1a:	bf00      	nop
 8002c1c:	200006fc 	.word	0x200006fc
 8002c20:	20000700 	.word	0x20000700
 8002c24:	200007dc 	.word	0x200007dc

08002c28 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b084      	sub	sp, #16
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
 8002c30:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8002c32:	4b29      	ldr	r3, [pc, #164]	; (8002cd8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002c38:	4b28      	ldr	r3, [pc, #160]	; (8002cdc <prvAddCurrentTaskToDelayedList+0xb4>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	3304      	adds	r3, #4
 8002c3e:	4618      	mov	r0, r3
 8002c40:	f7fe fc82 	bl	8001548 <uxListRemove>
 8002c44:	4603      	mov	r3, r0
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d10b      	bne.n	8002c62 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8002c4a:	4b24      	ldr	r3, [pc, #144]	; (8002cdc <prvAddCurrentTaskToDelayedList+0xb4>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c50:	2201      	movs	r2, #1
 8002c52:	fa02 f303 	lsl.w	r3, r2, r3
 8002c56:	43da      	mvns	r2, r3
 8002c58:	4b21      	ldr	r3, [pc, #132]	; (8002ce0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	4a20      	ldr	r2, [pc, #128]	; (8002ce0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8002c60:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c68:	d10a      	bne.n	8002c80 <prvAddCurrentTaskToDelayedList+0x58>
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d007      	beq.n	8002c80 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002c70:	4b1a      	ldr	r3, [pc, #104]	; (8002cdc <prvAddCurrentTaskToDelayedList+0xb4>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	3304      	adds	r3, #4
 8002c76:	4619      	mov	r1, r3
 8002c78:	481a      	ldr	r0, [pc, #104]	; (8002ce4 <prvAddCurrentTaskToDelayedList+0xbc>)
 8002c7a:	f7fe fc08 	bl	800148e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8002c7e:	e026      	b.n	8002cce <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8002c80:	68fa      	ldr	r2, [r7, #12]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	4413      	add	r3, r2
 8002c86:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002c88:	4b14      	ldr	r3, [pc, #80]	; (8002cdc <prvAddCurrentTaskToDelayedList+0xb4>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	68ba      	ldr	r2, [r7, #8]
 8002c8e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8002c90:	68ba      	ldr	r2, [r7, #8]
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	429a      	cmp	r2, r3
 8002c96:	d209      	bcs.n	8002cac <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002c98:	4b13      	ldr	r3, [pc, #76]	; (8002ce8 <prvAddCurrentTaskToDelayedList+0xc0>)
 8002c9a:	681a      	ldr	r2, [r3, #0]
 8002c9c:	4b0f      	ldr	r3, [pc, #60]	; (8002cdc <prvAddCurrentTaskToDelayedList+0xb4>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	3304      	adds	r3, #4
 8002ca2:	4619      	mov	r1, r3
 8002ca4:	4610      	mov	r0, r2
 8002ca6:	f7fe fc16 	bl	80014d6 <vListInsert>
}
 8002caa:	e010      	b.n	8002cce <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002cac:	4b0f      	ldr	r3, [pc, #60]	; (8002cec <prvAddCurrentTaskToDelayedList+0xc4>)
 8002cae:	681a      	ldr	r2, [r3, #0]
 8002cb0:	4b0a      	ldr	r3, [pc, #40]	; (8002cdc <prvAddCurrentTaskToDelayedList+0xb4>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	3304      	adds	r3, #4
 8002cb6:	4619      	mov	r1, r3
 8002cb8:	4610      	mov	r0, r2
 8002cba:	f7fe fc0c 	bl	80014d6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8002cbe:	4b0c      	ldr	r3, [pc, #48]	; (8002cf0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	68ba      	ldr	r2, [r7, #8]
 8002cc4:	429a      	cmp	r2, r3
 8002cc6:	d202      	bcs.n	8002cce <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8002cc8:	4a09      	ldr	r2, [pc, #36]	; (8002cf0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	6013      	str	r3, [r2, #0]
}
 8002cce:	bf00      	nop
 8002cd0:	3710      	adds	r7, #16
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}
 8002cd6:	bf00      	nop
 8002cd8:	200007d8 	.word	0x200007d8
 8002cdc:	200006fc 	.word	0x200006fc
 8002ce0:	200007dc 	.word	0x200007dc
 8002ce4:	200007c0 	.word	0x200007c0
 8002ce8:	20000790 	.word	0x20000790
 8002cec:	2000078c 	.word	0x2000078c
 8002cf0:	200007f4 	.word	0x200007f4

08002cf4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b08a      	sub	sp, #40	; 0x28
 8002cf8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8002cfe:	f000 faa9 	bl	8003254 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8002d02:	4b1c      	ldr	r3, [pc, #112]	; (8002d74 <xTimerCreateTimerTask+0x80>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d021      	beq.n	8002d4e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8002d12:	1d3a      	adds	r2, r7, #4
 8002d14:	f107 0108 	add.w	r1, r7, #8
 8002d18:	f107 030c 	add.w	r3, r7, #12
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	f7fe fb6f 	bl	8001400 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8002d22:	6879      	ldr	r1, [r7, #4]
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	68fa      	ldr	r2, [r7, #12]
 8002d28:	9202      	str	r2, [sp, #8]
 8002d2a:	9301      	str	r3, [sp, #4]
 8002d2c:	2302      	movs	r3, #2
 8002d2e:	9300      	str	r3, [sp, #0]
 8002d30:	2300      	movs	r3, #0
 8002d32:	460a      	mov	r2, r1
 8002d34:	4910      	ldr	r1, [pc, #64]	; (8002d78 <xTimerCreateTimerTask+0x84>)
 8002d36:	4811      	ldr	r0, [pc, #68]	; (8002d7c <xTimerCreateTimerTask+0x88>)
 8002d38:	f7ff f904 	bl	8001f44 <xTaskCreateStatic>
 8002d3c:	4602      	mov	r2, r0
 8002d3e:	4b10      	ldr	r3, [pc, #64]	; (8002d80 <xTimerCreateTimerTask+0x8c>)
 8002d40:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8002d42:	4b0f      	ldr	r3, [pc, #60]	; (8002d80 <xTimerCreateTimerTask+0x8c>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d001      	beq.n	8002d4e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8002d4e:	697b      	ldr	r3, [r7, #20]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d109      	bne.n	8002d68 <xTimerCreateTimerTask+0x74>
 8002d54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d58:	f383 8811 	msr	BASEPRI, r3
 8002d5c:	f3bf 8f6f 	isb	sy
 8002d60:	f3bf 8f4f 	dsb	sy
 8002d64:	613b      	str	r3, [r7, #16]
 8002d66:	e7fe      	b.n	8002d66 <xTimerCreateTimerTask+0x72>
	return xReturn;
 8002d68:	697b      	ldr	r3, [r7, #20]
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	3718      	adds	r7, #24
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}
 8002d72:	bf00      	nop
 8002d74:	20000830 	.word	0x20000830
 8002d78:	08003ba4 	.word	0x08003ba4
 8002d7c:	08002e9d 	.word	0x08002e9d
 8002d80:	20000834 	.word	0x20000834

08002d84 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b08a      	sub	sp, #40	; 0x28
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	60f8      	str	r0, [r7, #12]
 8002d8c:	60b9      	str	r1, [r7, #8]
 8002d8e:	607a      	str	r2, [r7, #4]
 8002d90:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8002d92:	2300      	movs	r3, #0
 8002d94:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d109      	bne.n	8002db0 <xTimerGenericCommand+0x2c>
 8002d9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002da0:	f383 8811 	msr	BASEPRI, r3
 8002da4:	f3bf 8f6f 	isb	sy
 8002da8:	f3bf 8f4f 	dsb	sy
 8002dac:	623b      	str	r3, [r7, #32]
 8002dae:	e7fe      	b.n	8002dae <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8002db0:	4b19      	ldr	r3, [pc, #100]	; (8002e18 <xTimerGenericCommand+0x94>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d02a      	beq.n	8002e0e <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	2b05      	cmp	r3, #5
 8002dc8:	dc18      	bgt.n	8002dfc <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8002dca:	f7ff fe8b 	bl	8002ae4 <xTaskGetSchedulerState>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	2b02      	cmp	r3, #2
 8002dd2:	d109      	bne.n	8002de8 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8002dd4:	4b10      	ldr	r3, [pc, #64]	; (8002e18 <xTimerGenericCommand+0x94>)
 8002dd6:	6818      	ldr	r0, [r3, #0]
 8002dd8:	f107 0114 	add.w	r1, r7, #20
 8002ddc:	2300      	movs	r3, #0
 8002dde:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002de0:	f7fe fcda 	bl	8001798 <xQueueGenericSend>
 8002de4:	6278      	str	r0, [r7, #36]	; 0x24
 8002de6:	e012      	b.n	8002e0e <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8002de8:	4b0b      	ldr	r3, [pc, #44]	; (8002e18 <xTimerGenericCommand+0x94>)
 8002dea:	6818      	ldr	r0, [r3, #0]
 8002dec:	f107 0114 	add.w	r1, r7, #20
 8002df0:	2300      	movs	r3, #0
 8002df2:	2200      	movs	r2, #0
 8002df4:	f7fe fcd0 	bl	8001798 <xQueueGenericSend>
 8002df8:	6278      	str	r0, [r7, #36]	; 0x24
 8002dfa:	e008      	b.n	8002e0e <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8002dfc:	4b06      	ldr	r3, [pc, #24]	; (8002e18 <xTimerGenericCommand+0x94>)
 8002dfe:	6818      	ldr	r0, [r3, #0]
 8002e00:	f107 0114 	add.w	r1, r7, #20
 8002e04:	2300      	movs	r3, #0
 8002e06:	683a      	ldr	r2, [r7, #0]
 8002e08:	f7fe fdc0 	bl	800198c <xQueueGenericSendFromISR>
 8002e0c:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8002e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8002e10:	4618      	mov	r0, r3
 8002e12:	3728      	adds	r7, #40	; 0x28
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bd80      	pop	{r7, pc}
 8002e18:	20000830 	.word	0x20000830

08002e1c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b088      	sub	sp, #32
 8002e20:	af02      	add	r7, sp, #8
 8002e22:	6078      	str	r0, [r7, #4]
 8002e24:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002e26:	4b1c      	ldr	r3, [pc, #112]	; (8002e98 <prvProcessExpiredTimer+0x7c>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	68db      	ldr	r3, [r3, #12]
 8002e2c:	68db      	ldr	r3, [r3, #12]
 8002e2e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002e30:	697b      	ldr	r3, [r7, #20]
 8002e32:	3304      	adds	r3, #4
 8002e34:	4618      	mov	r0, r3
 8002e36:	f7fe fb87 	bl	8001548 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8002e3a:	697b      	ldr	r3, [r7, #20]
 8002e3c:	69db      	ldr	r3, [r3, #28]
 8002e3e:	2b01      	cmp	r3, #1
 8002e40:	d121      	bne.n	8002e86 <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8002e42:	697b      	ldr	r3, [r7, #20]
 8002e44:	699a      	ldr	r2, [r3, #24]
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	18d1      	adds	r1, r2, r3
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	683a      	ldr	r2, [r7, #0]
 8002e4e:	6978      	ldr	r0, [r7, #20]
 8002e50:	f000 f8c8 	bl	8002fe4 <prvInsertTimerInActiveList>
 8002e54:	4603      	mov	r3, r0
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d015      	beq.n	8002e86 <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	9300      	str	r3, [sp, #0]
 8002e5e:	2300      	movs	r3, #0
 8002e60:	687a      	ldr	r2, [r7, #4]
 8002e62:	2100      	movs	r1, #0
 8002e64:	6978      	ldr	r0, [r7, #20]
 8002e66:	f7ff ff8d 	bl	8002d84 <xTimerGenericCommand>
 8002e6a:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8002e6c:	693b      	ldr	r3, [r7, #16]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d109      	bne.n	8002e86 <prvProcessExpiredTimer+0x6a>
 8002e72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e76:	f383 8811 	msr	BASEPRI, r3
 8002e7a:	f3bf 8f6f 	isb	sy
 8002e7e:	f3bf 8f4f 	dsb	sy
 8002e82:	60fb      	str	r3, [r7, #12]
 8002e84:	e7fe      	b.n	8002e84 <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002e86:	697b      	ldr	r3, [r7, #20]
 8002e88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e8a:	6978      	ldr	r0, [r7, #20]
 8002e8c:	4798      	blx	r3
}
 8002e8e:	bf00      	nop
 8002e90:	3718      	adds	r7, #24
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd80      	pop	{r7, pc}
 8002e96:	bf00      	nop
 8002e98:	20000828 	.word	0x20000828

08002e9c <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b084      	sub	sp, #16
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8002ea4:	f107 0308 	add.w	r3, r7, #8
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	f000 f857 	bl	8002f5c <prvGetNextExpireTime>
 8002eae:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	4619      	mov	r1, r3
 8002eb4:	68f8      	ldr	r0, [r7, #12]
 8002eb6:	f000 f803 	bl	8002ec0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8002eba:	f000 f8d5 	bl	8003068 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8002ebe:	e7f1      	b.n	8002ea4 <prvTimerTask+0x8>

08002ec0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b084      	sub	sp, #16
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
 8002ec8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8002eca:	f7ff fa31 	bl	8002330 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8002ece:	f107 0308 	add.w	r3, r7, #8
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f000 f866 	bl	8002fa4 <prvSampleTimeNow>
 8002ed8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8002eda:	68bb      	ldr	r3, [r7, #8]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d130      	bne.n	8002f42 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d10a      	bne.n	8002efc <prvProcessTimerOrBlockTask+0x3c>
 8002ee6:	687a      	ldr	r2, [r7, #4]
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	429a      	cmp	r2, r3
 8002eec:	d806      	bhi.n	8002efc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8002eee:	f7ff fa2d 	bl	800234c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8002ef2:	68f9      	ldr	r1, [r7, #12]
 8002ef4:	6878      	ldr	r0, [r7, #4]
 8002ef6:	f7ff ff91 	bl	8002e1c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8002efa:	e024      	b.n	8002f46 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d008      	beq.n	8002f14 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8002f02:	4b13      	ldr	r3, [pc, #76]	; (8002f50 <prvProcessTimerOrBlockTask+0x90>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	bf0c      	ite	eq
 8002f0c:	2301      	moveq	r3, #1
 8002f0e:	2300      	movne	r3, #0
 8002f10:	b2db      	uxtb	r3, r3
 8002f12:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8002f14:	4b0f      	ldr	r3, [pc, #60]	; (8002f54 <prvProcessTimerOrBlockTask+0x94>)
 8002f16:	6818      	ldr	r0, [r3, #0]
 8002f18:	687a      	ldr	r2, [r7, #4]
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	1ad3      	subs	r3, r2, r3
 8002f1e:	683a      	ldr	r2, [r7, #0]
 8002f20:	4619      	mov	r1, r3
 8002f22:	f7fe ffdb 	bl	8001edc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8002f26:	f7ff fa11 	bl	800234c <xTaskResumeAll>
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d10a      	bne.n	8002f46 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8002f30:	4b09      	ldr	r3, [pc, #36]	; (8002f58 <prvProcessTimerOrBlockTask+0x98>)
 8002f32:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002f36:	601a      	str	r2, [r3, #0]
 8002f38:	f3bf 8f4f 	dsb	sy
 8002f3c:	f3bf 8f6f 	isb	sy
}
 8002f40:	e001      	b.n	8002f46 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8002f42:	f7ff fa03 	bl	800234c <xTaskResumeAll>
}
 8002f46:	bf00      	nop
 8002f48:	3710      	adds	r7, #16
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}
 8002f4e:	bf00      	nop
 8002f50:	2000082c 	.word	0x2000082c
 8002f54:	20000830 	.word	0x20000830
 8002f58:	e000ed04 	.word	0xe000ed04

08002f5c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	b085      	sub	sp, #20
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8002f64:	4b0e      	ldr	r3, [pc, #56]	; (8002fa0 <prvGetNextExpireTime+0x44>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	bf0c      	ite	eq
 8002f6e:	2301      	moveq	r3, #1
 8002f70:	2300      	movne	r3, #0
 8002f72:	b2db      	uxtb	r3, r3
 8002f74:	461a      	mov	r2, r3
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d105      	bne.n	8002f8e <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002f82:	4b07      	ldr	r3, [pc, #28]	; (8002fa0 <prvGetNextExpireTime+0x44>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	68db      	ldr	r3, [r3, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	60fb      	str	r3, [r7, #12]
 8002f8c:	e001      	b.n	8002f92 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8002f8e:	2300      	movs	r3, #0
 8002f90:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8002f92:	68fb      	ldr	r3, [r7, #12]
}
 8002f94:	4618      	mov	r0, r3
 8002f96:	3714      	adds	r7, #20
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9e:	4770      	bx	lr
 8002fa0:	20000828 	.word	0x20000828

08002fa4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b084      	sub	sp, #16
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8002fac:	f7ff fa6a 	bl	8002484 <xTaskGetTickCount>
 8002fb0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8002fb2:	4b0b      	ldr	r3, [pc, #44]	; (8002fe0 <prvSampleTimeNow+0x3c>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	68fa      	ldr	r2, [r7, #12]
 8002fb8:	429a      	cmp	r2, r3
 8002fba:	d205      	bcs.n	8002fc8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8002fbc:	f000 f8ea 	bl	8003194 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2201      	movs	r2, #1
 8002fc4:	601a      	str	r2, [r3, #0]
 8002fc6:	e002      	b.n	8002fce <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8002fce:	4a04      	ldr	r2, [pc, #16]	; (8002fe0 <prvSampleTimeNow+0x3c>)
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
}
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	3710      	adds	r7, #16
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	20000838 	.word	0x20000838

08002fe4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b086      	sub	sp, #24
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	60f8      	str	r0, [r7, #12]
 8002fec:	60b9      	str	r1, [r7, #8]
 8002fee:	607a      	str	r2, [r7, #4]
 8002ff0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	68ba      	ldr	r2, [r7, #8]
 8002ffa:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	68fa      	ldr	r2, [r7, #12]
 8003000:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8003002:	68ba      	ldr	r2, [r7, #8]
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	429a      	cmp	r2, r3
 8003008:	d812      	bhi.n	8003030 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800300a:	687a      	ldr	r2, [r7, #4]
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	1ad2      	subs	r2, r2, r3
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	699b      	ldr	r3, [r3, #24]
 8003014:	429a      	cmp	r2, r3
 8003016:	d302      	bcc.n	800301e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8003018:	2301      	movs	r3, #1
 800301a:	617b      	str	r3, [r7, #20]
 800301c:	e01b      	b.n	8003056 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800301e:	4b10      	ldr	r3, [pc, #64]	; (8003060 <prvInsertTimerInActiveList+0x7c>)
 8003020:	681a      	ldr	r2, [r3, #0]
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	3304      	adds	r3, #4
 8003026:	4619      	mov	r1, r3
 8003028:	4610      	mov	r0, r2
 800302a:	f7fe fa54 	bl	80014d6 <vListInsert>
 800302e:	e012      	b.n	8003056 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003030:	687a      	ldr	r2, [r7, #4]
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	429a      	cmp	r2, r3
 8003036:	d206      	bcs.n	8003046 <prvInsertTimerInActiveList+0x62>
 8003038:	68ba      	ldr	r2, [r7, #8]
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	429a      	cmp	r2, r3
 800303e:	d302      	bcc.n	8003046 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8003040:	2301      	movs	r3, #1
 8003042:	617b      	str	r3, [r7, #20]
 8003044:	e007      	b.n	8003056 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003046:	4b07      	ldr	r3, [pc, #28]	; (8003064 <prvInsertTimerInActiveList+0x80>)
 8003048:	681a      	ldr	r2, [r3, #0]
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	3304      	adds	r3, #4
 800304e:	4619      	mov	r1, r3
 8003050:	4610      	mov	r0, r2
 8003052:	f7fe fa40 	bl	80014d6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8003056:	697b      	ldr	r3, [r7, #20]
}
 8003058:	4618      	mov	r0, r3
 800305a:	3718      	adds	r7, #24
 800305c:	46bd      	mov	sp, r7
 800305e:	bd80      	pop	{r7, pc}
 8003060:	2000082c 	.word	0x2000082c
 8003064:	20000828 	.word	0x20000828

08003068 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b08c      	sub	sp, #48	; 0x30
 800306c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800306e:	e07f      	b.n	8003170 <prvProcessReceivedCommands+0x108>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	2b00      	cmp	r3, #0
 8003074:	db7b      	blt.n	800316e <prvProcessReceivedCommands+0x106>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800307a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800307c:	695b      	ldr	r3, [r3, #20]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d004      	beq.n	800308c <prvProcessReceivedCommands+0x24>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003084:	3304      	adds	r3, #4
 8003086:	4618      	mov	r0, r3
 8003088:	f7fe fa5e 	bl	8001548 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800308c:	1d3b      	adds	r3, r7, #4
 800308e:	4618      	mov	r0, r3
 8003090:	f7ff ff88 	bl	8002fa4 <prvSampleTimeNow>
 8003094:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 8003096:	68bb      	ldr	r3, [r7, #8]
 8003098:	2b09      	cmp	r3, #9
 800309a:	d869      	bhi.n	8003170 <prvProcessReceivedCommands+0x108>
 800309c:	a201      	add	r2, pc, #4	; (adr r2, 80030a4 <prvProcessReceivedCommands+0x3c>)
 800309e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030a2:	bf00      	nop
 80030a4:	080030cd 	.word	0x080030cd
 80030a8:	080030cd 	.word	0x080030cd
 80030ac:	080030cd 	.word	0x080030cd
 80030b0:	08003171 	.word	0x08003171
 80030b4:	08003127 	.word	0x08003127
 80030b8:	0800315d 	.word	0x0800315d
 80030bc:	080030cd 	.word	0x080030cd
 80030c0:	080030cd 	.word	0x080030cd
 80030c4:	08003171 	.word	0x08003171
 80030c8:	08003127 	.word	0x08003127
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80030cc:	68fa      	ldr	r2, [r7, #12]
 80030ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030d0:	699b      	ldr	r3, [r3, #24]
 80030d2:	18d1      	adds	r1, r2, r3
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	6a3a      	ldr	r2, [r7, #32]
 80030d8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80030da:	f7ff ff83 	bl	8002fe4 <prvInsertTimerInActiveList>
 80030de:	4603      	mov	r3, r0
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d045      	beq.n	8003170 <prvProcessReceivedCommands+0x108>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80030e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030e8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80030ea:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80030ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ee:	69db      	ldr	r3, [r3, #28]
 80030f0:	2b01      	cmp	r3, #1
 80030f2:	d13d      	bne.n	8003170 <prvProcessReceivedCommands+0x108>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80030f4:	68fa      	ldr	r2, [r7, #12]
 80030f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030f8:	699b      	ldr	r3, [r3, #24]
 80030fa:	441a      	add	r2, r3
 80030fc:	2300      	movs	r3, #0
 80030fe:	9300      	str	r3, [sp, #0]
 8003100:	2300      	movs	r3, #0
 8003102:	2100      	movs	r1, #0
 8003104:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003106:	f7ff fe3d 	bl	8002d84 <xTimerGenericCommand>
 800310a:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 800310c:	69fb      	ldr	r3, [r7, #28]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d12e      	bne.n	8003170 <prvProcessReceivedCommands+0x108>
 8003112:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003116:	f383 8811 	msr	BASEPRI, r3
 800311a:	f3bf 8f6f 	isb	sy
 800311e:	f3bf 8f4f 	dsb	sy
 8003122:	61bb      	str	r3, [r7, #24]
 8003124:	e7fe      	b.n	8003124 <prvProcessReceivedCommands+0xbc>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003126:	68fa      	ldr	r2, [r7, #12]
 8003128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800312a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800312c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800312e:	699b      	ldr	r3, [r3, #24]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d109      	bne.n	8003148 <prvProcessReceivedCommands+0xe0>
 8003134:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003138:	f383 8811 	msr	BASEPRI, r3
 800313c:	f3bf 8f6f 	isb	sy
 8003140:	f3bf 8f4f 	dsb	sy
 8003144:	617b      	str	r3, [r7, #20]
 8003146:	e7fe      	b.n	8003146 <prvProcessReceivedCommands+0xde>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800314a:	699a      	ldr	r2, [r3, #24]
 800314c:	6a3b      	ldr	r3, [r7, #32]
 800314e:	18d1      	adds	r1, r2, r3
 8003150:	6a3b      	ldr	r3, [r7, #32]
 8003152:	6a3a      	ldr	r2, [r7, #32]
 8003154:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003156:	f7ff ff45 	bl	8002fe4 <prvInsertTimerInActiveList>
					break;
 800315a:	e009      	b.n	8003170 <prvProcessReceivedCommands+0x108>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800315c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800315e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8003162:	2b00      	cmp	r3, #0
 8003164:	d104      	bne.n	8003170 <prvProcessReceivedCommands+0x108>
						{
							vPortFree( pxTimer );
 8003166:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003168:	f000 fbb8 	bl	80038dc <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800316c:	e000      	b.n	8003170 <prvProcessReceivedCommands+0x108>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800316e:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003170:	4b07      	ldr	r3, [pc, #28]	; (8003190 <prvProcessReceivedCommands+0x128>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f107 0108 	add.w	r1, r7, #8
 8003178:	2200      	movs	r2, #0
 800317a:	4618      	mov	r0, r3
 800317c:	f7fe fc9a 	bl	8001ab4 <xQueueReceive>
 8003180:	4603      	mov	r3, r0
 8003182:	2b00      	cmp	r3, #0
 8003184:	f47f af74 	bne.w	8003070 <prvProcessReceivedCommands+0x8>
	}
}
 8003188:	bf00      	nop
 800318a:	3728      	adds	r7, #40	; 0x28
 800318c:	46bd      	mov	sp, r7
 800318e:	bd80      	pop	{r7, pc}
 8003190:	20000830 	.word	0x20000830

08003194 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b088      	sub	sp, #32
 8003198:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800319a:	e044      	b.n	8003226 <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800319c:	4b2b      	ldr	r3, [pc, #172]	; (800324c <prvSwitchTimerLists+0xb8>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	68db      	ldr	r3, [r3, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80031a6:	4b29      	ldr	r3, [pc, #164]	; (800324c <prvSwitchTimerLists+0xb8>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	68db      	ldr	r3, [r3, #12]
 80031ac:	68db      	ldr	r3, [r3, #12]
 80031ae:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	3304      	adds	r3, #4
 80031b4:	4618      	mov	r0, r3
 80031b6:	f7fe f9c7 	bl	8001548 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031be:	68f8      	ldr	r0, [r7, #12]
 80031c0:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	69db      	ldr	r3, [r3, #28]
 80031c6:	2b01      	cmp	r3, #1
 80031c8:	d12d      	bne.n	8003226 <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	699b      	ldr	r3, [r3, #24]
 80031ce:	693a      	ldr	r2, [r7, #16]
 80031d0:	4413      	add	r3, r2
 80031d2:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80031d4:	68ba      	ldr	r2, [r7, #8]
 80031d6:	693b      	ldr	r3, [r7, #16]
 80031d8:	429a      	cmp	r2, r3
 80031da:	d90e      	bls.n	80031fa <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	68ba      	ldr	r2, [r7, #8]
 80031e0:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	68fa      	ldr	r2, [r7, #12]
 80031e6:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80031e8:	4b18      	ldr	r3, [pc, #96]	; (800324c <prvSwitchTimerLists+0xb8>)
 80031ea:	681a      	ldr	r2, [r3, #0]
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	3304      	adds	r3, #4
 80031f0:	4619      	mov	r1, r3
 80031f2:	4610      	mov	r0, r2
 80031f4:	f7fe f96f 	bl	80014d6 <vListInsert>
 80031f8:	e015      	b.n	8003226 <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80031fa:	2300      	movs	r3, #0
 80031fc:	9300      	str	r3, [sp, #0]
 80031fe:	2300      	movs	r3, #0
 8003200:	693a      	ldr	r2, [r7, #16]
 8003202:	2100      	movs	r1, #0
 8003204:	68f8      	ldr	r0, [r7, #12]
 8003206:	f7ff fdbd 	bl	8002d84 <xTimerGenericCommand>
 800320a:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d109      	bne.n	8003226 <prvSwitchTimerLists+0x92>
 8003212:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003216:	f383 8811 	msr	BASEPRI, r3
 800321a:	f3bf 8f6f 	isb	sy
 800321e:	f3bf 8f4f 	dsb	sy
 8003222:	603b      	str	r3, [r7, #0]
 8003224:	e7fe      	b.n	8003224 <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003226:	4b09      	ldr	r3, [pc, #36]	; (800324c <prvSwitchTimerLists+0xb8>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d1b5      	bne.n	800319c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8003230:	4b06      	ldr	r3, [pc, #24]	; (800324c <prvSwitchTimerLists+0xb8>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8003236:	4b06      	ldr	r3, [pc, #24]	; (8003250 <prvSwitchTimerLists+0xbc>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a04      	ldr	r2, [pc, #16]	; (800324c <prvSwitchTimerLists+0xb8>)
 800323c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800323e:	4a04      	ldr	r2, [pc, #16]	; (8003250 <prvSwitchTimerLists+0xbc>)
 8003240:	697b      	ldr	r3, [r7, #20]
 8003242:	6013      	str	r3, [r2, #0]
}
 8003244:	bf00      	nop
 8003246:	3718      	adds	r7, #24
 8003248:	46bd      	mov	sp, r7
 800324a:	bd80      	pop	{r7, pc}
 800324c:	20000828 	.word	0x20000828
 8003250:	2000082c 	.word	0x2000082c

08003254 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b082      	sub	sp, #8
 8003258:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800325a:	f000 f95f 	bl	800351c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800325e:	4b15      	ldr	r3, [pc, #84]	; (80032b4 <prvCheckForValidListAndQueue+0x60>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d120      	bne.n	80032a8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8003266:	4814      	ldr	r0, [pc, #80]	; (80032b8 <prvCheckForValidListAndQueue+0x64>)
 8003268:	f7fe f8e4 	bl	8001434 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800326c:	4813      	ldr	r0, [pc, #76]	; (80032bc <prvCheckForValidListAndQueue+0x68>)
 800326e:	f7fe f8e1 	bl	8001434 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8003272:	4b13      	ldr	r3, [pc, #76]	; (80032c0 <prvCheckForValidListAndQueue+0x6c>)
 8003274:	4a10      	ldr	r2, [pc, #64]	; (80032b8 <prvCheckForValidListAndQueue+0x64>)
 8003276:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8003278:	4b12      	ldr	r3, [pc, #72]	; (80032c4 <prvCheckForValidListAndQueue+0x70>)
 800327a:	4a10      	ldr	r2, [pc, #64]	; (80032bc <prvCheckForValidListAndQueue+0x68>)
 800327c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800327e:	2300      	movs	r3, #0
 8003280:	9300      	str	r3, [sp, #0]
 8003282:	4b11      	ldr	r3, [pc, #68]	; (80032c8 <prvCheckForValidListAndQueue+0x74>)
 8003284:	4a11      	ldr	r2, [pc, #68]	; (80032cc <prvCheckForValidListAndQueue+0x78>)
 8003286:	210c      	movs	r1, #12
 8003288:	200a      	movs	r0, #10
 800328a:	f7fe f9ef 	bl	800166c <xQueueGenericCreateStatic>
 800328e:	4602      	mov	r2, r0
 8003290:	4b08      	ldr	r3, [pc, #32]	; (80032b4 <prvCheckForValidListAndQueue+0x60>)
 8003292:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8003294:	4b07      	ldr	r3, [pc, #28]	; (80032b4 <prvCheckForValidListAndQueue+0x60>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d005      	beq.n	80032a8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800329c:	4b05      	ldr	r3, [pc, #20]	; (80032b4 <prvCheckForValidListAndQueue+0x60>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	490b      	ldr	r1, [pc, #44]	; (80032d0 <prvCheckForValidListAndQueue+0x7c>)
 80032a2:	4618      	mov	r0, r3
 80032a4:	f7fe fdf2 	bl	8001e8c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80032a8:	f000 f966 	bl	8003578 <vPortExitCritical>
}
 80032ac:	bf00      	nop
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bd80      	pop	{r7, pc}
 80032b2:	bf00      	nop
 80032b4:	20000830 	.word	0x20000830
 80032b8:	20000800 	.word	0x20000800
 80032bc:	20000814 	.word	0x20000814
 80032c0:	20000828 	.word	0x20000828
 80032c4:	2000082c 	.word	0x2000082c
 80032c8:	200008b4 	.word	0x200008b4
 80032cc:	2000083c 	.word	0x2000083c
 80032d0:	08003bac 	.word	0x08003bac

080032d4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80032d4:	b480      	push	{r7}
 80032d6:	b085      	sub	sp, #20
 80032d8:	af00      	add	r7, sp, #0
 80032da:	60f8      	str	r0, [r7, #12]
 80032dc:	60b9      	str	r1, [r7, #8]
 80032de:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	3b04      	subs	r3, #4
 80032e4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80032ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	3b04      	subs	r3, #4
 80032f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80032f4:	68bb      	ldr	r3, [r7, #8]
 80032f6:	f023 0201 	bic.w	r2, r3, #1
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	3b04      	subs	r3, #4
 8003302:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003304:	4a0c      	ldr	r2, [pc, #48]	; (8003338 <pxPortInitialiseStack+0x64>)
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	3b14      	subs	r3, #20
 800330e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003310:	687a      	ldr	r2, [r7, #4]
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	3b04      	subs	r3, #4
 800331a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	f06f 0202 	mvn.w	r2, #2
 8003322:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	3b20      	subs	r3, #32
 8003328:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800332a:	68fb      	ldr	r3, [r7, #12]
}
 800332c:	4618      	mov	r0, r3
 800332e:	3714      	adds	r7, #20
 8003330:	46bd      	mov	sp, r7
 8003332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003336:	4770      	bx	lr
 8003338:	0800333d 	.word	0x0800333d

0800333c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800333c:	b480      	push	{r7}
 800333e:	b085      	sub	sp, #20
 8003340:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8003342:	2300      	movs	r3, #0
 8003344:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003346:	4b11      	ldr	r3, [pc, #68]	; (800338c <prvTaskExitError+0x50>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800334e:	d009      	beq.n	8003364 <prvTaskExitError+0x28>
 8003350:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003354:	f383 8811 	msr	BASEPRI, r3
 8003358:	f3bf 8f6f 	isb	sy
 800335c:	f3bf 8f4f 	dsb	sy
 8003360:	60fb      	str	r3, [r7, #12]
 8003362:	e7fe      	b.n	8003362 <prvTaskExitError+0x26>
 8003364:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003368:	f383 8811 	msr	BASEPRI, r3
 800336c:	f3bf 8f6f 	isb	sy
 8003370:	f3bf 8f4f 	dsb	sy
 8003374:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8003376:	bf00      	nop
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d0fc      	beq.n	8003378 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800337e:	bf00      	nop
 8003380:	3714      	adds	r7, #20
 8003382:	46bd      	mov	sp, r7
 8003384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003388:	4770      	bx	lr
 800338a:	bf00      	nop
 800338c:	2000000c 	.word	0x2000000c

08003390 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003390:	4b07      	ldr	r3, [pc, #28]	; (80033b0 <pxCurrentTCBConst2>)
 8003392:	6819      	ldr	r1, [r3, #0]
 8003394:	6808      	ldr	r0, [r1, #0]
 8003396:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800339a:	f380 8809 	msr	PSP, r0
 800339e:	f3bf 8f6f 	isb	sy
 80033a2:	f04f 0000 	mov.w	r0, #0
 80033a6:	f380 8811 	msr	BASEPRI, r0
 80033aa:	4770      	bx	lr
 80033ac:	f3af 8000 	nop.w

080033b0 <pxCurrentTCBConst2>:
 80033b0:	200006fc 	.word	0x200006fc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80033b4:	bf00      	nop
 80033b6:	bf00      	nop

080033b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80033b8:	4808      	ldr	r0, [pc, #32]	; (80033dc <prvPortStartFirstTask+0x24>)
 80033ba:	6800      	ldr	r0, [r0, #0]
 80033bc:	6800      	ldr	r0, [r0, #0]
 80033be:	f380 8808 	msr	MSP, r0
 80033c2:	f04f 0000 	mov.w	r0, #0
 80033c6:	f380 8814 	msr	CONTROL, r0
 80033ca:	b662      	cpsie	i
 80033cc:	b661      	cpsie	f
 80033ce:	f3bf 8f4f 	dsb	sy
 80033d2:	f3bf 8f6f 	isb	sy
 80033d6:	df00      	svc	0
 80033d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80033da:	bf00      	nop
 80033dc:	e000ed08 	.word	0xe000ed08

080033e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b086      	sub	sp, #24
 80033e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80033e6:	4b44      	ldr	r3, [pc, #272]	; (80034f8 <xPortStartScheduler+0x118>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4a44      	ldr	r2, [pc, #272]	; (80034fc <xPortStartScheduler+0x11c>)
 80033ec:	4293      	cmp	r3, r2
 80033ee:	d109      	bne.n	8003404 <xPortStartScheduler+0x24>
 80033f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033f4:	f383 8811 	msr	BASEPRI, r3
 80033f8:	f3bf 8f6f 	isb	sy
 80033fc:	f3bf 8f4f 	dsb	sy
 8003400:	613b      	str	r3, [r7, #16]
 8003402:	e7fe      	b.n	8003402 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003404:	4b3c      	ldr	r3, [pc, #240]	; (80034f8 <xPortStartScheduler+0x118>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a3d      	ldr	r2, [pc, #244]	; (8003500 <xPortStartScheduler+0x120>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d109      	bne.n	8003422 <xPortStartScheduler+0x42>
 800340e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003412:	f383 8811 	msr	BASEPRI, r3
 8003416:	f3bf 8f6f 	isb	sy
 800341a:	f3bf 8f4f 	dsb	sy
 800341e:	60fb      	str	r3, [r7, #12]
 8003420:	e7fe      	b.n	8003420 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003422:	4b38      	ldr	r3, [pc, #224]	; (8003504 <xPortStartScheduler+0x124>)
 8003424:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003426:	697b      	ldr	r3, [r7, #20]
 8003428:	781b      	ldrb	r3, [r3, #0]
 800342a:	b2db      	uxtb	r3, r3
 800342c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800342e:	697b      	ldr	r3, [r7, #20]
 8003430:	22ff      	movs	r2, #255	; 0xff
 8003432:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003434:	697b      	ldr	r3, [r7, #20]
 8003436:	781b      	ldrb	r3, [r3, #0]
 8003438:	b2db      	uxtb	r3, r3
 800343a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800343c:	78fb      	ldrb	r3, [r7, #3]
 800343e:	b2db      	uxtb	r3, r3
 8003440:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003444:	b2da      	uxtb	r2, r3
 8003446:	4b30      	ldr	r3, [pc, #192]	; (8003508 <xPortStartScheduler+0x128>)
 8003448:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800344a:	4b30      	ldr	r3, [pc, #192]	; (800350c <xPortStartScheduler+0x12c>)
 800344c:	2207      	movs	r2, #7
 800344e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003450:	e009      	b.n	8003466 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8003452:	4b2e      	ldr	r3, [pc, #184]	; (800350c <xPortStartScheduler+0x12c>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	3b01      	subs	r3, #1
 8003458:	4a2c      	ldr	r2, [pc, #176]	; (800350c <xPortStartScheduler+0x12c>)
 800345a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800345c:	78fb      	ldrb	r3, [r7, #3]
 800345e:	b2db      	uxtb	r3, r3
 8003460:	005b      	lsls	r3, r3, #1
 8003462:	b2db      	uxtb	r3, r3
 8003464:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003466:	78fb      	ldrb	r3, [r7, #3]
 8003468:	b2db      	uxtb	r3, r3
 800346a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800346e:	2b80      	cmp	r3, #128	; 0x80
 8003470:	d0ef      	beq.n	8003452 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003472:	4b26      	ldr	r3, [pc, #152]	; (800350c <xPortStartScheduler+0x12c>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f1c3 0307 	rsb	r3, r3, #7
 800347a:	2b04      	cmp	r3, #4
 800347c:	d009      	beq.n	8003492 <xPortStartScheduler+0xb2>
 800347e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003482:	f383 8811 	msr	BASEPRI, r3
 8003486:	f3bf 8f6f 	isb	sy
 800348a:	f3bf 8f4f 	dsb	sy
 800348e:	60bb      	str	r3, [r7, #8]
 8003490:	e7fe      	b.n	8003490 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003492:	4b1e      	ldr	r3, [pc, #120]	; (800350c <xPortStartScheduler+0x12c>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	021b      	lsls	r3, r3, #8
 8003498:	4a1c      	ldr	r2, [pc, #112]	; (800350c <xPortStartScheduler+0x12c>)
 800349a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800349c:	4b1b      	ldr	r3, [pc, #108]	; (800350c <xPortStartScheduler+0x12c>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80034a4:	4a19      	ldr	r2, [pc, #100]	; (800350c <xPortStartScheduler+0x12c>)
 80034a6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	b2da      	uxtb	r2, r3
 80034ac:	697b      	ldr	r3, [r7, #20]
 80034ae:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80034b0:	4b17      	ldr	r3, [pc, #92]	; (8003510 <xPortStartScheduler+0x130>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	4a16      	ldr	r2, [pc, #88]	; (8003510 <xPortStartScheduler+0x130>)
 80034b6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80034ba:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80034bc:	4b14      	ldr	r3, [pc, #80]	; (8003510 <xPortStartScheduler+0x130>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4a13      	ldr	r2, [pc, #76]	; (8003510 <xPortStartScheduler+0x130>)
 80034c2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80034c6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80034c8:	f000 f8d6 	bl	8003678 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80034cc:	4b11      	ldr	r3, [pc, #68]	; (8003514 <xPortStartScheduler+0x134>)
 80034ce:	2200      	movs	r2, #0
 80034d0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80034d2:	f000 f8f5 	bl	80036c0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80034d6:	4b10      	ldr	r3, [pc, #64]	; (8003518 <xPortStartScheduler+0x138>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a0f      	ldr	r2, [pc, #60]	; (8003518 <xPortStartScheduler+0x138>)
 80034dc:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80034e0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80034e2:	f7ff ff69 	bl	80033b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80034e6:	f7ff f899 	bl	800261c <vTaskSwitchContext>
	prvTaskExitError();
 80034ea:	f7ff ff27 	bl	800333c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80034ee:	2300      	movs	r3, #0
}
 80034f0:	4618      	mov	r0, r3
 80034f2:	3718      	adds	r7, #24
 80034f4:	46bd      	mov	sp, r7
 80034f6:	bd80      	pop	{r7, pc}
 80034f8:	e000ed00 	.word	0xe000ed00
 80034fc:	410fc271 	.word	0x410fc271
 8003500:	410fc270 	.word	0x410fc270
 8003504:	e000e400 	.word	0xe000e400
 8003508:	20000904 	.word	0x20000904
 800350c:	20000908 	.word	0x20000908
 8003510:	e000ed20 	.word	0xe000ed20
 8003514:	2000000c 	.word	0x2000000c
 8003518:	e000ef34 	.word	0xe000ef34

0800351c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800351c:	b480      	push	{r7}
 800351e:	b083      	sub	sp, #12
 8003520:	af00      	add	r7, sp, #0
 8003522:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003526:	f383 8811 	msr	BASEPRI, r3
 800352a:	f3bf 8f6f 	isb	sy
 800352e:	f3bf 8f4f 	dsb	sy
 8003532:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003534:	4b0e      	ldr	r3, [pc, #56]	; (8003570 <vPortEnterCritical+0x54>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	3301      	adds	r3, #1
 800353a:	4a0d      	ldr	r2, [pc, #52]	; (8003570 <vPortEnterCritical+0x54>)
 800353c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800353e:	4b0c      	ldr	r3, [pc, #48]	; (8003570 <vPortEnterCritical+0x54>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	2b01      	cmp	r3, #1
 8003544:	d10e      	bne.n	8003564 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003546:	4b0b      	ldr	r3, [pc, #44]	; (8003574 <vPortEnterCritical+0x58>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	b2db      	uxtb	r3, r3
 800354c:	2b00      	cmp	r3, #0
 800354e:	d009      	beq.n	8003564 <vPortEnterCritical+0x48>
 8003550:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003554:	f383 8811 	msr	BASEPRI, r3
 8003558:	f3bf 8f6f 	isb	sy
 800355c:	f3bf 8f4f 	dsb	sy
 8003560:	603b      	str	r3, [r7, #0]
 8003562:	e7fe      	b.n	8003562 <vPortEnterCritical+0x46>
	}
}
 8003564:	bf00      	nop
 8003566:	370c      	adds	r7, #12
 8003568:	46bd      	mov	sp, r7
 800356a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356e:	4770      	bx	lr
 8003570:	2000000c 	.word	0x2000000c
 8003574:	e000ed04 	.word	0xe000ed04

08003578 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003578:	b480      	push	{r7}
 800357a:	b083      	sub	sp, #12
 800357c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800357e:	4b11      	ldr	r3, [pc, #68]	; (80035c4 <vPortExitCritical+0x4c>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d109      	bne.n	800359a <vPortExitCritical+0x22>
 8003586:	f04f 0350 	mov.w	r3, #80	; 0x50
 800358a:	f383 8811 	msr	BASEPRI, r3
 800358e:	f3bf 8f6f 	isb	sy
 8003592:	f3bf 8f4f 	dsb	sy
 8003596:	607b      	str	r3, [r7, #4]
 8003598:	e7fe      	b.n	8003598 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800359a:	4b0a      	ldr	r3, [pc, #40]	; (80035c4 <vPortExitCritical+0x4c>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	3b01      	subs	r3, #1
 80035a0:	4a08      	ldr	r2, [pc, #32]	; (80035c4 <vPortExitCritical+0x4c>)
 80035a2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80035a4:	4b07      	ldr	r3, [pc, #28]	; (80035c4 <vPortExitCritical+0x4c>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d104      	bne.n	80035b6 <vPortExitCritical+0x3e>
 80035ac:	2300      	movs	r3, #0
 80035ae:	603b      	str	r3, [r7, #0]
	__asm volatile
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 80035b6:	bf00      	nop
 80035b8:	370c      	adds	r7, #12
 80035ba:	46bd      	mov	sp, r7
 80035bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c0:	4770      	bx	lr
 80035c2:	bf00      	nop
 80035c4:	2000000c 	.word	0x2000000c
	...

080035d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80035d0:	f3ef 8009 	mrs	r0, PSP
 80035d4:	f3bf 8f6f 	isb	sy
 80035d8:	4b15      	ldr	r3, [pc, #84]	; (8003630 <pxCurrentTCBConst>)
 80035da:	681a      	ldr	r2, [r3, #0]
 80035dc:	f01e 0f10 	tst.w	lr, #16
 80035e0:	bf08      	it	eq
 80035e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80035e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035ea:	6010      	str	r0, [r2, #0]
 80035ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80035f0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80035f4:	f380 8811 	msr	BASEPRI, r0
 80035f8:	f3bf 8f4f 	dsb	sy
 80035fc:	f3bf 8f6f 	isb	sy
 8003600:	f7ff f80c 	bl	800261c <vTaskSwitchContext>
 8003604:	f04f 0000 	mov.w	r0, #0
 8003608:	f380 8811 	msr	BASEPRI, r0
 800360c:	bc09      	pop	{r0, r3}
 800360e:	6819      	ldr	r1, [r3, #0]
 8003610:	6808      	ldr	r0, [r1, #0]
 8003612:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003616:	f01e 0f10 	tst.w	lr, #16
 800361a:	bf08      	it	eq
 800361c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003620:	f380 8809 	msr	PSP, r0
 8003624:	f3bf 8f6f 	isb	sy
 8003628:	4770      	bx	lr
 800362a:	bf00      	nop
 800362c:	f3af 8000 	nop.w

08003630 <pxCurrentTCBConst>:
 8003630:	200006fc 	.word	0x200006fc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003634:	bf00      	nop
 8003636:	bf00      	nop

08003638 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b082      	sub	sp, #8
 800363c:	af00      	add	r7, sp, #0
	__asm volatile
 800363e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003642:	f383 8811 	msr	BASEPRI, r3
 8003646:	f3bf 8f6f 	isb	sy
 800364a:	f3bf 8f4f 	dsb	sy
 800364e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003650:	f7fe ff28 	bl	80024a4 <xTaskIncrementTick>
 8003654:	4603      	mov	r3, r0
 8003656:	2b00      	cmp	r3, #0
 8003658:	d003      	beq.n	8003662 <xPortSysTickHandler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800365a:	4b06      	ldr	r3, [pc, #24]	; (8003674 <xPortSysTickHandler+0x3c>)
 800365c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003660:	601a      	str	r2, [r3, #0]
 8003662:	2300      	movs	r3, #0
 8003664:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800366c:	bf00      	nop
 800366e:	3708      	adds	r7, #8
 8003670:	46bd      	mov	sp, r7
 8003672:	bd80      	pop	{r7, pc}
 8003674:	e000ed04 	.word	0xe000ed04

08003678 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8003678:	b480      	push	{r7}
 800367a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800367c:	4b0b      	ldr	r3, [pc, #44]	; (80036ac <vPortSetupTimerInterrupt+0x34>)
 800367e:	2200      	movs	r2, #0
 8003680:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003682:	4b0b      	ldr	r3, [pc, #44]	; (80036b0 <vPortSetupTimerInterrupt+0x38>)
 8003684:	2200      	movs	r2, #0
 8003686:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003688:	4b0a      	ldr	r3, [pc, #40]	; (80036b4 <vPortSetupTimerInterrupt+0x3c>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a0a      	ldr	r2, [pc, #40]	; (80036b8 <vPortSetupTimerInterrupt+0x40>)
 800368e:	fba2 2303 	umull	r2, r3, r2, r3
 8003692:	099b      	lsrs	r3, r3, #6
 8003694:	4a09      	ldr	r2, [pc, #36]	; (80036bc <vPortSetupTimerInterrupt+0x44>)
 8003696:	3b01      	subs	r3, #1
 8003698:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800369a:	4b04      	ldr	r3, [pc, #16]	; (80036ac <vPortSetupTimerInterrupt+0x34>)
 800369c:	2207      	movs	r2, #7
 800369e:	601a      	str	r2, [r3, #0]
}
 80036a0:	bf00      	nop
 80036a2:	46bd      	mov	sp, r7
 80036a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a8:	4770      	bx	lr
 80036aa:	bf00      	nop
 80036ac:	e000e010 	.word	0xe000e010
 80036b0:	e000e018 	.word	0xe000e018
 80036b4:	20000000 	.word	0x20000000
 80036b8:	10624dd3 	.word	0x10624dd3
 80036bc:	e000e014 	.word	0xe000e014

080036c0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80036c0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80036d0 <vPortEnableVFP+0x10>
 80036c4:	6801      	ldr	r1, [r0, #0]
 80036c6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80036ca:	6001      	str	r1, [r0, #0]
 80036cc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80036ce:	bf00      	nop
 80036d0:	e000ed88 	.word	0xe000ed88

080036d4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80036d4:	b480      	push	{r7}
 80036d6:	b085      	sub	sp, #20
 80036d8:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80036da:	f3ef 8305 	mrs	r3, IPSR
 80036de:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	2b0f      	cmp	r3, #15
 80036e4:	d913      	bls.n	800370e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80036e6:	4a16      	ldr	r2, [pc, #88]	; (8003740 <vPortValidateInterruptPriority+0x6c>)
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	4413      	add	r3, r2
 80036ec:	781b      	ldrb	r3, [r3, #0]
 80036ee:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80036f0:	4b14      	ldr	r3, [pc, #80]	; (8003744 <vPortValidateInterruptPriority+0x70>)
 80036f2:	781b      	ldrb	r3, [r3, #0]
 80036f4:	7afa      	ldrb	r2, [r7, #11]
 80036f6:	429a      	cmp	r2, r3
 80036f8:	d209      	bcs.n	800370e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 80036fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036fe:	f383 8811 	msr	BASEPRI, r3
 8003702:	f3bf 8f6f 	isb	sy
 8003706:	f3bf 8f4f 	dsb	sy
 800370a:	607b      	str	r3, [r7, #4]
 800370c:	e7fe      	b.n	800370c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800370e:	4b0e      	ldr	r3, [pc, #56]	; (8003748 <vPortValidateInterruptPriority+0x74>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003716:	4b0d      	ldr	r3, [pc, #52]	; (800374c <vPortValidateInterruptPriority+0x78>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	429a      	cmp	r2, r3
 800371c:	d909      	bls.n	8003732 <vPortValidateInterruptPriority+0x5e>
 800371e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003722:	f383 8811 	msr	BASEPRI, r3
 8003726:	f3bf 8f6f 	isb	sy
 800372a:	f3bf 8f4f 	dsb	sy
 800372e:	603b      	str	r3, [r7, #0]
 8003730:	e7fe      	b.n	8003730 <vPortValidateInterruptPriority+0x5c>
	}
 8003732:	bf00      	nop
 8003734:	3714      	adds	r7, #20
 8003736:	46bd      	mov	sp, r7
 8003738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373c:	4770      	bx	lr
 800373e:	bf00      	nop
 8003740:	e000e3f0 	.word	0xe000e3f0
 8003744:	20000904 	.word	0x20000904
 8003748:	e000ed0c 	.word	0xe000ed0c
 800374c:	20000908 	.word	0x20000908

08003750 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b08a      	sub	sp, #40	; 0x28
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003758:	2300      	movs	r3, #0
 800375a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800375c:	f7fe fde8 	bl	8002330 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8003760:	4b59      	ldr	r3, [pc, #356]	; (80038c8 <pvPortMalloc+0x178>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d101      	bne.n	800376c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003768:	f000 f910 	bl	800398c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800376c:	4b57      	ldr	r3, [pc, #348]	; (80038cc <pvPortMalloc+0x17c>)
 800376e:	681a      	ldr	r2, [r3, #0]
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	4013      	ands	r3, r2
 8003774:	2b00      	cmp	r3, #0
 8003776:	f040 808c 	bne.w	8003892 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d01c      	beq.n	80037ba <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8003780:	2208      	movs	r2, #8
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	4413      	add	r3, r2
 8003786:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	f003 0307 	and.w	r3, r3, #7
 800378e:	2b00      	cmp	r3, #0
 8003790:	d013      	beq.n	80037ba <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	f023 0307 	bic.w	r3, r3, #7
 8003798:	3308      	adds	r3, #8
 800379a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	f003 0307 	and.w	r3, r3, #7
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d009      	beq.n	80037ba <pvPortMalloc+0x6a>
 80037a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037aa:	f383 8811 	msr	BASEPRI, r3
 80037ae:	f3bf 8f6f 	isb	sy
 80037b2:	f3bf 8f4f 	dsb	sy
 80037b6:	617b      	str	r3, [r7, #20]
 80037b8:	e7fe      	b.n	80037b8 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d068      	beq.n	8003892 <pvPortMalloc+0x142>
 80037c0:	4b43      	ldr	r3, [pc, #268]	; (80038d0 <pvPortMalloc+0x180>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	687a      	ldr	r2, [r7, #4]
 80037c6:	429a      	cmp	r2, r3
 80037c8:	d863      	bhi.n	8003892 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80037ca:	4b42      	ldr	r3, [pc, #264]	; (80038d4 <pvPortMalloc+0x184>)
 80037cc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80037ce:	4b41      	ldr	r3, [pc, #260]	; (80038d4 <pvPortMalloc+0x184>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80037d4:	e004      	b.n	80037e0 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 80037d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037d8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80037da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80037e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037e2:	685b      	ldr	r3, [r3, #4]
 80037e4:	687a      	ldr	r2, [r7, #4]
 80037e6:	429a      	cmp	r2, r3
 80037e8:	d903      	bls.n	80037f2 <pvPortMalloc+0xa2>
 80037ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d1f1      	bne.n	80037d6 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80037f2:	4b35      	ldr	r3, [pc, #212]	; (80038c8 <pvPortMalloc+0x178>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037f8:	429a      	cmp	r2, r3
 80037fa:	d04a      	beq.n	8003892 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80037fc:	6a3b      	ldr	r3, [r7, #32]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	2208      	movs	r2, #8
 8003802:	4413      	add	r3, r2
 8003804:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003806:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003808:	681a      	ldr	r2, [r3, #0]
 800380a:	6a3b      	ldr	r3, [r7, #32]
 800380c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800380e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003810:	685a      	ldr	r2, [r3, #4]
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	1ad2      	subs	r2, r2, r3
 8003816:	2308      	movs	r3, #8
 8003818:	005b      	lsls	r3, r3, #1
 800381a:	429a      	cmp	r2, r3
 800381c:	d91e      	bls.n	800385c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800381e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	4413      	add	r3, r2
 8003824:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003826:	69bb      	ldr	r3, [r7, #24]
 8003828:	f003 0307 	and.w	r3, r3, #7
 800382c:	2b00      	cmp	r3, #0
 800382e:	d009      	beq.n	8003844 <pvPortMalloc+0xf4>
 8003830:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003834:	f383 8811 	msr	BASEPRI, r3
 8003838:	f3bf 8f6f 	isb	sy
 800383c:	f3bf 8f4f 	dsb	sy
 8003840:	613b      	str	r3, [r7, #16]
 8003842:	e7fe      	b.n	8003842 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003846:	685a      	ldr	r2, [r3, #4]
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	1ad2      	subs	r2, r2, r3
 800384c:	69bb      	ldr	r3, [r7, #24]
 800384e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003850:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003852:	687a      	ldr	r2, [r7, #4]
 8003854:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003856:	69b8      	ldr	r0, [r7, #24]
 8003858:	f000 f8fa 	bl	8003a50 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800385c:	4b1c      	ldr	r3, [pc, #112]	; (80038d0 <pvPortMalloc+0x180>)
 800385e:	681a      	ldr	r2, [r3, #0]
 8003860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	1ad3      	subs	r3, r2, r3
 8003866:	4a1a      	ldr	r2, [pc, #104]	; (80038d0 <pvPortMalloc+0x180>)
 8003868:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800386a:	4b19      	ldr	r3, [pc, #100]	; (80038d0 <pvPortMalloc+0x180>)
 800386c:	681a      	ldr	r2, [r3, #0]
 800386e:	4b1a      	ldr	r3, [pc, #104]	; (80038d8 <pvPortMalloc+0x188>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	429a      	cmp	r2, r3
 8003874:	d203      	bcs.n	800387e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003876:	4b16      	ldr	r3, [pc, #88]	; (80038d0 <pvPortMalloc+0x180>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	4a17      	ldr	r2, [pc, #92]	; (80038d8 <pvPortMalloc+0x188>)
 800387c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800387e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003880:	685a      	ldr	r2, [r3, #4]
 8003882:	4b12      	ldr	r3, [pc, #72]	; (80038cc <pvPortMalloc+0x17c>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	431a      	orrs	r2, r3
 8003888:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800388a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800388c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800388e:	2200      	movs	r2, #0
 8003890:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8003892:	f7fe fd5b 	bl	800234c <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 8003896:	69fb      	ldr	r3, [r7, #28]
 8003898:	2b00      	cmp	r3, #0
 800389a:	d101      	bne.n	80038a0 <pvPortMalloc+0x150>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 800389c:	f7fd fd8f 	bl	80013be <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80038a0:	69fb      	ldr	r3, [r7, #28]
 80038a2:	f003 0307 	and.w	r3, r3, #7
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d009      	beq.n	80038be <pvPortMalloc+0x16e>
 80038aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038ae:	f383 8811 	msr	BASEPRI, r3
 80038b2:	f3bf 8f6f 	isb	sy
 80038b6:	f3bf 8f4f 	dsb	sy
 80038ba:	60fb      	str	r3, [r7, #12]
 80038bc:	e7fe      	b.n	80038bc <pvPortMalloc+0x16c>
	return pvReturn;
 80038be:	69fb      	ldr	r3, [r7, #28]
}
 80038c0:	4618      	mov	r0, r3
 80038c2:	3728      	adds	r7, #40	; 0x28
 80038c4:	46bd      	mov	sp, r7
 80038c6:	bd80      	pop	{r7, pc}
 80038c8:	20013514 	.word	0x20013514
 80038cc:	20013520 	.word	0x20013520
 80038d0:	20013518 	.word	0x20013518
 80038d4:	2001350c 	.word	0x2001350c
 80038d8:	2001351c 	.word	0x2001351c

080038dc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b086      	sub	sp, #24
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d046      	beq.n	800397c <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80038ee:	2308      	movs	r3, #8
 80038f0:	425b      	negs	r3, r3
 80038f2:	697a      	ldr	r2, [r7, #20]
 80038f4:	4413      	add	r3, r2
 80038f6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80038f8:	697b      	ldr	r3, [r7, #20]
 80038fa:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80038fc:	693b      	ldr	r3, [r7, #16]
 80038fe:	685a      	ldr	r2, [r3, #4]
 8003900:	4b20      	ldr	r3, [pc, #128]	; (8003984 <vPortFree+0xa8>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4013      	ands	r3, r2
 8003906:	2b00      	cmp	r3, #0
 8003908:	d109      	bne.n	800391e <vPortFree+0x42>
 800390a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800390e:	f383 8811 	msr	BASEPRI, r3
 8003912:	f3bf 8f6f 	isb	sy
 8003916:	f3bf 8f4f 	dsb	sy
 800391a:	60fb      	str	r3, [r7, #12]
 800391c:	e7fe      	b.n	800391c <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800391e:	693b      	ldr	r3, [r7, #16]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	2b00      	cmp	r3, #0
 8003924:	d009      	beq.n	800393a <vPortFree+0x5e>
 8003926:	f04f 0350 	mov.w	r3, #80	; 0x50
 800392a:	f383 8811 	msr	BASEPRI, r3
 800392e:	f3bf 8f6f 	isb	sy
 8003932:	f3bf 8f4f 	dsb	sy
 8003936:	60bb      	str	r3, [r7, #8]
 8003938:	e7fe      	b.n	8003938 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800393a:	693b      	ldr	r3, [r7, #16]
 800393c:	685a      	ldr	r2, [r3, #4]
 800393e:	4b11      	ldr	r3, [pc, #68]	; (8003984 <vPortFree+0xa8>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4013      	ands	r3, r2
 8003944:	2b00      	cmp	r3, #0
 8003946:	d019      	beq.n	800397c <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8003948:	693b      	ldr	r3, [r7, #16]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d115      	bne.n	800397c <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003950:	693b      	ldr	r3, [r7, #16]
 8003952:	685a      	ldr	r2, [r3, #4]
 8003954:	4b0b      	ldr	r3, [pc, #44]	; (8003984 <vPortFree+0xa8>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	43db      	mvns	r3, r3
 800395a:	401a      	ands	r2, r3
 800395c:	693b      	ldr	r3, [r7, #16]
 800395e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8003960:	f7fe fce6 	bl	8002330 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8003964:	693b      	ldr	r3, [r7, #16]
 8003966:	685a      	ldr	r2, [r3, #4]
 8003968:	4b07      	ldr	r3, [pc, #28]	; (8003988 <vPortFree+0xac>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4413      	add	r3, r2
 800396e:	4a06      	ldr	r2, [pc, #24]	; (8003988 <vPortFree+0xac>)
 8003970:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003972:	6938      	ldr	r0, [r7, #16]
 8003974:	f000 f86c 	bl	8003a50 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8003978:	f7fe fce8 	bl	800234c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800397c:	bf00      	nop
 800397e:	3718      	adds	r7, #24
 8003980:	46bd      	mov	sp, r7
 8003982:	bd80      	pop	{r7, pc}
 8003984:	20013520 	.word	0x20013520
 8003988:	20013518 	.word	0x20013518

0800398c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800398c:	b480      	push	{r7}
 800398e:	b085      	sub	sp, #20
 8003990:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003992:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 8003996:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8003998:	4b27      	ldr	r3, [pc, #156]	; (8003a38 <prvHeapInit+0xac>)
 800399a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	f003 0307 	and.w	r3, r3, #7
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d00c      	beq.n	80039c0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	3307      	adds	r3, #7
 80039aa:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	f023 0307 	bic.w	r3, r3, #7
 80039b2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80039b4:	68ba      	ldr	r2, [r7, #8]
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	1ad3      	subs	r3, r2, r3
 80039ba:	4a1f      	ldr	r2, [pc, #124]	; (8003a38 <prvHeapInit+0xac>)
 80039bc:	4413      	add	r3, r2
 80039be:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80039c4:	4a1d      	ldr	r2, [pc, #116]	; (8003a3c <prvHeapInit+0xb0>)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80039ca:	4b1c      	ldr	r3, [pc, #112]	; (8003a3c <prvHeapInit+0xb0>)
 80039cc:	2200      	movs	r2, #0
 80039ce:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	68ba      	ldr	r2, [r7, #8]
 80039d4:	4413      	add	r3, r2
 80039d6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80039d8:	2208      	movs	r2, #8
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	1a9b      	subs	r3, r3, r2
 80039de:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	f023 0307 	bic.w	r3, r3, #7
 80039e6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	4a15      	ldr	r2, [pc, #84]	; (8003a40 <prvHeapInit+0xb4>)
 80039ec:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80039ee:	4b14      	ldr	r3, [pc, #80]	; (8003a40 <prvHeapInit+0xb4>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	2200      	movs	r2, #0
 80039f4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80039f6:	4b12      	ldr	r3, [pc, #72]	; (8003a40 <prvHeapInit+0xb4>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	2200      	movs	r2, #0
 80039fc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	68fa      	ldr	r2, [r7, #12]
 8003a06:	1ad2      	subs	r2, r2, r3
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003a0c:	4b0c      	ldr	r3, [pc, #48]	; (8003a40 <prvHeapInit+0xb4>)
 8003a0e:	681a      	ldr	r2, [r3, #0]
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	4a0a      	ldr	r2, [pc, #40]	; (8003a44 <prvHeapInit+0xb8>)
 8003a1a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	685b      	ldr	r3, [r3, #4]
 8003a20:	4a09      	ldr	r2, [pc, #36]	; (8003a48 <prvHeapInit+0xbc>)
 8003a22:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003a24:	4b09      	ldr	r3, [pc, #36]	; (8003a4c <prvHeapInit+0xc0>)
 8003a26:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003a2a:	601a      	str	r2, [r3, #0]
}
 8003a2c:	bf00      	nop
 8003a2e:	3714      	adds	r7, #20
 8003a30:	46bd      	mov	sp, r7
 8003a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a36:	4770      	bx	lr
 8003a38:	2000090c 	.word	0x2000090c
 8003a3c:	2001350c 	.word	0x2001350c
 8003a40:	20013514 	.word	0x20013514
 8003a44:	2001351c 	.word	0x2001351c
 8003a48:	20013518 	.word	0x20013518
 8003a4c:	20013520 	.word	0x20013520

08003a50 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8003a50:	b480      	push	{r7}
 8003a52:	b085      	sub	sp, #20
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003a58:	4b28      	ldr	r3, [pc, #160]	; (8003afc <prvInsertBlockIntoFreeList+0xac>)
 8003a5a:	60fb      	str	r3, [r7, #12]
 8003a5c:	e002      	b.n	8003a64 <prvInsertBlockIntoFreeList+0x14>
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	60fb      	str	r3, [r7, #12]
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	687a      	ldr	r2, [r7, #4]
 8003a6a:	429a      	cmp	r2, r3
 8003a6c:	d8f7      	bhi.n	8003a5e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	68ba      	ldr	r2, [r7, #8]
 8003a78:	4413      	add	r3, r2
 8003a7a:	687a      	ldr	r2, [r7, #4]
 8003a7c:	429a      	cmp	r2, r3
 8003a7e:	d108      	bne.n	8003a92 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	685a      	ldr	r2, [r3, #4]
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	685b      	ldr	r3, [r3, #4]
 8003a88:	441a      	add	r2, r3
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	68ba      	ldr	r2, [r7, #8]
 8003a9c:	441a      	add	r2, r3
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	429a      	cmp	r2, r3
 8003aa4:	d118      	bne.n	8003ad8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681a      	ldr	r2, [r3, #0]
 8003aaa:	4b15      	ldr	r3, [pc, #84]	; (8003b00 <prvInsertBlockIntoFreeList+0xb0>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	429a      	cmp	r2, r3
 8003ab0:	d00d      	beq.n	8003ace <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	685a      	ldr	r2, [r3, #4]
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	441a      	add	r2, r3
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	681a      	ldr	r2, [r3, #0]
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	601a      	str	r2, [r3, #0]
 8003acc:	e008      	b.n	8003ae0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8003ace:	4b0c      	ldr	r3, [pc, #48]	; (8003b00 <prvInsertBlockIntoFreeList+0xb0>)
 8003ad0:	681a      	ldr	r2, [r3, #0]
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	601a      	str	r2, [r3, #0]
 8003ad6:	e003      	b.n	8003ae0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681a      	ldr	r2, [r3, #0]
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8003ae0:	68fa      	ldr	r2, [r7, #12]
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	429a      	cmp	r2, r3
 8003ae6:	d002      	beq.n	8003aee <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	687a      	ldr	r2, [r7, #4]
 8003aec:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003aee:	bf00      	nop
 8003af0:	3714      	adds	r7, #20
 8003af2:	46bd      	mov	sp, r7
 8003af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af8:	4770      	bx	lr
 8003afa:	bf00      	nop
 8003afc:	2001350c 	.word	0x2001350c
 8003b00:	20013514 	.word	0x20013514

08003b04 <__libc_init_array>:
 8003b04:	b570      	push	{r4, r5, r6, lr}
 8003b06:	4e0d      	ldr	r6, [pc, #52]	; (8003b3c <__libc_init_array+0x38>)
 8003b08:	4c0d      	ldr	r4, [pc, #52]	; (8003b40 <__libc_init_array+0x3c>)
 8003b0a:	1ba4      	subs	r4, r4, r6
 8003b0c:	10a4      	asrs	r4, r4, #2
 8003b0e:	2500      	movs	r5, #0
 8003b10:	42a5      	cmp	r5, r4
 8003b12:	d109      	bne.n	8003b28 <__libc_init_array+0x24>
 8003b14:	4e0b      	ldr	r6, [pc, #44]	; (8003b44 <__libc_init_array+0x40>)
 8003b16:	4c0c      	ldr	r4, [pc, #48]	; (8003b48 <__libc_init_array+0x44>)
 8003b18:	f000 f82c 	bl	8003b74 <_init>
 8003b1c:	1ba4      	subs	r4, r4, r6
 8003b1e:	10a4      	asrs	r4, r4, #2
 8003b20:	2500      	movs	r5, #0
 8003b22:	42a5      	cmp	r5, r4
 8003b24:	d105      	bne.n	8003b32 <__libc_init_array+0x2e>
 8003b26:	bd70      	pop	{r4, r5, r6, pc}
 8003b28:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003b2c:	4798      	blx	r3
 8003b2e:	3501      	adds	r5, #1
 8003b30:	e7ee      	b.n	8003b10 <__libc_init_array+0xc>
 8003b32:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003b36:	4798      	blx	r3
 8003b38:	3501      	adds	r5, #1
 8003b3a:	e7f2      	b.n	8003b22 <__libc_init_array+0x1e>
 8003b3c:	08003bcc 	.word	0x08003bcc
 8003b40:	08003bcc 	.word	0x08003bcc
 8003b44:	08003bcc 	.word	0x08003bcc
 8003b48:	08003bd0 	.word	0x08003bd0

08003b4c <memcpy>:
 8003b4c:	b510      	push	{r4, lr}
 8003b4e:	1e43      	subs	r3, r0, #1
 8003b50:	440a      	add	r2, r1
 8003b52:	4291      	cmp	r1, r2
 8003b54:	d100      	bne.n	8003b58 <memcpy+0xc>
 8003b56:	bd10      	pop	{r4, pc}
 8003b58:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003b5c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003b60:	e7f7      	b.n	8003b52 <memcpy+0x6>

08003b62 <memset>:
 8003b62:	4402      	add	r2, r0
 8003b64:	4603      	mov	r3, r0
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d100      	bne.n	8003b6c <memset+0xa>
 8003b6a:	4770      	bx	lr
 8003b6c:	f803 1b01 	strb.w	r1, [r3], #1
 8003b70:	e7f9      	b.n	8003b66 <memset+0x4>
	...

08003b74 <_init>:
 8003b74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b76:	bf00      	nop
 8003b78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b7a:	bc08      	pop	{r3}
 8003b7c:	469e      	mov	lr, r3
 8003b7e:	4770      	bx	lr

08003b80 <_fini>:
 8003b80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b82:	bf00      	nop
 8003b84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b86:	bc08      	pop	{r3}
 8003b88:	469e      	mov	lr, r3
 8003b8a:	4770      	bx	lr
