#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-518-g94d9d1951)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55680ceb4fe0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55680ceb5de0 .scope module, "tb_cpu" "tb_cpu" 3 4;
 .timescale -9 -10;
v0x55680cf0c470_0 .var "clk", 0 0;
v0x55680cf0c510_0 .var/i "i", 31 0;
o0x7f6cb6c3ba98 .functor BUFZ 1, c4<z>; HiZ drive
v0x55680cf0c5b0_0 .net "rst", 0 0, o0x7f6cb6c3ba98;  0 drivers
S_0x55680cebd420 .scope module, "cpu_INSTANCE" "cpu" 3 8, 4 22 0, S_0x55680ceb5de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v0x55680cf067c0_0 .net "clk", 0 0, v0x55680cf0c470_0;  1 drivers
v0x55680cf06880_0 .net "ex_alu_a_in_rs1_or_pc", 0 0, v0x55680cef3f80_0;  1 drivers
v0x55680cf06990_0 .net "ex_alu_b_in_rs2Data_or_imm32_or_4", 1 0, v0x55680cef4020_0;  1 drivers
v0x55680cf06a80_0 .net "ex_alu_opt", 4 0, v0x55680cef4110_0;  1 drivers
v0x55680cf06b70_0 .net "ex_alu_out", 31 0, v0x55680cea56a0_0;  1 drivers
v0x55680cf06cd0_0 .net "ex_branch_enable", 0 0, v0x55680cee2450_0;  1 drivers
v0x55680cf06dc0_0 .net "ex_imm_32", 31 0, v0x55680cef4200_0;  1 drivers
v0x55680cf06e80_0 .net "ex_inAluA", 31 0, L_0x55680cf1ede0;  1 drivers
v0x55680cf06f90_0 .net "ex_inAluB", 31 0, L_0x55680cf1f2b0;  1 drivers
v0x55680cf07050_0 .net "ex_load_ram_flag", 2 0, v0x55680cef4310_0;  1 drivers
v0x55680cf07110_0 .net "ex_pc", 31 0, v0x55680cef4420_0;  1 drivers
v0x55680cf071d0_0 .net "ex_pc_add_imm_32", 31 0, v0x55680ceff070_0;  1 drivers
v0x55680cf072e0_0 .net "ex_pc_condition", 1 0, v0x55680cef4500_0;  1 drivers
v0x55680cf073f0_0 .net "ex_rd_addr", 4 0, v0x55680cef45c0_0;  1 drivers
v0x55680cf074b0_0 .net "ex_rs1_addr", 4 0, v0x55680cef46f0_0;  1 drivers
v0x55680cf075c0_0 .net "ex_rs1_data", 31 0, v0x55680cef47b0_0;  1 drivers
v0x55680cf076d0_0 .net "ex_rs1_data_add_imm_32_for_pc", 31 0, v0x55680ceff310_0;  1 drivers
v0x55680cf078f0_0 .net "ex_rs2_addr", 4 0, v0x55680cef4870_0;  1 drivers
v0x55680cf079b0_0 .net "ex_rs2_data", 31 0, v0x55680cef4980_0;  1 drivers
v0x55680cf07ac0_0 .net "ex_true_rs1_data", 31 0, L_0x55680cf1e5a0;  1 drivers
v0x55680cf07b80_0 .net "ex_true_rs2_data", 31 0, L_0x55680cf1ea30;  1 drivers
v0x55680cf07c40_0 .net "ex_wb_aluOut_or_memOut", 0 0, v0x55680cef4a60_0;  1 drivers
v0x55680cf07d30_0 .net "ex_write_ram_flag", 1 0, v0x55680cef4b00_0;  1 drivers
v0x55680cf07e40_0 .net "ex_write_reg_enable", 0 0, v0x55680cef4ba0_0;  1 drivers
v0x55680cf07f30_0 .net "flush", 0 0, v0x55680cefd1a0_0;  1 drivers
v0x55680cf07fd0_0 .net "forwardA", 1 0, v0x55680cef2790_0;  1 drivers
v0x55680cf08090_0 .net "forwardB", 1 0, v0x55680cef2890_0;  1 drivers
v0x55680cf081a0_0 .net "forwardC", 0 0, v0x55680cef2b20_0;  1 drivers
v0x55680cf08290_0 .net "id_alu_a_in_rs1_or_pc", 0 0, v0x55680cea83b0_0;  1 drivers
v0x55680cf08380_0 .net "id_alu_b_in_rs2Data_or_imm32_or_4", 1 0, v0x55680cec6cd0_0;  1 drivers
v0x55680cf08490_0 .net "id_alu_opt", 4 0, v0x55680ceefcf0_0;  1 drivers
v0x55680cf085a0_0 .net "id_func3", 2 0, L_0x55680cf0cb90;  1 drivers
v0x55680cf086b0_0 .net "id_func7", 6 0, L_0x55680cf0cd40;  1 drivers
v0x55680cf089d0_0 .net "id_imm_32", 31 0, v0x55680cef78d0_0;  1 drivers
v0x55680cf08ae0_0 .net "id_instr", 31 0, v0x55680cef6f80_0;  1 drivers
v0x55680cf08ba0_0 .net "id_load_ram_flag", 2 0, v0x55680ceeff70_0;  1 drivers
v0x55680cf08cb0_0 .net "id_opcode", 6 0, L_0x55680cf0c880;  1 drivers
v0x55680cf08dc0_0 .net "id_pc", 31 0, v0x55680cef7020_0;  1 drivers
v0x55680cf08ed0_0 .net "id_pc_condition", 1 0, v0x55680cef0130_0;  1 drivers
v0x55680cf08fe0_0 .net "id_rd_addr", 4 0, L_0x55680cf0ca60;  1 drivers
v0x55680cf090a0_0 .net "id_rs1_addr", 4 0, L_0x55680cf0c920;  1 drivers
v0x55680cf091f0_0 .net "id_rs1_data", 31 0, L_0x55680cf1db70;  1 drivers
v0x55680cf092b0_0 .net "id_rs2_addr", 4 0, L_0x55680cf0c9c0;  1 drivers
v0x55680cf09400_0 .net "id_rs2_data", 31 0, L_0x55680cf1e060;  1 drivers
v0x55680cf094c0_0 .net "id_wb_aluOut_or_memOut", 0 0, v0x55680cef0210_0;  1 drivers
v0x55680cf095b0_0 .net "id_write_ram_flag", 1 0, v0x55680cef02d0_0;  1 drivers
v0x55680cf096c0_0 .net "id_write_reg_enable", 0 0, v0x55680cef03b0_0;  1 drivers
v0x55680cf097b0_0 .net "if_instr", 31 0, v0x55680cf063e0_0;  1 drivers
v0x55680cf098c0_0 .net "if_next_pc", 31 0, v0x55680cefd270_0;  1 drivers
v0x55680cf099d0_0 .net "if_pc", 31 0, v0x55680cefe730_0;  1 drivers
v0x55680cf09b20_0 .net "if_pc_add_4", 31 0, v0x55680cefde70_0;  1 drivers
v0x55680cf09be0_0 .net "me_alu_out", 31 0, v0x55680cef1610_0;  1 drivers
v0x55680cf09ca0_0 .net "me_branch_enable", 0 0, v0x55680cef16f0_0;  1 drivers
v0x55680cf09d90_0 .net "me_load_ram_flag", 2 0, v0x55680cef17b0_0;  1 drivers
v0x55680cf09ea0_0 .net "me_pc_add_imm_32", 31 0, v0x55680cef1890_0;  1 drivers
v0x55680cf09fb0_0 .net "me_pc_condition", 1 0, v0x55680cef1970_0;  1 drivers
v0x55680cf0a0c0_0 .net "me_ram_out", 31 0, v0x55680cf01980_0;  1 drivers
v0x55680cf0a1d0_0 .net "me_rd_addr", 4 0, v0x55680cef1a50_0;  1 drivers
v0x55680cf0a290_0 .net "me_rs1_data_add_imm_32_for_pc", 31 0, v0x55680cef1b30_0;  1 drivers
v0x55680cf0a3a0_0 .net "me_rs2_addr", 4 0, v0x55680cef1c10_0;  1 drivers
o0x7f6cb6c3dc88 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55680cf0a4b0_0 .net "me_rs2_data", 31 0, o0x7f6cb6c3dc88;  0 drivers
RS_0x7f6cb6c3b9d8 .resolv tri, v0x55680cef1cf0_0, L_0x55680cf1f730;
v0x55680cf0a570_0 .net8 "me_true_rs2_data", 31 0, RS_0x7f6cb6c3b9d8;  2 drivers
v0x55680cf0a610_0 .net "me_wb_aluOut_or_memOut", 0 0, v0x55680cef1dd0_0;  1 drivers
v0x55680cf0a700_0 .net "me_write_ram_flag", 1 0, v0x55680cef1e90_0;  1 drivers
v0x55680cf0a810_0 .net "me_write_reg_enable", 0 0, v0x55680cef1f70_0;  1 drivers
v0x55680cf0acc0_0 .net "pause", 0 0, v0x55680cef36e0_0;  1 drivers
v0x55680cf0adf0_0 .net "pc_from_rom_ready", 0 0, v0x55680cf06690_0;  1 drivers
v0x55680cf0ae90_0 .net "pc_rom_addr", 31 0, L_0x55680cf0c6f0;  1 drivers
v0x55680cf0af30_0 .net "ram_0", 31 0, L_0x55680cf1f930;  1 drivers
v0x55680cf0afd0_0 .net "ram_1", 31 0, L_0x55680cf1f9f0;  1 drivers
v0x55680cf0b070_0 .net "ram_2", 31 0, L_0x55680cf1fab0;  1 drivers
v0x55680cf0b110_0 .net "ram_3", 31 0, L_0x55680cf1fb70;  1 drivers
v0x55680cf0b1b0_0 .net "ram_4", 31 0, L_0x55680cf1fc30;  1 drivers
v0x55680cf0b250_0 .net "ram_5", 31 0, L_0x55680cf1fcf0;  1 drivers
v0x55680cf0b2f0_0 .net "ram_6", 31 0, L_0x55680cf1fdf0;  1 drivers
v0x55680cf0b390_0 .net "ram_7", 31 0, L_0x55680cf1feb0;  1 drivers
v0x55680cf0b430_0 .net "ram_8", 31 0, L_0x55680cf1ffc0;  1 drivers
v0x55680cf0b4d0_0 .net "reg_0", 31 0, L_0x55680cee45c0;  1 drivers
v0x55680cf0b570_0 .net "reg_1", 31 0, L_0x55680cea42f0;  1 drivers
v0x55680cf0b610_0 .net "reg_10", 31 0, L_0x55680cf0d350;  1 drivers
v0x55680cf0b6b0_0 .net "reg_11", 31 0, L_0x55680cf0d3c0;  1 drivers
v0x55680cf0b750_0 .net "reg_12", 31 0, L_0x55680cf0d4f0;  1 drivers
v0x55680cf0b7f0_0 .net "reg_13", 31 0, L_0x55680cf0d5b0;  1 drivers
v0x55680cf0b890_0 .net "reg_14", 31 0, L_0x55680cf0d480;  1 drivers
v0x55680cf0b930_0 .net "reg_15", 31 0, L_0x55680cf0d740;  1 drivers
v0x55680cf0b9d0_0 .net "reg_2", 31 0, L_0x55680cee2340;  1 drivers
v0x55680cf0ba70_0 .net "reg_3", 31 0, L_0x55680cea82a0;  1 drivers
v0x55680cf0bb10_0 .net "reg_4", 31 0, L_0x55680cec6bc0;  1 drivers
v0x55680cf0bbb0_0 .net "reg_5", 31 0, L_0x55680ce54f10;  1 drivers
v0x55680cf0bc50_0 .net "reg_6", 31 0, L_0x55680cf0cfa0;  1 drivers
v0x55680cf0bcf0_0 .net "reg_7", 31 0, L_0x55680cf0d060;  1 drivers
v0x55680cf0bd90_0 .net "reg_8", 31 0, L_0x55680cf0d170;  1 drivers
v0x55680cf0be30_0 .net "reg_9", 31 0, L_0x55680cf0d230;  1 drivers
v0x55680cf0bed0_0 .net "rst", 0 0, o0x7f6cb6c3ba98;  alias, 0 drivers
v0x55680cf0bf70_0 .net "wb_alu_out", 31 0, v0x55680cef84c0_0;  1 drivers
v0x55680cf0c060_0 .net "wb_ram_out", 31 0, v0x55680cef8580_0;  1 drivers
v0x55680cf0c150_0 .net "wb_rd_addr", 4 0, v0x55680cef86f0_0;  1 drivers
v0x55680cf0c240_0 .net "wb_rd_write_data", 31 0, L_0x55680cf202b0;  1 drivers
v0x55680cf0c2e0_0 .net "wb_wb_aluOut_or_memOut", 0 0, v0x55680cef87b0_0;  1 drivers
v0x55680cf0c3d0_0 .net "wb_write_reg_enable", 0 0, v0x55680cef8850_0;  1 drivers
S_0x55680ceb56c0 .scope module, "ALU_INSTANCE" "alu" 4 368, 5 1 0, S_0x55680cebd420;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "alu_opt";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "alu_out";
    .port_info 4 /OUTPUT 1 "branch_enable";
v0x55680cea7650_0 .net "a", 31 0, L_0x55680cf1ede0;  alias, 1 drivers
v0x55680cee4690_0 .net "alu_opt", 4 0, v0x55680cef4110_0;  alias, 1 drivers
v0x55680cea56a0_0 .var "alu_out", 31 0;
v0x55680cea4400_0 .net "b", 31 0, L_0x55680cf1f2b0;  alias, 1 drivers
v0x55680cee2450_0 .var "branch_enable", 0 0;
E_0x55680ce279c0 .event anyedge, v0x55680cee4690_0, v0x55680cea7650_0, v0x55680cea4400_0;
S_0x55680ceefaa0 .scope module, "CONTROLLER_INSTANCE" "controller" 4 213, 6 1 0, S_0x55680cebd420;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "func3";
    .port_info 2 /INPUT 7 "func7";
    .port_info 3 /OUTPUT 5 "alu_opt";
    .port_info 4 /OUTPUT 1 "alu_a_in_rs1_or_pc";
    .port_info 5 /OUTPUT 2 "alu_b_in_rs2Data_or_imm32_or_4";
    .port_info 6 /OUTPUT 1 "write_reg_enable";
    .port_info 7 /OUTPUT 2 "write_ram_flag";
    .port_info 8 /OUTPUT 1 "wb_aluOut_or_memOut";
    .port_info 9 /OUTPUT 3 "load_ram_flag";
    .port_info 10 /OUTPUT 2 "pc_condition";
v0x55680cea83b0_0 .var "alu_a_in_rs1_or_pc", 0 0;
v0x55680cec6cd0_0 .var "alu_b_in_rs2Data_or_imm32_or_4", 1 0;
v0x55680ceefcf0_0 .var "alu_opt", 4 0;
v0x55680ceefdb0_0 .net "func3", 2 0, L_0x55680cf0cb90;  alias, 1 drivers
v0x55680ceefe90_0 .net "func7", 6 0, L_0x55680cf0cd40;  alias, 1 drivers
v0x55680ceeff70_0 .var "load_ram_flag", 2 0;
v0x55680cef0050_0 .net "opcode", 6 0, L_0x55680cf0c880;  alias, 1 drivers
v0x55680cef0130_0 .var "pc_condition", 1 0;
v0x55680cef0210_0 .var "wb_aluOut_or_memOut", 0 0;
v0x55680cef02d0_0 .var "write_ram_flag", 1 0;
v0x55680cef03b0_0 .var "write_reg_enable", 0 0;
E_0x55680ce27540 .event anyedge, v0x55680cef0050_0, v0x55680ceefdb0_0, v0x55680ceefe90_0;
S_0x55680cef05d0 .scope module, "EX_ME" "ex_me" 4 396, 7 1 0, S_0x55680cebd420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "ex_write_reg_enable";
    .port_info 4 /INPUT 1 "ex_wb_aluOut_or_memOut";
    .port_info 5 /INPUT 2 "ex_write_ram_flag";
    .port_info 6 /INPUT 3 "ex_load_ram_flag";
    .port_info 7 /INPUT 2 "ex_pc_condition";
    .port_info 8 /INPUT 1 "ex_branch_enable";
    .port_info 9 /INPUT 32 "ex_pc_add_imm_32";
    .port_info 10 /INPUT 32 "ex_rs1_data_add_imm_32_for_pc";
    .port_info 11 /INPUT 32 "ex_alu_out";
    .port_info 12 /INPUT 32 "ex_rs2_data";
    .port_info 13 /INPUT 5 "ex_rd_addr";
    .port_info 14 /INPUT 5 "ex_rs2_addr";
    .port_info 15 /OUTPUT 1 "me_write_reg_enable";
    .port_info 16 /OUTPUT 1 "me_wb_aluOut_or_memOut";
    .port_info 17 /OUTPUT 2 "me_write_ram_flag";
    .port_info 18 /OUTPUT 3 "me_load_ram_flag";
    .port_info 19 /OUTPUT 2 "me_pc_condition";
    .port_info 20 /OUTPUT 1 "me_branch_enable";
    .port_info 21 /OUTPUT 32 "me_alu_out";
    .port_info 22 /OUTPUT 32 "me_pc_add_imm_32";
    .port_info 23 /OUTPUT 32 "me_rs1_data_add_imm_32_for_pc";
    .port_info 24 /OUTPUT 32 "me_rs2_data";
    .port_info 25 /OUTPUT 5 "me_rd_addr";
    .port_info 26 /OUTPUT 5 "me_rs2_addr";
v0x55680cef0af0_0 .net "clk", 0 0, v0x55680cf0c470_0;  alias, 1 drivers
v0x55680cef0bd0_0 .net "ex_alu_out", 31 0, v0x55680cea56a0_0;  alias, 1 drivers
v0x55680cef0c90_0 .net "ex_branch_enable", 0 0, v0x55680cee2450_0;  alias, 1 drivers
v0x55680cef0d30_0 .net "ex_load_ram_flag", 2 0, v0x55680cef4310_0;  alias, 1 drivers
v0x55680cef0dd0_0 .net "ex_pc_add_imm_32", 31 0, v0x55680ceff070_0;  alias, 1 drivers
v0x55680cef0e90_0 .net "ex_pc_condition", 1 0, v0x55680cef4500_0;  alias, 1 drivers
v0x55680cef0f70_0 .net "ex_rd_addr", 4 0, v0x55680cef45c0_0;  alias, 1 drivers
v0x55680cef1050_0 .net "ex_rs1_data_add_imm_32_for_pc", 31 0, v0x55680ceff310_0;  alias, 1 drivers
v0x55680cef1130_0 .net "ex_rs2_addr", 4 0, v0x55680cef4870_0;  alias, 1 drivers
v0x55680cef1210_0 .net "ex_rs2_data", 31 0, L_0x55680cf1ea30;  alias, 1 drivers
v0x55680cef12f0_0 .net "ex_wb_aluOut_or_memOut", 0 0, v0x55680cef4a60_0;  alias, 1 drivers
v0x55680cef13b0_0 .net "ex_write_ram_flag", 1 0, v0x55680cef4b00_0;  alias, 1 drivers
v0x55680cef1490_0 .net "ex_write_reg_enable", 0 0, v0x55680cef4ba0_0;  alias, 1 drivers
v0x55680cef1550_0 .net "flush", 0 0, v0x55680cefd1a0_0;  alias, 1 drivers
v0x55680cef1610_0 .var "me_alu_out", 31 0;
v0x55680cef16f0_0 .var "me_branch_enable", 0 0;
v0x55680cef17b0_0 .var "me_load_ram_flag", 2 0;
v0x55680cef1890_0 .var "me_pc_add_imm_32", 31 0;
v0x55680cef1970_0 .var "me_pc_condition", 1 0;
v0x55680cef1a50_0 .var "me_rd_addr", 4 0;
v0x55680cef1b30_0 .var "me_rs1_data_add_imm_32_for_pc", 31 0;
v0x55680cef1c10_0 .var "me_rs2_addr", 4 0;
v0x55680cef1cf0_0 .var "me_rs2_data", 31 0;
v0x55680cef1dd0_0 .var "me_wb_aluOut_or_memOut", 0 0;
v0x55680cef1e90_0 .var "me_write_ram_flag", 1 0;
v0x55680cef1f70_0 .var "me_write_reg_enable", 0 0;
v0x55680cef2030_0 .net "rst", 0 0, o0x7f6cb6c3ba98;  alias, 0 drivers
E_0x55680ce27ce0 .event posedge, v0x55680cef0af0_0;
S_0x55680cef2450 .scope module, "FORWARD_UNIT" "forward_unit" 4 377, 8 1 0, S_0x55680cebd420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "me_write_reg_enable";
    .port_info 1 /INPUT 1 "wb_write_reg_enable";
    .port_info 2 /INPUT 5 "me_rd_addr";
    .port_info 3 /INPUT 5 "wb_rd_addr";
    .port_info 4 /INPUT 5 "ex_rs1_addr";
    .port_info 5 /INPUT 5 "ex_rs2_addr";
    .port_info 6 /INPUT 5 "me_rs2_addr";
    .port_info 7 /OUTPUT 2 "ex_forwardA";
    .port_info 8 /OUTPUT 2 "ex_forwardB";
    .port_info 9 /OUTPUT 1 "me_forwardC";
v0x55680cef2790_0 .var "ex_forwardA", 1 0;
v0x55680cef2890_0 .var "ex_forwardB", 1 0;
v0x55680cef2970_0 .net "ex_rs1_addr", 4 0, v0x55680cef46f0_0;  alias, 1 drivers
v0x55680cef2a30_0 .net "ex_rs2_addr", 4 0, v0x55680cef4870_0;  alias, 1 drivers
v0x55680cef2b20_0 .var "me_forwardC", 0 0;
v0x55680cef2bc0_0 .net "me_rd_addr", 4 0, v0x55680cef1a50_0;  alias, 1 drivers
v0x55680cef2c80_0 .net "me_rs2_addr", 4 0, v0x55680cef1c10_0;  alias, 1 drivers
v0x55680cef2d50_0 .net "me_write_reg_enable", 0 0, v0x55680cef1f70_0;  alias, 1 drivers
v0x55680cef2e20_0 .net "wb_rd_addr", 4 0, v0x55680cef86f0_0;  alias, 1 drivers
v0x55680cef2ec0_0 .net "wb_write_reg_enable", 0 0, v0x55680cef8850_0;  alias, 1 drivers
E_0x55680cdc90b0/0 .event anyedge, v0x55680cef2ec0_0, v0x55680cef2e20_0, v0x55680cef2970_0, v0x55680cef1130_0;
E_0x55680cdc90b0/1 .event anyedge, v0x55680cef1f70_0, v0x55680cef1a50_0, v0x55680cef1c10_0;
E_0x55680cdc90b0 .event/or E_0x55680cdc90b0/0, E_0x55680cdc90b0/1;
S_0x55680cef30c0 .scope module, "HAZARD_DETECTION_UNIT" "hazard_detection_unit" 4 265, 9 1 0, S_0x55680cebd420;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "ex_load_ram_flag";
    .port_info 1 /INPUT 5 "ex_rd_addr";
    .port_info 2 /INPUT 5 "id_rs1_addr";
    .port_info 3 /INPUT 5 "id_rs2_addr";
    .port_info 4 /OUTPUT 1 "pause";
v0x55680cef3350_0 .net "ex_load_ram_flag", 2 0, v0x55680cef4310_0;  alias, 1 drivers
v0x55680cef3460_0 .net "ex_rd_addr", 4 0, v0x55680cef45c0_0;  alias, 1 drivers
v0x55680cef3530_0 .net "id_rs1_addr", 4 0, L_0x55680cf0c920;  alias, 1 drivers
v0x55680cef3600_0 .net "id_rs2_addr", 4 0, L_0x55680cf0c9c0;  alias, 1 drivers
v0x55680cef36e0_0 .var "pause", 0 0;
E_0x55680cee74c0 .event anyedge, v0x55680cef0d30_0, v0x55680cef0f70_0, v0x55680cef3530_0, v0x55680cef3600_0;
S_0x55680cef3890 .scope module, "ID_EX_INSTANCE" "id_ex" 4 279, 10 1 0, S_0x55680cebd420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "pause";
    .port_info 4 /INPUT 5 "id_alu_opt";
    .port_info 5 /INPUT 1 "id_wb_aluOut_or_memOut";
    .port_info 6 /INPUT 1 "id_alu_a_in_rs1_or_pc";
    .port_info 7 /INPUT 2 "id_alu_b_in_rs2Data_or_imm32_or_4";
    .port_info 8 /INPUT 1 "id_write_reg_enable";
    .port_info 9 /INPUT 2 "id_write_ram_flag";
    .port_info 10 /INPUT 3 "id_load_ram_flag";
    .port_info 11 /INPUT 2 "id_pc_condition";
    .port_info 12 /INPUT 32 "id_pc";
    .port_info 13 /INPUT 5 "id_rd_addr";
    .port_info 14 /INPUT 5 "id_rs1_addr";
    .port_info 15 /INPUT 5 "id_rs2_addr";
    .port_info 16 /INPUT 32 "id_imm_32";
    .port_info 17 /INPUT 32 "id_rs1_data";
    .port_info 18 /INPUT 32 "id_rs2_data";
    .port_info 19 /OUTPUT 5 "ex_alu_opt";
    .port_info 20 /OUTPUT 1 "ex_alu_a_in_rs1_or_pc";
    .port_info 21 /OUTPUT 2 "ex_alu_b_in_rs2Data_or_imm32_or_4";
    .port_info 22 /OUTPUT 1 "ex_write_reg_enable";
    .port_info 23 /OUTPUT 2 "ex_write_ram_flag";
    .port_info 24 /OUTPUT 1 "ex_wb_aluOut_or_memOut";
    .port_info 25 /OUTPUT 3 "ex_load_ram_flag";
    .port_info 26 /OUTPUT 2 "ex_pc_condition";
    .port_info 27 /OUTPUT 32 "ex_pc";
    .port_info 28 /OUTPUT 5 "ex_rd_addr";
    .port_info 29 /OUTPUT 5 "ex_rs1_addr";
    .port_info 30 /OUTPUT 5 "ex_rs2_addr";
    .port_info 31 /OUTPUT 32 "ex_imm_32";
    .port_info 32 /OUTPUT 32 "ex_rs1_data";
    .port_info 33 /OUTPUT 32 "ex_rs2_data";
v0x55680cef3ec0_0 .net "clk", 0 0, v0x55680cf0c470_0;  alias, 1 drivers
v0x55680cef3f80_0 .var "ex_alu_a_in_rs1_or_pc", 0 0;
v0x55680cef4020_0 .var "ex_alu_b_in_rs2Data_or_imm32_or_4", 1 0;
v0x55680cef4110_0 .var "ex_alu_opt", 4 0;
v0x55680cef4200_0 .var "ex_imm_32", 31 0;
v0x55680cef4310_0 .var "ex_load_ram_flag", 2 0;
v0x55680cef4420_0 .var "ex_pc", 31 0;
v0x55680cef4500_0 .var "ex_pc_condition", 1 0;
v0x55680cef45c0_0 .var "ex_rd_addr", 4 0;
v0x55680cef46f0_0 .var "ex_rs1_addr", 4 0;
v0x55680cef47b0_0 .var "ex_rs1_data", 31 0;
v0x55680cef4870_0 .var "ex_rs2_addr", 4 0;
v0x55680cef4980_0 .var "ex_rs2_data", 31 0;
v0x55680cef4a60_0 .var "ex_wb_aluOut_or_memOut", 0 0;
v0x55680cef4b00_0 .var "ex_write_ram_flag", 1 0;
v0x55680cef4ba0_0 .var "ex_write_reg_enable", 0 0;
v0x55680cef4c70_0 .net "flush", 0 0, v0x55680cefd1a0_0;  alias, 1 drivers
v0x55680cef4d40_0 .net "id_alu_a_in_rs1_or_pc", 0 0, v0x55680cea83b0_0;  alias, 1 drivers
v0x55680cef4e10_0 .net "id_alu_b_in_rs2Data_or_imm32_or_4", 1 0, v0x55680cec6cd0_0;  alias, 1 drivers
v0x55680cef4ee0_0 .net "id_alu_opt", 4 0, v0x55680ceefcf0_0;  alias, 1 drivers
v0x55680cef4fb0_0 .net "id_imm_32", 31 0, v0x55680cef78d0_0;  alias, 1 drivers
v0x55680cef5050_0 .net "id_load_ram_flag", 2 0, v0x55680ceeff70_0;  alias, 1 drivers
v0x55680cef5120_0 .net "id_pc", 31 0, v0x55680cef7020_0;  alias, 1 drivers
v0x55680cef51c0_0 .net "id_pc_condition", 1 0, v0x55680cef0130_0;  alias, 1 drivers
v0x55680cef52b0_0 .net "id_rd_addr", 4 0, L_0x55680cf0ca60;  alias, 1 drivers
v0x55680cef5370_0 .net "id_rs1_addr", 4 0, L_0x55680cf0c920;  alias, 1 drivers
v0x55680cef5460_0 .net "id_rs1_data", 31 0, L_0x55680cf1db70;  alias, 1 drivers
v0x55680cef5520_0 .net "id_rs2_addr", 4 0, L_0x55680cf0c9c0;  alias, 1 drivers
v0x55680cef5610_0 .net "id_rs2_data", 31 0, L_0x55680cf1e060;  alias, 1 drivers
v0x55680cef56d0_0 .net "id_wb_aluOut_or_memOut", 0 0, v0x55680cef0210_0;  alias, 1 drivers
v0x55680cef57a0_0 .net "id_write_ram_flag", 1 0, v0x55680cef02d0_0;  alias, 1 drivers
v0x55680cef5870_0 .net "id_write_reg_enable", 0 0, v0x55680cef03b0_0;  alias, 1 drivers
v0x55680cef5940_0 .net "pause", 0 0, v0x55680cef36e0_0;  alias, 1 drivers
v0x55680cef5c20_0 .net "rst", 0 0, o0x7f6cb6c3ba98;  alias, 0 drivers
S_0x55680cef60b0 .scope module, "ID_INSTANCE" "id" 4 199, 11 1 0, S_0x55680cebd420;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 3 "func3";
    .port_info 3 /OUTPUT 7 "func7";
    .port_info 4 /OUTPUT 5 "rd_addr";
    .port_info 5 /OUTPUT 5 "rs1_addr";
    .port_info 6 /OUTPUT 5 "rs2_addr";
v0x55680cef6380_0 .net "func3", 2 0, L_0x55680cf0cb90;  alias, 1 drivers
v0x55680cef6490_0 .net "func7", 6 0, L_0x55680cf0cd40;  alias, 1 drivers
v0x55680cef6560_0 .net "instr", 31 0, v0x55680cef6f80_0;  alias, 1 drivers
v0x55680cef6630_0 .net "opcode", 6 0, L_0x55680cf0c880;  alias, 1 drivers
v0x55680cef6720_0 .net "rd_addr", 4 0, L_0x55680cf0ca60;  alias, 1 drivers
v0x55680cef6810_0 .net "rs1_addr", 4 0, L_0x55680cf0c920;  alias, 1 drivers
v0x55680cef6900_0 .net "rs2_addr", 4 0, L_0x55680cf0c9c0;  alias, 1 drivers
L_0x55680cf0c880 .part v0x55680cef6f80_0, 0, 7;
L_0x55680cf0c920 .part v0x55680cef6f80_0, 15, 5;
L_0x55680cf0c9c0 .part v0x55680cef6f80_0, 20, 5;
L_0x55680cf0ca60 .part v0x55680cef6f80_0, 7, 5;
L_0x55680cf0cb90 .part v0x55680cef6f80_0, 12, 3;
L_0x55680cf0cd40 .part v0x55680cef6f80_0, 25, 7;
S_0x55680cef6b30 .scope module, "IF_ID_INSTANCE" "if_id" 4 185, 12 1 0, S_0x55680cebd420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pause";
    .port_info 3 /INPUT 1 "flush";
    .port_info 4 /INPUT 32 "if_pc";
    .port_info 5 /INPUT 32 "if_instr";
    .port_info 6 /INPUT 1 "pc_from_rom_ready";
    .port_info 7 /OUTPUT 32 "id_pc";
    .port_info 8 /OUTPUT 32 "id_instr";
v0x55680cef6d60_0 .net "clk", 0 0, v0x55680cf0c470_0;  alias, 1 drivers
v0x55680cef6e70_0 .net "flush", 0 0, v0x55680cefd1a0_0;  alias, 1 drivers
v0x55680cef6f80_0 .var "id_instr", 31 0;
v0x55680cef7020_0 .var "id_pc", 31 0;
v0x55680cef70c0_0 .net "if_instr", 31 0, v0x55680cf063e0_0;  alias, 1 drivers
v0x55680cef71b0_0 .net "if_pc", 31 0, v0x55680cefe730_0;  alias, 1 drivers
v0x55680cef7290_0 .net "pause", 0 0, v0x55680cef36e0_0;  alias, 1 drivers
o0x7f6cb6c3cea8 .functor BUFZ 1, c4<z>; HiZ drive
v0x55680cef7380_0 .net "pc_from_rom_ready", 0 0, o0x7f6cb6c3cea8;  0 drivers
v0x55680cef7440_0 .net "rst", 0 0, o0x7f6cb6c3ba98;  alias, 0 drivers
S_0x55680cef7650 .scope module, "IMM_INSTANCE" "imm_gen" 4 259, 13 1 0, S_0x55680cebd420;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm_32";
v0x55680cef78d0_0 .var "imm_32", 31 0;
v0x55680cef79b0_0 .net "instr", 31 0, v0x55680cef6f80_0;  alias, 1 drivers
v0x55680cef7aa0_0 .net "opcode", 6 0, L_0x55680cf1e240;  1 drivers
E_0x55680cee7500 .event anyedge, v0x55680cef7aa0_0, v0x55680cef6560_0;
L_0x55680cf1e240 .part v0x55680cef6f80_0, 0, 7;
S_0x55680cef7bc0 .scope module, "ME_WB" "me_wb" 4 467, 14 1 0, S_0x55680cebd420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "me_wb_aluOut_or_memOut";
    .port_info 3 /INPUT 1 "me_write_reg_enable";
    .port_info 4 /INPUT 32 "me_ram_out";
    .port_info 5 /INPUT 32 "me_alu_out";
    .port_info 6 /INPUT 5 "me_rd_addr";
    .port_info 7 /OUTPUT 1 "wb_wb_aluOut_or_memOut";
    .port_info 8 /OUTPUT 1 "wb_write_reg_enable";
    .port_info 9 /OUTPUT 32 "wb_ram_out";
    .port_info 10 /OUTPUT 32 "wb_alu_out";
    .port_info 11 /OUTPUT 5 "wb_rd_addr";
v0x55680cef7f30_0 .net "clk", 0 0, v0x55680cf0c470_0;  alias, 1 drivers
v0x55680cef7fd0_0 .net "me_alu_out", 31 0, v0x55680cef1610_0;  alias, 1 drivers
v0x55680cef8090_0 .net "me_ram_out", 31 0, v0x55680cf01980_0;  alias, 1 drivers
v0x55680cef8130_0 .net "me_rd_addr", 4 0, v0x55680cef1a50_0;  alias, 1 drivers
v0x55680cef8240_0 .net "me_wb_aluOut_or_memOut", 0 0, v0x55680cef1dd0_0;  alias, 1 drivers
v0x55680cef8330_0 .net "me_write_reg_enable", 0 0, v0x55680cef1f70_0;  alias, 1 drivers
v0x55680cef8420_0 .net "rst", 0 0, o0x7f6cb6c3ba98;  alias, 0 drivers
v0x55680cef84c0_0 .var "wb_alu_out", 31 0;
v0x55680cef8580_0 .var "wb_ram_out", 31 0;
v0x55680cef86f0_0 .var "wb_rd_addr", 4 0;
v0x55680cef87b0_0 .var "wb_wb_aluOut_or_memOut", 0 0;
v0x55680cef8850_0 .var "wb_write_reg_enable", 0 0;
S_0x55680cef8a50 .scope module, "MUX_ALU_A_INSTANCE" "mux_2" 4 341, 15 1 0, S_0x55680cebd420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "signal";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "out";
v0x55680cef8c70_0 .net *"_ivl_0", 31 0, L_0x55680cf1ebb0;  1 drivers
L_0x7f6cb6bf2330 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55680cef8d70_0 .net *"_ivl_3", 30 0, L_0x7f6cb6bf2330;  1 drivers
L_0x7f6cb6bf2378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55680cef8e50_0 .net/2u *"_ivl_4", 31 0, L_0x7f6cb6bf2378;  1 drivers
v0x55680cef8f40_0 .net *"_ivl_6", 0 0, L_0x55680cf1eca0;  1 drivers
v0x55680cef9000_0 .net "a", 31 0, L_0x55680cf1e5a0;  alias, 1 drivers
v0x55680cef9130_0 .net "b", 31 0, v0x55680cef4420_0;  alias, 1 drivers
v0x55680cef91f0_0 .net "out", 31 0, L_0x55680cf1ede0;  alias, 1 drivers
v0x55680cef92c0_0 .net "signal", 0 0, v0x55680cef3f80_0;  alias, 1 drivers
L_0x55680cf1ebb0 .concat [ 1 31 0 0], v0x55680cef3f80_0, L_0x7f6cb6bf2330;
L_0x55680cf1eca0 .cmp/eq 32, L_0x55680cf1ebb0, L_0x7f6cb6bf2378;
L_0x55680cf1ede0 .functor MUXZ 32, v0x55680cef4420_0, L_0x55680cf1e5a0, L_0x55680cf1eca0, C4<>;
S_0x55680cef9400 .scope module, "MUX_ALU_B_INSTANCE" "mux_3" 4 349, 16 1 0, S_0x55680cebd420;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "signal";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 32 "c";
    .port_info 4 /OUTPUT 32 "out";
L_0x7f6cb6bf23c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55680cef9690_0 .net/2u *"_ivl_0", 1 0, L_0x7f6cb6bf23c0;  1 drivers
v0x55680cef9790_0 .net *"_ivl_2", 0 0, L_0x55680cf1ef60;  1 drivers
L_0x7f6cb6bf2408 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55680cef9850_0 .net/2u *"_ivl_4", 1 0, L_0x7f6cb6bf2408;  1 drivers
v0x55680cef9940_0 .net *"_ivl_6", 0 0, L_0x55680cf1f000;  1 drivers
v0x55680cef9a00_0 .net *"_ivl_8", 31 0, L_0x55680cf1f130;  1 drivers
v0x55680cef9b30_0 .net "a", 31 0, L_0x55680cf1ea30;  alias, 1 drivers
v0x55680cef9bf0_0 .net "b", 31 0, v0x55680cef4200_0;  alias, 1 drivers
L_0x7f6cb6bf2450 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55680cef9cc0_0 .net "c", 31 0, L_0x7f6cb6bf2450;  1 drivers
v0x55680cef9d80_0 .net "out", 31 0, L_0x55680cf1f2b0;  alias, 1 drivers
v0x55680cef9f00_0 .net "signal", 1 0, v0x55680cef4020_0;  alias, 1 drivers
L_0x55680cf1ef60 .cmp/eq 2, v0x55680cef4020_0, L_0x7f6cb6bf23c0;
L_0x55680cf1f000 .cmp/eq 2, v0x55680cef4020_0, L_0x7f6cb6bf2408;
L_0x55680cf1f130 .functor MUXZ 32, L_0x7f6cb6bf2450, v0x55680cef4200_0, L_0x55680cf1f000, C4<>;
L_0x55680cf1f2b0 .functor MUXZ 32, L_0x55680cf1f130, L_0x55680cf1ea30, L_0x55680cf1ef60, C4<>;
S_0x55680cefa080 .scope module, "MUX_FORWARD_A" "mux_3" 4 320, 16 1 0, S_0x55680cebd420;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "signal";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 32 "c";
    .port_info 4 /OUTPUT 32 "out";
L_0x7f6cb6bf2210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55680cefa2c0_0 .net/2u *"_ivl_0", 1 0, L_0x7f6cb6bf2210;  1 drivers
v0x55680cefa3c0_0 .net *"_ivl_2", 0 0, L_0x55680cf1e2e0;  1 drivers
L_0x7f6cb6bf2258 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55680cefa480_0 .net/2u *"_ivl_4", 1 0, L_0x7f6cb6bf2258;  1 drivers
v0x55680cefa570_0 .net *"_ivl_6", 0 0, L_0x55680cf1e3d0;  1 drivers
v0x55680cefa630_0 .net *"_ivl_8", 31 0, L_0x55680cf1e500;  1 drivers
v0x55680cefa760_0 .net "a", 31 0, v0x55680cef47b0_0;  alias, 1 drivers
v0x55680cefa820_0 .net "b", 31 0, v0x55680cef1610_0;  alias, 1 drivers
v0x55680cefa910_0 .net "c", 31 0, L_0x55680cf202b0;  alias, 1 drivers
v0x55680cefa9f0_0 .net "out", 31 0, L_0x55680cf1e5a0;  alias, 1 drivers
v0x55680cefab40_0 .net "signal", 1 0, v0x55680cef2790_0;  alias, 1 drivers
L_0x55680cf1e2e0 .cmp/eq 2, v0x55680cef2790_0, L_0x7f6cb6bf2210;
L_0x55680cf1e3d0 .cmp/eq 2, v0x55680cef2790_0, L_0x7f6cb6bf2258;
L_0x55680cf1e500 .functor MUXZ 32, L_0x55680cf202b0, v0x55680cef1610_0, L_0x55680cf1e3d0, C4<>;
L_0x55680cf1e5a0 .functor MUXZ 32, L_0x55680cf1e500, v0x55680cef47b0_0, L_0x55680cf1e2e0, C4<>;
S_0x55680cefacc0 .scope module, "MUX_FORWARD_B" "mux_3" 4 330, 16 1 0, S_0x55680cebd420;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "signal";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 32 "c";
    .port_info 4 /OUTPUT 32 "out";
L_0x7f6cb6bf22a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55680cefaf00_0 .net/2u *"_ivl_0", 1 0, L_0x7f6cb6bf22a0;  1 drivers
v0x55680cefb000_0 .net *"_ivl_2", 0 0, L_0x55680cf1e720;  1 drivers
L_0x7f6cb6bf22e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55680cefb0c0_0 .net/2u *"_ivl_4", 1 0, L_0x7f6cb6bf22e8;  1 drivers
v0x55680cefb1b0_0 .net *"_ivl_6", 0 0, L_0x55680cf1e810;  1 drivers
v0x55680cefb270_0 .net *"_ivl_8", 31 0, L_0x55680cf1e940;  1 drivers
v0x55680cefb3a0_0 .net "a", 31 0, v0x55680cef4980_0;  alias, 1 drivers
v0x55680cefb460_0 .net "b", 31 0, v0x55680cef1610_0;  alias, 1 drivers
v0x55680cefb500_0 .net "c", 31 0, L_0x55680cf202b0;  alias, 1 drivers
v0x55680cefb5f0_0 .net "out", 31 0, L_0x55680cf1ea30;  alias, 1 drivers
v0x55680cefb720_0 .net "signal", 1 0, v0x55680cef2890_0;  alias, 1 drivers
L_0x55680cf1e720 .cmp/eq 2, v0x55680cef2890_0, L_0x7f6cb6bf22a0;
L_0x55680cf1e810 .cmp/eq 2, v0x55680cef2890_0, L_0x7f6cb6bf22e8;
L_0x55680cf1e940 .functor MUXZ 32, L_0x55680cf202b0, v0x55680cef1610_0, L_0x55680cf1e810, C4<>;
L_0x55680cf1ea30 .functor MUXZ 32, L_0x55680cf1e940, v0x55680cef4980_0, L_0x55680cf1e720, C4<>;
S_0x55680cefb890 .scope module, "MUX_ME_INSTANCE" "mux_2" 4 430, 15 1 0, S_0x55680cebd420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "signal";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "out";
v0x55680cefbb00_0 .net *"_ivl_0", 31 0, L_0x55680cf1f3f0;  1 drivers
L_0x7f6cb6bf2498 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55680cefbc00_0 .net *"_ivl_3", 30 0, L_0x7f6cb6bf2498;  1 drivers
L_0x7f6cb6bf24e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55680cefbce0_0 .net/2u *"_ivl_4", 31 0, L_0x7f6cb6bf24e0;  1 drivers
v0x55680cefbdd0_0 .net *"_ivl_6", 0 0, L_0x55680cf1f5f0;  1 drivers
v0x55680cefbe90_0 .net "a", 31 0, o0x7f6cb6c3dc88;  alias, 0 drivers
v0x55680cefbfc0_0 .net "b", 31 0, L_0x55680cf202b0;  alias, 1 drivers
v0x55680cefc0d0_0 .net8 "out", 31 0, RS_0x7f6cb6c3b9d8;  alias, 2 drivers
v0x55680cefc190_0 .net "signal", 0 0, v0x55680cef2b20_0;  alias, 1 drivers
L_0x55680cf1f3f0 .concat [ 1 31 0 0], v0x55680cef2b20_0, L_0x7f6cb6bf2498;
L_0x55680cf1f5f0 .cmp/eq 32, L_0x55680cf1f3f0, L_0x7f6cb6bf24e0;
L_0x55680cf1f730 .functor MUXZ 32, L_0x55680cf202b0, o0x7f6cb6c3dc88, L_0x55680cf1f5f0, C4<>;
S_0x55680cefc2a0 .scope module, "MUX_WB" "mux_2" 4 484, 15 1 0, S_0x55680cebd420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "signal";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "out";
v0x55680cefc510_0 .net *"_ivl_0", 31 0, L_0x55680cf20080;  1 drivers
L_0x7f6cb6bf2528 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55680cefc610_0 .net *"_ivl_3", 30 0, L_0x7f6cb6bf2528;  1 drivers
L_0x7f6cb6bf2570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55680cefc6f0_0 .net/2u *"_ivl_4", 31 0, L_0x7f6cb6bf2570;  1 drivers
v0x55680cefc7e0_0 .net *"_ivl_6", 0 0, L_0x55680cf20170;  1 drivers
v0x55680cefc8a0_0 .net "a", 31 0, v0x55680cef84c0_0;  alias, 1 drivers
v0x55680cefc9b0_0 .net "b", 31 0, v0x55680cef8580_0;  alias, 1 drivers
v0x55680cefca80_0 .net "out", 31 0, L_0x55680cf202b0;  alias, 1 drivers
v0x55680cefcb20_0 .net "signal", 0 0, v0x55680cef87b0_0;  alias, 1 drivers
L_0x55680cf20080 .concat [ 1 31 0 0], v0x55680cef87b0_0, L_0x7f6cb6bf2528;
L_0x55680cf20170 .cmp/eq 32, L_0x55680cf20080, L_0x7f6cb6bf2570;
L_0x55680cf202b0 .functor MUXZ 32, v0x55680cef8580_0, v0x55680cef84c0_0, L_0x55680cf20170, C4<>;
S_0x55680cefcc80 .scope module, "NEXT_PC_INSTANCE" "next_pc" 4 140, 17 1 0, S_0x55680cebd420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "branch_enable";
    .port_info 1 /INPUT 32 "pc";
    .port_info 2 /INPUT 32 "pc_add_imm_32";
    .port_info 3 /INPUT 32 "rs1_data_add_imm_32_for_pc";
    .port_info 4 /INPUT 32 "pc_add_four";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 2 "pc_condition";
    .port_info 8 /OUTPUT 32 "next_pc";
    .port_info 9 /OUTPUT 1 "flush";
v0x55680cefd040_0 .net "branch_enable", 0 0, v0x55680cef16f0_0;  alias, 1 drivers
o0x7f6cb6c3def8 .functor BUFZ 1, c4<z>; HiZ drive
v0x55680cefd100_0 .net "clk", 0 0, o0x7f6cb6c3def8;  0 drivers
v0x55680cefd1a0_0 .var "flush", 0 0;
v0x55680cefd270_0 .var "next_pc", 31 0;
o0x7f6cb6c3df58 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55680cefd330_0 .net "pc", 31 0, o0x7f6cb6c3df58;  0 drivers
v0x55680cefd460_0 .net "pc_add_four", 31 0, v0x55680cefde70_0;  alias, 1 drivers
v0x55680cefd540_0 .net "pc_add_imm_32", 31 0, v0x55680cef1890_0;  alias, 1 drivers
v0x55680cefd600_0 .net "pc_condition", 1 0, v0x55680cef1970_0;  alias, 1 drivers
v0x55680cefd6d0_0 .net "rs1_data_add_imm_32_for_pc", 31 0, v0x55680cef1b30_0;  alias, 1 drivers
o0x7f6cb6c3dfb8 .functor BUFZ 1, c4<z>; HiZ drive
v0x55680cefd7a0_0 .net "rst", 0 0, o0x7f6cb6c3dfb8;  0 drivers
E_0x55680cefcfb0/0 .event anyedge, v0x55680cef1970_0, v0x55680cef16f0_0, v0x55680cefd460_0, v0x55680cef1890_0;
E_0x55680cefcfb0/1 .event anyedge, v0x55680cef1b30_0;
E_0x55680cefcfb0 .event/or E_0x55680cefcfb0/0, E_0x55680cefcfb0/1;
S_0x55680cefd9e0 .scope module, "PC_ADD_4_INSTANCE" "pc_add_four" 4 154, 18 1 0, S_0x55680cebd420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc";
    .port_info 2 /INPUT 1 "pc_from_rom_ready";
    .port_info 3 /OUTPUT 32 "pc_add_four";
v0x55680cefdc30_0 .net "clk", 0 0, v0x55680cf0c470_0;  alias, 1 drivers
v0x55680cefdd80_0 .net "pc", 31 0, v0x55680cefe730_0;  alias, 1 drivers
v0x55680cefde70_0 .var "pc_add_four", 31 0;
v0x55680cefdf70_0 .net "pc_from_rom_ready", 0 0, v0x55680cf06690_0;  alias, 1 drivers
S_0x55680cefe0a0 .scope module, "PC_INSTANCE" "pc" 4 162, 19 1 0, S_0x55680cebd420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "pause";
    .port_info 3 /INPUT 32 "next_pc";
    .port_info 4 /OUTPUT 32 "pc";
    .port_info 5 /OUTPUT 32 "pc_rom_addr";
v0x55680cefe2f0_0 .net *"_ivl_2", 29 0, L_0x55680cf0c650;  1 drivers
L_0x7f6cb6bf2018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55680cefe3f0_0 .net *"_ivl_4", 1 0, L_0x7f6cb6bf2018;  1 drivers
v0x55680cefe4d0_0 .net "clk", 0 0, v0x55680cf0c470_0;  alias, 1 drivers
v0x55680cefe570_0 .net "next_pc", 31 0, v0x55680cefd270_0;  alias, 1 drivers
v0x55680cefe640_0 .net "pause", 0 0, v0x55680cef36e0_0;  alias, 1 drivers
v0x55680cefe730_0 .var "pc", 31 0;
v0x55680cefe820_0 .net "pc_rom_addr", 31 0, L_0x55680cf0c6f0;  alias, 1 drivers
v0x55680cefe900_0 .net "rst", 0 0, o0x7f6cb6c3ba98;  alias, 0 drivers
E_0x55680cefe270 .event posedge, v0x55680cef2030_0;
L_0x55680cf0c650 .part v0x55680cefe730_0, 2, 30;
L_0x55680cf0c6f0 .concat [ 30 2 0 0], L_0x55680cf0c650, L_0x7f6cb6bf2018;
S_0x55680cefeb30 .scope module, "PC_OPERAND_INSTANCE" "pc_operand" 4 359, 20 1 0, S_0x55680cebd420;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "imm_32";
    .port_info 2 /INPUT 32 "rs1_data";
    .port_info 3 /INPUT 1 "pc_from_rom_ready";
    .port_info 4 /OUTPUT 32 "pc_add_imm_32";
    .port_info 5 /OUTPUT 32 "rs1_data_add_imm_32_for_pc";
v0x55680cefee30_0 .net "imm_32", 31 0, v0x55680cef4200_0;  alias, 1 drivers
v0x55680cefef60_0 .net "pc", 31 0, v0x55680cef4420_0;  alias, 1 drivers
v0x55680ceff070_0 .var "pc_add_imm_32", 31 0;
o0x7f6cb6c3e468 .functor BUFZ 1, c4<z>; HiZ drive
v0x55680ceff110_0 .net "pc_from_rom_ready", 0 0, o0x7f6cb6c3e468;  0 drivers
v0x55680ceff1b0_0 .net "rs1_data", 31 0, L_0x55680cf1e5a0;  alias, 1 drivers
v0x55680ceff310_0 .var "rs1_data_add_imm_32_for_pc", 31 0;
E_0x55680cefed90/0 .event anyedge, v0x55680ceff110_0, v0x55680cef4420_0, v0x55680cef4200_0, v0x55680cef9000_0;
E_0x55680cefed90/1 .event anyedge, v0x55680cef0dd0_0, v0x55680cef1050_0;
E_0x55680cefed90 .event/or E_0x55680cefed90/0, E_0x55680cefed90/1;
S_0x55680ceff4b0 .scope module, "RAM_INSTANCE" "ram" 4 439, 21 1 0, S_0x55680cebd420;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "ram_addr";
    .port_info 1 /INPUT 32 "write_ram_data";
    .port_info 2 /INPUT 2 "write_ram_flag";
    .port_info 3 /INPUT 3 "load_ram_flag";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 32 "ram_out";
    .port_info 7 /OUTPUT 32 "ram_0";
    .port_info 8 /OUTPUT 32 "ram_1";
    .port_info 9 /OUTPUT 32 "ram_2";
    .port_info 10 /OUTPUT 32 "ram_3";
    .port_info 11 /OUTPUT 32 "ram_4";
    .port_info 12 /OUTPUT 32 "ram_5";
    .port_info 13 /OUTPUT 32 "ram_6";
    .port_info 14 /OUTPUT 32 "ram_7";
    .port_info 15 /OUTPUT 32 "ram_8";
v0x55680ceffe30_0 .array/port v0x55680ceffe30, 0;
L_0x55680cf1f930 .functor BUFZ 32, v0x55680ceffe30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55680ceffe30_1 .array/port v0x55680ceffe30, 1;
L_0x55680cf1f9f0 .functor BUFZ 32, v0x55680ceffe30_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55680ceffe30_2 .array/port v0x55680ceffe30, 2;
L_0x55680cf1fab0 .functor BUFZ 32, v0x55680ceffe30_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55680ceffe30_3 .array/port v0x55680ceffe30, 3;
L_0x55680cf1fb70 .functor BUFZ 32, v0x55680ceffe30_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55680ceffe30_4 .array/port v0x55680ceffe30, 4;
L_0x55680cf1fc30 .functor BUFZ 32, v0x55680ceffe30_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55680ceffe30_5 .array/port v0x55680ceffe30, 5;
L_0x55680cf1fcf0 .functor BUFZ 32, v0x55680ceffe30_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55680ceffe30_6 .array/port v0x55680ceffe30, 6;
L_0x55680cf1fdf0 .functor BUFZ 32, v0x55680ceffe30_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55680ceffe30_7 .array/port v0x55680ceffe30, 7;
L_0x55680cf1feb0 .functor BUFZ 32, v0x55680ceffe30_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55680ceffe30_8 .array/port v0x55680ceffe30, 8;
L_0x55680cf1ffc0 .functor BUFZ 32, v0x55680ceffe30_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55680ceffd70_0 .net "clk", 0 0, v0x55680cf0c470_0;  alias, 1 drivers
v0x55680ceffe30 .array "data", 0 127, 31 0;
v0x55680cf00ef0_0 .net "load_ram_flag", 2 0, v0x55680cef17b0_0;  alias, 1 drivers
v0x55680cf00f90_0 .net "ram_0", 31 0, L_0x55680cf1f930;  alias, 1 drivers
v0x55680cf01050_0 .net "ram_1", 31 0, L_0x55680cf1f9f0;  alias, 1 drivers
v0x55680cf01180_0 .net "ram_2", 31 0, L_0x55680cf1fab0;  alias, 1 drivers
v0x55680cf01260_0 .net "ram_3", 31 0, L_0x55680cf1fb70;  alias, 1 drivers
v0x55680cf01340_0 .net "ram_4", 31 0, L_0x55680cf1fc30;  alias, 1 drivers
v0x55680cf01420_0 .net "ram_5", 31 0, L_0x55680cf1fcf0;  alias, 1 drivers
v0x55680cf01590_0 .net "ram_6", 31 0, L_0x55680cf1fdf0;  alias, 1 drivers
v0x55680cf01670_0 .net "ram_7", 31 0, L_0x55680cf1feb0;  alias, 1 drivers
v0x55680cf01750_0 .net "ram_8", 31 0, L_0x55680cf1ffc0;  alias, 1 drivers
v0x55680cf01830_0 .net "ram_addr", 31 0, v0x55680cef1610_0;  alias, 1 drivers
v0x55680cf01980_0 .var "ram_out", 31 0;
v0x55680cf01a40_0 .net "rst", 0 0, o0x7f6cb6c3ba98;  alias, 0 drivers
v0x55680cf01ae0_0 .net8 "write_ram_data", 31 0, RS_0x7f6cb6c3b9d8;  alias, 2 drivers
v0x55680cf01b80_0 .net "write_ram_flag", 1 0, v0x55680cef1e90_0;  alias, 1 drivers
E_0x55680cefe230/0 .event anyedge, v0x55680cef17b0_0, v0x55680cef1610_0, v0x55680ceffe30_0, v0x55680ceffe30_1;
E_0x55680cefe230/1 .event anyedge, v0x55680ceffe30_2, v0x55680ceffe30_3, v0x55680ceffe30_4, v0x55680ceffe30_5;
v0x55680ceffe30_9 .array/port v0x55680ceffe30, 9;
E_0x55680cefe230/2 .event anyedge, v0x55680ceffe30_6, v0x55680ceffe30_7, v0x55680ceffe30_8, v0x55680ceffe30_9;
v0x55680ceffe30_10 .array/port v0x55680ceffe30, 10;
v0x55680ceffe30_11 .array/port v0x55680ceffe30, 11;
v0x55680ceffe30_12 .array/port v0x55680ceffe30, 12;
v0x55680ceffe30_13 .array/port v0x55680ceffe30, 13;
E_0x55680cefe230/3 .event anyedge, v0x55680ceffe30_10, v0x55680ceffe30_11, v0x55680ceffe30_12, v0x55680ceffe30_13;
v0x55680ceffe30_14 .array/port v0x55680ceffe30, 14;
v0x55680ceffe30_15 .array/port v0x55680ceffe30, 15;
v0x55680ceffe30_16 .array/port v0x55680ceffe30, 16;
v0x55680ceffe30_17 .array/port v0x55680ceffe30, 17;
E_0x55680cefe230/4 .event anyedge, v0x55680ceffe30_14, v0x55680ceffe30_15, v0x55680ceffe30_16, v0x55680ceffe30_17;
v0x55680ceffe30_18 .array/port v0x55680ceffe30, 18;
v0x55680ceffe30_19 .array/port v0x55680ceffe30, 19;
v0x55680ceffe30_20 .array/port v0x55680ceffe30, 20;
v0x55680ceffe30_21 .array/port v0x55680ceffe30, 21;
E_0x55680cefe230/5 .event anyedge, v0x55680ceffe30_18, v0x55680ceffe30_19, v0x55680ceffe30_20, v0x55680ceffe30_21;
v0x55680ceffe30_22 .array/port v0x55680ceffe30, 22;
v0x55680ceffe30_23 .array/port v0x55680ceffe30, 23;
v0x55680ceffe30_24 .array/port v0x55680ceffe30, 24;
v0x55680ceffe30_25 .array/port v0x55680ceffe30, 25;
E_0x55680cefe230/6 .event anyedge, v0x55680ceffe30_22, v0x55680ceffe30_23, v0x55680ceffe30_24, v0x55680ceffe30_25;
v0x55680ceffe30_26 .array/port v0x55680ceffe30, 26;
v0x55680ceffe30_27 .array/port v0x55680ceffe30, 27;
v0x55680ceffe30_28 .array/port v0x55680ceffe30, 28;
v0x55680ceffe30_29 .array/port v0x55680ceffe30, 29;
E_0x55680cefe230/7 .event anyedge, v0x55680ceffe30_26, v0x55680ceffe30_27, v0x55680ceffe30_28, v0x55680ceffe30_29;
v0x55680ceffe30_30 .array/port v0x55680ceffe30, 30;
v0x55680ceffe30_31 .array/port v0x55680ceffe30, 31;
v0x55680ceffe30_32 .array/port v0x55680ceffe30, 32;
v0x55680ceffe30_33 .array/port v0x55680ceffe30, 33;
E_0x55680cefe230/8 .event anyedge, v0x55680ceffe30_30, v0x55680ceffe30_31, v0x55680ceffe30_32, v0x55680ceffe30_33;
v0x55680ceffe30_34 .array/port v0x55680ceffe30, 34;
v0x55680ceffe30_35 .array/port v0x55680ceffe30, 35;
v0x55680ceffe30_36 .array/port v0x55680ceffe30, 36;
v0x55680ceffe30_37 .array/port v0x55680ceffe30, 37;
E_0x55680cefe230/9 .event anyedge, v0x55680ceffe30_34, v0x55680ceffe30_35, v0x55680ceffe30_36, v0x55680ceffe30_37;
v0x55680ceffe30_38 .array/port v0x55680ceffe30, 38;
v0x55680ceffe30_39 .array/port v0x55680ceffe30, 39;
v0x55680ceffe30_40 .array/port v0x55680ceffe30, 40;
v0x55680ceffe30_41 .array/port v0x55680ceffe30, 41;
E_0x55680cefe230/10 .event anyedge, v0x55680ceffe30_38, v0x55680ceffe30_39, v0x55680ceffe30_40, v0x55680ceffe30_41;
v0x55680ceffe30_42 .array/port v0x55680ceffe30, 42;
v0x55680ceffe30_43 .array/port v0x55680ceffe30, 43;
v0x55680ceffe30_44 .array/port v0x55680ceffe30, 44;
v0x55680ceffe30_45 .array/port v0x55680ceffe30, 45;
E_0x55680cefe230/11 .event anyedge, v0x55680ceffe30_42, v0x55680ceffe30_43, v0x55680ceffe30_44, v0x55680ceffe30_45;
v0x55680ceffe30_46 .array/port v0x55680ceffe30, 46;
v0x55680ceffe30_47 .array/port v0x55680ceffe30, 47;
v0x55680ceffe30_48 .array/port v0x55680ceffe30, 48;
v0x55680ceffe30_49 .array/port v0x55680ceffe30, 49;
E_0x55680cefe230/12 .event anyedge, v0x55680ceffe30_46, v0x55680ceffe30_47, v0x55680ceffe30_48, v0x55680ceffe30_49;
v0x55680ceffe30_50 .array/port v0x55680ceffe30, 50;
v0x55680ceffe30_51 .array/port v0x55680ceffe30, 51;
v0x55680ceffe30_52 .array/port v0x55680ceffe30, 52;
v0x55680ceffe30_53 .array/port v0x55680ceffe30, 53;
E_0x55680cefe230/13 .event anyedge, v0x55680ceffe30_50, v0x55680ceffe30_51, v0x55680ceffe30_52, v0x55680ceffe30_53;
v0x55680ceffe30_54 .array/port v0x55680ceffe30, 54;
v0x55680ceffe30_55 .array/port v0x55680ceffe30, 55;
v0x55680ceffe30_56 .array/port v0x55680ceffe30, 56;
v0x55680ceffe30_57 .array/port v0x55680ceffe30, 57;
E_0x55680cefe230/14 .event anyedge, v0x55680ceffe30_54, v0x55680ceffe30_55, v0x55680ceffe30_56, v0x55680ceffe30_57;
v0x55680ceffe30_58 .array/port v0x55680ceffe30, 58;
v0x55680ceffe30_59 .array/port v0x55680ceffe30, 59;
v0x55680ceffe30_60 .array/port v0x55680ceffe30, 60;
v0x55680ceffe30_61 .array/port v0x55680ceffe30, 61;
E_0x55680cefe230/15 .event anyedge, v0x55680ceffe30_58, v0x55680ceffe30_59, v0x55680ceffe30_60, v0x55680ceffe30_61;
v0x55680ceffe30_62 .array/port v0x55680ceffe30, 62;
v0x55680ceffe30_63 .array/port v0x55680ceffe30, 63;
v0x55680ceffe30_64 .array/port v0x55680ceffe30, 64;
v0x55680ceffe30_65 .array/port v0x55680ceffe30, 65;
E_0x55680cefe230/16 .event anyedge, v0x55680ceffe30_62, v0x55680ceffe30_63, v0x55680ceffe30_64, v0x55680ceffe30_65;
v0x55680ceffe30_66 .array/port v0x55680ceffe30, 66;
v0x55680ceffe30_67 .array/port v0x55680ceffe30, 67;
v0x55680ceffe30_68 .array/port v0x55680ceffe30, 68;
v0x55680ceffe30_69 .array/port v0x55680ceffe30, 69;
E_0x55680cefe230/17 .event anyedge, v0x55680ceffe30_66, v0x55680ceffe30_67, v0x55680ceffe30_68, v0x55680ceffe30_69;
v0x55680ceffe30_70 .array/port v0x55680ceffe30, 70;
v0x55680ceffe30_71 .array/port v0x55680ceffe30, 71;
v0x55680ceffe30_72 .array/port v0x55680ceffe30, 72;
v0x55680ceffe30_73 .array/port v0x55680ceffe30, 73;
E_0x55680cefe230/18 .event anyedge, v0x55680ceffe30_70, v0x55680ceffe30_71, v0x55680ceffe30_72, v0x55680ceffe30_73;
v0x55680ceffe30_74 .array/port v0x55680ceffe30, 74;
v0x55680ceffe30_75 .array/port v0x55680ceffe30, 75;
v0x55680ceffe30_76 .array/port v0x55680ceffe30, 76;
v0x55680ceffe30_77 .array/port v0x55680ceffe30, 77;
E_0x55680cefe230/19 .event anyedge, v0x55680ceffe30_74, v0x55680ceffe30_75, v0x55680ceffe30_76, v0x55680ceffe30_77;
v0x55680ceffe30_78 .array/port v0x55680ceffe30, 78;
v0x55680ceffe30_79 .array/port v0x55680ceffe30, 79;
v0x55680ceffe30_80 .array/port v0x55680ceffe30, 80;
v0x55680ceffe30_81 .array/port v0x55680ceffe30, 81;
E_0x55680cefe230/20 .event anyedge, v0x55680ceffe30_78, v0x55680ceffe30_79, v0x55680ceffe30_80, v0x55680ceffe30_81;
v0x55680ceffe30_82 .array/port v0x55680ceffe30, 82;
v0x55680ceffe30_83 .array/port v0x55680ceffe30, 83;
v0x55680ceffe30_84 .array/port v0x55680ceffe30, 84;
v0x55680ceffe30_85 .array/port v0x55680ceffe30, 85;
E_0x55680cefe230/21 .event anyedge, v0x55680ceffe30_82, v0x55680ceffe30_83, v0x55680ceffe30_84, v0x55680ceffe30_85;
v0x55680ceffe30_86 .array/port v0x55680ceffe30, 86;
v0x55680ceffe30_87 .array/port v0x55680ceffe30, 87;
v0x55680ceffe30_88 .array/port v0x55680ceffe30, 88;
v0x55680ceffe30_89 .array/port v0x55680ceffe30, 89;
E_0x55680cefe230/22 .event anyedge, v0x55680ceffe30_86, v0x55680ceffe30_87, v0x55680ceffe30_88, v0x55680ceffe30_89;
v0x55680ceffe30_90 .array/port v0x55680ceffe30, 90;
v0x55680ceffe30_91 .array/port v0x55680ceffe30, 91;
v0x55680ceffe30_92 .array/port v0x55680ceffe30, 92;
v0x55680ceffe30_93 .array/port v0x55680ceffe30, 93;
E_0x55680cefe230/23 .event anyedge, v0x55680ceffe30_90, v0x55680ceffe30_91, v0x55680ceffe30_92, v0x55680ceffe30_93;
v0x55680ceffe30_94 .array/port v0x55680ceffe30, 94;
v0x55680ceffe30_95 .array/port v0x55680ceffe30, 95;
v0x55680ceffe30_96 .array/port v0x55680ceffe30, 96;
v0x55680ceffe30_97 .array/port v0x55680ceffe30, 97;
E_0x55680cefe230/24 .event anyedge, v0x55680ceffe30_94, v0x55680ceffe30_95, v0x55680ceffe30_96, v0x55680ceffe30_97;
v0x55680ceffe30_98 .array/port v0x55680ceffe30, 98;
v0x55680ceffe30_99 .array/port v0x55680ceffe30, 99;
v0x55680ceffe30_100 .array/port v0x55680ceffe30, 100;
v0x55680ceffe30_101 .array/port v0x55680ceffe30, 101;
E_0x55680cefe230/25 .event anyedge, v0x55680ceffe30_98, v0x55680ceffe30_99, v0x55680ceffe30_100, v0x55680ceffe30_101;
v0x55680ceffe30_102 .array/port v0x55680ceffe30, 102;
v0x55680ceffe30_103 .array/port v0x55680ceffe30, 103;
v0x55680ceffe30_104 .array/port v0x55680ceffe30, 104;
v0x55680ceffe30_105 .array/port v0x55680ceffe30, 105;
E_0x55680cefe230/26 .event anyedge, v0x55680ceffe30_102, v0x55680ceffe30_103, v0x55680ceffe30_104, v0x55680ceffe30_105;
v0x55680ceffe30_106 .array/port v0x55680ceffe30, 106;
v0x55680ceffe30_107 .array/port v0x55680ceffe30, 107;
v0x55680ceffe30_108 .array/port v0x55680ceffe30, 108;
v0x55680ceffe30_109 .array/port v0x55680ceffe30, 109;
E_0x55680cefe230/27 .event anyedge, v0x55680ceffe30_106, v0x55680ceffe30_107, v0x55680ceffe30_108, v0x55680ceffe30_109;
v0x55680ceffe30_110 .array/port v0x55680ceffe30, 110;
v0x55680ceffe30_111 .array/port v0x55680ceffe30, 111;
v0x55680ceffe30_112 .array/port v0x55680ceffe30, 112;
v0x55680ceffe30_113 .array/port v0x55680ceffe30, 113;
E_0x55680cefe230/28 .event anyedge, v0x55680ceffe30_110, v0x55680ceffe30_111, v0x55680ceffe30_112, v0x55680ceffe30_113;
v0x55680ceffe30_114 .array/port v0x55680ceffe30, 114;
v0x55680ceffe30_115 .array/port v0x55680ceffe30, 115;
v0x55680ceffe30_116 .array/port v0x55680ceffe30, 116;
v0x55680ceffe30_117 .array/port v0x55680ceffe30, 117;
E_0x55680cefe230/29 .event anyedge, v0x55680ceffe30_114, v0x55680ceffe30_115, v0x55680ceffe30_116, v0x55680ceffe30_117;
v0x55680ceffe30_118 .array/port v0x55680ceffe30, 118;
v0x55680ceffe30_119 .array/port v0x55680ceffe30, 119;
v0x55680ceffe30_120 .array/port v0x55680ceffe30, 120;
v0x55680ceffe30_121 .array/port v0x55680ceffe30, 121;
E_0x55680cefe230/30 .event anyedge, v0x55680ceffe30_118, v0x55680ceffe30_119, v0x55680ceffe30_120, v0x55680ceffe30_121;
v0x55680ceffe30_122 .array/port v0x55680ceffe30, 122;
v0x55680ceffe30_123 .array/port v0x55680ceffe30, 123;
v0x55680ceffe30_124 .array/port v0x55680ceffe30, 124;
v0x55680ceffe30_125 .array/port v0x55680ceffe30, 125;
E_0x55680cefe230/31 .event anyedge, v0x55680ceffe30_122, v0x55680ceffe30_123, v0x55680ceffe30_124, v0x55680ceffe30_125;
v0x55680ceffe30_126 .array/port v0x55680ceffe30, 126;
v0x55680ceffe30_127 .array/port v0x55680ceffe30, 127;
E_0x55680cefe230/32 .event anyedge, v0x55680ceffe30_126, v0x55680ceffe30_127;
E_0x55680cefe230 .event/or E_0x55680cefe230/0, E_0x55680cefe230/1, E_0x55680cefe230/2, E_0x55680cefe230/3, E_0x55680cefe230/4, E_0x55680cefe230/5, E_0x55680cefe230/6, E_0x55680cefe230/7, E_0x55680cefe230/8, E_0x55680cefe230/9, E_0x55680cefe230/10, E_0x55680cefe230/11, E_0x55680cefe230/12, E_0x55680cefe230/13, E_0x55680cefe230/14, E_0x55680cefe230/15, E_0x55680cefe230/16, E_0x55680cefe230/17, E_0x55680cefe230/18, E_0x55680cefe230/19, E_0x55680cefe230/20, E_0x55680cefe230/21, E_0x55680cefe230/22, E_0x55680cefe230/23, E_0x55680cefe230/24, E_0x55680cefe230/25, E_0x55680cefe230/26, E_0x55680cefe230/27, E_0x55680cefe230/28, E_0x55680cefe230/29, E_0x55680cefe230/30, E_0x55680cefe230/31, E_0x55680cefe230/32;
S_0x55680cf01f30 .scope module, "REG_FILE" "regs" 4 229, 22 1 0, S_0x55680cebd420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_reg_enable";
    .port_info 3 /INPUT 5 "rs1_addr";
    .port_info 4 /INPUT 5 "rs2_addr";
    .port_info 5 /INPUT 5 "rd_addr";
    .port_info 6 /INPUT 32 "rd_write_data";
    .port_info 7 /OUTPUT 32 "rs1_data";
    .port_info 8 /OUTPUT 32 "rs2_data";
    .port_info 9 /OUTPUT 32 "reg_1";
    .port_info 10 /OUTPUT 32 "reg_2";
    .port_info 11 /OUTPUT 32 "reg_3";
    .port_info 12 /OUTPUT 32 "reg_4";
    .port_info 13 /OUTPUT 32 "reg_5";
    .port_info 14 /OUTPUT 32 "reg_6";
    .port_info 15 /OUTPUT 32 "reg_7";
    .port_info 16 /OUTPUT 32 "reg_8";
    .port_info 17 /OUTPUT 32 "reg_9";
    .port_info 18 /OUTPUT 32 "reg_10";
    .port_info 19 /OUTPUT 32 "reg_11";
    .port_info 20 /OUTPUT 32 "reg_12";
    .port_info 21 /OUTPUT 32 "reg_13";
    .port_info 22 /OUTPUT 32 "reg_14";
    .port_info 23 /OUTPUT 32 "reg_15";
    .port_info 24 /OUTPUT 32 "reg_0";
v0x55680cf03280_0 .array/port v0x55680cf03280, 0;
L_0x55680cee45c0 .functor BUFZ 32, v0x55680cf03280_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55680cf03280_1 .array/port v0x55680cf03280, 1;
L_0x55680cea42f0 .functor BUFZ 32, v0x55680cf03280_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55680cf03280_2 .array/port v0x55680cf03280, 2;
L_0x55680cee2340 .functor BUFZ 32, v0x55680cf03280_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55680cf03280_3 .array/port v0x55680cf03280, 3;
L_0x55680cea82a0 .functor BUFZ 32, v0x55680cf03280_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55680cf03280_4 .array/port v0x55680cf03280, 4;
L_0x55680cec6bc0 .functor BUFZ 32, v0x55680cf03280_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55680cf03280_5 .array/port v0x55680cf03280, 5;
L_0x55680ce54f10 .functor BUFZ 32, v0x55680cf03280_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55680cf03280_6 .array/port v0x55680cf03280, 6;
L_0x55680cf0cfa0 .functor BUFZ 32, v0x55680cf03280_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55680cf03280_7 .array/port v0x55680cf03280, 7;
L_0x55680cf0d060 .functor BUFZ 32, v0x55680cf03280_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55680cf03280_8 .array/port v0x55680cf03280, 8;
L_0x55680cf0d170 .functor BUFZ 32, v0x55680cf03280_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55680cf03280_9 .array/port v0x55680cf03280, 9;
L_0x55680cf0d230 .functor BUFZ 32, v0x55680cf03280_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55680cf03280_10 .array/port v0x55680cf03280, 10;
L_0x55680cf0d350 .functor BUFZ 32, v0x55680cf03280_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55680cf03280_11 .array/port v0x55680cf03280, 11;
L_0x55680cf0d3c0 .functor BUFZ 32, v0x55680cf03280_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55680cf03280_12 .array/port v0x55680cf03280, 12;
L_0x55680cf0d4f0 .functor BUFZ 32, v0x55680cf03280_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55680cf03280_13 .array/port v0x55680cf03280, 13;
L_0x55680cf0d5b0 .functor BUFZ 32, v0x55680cf03280_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55680cf03280_14 .array/port v0x55680cf03280, 14;
L_0x55680cf0d480 .functor BUFZ 32, v0x55680cf03280_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55680cf03280_15 .array/port v0x55680cf03280, 15;
L_0x55680cf0d740 .functor BUFZ 32, v0x55680cf03280_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f6cb6bf2060 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55680cf02540_0 .net/2u *"_ivl_48", 4 0, L_0x7f6cb6bf2060;  1 drivers
v0x55680cf02640_0 .net *"_ivl_50", 0 0, L_0x55680cf0d890;  1 drivers
L_0x7f6cb6bf20a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55680cf02700_0 .net/2u *"_ivl_52", 31 0, L_0x7f6cb6bf20a8;  1 drivers
v0x55680cf027c0_0 .net *"_ivl_54", 31 0, L_0x55680cf1d990;  1 drivers
v0x55680cf028a0_0 .net *"_ivl_56", 8 0, L_0x55680cf1da30;  1 drivers
L_0x7f6cb6bf20f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55680cf029d0_0 .net *"_ivl_59", 3 0, L_0x7f6cb6bf20f0;  1 drivers
L_0x7f6cb6bf2138 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55680cf02ab0_0 .net/2u *"_ivl_62", 4 0, L_0x7f6cb6bf2138;  1 drivers
v0x55680cf02b90_0 .net *"_ivl_64", 0 0, L_0x55680cf1dd50;  1 drivers
L_0x7f6cb6bf2180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55680cf02c50_0 .net/2u *"_ivl_66", 31 0, L_0x7f6cb6bf2180;  1 drivers
v0x55680cf02d30_0 .net *"_ivl_68", 31 0, L_0x55680cf1de40;  1 drivers
v0x55680cf02e10_0 .net *"_ivl_70", 8 0, L_0x55680cf1df20;  1 drivers
L_0x7f6cb6bf21c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55680cf02ef0_0 .net *"_ivl_73", 3 0, L_0x7f6cb6bf21c8;  1 drivers
v0x55680cf02fd0_0 .net "clk", 0 0, v0x55680cf0c470_0;  alias, 1 drivers
v0x55680cf03070_0 .net "rd_addr", 4 0, L_0x55680cf0ca60;  alias, 1 drivers
v0x55680cf03130_0 .net "rd_write_data", 31 0, L_0x55680cf202b0;  alias, 1 drivers
v0x55680cf03280 .array "regFile", 0 127, 31 0;
v0x55680cf04750_0 .net "reg_0", 31 0, L_0x55680cee45c0;  alias, 1 drivers
v0x55680cf04940_0 .net "reg_1", 31 0, L_0x55680cea42f0;  alias, 1 drivers
v0x55680cf04a20_0 .net "reg_10", 31 0, L_0x55680cf0d350;  alias, 1 drivers
v0x55680cf04b00_0 .net "reg_11", 31 0, L_0x55680cf0d3c0;  alias, 1 drivers
v0x55680cf04be0_0 .net "reg_12", 31 0, L_0x55680cf0d4f0;  alias, 1 drivers
v0x55680cf04cc0_0 .net "reg_13", 31 0, L_0x55680cf0d5b0;  alias, 1 drivers
v0x55680cf04da0_0 .net "reg_14", 31 0, L_0x55680cf0d480;  alias, 1 drivers
v0x55680cf04e80_0 .net "reg_15", 31 0, L_0x55680cf0d740;  alias, 1 drivers
v0x55680cf04f60_0 .net "reg_2", 31 0, L_0x55680cee2340;  alias, 1 drivers
v0x55680cf05040_0 .net "reg_3", 31 0, L_0x55680cea82a0;  alias, 1 drivers
v0x55680cf05120_0 .net "reg_4", 31 0, L_0x55680cec6bc0;  alias, 1 drivers
v0x55680cf05200_0 .net "reg_5", 31 0, L_0x55680ce54f10;  alias, 1 drivers
v0x55680cf052e0_0 .net "reg_6", 31 0, L_0x55680cf0cfa0;  alias, 1 drivers
v0x55680cf053c0_0 .net "reg_7", 31 0, L_0x55680cf0d060;  alias, 1 drivers
v0x55680cf054a0_0 .net "reg_8", 31 0, L_0x55680cf0d170;  alias, 1 drivers
v0x55680cf05580_0 .net "reg_9", 31 0, L_0x55680cf0d230;  alias, 1 drivers
v0x55680cf05660_0 .net "rs1_addr", 4 0, L_0x55680cf0c920;  alias, 1 drivers
v0x55680cf05930_0 .net "rs1_data", 31 0, L_0x55680cf1db70;  alias, 1 drivers
v0x55680cf059f0_0 .net "rs2_addr", 4 0, L_0x55680cf0c9c0;  alias, 1 drivers
v0x55680cf05a90_0 .net "rs2_data", 31 0, L_0x55680cf1e060;  alias, 1 drivers
v0x55680cf05b50_0 .net "rst", 0 0, o0x7f6cb6c3ba98;  alias, 0 drivers
v0x55680cf05bf0_0 .net "write_reg_enable", 0 0, v0x55680cef8850_0;  alias, 1 drivers
E_0x55680cf024c0 .event posedge, v0x55680cef2030_0, v0x55680cef0af0_0;
L_0x55680cf0d890 .cmp/eq 5, L_0x55680cf0c920, L_0x7f6cb6bf2060;
L_0x55680cf1d990 .array/port v0x55680cf03280, L_0x55680cf1da30;
L_0x55680cf1da30 .concat [ 5 4 0 0], L_0x55680cf0c920, L_0x7f6cb6bf20f0;
L_0x55680cf1db70 .functor MUXZ 32, L_0x55680cf1d990, L_0x7f6cb6bf20a8, L_0x55680cf0d890, C4<>;
L_0x55680cf1dd50 .cmp/eq 5, L_0x55680cf0c9c0, L_0x7f6cb6bf2138;
L_0x55680cf1de40 .array/port v0x55680cf03280, L_0x55680cf1df20;
L_0x55680cf1df20 .concat [ 5 4 0 0], L_0x55680cf0c9c0, L_0x7f6cb6bf21c8;
L_0x55680cf1e060 .functor MUXZ 32, L_0x55680cf1de40, L_0x7f6cb6bf2180, L_0x55680cf1dd50, C4<>;
S_0x55680cf06060 .scope module, "ROM_INSTANCE" "rom" 4 174, 23 1 0, S_0x55680cebd420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc";
    .port_info 2 /OUTPUT 32 "instr";
    .port_info 3 /OUTPUT 1 "ready";
v0x55680cf06240_0 .net "clk", 0 0, v0x55680cf0c470_0;  alias, 1 drivers
v0x55680cf06300_0 .var "delay_counter", 3 0;
v0x55680cf063e0_0 .var "instr", 31 0;
v0x55680cf064e0 .array "memoryData", 127 0, 31 0;
v0x55680cf06580_0 .net "pc", 31 0, v0x55680cefe730_0;  alias, 1 drivers
v0x55680cf06690_0 .var "ready", 0 0;
    .scope S_0x55680cefcc80;
T_0 ;
    %wait E_0x55680cefcfb0;
    %load/vec4 v0x55680cefd600_0;
    %load/vec4 v0x55680cefd040_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %load/vec4 v0x55680cefd460_0;
    %assign/vec4 v0x55680cefd270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55680cefd1a0_0, 0;
    %jmp T_0.6;
T_0.0 ;
    %load/vec4 v0x55680cefd460_0;
    %assign/vec4 v0x55680cefd270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55680cefd1a0_0, 0;
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v0x55680cefd460_0;
    %assign/vec4 v0x55680cefd270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55680cefd1a0_0, 0;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x55680cefd540_0;
    %assign/vec4 v0x55680cefd270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55680cefd1a0_0, 0;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x55680cefd540_0;
    %assign/vec4 v0x55680cefd270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55680cefd1a0_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x55680cefd6d0_0;
    %assign/vec4 v0x55680cefd270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55680cefd1a0_0, 0;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55680cefd9e0;
T_1 ;
    %wait E_0x55680ce27ce0;
    %load/vec4 v0x55680cefdf70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55680cefdd80_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55680cefde70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55680cefde70_0;
    %assign/vec4 v0x55680cefde70_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55680cefe0a0;
T_2 ;
    %wait E_0x55680ce27ce0;
    %load/vec4 v0x55680cefe900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55680cefe730_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55680cefe640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x55680cefe570_0;
    %assign/vec4 v0x55680cefe730_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55680cefe0a0;
T_3 ;
    %wait E_0x55680cefe270;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55680cefe730_0, 0, 32;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55680cf06060;
T_4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55680cf06300_0, 0, 4;
    %end;
    .thread T_4, $init;
    .scope S_0x55680cf06060;
T_5 ;
    %vpi_call/w 23 25 "$readmemh", "../five_stages_tb/commands.txt", v0x55680cf064e0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x55680cf06060;
T_6 ;
    %wait E_0x55680ce27ce0;
    %load/vec4 v0x55680cf06300_0;
    %pad/u 32;
    %cmpi/u 6, 0, 32;
    %jmp/0xz  T_6.0, 5;
    %load/vec4 v0x55680cf06300_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55680cf06300_0, 0;
    %pushi/vec4 13, 0, 32;
    %assign/vec4 v0x55680cf063e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55680cf06690_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55680cf06300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55680cf06690_0, 0;
    %load/vec4 v0x55680cf06580_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x55680cf064e0, 4;
    %assign/vec4 v0x55680cf063e0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55680cf06060;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55680cf06690_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x55680cef6b30;
T_8 ;
    %wait E_0x55680ce27ce0;
    %load/vec4 v0x55680cef7440_0;
    %flag_set/vec4 8;
    %jmp/1 T_8.2, 8;
    %load/vec4 v0x55680cef6e70_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.2;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55680cef7020_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x55680cef6f80_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55680cef7380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.3, 8;
    %load/vec4 v0x55680cef71b0_0;
    %assign/vec4 v0x55680cef7020_0, 0;
    %load/vec4 v0x55680cef70c0_0;
    %assign/vec4 v0x55680cef6f80_0, 0;
    %jmp T_8.4;
T_8.3 ;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x55680cef6f80_0, 0;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55680ceefaa0;
T_9 ;
    %wait E_0x55680ce27540;
    %load/vec4 v0x55680cef0050_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %jmp T_9.10;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55680cef03b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55680cef0210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55680cea83b0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55680cec6cd0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55680cef02d0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55680ceeff70_0, 0, 3;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x55680ceefcf0_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55680cef0130_0, 0, 2;
    %jmp T_9.10;
T_9.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55680cef03b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55680cef0210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55680cea83b0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55680cec6cd0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55680cef02d0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55680ceeff70_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55680ceefcf0_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55680cef0130_0, 0, 2;
    %jmp T_9.10;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55680cef03b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55680cef0210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55680cea83b0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55680cec6cd0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55680cef02d0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55680ceeff70_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55680ceefcf0_0, 0, 5;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55680cef0130_0, 0, 2;
    %jmp T_9.10;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55680cef03b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55680cef0210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55680cea83b0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55680cec6cd0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55680cef02d0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55680ceeff70_0, 0, 3;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55680ceefcf0_0, 0, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55680cef0130_0, 0, 2;
    %jmp T_9.10;
T_9.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55680cef03b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55680cef0210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55680cea83b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55680cec6cd0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55680cef02d0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55680ceeff70_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55680cef0130_0, 0, 2;
    %load/vec4 v0x55680ceefdb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %jmp T_9.18;
T_9.11 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x55680ceefcf0_0, 0, 5;
    %jmp T_9.18;
T_9.12 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x55680ceefcf0_0, 0, 5;
    %jmp T_9.18;
T_9.13 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x55680ceefcf0_0, 0, 5;
    %jmp T_9.18;
T_9.14 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x55680ceefcf0_0, 0, 5;
    %jmp T_9.18;
T_9.15 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x55680ceefcf0_0, 0, 5;
    %jmp T_9.18;
T_9.16 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x55680ceefcf0_0, 0, 5;
    %jmp T_9.18;
T_9.18 ;
    %pop/vec4 1;
    %jmp T_9.10;
T_9.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55680cef03b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55680cef0210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55680cea83b0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55680cec6cd0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55680cef02d0_0, 0, 2;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55680ceefcf0_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55680cef0130_0, 0, 2;
    %load/vec4 v0x55680ceefdb0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.22, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.23, 6;
    %jmp T_9.25;
T_9.19 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55680ceeff70_0, 0, 3;
    %jmp T_9.25;
T_9.20 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55680ceeff70_0, 0, 3;
    %jmp T_9.25;
T_9.21 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55680ceeff70_0, 0, 3;
    %jmp T_9.25;
T_9.22 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55680ceeff70_0, 0, 3;
    %jmp T_9.25;
T_9.23 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55680ceeff70_0, 0, 3;
    %jmp T_9.25;
T_9.25 ;
    %pop/vec4 1;
    %jmp T_9.10;
T_9.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55680cef03b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55680cef0210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55680cea83b0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55680cec6cd0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55680cef02d0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55680ceeff70_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55680ceefcf0_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55680cef0130_0, 0, 2;
    %load/vec4 v0x55680ceefdb0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.28, 6;
    %jmp T_9.30;
T_9.26 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55680cef02d0_0, 0, 2;
    %jmp T_9.30;
T_9.27 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55680cef02d0_0, 0, 2;
    %jmp T_9.30;
T_9.28 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55680cef02d0_0, 0, 2;
    %jmp T_9.30;
T_9.30 ;
    %pop/vec4 1;
    %jmp T_9.10;
T_9.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55680cef03b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55680cef0210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55680cea83b0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55680cec6cd0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55680cef02d0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55680ceeff70_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55680cef0130_0, 0, 2;
    %load/vec4 v0x55680ceefdb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.33, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.36, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.37, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.38, 6;
    %jmp T_9.40;
T_9.31 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55680ceefcf0_0, 0, 5;
    %jmp T_9.40;
T_9.32 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x55680ceefcf0_0, 0, 5;
    %jmp T_9.40;
T_9.33 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x55680ceefcf0_0, 0, 5;
    %jmp T_9.40;
T_9.34 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x55680ceefcf0_0, 0, 5;
    %jmp T_9.40;
T_9.35 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55680ceefcf0_0, 0, 5;
    %jmp T_9.40;
T_9.36 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55680ceefcf0_0, 0, 5;
    %jmp T_9.40;
T_9.37 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x55680ceefcf0_0, 0, 5;
    %jmp T_9.40;
T_9.38 ;
    %load/vec4 v0x55680ceefe90_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.41, 8;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x55680ceefcf0_0, 0, 5;
    %jmp T_9.42;
T_9.41 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x55680ceefcf0_0, 0, 5;
T_9.42 ;
    %jmp T_9.40;
T_9.40 ;
    %pop/vec4 1;
    %jmp T_9.10;
T_9.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55680cef03b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55680cef0210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55680cea83b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55680cec6cd0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55680cef02d0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55680ceeff70_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55680cef0130_0, 0, 2;
    %load/vec4 v0x55680ceefdb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.43, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.44, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.45, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.46, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.47, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.48, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.49, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.50, 6;
    %jmp T_9.52;
T_9.43 ;
    %load/vec4 v0x55680ceefe90_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.53, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55680ceefcf0_0, 0, 5;
    %jmp T_9.54;
T_9.53 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55680ceefcf0_0, 0, 5;
T_9.54 ;
    %jmp T_9.52;
T_9.44 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55680ceefcf0_0, 0, 5;
    %jmp T_9.52;
T_9.45 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55680ceefcf0_0, 0, 5;
    %jmp T_9.52;
T_9.46 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x55680ceefcf0_0, 0, 5;
    %jmp T_9.52;
T_9.47 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x55680ceefcf0_0, 0, 5;
    %jmp T_9.52;
T_9.48 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x55680ceefcf0_0, 0, 5;
    %jmp T_9.52;
T_9.49 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x55680ceefcf0_0, 0, 5;
    %jmp T_9.52;
T_9.50 ;
    %load/vec4 v0x55680ceefe90_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.55, 8;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x55680ceefcf0_0, 0, 5;
    %jmp T_9.56;
T_9.55 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x55680ceefcf0_0, 0, 5;
T_9.56 ;
    %jmp T_9.52;
T_9.52 ;
    %pop/vec4 1;
    %jmp T_9.10;
T_9.10 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55680cf01f30;
T_10 ;
    %wait E_0x55680cf024c0;
    %load/vec4 v0x55680cf05bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x55680cf03130_0;
    %load/vec4 v0x55680cf03070_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55680cf03280, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55680cef7650;
T_11 ;
    %wait E_0x55680cee7500;
    %load/vec4 v0x55680cef7aa0_0;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55680cef78d0_0, 0;
    %jmp T_11.10;
T_11.0 ;
    %load/vec4 v0x55680cef79b0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %assign/vec4 v0x55680cef78d0_0, 0;
    %jmp T_11.10;
T_11.1 ;
    %load/vec4 v0x55680cef79b0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %assign/vec4 v0x55680cef78d0_0, 0;
    %jmp T_11.10;
T_11.2 ;
    %load/vec4 v0x55680cef79b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55680cef79b0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55680cef79b0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55680cef79b0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x55680cef78d0_0, 0;
    %jmp T_11.10;
T_11.3 ;
    %load/vec4 v0x55680cef79b0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x55680cef79b0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55680cef79b0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55680cef79b0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x55680cef78d0_0, 0;
    %jmp T_11.10;
T_11.4 ;
    %load/vec4 v0x55680cef79b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55680cef79b0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55680cef78d0_0, 0;
    %jmp T_11.10;
T_11.5 ;
    %load/vec4 v0x55680cef79b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55680cef79b0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55680cef78d0_0, 0;
    %jmp T_11.10;
T_11.6 ;
    %load/vec4 v0x55680cef79b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55680cef79b0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55680cef79b0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55680cef78d0_0, 0;
    %jmp T_11.10;
T_11.7 ;
    %load/vec4 v0x55680cef79b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55680cef79b0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55680cef78d0_0, 0;
    %jmp T_11.10;
T_11.8 ;
    %load/vec4 v0x55680cef79b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55680cef79b0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55680cef78d0_0, 0;
    %jmp T_11.10;
T_11.10 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55680cef30c0;
T_12 ;
    %wait E_0x55680cee74c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55680cef36e0_0, 0, 1;
    %load/vec4 v0x55680cef3350_0;
    %cmpi/ne 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_12.2, 4;
    %load/vec4 v0x55680cef3460_0;
    %load/vec4 v0x55680cef3530_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_12.3, 4;
    %load/vec4 v0x55680cef3460_0;
    %load/vec4 v0x55680cef3600_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_12.3;
    %and;
T_12.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55680cef36e0_0, 0, 1;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55680cef3890;
T_13 ;
    %wait E_0x55680ce27ce0;
    %load/vec4 v0x55680cef5c20_0;
    %flag_set/vec4 8;
    %jmp/1 T_13.3, 8;
    %load/vec4 v0x55680cef5940_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_13.3;
    %jmp/1 T_13.2, 8;
    %load/vec4 v0x55680cef4c70_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_13.2;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55680cef4110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55680cef3f80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55680cef4020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55680cef4ba0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55680cef4b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55680cef4a60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55680cef4310_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55680cef4500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55680cef4420_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55680cef45c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55680cef46f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55680cef4870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55680cef4200_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55680cef47b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55680cef4980_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55680cef4ee0_0;
    %assign/vec4 v0x55680cef4110_0, 0;
    %load/vec4 v0x55680cef4d40_0;
    %assign/vec4 v0x55680cef3f80_0, 0;
    %load/vec4 v0x55680cef4e10_0;
    %assign/vec4 v0x55680cef4020_0, 0;
    %load/vec4 v0x55680cef5870_0;
    %assign/vec4 v0x55680cef4ba0_0, 0;
    %load/vec4 v0x55680cef57a0_0;
    %assign/vec4 v0x55680cef4b00_0, 0;
    %load/vec4 v0x55680cef56d0_0;
    %assign/vec4 v0x55680cef4a60_0, 0;
    %load/vec4 v0x55680cef5050_0;
    %assign/vec4 v0x55680cef4310_0, 0;
    %load/vec4 v0x55680cef51c0_0;
    %assign/vec4 v0x55680cef4500_0, 0;
    %load/vec4 v0x55680cef5120_0;
    %assign/vec4 v0x55680cef4420_0, 0;
    %load/vec4 v0x55680cef52b0_0;
    %assign/vec4 v0x55680cef45c0_0, 0;
    %load/vec4 v0x55680cef5370_0;
    %assign/vec4 v0x55680cef46f0_0, 0;
    %load/vec4 v0x55680cef5520_0;
    %assign/vec4 v0x55680cef4870_0, 0;
    %load/vec4 v0x55680cef4fb0_0;
    %assign/vec4 v0x55680cef4200_0, 0;
    %load/vec4 v0x55680cef5460_0;
    %assign/vec4 v0x55680cef47b0_0, 0;
    %load/vec4 v0x55680cef5610_0;
    %assign/vec4 v0x55680cef4980_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55680cefeb30;
T_14 ;
    %wait E_0x55680cefed90;
    %load/vec4 v0x55680ceff110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x55680cefef60_0;
    %load/vec4 v0x55680cefee30_0;
    %add;
    %assign/vec4 v0x55680ceff070_0, 0;
    %load/vec4 v0x55680ceff1b0_0;
    %load/vec4 v0x55680cefee30_0;
    %add;
    %assign/vec4 v0x55680ceff310_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55680ceff070_0;
    %assign/vec4 v0x55680ceff070_0, 0;
    %load/vec4 v0x55680ceff310_0;
    %assign/vec4 v0x55680ceff310_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55680ceb56c0;
T_15 ;
    %wait E_0x55680ce279c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55680cee2450_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55680cea56a0_0, 0, 32;
    %load/vec4 v0x55680cee4690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_15.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_15.17, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55680cea56a0_0, 0, 32;
    %jmp T_15.19;
T_15.0 ;
    %load/vec4 v0x55680cea7650_0;
    %load/vec4 v0x55680cea4400_0;
    %add;
    %store/vec4 v0x55680cea56a0_0, 0, 32;
    %jmp T_15.19;
T_15.1 ;
    %load/vec4 v0x55680cea7650_0;
    %load/vec4 v0x55680cea4400_0;
    %sub;
    %store/vec4 v0x55680cea56a0_0, 0, 32;
    %jmp T_15.19;
T_15.2 ;
    %load/vec4 v0x55680cea7650_0;
    %load/vec4 v0x55680cea4400_0;
    %and;
    %store/vec4 v0x55680cea56a0_0, 0, 32;
    %jmp T_15.19;
T_15.3 ;
    %load/vec4 v0x55680cea7650_0;
    %load/vec4 v0x55680cea4400_0;
    %or;
    %store/vec4 v0x55680cea56a0_0, 0, 32;
    %jmp T_15.19;
T_15.4 ;
    %load/vec4 v0x55680cea7650_0;
    %load/vec4 v0x55680cea4400_0;
    %xor;
    %store/vec4 v0x55680cea56a0_0, 0, 32;
    %jmp T_15.19;
T_15.5 ;
    %load/vec4 v0x55680cea7650_0;
    %ix/getv 4, v0x55680cea4400_0;
    %shiftl 4;
    %store/vec4 v0x55680cea56a0_0, 0, 32;
    %jmp T_15.19;
T_15.6 ;
    %load/vec4 v0x55680cea7650_0;
    %load/vec4 v0x55680cea4400_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_15.20, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_15.21, 8;
T_15.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_15.21, 8;
 ; End of false expr.
    %blend;
T_15.21;
    %store/vec4 v0x55680cea56a0_0, 0, 32;
    %jmp T_15.19;
T_15.7 ;
    %load/vec4 v0x55680cea7650_0;
    %load/vec4 v0x55680cea4400_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_15.22, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_15.23, 8;
T_15.22 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_15.23, 8;
 ; End of false expr.
    %blend;
T_15.23;
    %store/vec4 v0x55680cea56a0_0, 0, 32;
    %jmp T_15.19;
T_15.8 ;
    %load/vec4 v0x55680cea7650_0;
    %ix/getv 4, v0x55680cea4400_0;
    %shiftr 4;
    %store/vec4 v0x55680cea56a0_0, 0, 32;
    %jmp T_15.19;
T_15.9 ;
    %load/vec4 v0x55680cea4400_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.24, 8;
    %load/vec4 v0x55680cea7650_0;
    %load/vec4 v0x55680cea4400_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %jmp/1 T_15.25, 8;
T_15.24 ; End of true expr.
    %load/vec4 v0x55680cea7650_0;
    %load/vec4 v0x55680cea4400_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %jmp/0 T_15.25, 8;
 ; End of false expr.
    %blend;
T_15.25;
    %store/vec4 v0x55680cea56a0_0, 0, 32;
    %jmp T_15.19;
T_15.10 ;
    %load/vec4 v0x55680cea7650_0;
    %load/vec4 v0x55680cea4400_0;
    %add;
    %store/vec4 v0x55680cea56a0_0, 0, 32;
    %jmp T_15.19;
T_15.11 ;
    %load/vec4 v0x55680cea7650_0;
    %load/vec4 v0x55680cea4400_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_15.26, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.27, 8;
T_15.26 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.27, 8;
 ; End of false expr.
    %blend;
T_15.27;
    %store/vec4 v0x55680cee2450_0, 0, 1;
    %jmp T_15.19;
T_15.12 ;
    %load/vec4 v0x55680cea7650_0;
    %load/vec4 v0x55680cea4400_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_15.28, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.29, 8;
T_15.28 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.29, 8;
 ; End of false expr.
    %blend;
T_15.29;
    %store/vec4 v0x55680cee2450_0, 0, 1;
    %jmp T_15.19;
T_15.13 ;
    %load/vec4 v0x55680cea7650_0;
    %load/vec4 v0x55680cea4400_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_15.30, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.31, 8;
T_15.30 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.31, 8;
 ; End of false expr.
    %blend;
T_15.31;
    %store/vec4 v0x55680cee2450_0, 0, 1;
    %jmp T_15.19;
T_15.14 ;
    %load/vec4 v0x55680cea4400_0;
    %load/vec4 v0x55680cea7650_0;
    %cmp/s;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_15.32, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.33, 8;
T_15.32 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.33, 8;
 ; End of false expr.
    %blend;
T_15.33;
    %store/vec4 v0x55680cee2450_0, 0, 1;
    %jmp T_15.19;
T_15.15 ;
    %load/vec4 v0x55680cea7650_0;
    %load/vec4 v0x55680cea4400_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_15.34, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.35, 8;
T_15.34 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.35, 8;
 ; End of false expr.
    %blend;
T_15.35;
    %store/vec4 v0x55680cee2450_0, 0, 1;
    %jmp T_15.19;
T_15.16 ;
    %load/vec4 v0x55680cea4400_0;
    %load/vec4 v0x55680cea7650_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_15.36, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.37, 8;
T_15.36 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.37, 8;
 ; End of false expr.
    %blend;
T_15.37;
    %store/vec4 v0x55680cee2450_0, 0, 1;
    %jmp T_15.19;
T_15.17 ;
    %load/vec4 v0x55680cea4400_0;
    %store/vec4 v0x55680cea56a0_0, 0, 32;
    %jmp T_15.19;
T_15.19 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55680cef2450;
T_16 ;
    %wait E_0x55680cdc90b0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55680cef2790_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55680cef2890_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55680cef2b20_0, 0, 1;
    %load/vec4 v0x55680cef2ec0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_16.3, 10;
    %load/vec4 v0x55680cef2e20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_16.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.2, 9;
    %load/vec4 v0x55680cef2e20_0;
    %load/vec4 v0x55680cef2970_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55680cef2790_0, 0, 2;
T_16.0 ;
    %load/vec4 v0x55680cef2ec0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_16.7, 10;
    %load/vec4 v0x55680cef2e20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_16.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.6, 9;
    %load/vec4 v0x55680cef2e20_0;
    %load/vec4 v0x55680cef2a30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55680cef2890_0, 0, 2;
T_16.4 ;
    %load/vec4 v0x55680cef2d50_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_16.11, 10;
    %load/vec4 v0x55680cef2bc0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_16.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.10, 9;
    %load/vec4 v0x55680cef2bc0_0;
    %load/vec4 v0x55680cef2970_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55680cef2790_0, 0, 2;
T_16.8 ;
    %load/vec4 v0x55680cef2d50_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_16.15, 10;
    %load/vec4 v0x55680cef2bc0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_16.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.14, 9;
    %load/vec4 v0x55680cef2bc0_0;
    %load/vec4 v0x55680cef2a30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55680cef2890_0, 0, 2;
T_16.12 ;
    %load/vec4 v0x55680cef2ec0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_16.19, 10;
    %load/vec4 v0x55680cef2e20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_16.19;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.18, 9;
    %load/vec4 v0x55680cef2e20_0;
    %load/vec4 v0x55680cef2c80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.16, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55680cef2b20_0, 0, 1;
T_16.16 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55680cef05d0;
T_17 ;
    %wait E_0x55680ce27ce0;
    %load/vec4 v0x55680cef2030_0;
    %flag_set/vec4 8;
    %jmp/1 T_17.2, 8;
    %load/vec4 v0x55680cef1550_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_17.2;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55680cef1f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55680cef1dd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55680cef1e90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55680cef17b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55680cef1970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55680cef16f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55680cef1610_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55680cef1890_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55680cef1b30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55680cef1cf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55680cef1a50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55680cef1c10_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55680cef13b0_0;
    %pad/u 1;
    %assign/vec4 v0x55680cef1f70_0, 0;
    %load/vec4 v0x55680cef12f0_0;
    %assign/vec4 v0x55680cef1dd0_0, 0;
    %load/vec4 v0x55680cef13b0_0;
    %assign/vec4 v0x55680cef1e90_0, 0;
    %load/vec4 v0x55680cef0d30_0;
    %assign/vec4 v0x55680cef17b0_0, 0;
    %load/vec4 v0x55680cef0e90_0;
    %assign/vec4 v0x55680cef1970_0, 0;
    %load/vec4 v0x55680cef0c90_0;
    %assign/vec4 v0x55680cef16f0_0, 0;
    %load/vec4 v0x55680cef0bd0_0;
    %assign/vec4 v0x55680cef1610_0, 0;
    %load/vec4 v0x55680cef0dd0_0;
    %assign/vec4 v0x55680cef1890_0, 0;
    %load/vec4 v0x55680cef1050_0;
    %assign/vec4 v0x55680cef1b30_0, 0;
    %load/vec4 v0x55680cef1210_0;
    %assign/vec4 v0x55680cef1cf0_0, 0;
    %load/vec4 v0x55680cef0f70_0;
    %assign/vec4 v0x55680cef1a50_0, 0;
    %load/vec4 v0x55680cef1130_0;
    %assign/vec4 v0x55680cef1c10_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55680ceff4b0;
T_18 ;
    %wait E_0x55680cefe230;
    %load/vec4 v0x55680cf00ef0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55680cf01980_0, 0, 32;
    %jmp T_18.5;
T_18.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55680cf01980_0, 0, 32;
    %jmp T_18.5;
T_18.1 ;
    %ix/getv 4, v0x55680cf01830_0;
    %load/vec4a v0x55680ceffe30, 4;
    %store/vec4 v0x55680cf01980_0, 0, 32;
    %jmp T_18.5;
T_18.2 ;
    %load/vec4 v0x55680cf00ef0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %ix/getv 4, v0x55680cf01830_0;
    %load/vec4a v0x55680ceffe30, 4;
    %parti/s 1, 31, 6;
    %replicate 16;
    %ix/getv 4, v0x55680cf01830_0;
    %load/vec4a v0x55680ceffe30, 4;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55680cf01980_0, 0, 32;
    %jmp T_18.7;
T_18.6 ;
    %pushi/vec4 0, 0, 16;
    %ix/getv 4, v0x55680cf01830_0;
    %load/vec4a v0x55680ceffe30, 4;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55680cf01980_0, 0, 32;
T_18.7 ;
    %jmp T_18.5;
T_18.3 ;
    %load/vec4 v0x55680cf00ef0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %ix/getv 4, v0x55680cf01830_0;
    %load/vec4a v0x55680ceffe30, 4;
    %parti/s 1, 31, 6;
    %replicate 24;
    %ix/getv 4, v0x55680cf01830_0;
    %load/vec4a v0x55680ceffe30, 4;
    %parti/s 7, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x55680cf01980_0, 0, 32;
    %jmp T_18.9;
T_18.8 ;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0x55680cf01830_0;
    %load/vec4a v0x55680ceffe30, 4;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55680cf01980_0, 0, 32;
T_18.9 ;
    %jmp T_18.5;
T_18.5 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x55680ceff4b0;
T_19 ;
    %wait E_0x55680ce27ce0;
    %load/vec4 v0x55680cf01b80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %jmp T_19.4;
T_19.0 ;
    %load/vec4 v0x55680cf01ae0_0;
    %ix/getv 3, v0x55680cf01830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55680ceffe30, 0, 4;
    %jmp T_19.4;
T_19.1 ;
    %load/vec4 v0x55680cf01ae0_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v0x55680cf01830_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x55680ceffe30, 4, 5;
    %jmp T_19.4;
T_19.2 ;
    %load/vec4 v0x55680cf01ae0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x55680cf01830_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x55680ceffe30, 4, 5;
    %jmp T_19.4;
T_19.4 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55680cef7bc0;
T_20 ;
    %wait E_0x55680ce27ce0;
    %load/vec4 v0x55680cef8420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55680cef87b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55680cef8850_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55680cef8580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55680cef84c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55680cef86f0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x55680cef8240_0;
    %assign/vec4 v0x55680cef87b0_0, 0;
    %load/vec4 v0x55680cef8330_0;
    %assign/vec4 v0x55680cef8850_0, 0;
    %load/vec4 v0x55680cef8090_0;
    %assign/vec4 v0x55680cef8580_0, 0;
    %load/vec4 v0x55680cef7fd0_0;
    %assign/vec4 v0x55680cef84c0_0, 0;
    %load/vec4 v0x55680cef8130_0;
    %assign/vec4 v0x55680cef86f0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55680ceb5de0;
T_21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55680cf0c470_0, 0, 1;
    %end;
    .thread T_21, $init;
    .scope S_0x55680ceb5de0;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55680cefe730_0, 0;
    %end;
    .thread T_22;
    .scope S_0x55680ceb5de0;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55680cf0c510_0, 0, 32;
T_23.0 ; Top of for-loop
    %load/vec4 v0x55680cf0c510_0;
    %cmpi/s 1280, 0, 32;
    %jmp/0xz T_23.1, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55680cf0c470_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55680cf0c470_0, 0, 1;
    %delay 20000, 0;
T_23.2 ; for-loop step statement
    %load/vec4 v0x55680cf0c510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55680cf0c510_0, 0, 32;
    %jmp T_23.0;
T_23.1 ; for-loop exit label
    %end;
    .thread T_23;
    .scope S_0x55680ceb5de0;
T_24 ;
    %vpi_call/w 3 25 "$dumpfile", "vcd/cpu.vcd" {0 0 0};
    %vpi_call/w 3 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55680ceb5de0 {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "-";
    "tb_cpu.v";
    "./../five_stages/cpu.v";
    "../five_stages//alu.v";
    "../five_stages//controller.v";
    "../five_stages//ex_me.v";
    "../five_stages//forward_unit.v";
    "../five_stages//hazard_detection_unit.v";
    "../five_stages//id_ex.v";
    "../five_stages//id.v";
    "../five_stages//if_id.v";
    "../five_stages//imm_gen.v";
    "../five_stages//me_wb.v";
    "../five_stages//mux_2.v";
    "../five_stages//mux_3.v";
    "../five_stages//next_pc.v";
    "../five_stages//pc_add_four.v";
    "../five_stages//pc.v";
    "../five_stages//pc_operand.v";
    "../five_stages//ram.v";
    "../five_stages//regs.v";
    "../five_stages//rom.v";
