#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Mar 20 16:56:39 2025
# Process ID: 2460998
# Current directory: /home/tung/vivado/Graph-Attention-Network-FPGA/data/cora/layer_1/output/aggregator
# Command line: vivado
# Log file: /home/tung/vivado/Graph-Attention-Network-FPGA/data/cora/layer_1/output/aggregator/vivado.log
# Journal file: /home/tung/vivado/Graph-Attention-Network-FPGA/data/cora/layer_1/output/aggregator/vivado.jou
# Running On: tung-System-Product-Name, OS: Linux, CPU Frequency: 4295.590 MHz, CPU Physical cores: 6, Host memory: 16680 MB
#-----------------------------------------------------------
start_gui
open_project /home/tung/gat_project/gat_project.xpr
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/deprecated/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/deprecated/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/deprecated/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/deprecated/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/deprecated/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tung/ip_repo/reg_bank_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_gat_wrapper_axi_bram_ctrl_2_0' generated file not found '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_bram_ctrl_2_0/design_gat_wrapper_axi_bram_ctrl_2_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_gat_wrapper_axi_bram_ctrl_2_0' generated file not found '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_bram_ctrl_2_0/design_gat_wrapper_axi_bram_ctrl_2_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_gat_wrapper_axi_bram_ctrl_2_0' generated file not found '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_bram_ctrl_2_0/design_gat_wrapper_axi_bram_ctrl_2_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_gat_wrapper_axi_bram_ctrl_2_0' generated file not found '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_bram_ctrl_2_0/design_gat_wrapper_axi_bram_ctrl_2_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_gat_wrapper_axi_bram_ctrl_2_0' generated file not found '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_bram_ctrl_2_0/design_gat_wrapper_axi_bram_ctrl_2_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_gat_wrapper_axi_smc_0' generated file not found '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/design_gat_wrapper_axi_smc_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_gat_wrapper_axi_smc_0' generated file not found '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/design_gat_wrapper_axi_smc_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_gat_wrapper_axi_smc_0' generated file not found '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/design_gat_wrapper_axi_smc_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_gat_wrapper_axi_smc_0' generated file not found '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/design_gat_wrapper_axi_smc_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_gat_wrapper_axi_smc_0' generated file not found '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/design_gat_wrapper_axi_smc_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_gat_wrapper_rst_ps8_0_99M_0' generated file not found '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_rst_ps8_0_99M_0/design_gat_wrapper_rst_ps8_0_99M_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_gat_wrapper_rst_ps8_0_99M_0' generated file not found '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_rst_ps8_0_99M_0/design_gat_wrapper_rst_ps8_0_99M_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_gat_wrapper_rst_ps8_0_99M_0' generated file not found '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_rst_ps8_0_99M_0/design_gat_wrapper_rst_ps8_0_99M_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_gat_wrapper_rst_ps8_0_99M_0' generated file not found '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_rst_ps8_0_99M_0/design_gat_wrapper_rst_ps8_0_99M_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_gat_wrapper_rst_ps8_0_99M_0' generated file not found '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_rst_ps8_0_99M_0/design_gat_wrapper_rst_ps8_0_99M_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_gat_wrapper_xbar_0' generated file not found '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_xbar_0/design_gat_wrapper_xbar_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_gat_wrapper_xbar_0' generated file not found '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_xbar_0/design_gat_wrapper_xbar_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_gat_wrapper_xbar_0' generated file not found '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_xbar_0/design_gat_wrapper_xbar_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_gat_wrapper_xbar_0' generated file not found '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_xbar_0/design_gat_wrapper_xbar_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_gat_wrapper_xbar_0' generated file not found '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_xbar_0/design_gat_wrapper_xbar_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_gat_wrapper_auto_ds_0' generated file not found '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_auto_ds_0/design_gat_wrapper_auto_ds_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_gat_wrapper_auto_ds_0' generated file not found '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_auto_ds_0/design_gat_wrapper_auto_ds_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_gat_wrapper_auto_ds_0' generated file not found '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_auto_ds_0/design_gat_wrapper_auto_ds_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_gat_wrapper_auto_ds_0' generated file not found '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_auto_ds_0/design_gat_wrapper_auto_ds_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_gat_wrapper_auto_ds_0' generated file not found '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_auto_ds_0/design_gat_wrapper_auto_ds_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_gat_wrapper_auto_pc_0' generated file not found '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_auto_pc_0/design_gat_wrapper_auto_pc_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_gat_wrapper_auto_pc_0' generated file not found '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_auto_pc_0/design_gat_wrapper_auto_pc_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_gat_wrapper_auto_pc_0' generated file not found '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_auto_pc_0/design_gat_wrapper_auto_pc_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_gat_wrapper_auto_pc_0' generated file not found '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_auto_pc_0/design_gat_wrapper_auto_pc_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_gat_wrapper_auto_pc_0' generated file not found '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_auto_pc_0/design_gat_wrapper_auto_pc_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 8171.422 ; gain = 712.141 ; free physical = 8943 ; free virtual = 11794
reset_run synth_1
reset_run design_gat_wrapper_rst_ps8_0_99M_0_synth_1
reset_run design_gat_wrapper_xbar_0_synth_1
reset_run design_gat_wrapper_auto_pc_0_synth_1
reset_run design_gat_wrapper_auto_ds_0_synth_1
reset_run design_gat_wrapper_axi_smc_0_synth_1
open_bd_design {/home/tung/gat_project/gat_project.srcs/sources_1/bd/design_gat_wrapper/design_gat_wrapper.bd}
Reading block design file </home/tung/gat_project/gat_project.srcs/sources_1/bd/design_gat_wrapper/design_gat_wrapper.bd>...
Adding component instance block -- xilinx.com:module_ref:gat_top_wrapper:1.0 - gat_top_wrapper_0
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.5 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:axi_cdma:4.1 - axi_cdma_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_wgt
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_h_data
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_node_info
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_feat_out
Adding component instance block -- user.org:user:reg_bank:1.0 - reg_bank_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_99M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH from address space /axi_cdma_0/Data.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_cdma_0/Data.
Successfully read diagram <design_gat_wrapper> from block design file </home/tung/gat_project/gat_project.srcs/sources_1/bd/design_gat_wrapper/design_gat_wrapper.bd>
update_compile_order -fileset sources_1
source /home/tung/vivado/gen_bit.tcl
# update_module_reference design_gat_wrapper_gat_top_wrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.H_NUM_SPARSE_DATA'))" into user parameter "H_DATA_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.TOTAL_NODES'))" into user parameter "NODE_INFO_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.NUM_FEATURE_OUT')) * spirit:decode(id('MODELPARAM_VALUE.NUM_FEATURE_IN')))" into user parameter "WEIGHT_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.TOTAL_NODES'))" into user parameter "WH_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.NUM_FEATURE_OUT')) * 2)" into user parameter "A_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.NUM_SUBGRAPHS'))" into user parameter "NUM_NODES_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.NUM_SUBGRAPHS')) * spirit:decode(id('MODELPARAM_VALUE.NUM_FEATURE_OUT')))" into user parameter "NEW_FEATURE_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.TOTAL_NODES'))" into user parameter "H_NUM_OF_ROWS".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.NUM_FEATURE_IN'))" into user parameter "H_NUM_OF_COLS".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.H_NUM_OF_COLS'))))" into user parameter "COL_IDX_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.DATA_WIDTH')) + spirit:decode(id('MODELPARAM_VALUE.COL_IDX_WIDTH')))" into user parameter "H_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.H_DATA_DEPTH'))))" into user parameter "H_DATA_ADDR_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.H_NUM_OF_COLS'))))" into user parameter "ROW_LEN_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.MAX_NODES'))))" into user parameter "NUM_NODE_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "((spirit:decode(id('MODELPARAM_VALUE.ROW_LEN_WIDTH')) + spirit:decode(id('MODELPARAM_VALUE.NUM_NODE_WIDTH'))) + spirit:decode(id('MODELPARAM_VALUE.FLAG_WIDTH')))" into user parameter "NODE_INFO_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.NODE_INFO_DEPTH'))))" into user parameter "NODE_INFO_ADDR_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.NUM_FEATURE_IN'))" into user parameter "W_NUM_OF_ROWS".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.NUM_FEATURE_OUT'))" into user parameter "W_NUM_OF_COLS".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.W_NUM_OF_ROWS'))))" into user parameter "W_ROW_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.W_NUM_OF_COLS'))))" into user parameter "W_COL_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.WEIGHT_DEPTH'))))" into user parameter "WEIGHT_ADDR_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.W_NUM_OF_ROWS'))))" into user parameter "MULT_WEIGHT_ADDR_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.H_NUM_OF_COLS'))" into user parameter "DOT_PRODUCT_SIZE".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.WH_DEPTH'))))" into user parameter "WH_ADDR_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.WH_DATA_WIDTH')) * spirit:decode(id('MODELPARAM_VALUE.W_NUM_OF_COLS')))" into user parameter "WH_RESULT_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(((spirit:decode(id('MODELPARAM_VALUE.WH_DATA_WIDTH')) * spirit:decode(id('MODELPARAM_VALUE.W_NUM_OF_COLS'))) + spirit:decode(id('MODELPARAM_VALUE.NUM_NODE_WIDTH'))) + spirit:decode(id('MODELPARAM_VALUE.FLAG_WIDTH')))" into user parameter "WH_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.A_DEPTH'))))" into user parameter "A_ADDR_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.A_DEPTH')) / 2)" into user parameter "HALF_A_SIZE".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.A_DEPTH'))))" into user parameter "A_INDEX_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.HALF_A_SIZE'))))" into user parameter "DMVM_PRODUCT_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.DATA_WIDTH')) * spirit:decode(id('MODELPARAM_VALUE.MAX_NODES')))" into user parameter "COEF_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.ALPHA_DATA_WIDTH')) * spirit:decode(id('MODELPARAM_VALUE.MAX_NODES')))" into user parameter "ALPHA_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.NUM_NODES_DEPTH'))))" into user parameter "NUM_NODE_ADDR_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.NUM_FEATURE_OUT')))) + 1)" into user parameter "NUM_STAGES".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.NUM_STAGES')) + 1)" into user parameter "COEF_DELAY_LENGTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "((spirit:decode(id('MODELPARAM_VALUE.MAX_NODES')) * spirit:decode(id('MODELPARAM_VALUE.DATA_WIDTH'))) + spirit:decode(id('MODELPARAM_VALUE.NUM_NODE_WIDTH')))" into user parameter "SOFTMAX_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.NUM_SUBGRAPHS'))" into user parameter "SOFTMAX_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.SOFTMAX_DEPTH'))))" into user parameter "SOFTMAX_ADDR_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.ALPHA_DATA_WIDTH')) - spirit:decode(id('MODELPARAM_VALUE.WOI')))" into user parameter "WOF".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:ceil(spirit:log(2,((spirit:decode(id('MODELPARAM_VALUE.WOI')) + spirit:decode(id('MODELPARAM_VALUE.WOF'))) + 3))) + 1)" into user parameter "DL_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.NUM_NODE_WIDTH')) + spirit:decode(id('MODELPARAM_VALUE.SM_SUM_DATA_WIDTH')))" into user parameter "DIVISOR_FF_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "((spirit:decode(id('MODELPARAM_VALUE.MAX_NODES')) * spirit:decode(id('MODELPARAM_VALUE.ALPHA_DATA_WIDTH'))) + spirit:decode(id('MODELPARAM_VALUE.NUM_NODE_WIDTH')))" into user parameter "AGGR_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.NUM_SUBGRAPHS'))" into user parameter "AGGR_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.AGGR_DEPTH'))))" into user parameter "AGGR_ADDR_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.WH_DATA_WIDTH')) + 32)" into user parameter "AGGR_MULT_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.NEW_FEATURE_DEPTH'))))" into user parameter "NEW_FEATURE_ADDR_W".
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.H_NUM_SPARSE_DATA'))" into user parameter "H_DATA_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.TOTAL_NODES'))" into user parameter "NODE_INFO_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.NUM_FEATURE_OUT')) * spirit:decode(id('MODELPARAM_VALUE.NUM_FEATURE_IN')))" into user parameter "WEIGHT_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.TOTAL_NODES'))" into user parameter "WH_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.NUM_FEATURE_OUT')) * 2)" into user parameter "A_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.NUM_SUBGRAPHS'))" into user parameter "NUM_NODES_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.NUM_SUBGRAPHS')) * spirit:decode(id('MODELPARAM_VALUE.NUM_FEATURE_OUT')))" into user parameter "NEW_FEATURE_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.TOTAL_NODES'))" into user parameter "H_NUM_OF_ROWS".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.NUM_FEATURE_IN'))" into user parameter "H_NUM_OF_COLS".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.H_NUM_OF_COLS'))))" into user parameter "COL_IDX_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.DATA_WIDTH')) + spirit:decode(id('MODELPARAM_VALUE.COL_IDX_WIDTH')))" into user parameter "H_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.H_DATA_DEPTH'))))" into user parameter "H_DATA_ADDR_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.H_NUM_OF_COLS'))))" into user parameter "ROW_LEN_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.MAX_NODES'))))" into user parameter "NUM_NODE_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "((spirit:decode(id('MODELPARAM_VALUE.ROW_LEN_WIDTH')) + spirit:decode(id('MODELPARAM_VALUE.NUM_NODE_WIDTH'))) + spirit:decode(id('MODELPARAM_VALUE.FLAG_WIDTH')))" into user parameter "NODE_INFO_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.NODE_INFO_DEPTH'))))" into user parameter "NODE_INFO_ADDR_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.NUM_FEATURE_IN'))" into user parameter "W_NUM_OF_ROWS".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.NUM_FEATURE_OUT'))" into user parameter "W_NUM_OF_COLS".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.W_NUM_OF_ROWS'))))" into user parameter "W_ROW_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.W_NUM_OF_COLS'))))" into user parameter "W_COL_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.WEIGHT_DEPTH'))))" into user parameter "WEIGHT_ADDR_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.W_NUM_OF_ROWS'))))" into user parameter "MULT_WEIGHT_ADDR_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.H_NUM_OF_COLS'))" into user parameter "DOT_PRODUCT_SIZE".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.WH_DEPTH'))))" into user parameter "WH_ADDR_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.WH_DATA_WIDTH')) * spirit:decode(id('MODELPARAM_VALUE.W_NUM_OF_COLS')))" into user parameter "WH_RESULT_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(((spirit:decode(id('MODELPARAM_VALUE.WH_DATA_WIDTH')) * spirit:decode(id('MODELPARAM_VALUE.W_NUM_OF_COLS'))) + spirit:decode(id('MODELPARAM_VALUE.NUM_NODE_WIDTH'))) + spirit:decode(id('MODELPARAM_VALUE.FLAG_WIDTH')))" into user parameter "WH_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.A_DEPTH'))))" into user parameter "A_ADDR_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.A_DEPTH')) / 2)" into user parameter "HALF_A_SIZE".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.A_DEPTH'))))" into user parameter "A_INDEX_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.HALF_A_SIZE'))))" into user parameter "DMVM_PRODUCT_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.DATA_WIDTH')) * spirit:decode(id('MODELPARAM_VALUE.MAX_NODES')))" into user parameter "COEF_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.ALPHA_DATA_WIDTH')) * spirit:decode(id('MODELPARAM_VALUE.MAX_NODES')))" into user parameter "ALPHA_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.NUM_NODES_DEPTH'))))" into user parameter "NUM_NODE_ADDR_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.NUM_FEATURE_OUT')))) + 1)" into user parameter "NUM_STAGES".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.NUM_STAGES')) + 1)" into user parameter "COEF_DELAY_LENGTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "((spirit:decode(id('MODELPARAM_VALUE.MAX_NODES')) * spirit:decode(id('MODELPARAM_VALUE.DATA_WIDTH'))) + spirit:decode(id('MODELPARAM_VALUE.NUM_NODE_WIDTH')))" into user parameter "SOFTMAX_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.NUM_SUBGRAPHS'))" into user parameter "SOFTMAX_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.SOFTMAX_DEPTH'))))" into user parameter "SOFTMAX_ADDR_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.ALPHA_DATA_WIDTH')) - spirit:decode(id('MODELPARAM_VALUE.WOI')))" into user parameter "WOF".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:ceil(spirit:log(2,((spirit:decode(id('MODELPARAM_VALUE.WOI')) + spirit:decode(id('MODELPARAM_VALUE.WOF'))) + 3))) + 1)" into user parameter "DL_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.NUM_NODE_WIDTH')) + spirit:decode(id('MODELPARAM_VALUE.SM_SUM_DATA_WIDTH')))" into user parameter "DIVISOR_FF_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "((spirit:decode(id('MODELPARAM_VALUE.MAX_NODES')) * spirit:decode(id('MODELPARAM_VALUE.ALPHA_DATA_WIDTH'))) + spirit:decode(id('MODELPARAM_VALUE.NUM_NODE_WIDTH')))" into user parameter "AGGR_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.NUM_SUBGRAPHS'))" into user parameter "AGGR_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.AGGR_DEPTH'))))" into user parameter "AGGR_ADDR_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.WH_DATA_WIDTH')) + 32)" into user parameter "AGGR_MULT_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.NEW_FEATURE_DEPTH'))))" into user parameter "NEW_FEATURE_ADDR_W".
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading '/home/tung/gat_project/gat_project.srcs/sources_1/bd/design_gat_wrapper/design_gat_wrapper.bd'
INFO: [IP_Flow 19-3420] Updated design_gat_wrapper_gat_top_wrapper_0_0 to use current project options
Wrote  : </home/tung/gat_project/gat_project.srcs/sources_1/bd/design_gat_wrapper/design_gat_wrapper.bd> 
# validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_cdma_0/Data' to master interface '/axi_smc/M05_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_cdma_0/Data' to master interface '/axi_smc/M06_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_cdma_0/Data' to master interface '/axi_smc/M07_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH from address space /axi_cdma_0/Data.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_cdma_0/Data.
INFO: [BD 5-943] Reserving offset range <0xE400_0000 [ 128K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xE000_0000 [ 1M ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xE200_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xE800_0000 [ 256K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC100_0000 [ 16M ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_gat_wrapper_axi_smc_0: SmartConnect design_gat_wrapper_axi_smc_0 is in High-performance Mode.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_wgt: PORT /axi_bram_ctrl_wgt/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_h_data: PORT /axi_bram_ctrl_h_data/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_node_info: PORT /axi_bram_ctrl_node_info/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_feat_out: PORT /axi_bram_ctrl_feat_out/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M04_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M04_AXI(0)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/gat_top_wrapper_0/abc

validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 8716.617 ; gain = 0.000 ; free physical = 11523 ; free virtual = 14473
# save_bd_design
Wrote  : </home/tung/gat_project/gat_project.srcs/sources_1/bd/design_gat_wrapper/design_gat_wrapper.bd> 
# reset_run synth_1
# launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'design_gat_wrapper.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/gat_top_wrapper_0/abc

Verilog Output written to : /home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/synth/design_gat_wrapper.v
Verilog Output written to : /home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/sim/design_gat_wrapper.v
Verilog Output written to : /home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/hdl/design_gat_wrapper_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block gat_top_wrapper_0 .
Exporting to file /home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/hw_handoff/design_gat_wrapper_axi_smc_0.hwh
Generated Hardware Definition File /home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/synth/design_gat_wrapper_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_auto_ds_0/design_gat_wrapper_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_auto_pc_0/design_gat_wrapper_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/hw_handoff/design_gat_wrapper.hwh
Generated Hardware Definition File /home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/synth/design_gat_wrapper.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_gat_wrapper_auto_ds_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_gat_wrapper_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_gat_wrapper_axi_smc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_gat_wrapper_gat_top_wrapper_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_gat_wrapper_rst_ps8_0_99M_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_gat_wrapper_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_gat_wrapper_auto_ds_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_gat_wrapper_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_gat_wrapper_axi_smc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_gat_wrapper_gat_top_wrapper_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry c92539d7857d31fb to dir: /home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_gat_top_wrapper_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/tung/gat_project/gat_project.cache/ip/2023.2/c/9/c92539d7857d31fb/design_gat_wrapper_gat_top_wrapper_0_0_stub.vhdl to /home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_gat_top_wrapper_0_0/design_gat_wrapper_gat_top_wrapper_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_gat_top_wrapper_0_0/design_gat_wrapper_gat_top_wrapper_0_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/tung/gat_project/gat_project.cache/ip/2023.2/c/9/c92539d7857d31fb/design_gat_wrapper_gat_top_wrapper_0_0.dcp to /home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_gat_top_wrapper_0_0/design_gat_wrapper_gat_top_wrapper_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_gat_top_wrapper_0_0/design_gat_wrapper_gat_top_wrapper_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/tung/gat_project/gat_project.cache/ip/2023.2/c/9/c92539d7857d31fb/design_gat_wrapper_gat_top_wrapper_0_0_stub.v to /home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_gat_top_wrapper_0_0/design_gat_wrapper_gat_top_wrapper_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_gat_top_wrapper_0_0/design_gat_wrapper_gat_top_wrapper_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/tung/gat_project/gat_project.cache/ip/2023.2/c/9/c92539d7857d31fb/design_gat_wrapper_gat_top_wrapper_0_0_sim_netlist.vhdl to /home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_gat_top_wrapper_0_0/design_gat_wrapper_gat_top_wrapper_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_gat_top_wrapper_0_0/design_gat_wrapper_gat_top_wrapper_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/tung/gat_project/gat_project.cache/ip/2023.2/c/9/c92539d7857d31fb/design_gat_wrapper_gat_top_wrapper_0_0_sim_netlist.v to /home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_gat_top_wrapper_0_0/design_gat_wrapper_gat_top_wrapper_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_gat_top_wrapper_0_0/design_gat_wrapper_gat_top_wrapper_0_0_sim_netlist.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_gat_wrapper_gat_top_wrapper_0_0, cache-ID = c92539d7857d31fb; cache size = 2874.992 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_gat_wrapper_rst_ps8_0_99M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_gat_wrapper_xbar_0
[Thu Mar 20 16:58:22 2025] Launched design_gat_wrapper_axi_smc_0_synth_1, design_gat_wrapper_rst_ps8_0_99M_0_synth_1, design_gat_wrapper_xbar_0_synth_1, design_gat_wrapper_auto_ds_0_synth_1, design_gat_wrapper_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
design_gat_wrapper_axi_smc_0_synth_1: /home/tung/gat_project/gat_project.runs/design_gat_wrapper_axi_smc_0_synth_1/runme.log
design_gat_wrapper_rst_ps8_0_99M_0_synth_1: /home/tung/gat_project/gat_project.runs/design_gat_wrapper_rst_ps8_0_99M_0_synth_1/runme.log
design_gat_wrapper_xbar_0_synth_1: /home/tung/gat_project/gat_project.runs/design_gat_wrapper_xbar_0_synth_1/runme.log
design_gat_wrapper_auto_ds_0_synth_1: /home/tung/gat_project/gat_project.runs/design_gat_wrapper_auto_ds_0_synth_1/runme.log
design_gat_wrapper_auto_pc_0_synth_1: /home/tung/gat_project/gat_project.runs/design_gat_wrapper_auto_pc_0_synth_1/runme.log
synth_1: /home/tung/gat_project/gat_project.runs/synth_1/runme.log
[Thu Mar 20 16:58:22 2025] Launched impl_1...
Run output will be captured here: /home/tung/gat_project/gat_project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 9672.980 ; gain = 956.363 ; free physical = 10965 ; free virtual = 14025
# wait_on_runs impl_1
[Thu Mar 20 16:58:22 2025] Waiting for impl_1 to finish...
[Thu Mar 20 16:58:27 2025] Waiting for impl_1 to finish...
[Thu Mar 20 16:58:32 2025] Waiting for impl_1 to finish...
[Thu Mar 20 16:58:37 2025] Waiting for impl_1 to finish...
[Thu Mar 20 16:58:47 2025] Waiting for impl_1 to finish...
[Thu Mar 20 16:58:58 2025] Waiting for impl_1 to finish...
[Thu Mar 20 16:59:08 2025] Waiting for impl_1 to finish...
[Thu Mar 20 16:59:18 2025] Waiting for impl_1 to finish...
[Thu Mar 20 16:59:38 2025] Waiting for impl_1 to finish...
[Thu Mar 20 16:59:58 2025] Waiting for impl_1 to finish...
[Thu Mar 20 17:00:18 2025] Waiting for impl_1 to finish...
[Thu Mar 20 17:00:38 2025] Waiting for impl_1 to finish...
[Thu Mar 20 17:01:18 2025] Waiting for impl_1 to finish...
[Thu Mar 20 17:01:58 2025] Waiting for impl_1 to finish...
[Thu Mar 20 17:02:38 2025] Waiting for impl_1 to finish...
[Thu Mar 20 17:03:18 2025] Waiting for impl_1 to finish...
[Thu Mar 20 17:04:38 2025] Waiting for impl_1 to finish...
[Thu Mar 20 17:05:58 2025] Waiting for impl_1 to finish...
[Thu Mar 20 17:07:18 2025] Waiting for impl_1 to finish...
[Thu Mar 20 17:08:38 2025] Waiting for impl_1 to finish...
[Thu Mar 20 17:11:19 2025] Waiting for impl_1 to finish...
[Thu Mar 20 17:13:59 2025] Waiting for impl_1 to finish...
[Thu Mar 20 17:16:39 2025] Waiting for impl_1 to finish...
[Thu Mar 20 17:19:19 2025] Waiting for impl_1 to finish...
[Thu Mar 20 17:24:40 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log design_gat_wrapper_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_gat_wrapper_wrapper.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_gat_wrapper_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1322.156 ; gain = 0.023 ; free physical = 10123 ; free virtual = 13290
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tung/ip_repo/reg_bank_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top design_gat_wrapper_wrapper -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_bram_ctrl_2_0/design_gat_wrapper_axi_bram_ctrl_2_0.dcp' for cell 'design_gat_wrapper_i/axi_bram_ctrl_feat_out'
INFO: [Project 1-454] Reading design checkpoint '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_bram_ctrl_0_1/design_gat_wrapper_axi_bram_ctrl_0_1.dcp' for cell 'design_gat_wrapper_i/axi_bram_ctrl_h_data'
INFO: [Project 1-454] Reading design checkpoint '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_bram_ctrl_1_0/design_gat_wrapper_axi_bram_ctrl_1_0.dcp' for cell 'design_gat_wrapper_i/axi_bram_ctrl_node_info'
INFO: [Project 1-454] Reading design checkpoint '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_bram_ctrl_0_0/design_gat_wrapper_axi_bram_ctrl_0_0.dcp' for cell 'design_gat_wrapper_i/axi_bram_ctrl_wgt'
INFO: [Project 1-454] Reading design checkpoint '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_cdma_0_0/design_gat_wrapper_axi_cdma_0_0.dcp' for cell 'design_gat_wrapper_i/axi_cdma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/design_gat_wrapper_axi_smc_0.dcp' for cell 'design_gat_wrapper_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_gat_top_wrapper_0_0/design_gat_wrapper_gat_top_wrapper_0_0.dcp' for cell 'design_gat_wrapper_i/gat_top_wrapper_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_reg_bank_0_0/design_gat_wrapper_reg_bank_0_0.dcp' for cell 'design_gat_wrapper_i/reg_bank_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_rst_ps8_0_99M_0/design_gat_wrapper_rst_ps8_0_99M_0.dcp' for cell 'design_gat_wrapper_i/rst_ps8_0_99M'
INFO: [Project 1-454] Reading design checkpoint '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_zynq_ultra_ps_e_0_0/design_gat_wrapper_zynq_ultra_ps_e_0_0.dcp' for cell 'design_gat_wrapper_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_xbar_0/design_gat_wrapper_xbar_0.dcp' for cell 'design_gat_wrapper_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_auto_ds_0/design_gat_wrapper_auto_ds_0.dcp' for cell 'design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_auto_pc_0/design_gat_wrapper_auto_pc_0.dcp' for cell 'design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2549.664 ; gain = 0.000 ; free physical = 9041 ; free virtual = 12209
INFO: [Netlist 29-17] Analyzing 12559 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_42/bd_405b_m03bn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m03_nodes/m03_b_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_42/bd_405b_m03bn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_42/bd_405b_m03bn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_42/bd_405b_m03bn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_42/bd_405b_m03bn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_42/bd_405b_m03bn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_42/bd_405b_m03bn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_42/bd_405b_m03bn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_42/bd_405b_m03bn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_42/bd_405b_m03bn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_42/bd_405b_m03bn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_42/bd_405b_m03bn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_42/bd_405b_m03bn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_42/bd_405b_m03bn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_42/bd_405b_m03bn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_42/bd_405b_m03bn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_42/bd_405b_m03bn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_42/bd_405b_m03bn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_42/bd_405b_m03bn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_42/bd_405b_m03bn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_42/bd_405b_m03bn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_42/bd_405b_m03bn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_42/bd_405b_m03bn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_42/bd_405b_m03bn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_42/bd_405b_m03bn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_42/bd_405b_m03bn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_42/bd_405b_m03bn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_42/bd_405b_m03bn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_42/bd_405b_m03bn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_42/bd_405b_m03bn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_42/bd_405b_m03bn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_42/bd_405b_m03bn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_42/bd_405b_m03bn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_42/bd_405b_m03bn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_42/bd_405b_m03bn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_42/bd_405b_m03bn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_42/bd_405b_m03bn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_42/bd_405b_m03bn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_42/bd_405b_m03bn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_42/bd_405b_m03bn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_42/bd_405b_m03bn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_42/bd_405b_m03bn_0_clocks.xdc:178]
Finished Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_42/bd_405b_m03bn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m03_nodes/m03_b_node/inst'
Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_31/bd_405b_m02arn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m02_nodes/m02_ar_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_31/bd_405b_m02arn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_31/bd_405b_m02arn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_31/bd_405b_m02arn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_31/bd_405b_m02arn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_31/bd_405b_m02arn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_31/bd_405b_m02arn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_31/bd_405b_m02arn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_31/bd_405b_m02arn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_31/bd_405b_m02arn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_31/bd_405b_m02arn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_31/bd_405b_m02arn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_31/bd_405b_m02arn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_31/bd_405b_m02arn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_31/bd_405b_m02arn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_31/bd_405b_m02arn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_31/bd_405b_m02arn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_31/bd_405b_m02arn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_31/bd_405b_m02arn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_31/bd_405b_m02arn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_31/bd_405b_m02arn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_31/bd_405b_m02arn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_31/bd_405b_m02arn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_31/bd_405b_m02arn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_31/bd_405b_m02arn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_31/bd_405b_m02arn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_31/bd_405b_m02arn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_31/bd_405b_m02arn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_31/bd_405b_m02arn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_31/bd_405b_m02arn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_31/bd_405b_m02arn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_31/bd_405b_m02arn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_31/bd_405b_m02arn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_31/bd_405b_m02arn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_31/bd_405b_m02arn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_31/bd_405b_m02arn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_31/bd_405b_m02arn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_31/bd_405b_m02arn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_31/bd_405b_m02arn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_31/bd_405b_m02arn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_31/bd_405b_m02arn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_31/bd_405b_m02arn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_31/bd_405b_m02arn_0_clocks.xdc:178]
Finished Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_31/bd_405b_m02arn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m02_nodes/m02_ar_node/inst'
Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_32/bd_405b_m02rn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m02_nodes/m02_r_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_32/bd_405b_m02rn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_32/bd_405b_m02rn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_32/bd_405b_m02rn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_32/bd_405b_m02rn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_32/bd_405b_m02rn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_32/bd_405b_m02rn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_32/bd_405b_m02rn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_32/bd_405b_m02rn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_32/bd_405b_m02rn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_32/bd_405b_m02rn_0_clocks.xdc:79]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_32/bd_405b_m02rn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_32/bd_405b_m02rn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_32/bd_405b_m02rn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_32/bd_405b_m02rn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_32/bd_405b_m02rn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_32/bd_405b_m02rn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_32/bd_405b_m02rn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_32/bd_405b_m02rn_0_clocks.xdc:100]
INFO: [Common 17-14] Message 'Vivado_Tcl 4-921' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_32/bd_405b_m02rn_0_clocks.xdc:100]
Finished Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_32/bd_405b_m02rn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m02_nodes/m02_r_node/inst'
Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_33/bd_405b_m02awn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m02_nodes/m02_aw_node/inst'
Finished Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_33/bd_405b_m02awn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m02_nodes/m02_aw_node/inst'
Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_34/bd_405b_m02wn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m02_nodes/m02_w_node/inst'
Finished Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_34/bd_405b_m02wn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m02_nodes/m02_w_node/inst'
Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_35/bd_405b_m02bn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m02_nodes/m02_b_node/inst'
Finished Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_35/bd_405b_m02bn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m02_nodes/m02_b_node/inst'
Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_38/bd_405b_m03arn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m03_nodes/m03_ar_node/inst'
Finished Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_38/bd_405b_m03arn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m03_nodes/m03_ar_node/inst'
Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_39/bd_405b_m03rn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m03_nodes/m03_r_node/inst'
Finished Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_39/bd_405b_m03rn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m03_nodes/m03_r_node/inst'
Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_40/bd_405b_m03awn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m03_nodes/m03_aw_node/inst'
Finished Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_40/bd_405b_m03awn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m03_nodes/m03_aw_node/inst'
Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_41/bd_405b_m03wn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m03_nodes/m03_w_node/inst'
Finished Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_41/bd_405b_m03wn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m03_nodes/m03_w_node/inst'
Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_28/bd_405b_m01bn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m01_nodes/m01_b_node/inst'
Finished Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_28/bd_405b_m01bn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m01_nodes/m01_b_node/inst'
Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_45/bd_405b_m04arn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m04_nodes/m04_ar_node/inst'
Finished Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_45/bd_405b_m04arn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m04_nodes/m04_ar_node/inst'
Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_46/bd_405b_m04rn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m04_nodes/m04_r_node/inst'
Finished Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_46/bd_405b_m04rn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m04_nodes/m04_r_node/inst'
Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_47/bd_405b_m04awn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m04_nodes/m04_aw_node/inst'
Finished Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_47/bd_405b_m04awn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m04_nodes/m04_aw_node/inst'
Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_48/bd_405b_m04wn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m04_nodes/m04_w_node/inst'
Finished Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_48/bd_405b_m04wn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m04_nodes/m04_w_node/inst'
Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_49/bd_405b_m04bn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m04_nodes/m04_b_node/inst'
Finished Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_49/bd_405b_m04bn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m04_nodes/m04_b_node/inst'
Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/smartconnect.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/smartconnect.xdc:1]
Finished Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/smartconnect.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst'
Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_rst_ps8_0_99M_0/design_gat_wrapper_rst_ps8_0_99M_0_board.xdc] for cell 'design_gat_wrapper_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_rst_ps8_0_99M_0/design_gat_wrapper_rst_ps8_0_99M_0_board.xdc] for cell 'design_gat_wrapper_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_rst_ps8_0_99M_0/design_gat_wrapper_rst_ps8_0_99M_0.xdc] for cell 'design_gat_wrapper_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_rst_ps8_0_99M_0/design_gat_wrapper_rst_ps8_0_99M_0.xdc] for cell 'design_gat_wrapper_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_17/bd_405b_m00arn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m00_nodes/m00_ar_node/inst'
Finished Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_17/bd_405b_m00arn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m00_nodes/m00_ar_node/inst'
Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_cdma_0_0/design_gat_wrapper_axi_cdma_0_0.xdc] for cell 'design_gat_wrapper_i/axi_cdma_0/U0'
Finished Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_cdma_0_0/design_gat_wrapper_axi_cdma_0_0.xdc] for cell 'design_gat_wrapper_i/axi_cdma_0/U0'
Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_1/bd_405b_psr_aclk_0_board.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_1/bd_405b_psr_aclk_0_board.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_1/bd_405b_psr_aclk_0.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_1/bd_405b_psr_aclk_0.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_11/bd_405b_sarn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_11/bd_405b_sarn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_12/bd_405b_srn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_12/bd_405b_srn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_13/bd_405b_sawn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/s00_nodes/s00_aw_node/inst'
Finished Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_13/bd_405b_sawn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/s00_nodes/s00_aw_node/inst'
Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_14/bd_405b_swn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_14/bd_405b_swn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/s00_nodes/s00_w_node/inst'
Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_15/bd_405b_sbn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_15/bd_405b_sbn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/s00_nodes/s00_b_node/inst'
Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_zynq_ultra_ps_e_0_0/design_gat_wrapper_zynq_ultra_ps_e_0_0.xdc] for cell 'design_gat_wrapper_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_zynq_ultra_ps_e_0_0/design_gat_wrapper_zynq_ultra_ps_e_0_0.xdc] for cell 'design_gat_wrapper_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_18/bd_405b_m00rn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m00_nodes/m00_r_node/inst'
Finished Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_18/bd_405b_m00rn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m00_nodes/m00_r_node/inst'
Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_19/bd_405b_m00awn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m00_nodes/m00_aw_node/inst'
Finished Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_19/bd_405b_m00awn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m00_nodes/m00_aw_node/inst'
Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_20/bd_405b_m00wn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m00_nodes/m00_w_node/inst'
Finished Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_20/bd_405b_m00wn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m00_nodes/m00_w_node/inst'
Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_21/bd_405b_m00bn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m00_nodes/m00_b_node/inst'
Finished Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_21/bd_405b_m00bn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m00_nodes/m00_b_node/inst'
Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_24/bd_405b_m01arn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m01_nodes/m01_ar_node/inst'
Finished Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_24/bd_405b_m01arn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m01_nodes/m01_ar_node/inst'
Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_25/bd_405b_m01rn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m01_nodes/m01_r_node/inst'
Finished Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_25/bd_405b_m01rn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m01_nodes/m01_r_node/inst'
Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_26/bd_405b_m01awn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m01_nodes/m01_aw_node/inst'
Finished Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_26/bd_405b_m01awn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m01_nodes/m01_aw_node/inst'
Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_27/bd_405b_m01wn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m01_nodes/m01_w_node/inst'
Finished Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/ip/ip_27/bd_405b_m01wn_0_clocks.xdc] for cell 'design_gat_wrapper_i/axi_smc/inst/m01_nodes/m01_w_node/inst'
Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_auto_ds_0/design_gat_wrapper_auto_ds_0_clocks.xdc] for cell 'design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_auto_ds_0/design_gat_wrapper_auto_ds_0_clocks.xdc] for cell 'design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
INFO: [Project 1-1714] 104 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 1308 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3556.867 ; gain = 0.000 ; free physical = 8291 ; free virtual = 11462
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 313 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 64 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 8 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 239 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

27 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:43 . Memory (MB): peak = 3556.867 ; gain = 2191.836 ; free physical = 8488 ; free virtual = 11658
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3556.867 ; gain = 0.000 ; free physical = 8475 ; free virtual = 11647

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: b88dede4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3556.867 ; gain = 0.000 ; free physical = 8320 ; free virtual = 11491

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: b88dede4

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3676.691 ; gain = 0.000 ; free physical = 7979 ; free virtual = 11151

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: b88dede4

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3676.691 ; gain = 0.000 ; free physical = 8207 ; free virtual = 11379
Phase 1 Initialization | Checksum: b88dede4

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3676.691 ; gain = 0.000 ; free physical = 8207 ; free virtual = 11379

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: b88dede4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3676.691 ; gain = 0.000 ; free physical = 8061 ; free virtual = 11233

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: b88dede4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3676.691 ; gain = 0.000 ; free physical = 8195 ; free virtual = 11366
Phase 2 Timer Update And Timing Data Collection | Checksum: b88dede4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3676.691 ; gain = 0.000 ; free physical = 8179 ; free virtual = 11351

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 8 inverters resulting in an inversion of 44 pins
INFO: [Opt 31-138] Pushed 144 inverter(s) to 76595 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1f80e790

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3676.691 ; gain = 0.000 ; free physical = 8110 ; free virtual = 11282
Retarget | Checksum: 1f80e790
INFO: [Opt 31-389] Phase Retarget created 220 cells and removed 643 cells
INFO: [Opt 31-1021] In phase Retarget, 149 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 4 load pin(s).
Phase 4 Constant propagation | Checksum: 42ab5bee

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3676.691 ; gain = 0.000 ; free physical = 8265 ; free virtual = 11437
Constant propagation | Checksum: 42ab5bee
INFO: [Opt 31-389] Phase Constant propagation created 113 cells and removed 1716 cells
INFO: [Opt 31-1021] In phase Constant propagation, 149 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: fb93b77a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3676.691 ; gain = 0.000 ; free physical = 8103 ; free virtual = 11274
Sweep | Checksum: fb93b77a
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2327 cells
INFO: [Opt 31-1021] In phase Sweep, 249 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: design_gat_wrapper_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_BUFG_inst, Net: design_gat_wrapper_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]
Phase 6 BUFG optimization | Checksum: b05fad51

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3676.691 ; gain = 0.000 ; free physical = 8133 ; free virtual = 11305
BUFG optimization | Checksum: b05fad51
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[3].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[4].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[12].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[13].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[3].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[4].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[5].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[6].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[7].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[8].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[9].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[12].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[13].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[3].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[4].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[5].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[6].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[7].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[8].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[9].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[12].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[13].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[3].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[4].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[5].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[6].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[7].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[8].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[9].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_gat_wrapper_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
INFO: [Common 17-14] Message 'Opt 31-1131' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: b05fad51

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3676.691 ; gain = 0.000 ; free physical = 8316 ; free virtual = 11488
Shift Register Optimization | Checksum: b05fad51
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: aed9080d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3676.691 ; gain = 0.000 ; free physical = 8057 ; free virtual = 11229
Post Processing Netlist | Checksum: aed9080d
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 155 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 85a6b1fa

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 3676.691 ; gain = 0.000 ; free physical = 8316 ; free virtual = 11488

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3676.691 ; gain = 0.000 ; free physical = 8143 ; free virtual = 11315
Phase 9.2 Verifying Netlist Connectivity | Checksum: 85a6b1fa

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 3676.691 ; gain = 0.000 ; free physical = 8135 ; free virtual = 11307
Phase 9 Finalization | Checksum: 85a6b1fa

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 3676.691 ; gain = 0.000 ; free physical = 8119 ; free virtual = 11291
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             220  |             643  |                                            149  |
|  Constant propagation         |             113  |            1716  |                                            149  |
|  Sweep                        |               0  |            2327  |                                            249  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            155  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 85a6b1fa

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 3676.691 ; gain = 0.000 ; free physical = 8103 ; free virtual = 11275
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3676.691 ; gain = 0.000 ; free physical = 8316 ; free virtual = 11488

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 232 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 91 WE to EN ports
Number of BRAM Ports augmented: 141 newly gated: 200 Total Ports: 464
Ending PowerOpt Patch Enables Task | Checksum: feff7295

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 5021.895 ; gain = 0.000 ; free physical = 7111 ; free virtual = 10288
Ending Power Optimization Task | Checksum: feff7295

Time (s): cpu = 00:01:04 ; elapsed = 00:00:23 . Memory (MB): peak = 5021.895 ; gain = 1345.203 ; free physical = 6977 ; free virtual = 10154

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: d8c8ea05

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 5021.895 ; gain = 0.000 ; free physical = 7082 ; free virtual = 10259
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5021.895 ; gain = 0.000 ; free physical = 6932 ; free virtual = 10109
Ending Final Cleanup Task | Checksum: d8c8ea05

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 5021.895 ; gain = 0.000 ; free physical = 6901 ; free virtual = 10078

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5021.895 ; gain = 0.000 ; free physical = 6877 ; free virtual = 10054
Ending Netlist Obfuscation Task | Checksum: d8c8ea05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5021.895 ; gain = 0.000 ; free physical = 6853 ; free virtual = 10030
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:04 ; elapsed = 00:00:54 . Memory (MB): peak = 5021.895 ; gain = 1465.027 ; free physical = 6838 ; free virtual = 10015
INFO: [runtcl-4] Executing : report_drc -file design_gat_wrapper_wrapper_drc_opted.rpt -pb design_gat_wrapper_wrapper_drc_opted.pb -rpx design_gat_wrapper_wrapper_drc_opted.rpx
Command: report_drc -file design_gat_wrapper_wrapper_drc_opted.rpt -pb design_gat_wrapper_wrapper_drc_opted.pb -rpx design_gat_wrapper_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/tung/gat_project/gat_project.runs/impl_1/design_gat_wrapper_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.13 . Memory (MB): peak = 5029.898 ; gain = 0.000 ; free physical = 7061 ; free virtual = 10249
INFO: [Common 17-1381] The checkpoint '/home/tung/gat_project/gat_project.runs/impl_1/design_gat_wrapper_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 5029.898 ; gain = 8.004 ; free physical = 6949 ; free virtual = 10147
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5061.914 ; gain = 0.000 ; free physical = 6839 ; free virtual = 10037
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5da7d5a9

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5061.914 ; gain = 0.000 ; free physical = 6792 ; free virtual = 9990
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5061.914 ; gain = 0.000 ; free physical = 6879 ; free virtual = 10077

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11959551f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 5169.242 ; gain = 107.328 ; free physical = 6760 ; free virtual = 10093

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19cc2ac94

Time (s): cpu = 00:01:20 ; elapsed = 00:00:42 . Memory (MB): peak = 5293.633 ; gain = 231.719 ; free physical = 6459 ; free virtual = 9794

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19cc2ac94

Time (s): cpu = 00:01:20 ; elapsed = 00:00:42 . Memory (MB): peak = 5293.633 ; gain = 231.719 ; free physical = 6200 ; free virtual = 9535
Phase 1 Placer Initialization | Checksum: 19cc2ac94

Time (s): cpu = 00:01:21 ; elapsed = 00:00:42 . Memory (MB): peak = 5293.633 ; gain = 231.719 ; free physical = 6340 ; free virtual = 9676

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1e94c50c8

Time (s): cpu = 00:02:45 ; elapsed = 00:01:15 . Memory (MB): peak = 5373.672 ; gain = 311.758 ; free physical = 6218 ; free virtual = 9554

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 10eedb751

Time (s): cpu = 00:02:48 ; elapsed = 00:01:18 . Memory (MB): peak = 5373.672 ; gain = 311.758 ; free physical = 6314 ; free virtual = 9652

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 5f6a79db

Time (s): cpu = 00:02:51 ; elapsed = 00:01:21 . Memory (MB): peak = 5373.672 ; gain = 311.758 ; free physical = 6400 ; free virtual = 9739

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 5f6a79db

Time (s): cpu = 00:03:13 ; elapsed = 00:01:26 . Memory (MB): peak = 5769.438 ; gain = 707.523 ; free physical = 5594 ; free virtual = 9360

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: bb77cfc8

Time (s): cpu = 00:03:14 ; elapsed = 00:01:27 . Memory (MB): peak = 5769.438 ; gain = 707.523 ; free physical = 5518 ; free virtual = 9284

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 8dd48d41

Time (s): cpu = 00:03:27 ; elapsed = 00:01:33 . Memory (MB): peak = 5801.453 ; gain = 739.539 ; free physical = 5344 ; free virtual = 9109

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 8dd48d41

Time (s): cpu = 00:03:27 ; elapsed = 00:01:33 . Memory (MB): peak = 5801.453 ; gain = 739.539 ; free physical = 5462 ; free virtual = 9227
Phase 2.1.1 Partition Driven Placement | Checksum: 8dd48d41

Time (s): cpu = 00:03:27 ; elapsed = 00:01:33 . Memory (MB): peak = 5801.453 ; gain = 739.539 ; free physical = 5375 ; free virtual = 9141
Phase 2.1 Floorplanning | Checksum: acacd6fb

Time (s): cpu = 00:03:27 ; elapsed = 00:01:33 . Memory (MB): peak = 5801.453 ; gain = 739.539 ; free physical = 5463 ; free virtual = 9229

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: acacd6fb

Time (s): cpu = 00:03:28 ; elapsed = 00:01:34 . Memory (MB): peak = 5801.453 ; gain = 739.539 ; free physical = 5392 ; free virtual = 9158

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: daa06053

Time (s): cpu = 00:03:28 ; elapsed = 00:01:34 . Memory (MB): peak = 5801.453 ; gain = 739.539 ; free physical = 5345 ; free virtual = 9111

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 115a45dcd

Time (s): cpu = 00:07:24 ; elapsed = 00:02:53 . Memory (MB): peak = 6086.465 ; gain = 1024.551 ; free physical = 5386 ; free virtual = 9153

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 93 LUTNM shape to break, 1371 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 39, two critical 54, total 93, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 667 nets or LUTs. Breaked 93 LUTs, combined 574 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 254 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 123 nets.  Re-placed 367 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 123 nets or cells. Created 0 new cell, deleted 67 existing cells and moved 367 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 6086.465 ; gain = 0.000 ; free physical = 5215 ; free virtual = 8983
INFO: [Physopt 32-76] Pass 1. Identified 5 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_softmax/u_divd_fifo/rd_addr_reg_n_0_[0]. Replicated 15 times.
INFO: [Physopt 32-81] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_softmax/u_divd_fifo/rd_addr_reg_n_0_[1]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_softmax/u_dvsr_fifo/rd_addr_reg_n_0_[1]. Replicated 33 times.
INFO: [Physopt 32-81] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_softmax/u_dvsr_fifo/rd_addr_reg_n_0_[0]. Replicated 33 times.
INFO: [Physopt 32-81] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/u_feature_controller/u_new_feat_fifo/rd_addr_reg_n_0_[2]. Replicated 6 times.
INFO: [Physopt 32-232] Optimized 5 nets. Created 94 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 94 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.31 . Memory (MB): peak = 6086.465 ; gain = 0.000 ; free physical = 5421 ; free virtual = 9188
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1402] Pass 1: Identified 1 candidate cell for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 6086.465 ; gain = 0.000 ; free physical = 5421 ; free virtual = 9189
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6086.465 ; gain = 0.000 ; free physical = 5170 ; free virtual = 8937

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           93  |            574  |                   667  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |             67  |                   123  |           0  |           1  |  00:00:13  |
|  Very High Fanout                                 |           94  |              0  |                     5  |           0  |           1  |  00:00:07  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            1  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          188  |            641  |                   796  |           0  |          10  |  00:00:21  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1ca116775

Time (s): cpu = 00:07:55 ; elapsed = 00:03:19 . Memory (MB): peak = 6086.465 ; gain = 1024.551 ; free physical = 5384 ; free virtual = 9151
Phase 2.4 Global Placement Core | Checksum: 18cebc72f

Time (s): cpu = 00:08:58 ; elapsed = 00:03:38 . Memory (MB): peak = 6086.465 ; gain = 1024.551 ; free physical = 5253 ; free virtual = 9020
Phase 2 Global Placement | Checksum: 18cebc72f

Time (s): cpu = 00:08:58 ; elapsed = 00:03:38 . Memory (MB): peak = 6086.465 ; gain = 1024.551 ; free physical = 5119 ; free virtual = 8887

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 21d1aacff

Time (s): cpu = 00:09:32 ; elapsed = 00:03:49 . Memory (MB): peak = 6086.465 ; gain = 1024.551 ; free physical = 5048 ; free virtual = 8816

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2231fbe35

Time (s): cpu = 00:09:44 ; elapsed = 00:03:53 . Memory (MB): peak = 6086.465 ; gain = 1024.551 ; free physical = 5328 ; free virtual = 9095

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1b80fe43c

Time (s): cpu = 00:11:11 ; elapsed = 00:04:22 . Memory (MB): peak = 6086.465 ; gain = 1024.551 ; free physical = 5330 ; free virtual = 9098

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 2297bde0c

Time (s): cpu = 00:11:21 ; elapsed = 00:04:31 . Memory (MB): peak = 6086.465 ; gain = 1024.551 ; free physical = 5211 ; free virtual = 8979
Phase 3.3.2 Slice Area Swap | Checksum: 2297bde0c

Time (s): cpu = 00:11:21 ; elapsed = 00:04:31 . Memory (MB): peak = 6086.465 ; gain = 1024.551 ; free physical = 5416 ; free virtual = 9184
Phase 3.3 Small Shape DP | Checksum: 129e9254f

Time (s): cpu = 00:11:46 ; elapsed = 00:04:39 . Memory (MB): peak = 6086.465 ; gain = 1024.551 ; free physical = 5217 ; free virtual = 8985

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 131d414f5

Time (s): cpu = 00:11:50 ; elapsed = 00:04:43 . Memory (MB): peak = 6086.465 ; gain = 1024.551 ; free physical = 5117 ; free virtual = 8885

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1e65759a3

Time (s): cpu = 00:11:51 ; elapsed = 00:04:44 . Memory (MB): peak = 6086.465 ; gain = 1024.551 ; free physical = 5236 ; free virtual = 9004

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1e757bf32

Time (s): cpu = 00:12:58 ; elapsed = 00:05:02 . Memory (MB): peak = 6086.465 ; gain = 1024.551 ; free physical = 5358 ; free virtual = 9127
Phase 3 Detail Placement | Checksum: 1e757bf32

Time (s): cpu = 00:12:59 ; elapsed = 00:05:03 . Memory (MB): peak = 6086.465 ; gain = 1024.551 ; free physical = 5140 ; free virtual = 8908

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2724f467b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.360 | TNS=-30.755 |
Phase 1 Physical Synthesis Initialization | Checksum: 1df127b4c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 6086.465 ; gain = 0.000 ; free physical = 5385 ; free virtual = 9154
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1df127b4c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 6086.465 ; gain = 0.000 ; free physical = 5229 ; free virtual = 8998
Phase 4.1.1.1 BUFG Insertion | Checksum: 2724f467b

Time (s): cpu = 00:14:42 ; elapsed = 00:05:39 . Memory (MB): peak = 6086.465 ; gain = 1024.551 ; free physical = 5372 ; free virtual = 9140

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.186. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 249905081

Time (s): cpu = 00:15:38 ; elapsed = 00:06:34 . Memory (MB): peak = 6086.465 ; gain = 1024.551 ; free physical = 5293 ; free virtual = 9061

Time (s): cpu = 00:15:38 ; elapsed = 00:06:34 . Memory (MB): peak = 6086.465 ; gain = 1024.551 ; free physical = 5277 ; free virtual = 9045
Phase 4.1 Post Commit Optimization | Checksum: 249905081

Time (s): cpu = 00:15:38 ; elapsed = 00:06:35 . Memory (MB): peak = 6086.465 ; gain = 1024.551 ; free physical = 5383 ; free virtual = 9151
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6086.465 ; gain = 0.000 ; free physical = 5343 ; free virtual = 9112

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 295a805d3

Time (s): cpu = 00:16:34 ; elapsed = 00:07:03 . Memory (MB): peak = 6086.465 ; gain = 1024.551 ; free physical = 5338 ; free virtual = 9106

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                8x8|                2x2|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 295a805d3

Time (s): cpu = 00:16:34 ; elapsed = 00:07:03 . Memory (MB): peak = 6086.465 ; gain = 1024.551 ; free physical = 5306 ; free virtual = 9074
Phase 4.3 Placer Reporting | Checksum: 295a805d3

Time (s): cpu = 00:16:35 ; elapsed = 00:07:04 . Memory (MB): peak = 6086.465 ; gain = 1024.551 ; free physical = 5368 ; free virtual = 9136

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6086.465 ; gain = 0.000 ; free physical = 5368 ; free virtual = 9136

Time (s): cpu = 00:16:35 ; elapsed = 00:07:04 . Memory (MB): peak = 6086.465 ; gain = 1024.551 ; free physical = 5368 ; free virtual = 9136
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2378adf28

Time (s): cpu = 00:16:35 ; elapsed = 00:07:04 . Memory (MB): peak = 6086.465 ; gain = 1024.551 ; free physical = 5234 ; free virtual = 9003
Ending Placer Task | Checksum: 154ca0d85

Time (s): cpu = 00:16:36 ; elapsed = 00:07:05 . Memory (MB): peak = 6086.465 ; gain = 1024.551 ; free physical = 5276 ; free virtual = 9045
112 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:16:44 ; elapsed = 00:07:07 . Memory (MB): peak = 6086.465 ; gain = 1056.566 ; free physical = 5142 ; free virtual = 8911
INFO: [runtcl-4] Executing : report_io -file design_gat_wrapper_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.33 . Memory (MB): peak = 6086.465 ; gain = 0.000 ; free physical = 5273 ; free virtual = 9042
INFO: [runtcl-4] Executing : report_utilization -file design_gat_wrapper_wrapper_utilization_placed.rpt -pb design_gat_wrapper_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_gat_wrapper_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.46 . Memory (MB): peak = 6086.465 ; gain = 0.000 ; free physical = 5391 ; free virtual = 9161
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.19 . Memory (MB): peak = 6086.465 ; gain = 0.000 ; free physical = 5145 ; free virtual = 8939
Wrote PlaceDB: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 6086.465 ; gain = 0.000 ; free physical = 5079 ; free virtual = 8997
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6086.465 ; gain = 0.000 ; free physical = 5079 ; free virtual = 8997
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 6086.465 ; gain = 0.000 ; free physical = 5063 ; free virtual = 8983
Wrote Netlist Cache: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 6086.465 ; gain = 0.000 ; free physical = 5229 ; free virtual = 9162
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6086.465 ; gain = 0.000 ; free physical = 5222 ; free virtual = 9158
Write Physdb Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 6086.465 ; gain = 0.000 ; free physical = 5112 ; free virtual = 9047
INFO: [Common 17-1381] The checkpoint '/home/tung/gat_project/gat_project.runs/impl_1/design_gat_wrapper_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 6088.461 ; gain = 1.996 ; free physical = 5259 ; free virtual = 9070
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'

Starting Initial Update Timing Task

Time (s): cpu = 00:01:06 ; elapsed = 00:00:19 . Memory (MB): peak = 6088.461 ; gain = 0.000 ; free physical = 5053 ; free virtual = 8863
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 68.05s |  WALL: 19.71s
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6088.461 ; gain = 0.000 ; free physical = 5021 ; free virtual = 8831

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.186 | TNS=-16.774 |
Phase 1 Physical Synthesis Initialization | Checksum: 12ef200e3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 6096.465 ; gain = 8.004 ; free physical = 5351 ; free virtual = 9162
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.186 | TNS=-16.774 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 12ef200e3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 6096.465 ; gain = 8.004 ; free physical = 5355 ; free virtual = 9166

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.186 | TNS=-16.774 |
INFO: [Physopt 32-663] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_SPMM/genblk1[4].u_SP_PE/wgt_addrb[9].  Re-placed instance design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_SPMM/genblk1[4].u_SP_PE/col_idx_reg_reg[9]
INFO: [Physopt 32-735] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_SPMM/genblk1[4].u_SP_PE/wgt_addrb[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.185 | TNS=-16.739 |
INFO: [Physopt 32-663] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_SPMM/genblk1[5].u_SP_PE/wgt_addrb[9].  Re-placed instance design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_SPMM/genblk1[5].u_SP_PE/col_idx_reg_reg[9]
INFO: [Physopt 32-735] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_SPMM/genblk1[5].u_SP_PE/wgt_addrb[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.184 | TNS=-16.724 |
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_SPMM/genblk1[2].u_SP_PE/wgt_addrb[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/memory_reg_bram_88_n_138. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/genblk1[0].u_SP_PE_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/genblk1[0].u_SP_PE_i_123_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/h_data_bram_dout[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/memory_reg_bram_95_n_146. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/memory_reg_bram_94_n_138. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/memory_reg_bram_93_n_138. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/memory_reg_bram_92_n_138. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/memory_reg_bram_91_n_138. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/memory_reg_bram_90_n_138. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/memory_reg_bram_89_n_138. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_SPMM/genblk1[2].u_SP_PE/wgt_addrb[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/memory_reg_bram_88_n_138. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/genblk1[0].u_SP_PE_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/genblk1[0].u_SP_PE_i_123_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/h_data_bram_dout[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/memory_reg_bram_95_n_146. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/memory_reg_bram_94_n_138. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/memory_reg_bram_93_n_138. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/memory_reg_bram_92_n_138. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/memory_reg_bram_91_n_138. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/memory_reg_bram_90_n_138. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/memory_reg_bram_89_n_138. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.184 | TNS=-16.724 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 5372 ; free virtual = 9182
Phase 3 Critical Path Optimization | Checksum: 12ef200e3

Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 6096.465 ; gain = 8.004 ; free physical = 5372 ; free virtual = 9182

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.184 | TNS=-16.724 |
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_SPMM/genblk1[2].u_SP_PE/wgt_addrb[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/memory_reg_bram_88_n_138. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/genblk1[0].u_SP_PE_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/genblk1[0].u_SP_PE_i_123_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/h_data_bram_dout[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/memory_reg_bram_95_n_146. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/memory_reg_bram_94_n_138. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/memory_reg_bram_93_n_138. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/memory_reg_bram_92_n_138. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/memory_reg_bram_91_n_138. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/memory_reg_bram_90_n_138. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/memory_reg_bram_89_n_138. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_SPMM/genblk1[2].u_SP_PE/wgt_addrb[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/memory_reg_bram_88_n_138. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/genblk1[0].u_SP_PE_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/genblk1[0].u_SP_PE_i_123_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/h_data_bram_dout[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/memory_reg_bram_95_n_146. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/memory_reg_bram_94_n_138. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/memory_reg_bram_93_n_138. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/memory_reg_bram_92_n_138. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/memory_reg_bram_91_n_138. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/memory_reg_bram_90_n_138. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/memory_reg_bram_89_n_138. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.184 | TNS=-16.724 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 5372 ; free virtual = 9183
Phase 4 Critical Path Optimization | Checksum: 12ef200e3

Time (s): cpu = 00:00:33 ; elapsed = 00:00:16 . Memory (MB): peak = 6096.465 ; gain = 8.004 ; free physical = 5372 ; free virtual = 9183
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 5372 ; free virtual = 9183
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 5207 ; free virtual = 9018
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.184 | TNS=-16.724 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.002  |          0.050  |            0  |              0  |                     2  |           0  |           2  |  00:00:04  |
|  Total          |          0.002  |          0.050  |            0  |              0  |                     2  |           0  |           3  |  00:00:04  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 5177 ; free virtual = 8988
Ending Physical Synthesis Task | Checksum: 2009bc6b6

Time (s): cpu = 00:00:36 ; elapsed = 00:00:19 . Memory (MB): peak = 6096.465 ; gain = 8.004 ; free physical = 5381 ; free virtual = 9191
INFO: [Common 17-83] Releasing license: Implementation
185 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:43 ; elapsed = 00:00:39 . Memory (MB): peak = 6096.465 ; gain = 8.004 ; free physical = 5271 ; free virtual = 9081
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.14 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 5091 ; free virtual = 8920
Wrote PlaceDB: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 4912 ; free virtual = 8868
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 4912 ; free virtual = 8868
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.22 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 4903 ; free virtual = 8860
Wrote Netlist Cache: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 5060 ; free virtual = 9030
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 5060 ; free virtual = 9033
Write Physdb Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 4981 ; free virtual = 8955
INFO: [Common 17-1381] The checkpoint '/home/tung/gat_project/gat_project.runs/impl_1/design_gat_wrapper_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 5140 ; free virtual = 8990
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b4ac18e0 ConstDB: 0 ShapeSum: c429d461 RouteDB: 4c17b552
Nodegraph reading from file.  Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.77 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 5059 ; free virtual = 8915
Post Restoration Checksum: NetGraph: 4565e66a | NumContArr: 30618d55 | Constraints: 81ef178d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1ba5f85e9

Time (s): cpu = 00:01:07 ; elapsed = 00:00:12 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 5295 ; free virtual = 9153

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1ba5f85e9

Time (s): cpu = 00:01:08 ; elapsed = 00:00:12 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 5259 ; free virtual = 9116

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1ba5f85e9

Time (s): cpu = 00:01:09 ; elapsed = 00:00:12 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 5050 ; free virtual = 8907

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1edb2d5fe

Time (s): cpu = 00:01:17 ; elapsed = 00:00:17 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 5213 ; free virtual = 9072

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 161995517

Time (s): cpu = 00:01:59 ; elapsed = 00:00:30 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 5060 ; free virtual = 8919
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.114 | TNS=-4.484 | WHS=-0.049 | THS=-18.047|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 114430
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 108240
  Number of Partially Routed Nets     = 6190
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 112cca358

Time (s): cpu = 00:03:05 ; elapsed = 00:00:47 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 5321 ; free virtual = 9179

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 112cca358

Time (s): cpu = 00:03:05 ; elapsed = 00:00:47 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 5155 ; free virtual = 9013

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 28433fa92

Time (s): cpu = 00:06:15 ; elapsed = 00:01:47 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 5183 ; free virtual = 9043
Phase 3 Initial Routing | Checksum: f8b13913

Time (s): cpu = 00:06:18 ; elapsed = 00:01:47 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 4931 ; free virtual = 8791

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     4x4|      0.33|   16x16|      1.49|     8x8|      0.50|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     4x4|      0.24|     8x8|      1.41|     8x8|      0.69|
|___________|________|__________|________|__________|________|__________|
|       EAST|     2x2|      0.08|     4x4|      0.38|     4x4|      0.48|
|___________|________|__________|________|__________|________|__________|
|       WEST|     2x2|      0.10|     4x4|      0.42|     8x8|      0.79|
|___________|________|__________|________|__________|________|__________|
Congestion Report
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X39Y140->INT_X46Y163 (CLEM_X39Y140->CLEL_R_X46Y163)
	INT_X40Y152->INT_X47Y159 (RCLK_HPIO_L_X39Y149->CLEL_R_X47Y159)
	INT_X40Y151->INT_X47Y158 (RCLK_HPIO_L_X39Y149->CLEL_R_X47Y158)
	INT_X40Y150->INT_X47Y157 (RCLK_HPIO_L_X39Y149->CLEL_R_X47Y157)
	INT_X40Y140->INT_X47Y147 (CMT_L_X40Y120->CLEL_R_X47Y147)

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 24052
 Number of Nodes with overlaps = 2879
 Number of Nodes with overlaps = 343
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.478 | TNS=-543.562| WHS=-0.027 | THS=-0.387 |

Phase 4.1 Global Iteration 0 | Checksum: 15d209086

Time (s): cpu = 00:12:10 ; elapsed = 00:04:09 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 5010 ; free virtual = 8870

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.478 | TNS=-543.562| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 19372a84a

Time (s): cpu = 00:12:35 ; elapsed = 00:04:20 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 5198 ; free virtual = 9058

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.341 | TNS=-157.169| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1516c6899

Time (s): cpu = 00:12:59 ; elapsed = 00:04:35 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 4937 ; free virtual = 8797

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.296 | TNS=-123.081| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 2df311068

Time (s): cpu = 00:13:31 ; elapsed = 00:04:57 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 5211 ; free virtual = 9071

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.288 | TNS=-108.870| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 2ccccfb26

Time (s): cpu = 00:13:55 ; elapsed = 00:05:14 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 5100 ; free virtual = 8960

Phase 4.6 Global Iteration 5
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.286 | TNS=-86.739| WHS=N/A    | THS=N/A    |

Phase 4.6 Global Iteration 5 | Checksum: 2ed7c25a1

Time (s): cpu = 00:14:17 ; elapsed = 00:05:29 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 5215 ; free virtual = 9075

Phase 4.7 Global Iteration 6
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.241 | TNS=-87.625| WHS=N/A    | THS=N/A    |

Phase 4.7 Global Iteration 6 | Checksum: 222140d13

Time (s): cpu = 00:14:45 ; elapsed = 00:05:50 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 5089 ; free virtual = 8950

Phase 4.8 Global Iteration 7
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.242 | TNS=-63.975| WHS=N/A    | THS=N/A    |

Phase 4.8 Global Iteration 7 | Checksum: 2d24e9c08

Time (s): cpu = 00:15:12 ; elapsed = 00:06:08 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 5154 ; free virtual = 9015
Phase 4 Rip-up And Reroute | Checksum: 2d24e9c08

Time (s): cpu = 00:15:12 ; elapsed = 00:06:08 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 5139 ; free virtual = 8999

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 17bd1a337

Time (s): cpu = 00:15:48 ; elapsed = 00:06:19 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 5195 ; free virtual = 9055
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.241 | TNS=-87.625| WHS=0.010  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 1ccaf148f

Time (s): cpu = 00:16:15 ; elapsed = 00:06:29 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 5240 ; free virtual = 9100
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.241 | TNS=-87.625| WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1c56b280f

Time (s): cpu = 00:16:22 ; elapsed = 00:06:30 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 5262 ; free virtual = 9123

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c56b280f

Time (s): cpu = 00:16:22 ; elapsed = 00:06:30 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 5223 ; free virtual = 9084
Phase 5 Delay and Skew Optimization | Checksum: 1c56b280f

Time (s): cpu = 00:16:22 ; elapsed = 00:06:30 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 5113 ; free virtual = 8973

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 252c107db

Time (s): cpu = 00:16:50 ; elapsed = 00:06:41 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 5241 ; free virtual = 9101
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.232 | TNS=-27.776| WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1cc43c6c9

Time (s): cpu = 00:16:50 ; elapsed = 00:06:41 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 5053 ; free virtual = 8913
Phase 6 Post Hold Fix | Checksum: 1cc43c6c9

Time (s): cpu = 00:16:51 ; elapsed = 00:06:41 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 5242 ; free virtual = 9102

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 12.439 %
  Global Horizontal Routing Utilization  = 12.0684 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 85.9155%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X27Y283 -> INT_X27Y283
South Dir 1x1 Area, Max Cong = 88.1517%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X29Y221 -> INT_X29Y221
East Dir 1x1 Area, Max Cong = 86.5385%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X32Y226 -> INT_X32Y226
West Dir 1x1 Area, Max Cong = 80.7692%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1cc43c6c9

Time (s): cpu = 00:16:53 ; elapsed = 00:06:41 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 5222 ; free virtual = 9082

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1cc43c6c9

Time (s): cpu = 00:16:54 ; elapsed = 00:06:42 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 5072 ; free virtual = 8932

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1cc43c6c9

Time (s): cpu = 00:17:03 ; elapsed = 00:06:46 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 5183 ; free virtual = 9043

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1cc43c6c9

Time (s): cpu = 00:17:04 ; elapsed = 00:06:47 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 4979 ; free virtual = 8839

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.232 | TNS=-27.776| WHS=0.010  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 1cc43c6c9

Time (s): cpu = 00:17:19 ; elapsed = 00:06:49 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 5004 ; free virtual = 8864
Time taken to check if laguna hold fix is required (in secs): 0

Phase 12 Physical Synthesis in Router

Phase 12.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.232 | TNS=-26.683 | WHS=0.010 | THS=0.000 |
Phase 12.1 Physical Synthesis Initialization | Checksum: 1cc43c6c9

Time (s): cpu = 00:18:37 ; elapsed = 00:07:09 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 5085 ; free virtual = 8945

Phase 12.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.232 | TNS=-26.683 | WHS=0.010 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -0.200. Path group: clk_pl_0. Processed net: design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_softmax/sum_reg_reg[101]_rep__0_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.188. Path group: clk_pl_0. Processed net: design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_feat_bram/memory_reg_uram_7_n_12.
INFO: [Physopt 32-952] Improved path group WNS = -0.178. Path group: clk_pl_0. Processed net: design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_softmax/sum_reg_reg[101]_rep__0_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.154. Path group: clk_pl_0. Processed net: design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_softmax/sum_reg_reg[97]_rep__0_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.150. Path group: clk_pl_0. Processed net: design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_softmax/sum_reg_reg[82]_rep__0_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.142. Path group: clk_pl_0. Processed net: design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_feat_bram/memory_reg_uram_7_n_12.
INFO: [Physopt 32-952] Improved path group WNS = -0.135. Path group: clk_pl_0. Processed net: design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_SPMM/genblk1[7].u_SP_PE/wgt_addrb[5].
INFO: [Physopt 32-952] Improved path group WNS = -0.129. Path group: clk_pl_0. Processed net: design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_SPMM/genblk1[8].u_SP_PE/wgt_addrb[5].
INFO: [Physopt 32-952] Improved path group WNS = -0.129. Path group: clk_pl_0. Processed net: design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_softmax/sum_reg_reg[97]_rep__0_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.127. Path group: clk_pl_0. Processed net: design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_softmax/u_fxp_div_pipe/divrp_reg[0][130].
INFO: [Physopt 32-952] Improved path group WNS = -0.126. Path group: clk_pl_0. Processed net: design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_SPMM/genblk1[9].u_SP_PE/wgt_addrb[9].
INFO: [Physopt 32-952] Improved path group WNS = -0.125. Path group: clk_pl_0. Processed net: design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_SPMM/genblk1[14].u_SP_PE/wgt_addrb[5].
INFO: [Physopt 32-952] Improved path group WNS = -0.125. Path group: clk_pl_0. Processed net: design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_softmax/sum_reg_reg[81]_rep__1_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pl_0. Processed net: design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_softmax/sum_reg_reg[101]_rep__0_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pl_0. Processed net: design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_coef_fifo/rd_addr_reg_n_0_[1].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.125 | TNS=-21.207 | WHS=0.006 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 4986 ; free virtual = 8847
Phase 12.2 Critical Path Optimization | Checksum: 2aa8c2b9f

Time (s): cpu = 00:19:00 ; elapsed = 00:07:19 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 5230 ; free virtual = 9091
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 4948 ; free virtual = 8810
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.125 | TNS=-21.207 | WHS=0.006 | THS=0.000 |
Phase 12 Physical Synthesis in Router | Checksum: 2aa8c2b9f

Time (s): cpu = 00:19:02 ; elapsed = 00:07:20 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 5114 ; free virtual = 8975
INFO: [Route 35-16] Router Completed Successfully

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1b5da183d

Time (s): cpu = 00:19:05 ; elapsed = 00:07:23 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 5195 ; free virtual = 9056
Ending Routing Task | Checksum: 1b5da183d

Time (s): cpu = 00:19:07 ; elapsed = 00:07:26 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 5057 ; free virtual = 8919
INFO: [Common 17-83] Releasing license: Implementation
227 Infos, 202 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:19:20 ; elapsed = 00:07:31 . Memory (MB): peak = 6096.465 ; gain = 0.000 ; free physical = 5294 ; free virtual = 9156
INFO: [runtcl-4] Executing : report_drc -file design_gat_wrapper_wrapper_drc_routed.rpt -pb design_gat_wrapper_wrapper_drc_routed.pb -rpx design_gat_wrapper_wrapper_drc_routed.rpx
Command: report_drc -file design_gat_wrapper_wrapper_drc_routed.rpt -pb design_gat_wrapper_wrapper_drc_routed.pb -rpx design_gat_wrapper_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/tung/gat_project/gat_project.runs/impl_1/design_gat_wrapper_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:29 ; elapsed = 00:00:07 . Memory (MB): peak = 6173.023 ; gain = 76.559 ; free physical = 5015 ; free virtual = 8877
INFO: [runtcl-4] Executing : report_methodology -file design_gat_wrapper_wrapper_methodology_drc_routed.rpt -pb design_gat_wrapper_wrapper_methodology_drc_routed.pb -rpx design_gat_wrapper_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_gat_wrapper_wrapper_methodology_drc_routed.rpt -pb design_gat_wrapper_wrapper_methodology_drc_routed.pb -rpx design_gat_wrapper_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/tung/gat_project/gat_project.runs/impl_1/design_gat_wrapper_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:14 ; elapsed = 00:00:15 . Memory (MB): peak = 6173.023 ; gain = 0.000 ; free physical = 4850 ; free virtual = 8717
INFO: [runtcl-4] Executing : report_power -file design_gat_wrapper_wrapper_power_routed.rpt -pb design_gat_wrapper_wrapper_power_summary_routed.pb -rpx design_gat_wrapper_wrapper_power_routed.rpx
Command: report_power -file design_gat_wrapper_wrapper_power_routed.rpt -pb design_gat_wrapper_wrapper_power_summary_routed.pb -rpx design_gat_wrapper_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
237 Infos, 203 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:54 ; elapsed = 00:00:18 . Memory (MB): peak = 6173.023 ; gain = 0.000 ; free physical = 4827 ; free virtual = 8708
INFO: [runtcl-4] Executing : report_route_status -file design_gat_wrapper_wrapper_route_status.rpt -pb design_gat_wrapper_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_gat_wrapper_wrapper_timing_summary_routed.rpt -pb design_gat_wrapper_wrapper_timing_summary_routed.pb -rpx design_gat_wrapper_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_gat_wrapper_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_gat_wrapper_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6173.023 ; gain = 0.000 ; free physical = 5175 ; free virtual = 9057
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_gat_wrapper_wrapper_bus_skew_routed.rpt -pb design_gat_wrapper_wrapper_bus_skew_routed.pb -rpx design_gat_wrapper_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.13 . Memory (MB): peak = 6173.023 ; gain = 0.000 ; free physical = 5145 ; free virtual = 9045
Wrote PlaceDB: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 6173.023 ; gain = 0.000 ; free physical = 4724 ; free virtual = 8752
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6173.023 ; gain = 0.000 ; free physical = 4724 ; free virtual = 8752
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6173.023 ; gain = 0.000 ; free physical = 4576 ; free virtual = 8629
Wrote Netlist Cache: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 6173.023 ; gain = 0.000 ; free physical = 4700 ; free virtual = 8765
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6173.023 ; gain = 0.000 ; free physical = 4700 ; free virtual = 8768
Write Physdb Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 6173.023 ; gain = 0.000 ; free physical = 4669 ; free virtual = 8737
INFO: [Common 17-1381] The checkpoint '/home/tung/gat_project/gat_project.runs/impl_1/design_gat_wrapper_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 6173.023 ; gain = 0.000 ; free physical = 4708 ; free virtual = 8641
INFO: [Memdata 28-167] Found XPM memory block design_gat_wrapper_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_gat_wrapper_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_gat_wrapper_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_gat_wrapper_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_gat_wrapper_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_gat_wrapper_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_gat_wrapper_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_gat_wrapper_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_gat_wrapper_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_gat_wrapper_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_gat_wrapper_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_gat_wrapper_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_gat_wrapper_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_gat_wrapper_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_gat_wrapper_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_gat_wrapper_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_gat_wrapper_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_gat_wrapper_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_gat_wrapper_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_gat_wrapper_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_gat_wrapper_i/axi_smc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_gat_wrapper_i/axi_smc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_gat_wrapper_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_gat_wrapper_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_gat_wrapper_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_gat_wrapper_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_gat_wrapper_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_gat_wrapper_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_gat_wrapper_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_gat_wrapper_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_gat_wrapper_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_gat_wrapper_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_gat_wrapper_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_gat_wrapper_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_gat_wrapper_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_gat_wrapper_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_gat_wrapper_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_gat_wrapper_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_gat_wrapper_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_gat_wrapper_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_gat_wrapper_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_gat_wrapper_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_gat_wrapper_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_gat_wrapper_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_gat_wrapper_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_gat_wrapper_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_gat_wrapper_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_gat_wrapper_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_gat_wrapper_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_gat_wrapper_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_gat_wrapper_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_gat_wrapper_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_gat_wrapper_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_gat_wrapper_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_gat_wrapper_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_gat_wrapper_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_gat_wrapper_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_gat_wrapper_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_gat_wrapper_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_gat_wrapper_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_gat_wrapper_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_gat_wrapper_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_gat_wrapper_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_gat_wrapper_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_gat_wrapper_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_gat_wrapper_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force design_gat_wrapper_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][0] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][0]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][0] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][10] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][10]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][10] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][10]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][11] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][11]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][11] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][11]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][12] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][12]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][12] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][12]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][13] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][13]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][13] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][13]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][14] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][14]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][14] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][14]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][15] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][15]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][15] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][15]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][1] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][1] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][2] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][2]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][2] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][2]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][3] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][3]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][3] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][3]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][4] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][4]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][4] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][4]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][5] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][5]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][5] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][5]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][6] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][6]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][6] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][6]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][7] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][7]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][7] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][7]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][8] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][8]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][8] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][8]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][9] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][9]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][9] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][9]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][0] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][0]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][0] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][10] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][10]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][10] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][10]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][11] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][11]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][11] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][11]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][12] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][12]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][12] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][12]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][13] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][13]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][13] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][13]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][14] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][14]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][14] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][14]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][15] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][15]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][15] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][15]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][1] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][1] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][2] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][2]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][2] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][2]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][3] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][3]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][3] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][3]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][4] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][4]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][4] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][4]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][5] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][5]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][5] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][5]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][6] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][6]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][6] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][6]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][7] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][7]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][7] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][7]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][8] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][8]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][8] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][8]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][9] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][9]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][9] input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][9]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[0].u_mul_pipe/res0 input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[0].u_mul_pipe/res0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[0].u_mul_pipe/res0 input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[0].u_mul_pipe/res0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[0].u_mul_pipe/res0__0 input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[0].u_mul_pipe/res0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[0].u_mul_pipe/res0__0 input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[0].u_mul_pipe/res0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[10].u_mul_pipe/res0 input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[10].u_mul_pipe/res0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[10].u_mul_pipe/res0 input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[10].u_mul_pipe/res0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[10].u_mul_pipe/res0__0 input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[10].u_mul_pipe/res0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[10].u_mul_pipe/res0__0 input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[10].u_mul_pipe/res0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[11].u_mul_pipe/res0 input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[11].u_mul_pipe/res0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[11].u_mul_pipe/res0 input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[11].u_mul_pipe/res0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[11].u_mul_pipe/res0__0 input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[11].u_mul_pipe/res0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[11].u_mul_pipe/res0__0 input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[11].u_mul_pipe/res0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[12].u_mul_pipe/res0 input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[12].u_mul_pipe/res0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[12].u_mul_pipe/res0 input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[12].u_mul_pipe/res0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[12].u_mul_pipe/res0__0 input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[12].u_mul_pipe/res0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[12].u_mul_pipe/res0__0 input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[12].u_mul_pipe/res0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[13].u_mul_pipe/res0 input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[13].u_mul_pipe/res0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[13].u_mul_pipe/res0 input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[13].u_mul_pipe/res0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[13].u_mul_pipe/res0__0 input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[13].u_mul_pipe/res0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[13].u_mul_pipe/res0__0 input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[13].u_mul_pipe/res0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[14].u_mul_pipe/res0 input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[14].u_mul_pipe/res0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[14].u_mul_pipe/res0 input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[14].u_mul_pipe/res0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[14].u_mul_pipe/res0__0 input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[14].u_mul_pipe/res0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[14].u_mul_pipe/res0__0 input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[14].u_mul_pipe/res0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[15].u_mul_pipe/res0 input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[15].u_mul_pipe/res0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[15].u_mul_pipe/res0 input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[15].u_mul_pipe/res0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[15].u_mul_pipe/res0__0 input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[15].u_mul_pipe/res0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[15].u_mul_pipe/res0__0 input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[15].u_mul_pipe/res0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[1].u_mul_pipe/res0 input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[1].u_mul_pipe/res0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[1].u_mul_pipe/res0 input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[1].u_mul_pipe/res0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[1].u_mul_pipe/res0__0 input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[1].u_mul_pipe/res0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[1].u_mul_pipe/res0__0 input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[1].u_mul_pipe/res0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[2].u_mul_pipe/res0 input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[2].u_mul_pipe/res0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[2].u_mul_pipe/res0 input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[2].u_mul_pipe/res0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[2].u_mul_pipe/res0__0 input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[2].u_mul_pipe/res0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[2].u_mul_pipe/res0__0 input design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[2].u_mul_pipe/res0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[0].u_mul_pipe/res0 output design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[0].u_mul_pipe/res0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[10].u_mul_pipe/res0 output design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[10].u_mul_pipe/res0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[11].u_mul_pipe/res0 output design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[11].u_mul_pipe/res0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[12].u_mul_pipe/res0 output design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[12].u_mul_pipe/res0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[13].u_mul_pipe/res0 output design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[13].u_mul_pipe/res0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[14].u_mul_pipe/res0 output design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[14].u_mul_pipe/res0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[15].u_mul_pipe/res0 output design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[15].u_mul_pipe/res0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[1].u_mul_pipe/res0 output design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[1].u_mul_pipe/res0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[2].u_mul_pipe/res0 output design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[2].u_mul_pipe/res0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[3].u_mul_pipe/res0 output design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[3].u_mul_pipe/res0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[4].u_mul_pipe/res0 output design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[4].u_mul_pipe/res0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[5].u_mul_pipe/res0 output design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[5].u_mul_pipe/res0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[6].u_mul_pipe/res0 output design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[6].u_mul_pipe/res0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[7].u_mul_pipe/res0 output design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[7].u_mul_pipe/res0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[8].u_mul_pipe/res0 output design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[8].u_mul_pipe/res0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[9].u_mul_pipe/res0 output design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[9].u_mul_pipe/res0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][0] multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][0]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][10] multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][10]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][11] multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][11]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][12] multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][12]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][13] multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][13]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][14] multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][14]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][15] multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][15]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][1] multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][1]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][2] multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][2]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][3] multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][3]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][4] multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][4]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][5] multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][5]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][6] multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][6]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][7] multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][7]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][8] multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][8]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][9] multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_nbr[0][9]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][0] multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][0]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][10] multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][10]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][11] multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][11]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][12] multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][12]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][13] multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][13]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][14] multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][14]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][15] multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][15]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][1] multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][1]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][2] multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][2]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][3] multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][3]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][4] multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][4]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][5] multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][5]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][6] multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][6]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][7] multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][7]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][8] multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][8]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][9] multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_DMVM/pipe_src[0][9]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[0].u_mul_pipe/res0 multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[0].u_mul_pipe/res0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[0].u_mul_pipe/res0__0 multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[0].u_mul_pipe/res0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[10].u_mul_pipe/res0 multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[10].u_mul_pipe/res0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[10].u_mul_pipe/res0__0 multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[10].u_mul_pipe/res0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[11].u_mul_pipe/res0 multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[11].u_mul_pipe/res0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[11].u_mul_pipe/res0__0 multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[11].u_mul_pipe/res0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[12].u_mul_pipe/res0 multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[12].u_mul_pipe/res0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[12].u_mul_pipe/res0__0 multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[12].u_mul_pipe/res0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[13].u_mul_pipe/res0 multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[13].u_mul_pipe/res0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[13].u_mul_pipe/res0__0 multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[13].u_mul_pipe/res0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[14].u_mul_pipe/res0 multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[14].u_mul_pipe/res0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[14].u_mul_pipe/res0__0 multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[14].u_mul_pipe/res0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[15].u_mul_pipe/res0 multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[15].u_mul_pipe/res0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[15].u_mul_pipe/res0__0 multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[15].u_mul_pipe/res0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[1].u_mul_pipe/res0 multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[1].u_mul_pipe/res0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[1].u_mul_pipe/res0__0 multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[1].u_mul_pipe/res0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[2].u_mul_pipe/res0 multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[2].u_mul_pipe/res0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[2].u_mul_pipe/res0__0 multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[2].u_mul_pipe/res0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[3].u_mul_pipe/res0 multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[3].u_mul_pipe/res0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[3].u_mul_pipe/res0__0 multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[3].u_mul_pipe/res0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[4].u_mul_pipe/res0 multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[4].u_mul_pipe/res0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[4].u_mul_pipe/res0__0 multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[4].u_mul_pipe/res0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[5].u_mul_pipe/res0 multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[5].u_mul_pipe/res0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[5].u_mul_pipe/res0__0 multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[5].u_mul_pipe/res0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[6].u_mul_pipe/res0 multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[6].u_mul_pipe/res0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[6].u_mul_pipe/res0__0 multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[6].u_mul_pipe/res0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[7].u_mul_pipe/res0 multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[7].u_mul_pipe/res0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[7].u_mul_pipe/res0__0 multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[7].u_mul_pipe/res0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[8].u_mul_pipe/res0 multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[8].u_mul_pipe/res0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[8].u_mul_pipe/res0__0 multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[8].u_mul_pipe/res0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[9].u_mul_pipe/res0 multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[9].u_mul_pipe/res0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[9].u_mul_pipe/res0__0 multiplier stage design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[9].u_mul_pipe/res0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[0].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[0].u_mul_pipe/res_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[0].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[0].u_mul_pipe/res_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[0].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[0].u_mul_pipe/res_reg[16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[10].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[10].u_mul_pipe/res_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[10].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[10].u_mul_pipe/res_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[10].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[10].u_mul_pipe/res_reg[16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[11].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[11].u_mul_pipe/res_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[11].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[11].u_mul_pipe/res_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[11].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[11].u_mul_pipe/res_reg[16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[12].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[12].u_mul_pipe/res_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[12].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[12].u_mul_pipe/res_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[12].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[12].u_mul_pipe/res_reg[16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[13].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[13].u_mul_pipe/res_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[13].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[13].u_mul_pipe/res_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[13].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[13].u_mul_pipe/res_reg[16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[14].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[14].u_mul_pipe/res_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[14].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[14].u_mul_pipe/res_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[14].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[14].u_mul_pipe/res_reg[16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[15].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[15].u_mul_pipe/res_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[15].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[15].u_mul_pipe/res_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[15].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[15].u_mul_pipe/res_reg[16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[1].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[1].u_mul_pipe/res_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[1].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[1].u_mul_pipe/res_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[1].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[1].u_mul_pipe/res_reg[16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[2].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[2].u_mul_pipe/res_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[2].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[2].u_mul_pipe/res_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[2].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[2].u_mul_pipe/res_reg[16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[3].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[3].u_mul_pipe/res_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[3].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[3].u_mul_pipe/res_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[3].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[3].u_mul_pipe/res_reg[16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[4].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[4].u_mul_pipe/res_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[4].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[4].u_mul_pipe/res_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[4].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[4].u_mul_pipe/res_reg[16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[5].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[5].u_mul_pipe/res_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[5].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[5].u_mul_pipe/res_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[5].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[5].u_mul_pipe/res_reg[16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[6].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[6].u_mul_pipe/res_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[6].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[6].u_mul_pipe/res_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[6].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[6].u_mul_pipe/res_reg[16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[7].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[7].u_mul_pipe/res_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[7].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[7].u_mul_pipe/res_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[7].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[7].u_mul_pipe/res_reg[16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[8].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[8].u_mul_pipe/res_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[8].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[8].u_mul_pipe/res_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[8].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[8].u_mul_pipe/res_reg[16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[9].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[9].u_mul_pipe/res_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[9].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[9].u_mul_pipe/res_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[9].u_mul_pipe/res0 output is connected to registers with an asynchronous reset (design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_gat_conv1/u_aggregator/genblk1[9].u_mul_pipe/res_reg[16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A4)+((~A4)*(~A2)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 199 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/h_data_bram_dout[0], design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/h_data_bram_dout[1], design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/h_data_bram_dout[2], design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/h_data_bram_dout[3], design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/h_data_bram_dout[4], design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/h_data_bram_dout[5], design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/h_data_bram_dout[6], design_gat_wrapper_i/gat_top_wrapper_0/inst/u_gat_top/u_memory_controller/u_h_data_bram/h_data_bram_dout[7], design_gat_wrapper_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/n_0_0, design_gat_wrapper_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/n_0_1, design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_gat_wrapper_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0]... and (the first 15 of 82 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 260 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_gat_wrapper_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 232 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 6641.949 ; gain = 468.926 ; free physical = 4262 ; free virtual = 8217
INFO: [Common 17-206] Exiting Vivado at Thu Mar 20 17:24:36 2025...
[Thu Mar 20 17:24:40 2025] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:59 ; elapsed = 00:26:17 . Memory (MB): peak = 9672.980 ; gain = 0.000 ; free physical = 9894 ; free virtual = 13849
# write_hw_platform -fixed -include_bit -force -file /home/tung/gat_project/design_gat_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: /home/tung/gat_project/design_gat_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: /home/tung/gat_project/design_gat_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (/tools/Xilinx/Vivado/2023.2/data/embeddedsw) loading 0 seconds
write_hw_platform: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9672.980 ; gain = 0.000 ; free physical = 9772 ; free virtual = 13756
/home/tung/gat_project/design_gat_wrapper.xsa
source /home/tung/vivado/gen_timing.tcl
# open_run impl_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.59 . Memory (MB): peak = 10083.496 ; gain = 0.000 ; free physical = 9049 ; free virtual = 13034
INFO: [Netlist 29-17] Analyzing 12504 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.15 . Memory (MB): peak = 10108.246 ; gain = 16.750 ; free physical = 9081 ; free virtual = 13065
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 10721.891 ; gain = 0.000 ; free physical = 8544 ; free virtual = 12550
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 10732.891 ; gain = 11.000 ; free physical = 8461 ; free virtual = 12467
Read PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 10850.508 ; gain = 117.617 ; free physical = 8213 ; free virtual = 12220
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10850.508 ; gain = 0.000 ; free physical = 8207 ; free virtual = 12213
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 10926.352 ; gain = 75.844 ; free physical = 8329 ; free virtual = 12335
Read Physdb Files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 10926.352 ; gain = 204.461 ; free physical = 8372 ; free virtual = 12378
Restored from archive | CPU: 6.920000 secs | Memory: 158.121140 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 10926.352 ; gain = 204.461 ; free physical = 8340 ; free virtual = 12347
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 11278.016 ; gain = 0.000 ; free physical = 7847 ; free virtual = 11854
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 262 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 64 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 8 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 186 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  SRLC32E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 11677.598 ; gain = 2004.617 ; free physical = 6970 ; free virtual = 10981
# report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:01:44 ; elapsed = 00:00:18 . Memory (MB): peak = 12363.059 ; gain = 685.461 ; free physical = 6657 ; free virtual = 10668
close_design
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
startgroup
set_property CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {350} [get_bd_cells zynq_ultra_ps_e_0]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
endgroup
source /home/tung/vivado/gen_bit.tcl
# update_module_reference design_gat_wrapper_gat_top_wrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.H_NUM_SPARSE_DATA'))" into user parameter "H_DATA_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.TOTAL_NODES'))" into user parameter "NODE_INFO_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.NUM_FEATURE_OUT')) * spirit:decode(id('MODELPARAM_VALUE.NUM_FEATURE_IN')))" into user parameter "WEIGHT_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.TOTAL_NODES'))" into user parameter "WH_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.NUM_FEATURE_OUT')) * 2)" into user parameter "A_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.NUM_SUBGRAPHS'))" into user parameter "NUM_NODES_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.NUM_SUBGRAPHS')) * spirit:decode(id('MODELPARAM_VALUE.NUM_FEATURE_OUT')))" into user parameter "NEW_FEATURE_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.TOTAL_NODES'))" into user parameter "H_NUM_OF_ROWS".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.NUM_FEATURE_IN'))" into user parameter "H_NUM_OF_COLS".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.H_NUM_OF_COLS'))))" into user parameter "COL_IDX_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.DATA_WIDTH')) + spirit:decode(id('MODELPARAM_VALUE.COL_IDX_WIDTH')))" into user parameter "H_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.H_DATA_DEPTH'))))" into user parameter "H_DATA_ADDR_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.H_NUM_OF_COLS'))))" into user parameter "ROW_LEN_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.MAX_NODES'))))" into user parameter "NUM_NODE_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "((spirit:decode(id('MODELPARAM_VALUE.ROW_LEN_WIDTH')) + spirit:decode(id('MODELPARAM_VALUE.NUM_NODE_WIDTH'))) + spirit:decode(id('MODELPARAM_VALUE.FLAG_WIDTH')))" into user parameter "NODE_INFO_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.NODE_INFO_DEPTH'))))" into user parameter "NODE_INFO_ADDR_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.NUM_FEATURE_IN'))" into user parameter "W_NUM_OF_ROWS".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.NUM_FEATURE_OUT'))" into user parameter "W_NUM_OF_COLS".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.W_NUM_OF_ROWS'))))" into user parameter "W_ROW_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.W_NUM_OF_COLS'))))" into user parameter "W_COL_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.WEIGHT_DEPTH'))))" into user parameter "WEIGHT_ADDR_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.W_NUM_OF_ROWS'))))" into user parameter "MULT_WEIGHT_ADDR_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.H_NUM_OF_COLS'))" into user parameter "DOT_PRODUCT_SIZE".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.WH_DEPTH'))))" into user parameter "WH_ADDR_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.WH_DATA_WIDTH')) * spirit:decode(id('MODELPARAM_VALUE.W_NUM_OF_COLS')))" into user parameter "WH_RESULT_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(((spirit:decode(id('MODELPARAM_VALUE.WH_DATA_WIDTH')) * spirit:decode(id('MODELPARAM_VALUE.W_NUM_OF_COLS'))) + spirit:decode(id('MODELPARAM_VALUE.NUM_NODE_WIDTH'))) + spirit:decode(id('MODELPARAM_VALUE.FLAG_WIDTH')))" into user parameter "WH_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.A_DEPTH'))))" into user parameter "A_ADDR_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.A_DEPTH')) / 2)" into user parameter "HALF_A_SIZE".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.A_DEPTH'))))" into user parameter "A_INDEX_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.HALF_A_SIZE'))))" into user parameter "DMVM_PRODUCT_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.DATA_WIDTH')) * spirit:decode(id('MODELPARAM_VALUE.MAX_NODES')))" into user parameter "COEF_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.ALPHA_DATA_WIDTH')) * spirit:decode(id('MODELPARAM_VALUE.MAX_NODES')))" into user parameter "ALPHA_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.NUM_NODES_DEPTH'))))" into user parameter "NUM_NODE_ADDR_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.NUM_FEATURE_OUT')))) + 1)" into user parameter "NUM_STAGES".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.NUM_STAGES')) + 1)" into user parameter "COEF_DELAY_LENGTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "((spirit:decode(id('MODELPARAM_VALUE.MAX_NODES')) * spirit:decode(id('MODELPARAM_VALUE.DATA_WIDTH'))) + spirit:decode(id('MODELPARAM_VALUE.NUM_NODE_WIDTH')))" into user parameter "SOFTMAX_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.NUM_SUBGRAPHS'))" into user parameter "SOFTMAX_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.SOFTMAX_DEPTH'))))" into user parameter "SOFTMAX_ADDR_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.ALPHA_DATA_WIDTH')) - spirit:decode(id('MODELPARAM_VALUE.WOI')))" into user parameter "WOF".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:ceil(spirit:log(2,((spirit:decode(id('MODELPARAM_VALUE.WOI')) + spirit:decode(id('MODELPARAM_VALUE.WOF'))) + 3))) + 1)" into user parameter "DL_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.NUM_NODE_WIDTH')) + spirit:decode(id('MODELPARAM_VALUE.SM_SUM_DATA_WIDTH')))" into user parameter "DIVISOR_FF_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "((spirit:decode(id('MODELPARAM_VALUE.MAX_NODES')) * spirit:decode(id('MODELPARAM_VALUE.ALPHA_DATA_WIDTH'))) + spirit:decode(id('MODELPARAM_VALUE.NUM_NODE_WIDTH')))" into user parameter "AGGR_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.NUM_SUBGRAPHS'))" into user parameter "AGGR_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.AGGR_DEPTH'))))" into user parameter "AGGR_ADDR_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.WH_DATA_WIDTH')) + 32)" into user parameter "AGGR_MULT_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.NEW_FEATURE_DEPTH'))))" into user parameter "NEW_FEATURE_ADDR_W".
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.H_NUM_SPARSE_DATA'))" into user parameter "H_DATA_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.TOTAL_NODES'))" into user parameter "NODE_INFO_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.NUM_FEATURE_OUT')) * spirit:decode(id('MODELPARAM_VALUE.NUM_FEATURE_IN')))" into user parameter "WEIGHT_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.TOTAL_NODES'))" into user parameter "WH_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.NUM_FEATURE_OUT')) * 2)" into user parameter "A_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.NUM_SUBGRAPHS'))" into user parameter "NUM_NODES_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.NUM_SUBGRAPHS')) * spirit:decode(id('MODELPARAM_VALUE.NUM_FEATURE_OUT')))" into user parameter "NEW_FEATURE_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.TOTAL_NODES'))" into user parameter "H_NUM_OF_ROWS".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.NUM_FEATURE_IN'))" into user parameter "H_NUM_OF_COLS".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.H_NUM_OF_COLS'))))" into user parameter "COL_IDX_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.DATA_WIDTH')) + spirit:decode(id('MODELPARAM_VALUE.COL_IDX_WIDTH')))" into user parameter "H_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.H_DATA_DEPTH'))))" into user parameter "H_DATA_ADDR_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.H_NUM_OF_COLS'))))" into user parameter "ROW_LEN_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.MAX_NODES'))))" into user parameter "NUM_NODE_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "((spirit:decode(id('MODELPARAM_VALUE.ROW_LEN_WIDTH')) + spirit:decode(id('MODELPARAM_VALUE.NUM_NODE_WIDTH'))) + spirit:decode(id('MODELPARAM_VALUE.FLAG_WIDTH')))" into user parameter "NODE_INFO_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.NODE_INFO_DEPTH'))))" into user parameter "NODE_INFO_ADDR_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.NUM_FEATURE_IN'))" into user parameter "W_NUM_OF_ROWS".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.NUM_FEATURE_OUT'))" into user parameter "W_NUM_OF_COLS".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.W_NUM_OF_ROWS'))))" into user parameter "W_ROW_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.W_NUM_OF_COLS'))))" into user parameter "W_COL_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.WEIGHT_DEPTH'))))" into user parameter "WEIGHT_ADDR_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.W_NUM_OF_ROWS'))))" into user parameter "MULT_WEIGHT_ADDR_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.H_NUM_OF_COLS'))" into user parameter "DOT_PRODUCT_SIZE".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.WH_DEPTH'))))" into user parameter "WH_ADDR_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.WH_DATA_WIDTH')) * spirit:decode(id('MODELPARAM_VALUE.W_NUM_OF_COLS')))" into user parameter "WH_RESULT_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(((spirit:decode(id('MODELPARAM_VALUE.WH_DATA_WIDTH')) * spirit:decode(id('MODELPARAM_VALUE.W_NUM_OF_COLS'))) + spirit:decode(id('MODELPARAM_VALUE.NUM_NODE_WIDTH'))) + spirit:decode(id('MODELPARAM_VALUE.FLAG_WIDTH')))" into user parameter "WH_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.A_DEPTH'))))" into user parameter "A_ADDR_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.A_DEPTH')) / 2)" into user parameter "HALF_A_SIZE".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.A_DEPTH'))))" into user parameter "A_INDEX_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.HALF_A_SIZE'))))" into user parameter "DMVM_PRODUCT_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.DATA_WIDTH')) * spirit:decode(id('MODELPARAM_VALUE.MAX_NODES')))" into user parameter "COEF_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.ALPHA_DATA_WIDTH')) * spirit:decode(id('MODELPARAM_VALUE.MAX_NODES')))" into user parameter "ALPHA_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.NUM_NODES_DEPTH'))))" into user parameter "NUM_NODE_ADDR_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.NUM_FEATURE_OUT')))) + 1)" into user parameter "NUM_STAGES".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.NUM_STAGES')) + 1)" into user parameter "COEF_DELAY_LENGTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "((spirit:decode(id('MODELPARAM_VALUE.MAX_NODES')) * spirit:decode(id('MODELPARAM_VALUE.DATA_WIDTH'))) + spirit:decode(id('MODELPARAM_VALUE.NUM_NODE_WIDTH')))" into user parameter "SOFTMAX_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.NUM_SUBGRAPHS'))" into user parameter "SOFTMAX_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.SOFTMAX_DEPTH'))))" into user parameter "SOFTMAX_ADDR_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.ALPHA_DATA_WIDTH')) - spirit:decode(id('MODELPARAM_VALUE.WOI')))" into user parameter "WOF".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:ceil(spirit:log(2,((spirit:decode(id('MODELPARAM_VALUE.WOI')) + spirit:decode(id('MODELPARAM_VALUE.WOF'))) + 3))) + 1)" into user parameter "DL_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.NUM_NODE_WIDTH')) + spirit:decode(id('MODELPARAM_VALUE.SM_SUM_DATA_WIDTH')))" into user parameter "DIVISOR_FF_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "((spirit:decode(id('MODELPARAM_VALUE.MAX_NODES')) * spirit:decode(id('MODELPARAM_VALUE.ALPHA_DATA_WIDTH'))) + spirit:decode(id('MODELPARAM_VALUE.NUM_NODE_WIDTH')))" into user parameter "AGGR_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:decode(id('MODELPARAM_VALUE.NUM_SUBGRAPHS'))" into user parameter "AGGR_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.AGGR_DEPTH'))))" into user parameter "AGGR_ADDR_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.WH_DATA_WIDTH')) + 32)" into user parameter "AGGR_MULT_W".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,spirit:decode(id('MODELPARAM_VALUE.NEW_FEATURE_DEPTH'))))" into user parameter "NEW_FEATURE_ADDR_W".
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading '/home/tung/gat_project/gat_project.srcs/sources_1/bd/design_gat_wrapper/design_gat_wrapper.bd'
INFO: [IP_Flow 19-3420] Updated design_gat_wrapper_gat_top_wrapper_0_0 to use current project options
Wrote  : </home/tung/gat_project/gat_project.srcs/sources_1/bd/design_gat_wrapper/design_gat_wrapper.bd> 
Wrote  : </home/tung/gat_project/gat_project.srcs/sources_1/bd/design_gat_wrapper/ui/bd_58cceb6d.ui> 
# validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_cdma_0/Data' to master interface '/axi_smc/M05_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_cdma_0/Data' to master interface '/axi_smc/M06_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_cdma_0/Data' to master interface '/axi_smc/M07_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH from address space /axi_cdma_0/Data.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_cdma_0/Data.
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [BD 5-943] Reserving offset range <0xE400_0000 [ 128K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xE000_0000 [ 1M ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xE200_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xE800_0000 [ 256K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC100_0000 [ 16M ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_gat_wrapper_axi_smc_0: SmartConnect design_gat_wrapper_axi_smc_0 is in High-performance Mode.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_wgt: PORT /axi_bram_ctrl_wgt/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_h_data: PORT /axi_bram_ctrl_h_data/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_node_info: PORT /axi_bram_ctrl_node_info/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_feat_out: PORT /axi_bram_ctrl_feat_out/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M04_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M04_AXI(0)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/gat_top_wrapper_0/abc

validate_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 12694.238 ; gain = 0.000 ; free physical = 6654 ; free virtual = 10575
# save_bd_design
Wrote  : </home/tung/gat_project/gat_project.srcs/sources_1/bd/design_gat_wrapper/design_gat_wrapper.bd> 
# reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/tung/gat_project/gat_project.srcs/utils_1/imports/synth_1/gat_top_wrapper.dcp with file /home/tung/gat_project/gat_project.runs/synth_1/design_gat_wrapper_wrapper.dcp
# launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'design_gat_wrapper.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/gat_top_wrapper_0/abc

Verilog Output written to : /home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/synth/design_gat_wrapper.v
Verilog Output written to : /home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/sim/design_gat_wrapper.v
Verilog Output written to : /home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/hdl/design_gat_wrapper_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block gat_top_wrapper_0 .
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.5-0] design_gat_wrapper_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_FPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0_FPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_wgt .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_h_data .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_node_info .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_feat_out .
Exporting to file /home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/hw_handoff/design_gat_wrapper_axi_smc_0.hwh
Generated Hardware Definition File /home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_axi_smc_0/bd_0/synth/design_gat_wrapper_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_auto_ds_0/design_gat_wrapper_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/ip/design_gat_wrapper_auto_pc_0/design_gat_wrapper_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/hw_handoff/design_gat_wrapper.hwh
Generated Hardware Definition File /home/tung/gat_project/gat_project.gen/sources_1/bd/design_gat_wrapper/synth/design_gat_wrapper.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_gat_wrapper_auto_ds_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_gat_wrapper_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_gat_wrapper_axi_bram_ctrl_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_gat_wrapper_axi_bram_ctrl_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_gat_wrapper_axi_bram_ctrl_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_gat_wrapper_axi_bram_ctrl_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_gat_wrapper_axi_cdma_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_gat_wrapper_axi_smc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_gat_wrapper_gat_top_wrapper_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_gat_wrapper_rst_ps8_0_99M_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_gat_wrapper_xbar_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_gat_wrapper_zynq_ultra_ps_e_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_gat_wrapper_auto_ds_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_gat_wrapper_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_gat_wrapper_axi_bram_ctrl_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_gat_wrapper_axi_bram_ctrl_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_gat_wrapper_axi_cdma_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_gat_wrapper_axi_bram_ctrl_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_gat_wrapper_axi_smc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_gat_wrapper_axi_bram_ctrl_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_gat_wrapper_gat_top_wrapper_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_gat_wrapper_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_gat_wrapper_rst_ps8_0_99M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_gat_wrapper_zynq_ultra_ps_e_0_0
[Thu Mar 20 17:28:37 2025] Launched design_gat_wrapper_zynq_ultra_ps_e_0_0_synth_1, design_gat_wrapper_axi_cdma_0_0_synth_1, design_gat_wrapper_axi_bram_ctrl_0_0_synth_1, design_gat_wrapper_axi_bram_ctrl_0_1_synth_1, design_gat_wrapper_axi_bram_ctrl_1_0_synth_1, design_gat_wrapper_axi_bram_ctrl_2_0_synth_1, design_gat_wrapper_axi_smc_0_synth_1, design_gat_wrapper_rst_ps8_0_99M_0_synth_1, design_gat_wrapper_xbar_0_synth_1, design_gat_wrapper_gat_top_wrapper_0_0_synth_1, design_gat_wrapper_auto_pc_0_synth_1, design_gat_wrapper_auto_ds_0_synth_1, synth_1...
Run output will be captured here:
design_gat_wrapper_zynq_ultra_ps_e_0_0_synth_1: /home/tung/gat_project/gat_project.runs/design_gat_wrapper_zynq_ultra_ps_e_0_0_synth_1/runme.log
design_gat_wrapper_axi_cdma_0_0_synth_1: /home/tung/gat_project/gat_project.runs/design_gat_wrapper_axi_cdma_0_0_synth_1/runme.log
design_gat_wrapper_axi_bram_ctrl_0_0_synth_1: /home/tung/gat_project/gat_project.runs/design_gat_wrapper_axi_bram_ctrl_0_0_synth_1/runme.log
design_gat_wrapper_axi_bram_ctrl_0_1_synth_1: /home/tung/gat_project/gat_project.runs/design_gat_wrapper_axi_bram_ctrl_0_1_synth_1/runme.log
design_gat_wrapper_axi_bram_ctrl_1_0_synth_1: /home/tung/gat_project/gat_project.runs/design_gat_wrapper_axi_bram_ctrl_1_0_synth_1/runme.log
design_gat_wrapper_axi_bram_ctrl_2_0_synth_1: /home/tung/gat_project/gat_project.runs/design_gat_wrapper_axi_bram_ctrl_2_0_synth_1/runme.log
design_gat_wrapper_axi_smc_0_synth_1: /home/tung/gat_project/gat_project.runs/design_gat_wrapper_axi_smc_0_synth_1/runme.log
design_gat_wrapper_rst_ps8_0_99M_0_synth_1: /home/tung/gat_project/gat_project.runs/design_gat_wrapper_rst_ps8_0_99M_0_synth_1/runme.log
design_gat_wrapper_xbar_0_synth_1: /home/tung/gat_project/gat_project.runs/design_gat_wrapper_xbar_0_synth_1/runme.log
design_gat_wrapper_gat_top_wrapper_0_0_synth_1: /home/tung/gat_project/gat_project.runs/design_gat_wrapper_gat_top_wrapper_0_0_synth_1/runme.log
design_gat_wrapper_auto_pc_0_synth_1: /home/tung/gat_project/gat_project.runs/design_gat_wrapper_auto_pc_0_synth_1/runme.log
design_gat_wrapper_auto_ds_0_synth_1: /home/tung/gat_project/gat_project.runs/design_gat_wrapper_auto_ds_0_synth_1/runme.log
synth_1: /home/tung/gat_project/gat_project.runs/synth_1/runme.log
[Thu Mar 20 17:28:37 2025] Launched impl_1...
Run output will be captured here: /home/tung/gat_project/gat_project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 12694.238 ; gain = 0.000 ; free physical = 6972 ; free virtual = 10674
# wait_on_runs impl_1
[Thu Mar 20 17:28:37 2025] Waiting for impl_1 to finish...
[Thu Mar 20 17:28:42 2025] Waiting for impl_1 to finish...
[Thu Mar 20 17:28:47 2025] Waiting for impl_1 to finish...
[Thu Mar 20 17:28:52 2025] Waiting for impl_1 to finish...
[Thu Mar 20 17:29:02 2025] Waiting for impl_1 to finish...
[Thu Mar 20 17:29:12 2025] Waiting for impl_1 to finish...
[Thu Mar 20 17:29:22 2025] Waiting for impl_1 to finish...
[Thu Mar 20 17:29:32 2025] Waiting for impl_1 to finish...
[Thu Mar 20 17:29:52 2025] Waiting for impl_1 to finish...
[Thu Mar 20 17:30:12 2025] Waiting for impl_1 to finish...
[Thu Mar 20 17:30:32 2025] Waiting for impl_1 to finish...
[Thu Mar 20 17:30:52 2025] Waiting for impl_1 to finish...
[Thu Mar 20 17:31:32 2025] Waiting for impl_1 to finish...
[Thu Mar 20 17:32:13 2025] Waiting for impl_1 to finish...
[Thu Mar 20 17:32:53 2025] Waiting for impl_1 to finish...
[Thu Mar 20 17:33:33 2025] Waiting for impl_1 to finish...
[Thu Mar 20 17:34:53 2025] Waiting for impl_1 to finish...
[Thu Mar 20 17:36:13 2025] Waiting for impl_1 to finish...
[Thu Mar 20 17:37:33 2025] Waiting for impl_1 to finish...
[Thu Mar 20 17:38:54 2025] Waiting for impl_1 to finish...
