#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Apr  4 13:58:31 2019
# Process ID: 30537
# Current directory: /home/lsriw/HSVS/0404/ald_cpu_hdmi_vga/ald/ald.runs/ald_write_video_bram_0_0_synth_1
# Command line: vivado -log ald_write_video_bram_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ald_write_video_bram_0_0.tcl
# Log file: /home/lsriw/HSVS/0404/ald_cpu_hdmi_vga/ald/ald.runs/ald_write_video_bram_0_0_synth_1/ald_write_video_bram_0_0.vds
# Journal file: /home/lsriw/HSVS/0404/ald_cpu_hdmi_vga/ald/ald.runs/ald_write_video_bram_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source ald_write_video_bram_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/lsriw/HSVS/0404/ald_cpu_hdmi_vga/ip_repo/parameter_register_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lsriw/HSVS/0404/ald_cpu_hdmi_vga/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top ald_write_video_bram_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30643 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1472.844 ; gain = 85.883 ; free physical = 3033 ; free virtual = 10519
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ald_write_video_bram_0_0' [/home/lsriw/HSVS/0404/ald_cpu_hdmi_vga/ald/ald.srcs/sources_1/bd/ald/ip/ald_write_video_bram_0_0/synth/ald_write_video_bram_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'write_video_bram' [/home/lsriw/HSVS/0404/ald_cpu_hdmi_vga/ald/ald.srcs/sources_1/bd/ald/ipshared/36ab/write_video_bram.v:23]
	Parameter IMAGE_WIDTH bound to: 1280 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 720 - type: integer 
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
WARNING: [Synth 8-6090] variable 'reg_web' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/lsriw/HSVS/0404/ald_cpu_hdmi_vga/ald/ald.srcs/sources_1/bd/ald/ipshared/36ab/write_video_bram.v:71]
WARNING: [Synth 8-6090] variable 'reg_web' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/lsriw/HSVS/0404/ald_cpu_hdmi_vga/ald/ald.srcs/sources_1/bd/ald/ipshared/36ab/write_video_bram.v:75]
INFO: [Synth 8-6155] done synthesizing module 'write_video_bram' (1#1) [/home/lsriw/HSVS/0404/ald_cpu_hdmi_vga/ald/ald.srcs/sources_1/bd/ald/ipshared/36ab/write_video_bram.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ald_write_video_bram_0_0' (2#1) [/home/lsriw/HSVS/0404/ald_cpu_hdmi_vga/ald/ald.srcs/sources_1/bd/ald/ip/ald_write_video_bram_0_0/synth/ald_write_video_bram_0_0.v:57]
WARNING: [Synth 8-3331] design write_video_bram has unconnected port hsync_in
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1518.594 ; gain = 131.633 ; free physical = 2914 ; free virtual = 10405
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1518.594 ; gain = 131.633 ; free physical = 2897 ; free virtual = 10389
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1518.594 ; gain = 131.633 ; free physical = 2897 ; free virtual = 10389
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1860.453 ; gain = 0.000 ; free physical = 2473 ; free virtual = 9966
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1861.453 ; gain = 0.000 ; free physical = 2472 ; free virtual = 9965
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1862.453 ; gain = 1.000 ; free physical = 2439 ; free virtual = 9931
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1862.453 ; gain = 475.492 ; free physical = 2499 ; free virtual = 9992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1862.453 ; gain = 475.492 ; free physical = 2499 ; free virtual = 9991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1862.453 ; gain = 475.492 ; free physical = 2498 ; free virtual = 9990
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1862.453 ; gain = 475.492 ; free physical = 2485 ; free virtual = 9978
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module write_video_bram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design ald_write_video_bram_0_0 has port dinb[31] driven by constant 0
INFO: [Synth 8-3917] design ald_write_video_bram_0_0 has port dinb[30] driven by constant 0
INFO: [Synth 8-3917] design ald_write_video_bram_0_0 has port dinb[29] driven by constant 0
INFO: [Synth 8-3917] design ald_write_video_bram_0_0 has port dinb[28] driven by constant 0
INFO: [Synth 8-3917] design ald_write_video_bram_0_0 has port dinb[27] driven by constant 0
INFO: [Synth 8-3917] design ald_write_video_bram_0_0 has port dinb[26] driven by constant 0
INFO: [Synth 8-3917] design ald_write_video_bram_0_0 has port dinb[25] driven by constant 0
INFO: [Synth 8-3917] design ald_write_video_bram_0_0 has port dinb[24] driven by constant 0
INFO: [Synth 8-3917] design ald_write_video_bram_0_0 has port enb driven by constant 1
INFO: [Synth 8-3917] design ald_write_video_bram_0_0 has port rst driven by constant 0
WARNING: [Synth 8-3331] design ald_write_video_bram_0_0 has unconnected port hsync_in
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1862.453 ; gain = 475.492 ; free physical = 2503 ; free virtual = 9999
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1862.453 ; gain = 475.492 ; free physical = 2167 ; free virtual = 9665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1862.453 ; gain = 475.492 ; free physical = 2166 ; free virtual = 9664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1862.453 ; gain = 475.492 ; free physical = 2161 ; free virtual = 9659
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1862.453 ; gain = 475.492 ; free physical = 2123 ; free virtual = 9621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1862.453 ; gain = 475.492 ; free physical = 2123 ; free virtual = 9621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1862.453 ; gain = 475.492 ; free physical = 2123 ; free virtual = 9621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1862.453 ; gain = 475.492 ; free physical = 2123 ; free virtual = 9621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1862.453 ; gain = 475.492 ; free physical = 2123 ; free virtual = 9621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1862.453 ; gain = 475.492 ; free physical = 2123 ; free virtual = 9621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     3|
|2     |LUT1   |     3|
|3     |LUT2   |     6|
|4     |LUT3   |     4|
|5     |LUT4   |     5|
|6     |LUT5   |     6|
|7     |LUT6   |    15|
|8     |FDRE   |    59|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------------+------+
|      |Instance |Module           |Cells |
+------+---------+-----------------+------+
|1     |top      |                 |   101|
|2     |  inst   |write_video_bram |   101|
+------+---------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1862.453 ; gain = 475.492 ; free physical = 2123 ; free virtual = 9621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1862.453 ; gain = 131.633 ; free physical = 2179 ; free virtual = 9677
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1862.453 ; gain = 475.492 ; free physical = 2179 ; free virtual = 9677
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1870.461 ; gain = 0.000 ; free physical = 2103 ; free virtual = 9601
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1870.461 ; gain = 495.070 ; free physical = 2158 ; free virtual = 9657
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1870.461 ; gain = 0.000 ; free physical = 2158 ; free virtual = 9657
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lsriw/HSVS/0404/ald_cpu_hdmi_vga/ald/ald.runs/ald_write_video_bram_0_0_synth_1/ald_write_video_bram_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ald_write_video_bram_0_0, cache-ID = 62498f62f1233f3c
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1894.473 ; gain = 0.000 ; free physical = 2169 ; free virtual = 9668
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lsriw/HSVS/0404/ald_cpu_hdmi_vga/ald/ald.runs/ald_write_video_bram_0_0_synth_1/ald_write_video_bram_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ald_write_video_bram_0_0_utilization_synth.rpt -pb ald_write_video_bram_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr  4 13:58:59 2019...
