verilog xil_defaultlib --include "../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl" --include "../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/8c62/hdl" --include "../../../../bwt_test.srcs/sources_1/bd/mb_design/ip/mb_design_processing_system7_0_0" \
"../../../bd/mb_design/ipshared/c7e0/hdl/bwt_ip_v1_0_S00_AXI.v" \

sv xil_defaultlib --include "../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl" --include "../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/8c62/hdl" --include "../../../../bwt_test.srcs/sources_1/bd/mb_design/ip/mb_design_processing_system7_0_0" \
"../../../bd/mb_design/ipshared/c7e0/src/MM_top.sv" \
"../../../bd/mb_design/ipshared/c7e0/src/bwt_top.sv" \
"../../../bd/mb_design/ipshared/c7e0/src/fifo.sv" \
"../../../bd/mb_design/ipshared/c7e0/src/merge_sort_top.sv" \
"../../../bd/mb_design/ipshared/c7e0/src/sort2elem.sv" \
"../../../bd/mb_design/ipshared/c7e0/src/sort_arrays.sv" \

verilog xil_defaultlib --include "../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl" --include "../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/8c62/hdl" --include "../../../../bwt_test.srcs/sources_1/bd/mb_design/ip/mb_design_processing_system7_0_0" \
"../../../bd/mb_design/ipshared/c7e0/hdl/bwt_ip_v1_0.v" \
"../../../bd/mb_design/ip/mb_design_bwt_ip_0_1/sim/mb_design_bwt_ip_0_1.v" \
"../../../bd/mb_design/sim/mb_design.v" \
"../../../bd/mb_design/ip/mb_design_processing_system7_0_0/sim/mb_design_processing_system7_0_0.v" \
"../../../bd/mb_design/ip/mb_design_xbar_2_1/sim/mb_design_xbar_2.v" \
"../../../bd/mb_design/ip/mb_design_auto_pc_0/sim/mb_design_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
