Timing Analyzer report for NeonFox
Sat Mar 12 18:44:22 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 14. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Setup: 'mem_clk'
 16. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 20. Slow 1200mV 85C Model Hold: 'mem_clk'
 21. Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 22. Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Metastability Summary
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 31. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 32. Slow 1200mV 0C Model Setup: 'mem_clk'
 33. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 35. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 37. Slow 1200mV 0C Model Hold: 'mem_clk'
 38. Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 39. Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 40. Slow 1200mV 0C Model Metastability Summary
 41. Fast 1200mV 0C Model Setup Summary
 42. Fast 1200mV 0C Model Hold Summary
 43. Fast 1200mV 0C Model Recovery Summary
 44. Fast 1200mV 0C Model Removal Summary
 45. Fast 1200mV 0C Model Minimum Pulse Width Summary
 46. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 47. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 48. Fast 1200mV 0C Model Setup: 'mem_clk'
 49. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 50. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 51. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 52. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 53. Fast 1200mV 0C Model Hold: 'mem_clk'
 54. Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 55. Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 56. Fast 1200mV 0C Model Metastability Summary
 57. Multicorner Timing Analysis Summary
 58. Board Trace Model Assignments
 59. Input Transition Times
 60. Signal Integrity Metrics (Slow 1200mv 0c Model)
 61. Signal Integrity Metrics (Slow 1200mv 85c Model)
 62. Signal Integrity Metrics (Fast 1200mv 0c Model)
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths Summary
 70. Clock Status Summary
 71. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; NeonFox                                             ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL016YU484C8G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.82        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;  11.7%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; SDC1.sdc      ; OK     ; Sat Mar 12 18:44:16 2022 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                               ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+
; clk                                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                      ;                                                        ; { clk }                                                  ;
; mem_clk                                              ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]   ; { sdram_clk }                                            ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk                                                  ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk                                                  ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk                                                  ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[2] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 4.000  ; 250.0 MHz ; 0.000 ; 2.000  ; 50.00      ; 1         ; 5           ;       ;        ;           ;            ; false    ; clk                                                  ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[3] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                   ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                           ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; 58.27 MHz  ; 58.27 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 78.88 MHz  ; 78.88 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                ;
; 435.73 MHz ; 402.09 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 1.705  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.938  ; 0.000         ;
; mem_clk                                              ; 13.465 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.090 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.427 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.444 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.455 ; 0.000         ;
; mem_clk                                              ; 2.286 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 15.058 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.549 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 1.513  ; 0.000         ;
; mem_clk                                              ; 4.314  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.627  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 9.812  ; 0.000         ;
; clk                                                  ; 9.856  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.650 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.705 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 2.217      ;
; 1.750 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.083     ; 2.168      ;
; 1.755 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.083     ; 2.163      ;
; 1.879 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 2.043      ;
; 1.922 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.083     ; 1.996      ;
; 1.924 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.083     ; 1.994      ;
; 1.925 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.083     ; 1.993      ;
; 1.928 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.083     ; 1.990      ;
; 2.004 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.083     ; 1.914      ;
; 2.007 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.083     ; 1.911      ;
; 2.043 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.879      ;
; 2.058 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.083     ; 1.860      ;
; 2.060 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 1.857      ;
; 2.107 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.815      ;
; 2.155 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.767      ;
; 2.157 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.765      ;
; 2.221 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.194     ; 1.586      ;
; 2.231 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.691      ;
; 2.233 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.190     ; 1.578      ;
; 2.238 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 1.679      ;
; 2.241 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 1.676      ;
; 2.244 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 1.673      ;
; 2.279 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.192     ; 1.530      ;
; 2.286 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.524      ;
; 2.287 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.192     ; 1.522      ;
; 2.288 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.522      ;
; 2.291 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.192     ; 1.518      ;
; 2.302 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.190     ; 1.509      ;
; 2.308 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.192     ; 1.501      ;
; 2.311 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.611      ;
; 2.312 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.610      ;
; 2.318 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.604      ;
; 2.319 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.491      ;
; 2.325 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.485      ;
; 2.327 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.595      ;
; 2.329 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.593      ;
; 2.334 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.588      ;
; 2.347 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.463      ;
; 2.348 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.574      ;
; 2.350 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.460      ;
; 2.353 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.569      ;
; 2.366 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.190     ; 1.445      ;
; 2.369 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.192     ; 1.440      ;
; 2.398 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.192     ; 1.411      ;
; 2.400 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.188     ; 1.413      ;
; 2.401 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.188     ; 1.412      ;
; 2.405 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.517      ;
; 2.406 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.187     ; 1.408      ;
; 2.415 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.192     ; 1.394      ;
; 2.422 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.192     ; 1.387      ;
; 2.422 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.192     ; 1.387      ;
; 2.424 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.194     ; 1.383      ;
; 2.424 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.188     ; 1.389      ;
; 2.432 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.192     ; 1.377      ;
; 2.434 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.376      ;
; 2.436 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.192     ; 1.373      ;
; 2.446 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.190     ; 1.365      ;
; 2.449 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.473      ;
; 2.450 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.360      ;
; 2.458 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 1.459      ;
; 2.469 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.190     ; 1.342      ;
; 2.473 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.449      ;
; 2.483 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.439      ;
; 2.492 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 1.433      ;
; 2.495 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.083     ; 1.423      ;
; 2.522 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 1.395      ;
; 2.523 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.399      ;
; 2.531 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.084     ; 1.386      ;
; 2.537 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.385      ;
; 2.569 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.353      ;
; 2.578 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.344      ;
; 2.581 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.341      ;
; 2.585 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.337      ;
; 2.617 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.305      ;
; 2.629 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.293      ;
; 2.649 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.272      ;
; 2.650 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.271      ;
; 2.653 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.269      ;
; 2.657 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.265      ;
; 2.658 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.263      ;
; 2.659 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.263      ;
; 2.659 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.262      ;
; 2.661 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.261      ;
; 2.668 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.254      ;
; 2.670 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.252      ;
; 2.679 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.242      ;
; 2.679 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.243      ;
; 2.679 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.243      ;
; 2.679 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.242      ;
; 2.681 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.241      ;
; 2.690 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.232      ;
; 2.730 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.192      ;
; 2.809 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_clk_n          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.113      ;
; 2.822 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_clk_p          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.100      ;
; 2.824 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.098      ;
; 2.824 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.098      ;
; 2.825 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.097      ;
; 2.826 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.096      ;
; 2.836 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.086      ;
; 2.854 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.068      ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 5.938 ; sdram_dq[14]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[14]           ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.201     ; 4.862      ;
; 5.970 ; sdram_dq[0]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[0]            ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.201     ; 4.830      ;
; 6.110 ; sdram_dq[12]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[12]           ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.201     ; 4.690      ;
; 6.124 ; sdram_dq[10]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[10]           ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.201     ; 4.676      ;
; 6.152 ; sdram_dq[1]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[1]            ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.201     ; 4.648      ;
; 6.166 ; sdram_dq[4]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[4]            ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.182     ; 4.653      ;
; 6.171 ; sdram_dq[15]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[15]           ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.201     ; 4.629      ;
; 6.177 ; sdram_dq[13]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[13]           ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.201     ; 4.623      ;
; 6.177 ; sdram_dq[2]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[2]            ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.182     ; 4.642      ;
; 6.177 ; sdram_dq[3]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[3]            ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.182     ; 4.642      ;
; 6.177 ; sdram_dq[5]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[5]            ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.201     ; 4.623      ;
; 6.241 ; sdram_dq[8]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[8]            ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.201     ; 4.559      ;
; 6.273 ; sdram_dq[6]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[6]            ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.182     ; 4.546      ;
; 6.280 ; sdram_dq[9]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[9]            ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.201     ; 4.520      ;
; 6.315 ; sdram_dq[7]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[7]            ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.182     ; 4.504      ;
; 6.341 ; sdram_dq[11]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[11]           ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.201     ; 4.459      ;
; 7.322 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[20]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.521     ; 12.158     ;
; 7.322 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[19]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.521     ; 12.158     ;
; 7.322 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[21]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.521     ; 12.158     ;
; 7.392 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[17]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 12.098     ;
; 7.392 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[22]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 12.098     ;
; 7.392 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[26]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 12.098     ;
; 7.392 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[8]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 12.098     ;
; 7.392 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[18]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 12.098     ;
; 7.392 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[24]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 12.098     ;
; 7.392 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[16]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 12.098     ;
; 7.403 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[19]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.521     ; 12.077     ;
; 7.403 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[21]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.521     ; 12.077     ;
; 7.419 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[17]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 12.071     ;
; 7.419 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[8]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 12.071     ;
; 7.419 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[24]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 12.071     ;
; 7.419 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[16]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 12.071     ;
; 7.435 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[10]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 12.048     ;
; 7.435 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[12]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 12.048     ;
; 7.435 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[11]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 12.048     ;
; 7.435 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[15]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 12.048     ;
; 7.455 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[27]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.509     ; 12.037     ;
; 7.455 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[13]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.509     ; 12.037     ;
; 7.455 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[7]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.509     ; 12.037     ;
; 7.455 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[31]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.509     ; 12.037     ;
; 7.455 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[30]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.509     ; 12.037     ;
; 7.502 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[29]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.508     ; 11.991     ;
; 7.519 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[28]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.508     ; 11.974     ;
; 7.519 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[22]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.508     ; 11.974     ;
; 7.519 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[14]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.508     ; 11.974     ;
; 7.519 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[9]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.508     ; 11.974     ;
; 7.519 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[18]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.508     ; 11.974     ;
; 7.519 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[20]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.508     ; 11.974     ;
; 7.519 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[29]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.508     ; 11.974     ;
; 7.519 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[23]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.508     ; 11.974     ;
; 7.535 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r10[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.510     ; 11.956     ;
; 7.535 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.510     ; 11.956     ;
; 7.535 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.510     ; 11.956     ;
; 7.535 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r10[6]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.510     ; 11.956     ;
; 7.535 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r10[5]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.510     ; 11.956     ;
; 7.535 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.510     ; 11.956     ;
; 7.535 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r10[7]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.510     ; 11.956     ;
; 7.535 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r10[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.510     ; 11.956     ;
; 7.550 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[20]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.521     ; 11.930     ;
; 7.550 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[21]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.521     ; 11.930     ;
; 7.550 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[19]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.521     ; 11.930     ;
; 7.582 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|aux1[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.496     ; 11.923     ;
; 7.586 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[20]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 11.911     ;
; 7.586 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[21]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 11.911     ;
; 7.586 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[19]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 11.911     ;
; 7.587 ; NeonFox:CPU_inst|dest_waddr2[1]                                                                                                               ; NeonFox:CPU_inst|ALU:ALU_inst|p                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.589     ; 11.825     ;
; 7.592 ; NeonFox:CPU_inst|dest_waddr2[1]                                                                                                               ; NeonFox:CPU_inst|ALU:ALU_inst|z                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.589     ; 11.820     ;
; 7.620 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[22]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 11.870     ;
; 7.620 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[8]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 11.870     ;
; 7.620 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[26]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 11.870     ;
; 7.620 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[17]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 11.870     ;
; 7.620 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[16]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 11.870     ;
; 7.620 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[24]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 11.870     ;
; 7.620 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[18]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 11.870     ;
; 7.621 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|decode_unit:decoder_inst|status_ren ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.494     ; 11.886     ;
; 7.621 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|decode_unit:decoder_inst|data_ren   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.494     ; 11.886     ;
; 7.621 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|decode_unit:decoder_inst|IO_ren     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.494     ; 11.886     ;
; 7.631 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[19]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.521     ; 11.849     ;
; 7.631 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[21]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.521     ; 11.849     ;
; 7.647 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[17]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 11.843     ;
; 7.647 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[24]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 11.843     ;
; 7.647 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[8]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 11.843     ;
; 7.647 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[16]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 11.843     ;
; 7.656 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[22]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.494     ; 11.851     ;
; 7.656 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[17]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.494     ; 11.851     ;
; 7.656 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[26]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.494     ; 11.851     ;
; 7.656 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[8]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.494     ; 11.851     ;
; 7.656 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[24]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.494     ; 11.851     ;
; 7.656 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[16]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.494     ; 11.851     ;
; 7.656 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[18]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.494     ; 11.851     ;
; 7.663 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[12]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 11.820     ;
; 7.663 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[10]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 11.820     ;
; 7.663 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[15]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 11.820     ;
; 7.663 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[11]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 11.820     ;
; 7.667 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[19]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 11.830     ;
; 7.667 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[21]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 11.830     ;
; 7.683 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[17]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.494     ; 11.824     ;
; 7.683 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[8]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.494     ; 11.824     ;
; 7.683 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[16]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.494     ; 11.824     ;
; 7.683 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[24]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.494     ; 11.824     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'mem_clk'                                                                                                                                           ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 13.465 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.233      ; 7.248      ;
; 13.480 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.723      ; 7.723      ;
; 13.480 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.723      ; 7.723      ;
; 13.490 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.233      ; 7.223      ;
; 13.519 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.233      ; 7.194      ;
; 13.562 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.233      ; 7.151      ;
; 13.610 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.233      ; 7.103      ;
; 13.624 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[12]  ; sdram_a[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.233      ; 7.089      ;
; 13.639 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.724      ; 7.565      ;
; 13.649 ; SDRAM_TP16_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.738      ; 7.569      ;
; 13.670 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.217      ; 7.027      ;
; 13.678 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.723      ; 7.525      ;
; 13.678 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.723      ; 7.525      ;
; 13.749 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.258      ; 6.989      ;
; 13.762 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.217      ; 6.935      ;
; 13.870 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.233      ; 6.843      ;
; 13.887 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.723      ; 7.316      ;
; 13.887 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.723      ; 7.316      ;
; 13.887 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.723      ; 7.316      ;
; 13.887 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.723      ; 7.316      ;
; 13.895 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.724      ; 7.309      ;
; 13.898 ; SDRAM_TP16_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.726      ; 7.308      ;
; 13.914 ; SDRAM_TP16_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.726      ; 7.292      ;
; 13.920 ; SDRAM_TP16_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.738      ; 7.298      ;
; 13.924 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.217      ; 6.773      ;
; 13.926 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.708      ; 7.262      ;
; 13.926 ; SDRAM_TP16_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.726      ; 7.280      ;
; 13.927 ; SDRAM_TP16_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.738      ; 7.291      ;
; 13.953 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.723      ; 7.250      ;
; 13.954 ; SDRAM_TP16_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.726      ; 7.252      ;
; 13.957 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.258      ; 6.781      ;
; 13.966 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.723      ; 7.237      ;
; 13.971 ; SDRAM_TP16_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.726      ; 7.235      ;
; 13.973 ; SDRAM_TP16_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.738      ; 7.245      ;
; 13.989 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.723      ; 7.214      ;
; 13.989 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.723      ; 7.214      ;
; 13.992 ; SDRAM_TP16_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.738      ; 7.226      ;
; 14.002 ; SDRAM_TP16_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.738      ; 7.216      ;
; 14.010 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.723      ; 7.193      ;
; 14.010 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.723      ; 7.193      ;
; 14.010 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.723      ; 7.193      ;
; 14.014 ; SDRAM_TP16_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.738      ; 7.204      ;
; 14.028 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.723      ; 7.175      ;
; 14.035 ; SDRAM_TP16_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.726      ; 7.171      ;
; 14.038 ; SDRAM_TP16_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.738      ; 7.180      ;
; 14.085 ; SDRAM_TP16_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.726      ; 7.121      ;
; 14.103 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.724      ; 7.101      ;
; 14.125 ; SDRAM_TP16_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.738      ; 7.093      ;
; 14.159 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.708      ; 7.029      ;
; 14.230 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.708      ; 6.958      ;
; 14.244 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.723      ; 6.959      ;
; 14.460 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.708      ; 6.728      ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.090 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift0[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.581     ; 5.330      ;
; 14.283 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift2[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.581     ; 5.137      ;
; 14.295 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift3[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.596     ; 5.110      ;
; 14.318 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift0[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.581     ; 5.102      ;
; 14.403 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift2[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.581     ; 5.017      ;
; 14.406 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift3[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.581     ; 5.014      ;
; 14.429 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift1[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.581     ; 4.991      ;
; 14.528 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift1[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.581     ; 4.892      ;
; 14.755 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift1[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.596     ; 4.650      ;
; 14.766 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift2[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.596     ; 4.639      ;
; 14.770 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift3[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.596     ; 4.635      ;
; 14.878 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift2[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.596     ; 4.527      ;
; 14.924 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift1[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.596     ; 4.481      ;
; 15.045 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift0[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.596     ; 4.360      ;
; 15.077 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift0[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.596     ; 4.328      ;
; 15.079 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift3[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.596     ; 4.326      ;
; 17.487 ; hex_indicators[12]                                                                                                                                  ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|LED_s[0]                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.221     ; 2.293      ;
; 17.512 ; hex_indicators[0]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[0]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 2.269      ;
; 17.521 ; hex_indicators[14]                                                                                                                                  ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|LED_s[2]                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.221     ; 2.259      ;
; 17.525 ; hex_indicators[1]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[1]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.221     ; 2.255      ;
; 17.534 ; hex_indicators[8]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[0]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 2.245      ;
; 17.537 ; hex_indicators[5]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[1]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.221     ; 2.243      ;
; 17.653 ; hex_indicators[10]                                                                                                                                  ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[2]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 2.126      ;
; 17.666 ; hex_indicators[9]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[1]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 2.113      ;
; 17.732 ; hex_indicators[13]                                                                                                                                  ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|LED_s[1]                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.221     ; 2.048      ;
; 17.786 ; hex_indicators[6]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[2]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 1.995      ;
; 17.804 ; hex_indicators[11]                                                                                                                                  ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[3]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 1.975      ;
; 17.805 ; hex_indicators[7]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[3]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 1.976      ;
; 17.845 ; hex_indicators[3]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[3]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 1.936      ;
; 17.863 ; hex_indicators[2]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[2]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 1.918      ;
; 17.879 ; hex_indicators[4]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[0]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 1.902      ;
; 18.389 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[2]                                                                                            ; XenonGecko:XG_inst|bg_shift6[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 1.434      ;
; 18.392 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[3]                                                                                            ; XenonGecko:XG_inst|bg_shift7[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 1.431      ;
; 18.396 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[0]                                                                                            ; XenonGecko:XG_inst|bg_shift4[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 1.427      ;
; 18.397 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[1]                                                                                            ; XenonGecko:XG_inst|bg_shift5[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 1.426      ;
; 22.839 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.477     ; 16.685     ;
; 23.024 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.477     ; 16.500     ;
; 23.041 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.487     ; 16.473     ;
; 23.190 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.473     ; 16.338     ;
; 23.217 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.473     ; 16.311     ;
; 23.252 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.487     ; 16.262     ;
; 23.673 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.477     ; 15.851     ;
; 23.793 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.473     ; 15.735     ;
; 23.909 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.487     ; 15.605     ;
; 24.309 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.476     ; 15.216     ;
; 24.370 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.476     ; 15.155     ;
; 24.419 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.473     ; 15.109     ;
; 24.455 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.476     ; 15.070     ;
; 24.471 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.472     ; 15.058     ;
; 24.519 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.472     ; 15.010     ;
; 24.695 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.477     ; 14.829     ;
; 24.818 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.472     ; 14.711     ;
; 24.856 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.477     ; 14.668     ;
; 24.860 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.487     ; 14.654     ;
; 24.913 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.476     ; 14.612     ;
; 25.022 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.472     ; 14.507     ;
; 25.034 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.472     ; 14.495     ;
; 25.037 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.472     ; 14.492     ;
; 25.110 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.476     ; 14.415     ;
; 25.251 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.472     ; 14.278     ;
; 25.417 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.475     ; 14.109     ;
; 25.419 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.475     ; 14.107     ;
; 25.503 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.476     ; 14.022     ;
; 25.504 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.476     ; 14.021     ;
; 25.504 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.474     ; 14.023     ;
; 25.504 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.476     ; 14.021     ;
; 25.508 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.476     ; 14.017     ;
; 25.680 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.472     ; 13.849     ;
; 25.810 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.473     ; 13.718     ;
; 25.877 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.474     ; 13.650     ;
; 26.117 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.476     ; 13.408     ;
; 26.609 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.473     ; 12.919     ;
; 26.619 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.473     ; 12.909     ;
; 26.816 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.473     ; 12.712     ;
; 29.889 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.476     ; 9.636      ;
; 31.276 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.473     ; 8.252      ;
; 31.524 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.475     ; 8.002      ;
; 33.258 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[1]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 6.664      ;
; 33.267 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[0]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 6.655      ;
; 33.318 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[0]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 6.604      ;
; 33.318 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[1]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 6.604      ;
; 33.441 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 6.481      ;
; 33.506 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 6.416      ;
; 33.601 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 6.321      ;
; 33.666 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 6.256      ;
; 33.857 ; XenonGecko:XG_inst|Equal1~0_OTERM3                                                                                                                  ; XenonGecko:XG_inst|next_row_base[10]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 6.053      ;
; 33.857 ; XenonGecko:XG_inst|Equal1~0_OTERM3                                                                                                                  ; XenonGecko:XG_inst|next_row_base[12]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 6.053      ;
; 33.857 ; XenonGecko:XG_inst|Equal1~0_OTERM3                                                                                                                  ; XenonGecko:XG_inst|next_row_base[5]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 6.053      ;
; 33.857 ; XenonGecko:XG_inst|Equal1~0_OTERM3                                                                                                                  ; XenonGecko:XG_inst|next_row_base[8]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 6.053      ;
; 33.857 ; XenonGecko:XG_inst|Equal1~0_OTERM3                                                                                                                  ; XenonGecko:XG_inst|next_row_base[11]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 6.053      ;
; 33.857 ; XenonGecko:XG_inst|Equal1~0_OTERM3                                                                                                                  ; XenonGecko:XG_inst|next_row_base[4]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 6.053      ;
; 33.857 ; XenonGecko:XG_inst|Equal1~0_OTERM3                                                                                                                  ; XenonGecko:XG_inst|next_row_base[6]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 6.053      ;
; 33.857 ; XenonGecko:XG_inst|Equal1~0_OTERM3                                                                                                                  ; XenonGecko:XG_inst|next_row_base[7]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 6.053      ;
; 33.857 ; XenonGecko:XG_inst|Equal1~0_OTERM3                                                                                                                  ; XenonGecko:XG_inst|next_row_base[9]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 6.053      ;
; 33.866 ; XenonGecko:XG_inst|swap_pattern~0_OTERM1                                                                                                            ; XenonGecko:XG_inst|next_row_base[5]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 6.044      ;
; 33.866 ; XenonGecko:XG_inst|swap_pattern~0_OTERM1                                                                                                            ; XenonGecko:XG_inst|next_row_base[7]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 6.044      ;
; 33.866 ; XenonGecko:XG_inst|swap_pattern~0_OTERM1                                                                                                            ; XenonGecko:XG_inst|next_row_base[9]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 6.044      ;
; 33.866 ; XenonGecko:XG_inst|swap_pattern~0_OTERM1                                                                                                            ; XenonGecko:XG_inst|next_row_base[11]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 6.044      ;
; 33.866 ; XenonGecko:XG_inst|swap_pattern~0_OTERM1                                                                                                            ; XenonGecko:XG_inst|next_row_base[8]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 6.044      ;
; 33.866 ; XenonGecko:XG_inst|swap_pattern~0_OTERM1                                                                                                            ; XenonGecko:XG_inst|next_row_base[4]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 6.044      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.427 ; cache_8K_2S_16:d_cache_inst|data_hold[14]                     ; cache_8K_2S_16:d_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a2~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.158      ;
; 0.433 ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_WAIT            ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_WAIT                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.746      ;
; 0.434 ; NeonFox:CPU_inst|decode_unit:decoder_inst|regf_wren           ; NeonFox:CPU_inst|decode_unit:decoder_inst|regf_wren                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; NeonFox:CPU_inst|decode_unit:decoder_inst|alu_op[1]           ; NeonFox:CPU_inst|decode_unit:decoder_inst|alu_op[1]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; cache_8K_2S_16:d_cache_inst|state.S_FETCH_WAIT                ; cache_8K_2S_16:d_cache_inst|state.S_FETCH_WAIT                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; NeonFox:CPU_inst|PC:PC_inst|prev_hazard                       ; NeonFox:CPU_inst|PC:PC_inst|prev_hazard                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.436 ; NeonFox:CPU_inst|decode_unit:decoder_inst|prev_hazard         ; NeonFox:CPU_inst|decode_unit:decoder_inst|prev_hazard                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.746      ;
; 0.452 ; cache_8K_2S_16:d_cache_inst|wren_hold                         ; cache_8K_2S_16:d_cache_inst|wren_hold                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH         ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INC             ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INC                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_RESET           ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_RESET                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH_NOP1    ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH_NOP1                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P2         ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P2                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; cache_8K_2S_16:p_cache_inst|state.S_INIT                      ; cache_8K_2S_16:p_cache_inst|state.S_INIT                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serial:serial_inst|tx_active                                  ; serial:serial_inst|tx_active                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; MSC:MSC_inst|p1_reset_req                                     ; MSC:MSC_inst|p1_reset_req                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]            ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]            ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_shift_reg[0] ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_shift_reg[0]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; timer:timer_inst|count_active                                 ; timer:timer_inst|count_active                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serial:serial_inst|UART:UART_inst|tx_active                   ; serial:serial_inst|UART:UART_inst|tx_active                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|p1_ready_reg                    ; SDRAM_TP16_I:SDRAM_controller|p1_ready_reg                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|p1_offset[1]                    ; SDRAM_TP16_I:SDRAM_controller|p1_offset[1]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cache_8K_2S_16:p_cache_inst|state.S_PREFETCH                  ; cache_8K_2S_16:p_cache_inst|state.S_PREFETCH                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|burst_offset[1]                 ; SDRAM_TP16_I:SDRAM_controller|burst_offset[1]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]                      ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|burst_offset[0]                 ; SDRAM_TP16_I:SDRAM_controller|burst_offset[0]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]                      ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|data_out[15]                    ; SDRAM_TP16_I:SDRAM_controller|data_out[15]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|data_out[14]                    ; SDRAM_TP16_I:SDRAM_controller|data_out[14]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|data_out[13]                    ; SDRAM_TP16_I:SDRAM_controller|data_out[13]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; NeonFox:CPU_inst|decode_unit:decoder_inst|pc_brx              ; NeonFox:CPU_inst|decode_unit:decoder_inst|pc_brx                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|data_out[12]                    ; SDRAM_TP16_I:SDRAM_controller|data_out[12]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|data_out[11]                    ; SDRAM_TP16_I:SDRAM_controller|data_out[11]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|data_out[10]                    ; SDRAM_TP16_I:SDRAM_controller|data_out[10]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|data_out[9]                     ; SDRAM_TP16_I:SDRAM_controller|data_out[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|gate_out                        ; SDRAM_TP16_I:SDRAM_controller|gate_out                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|init_flag                       ; SDRAM_TP16_I:SDRAM_controller|init_flag                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; XenonGecko:XG_inst|xgmm:xgmm_inst|mem_addr[16]                ; XenonGecko:XG_inst|xgmm:xgmm_inst|mem_addr[16]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; XenonGecko:XG_inst|xgmm:xgmm_inst|mem_addr[15]                ; XenonGecko:XG_inst|xgmm:xgmm_inst|mem_addr[15]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; XenonGecko:XG_inst|xgmm:xgmm_inst|mem_addr[14]                ; XenonGecko:XG_inst|xgmm:xgmm_inst|mem_addr[14]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; XenonGecko:XG_inst|xgmm:xgmm_inst|mem_addr[13]                ; XenonGecko:XG_inst|xgmm:xgmm_inst|mem_addr[13]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0]                    ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|init_req                        ; SDRAM_TP16_I:SDRAM_controller|init_req                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serial:serial_inst|UART:UART_inst|tx_frame[9]                 ; serial:serial_inst|UART:UART_inst|tx_frame[9]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serial:serial_inst|UART:UART_inst|tx_frame[8]                 ; serial:serial_inst|UART:UART_inst|tx_frame[8]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_READ       ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_READ                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cache_8K_2S_16:d_cache_inst|state.S_FETCH_TRANSFER_OTERM13    ; cache_8K_2S_16:d_cache_inst|state.S_FETCH_TRANSFER_OTERM13                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_WRITE      ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_WRITE                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]            ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; MSC:MSC_inst|p1_active                                        ; MSC:MSC_inst|p1_active                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[1]           ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[1]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[2]           ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[2]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[0]           ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[0]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P1         ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P1                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; XenonGecko:XG_inst|xgmm:xgmm_inst|update_attribute_flag       ; XenonGecko:XG_inst|xgmm:xgmm_inst|update_attribute_flag                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|p3_offset[1]                    ; SDRAM_TP16_I:SDRAM_controller|p3_offset[1]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|refresh_flag                    ; SDRAM_TP16_I:SDRAM_controller|refresh_flag                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; MSC:MSC_inst|p1_prefetch_req                                  ; MSC:MSC_inst|p1_prefetch_req                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_WRITE_P2_NOP    ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_WRITE_P2_NOP                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|start_delay[1]                  ; SDRAM_TP16_I:SDRAM_controller|start_delay[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|p1_offset[0]                    ; SDRAM_TP16_I:SDRAM_controller|p1_offset[0]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_TRANSFER        ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_TRANSFER                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]           ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[1]       ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[1]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[0]       ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[0]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[0]     ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[0]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; interrupt_controller:intcon_inst|status[6]                    ; interrupt_controller:intcon_inst|status[6]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[0]       ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[0]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[1]        ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[1]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|UART:UART_inst|tx_frame[6]                 ; serial:serial_inst|UART:UART_inst|tx_frame[6]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]            ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]           ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[2]       ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[2]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; keyboard:keyboard_inst|queue_8_8:tx_queue|full                ; keyboard:keyboard_inst|queue_8_8:tx_queue|full                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]           ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]           ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; MSC:MSC_inst|p1_control_enable                                ; MSC:MSC_inst|p1_control_enable                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:rx_queue|full                    ; serial:serial_inst|queue_8_8:rx_queue|full                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; keyboard:keyboard_inst|tx_overwrite                           ; keyboard:keyboard_inst|tx_overwrite                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NeonFox:CPU_inst|prev_int_rq                                  ; NeonFox:CPU_inst|prev_int_rq                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|UART:UART_inst|tx_frame[7]                 ; serial:serial_inst|UART:UART_inst|tx_frame[7]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[1]        ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[1]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]            ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]            ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|p2_offset[1]                    ; SDRAM_TP16_I:SDRAM_controller|p2_offset[1]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_inhibit      ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_inhibit                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|tx_overwrite                               ; serial:serial_inst|tx_overwrite                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:tx_queue|full                    ; serial:serial_inst|queue_8_8:tx_queue|full                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[0]           ; serial:serial_inst|queue_8_8:tx_queue|write_addr[0]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_done         ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_done                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; interrupt_controller:intcon_inst|prev_in[6]                   ; interrupt_controller:intcon_inst|prev_in[6]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[2]        ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[2]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; keyboard:keyboard_inst|queue_8_8:rx_queue|full                ; keyboard:keyboard_inst|queue_8_8:rx_queue|full                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; MSC:MSC_inst|p2_reset_req                                     ; MSC:MSC_inst|p2_reset_req                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[0]        ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[0]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|UART:UART_inst|rx_active                   ; serial:serial_inst|UART:UART_inst|rx_active                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[2]        ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[2]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; keyboard:keyboard_inst|tx_active                              ; keyboard:keyboard_inst|tx_active                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[1]       ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[1]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.444 ; XenonGecko:XG_inst|bg_shift5[4]                                                                                  ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.177      ;
; 0.449 ; XenonGecko:XG_inst|bg_shift4[4]                                                                                  ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.182      ;
; 0.450 ; XenonGecko:XG_inst|bg_shift2[4]                                                                                  ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.492      ; 1.196      ;
; 0.454 ; XenonGecko:XG_inst|active_render_rows                                                                            ; XenonGecko:XG_inst|active_render_rows                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; XenonGecko:XG_inst|active_render_area                                                                            ; XenonGecko:XG_inst|active_render_area                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; XenonGecko:XG_inst|active_rows                                                                                   ; XenonGecko:XG_inst|active_rows                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.461 ; XenonGecko:XG_inst|bg_shift7[4]                                                                                  ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.194      ;
; 0.462 ; XenonGecko:XG_inst|bg_shift6[4]                                                                                  ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.195      ;
; 0.467 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[0]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[0]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.467 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[1]                                        ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.502 ; XenonGecko:XG_inst|area_render_delay[5]                                                                          ; XenonGecko:XG_inst|area_render_delay[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.793      ;
; 0.503 ; XenonGecko:XG_inst|hsync_render_delay[4]                                                                         ; XenonGecko:XG_inst|hsync_render_delay[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; XenonGecko:XG_inst|vsync_render_delay[3]                                                                         ; XenonGecko:XG_inst|vsync_render_delay[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.504 ; XenonGecko:XG_inst|area_render_delay[2]                                                                          ; XenonGecko:XG_inst|area_render_delay[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; XenonGecko:XG_inst|area_render_delay[3]                                                                          ; XenonGecko:XG_inst|area_render_delay[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; XenonGecko:XG_inst|area_render_delay[7]                                                                          ; XenonGecko:XG_inst|area_render_delay[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; XenonGecko:XG_inst|hsync_render_delay[2]                                                                         ; XenonGecko:XG_inst|hsync_render_delay[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; XenonGecko:XG_inst|hsync_render_delay[3]                                                                         ; XenonGecko:XG_inst|hsync_render_delay[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; XenonGecko:XG_inst|vsync_render_delay[5]                                                                         ; XenonGecko:XG_inst|vsync_render_delay[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; XenonGecko:XG_inst|vsync_render_delay[4]                                                                         ; XenonGecko:XG_inst|vsync_render_delay[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.505 ; XenonGecko:XG_inst|area_render_delay[6]                                                                          ; XenonGecko:XG_inst|area_render_delay[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.796      ;
; 0.530 ; XenonGecko:XG_inst|vesa_line[4]                                                                                  ; XenonGecko:XG_inst|vsync                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.821      ;
; 0.546 ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|cntr_tof:cntr1|counter_reg_bit[0] ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 1.268      ;
; 0.546 ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|cntr_tof:cntr1|counter_reg_bit[0] ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.267      ;
; 0.650 ; XenonGecko:XG_inst|vesa_line[5]                                                                                  ; XenonGecko:XG_inst|vsync                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.941      ;
; 0.687 ; XenonGecko:XG_inst|hsync_render_delay[7]                                                                         ; XenonGecko:XG_inst|hsync_render_delay[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.978      ;
; 0.687 ; XenonGecko:XG_inst|vsync_render_delay[1]                                                                         ; XenonGecko:XG_inst|vsync_render_delay[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.978      ;
; 0.688 ; XenonGecko:XG_inst|vsync_render_delay[7]                                                                         ; XenonGecko:XG_inst|vsync_render_delay[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.979      ;
; 0.689 ; XenonGecko:XG_inst|hsync_render_delay[0]                                                                         ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[8]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.981      ;
; 0.700 ; XenonGecko:XG_inst|hsync_render_delay[5]                                                                         ; XenonGecko:XG_inst|hsync_render_delay[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.991      ;
; 0.701 ; XenonGecko:XG_inst|area_render_delay[1]                                                                          ; XenonGecko:XG_inst|area_render_delay[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.992      ;
; 0.701 ; XenonGecko:XG_inst|hsync_render_delay[6]                                                                         ; XenonGecko:XG_inst|hsync_render_delay[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.992      ;
; 0.701 ; XenonGecko:XG_inst|vsync_render_delay[2]                                                                         ; XenonGecko:XG_inst|vsync_render_delay[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.992      ;
; 0.702 ; XenonGecko:XG_inst|area_render_delay[4]                                                                          ; XenonGecko:XG_inst|area_render_delay[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.993      ;
; 0.705 ; XenonGecko:XG_inst|vsync_render_delay[0]                                                                         ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[9]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.011      ;
; 0.707 ; XenonGecko:XG_inst|bg_shift3[4]                                                                                  ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.492      ; 1.453      ;
; 0.723 ; XenonGecko:XG_inst|bg_shift0[4]                                                                                  ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.492      ; 1.469      ;
; 0.732 ; XenonGecko:XG_inst|bg_shift1[4]                                                                                  ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.492      ; 1.478      ;
; 0.742 ; XenonGecko:XG_inst|bg_shift2[5]                                                                                  ; XenonGecko:XG_inst|bg_shift2[4]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.033      ;
; 0.742 ; XenonGecko:XG_inst|bg_shift3[5]                                                                                  ; XenonGecko:XG_inst|bg_shift3[4]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.033      ;
; 0.743 ; XenonGecko:XG_inst|bg_shift1[6]                                                                                  ; XenonGecko:XG_inst|bg_shift1[5]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.034      ;
; 0.743 ; XenonGecko:XG_inst|bg_shift3[6]                                                                                  ; XenonGecko:XG_inst|bg_shift3[5]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.034      ;
; 0.744 ; XenonGecko:XG_inst|bg_shift2[7]                                                                                  ; XenonGecko:XG_inst|bg_shift2[6]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.035      ;
; 0.744 ; XenonGecko:XG_inst|bg_shift1[5]                                                                                  ; XenonGecko:XG_inst|bg_shift1[4]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.035      ;
; 0.744 ; XenonGecko:XG_inst|bg_shift3[7]                                                                                  ; XenonGecko:XG_inst|bg_shift3[6]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.035      ;
; 0.745 ; XenonGecko:XG_inst|bg_shift0[5]                                                                                  ; XenonGecko:XG_inst|bg_shift0[4]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.036      ;
; 0.745 ; XenonGecko:XG_inst|bg_shift2[6]                                                                                  ; XenonGecko:XG_inst|bg_shift2[5]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.036      ;
; 0.746 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[1]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[1]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.037      ;
; 0.747 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[1]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[1]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.038      ;
; 0.748 ; XenonGecko:XG_inst|hsync_render_delay[0]                                                                         ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[6]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.750 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[0]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[0]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.041      ;
; 0.750 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.041      ;
; 0.750 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[0]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[0]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.041      ;
; 0.750 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.041      ;
; 0.750 ; XenonGecko:XG_inst|hsync_render_delay[0]                                                                         ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[4]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.042      ;
; 0.757 ; XenonGecko:XG_inst|vesa_line[7]                                                                                  ; XenonGecko:XG_inst|vesa_line[7]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.048      ;
; 0.760 ; XenonGecko:XG_inst|vesa_line[6]                                                                                  ; XenonGecko:XG_inst|vesa_line[6]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.051      ;
; 0.761 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.052      ;
; 0.764 ; XenonGecko:XG_inst|bg_shift1[7]                                                                                  ; XenonGecko:XG_inst|bg_shift1[6]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[4]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[4]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.054      ;
; 0.764 ; XenonGecko:XG_inst|vesa_line[3]                                                                                  ; XenonGecko:XG_inst|vesa_line[3]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; XenonGecko:XG_inst|next_row_base[7]                                                                              ; XenonGecko:XG_inst|next_row_base[7]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; XenonGecko:XG_inst|next_row_base[5]                                                                              ; XenonGecko:XG_inst|next_row_base[5]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.765 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[12]                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[12]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.055      ;
; 0.765 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[14]                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[14]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.055      ;
; 0.765 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[2]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[2]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.055      ;
; 0.765 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[6]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[6]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.055      ;
; 0.765 ; XenonGecko:XG_inst|vesa_line[5]                                                                                  ; XenonGecko:XG_inst|vesa_line[5]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; XenonGecko:XG_inst|next_row_base[6]                                                                              ; XenonGecko:XG_inst|next_row_base[6]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.766 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[16]                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[16]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.056      ;
; 0.766 ; XenonGecko:XG_inst|vesa_col[7]                                                                                   ; XenonGecko:XG_inst|vesa_col[7]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[0]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[0]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[2]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[2]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[1]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[1]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; XenonGecko:XG_inst|vesa_line[4]                                                                                  ; XenonGecko:XG_inst|vesa_line[4]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; XenonGecko:XG_inst|next_row_base[11]                                                                             ; XenonGecko:XG_inst|next_row_base[11]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; XenonGecko:XG_inst|next_row_base[9]                                                                              ; XenonGecko:XG_inst|next_row_base[9]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; XenonGecko:XG_inst|vesa_col[6]                                                                                   ; XenonGecko:XG_inst|vesa_col[6]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; XenonGecko:XG_inst|next_row_base[8]                                                                              ; XenonGecko:XG_inst|next_row_base[8]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.767 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[10]                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[10]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.057      ;
; 0.767 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[3]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[3]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.057      ;
; 0.767 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[7]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[7]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.057      ;
; 0.767 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[8]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[8]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.057      ;
; 0.768 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[15]                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[15]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.058      ;
; 0.768 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[5]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[5]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.058      ;
; 0.768 ; XenonGecko:XG_inst|vesa_col[9]                                                                                   ; XenonGecko:XG_inst|vesa_col[9]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.059      ;
; 0.768 ; XenonGecko:XG_inst|next_row_base[10]                                                                             ; XenonGecko:XG_inst|next_row_base[10]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.059      ;
; 0.769 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[11]                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[11]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.059      ;
; 0.769 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[13]                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[13]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.059      ;
; 0.769 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[9]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[9]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.059      ;
; 0.770 ; XenonGecko:XG_inst|next_row_base[12]                                                                             ; XenonGecko:XG_inst|next_row_base[12]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.061      ;
; 0.772 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.063      ;
; 0.775 ; XenonGecko:XG_inst|vesa_line[9]                                                                                  ; XenonGecko:XG_inst|vesa_line[9]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.066      ;
; 0.776 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[3]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[3]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.067      ;
; 0.776 ; XenonGecko:XG_inst|vesa_line[8]                                                                                  ; XenonGecko:XG_inst|vesa_line[8]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.067      ;
; 0.779 ; XenonGecko:XG_inst|vesa_line[1]                                                                                  ; XenonGecko:XG_inst|vesa_line[1]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.070      ;
; 0.780 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[0]                                        ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.071      ;
; 0.784 ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|cntr_tof:cntr1|counter_reg_bit[0] ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|cntr_tof:cntr1|counter_reg_bit[0]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.076      ;
; 0.790 ; XenonGecko:XG_inst|next_row_base[4]                                                                              ; XenonGecko:XG_inst|next_row_base[4]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.081      ;
; 0.792 ; XenonGecko:XG_inst|vesa_line[2]                                                                                  ; XenonGecko:XG_inst|vesa_line[2]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.083      ;
+-------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.455 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.467 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.758      ;
; 0.502 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.795      ;
; 0.504 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.795      ;
; 0.519 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.810      ;
; 0.644 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.935      ;
; 0.645 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.936      ;
; 0.645 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.936      ;
; 0.665 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.956      ;
; 0.683 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.974      ;
; 0.686 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.977      ;
; 0.692 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_r_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.983      ;
; 0.695 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_r_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.986      ;
; 0.714 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.005      ;
; 0.714 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.005      ;
; 0.716 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.007      ;
; 0.732 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.023      ;
; 0.741 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.033      ;
; 0.742 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.034      ;
; 0.742 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.034      ;
; 0.742 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.034      ;
; 0.743 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_clk_n          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.034      ;
; 0.744 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.035      ;
; 0.746 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.037      ;
; 0.747 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_clk_p          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.038      ;
; 0.762 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.053      ;
; 0.763 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.054      ;
; 0.763 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.055      ;
; 0.765 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.056      ;
; 0.774 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.065      ;
; 0.776 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.067      ;
; 0.803 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.226      ;
; 0.806 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.229      ;
; 0.819 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.192      ; 1.243      ;
; 0.820 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.111      ;
; 0.824 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.115      ;
; 0.832 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.255      ;
; 0.842 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.265      ;
; 0.843 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.134      ;
; 0.844 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.135      ;
; 0.844 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.192      ; 1.268      ;
; 0.845 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.268      ;
; 0.847 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.192      ; 1.271      ;
; 0.848 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.139      ;
; 0.851 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.142      ;
; 0.854 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.145      ;
; 0.856 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.147      ;
; 0.865 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.192      ; 1.289      ;
; 0.867 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.158      ;
; 0.867 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.194      ; 1.293      ;
; 0.868 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.189      ; 1.289      ;
; 0.868 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.192      ; 1.292      ;
; 0.872 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.192      ; 1.296      ;
; 0.880 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.194      ; 1.306      ;
; 0.881 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.195      ; 1.308      ;
; 0.884 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.194      ; 1.310      ;
; 0.899 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.193      ; 1.324      ;
; 0.950 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.373      ;
; 0.951 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.374      ;
; 0.967 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.258      ;
; 0.970 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.393      ;
; 0.973 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.264      ;
; 0.977 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.400      ;
; 0.985 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.192      ; 1.409      ;
; 0.993 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.416      ;
; 0.995 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.418      ;
; 0.998 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.192      ; 1.422      ;
; 1.000 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.192      ; 1.424      ;
; 1.003 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.192      ; 1.427      ;
; 1.003 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.192      ; 1.427      ;
; 1.004 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.295      ;
; 1.009 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 1.297      ;
; 1.026 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 1.314      ;
; 1.035 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 1.323      ;
; 1.038 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.333      ;
; 1.055 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.192      ; 1.479      ;
; 1.058 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 1.345      ;
; 1.065 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.356      ;
; 1.083 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.190      ; 1.505      ;
; 1.094 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.385      ;
; 1.095 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.386      ;
; 1.098 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.389      ;
; 1.116 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.407      ;
; 1.120 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.411      ;
; 1.120 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.411      ;
; 1.205 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.496      ;
; 1.211 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.502      ;
; 1.211 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.502      ;
; 1.277 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 1.564      ;
; 1.281 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 1.568      ;
; 1.284 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 1.571      ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'mem_clk'                                                                                                                                           ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 2.286 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.163      ; 6.269      ;
; 2.460 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.179      ; 6.459      ;
; 2.476 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.178      ; 6.474      ;
; 2.488 ; SDRAM_TP16_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.192      ; 6.500      ;
; 2.568 ; SDRAM_TP16_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.192      ; 6.580      ;
; 2.568 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.163      ; 6.551      ;
; 2.575 ; SDRAM_TP16_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.192      ; 6.587      ;
; 2.578 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.179      ; 6.577      ;
; 2.597 ; SDRAM_TP16_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.192      ; 6.609      ;
; 2.606 ; SDRAM_TP16_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.181      ; 6.607      ;
; 2.633 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.178      ; 6.631      ;
; 2.655 ; SDRAM_TP16_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.181      ; 6.656      ;
; 2.657 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.178      ; 6.655      ;
; 2.657 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.178      ; 6.655      ;
; 2.657 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.178      ; 6.655      ;
; 2.657 ; SDRAM_TP16_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.192      ; 6.669      ;
; 2.664 ; SDRAM_TP16_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.192      ; 6.676      ;
; 2.670 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.178      ; 6.668      ;
; 2.670 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.178      ; 6.668      ;
; 2.673 ; SDRAM_TP16_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.192      ; 6.685      ;
; 2.677 ; SDRAM_TP16_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.181      ; 6.678      ;
; 2.693 ; SDRAM_TP16_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.181      ; 6.694      ;
; 2.696 ; SDRAM_TP16_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.181      ; 6.697      ;
; 2.705 ; SDRAM_TP16_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.192      ; 6.717      ;
; 2.714 ; SDRAM_TP16_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.181      ; 6.715      ;
; 2.720 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.178      ; 6.718      ;
; 2.720 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.178      ; 6.718      ;
; 2.720 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.178      ; 6.718      ;
; 2.720 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.178      ; 6.718      ;
; 2.726 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.163      ; 6.709      ;
; 2.747 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.178      ; 6.745      ;
; 2.754 ; SDRAM_TP16_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.181      ; 6.755      ;
; 2.756 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.178      ; 6.754      ;
; 2.778 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.692      ; 6.290      ;
; 2.782 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.179      ; 6.781      ;
; 2.807 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.731      ; 6.358      ;
; 2.849 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.163      ; 6.832      ;
; 2.865 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.707      ; 6.392      ;
; 2.958 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.731      ; 6.509      ;
; 2.985 ; SDRAM_TP16_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.192      ; 6.997      ;
; 2.989 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.707      ; 6.516      ;
; 2.996 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.178      ; 6.994      ;
; 2.996 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.178      ; 6.994      ;
; 3.014 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.692      ; 6.526      ;
; 3.085 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.178      ; 7.083      ;
; 3.085 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.178      ; 7.083      ;
; 3.137 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.707      ; 6.664      ;
; 3.149 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[12]  ; sdram_a[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.707      ; 6.676      ;
; 3.179 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.707      ; 6.706      ;
; 3.207 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.707      ; 6.734      ;
; 3.214 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.707      ; 6.741      ;
; 3.242 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.692      ; 6.754      ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                ;
+--------+-----------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 15.058 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.201     ; 4.742      ;
; 15.058 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[21]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.200     ; 4.743      ;
; 15.058 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[27]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.200     ; 4.743      ;
; 15.058 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[27]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.200     ; 4.743      ;
; 15.058 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.201     ; 4.742      ;
; 15.058 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[29]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.200     ; 4.743      ;
; 15.058 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[19]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.200     ; 4.743      ;
; 15.058 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[19]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.200     ; 4.743      ;
; 15.058 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.201     ; 4.742      ;
; 15.058 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[28]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.200     ; 4.743      ;
; 15.058 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.200     ; 4.743      ;
; 15.058 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[29]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.200     ; 4.743      ;
; 15.058 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[20]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.200     ; 4.743      ;
; 15.058 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[21]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.200     ; 4.743      ;
; 15.058 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[27]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.200     ; 4.743      ;
; 15.058 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[15]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.200     ; 4.743      ;
; 15.058 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.200     ; 4.743      ;
; 15.059 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 4.743      ;
; 15.059 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.203     ; 4.739      ;
; 15.059 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[14]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 4.743      ;
; 15.059 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 4.743      ;
; 15.059 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[31]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 4.743      ;
; 15.059 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[25]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 4.743      ;
; 15.059 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 4.743      ;
; 15.059 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[25]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 4.743      ;
; 15.059 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 4.743      ;
; 15.059 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[13]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 4.743      ;
; 15.059 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[14]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 4.743      ;
; 15.059 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[14]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 4.743      ;
; 15.059 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 4.743      ;
; 15.059 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[6]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 4.743      ;
; 15.059 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[31]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 4.743      ;
; 15.059 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 4.743      ;
; 15.059 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 4.743      ;
; 15.059 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 4.743      ;
; 15.059 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[16]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 4.743      ;
; 15.059 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 4.743      ;
; 15.059 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[16]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 4.743      ;
; 15.059 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 4.743      ;
; 15.059 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 4.743      ;
; 15.059 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 4.743      ;
; 15.059 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[9]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 4.743      ;
; 15.059 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[9]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 4.743      ;
; 15.060 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 4.742      ;
; 15.060 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 4.742      ;
; 15.060 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 4.742      ;
; 15.060 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 4.742      ;
; 15.060 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 4.742      ;
; 15.060 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 4.742      ;
; 15.060 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[12]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 4.742      ;
; 15.071 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 4.731      ;
; 15.071 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[18]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 4.732      ;
; 15.071 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 4.732      ;
; 15.071 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 4.731      ;
; 15.071 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[26]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 4.732      ;
; 15.071 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 4.732      ;
; 15.071 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[23]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 4.732      ;
; 15.071 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[20]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 4.732      ;
; 15.071 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 4.732      ;
; 15.071 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[19]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 4.732      ;
; 15.072 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[20]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 4.731      ;
; 15.072 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[16]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 4.731      ;
; 15.072 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[26]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.187     ; 4.742      ;
; 15.072 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.187     ; 4.742      ;
; 15.072 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[18]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 4.731      ;
; 15.072 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[22]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 4.731      ;
; 15.072 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[20]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 4.731      ;
; 15.072 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[22]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 4.731      ;
; 15.072 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[18]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 4.731      ;
; 15.072 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[3]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.187     ; 4.742      ;
; 15.072 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[7]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 4.731      ;
; 15.072 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[7]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 4.731      ;
; 15.072 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.187     ; 4.742      ;
; 15.072 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.187     ; 4.742      ;
; 15.072 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|p_miss                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 4.730      ;
; 15.072 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[5]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.187     ; 4.742      ;
; 15.072 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[25]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.187     ; 4.742      ;
; 15.073 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[7]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.197     ; 4.731      ;
; 15.073 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.197     ; 4.731      ;
; 15.073 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.187     ; 4.741      ;
; 15.073 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.197     ; 4.731      ;
; 15.073 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.187     ; 4.741      ;
; 15.073 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[29]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 4.730      ;
; 15.073 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[3]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.197     ; 4.731      ;
; 15.073 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[3]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.197     ; 4.731      ;
; 15.073 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.187     ; 4.741      ;
; 15.073 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[25]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.197     ; 4.731      ;
; 15.073 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.187     ; 4.741      ;
; 15.073 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.197     ; 4.731      ;
; 15.073 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[15]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.197     ; 4.731      ;
; 15.073 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[11]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.197     ; 4.731      ;
; 15.073 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[6]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.187     ; 4.741      ;
; 15.073 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[3]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.187     ; 4.741      ;
; 15.073 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[2]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.187     ; 4.741      ;
; 15.073 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[0]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.187     ; 4.741      ;
; 15.073 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[24]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.197     ; 4.731      ;
; 15.073 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[15]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.197     ; 4.731      ;
; 15.073 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[4]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.197     ; 4.731      ;
; 15.073 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[13]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.197     ; 4.731      ;
; 15.073 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[15]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.187     ; 4.741      ;
+--------+-----------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                            ;
+-------+-----------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 3.549 ; rst       ; NeonFox:CPU_inst|regf_wren2                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.705      ; 4.486      ;
; 3.550 ; rst       ; NeonFox:CPU_inst|data_select2                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.700      ; 4.482      ;
; 3.555 ; rst       ; NeonFox:CPU_inst|data_wren2                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.704      ; 4.491      ;
; 3.555 ; rst       ; NeonFox:CPU_inst|data_wren1                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.704      ; 4.491      ;
; 3.555 ; rst       ; NeonFox:CPU_inst|take_brx1                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.704      ; 4.491      ;
; 3.579 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|prev_hazard               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.675      ; 4.486      ;
; 4.033 ; rst       ; NeonFox:CPU_inst|IO_select1                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.214      ; 4.479      ;
; 4.033 ; rst       ; NeonFox:CPU_inst|address_select2                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.214      ; 4.479      ;
; 4.033 ; rst       ; NeonFox:CPU_inst|address_select1                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.214      ; 4.479      ;
; 4.033 ; rst       ; NeonFox:CPU_inst|alu_op1[3]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.214      ; 4.479      ;
; 4.044 ; rst       ; NeonFox:CPU_inst|data_select1                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.210      ; 4.486      ;
; 4.044 ; rst       ; MSC:MSC_inst|p2_prefetch_reg                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.194      ; 4.470      ;
; 4.044 ; rst       ; MSC:MSC_inst|p1_control_enable                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.194      ; 4.470      ;
; 4.044 ; rst       ; MSC:MSC_inst|p2_reset_reg                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.194      ; 4.470      ;
; 4.044 ; rst       ; MSC:MSC_inst|prev_p2_reset_reg                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.194      ; 4.470      ;
; 4.044 ; rst       ; NeonFox:CPU_inst|alu_op1[2]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 4.485      ;
; 4.044 ; rst       ; MSC:MSC_inst|p1_prefetch_reg                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.194      ; 4.470      ;
; 4.044 ; rst       ; MSC:MSC_inst|prev_p2_prefetch_reg                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.194      ; 4.470      ;
; 4.044 ; rst       ; MSC:MSC_inst|p2_reset_req                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.194      ; 4.470      ;
; 4.044 ; rst       ; MSC:MSC_inst|prev_p2_flush_reg                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.194      ; 4.470      ;
; 4.044 ; rst       ; MSC:MSC_inst|p2_flush_reg                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.194      ; 4.470      ;
; 4.044 ; rst       ; MSC:MSC_inst|p2_flush_req                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.194      ; 4.470      ;
; 4.044 ; rst       ; MSC:MSC_inst|prev_p2_ready                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 4.469      ;
; 4.044 ; rst       ; MSC:MSC_inst|p2_prefetch_req                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.194      ; 4.470      ;
; 4.044 ; rst       ; MSC:MSC_inst|p2_active                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 4.469      ;
; 4.044 ; rst       ; MSC:MSC_inst|prev_p2_req                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.194      ; 4.470      ;
; 4.044 ; rst       ; MSC:MSC_inst|p1_reset_reg                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.194      ; 4.470      ;
; 4.044 ; rst       ; NeonFox:CPU_inst|alu_op1[1]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 4.485      ;
; 4.044 ; rst       ; MSC:MSC_inst|p2_control_enable                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.194      ; 4.470      ;
; 4.045 ; rst       ; serial:serial_inst|to_CPU[4]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 4.467      ;
; 4.045 ; rst       ; serial:serial_inst|to_CPU[2]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 4.464      ;
; 4.045 ; rst       ; serial:serial_inst|to_CPU[6]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 4.467      ;
; 4.045 ; rst       ; keyboard:keyboard_inst|tx_active                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 4.464      ;
; 4.045 ; rst       ; serial:serial_inst|to_CPU[7]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 4.467      ;
; 4.045 ; rst       ; serial:serial_inst|to_CPU[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 4.464      ;
; 4.046 ; rst       ; NeonFox:CPU_inst|pc_ret1                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.211      ; 4.489      ;
; 4.046 ; rst       ; NeonFox:CPU_inst|pc_call1                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.211      ; 4.489      ;
; 4.046 ; rst       ; MSC:MSC_inst|p1_prefetch_req                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 4.496      ;
; 4.046 ; rst       ; keyboard:keyboard_inst|to_CPU[4]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 4.464      ;
; 4.046 ; rst       ; NeonFox:CPU_inst|regf_wren1                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.211      ; 4.489      ;
; 4.046 ; rst       ; NeonFox:CPU_inst|pc_jmp1                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.211      ; 4.489      ;
; 4.046 ; rst       ; keyboard:keyboard_inst|to_CPU[2]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 4.464      ;
; 4.046 ; rst       ; keyboard:keyboard_inst|to_CPU[5]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 4.461      ;
; 4.046 ; rst       ; keyboard:keyboard_inst|to_CPU[6]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 4.461      ;
; 4.046 ; rst       ; MSC:MSC_inst|prev_p1_req                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 4.496      ;
; 4.046 ; rst       ; MSC:MSC_inst|prev_p1_reset_reg                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 4.496      ;
; 4.046 ; rst       ; keyboard:keyboard_inst|to_CPU[7]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 4.464      ;
; 4.046 ; rst       ; keyboard:keyboard_inst|tx_overwrite                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 4.464      ;
; 4.046 ; rst       ; keyboard:keyboard_inst|to_CPU[0]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 4.464      ;
; 4.046 ; rst       ; keyboard:keyboard_inst|rx_overwrite                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 4.464      ;
; 4.046 ; rst       ; MSC:MSC_inst|p1_reset_req                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 4.496      ;
; 4.046 ; rst       ; keyboard:keyboard_inst|to_CPU[1]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 4.464      ;
; 4.046 ; rst       ; MSC:MSC_inst|p1_active                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 4.496      ;
; 4.046 ; rst       ; MSC:MSC_inst|prev_p1_ready                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 4.496      ;
; 4.046 ; rst       ; MSC:MSC_inst|prev_p1_prefetch_reg                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 4.496      ;
; 4.051 ; rst       ; keyboard:keyboard_inst|to_CPU[3]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 4.464      ;
; 4.059 ; rst       ; NeonFox:CPU_inst|alu_op1[0]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.208      ; 4.499      ;
; 4.061 ; rst       ; serial:serial_inst|to_CPU[3]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.191      ; 4.484      ;
; 4.061 ; rst       ; serial:serial_inst|to_CPU[5]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.191      ; 4.484      ;
; 4.061 ; rst       ; serial:serial_inst|tx_overwrite                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 4.483      ;
; 4.061 ; rst       ; serial:serial_inst|rx_overwrite                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.191      ; 4.484      ;
; 4.061 ; rst       ; serial:serial_inst|to_CPU[1]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.191      ; 4.484      ;
; 4.063 ; rst       ; NeonFox:CPU_inst|IO_wren2                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.210      ; 4.505      ;
; 4.063 ; rst       ; NeonFox:CPU_inst|IO_select2                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.210      ; 4.505      ;
; 4.063 ; rst       ; NeonFox:CPU_inst|IO_wren1                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.210      ; 4.505      ;
; 4.064 ; rst       ; serial:serial_inst|tx_active                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.194      ; 4.490      ;
; 4.065 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 4.482      ;
; 4.065 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[5]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 4.482      ;
; 4.065 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 4.482      ;
; 4.065 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[24]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 4.482      ;
; 4.065 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 4.482      ;
; 4.065 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 4.482      ;
; 4.065 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 4.482      ;
; 4.065 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[13]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 4.482      ;
; 4.065 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[11]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 4.482      ;
; 4.065 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[11]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 4.482      ;
; 4.065 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 4.482      ;
; 4.065 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 4.482      ;
; 4.065 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[24]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 4.482      ;
; 4.065 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 4.482      ;
; 4.065 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[8]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 4.482      ;
; 4.065 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 4.482      ;
; 4.065 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 4.482      ;
; 4.065 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 4.482      ;
; 4.065 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[26]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 4.482      ;
; 4.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[15]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 4.488      ;
; 4.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[31]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.195      ; 4.493      ;
; 4.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[17]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 4.488      ;
; 4.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[30]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 4.488      ;
; 4.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[11]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.195      ; 4.493      ;
; 4.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.195      ; 4.493      ;
; 4.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[23]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.195      ; 4.493      ;
; 4.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[7]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.195      ; 4.493      ;
; 4.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[31]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.195      ; 4.493      ;
; 4.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[13]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.195      ; 4.493      ;
; 4.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[14]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.195      ; 4.493      ;
; 4.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[12]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 4.481      ;
; 4.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.195      ; 4.493      ;
; 4.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[21]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 4.488      ;
; 4.066 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[19]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 4.488      ;
+-------+-----------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                    ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                           ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; 63.25 MHz  ; 63.25 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 84.24 MHz  ; 84.24 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                ;
; 467.29 MHz ; 402.09 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 1.860  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.836  ; 0.000         ;
; mem_clk                                              ; 13.703 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.569 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.383 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.403 ; 0.000         ;
; mem_clk                                              ; 1.919 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 15.438 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.149 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 1.513  ; 0.000         ;
; mem_clk                                              ; 4.314  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.608  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 9.807  ; 0.000         ;
; clk                                                  ; 9.846  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.656 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.860 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.075     ; 2.067      ;
; 1.865 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.075     ; 2.062      ;
; 1.880 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 2.051      ;
; 2.022 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.075     ; 1.905      ;
; 2.025 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.075     ; 1.902      ;
; 2.026 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.075     ; 1.901      ;
; 2.029 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.075     ; 1.898      ;
; 2.091 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.840      ;
; 2.114 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.075     ; 1.813      ;
; 2.116 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.075     ; 1.811      ;
; 2.157 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.075     ; 1.770      ;
; 2.173 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.075     ; 1.754      ;
; 2.218 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.713      ;
; 2.231 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.700      ;
; 2.258 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.673      ;
; 2.259 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.672      ;
; 2.325 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.171     ; 1.506      ;
; 2.329 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.167     ; 1.506      ;
; 2.345 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.075     ; 1.582      ;
; 2.347 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.075     ; 1.580      ;
; 2.351 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.075     ; 1.576      ;
; 2.371 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.462      ;
; 2.376 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.457      ;
; 2.377 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.456      ;
; 2.377 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.456      ;
; 2.387 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.446      ;
; 2.401 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.167     ; 1.434      ;
; 2.406 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.525      ;
; 2.416 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.417      ;
; 2.417 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.416      ;
; 2.421 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.510      ;
; 2.421 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.412      ;
; 2.422 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.509      ;
; 2.428 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.503      ;
; 2.430 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.500      ;
; 2.431 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.499      ;
; 2.436 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.494      ;
; 2.437 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.170     ; 1.395      ;
; 2.437 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.493      ;
; 2.441 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.170     ; 1.391      ;
; 2.441 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.489      ;
; 2.450 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.167     ; 1.385      ;
; 2.481 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.167     ; 1.354      ;
; 2.487 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.167     ; 1.348      ;
; 2.488 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.167     ; 1.347      ;
; 2.496 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.170     ; 1.336      ;
; 2.508 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.167     ; 1.327      ;
; 2.515 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.171     ; 1.316      ;
; 2.515 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.318      ;
; 2.518 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.315      ;
; 2.520 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.410      ;
; 2.524 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.309      ;
; 2.524 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.309      ;
; 2.530 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.303      ;
; 2.535 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.075     ; 1.392      ;
; 2.538 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.167     ; 1.297      ;
; 2.545 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.288      ;
; 2.552 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.167     ; 1.283      ;
; 2.554 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.170     ; 1.278      ;
; 2.556 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.170     ; 1.276      ;
; 2.565 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.366      ;
; 2.569 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.067     ; 1.366      ;
; 2.572 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.075     ; 1.355      ;
; 2.589 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.342      ;
; 2.603 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.075     ; 1.324      ;
; 2.619 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.075     ; 1.308      ;
; 2.630 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.301      ;
; 2.640 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.291      ;
; 2.690 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.241      ;
; 2.714 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.217      ;
; 2.725 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.206      ;
; 2.727 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.204      ;
; 2.731 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.200      ;
; 2.755 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.176      ;
; 2.766 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.165      ;
; 2.781 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.150      ;
; 2.782 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.149      ;
; 2.787 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.144      ;
; 2.789 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.142      ;
; 2.789 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.142      ;
; 2.790 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.141      ;
; 2.790 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.141      ;
; 2.796 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.135      ;
; 2.798 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.133      ;
; 2.801 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.130      ;
; 2.804 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.127      ;
; 2.805 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.125      ;
; 2.806 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.124      ;
; 2.807 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.123      ;
; 2.807 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.124      ;
; 2.807 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.124      ;
; 2.819 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.112      ;
; 2.887 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_clk_p          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.043      ;
; 2.899 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_clk_n          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.031      ;
; 2.916 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.015      ;
; 2.917 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.014      ;
; 2.918 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.013      ;
; 2.931 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.000      ;
; 2.938 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 0.993      ;
; 2.940 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_r_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 0.990      ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 6.836 ; sdram_dq[14]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[14]           ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.848     ; 4.318      ;
; 6.905 ; sdram_dq[0]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[0]            ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.848     ; 4.249      ;
; 7.001 ; sdram_dq[12]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[12]           ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.848     ; 4.153      ;
; 7.022 ; sdram_dq[10]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[10]           ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.848     ; 4.132      ;
; 7.052 ; sdram_dq[15]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[15]           ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.848     ; 4.102      ;
; 7.056 ; sdram_dq[13]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[13]           ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.848     ; 4.098      ;
; 7.070 ; sdram_dq[5]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[5]            ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.848     ; 4.084      ;
; 7.073 ; sdram_dq[1]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[1]            ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.848     ; 4.081      ;
; 7.074 ; sdram_dq[3]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[3]            ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.832     ; 4.096      ;
; 7.074 ; sdram_dq[2]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[2]            ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.832     ; 4.096      ;
; 7.085 ; sdram_dq[4]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[4]            ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.832     ; 4.085      ;
; 7.132 ; sdram_dq[8]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[8]            ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.848     ; 4.022      ;
; 7.161 ; sdram_dq[6]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[6]            ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.832     ; 4.009      ;
; 7.165 ; sdram_dq[9]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[9]            ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.848     ; 3.989      ;
; 7.194 ; sdram_dq[7]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[7]            ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.832     ; 3.976      ;
; 7.205 ; sdram_dq[11]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[11]           ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.848     ; 3.949      ;
; 8.129 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[21]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.456     ; 11.417     ;
; 8.129 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[19]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.456     ; 11.417     ;
; 8.129 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[20]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.456     ; 11.417     ;
; 8.198 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[26]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 11.354     ;
; 8.198 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[24]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 11.354     ;
; 8.198 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[18]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 11.354     ;
; 8.198 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[8]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 11.354     ;
; 8.198 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[16]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 11.354     ;
; 8.198 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[17]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 11.354     ;
; 8.198 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[22]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 11.354     ;
; 8.233 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[21]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.456     ; 11.313     ;
; 8.233 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[19]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.456     ; 11.313     ;
; 8.241 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[24]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 11.311     ;
; 8.241 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[8]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 11.311     ;
; 8.241 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[16]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 11.311     ;
; 8.241 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[17]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 11.311     ;
; 8.254 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[11]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.293     ;
; 8.254 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[12]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.293     ;
; 8.254 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[15]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.293     ;
; 8.254 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[10]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.293     ;
; 8.269 ; NeonFox:CPU_inst|dest_waddr2[1]                                                                                                               ; NeonFox:CPU_inst|ALU:ALU_inst|p                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.548     ; 11.185     ;
; 8.281 ; NeonFox:CPU_inst|dest_waddr2[1]                                                                                                               ; NeonFox:CPU_inst|ALU:ALU_inst|z                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.548     ; 11.173     ;
; 8.282 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[27]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.448     ; 11.272     ;
; 8.282 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[30]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.448     ; 11.272     ;
; 8.282 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[7]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.448     ; 11.272     ;
; 8.282 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[31]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.448     ; 11.272     ;
; 8.282 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[13]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.448     ; 11.272     ;
; 8.294 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[29]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.448     ; 11.260     ;
; 8.333 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[18]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.448     ; 11.221     ;
; 8.333 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[20]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.448     ; 11.221     ;
; 8.333 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[29]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.448     ; 11.221     ;
; 8.333 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[9]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.448     ; 11.221     ;
; 8.333 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[14]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.448     ; 11.221     ;
; 8.333 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[23]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.448     ; 11.221     ;
; 8.333 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[22]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.448     ; 11.221     ;
; 8.333 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[28]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.448     ; 11.221     ;
; 8.343 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[20]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.456     ; 11.203     ;
; 8.343 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[21]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.456     ; 11.203     ;
; 8.343 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[19]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.456     ; 11.203     ;
; 8.378 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[20]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.442     ; 11.182     ;
; 8.378 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[19]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.442     ; 11.182     ;
; 8.378 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[21]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.442     ; 11.182     ;
; 8.399 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r10[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.451     ; 11.152     ;
; 8.399 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.451     ; 11.152     ;
; 8.399 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.451     ; 11.152     ;
; 8.399 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r10[6]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.451     ; 11.152     ;
; 8.399 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.451     ; 11.152     ;
; 8.399 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r10[5]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.451     ; 11.152     ;
; 8.399 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r10[7]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.451     ; 11.152     ;
; 8.399 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r10[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.451     ; 11.152     ;
; 8.412 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[17]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 11.140     ;
; 8.412 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[22]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 11.140     ;
; 8.412 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[16]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 11.140     ;
; 8.412 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[26]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 11.140     ;
; 8.412 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[18]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 11.140     ;
; 8.412 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[24]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 11.140     ;
; 8.412 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[8]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 11.140     ;
; 8.419 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|decode_unit:decoder_inst|status_ren ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.435     ; 11.148     ;
; 8.419 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|decode_unit:decoder_inst|data_ren   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.435     ; 11.148     ;
; 8.419 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|decode_unit:decoder_inst|IO_ren     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.435     ; 11.148     ;
; 8.432 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|aux1[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.435     ; 11.135     ;
; 8.447 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[22]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.436     ; 11.119     ;
; 8.447 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[16]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.436     ; 11.119     ;
; 8.447 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[17]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.436     ; 11.119     ;
; 8.447 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[8]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.436     ; 11.119     ;
; 8.447 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[18]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.436     ; 11.119     ;
; 8.447 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[26]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.436     ; 11.119     ;
; 8.447 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[24]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.436     ; 11.119     ;
; 8.447 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[21]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.456     ; 11.099     ;
; 8.447 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[19]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.456     ; 11.099     ;
; 8.455 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[17]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 11.097     ;
; 8.455 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[8]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 11.097     ;
; 8.455 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[16]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 11.097     ;
; 8.455 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[24]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 11.097     ;
; 8.468 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[10]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.079     ;
; 8.468 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[15]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.079     ;
; 8.468 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[11]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.079     ;
; 8.468 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[12]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.079     ;
; 8.482 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[19]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.442     ; 11.078     ;
; 8.482 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[21]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.442     ; 11.078     ;
; 8.489 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.068     ;
; 8.489 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.068     ;
; 8.489 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.068     ;
; 8.490 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[17]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.436     ; 11.076     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'mem_clk'                                                                                                                                            ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 13.703 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.401      ; 7.178      ;
; 13.703 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.401      ; 7.178      ;
; 13.735 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.947      ; 6.692      ;
; 13.743 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.947      ; 6.684      ;
; 13.782 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.947      ; 6.645      ;
; 13.787 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.947      ; 6.640      ;
; 13.806 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.947      ; 6.621      ;
; 13.844 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.403      ; 7.039      ;
; 13.863 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[12]  ; sdram_a[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.947      ; 6.564      ;
; 13.917 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.401      ; 6.964      ;
; 13.917 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.401      ; 6.964      ;
; 13.919 ; SDRAM_TP16_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.416      ; 6.977      ;
; 13.997 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.928      ; 6.411      ;
; 14.020 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.971      ; 6.431      ;
; 14.026 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.928      ; 6.382      ;
; 14.095 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.401      ; 6.786      ;
; 14.095 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.401      ; 6.786      ;
; 14.095 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.401      ; 6.786      ;
; 14.095 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.401      ; 6.786      ;
; 14.099 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.403      ; 6.784      ;
; 14.127 ; SDRAM_TP16_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.405      ; 6.758      ;
; 14.140 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.947      ; 6.287      ;
; 14.140 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.389      ; 6.729      ;
; 14.143 ; SDRAM_TP16_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.405      ; 6.742      ;
; 14.149 ; SDRAM_TP16_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.405      ; 6.736      ;
; 14.153 ; SDRAM_TP16_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.416      ; 6.743      ;
; 14.165 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.928      ; 6.243      ;
; 14.173 ; SDRAM_TP16_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.416      ; 6.723      ;
; 14.180 ; SDRAM_TP16_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.405      ; 6.705      ;
; 14.188 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.401      ; 6.693      ;
; 14.191 ; SDRAM_TP16_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.405      ; 6.694      ;
; 14.200 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.401      ; 6.681      ;
; 14.203 ; SDRAM_TP16_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.416      ; 6.693      ;
; 14.206 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.971      ; 6.245      ;
; 14.216 ; SDRAM_TP16_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.416      ; 6.680      ;
; 14.233 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.401      ; 6.648      ;
; 14.233 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.401      ; 6.648      ;
; 14.233 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.401      ; 6.648      ;
; 14.234 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.401      ; 6.647      ;
; 14.234 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.401      ; 6.647      ;
; 14.237 ; SDRAM_TP16_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.416      ; 6.659      ;
; 14.247 ; SDRAM_TP16_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.405      ; 6.638      ;
; 14.251 ; SDRAM_TP16_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.416      ; 6.645      ;
; 14.254 ; SDRAM_TP16_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.416      ; 6.642      ;
; 14.272 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.401      ; 6.609      ;
; 14.304 ; SDRAM_TP16_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.405      ; 6.581      ;
; 14.317 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.402      ; 6.565      ;
; 14.328 ; SDRAM_TP16_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.416      ; 6.568      ;
; 14.397 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.389      ; 6.472      ;
; 14.454 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.401      ; 6.427      ;
; 14.488 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.389      ; 6.381      ;
; 14.666 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.389      ; 6.203      ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.569 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift0[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.511     ; 4.922      ;
; 14.749 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift2[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.511     ; 4.742      ;
; 14.774 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift3[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.523     ; 4.705      ;
; 14.786 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift0[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.511     ; 4.705      ;
; 14.872 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift2[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.511     ; 4.619      ;
; 14.873 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift3[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.511     ; 4.618      ;
; 14.883 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift1[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.511     ; 4.608      ;
; 14.984 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift1[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.511     ; 4.507      ;
; 15.209 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift1[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.523     ; 4.270      ;
; 15.220 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift2[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.523     ; 4.259      ;
; 15.223 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift3[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.523     ; 4.256      ;
; 15.325 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift2[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.523     ; 4.154      ;
; 15.375 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift1[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.523     ; 4.104      ;
; 15.479 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift0[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.523     ; 4.000      ;
; 15.512 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift0[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.523     ; 3.967      ;
; 15.513 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift3[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.523     ; 3.966      ;
; 17.632 ; hex_indicators[12]                                                                                                                                  ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|LED_s[0]                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 2.173      ;
; 17.644 ; hex_indicators[0]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[0]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 2.161      ;
; 17.663 ; hex_indicators[14]                                                                                                                                  ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|LED_s[2]                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 2.142      ;
; 17.668 ; hex_indicators[1]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[1]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 2.137      ;
; 17.670 ; hex_indicators[8]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[0]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.200     ; 2.132      ;
; 17.671 ; hex_indicators[5]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[1]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 2.134      ;
; 17.795 ; hex_indicators[10]                                                                                                                                  ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[2]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.199     ; 2.008      ;
; 17.806 ; hex_indicators[9]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[1]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.199     ; 1.997      ;
; 17.845 ; hex_indicators[13]                                                                                                                                  ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|LED_s[1]                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 1.960      ;
; 17.905 ; hex_indicators[6]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[2]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 1.900      ;
; 17.929 ; hex_indicators[7]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[3]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 1.876      ;
; 17.934 ; hex_indicators[11]                                                                                                                                  ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[3]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.199     ; 1.869      ;
; 17.967 ; hex_indicators[3]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[3]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 1.838      ;
; 17.987 ; hex_indicators[2]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[2]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 1.818      ;
; 18.004 ; hex_indicators[4]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[0]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 1.801      ;
; 18.544 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[0]                                                                                            ; XenonGecko:XG_inst|bg_shift4[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 1.303      ;
; 18.545 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[1]                                                                                            ; XenonGecko:XG_inst|bg_shift5[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 1.302      ;
; 18.550 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[2]                                                                                            ; XenonGecko:XG_inst|bg_shift6[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 1.297      ;
; 18.552 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[3]                                                                                            ; XenonGecko:XG_inst|bg_shift7[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 1.295      ;
; 24.189 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.422     ; 15.391     ;
; 24.306 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.422     ; 15.274     ;
; 24.434 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.431     ; 15.137     ;
; 24.436 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.419     ; 15.147     ;
; 24.475 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.419     ; 15.108     ;
; 24.589 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.431     ; 14.982     ;
; 24.886 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.422     ; 14.694     ;
; 25.021 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.419     ; 14.562     ;
; 25.174 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.431     ; 14.397     ;
; 25.458 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.421     ; 14.123     ;
; 25.520 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.421     ; 14.061     ;
; 25.550 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.418     ; 14.034     ;
; 25.567 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.419     ; 14.016     ;
; 25.597 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.418     ; 13.987     ;
; 25.610 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.421     ; 13.971     ;
; 25.842 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.422     ; 13.738     ;
; 25.925 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.421     ; 13.656     ;
; 25.976 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.417     ; 13.609     ;
; 26.008 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.418     ; 13.576     ;
; 26.051 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.421     ; 13.530     ;
; 26.059 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.431     ; 13.512     ;
; 26.160 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.417     ; 13.425     ;
; 26.161 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.417     ; 13.424     ;
; 26.234 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.421     ; 13.347     ;
; 26.368 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.417     ; 13.217     ;
; 26.475 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.420     ; 13.107     ;
; 26.477 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.420     ; 13.105     ;
; 26.495 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.419     ; 13.088     ;
; 26.556 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.421     ; 13.025     ;
; 26.557 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.421     ; 13.024     ;
; 26.558 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.421     ; 13.023     ;
; 26.561 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.421     ; 13.020     ;
; 26.683 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.418     ; 12.901     ;
; 26.781 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.419     ; 12.802     ;
; 26.830 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.419     ; 12.753     ;
; 27.051 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.421     ; 12.530     ;
; 27.549 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.419     ; 12.034     ;
; 27.553 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.419     ; 12.030     ;
; 27.754 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.419     ; 11.829     ;
; 30.652 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.421     ; 8.929      ;
; 32.014 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.419     ; 7.569      ;
; 32.178 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.420     ; 7.404      ;
; 33.766 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[1]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 6.165      ;
; 33.773 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[0]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 6.158      ;
; 33.805 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[1]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 6.126      ;
; 33.812 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[0]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 6.119      ;
; 33.918 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 6.013      ;
; 33.957 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 5.974      ;
; 34.068 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 5.863      ;
; 34.107 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 5.824      ;
; 34.134 ; XenonGecko:XG_inst|Equal1~0_OTERM3                                                                                                                  ; XenonGecko:XG_inst|next_row_base[4]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 5.788      ;
; 34.134 ; XenonGecko:XG_inst|Equal1~0_OTERM3                                                                                                                  ; XenonGecko:XG_inst|next_row_base[8]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 5.788      ;
; 34.134 ; XenonGecko:XG_inst|Equal1~0_OTERM3                                                                                                                  ; XenonGecko:XG_inst|next_row_base[7]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 5.788      ;
; 34.134 ; XenonGecko:XG_inst|Equal1~0_OTERM3                                                                                                                  ; XenonGecko:XG_inst|next_row_base[10]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 5.788      ;
; 34.134 ; XenonGecko:XG_inst|Equal1~0_OTERM3                                                                                                                  ; XenonGecko:XG_inst|next_row_base[6]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 5.788      ;
; 34.134 ; XenonGecko:XG_inst|Equal1~0_OTERM3                                                                                                                  ; XenonGecko:XG_inst|next_row_base[9]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 5.788      ;
; 34.134 ; XenonGecko:XG_inst|Equal1~0_OTERM3                                                                                                                  ; XenonGecko:XG_inst|next_row_base[5]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 5.788      ;
; 34.134 ; XenonGecko:XG_inst|Equal1~0_OTERM3                                                                                                                  ; XenonGecko:XG_inst|next_row_base[11]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 5.788      ;
; 34.134 ; XenonGecko:XG_inst|Equal1~0_OTERM3                                                                                                                  ; XenonGecko:XG_inst|next_row_base[12]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 5.788      ;
; 34.140 ; XenonGecko:XG_inst|swap_pattern~0_OTERM1                                                                                                            ; XenonGecko:XG_inst|next_row_base[4]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 5.782      ;
; 34.140 ; XenonGecko:XG_inst|swap_pattern~0_OTERM1                                                                                                            ; XenonGecko:XG_inst|next_row_base[5]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 5.782      ;
; 34.140 ; XenonGecko:XG_inst|swap_pattern~0_OTERM1                                                                                                            ; XenonGecko:XG_inst|next_row_base[11]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 5.782      ;
; 34.140 ; XenonGecko:XG_inst|swap_pattern~0_OTERM1                                                                                                            ; XenonGecko:XG_inst|next_row_base[12]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 5.782      ;
; 34.140 ; XenonGecko:XG_inst|swap_pattern~0_OTERM1                                                                                                            ; XenonGecko:XG_inst|next_row_base[8]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 5.782      ;
; 34.140 ; XenonGecko:XG_inst|swap_pattern~0_OTERM1                                                                                                            ; XenonGecko:XG_inst|next_row_base[10]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 5.782      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.383 ; NeonFox:CPU_inst|decode_unit:decoder_inst|regf_wren            ; NeonFox:CPU_inst|decode_unit:decoder_inst|regf_wren            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; NeonFox:CPU_inst|decode_unit:decoder_inst|alu_op[1]            ; NeonFox:CPU_inst|decode_unit:decoder_inst|alu_op[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.384 ; cache_8K_2S_16:d_cache_inst|state.S_FETCH_WAIT                 ; cache_8K_2S_16:d_cache_inst|state.S_FETCH_WAIT                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_WAIT             ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_WAIT             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.385 ; NeonFox:CPU_inst|PC:PC_inst|prev_hazard                        ; NeonFox:CPU_inst|PC:PC_inst|prev_hazard                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.386 ; NeonFox:CPU_inst|decode_unit:decoder_inst|prev_hazard          ; NeonFox:CPU_inst|decode_unit:decoder_inst|prev_hazard          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.401 ; cache_8K_2S_16:d_cache_inst|wren_hold                          ; cache_8K_2S_16:d_cache_inst|wren_hold                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_TP16_I:SDRAM_controller|init_flag                        ; SDRAM_TP16_I:SDRAM_controller|init_flag                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_TP16_I:SDRAM_controller|init_req                         ; SDRAM_TP16_I:SDRAM_controller|init_req                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_READ        ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_READ        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; cache_8K_2S_16:p_cache_inst|state.S_INIT                       ; cache_8K_2S_16:p_cache_inst|state.S_INIT                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|p2_offset[1]                     ; SDRAM_TP16_I:SDRAM_controller|p2_offset[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; MSC:MSC_inst|p1_reset_req                                      ; MSC:MSC_inst|p1_reset_req                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]            ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[0]            ; serial:serial_inst|queue_8_8:tx_queue|write_addr[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]            ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_shift_reg[0]  ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_shift_reg[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|p1_ready_reg                     ; SDRAM_TP16_I:SDRAM_controller|p1_ready_reg                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_TRANSFER         ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_TRANSFER         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|p1_offset[1]                     ; SDRAM_TP16_I:SDRAM_controller|p1_offset[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cache_8K_2S_16:p_cache_inst|state.S_PREFETCH                   ; cache_8K_2S_16:p_cache_inst|state.S_PREFETCH                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH          ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]                       ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|burst_offset[1]                  ; SDRAM_TP16_I:SDRAM_controller|burst_offset[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|burst_offset[0]                  ; SDRAM_TP16_I:SDRAM_controller|burst_offset[0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]                       ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|data_out[15]                     ; SDRAM_TP16_I:SDRAM_controller|data_out[15]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INC              ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INC              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|data_out[14]                     ; SDRAM_TP16_I:SDRAM_controller|data_out[14]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|data_out[13]                     ; SDRAM_TP16_I:SDRAM_controller|data_out[13]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|data_out[12]                     ; SDRAM_TP16_I:SDRAM_controller|data_out[12]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|data_out[11]                     ; SDRAM_TP16_I:SDRAM_controller|data_out[11]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|data_out[10]                     ; SDRAM_TP16_I:SDRAM_controller|data_out[10]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|data_out[9]                      ; SDRAM_TP16_I:SDRAM_controller|data_out[9]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_RESET            ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_RESET            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|gate_out                         ; SDRAM_TP16_I:SDRAM_controller|gate_out                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|init_offset[1]                   ; SDRAM_TP16_I:SDRAM_controller|init_offset[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0]                     ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|init_offset[0]                   ; SDRAM_TP16_I:SDRAM_controller|init_offset[0]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cache_8K_2S_16:d_cache_inst|state.S_FETCH_TRANSFER_OTERM13     ; cache_8K_2S_16:d_cache_inst|state.S_FETCH_TRANSFER_OTERM13     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cache_8K_2S_16:d_cache_inst|state.S_WRITEBACK_TRANSFER_OTERM7  ; cache_8K_2S_16:d_cache_inst|state.S_WRITEBACK_TRANSFER_OTERM7  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_WRITE       ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_WRITE       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH_NOP1     ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH_NOP1     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; MSC:MSC_inst|p1_active                                         ; MSC:MSC_inst|p1_active                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[1]            ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[2]            ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[0]            ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P1          ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P1          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko:XG_inst|xgmm:xgmm_inst|mem_req                      ; XenonGecko:XG_inst|xgmm:xgmm_inst|mem_req                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko:XG_inst|xgmm:xgmm_inst|state.S_UPDATE_PATTERN_WRITE ; XenonGecko:XG_inst|xgmm:xgmm_inst|state.S_UPDATE_PATTERN_WRITE ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P2          ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P2          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|refresh_flag                     ; SDRAM_TP16_I:SDRAM_controller|refresh_flag                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; MSC:MSC_inst|p1_prefetch_req                                   ; MSC:MSC_inst|p1_prefetch_req                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cache_8K_2S_16:p_cache_inst|word_valid[3]                      ; cache_8K_2S_16:p_cache_inst|word_valid[3]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_WRITE_P2_NOP     ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_WRITE_P2_NOP     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|start_delay[1]                   ; SDRAM_TP16_I:SDRAM_controller|start_delay[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|p1_offset[0]                     ; SDRAM_TP16_I:SDRAM_controller|p1_offset[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cache_8K_2S_16:d_cache_inst|state.S_WRITEBACK_WAIT             ; cache_8K_2S_16:d_cache_inst|state.S_WRITEBACK_WAIT             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cache_8K_2S_16:p_cache_inst|state.S_FETCH_WAIT                 ; cache_8K_2S_16:p_cache_inst|state.S_FETCH_WAIT                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cache_8K_2S_16:p_cache_inst|state.S_FETCH_TRANSFER             ; cache_8K_2S_16:p_cache_inst|state.S_FETCH_TRANSFER             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; interrupt_controller:intcon_inst|prev_in[6]                    ; interrupt_controller:intcon_inst|prev_in[6]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]            ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[1]        ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[1]         ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; keyboard:keyboard_inst|queue_8_8:rx_queue|full                 ; keyboard:keyboard_inst|queue_8_8:rx_queue|full                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_inhibit       ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_inhibit       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; timer:timer_inst|count_active                                  ; timer:timer_inst|count_active                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|UART:UART_inst|tx_frame[7]                  ; serial:serial_inst|UART:UART_inst|tx_frame[7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|queue_8_8:tx_queue|full                     ; serial:serial_inst|queue_8_8:tx_queue|full                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; keyboard:keyboard_inst|queue_8_8:tx_queue|full                 ; keyboard:keyboard_inst|queue_8_8:tx_queue|full                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[0]         ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[2]        ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; keyboard:keyboard_inst|tx_active                               ; keyboard:keyboard_inst|tx_active                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; MSC:MSC_inst|p1_control_enable                                 ; MSC:MSC_inst|p1_control_enable                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NeonFox:CPU_inst|prev_int_rq                                   ; NeonFox:CPU_inst|prev_int_rq                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; keyboard:keyboard_inst|tx_overwrite                            ; keyboard:keyboard_inst|tx_overwrite                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[2]        ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; interrupt_controller:intcon_inst|prev_in[5]                    ; interrupt_controller:intcon_inst|prev_in[5]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|UART:UART_inst|tx_active                    ; serial:serial_inst|UART:UART_inst|tx_active                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|tx_overwrite                                ; serial:serial_inst|tx_overwrite                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|tx_active                                   ; serial:serial_inst|tx_active                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]             ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[1]         ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[2]         ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]             ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|rx_overwrite                                ; serial:serial_inst|rx_overwrite                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|UART:UART_inst|rx_active                    ; serial:serial_inst|UART:UART_inst|rx_active                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]            ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|queue_8_8:rx_queue|full                     ; serial:serial_inst|queue_8_8:rx_queue|full                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[0]        ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[2]         ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[0]        ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_done          ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_done          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[0]         ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[1]        ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[0]      ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]             ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; interrupt_controller:intcon_inst|prev_in[0]                    ; interrupt_controller:intcon_inst|prev_in[0]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|UART:UART_inst|tx_frame[6]                  ; serial:serial_inst|UART:UART_inst|tx_frame[6]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]             ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.402 ; XenonGecko:XG_inst|active_render_area                                                                            ; XenonGecko:XG_inst|active_render_area                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko:XG_inst|active_render_rows                                                                            ; XenonGecko:XG_inst|active_render_rows                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; XenonGecko:XG_inst|active_rows                                                                                   ; XenonGecko:XG_inst|active_rows                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.418 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[0]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[0]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[1]                                        ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.422 ; XenonGecko:XG_inst|bg_shift5[4]                                                                                  ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.076      ;
; 0.424 ; XenonGecko:XG_inst|bg_shift4[4]                                                                                  ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.078      ;
; 0.426 ; XenonGecko:XG_inst|bg_shift2[4]                                                                                  ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.093      ;
; 0.435 ; XenonGecko:XG_inst|bg_shift7[4]                                                                                  ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.089      ;
; 0.437 ; XenonGecko:XG_inst|bg_shift6[4]                                                                                  ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.091      ;
; 0.471 ; XenonGecko:XG_inst|area_render_delay[5]                                                                          ; XenonGecko:XG_inst|area_render_delay[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.737      ;
; 0.472 ; XenonGecko:XG_inst|area_render_delay[3]                                                                          ; XenonGecko:XG_inst|area_render_delay[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; XenonGecko:XG_inst|area_render_delay[7]                                                                          ; XenonGecko:XG_inst|area_render_delay[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; XenonGecko:XG_inst|hsync_render_delay[3]                                                                         ; XenonGecko:XG_inst|hsync_render_delay[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; XenonGecko:XG_inst|hsync_render_delay[4]                                                                         ; XenonGecko:XG_inst|hsync_render_delay[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; XenonGecko:XG_inst|vsync_render_delay[5]                                                                         ; XenonGecko:XG_inst|vsync_render_delay[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; XenonGecko:XG_inst|vsync_render_delay[4]                                                                         ; XenonGecko:XG_inst|vsync_render_delay[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; XenonGecko:XG_inst|vsync_render_delay[3]                                                                         ; XenonGecko:XG_inst|vsync_render_delay[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.473 ; XenonGecko:XG_inst|area_render_delay[2]                                                                          ; XenonGecko:XG_inst|area_render_delay[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; XenonGecko:XG_inst|area_render_delay[6]                                                                          ; XenonGecko:XG_inst|area_render_delay[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; XenonGecko:XG_inst|hsync_render_delay[2]                                                                         ; XenonGecko:XG_inst|hsync_render_delay[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.739      ;
; 0.497 ; XenonGecko:XG_inst|vesa_line[4]                                                                                  ; XenonGecko:XG_inst|vsync                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.764      ;
; 0.514 ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|cntr_tof:cntr1|counter_reg_bit[0] ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 1.157      ;
; 0.514 ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|cntr_tof:cntr1|counter_reg_bit[0] ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 1.157      ;
; 0.605 ; XenonGecko:XG_inst|vesa_line[5]                                                                                  ; XenonGecko:XG_inst|vsync                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.872      ;
; 0.608 ; XenonGecko:XG_inst|hsync_render_delay[7]                                                                         ; XenonGecko:XG_inst|hsync_render_delay[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.875      ;
; 0.608 ; XenonGecko:XG_inst|vsync_render_delay[1]                                                                         ; XenonGecko:XG_inst|vsync_render_delay[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.875      ;
; 0.609 ; XenonGecko:XG_inst|vsync_render_delay[7]                                                                         ; XenonGecko:XG_inst|vsync_render_delay[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.876      ;
; 0.643 ; XenonGecko:XG_inst|hsync_render_delay[0]                                                                         ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[8]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.909      ;
; 0.645 ; XenonGecko:XG_inst|vsync_render_delay[0]                                                                         ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[9]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.925      ;
; 0.647 ; XenonGecko:XG_inst|area_render_delay[1]                                                                          ; XenonGecko:XG_inst|area_render_delay[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.913      ;
; 0.647 ; XenonGecko:XG_inst|hsync_render_delay[5]                                                                         ; XenonGecko:XG_inst|hsync_render_delay[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.913      ;
; 0.647 ; XenonGecko:XG_inst|vsync_render_delay[2]                                                                         ; XenonGecko:XG_inst|vsync_render_delay[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.913      ;
; 0.648 ; XenonGecko:XG_inst|area_render_delay[4]                                                                          ; XenonGecko:XG_inst|area_render_delay[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.914      ;
; 0.648 ; XenonGecko:XG_inst|hsync_render_delay[6]                                                                         ; XenonGecko:XG_inst|hsync_render_delay[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.914      ;
; 0.654 ; XenonGecko:XG_inst|bg_shift3[4]                                                                                  ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.321      ;
; 0.669 ; XenonGecko:XG_inst|bg_shift0[4]                                                                                  ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.336      ;
; 0.678 ; XenonGecko:XG_inst|bg_shift1[4]                                                                                  ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.345      ;
; 0.689 ; XenonGecko:XG_inst|bg_shift3[5]                                                                                  ; XenonGecko:XG_inst|bg_shift3[4]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.955      ;
; 0.690 ; XenonGecko:XG_inst|bg_shift1[6]                                                                                  ; XenonGecko:XG_inst|bg_shift1[5]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.956      ;
; 0.690 ; XenonGecko:XG_inst|bg_shift2[5]                                                                                  ; XenonGecko:XG_inst|bg_shift2[4]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.956      ;
; 0.691 ; XenonGecko:XG_inst|bg_shift3[7]                                                                                  ; XenonGecko:XG_inst|bg_shift3[6]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.957      ;
; 0.691 ; XenonGecko:XG_inst|bg_shift3[6]                                                                                  ; XenonGecko:XG_inst|bg_shift3[5]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.957      ;
; 0.692 ; XenonGecko:XG_inst|bg_shift2[7]                                                                                  ; XenonGecko:XG_inst|bg_shift2[6]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.958      ;
; 0.692 ; XenonGecko:XG_inst|bg_shift1[5]                                                                                  ; XenonGecko:XG_inst|bg_shift1[4]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.958      ;
; 0.693 ; XenonGecko:XG_inst|hsync_render_delay[0]                                                                         ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[6]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.959      ;
; 0.694 ; XenonGecko:XG_inst|bg_shift0[5]                                                                                  ; XenonGecko:XG_inst|bg_shift0[4]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.960      ;
; 0.694 ; XenonGecko:XG_inst|bg_shift2[6]                                                                                  ; XenonGecko:XG_inst|bg_shift2[5]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.960      ;
; 0.695 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[1]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[1]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[1]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[1]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; XenonGecko:XG_inst|hsync_render_delay[0]                                                                         ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[4]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.962      ;
; 0.698 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.964      ;
; 0.700 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[0]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[0]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.966      ;
; 0.700 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[0]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[0]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.966      ;
; 0.705 ; XenonGecko:XG_inst|vesa_line[7]                                                                                  ; XenonGecko:XG_inst|vesa_line[7]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; XenonGecko:XG_inst|vesa_line[6]                                                                                  ; XenonGecko:XG_inst|vesa_line[6]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[14]                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[14]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.973      ;
; 0.707 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[6]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[6]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.973      ;
; 0.707 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[4]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[4]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.973      ;
; 0.707 ; XenonGecko:XG_inst|vesa_line[3]                                                                                  ; XenonGecko:XG_inst|vesa_line[3]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[12]                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[12]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.708 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[2]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[2]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.708 ; XenonGecko:XG_inst|next_row_base[5]                                                                              ; XenonGecko:XG_inst|next_row_base[5]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.973      ;
; 0.709 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[16]                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[16]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[7]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[7]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; XenonGecko:XG_inst|vesa_col[6]                                                                                   ; XenonGecko:XG_inst|vesa_col[6]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; XenonGecko:XG_inst|next_row_base[7]                                                                              ; XenonGecko:XG_inst|next_row_base[7]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.974      ;
; 0.710 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[10]                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[10]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[0]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[0]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[2]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[2]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[1]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[1]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[8]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[8]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.976      ;
; 0.711 ; XenonGecko:XG_inst|vesa_col[7]                                                                                   ; XenonGecko:XG_inst|vesa_col[7]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.977      ;
; 0.711 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.977      ;
; 0.711 ; XenonGecko:XG_inst|vesa_line[4]                                                                                  ; XenonGecko:XG_inst|vesa_line[4]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; XenonGecko:XG_inst|next_row_base[8]                                                                              ; XenonGecko:XG_inst|next_row_base[8]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.976      ;
; 0.711 ; XenonGecko:XG_inst|next_row_base[6]                                                                              ; XenonGecko:XG_inst|next_row_base[6]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.976      ;
; 0.712 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[3]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[3]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.978      ;
; 0.712 ; XenonGecko:XG_inst|next_row_base[11]                                                                             ; XenonGecko:XG_inst|next_row_base[11]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.977      ;
; 0.712 ; XenonGecko:XG_inst|next_row_base[9]                                                                              ; XenonGecko:XG_inst|next_row_base[9]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.977      ;
; 0.713 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[11]                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[11]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[13]                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[13]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[15]                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[15]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[5]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[5]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; XenonGecko:XG_inst|vesa_col[9]                                                                                   ; XenonGecko:XG_inst|vesa_col[9]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.714 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[9]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[9]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.980      ;
; 0.714 ; XenonGecko:XG_inst|vesa_line[5]                                                                                  ; XenonGecko:XG_inst|vesa_line[5]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.981      ;
; 0.715 ; XenonGecko:XG_inst|bg_shift1[7]                                                                                  ; XenonGecko:XG_inst|bg_shift1[6]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.981      ;
; 0.715 ; XenonGecko:XG_inst|next_row_base[10]                                                                             ; XenonGecko:XG_inst|next_row_base[10]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.980      ;
; 0.716 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.982      ;
; 0.717 ; XenonGecko:XG_inst|next_row_base[12]                                                                             ; XenonGecko:XG_inst|next_row_base[12]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.982      ;
; 0.717 ; XenonGecko:XG_inst|vesa_line[9]                                                                                  ; XenonGecko:XG_inst|vesa_line[9]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.984      ;
; 0.720 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[1]                                                         ; XenonGecko:XG_inst|bg_shift5[4]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 1.116      ;
; 0.721 ; XenonGecko:XG_inst|vesa_line[8]                                                                                  ; XenonGecko:XG_inst|vesa_line[8]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.988      ;
; 0.721 ; XenonGecko:XG_inst|vesa_line[1]                                                                                  ; XenonGecko:XG_inst|vesa_line[1]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.988      ;
; 0.721 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[0]                                                         ; XenonGecko:XG_inst|bg_shift4[4]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 1.117      ;
; 0.722 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[3]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[3]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.988      ;
; 0.724 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[0]                                        ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.990      ;
; 0.725 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[3]                                                         ; XenonGecko:XG_inst|bg_shift7[4]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 1.121      ;
+-------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.403 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.669      ;
; 0.418 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.684      ;
; 0.471 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.737      ;
; 0.472 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.738      ;
; 0.473 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.739      ;
; 0.484 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.750      ;
; 0.600 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.867      ;
; 0.601 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.868      ;
; 0.601 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.867      ;
; 0.605 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.871      ;
; 0.608 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.874      ;
; 0.616 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_r_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.881      ;
; 0.622 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.888      ;
; 0.645 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_r_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.910      ;
; 0.651 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.917      ;
; 0.653 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.919      ;
; 0.653 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.919      ;
; 0.660 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_clk_p          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.926      ;
; 0.679 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.945      ;
; 0.687 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_clk_n          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.953      ;
; 0.689 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.955      ;
; 0.690 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.956      ;
; 0.691 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.957      ;
; 0.692 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.958      ;
; 0.692 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.958      ;
; 0.694 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.960      ;
; 0.713 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.980      ;
; 0.714 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.981      ;
; 0.714 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.980      ;
; 0.714 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.980      ;
; 0.714 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.981      ;
; 0.714 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.980      ;
; 0.716 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.982      ;
; 0.720 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.102      ;
; 0.722 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.988      ;
; 0.723 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.105      ;
; 0.725 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.991      ;
; 0.728 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.169      ; 1.112      ;
; 0.741 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.123      ;
; 0.747 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.129      ;
; 0.749 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.131      ;
; 0.750 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.169      ; 1.134      ;
; 0.761 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.027      ;
; 0.764 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.030      ;
; 0.773 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.165      ; 1.153      ;
; 0.774 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.170      ; 1.159      ;
; 0.776 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.158      ;
; 0.778 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.160      ;
; 0.779 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.161      ;
; 0.780 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.046      ;
; 0.783 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.165      ;
; 0.784 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.171      ; 1.170      ;
; 0.786 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.170      ; 1.171      ;
; 0.788 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.170      ; 1.173      ;
; 0.792 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.058      ;
; 0.795 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.061      ;
; 0.795 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.061      ;
; 0.798 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.064      ;
; 0.798 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.169      ; 1.182      ;
; 0.801 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.067      ;
; 0.805 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.071      ;
; 0.845 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.168      ; 1.228      ;
; 0.846 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.168      ; 1.229      ;
; 0.864 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.168      ; 1.247      ;
; 0.871 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.253      ;
; 0.885 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.267      ;
; 0.888 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.270      ;
; 0.889 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.168      ; 1.272      ;
; 0.892 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.158      ;
; 0.894 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.276      ;
; 0.894 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.276      ;
; 0.898 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.164      ;
; 0.898 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.169      ; 1.282      ;
; 0.898 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.280      ;
; 0.901 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.067      ; 1.163      ;
; 0.920 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.186      ;
; 0.921 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.067      ; 1.183      ;
; 0.923 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 1.193      ;
; 0.925 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.067      ; 1.187      ;
; 0.940 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.203      ;
; 0.943 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.169      ; 1.327      ;
; 0.971 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.237      ;
; 0.971 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.165      ; 1.351      ;
; 0.992 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.258      ;
; 0.993 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.259      ;
; 0.998 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.264      ;
; 0.999 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.265      ;
; 1.000 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.266      ;
; 1.006 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.272      ;
; 1.075 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.341      ;
; 1.081 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.347      ;
; 1.082 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.348      ;
; 1.151 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.067      ; 1.413      ;
; 1.154 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.067      ; 1.416      ;
; 1.157 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.067      ; 1.419      ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'mem_clk'                                                                                                                                            ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 1.919 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.813      ; 5.552      ;
; 2.121 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.825      ; 5.766      ;
; 2.121 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.826      ; 5.767      ;
; 2.131 ; SDRAM_TP16_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.839      ; 5.790      ;
; 2.175 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.813      ; 5.808      ;
; 2.200 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.827      ; 5.847      ;
; 2.212 ; SDRAM_TP16_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.839      ; 5.871      ;
; 2.213 ; SDRAM_TP16_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.839      ; 5.872      ;
; 2.233 ; SDRAM_TP16_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.829      ; 5.882      ;
; 2.247 ; SDRAM_TP16_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.839      ; 5.906      ;
; 2.249 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.825      ; 5.894      ;
; 2.273 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.825      ; 5.918      ;
; 2.273 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.825      ; 5.918      ;
; 2.273 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.825      ; 5.918      ;
; 2.273 ; SDRAM_TP16_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.829      ; 5.922      ;
; 2.284 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.825      ; 5.929      ;
; 2.284 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.825      ; 5.929      ;
; 2.298 ; SDRAM_TP16_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.839      ; 5.957      ;
; 2.300 ; SDRAM_TP16_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.839      ; 5.959      ;
; 2.304 ; SDRAM_TP16_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.839      ; 5.963      ;
; 2.307 ; SDRAM_TP16_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.829      ; 5.956      ;
; 2.315 ; SDRAM_TP16_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.829      ; 5.964      ;
; 2.321 ; SDRAM_TP16_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.829      ; 5.970      ;
; 2.324 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.825      ; 5.969      ;
; 2.324 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.825      ; 5.969      ;
; 2.324 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.825      ; 5.969      ;
; 2.324 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.825      ; 5.969      ;
; 2.328 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.813      ; 5.961      ;
; 2.338 ; SDRAM_TP16_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.829      ; 5.987      ;
; 2.351 ; SDRAM_TP16_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.839      ; 6.010      ;
; 2.351 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.825      ; 5.996      ;
; 2.360 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.825      ; 6.005      ;
; 2.370 ; SDRAM_TP16_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.829      ; 6.019      ;
; 2.383 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.827      ; 6.030      ;
; 2.387 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.371      ; 5.578      ;
; 2.407 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.412      ; 5.639      ;
; 2.456 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.813      ; 6.089      ;
; 2.459 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.389      ; 5.668      ;
; 2.538 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.412      ; 5.770      ;
; 2.552 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.389      ; 5.761      ;
; 2.575 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.825      ; 6.220      ;
; 2.575 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.825      ; 6.220      ;
; 2.610 ; SDRAM_TP16_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.839      ; 6.269      ;
; 2.620 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.371      ; 5.811      ;
; 2.653 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.825      ; 6.298      ;
; 2.653 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.825      ; 6.298      ;
; 2.732 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[12]  ; sdram_a[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.389      ; 5.941      ;
; 2.741 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.389      ; 5.950      ;
; 2.743 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.389      ; 5.952      ;
; 2.745 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.389      ; 5.954      ;
; 2.799 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.389      ; 6.008      ;
; 2.832 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.371      ; 6.023      ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                 ;
+--------+-----------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 15.438 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.390      ;
; 15.438 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.390      ;
; 15.438 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[6]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.390      ;
; 15.438 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.390      ;
; 15.438 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.390      ;
; 15.438 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.390      ;
; 15.438 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.390      ;
; 15.438 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.390      ;
; 15.438 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.390      ;
; 15.438 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.390      ;
; 15.438 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.390      ;
; 15.438 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.390      ;
; 15.438 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.390      ;
; 15.438 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[13]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.390      ;
; 15.438 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[12]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.390      ;
; 15.438 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.390      ;
; 15.438 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.390      ;
; 15.439 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 4.390      ;
; 15.439 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 4.386      ;
; 15.439 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[14]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 4.390      ;
; 15.439 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[31]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 4.390      ;
; 15.439 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[25]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 4.390      ;
; 15.439 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[21]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.389      ;
; 15.439 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[21]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.389      ;
; 15.439 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[25]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 4.390      ;
; 15.439 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[14]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 4.390      ;
; 15.439 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[14]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 4.390      ;
; 15.439 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[9]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 4.390      ;
; 15.439 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 4.390      ;
; 15.439 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[31]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 4.390      ;
; 15.439 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 4.390      ;
; 15.439 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[16]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 4.390      ;
; 15.439 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[16]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 4.390      ;
; 15.439 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[20]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.389      ;
; 15.439 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[19]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.389      ;
; 15.439 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[19]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.389      ;
; 15.439 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 4.390      ;
; 15.439 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[9]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 4.390      ;
; 15.440 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.388      ;
; 15.440 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[27]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.388      ;
; 15.440 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[29]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.388      ;
; 15.440 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.388      ;
; 15.440 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.388      ;
; 15.440 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.388      ;
; 15.440 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[15]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.388      ;
; 15.440 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[27]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.388      ;
; 15.440 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[29]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.388      ;
; 15.440 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[28]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.388      ;
; 15.440 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[27]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.388      ;
; 15.440 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.388      ;
; 15.449 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[18]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 4.378      ;
; 15.449 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 4.378      ;
; 15.449 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 4.378      ;
; 15.449 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[26]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 4.378      ;
; 15.449 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[3]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.379      ;
; 15.449 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[23]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 4.378      ;
; 15.449 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[20]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 4.378      ;
; 15.449 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[4]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.379      ;
; 15.449 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 4.378      ;
; 15.449 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[19]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 4.378      ;
; 15.449 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|p_miss                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 4.377      ;
; 15.450 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[18]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 4.377      ;
; 15.450 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[18]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 4.377      ;
; 15.450 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 4.376      ;
; 15.450 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[16]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 4.377      ;
; 15.450 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 4.376      ;
; 15.450 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[20]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 4.377      ;
; 15.450 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[22]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 4.377      ;
; 15.450 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[22]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 4.377      ;
; 15.450 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[20]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 4.377      ;
; 15.450 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[7]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 4.377      ;
; 15.450 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[7]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 4.377      ;
; 15.451 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[30]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 4.385      ;
; 15.451 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[3]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.164     ; 4.387      ;
; 15.451 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[14]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 4.385      ;
; 15.451 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.164     ; 4.387      ;
; 15.451 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[29]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 4.385      ;
; 15.451 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[13]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 4.385      ;
; 15.451 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.164     ; 4.387      ;
; 15.451 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[22]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 4.385      ;
; 15.451 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[30]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 4.385      ;
; 15.451 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[31]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 4.385      ;
; 15.451 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[7]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 4.385      ;
; 15.451 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[4]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.377      ;
; 15.451 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[2]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.164     ; 4.387      ;
; 15.451 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[6]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.164     ; 4.387      ;
; 15.451 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[0]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.164     ; 4.387      ;
; 15.451 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[8]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.377      ;
; 15.451 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[31]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 4.385      ;
; 15.451 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[7]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.377      ;
; 15.451 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.164     ; 4.387      ;
; 15.451 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[24]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.377      ;
; 15.451 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[7]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 4.385      ;
; 15.451 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[18]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 4.385      ;
; 15.451 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[13]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 4.385      ;
; 15.451 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[30]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 4.385      ;
; 15.451 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.164     ; 4.387      ;
; 15.451 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.377      ;
; 15.451 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 4.377      ;
; 15.451 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[14]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 4.385      ;
+--------+-----------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                   ;
+-------+-----------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 3.149 ; rst       ; NeonFox:CPU_inst|regf_wren2                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.650      ; 4.014      ;
; 3.150 ; rst       ; NeonFox:CPU_inst|data_wren1                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.652      ; 4.017      ;
; 3.150 ; rst       ; NeonFox:CPU_inst|data_wren2                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.652      ; 4.017      ;
; 3.150 ; rst       ; NeonFox:CPU_inst|take_brx1                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.652      ; 4.017      ;
; 3.153 ; rst       ; NeonFox:CPU_inst|data_select2               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.642      ; 4.010      ;
; 3.177 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|prev_hazard     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.623      ; 4.015      ;
; 3.600 ; rst       ; NeonFox:CPU_inst|IO_select1                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 4.005      ;
; 3.600 ; rst       ; NeonFox:CPU_inst|address_select2            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 4.005      ;
; 3.600 ; rst       ; NeonFox:CPU_inst|address_select1            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 4.005      ;
; 3.600 ; rst       ; NeonFox:CPU_inst|alu_op1[3]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 4.005      ;
; 3.612 ; rst       ; NeonFox:CPU_inst|alu_op1[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 4.013      ;
; 3.612 ; rst       ; NeonFox:CPU_inst|alu_op1[2]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 4.013      ;
; 3.613 ; rst       ; MSC:MSC_inst|p1_prefetch_req                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 4.021      ;
; 3.613 ; rst       ; MSC:MSC_inst|p1_reset_req                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 4.021      ;
; 3.613 ; rst       ; MSC:MSC_inst|prev_p1_ready                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 4.021      ;
; 3.613 ; rst       ; MSC:MSC_inst|prev_p1_prefetch_reg           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 4.021      ;
; 3.613 ; rst       ; MSC:MSC_inst|prev_p1_req                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 4.021      ;
; 3.613 ; rst       ; MSC:MSC_inst|p1_active                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 4.021      ;
; 3.613 ; rst       ; MSC:MSC_inst|prev_p1_reset_reg              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 4.021      ;
; 3.614 ; rst       ; serial:serial_inst|to_CPU[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.167      ; 3.996      ;
; 3.614 ; rst       ; NeonFox:CPU_inst|data_select1               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 4.014      ;
; 3.614 ; rst       ; serial:serial_inst|to_CPU[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.167      ; 3.996      ;
; 3.614 ; rst       ; MSC:MSC_inst|p2_prefetch_reg                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.170      ; 3.999      ;
; 3.614 ; rst       ; MSC:MSC_inst|p1_prefetch_reg                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 4.000      ;
; 3.614 ; rst       ; MSC:MSC_inst|p1_control_enable              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.170      ; 3.999      ;
; 3.614 ; rst       ; MSC:MSC_inst|p1_reset_reg                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 4.000      ;
; 3.614 ; rst       ; MSC:MSC_inst|p2_active                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.169      ; 3.998      ;
; 3.614 ; rst       ; MSC:MSC_inst|p2_prefetch_req                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.170      ; 3.999      ;
; 3.614 ; rst       ; MSC:MSC_inst|p2_reset_reg                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.170      ; 3.999      ;
; 3.614 ; rst       ; MSC:MSC_inst|prev_p2_reset_reg              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.170      ; 3.999      ;
; 3.614 ; rst       ; serial:serial_inst|to_CPU[7]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.167      ; 3.996      ;
; 3.614 ; rst       ; MSC:MSC_inst|p2_reset_req                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.170      ; 3.999      ;
; 3.614 ; rst       ; MSC:MSC_inst|prev_p2_flush_reg              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.170      ; 3.999      ;
; 3.614 ; rst       ; MSC:MSC_inst|p2_flush_reg                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.170      ; 3.999      ;
; 3.614 ; rst       ; MSC:MSC_inst|p2_flush_req                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.170      ; 3.999      ;
; 3.614 ; rst       ; MSC:MSC_inst|prev_p2_ready                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.169      ; 3.998      ;
; 3.614 ; rst       ; MSC:MSC_inst|prev_p2_prefetch_reg           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.170      ; 3.999      ;
; 3.614 ; rst       ; MSC:MSC_inst|p2_control_enable              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.170      ; 3.999      ;
; 3.615 ; rst       ; NeonFox:CPU_inst|pc_ret1                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 4.015      ;
; 3.615 ; rst       ; NeonFox:CPU_inst|pc_jmp1                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 4.015      ;
; 3.615 ; rst       ; keyboard:keyboard_inst|to_CPU[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.163      ; 3.993      ;
; 3.615 ; rst       ; NeonFox:CPU_inst|regf_wren1                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 4.015      ;
; 3.615 ; rst       ; NeonFox:CPU_inst|pc_call1                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 4.015      ;
; 3.615 ; rst       ; keyboard:keyboard_inst|to_CPU[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.163      ; 3.993      ;
; 3.615 ; rst       ; MSC:MSC_inst|prev_p2_req                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.170      ; 4.000      ;
; 3.615 ; rst       ; keyboard:keyboard_inst|to_CPU[7]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.163      ; 3.993      ;
; 3.615 ; rst       ; keyboard:keyboard_inst|tx_overwrite         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.163      ; 3.993      ;
; 3.615 ; rst       ; keyboard:keyboard_inst|to_CPU[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.163      ; 3.993      ;
; 3.615 ; rst       ; keyboard:keyboard_inst|rx_overwrite         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.163      ; 3.993      ;
; 3.615 ; rst       ; keyboard:keyboard_inst|to_CPU[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.163      ; 3.993      ;
; 3.616 ; rst       ; keyboard:keyboard_inst|to_CPU[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.160      ; 3.991      ;
; 3.616 ; rst       ; serial:serial_inst|to_CPU[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.163      ; 3.994      ;
; 3.616 ; rst       ; keyboard:keyboard_inst|tx_active            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.163      ; 3.994      ;
; 3.616 ; rst       ; keyboard:keyboard_inst|to_CPU[6]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.160      ; 3.991      ;
; 3.616 ; rst       ; serial:serial_inst|to_CPU[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.163      ; 3.994      ;
; 3.621 ; rst       ; keyboard:keyboard_inst|to_CPU[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.157      ; 3.993      ;
; 3.625 ; rst       ; NeonFox:CPU_inst|alu_op1[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 4.025      ;
; 3.627 ; rst       ; serial:serial_inst|to_CPU[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.169      ; 4.011      ;
; 3.627 ; rst       ; NeonFox:CPU_inst|IO_select2                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 4.027      ;
; 3.627 ; rst       ; serial:serial_inst|to_CPU[5]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.169      ; 4.011      ;
; 3.627 ; rst       ; NeonFox:CPU_inst|IO_wren1                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 4.027      ;
; 3.627 ; rst       ; serial:serial_inst|tx_overwrite             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.168      ; 4.010      ;
; 3.627 ; rst       ; serial:serial_inst|rx_overwrite             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.169      ; 4.011      ;
; 3.627 ; rst       ; serial:serial_inst|to_CPU[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.169      ; 4.011      ;
; 3.627 ; rst       ; NeonFox:CPU_inst|IO_wren2                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 4.027      ;
; 3.630 ; rst       ; serial:serial_inst|tx_active                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.168      ; 4.013      ;
; 3.633 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.174      ; 4.022      ;
; 3.633 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.174      ; 4.022      ;
; 3.633 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.174      ; 4.022      ;
; 3.633 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[30]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.167      ; 4.015      ;
; 3.633 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[28]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.167      ; 4.015      ;
; 3.633 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[6]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.174      ; 4.022      ;
; 3.633 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.174      ; 4.022      ;
; 3.633 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[23]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.167      ; 4.015      ;
; 3.633 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.167      ; 4.015      ;
; 3.633 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[17]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.167      ; 4.015      ;
; 3.633 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[22]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.170      ; 4.018      ;
; 3.633 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[15]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.167      ; 4.015      ;
; 3.633 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.167      ; 4.015      ;
; 3.633 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[18]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.170      ; 4.018      ;
; 3.633 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[21]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.167      ; 4.015      ;
; 3.633 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[3]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.174      ; 4.022      ;
; 3.633 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[15]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.174      ; 4.022      ;
; 3.633 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.174      ; 4.022      ;
; 3.633 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.174      ; 4.022      ;
; 3.633 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[24]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.170      ; 4.018      ;
; 3.633 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[19]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.167      ; 4.015      ;
; 3.633 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[8]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.170      ; 4.018      ;
; 3.633 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.174      ; 4.022      ;
; 3.633 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.170      ; 4.018      ;
; 3.633 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.167      ; 4.015      ;
; 3.633 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.170      ; 4.018      ;
; 3.633 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.174      ; 4.022      ;
; 3.633 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[10]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.167      ; 4.015      ;
; 3.633 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.167      ; 4.015      ;
; 3.633 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.174      ; 4.022      ;
; 3.633 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[4]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.174      ; 4.022      ;
; 3.633 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.174      ; 4.022      ;
; 3.633 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.170      ; 4.018      ;
; 3.633 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.174      ; 4.022      ;
+-------+-----------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 2.959  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.568  ; 0.000         ;
; mem_clk                                              ; 16.021 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.638 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.154 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.158 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.188 ; 0.000         ;
; mem_clk                                              ; 0.661 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 17.620 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.585 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 1.763  ; 0.000         ;
; clk                                                  ; 9.412  ; 0.000         ;
; mem_clk                                              ; 9.543  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.718  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 9.968  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.718 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.959 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.039     ; 0.989      ;
; 2.964 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.039     ; 0.984      ;
; 3.022 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.930      ;
; 3.039 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.039     ; 0.909      ;
; 3.039 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.039     ; 0.909      ;
; 3.040 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.039     ; 0.908      ;
; 3.043 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.039     ; 0.905      ;
; 3.074 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.878      ;
; 3.096 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.039     ; 0.852      ;
; 3.099 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.039     ; 0.849      ;
; 3.100 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.040     ; 0.847      ;
; 3.106 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.039     ; 0.842      ;
; 3.148 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.804      ;
; 3.149 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.803      ;
; 3.160 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.792      ;
; 3.161 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.791      ;
; 3.181 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.040     ; 0.766      ;
; 3.184 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.040     ; 0.763      ;
; 3.185 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.093     ; 0.709      ;
; 3.188 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.040     ; 0.759      ;
; 3.205 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.089     ; 0.693      ;
; 3.228 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.724      ;
; 3.230 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.089     ; 0.668      ;
; 3.237 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.715      ;
; 3.238 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.714      ;
; 3.240 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.090     ; 0.657      ;
; 3.243 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.091     ; 0.653      ;
; 3.243 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.090     ; 0.654      ;
; 3.243 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.090     ; 0.654      ;
; 3.245 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.707      ;
; 3.245 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.090     ; 0.652      ;
; 3.248 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.703      ;
; 3.248 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.091     ; 0.648      ;
; 3.249 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.702      ;
; 3.251 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.091     ; 0.645      ;
; 3.254 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.697      ;
; 3.256 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.695      ;
; 3.256 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.090     ; 0.641      ;
; 3.259 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.090     ; 0.638      ;
; 3.262 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.091     ; 0.634      ;
; 3.262 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.689      ;
; 3.263 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.091     ; 0.633      ;
; 3.266 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.089     ; 0.632      ;
; 3.268 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.088     ; 0.631      ;
; 3.268 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.088     ; 0.631      ;
; 3.270 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.088     ; 0.629      ;
; 3.274 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.090     ; 0.623      ;
; 3.275 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.088     ; 0.624      ;
; 3.277 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.092     ; 0.618      ;
; 3.278 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.090     ; 0.619      ;
; 3.278 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.090     ; 0.619      ;
; 3.280 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.093     ; 0.614      ;
; 3.282 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.669      ;
; 3.293 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.092     ; 0.602      ;
; 3.294 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.089     ; 0.604      ;
; 3.295 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.092     ; 0.600      ;
; 3.298 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.040     ; 0.649      ;
; 3.307 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.091     ; 0.589      ;
; 3.309 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.089     ; 0.589      ;
; 3.311 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.091     ; 0.585      ;
; 3.313 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.039     ; 0.635      ;
; 3.313 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.639      ;
; 3.315 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.031     ; 0.641      ;
; 3.317 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.635      ;
; 3.321 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.040     ; 0.626      ;
; 3.325 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.627      ;
; 3.328 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.040     ; 0.619      ;
; 3.344 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.608      ;
; 3.354 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.598      ;
; 3.366 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.586      ;
; 3.369 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.583      ;
; 3.371 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.581      ;
; 3.372 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.580      ;
; 3.392 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.560      ;
; 3.396 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.556      ;
; 3.407 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.544      ;
; 3.409 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.543      ;
; 3.410 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.542      ;
; 3.410 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.541      ;
; 3.411 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.541      ;
; 3.412 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.540      ;
; 3.412 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.540      ;
; 3.415 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.537      ;
; 3.417 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.534      ;
; 3.421 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.530      ;
; 3.422 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.530      ;
; 3.423 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.528      ;
; 3.424 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.528      ;
; 3.424 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.527      ;
; 3.425 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.527      ;
; 3.426 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.525      ;
; 3.451 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.500      ;
; 3.474 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_clk_p          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.477      ;
; 3.477 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.475      ;
; 3.477 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_clk_n          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.474      ;
; 3.478 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.474      ;
; 3.479 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.473      ;
; 3.483 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.469      ;
; 3.486 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.466      ;
; 3.498 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_r_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.453      ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 9.568  ; sdram_dq[14]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[14]           ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.666     ; 2.753      ;
; 9.569  ; sdram_dq[0]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[0]            ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.666     ; 2.752      ;
; 9.642  ; sdram_dq[5]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[5]            ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.666     ; 2.679      ;
; 9.643  ; sdram_dq[12]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[12]           ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.666     ; 2.678      ;
; 9.646  ; sdram_dq[1]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[1]            ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.666     ; 2.675      ;
; 9.649  ; sdram_dq[4]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[4]            ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.656     ; 2.682      ;
; 9.649  ; sdram_dq[3]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[3]            ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.656     ; 2.682      ;
; 9.650  ; sdram_dq[2]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[2]            ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.656     ; 2.681      ;
; 9.658  ; sdram_dq[10]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[10]           ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.666     ; 2.663      ;
; 9.667  ; sdram_dq[15]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[15]           ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.666     ; 2.654      ;
; 9.669  ; sdram_dq[13]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[13]           ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.666     ; 2.652      ;
; 9.696  ; sdram_dq[8]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[8]            ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.666     ; 2.625      ;
; 9.705  ; sdram_dq[6]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[6]            ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.656     ; 2.626      ;
; 9.709  ; sdram_dq[9]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[9]            ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.666     ; 2.612      ;
; 9.723  ; sdram_dq[7]                                                                                                                                   ; SDRAM_TP16_I:SDRAM_controller|from_mem[7]            ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.656     ; 2.608      ;
; 9.739  ; sdram_dq[11]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[11]           ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.666     ; 2.582      ;
; 14.560 ; NeonFox:CPU_inst|dest_waddr2[1]                                                                                                               ; NeonFox:CPU_inst|ALU:ALU_inst|p                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.186      ;
; 14.564 ; NeonFox:CPU_inst|dest_waddr2[1]                                                                                                               ; NeonFox:CPU_inst|ALU:ALU_inst|z                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.182      ;
; 14.605 ; NeonFox:CPU_inst|dest_waddr2[4]                                                                                                               ; NeonFox:CPU_inst|ALU:ALU_inst|p                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.141      ;
; 14.609 ; NeonFox:CPU_inst|dest_waddr2[4]                                                                                                               ; NeonFox:CPU_inst|ALU:ALU_inst|z                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.137      ;
; 14.613 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[21]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.129      ;
; 14.613 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[19]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.129      ;
; 14.613 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[20]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.129      ;
; 14.641 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[26]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 5.104      ;
; 14.641 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[24]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 5.104      ;
; 14.641 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[18]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 5.104      ;
; 14.641 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[8]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 5.104      ;
; 14.641 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[16]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 5.104      ;
; 14.641 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[17]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 5.104      ;
; 14.641 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[22]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 5.104      ;
; 14.682 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[21]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.060      ;
; 14.682 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[19]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.060      ;
; 14.682 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[24]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 5.063      ;
; 14.682 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[8]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 5.063      ;
; 14.682 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[16]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 5.063      ;
; 14.682 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[17]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 5.063      ;
; 14.690 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[11]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.244     ; 5.053      ;
; 14.690 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[12]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.244     ; 5.053      ;
; 14.690 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[15]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.244     ; 5.053      ;
; 14.690 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[10]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.244     ; 5.053      ;
; 14.714 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[29]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.032      ;
; 14.719 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[27]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.027      ;
; 14.719 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[30]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.027      ;
; 14.719 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[7]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.027      ;
; 14.719 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[31]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.027      ;
; 14.719 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[13]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.027      ;
; 14.726 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[20]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.235     ; 5.026      ;
; 14.726 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[19]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.235     ; 5.026      ;
; 14.726 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[21]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.235     ; 5.026      ;
; 14.742 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[21]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.000      ;
; 14.742 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[19]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.000      ;
; 14.742 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[20]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.000      ;
; 14.750 ; NeonFox:CPU_inst|dest_waddr2[3]                                                                                                               ; NeonFox:CPU_inst|ALU:ALU_inst|p                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 4.996      ;
; 14.754 ; NeonFox:CPU_inst|dest_waddr2[3]                                                                                                               ; NeonFox:CPU_inst|ALU:ALU_inst|z                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 4.992      ;
; 14.754 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[22]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.232     ; 5.001      ;
; 14.754 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[18]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.232     ; 5.001      ;
; 14.754 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[17]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.232     ; 5.001      ;
; 14.754 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[16]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.232     ; 5.001      ;
; 14.754 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[8]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.232     ; 5.001      ;
; 14.754 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[24]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.232     ; 5.001      ;
; 14.754 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[26]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.232     ; 5.001      ;
; 14.754 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[18]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 4.992      ;
; 14.754 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[20]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 4.992      ;
; 14.754 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[29]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 4.992      ;
; 14.754 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[9]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 4.992      ;
; 14.754 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[14]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 4.992      ;
; 14.754 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[23]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 4.992      ;
; 14.754 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[22]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 4.992      ;
; 14.754 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[28]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 4.992      ;
; 14.756 ; NeonFox:CPU_inst|regf_wren2                                                                                                                   ; NeonFox:CPU_inst|ALU:ALU_inst|p                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 4.990      ;
; 14.760 ; NeonFox:CPU_inst|regf_wren2                                                                                                                   ; NeonFox:CPU_inst|ALU:ALU_inst|z                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 4.986      ;
; 14.770 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[16]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 4.975      ;
; 14.770 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[24]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 4.975      ;
; 14.770 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[18]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 4.975      ;
; 14.770 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[17]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 4.975      ;
; 14.770 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[22]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 4.975      ;
; 14.770 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[26]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 4.975      ;
; 14.770 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0  ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[8]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 4.975      ;
; 14.776 ; NeonFox:CPU_inst|L_en2                                                                                                                        ; NeonFox:CPU_inst|ALU:ALU_inst|p                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 5.166      ;
; 14.780 ; NeonFox:CPU_inst|L_en2                                                                                                                        ; NeonFox:CPU_inst|ALU:ALU_inst|z                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 5.162      ;
; 14.792 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|decode_unit:decoder_inst|status_ren ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.231     ; 4.964      ;
; 14.792 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|decode_unit:decoder_inst|data_ren   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.231     ; 4.964      ;
; 14.792 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|decode_unit:decoder_inst|IO_ren     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.231     ; 4.964      ;
; 14.795 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[17]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.232     ; 4.960      ;
; 14.795 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[16]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.232     ; 4.960      ;
; 14.795 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[8]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.232     ; 4.960      ;
; 14.795 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[24]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.232     ; 4.960      ;
; 14.795 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[21]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.235     ; 4.957      ;
; 14.795 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[19]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.235     ; 4.957      ;
; 14.796 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r10[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 4.951      ;
; 14.796 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 4.951      ;
; 14.796 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 4.951      ;
; 14.796 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r10[6]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 4.951      ;
; 14.796 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 4.951      ;
; 14.796 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r10[5]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 4.951      ;
; 14.796 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r10[7]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 4.951      ;
; 14.796 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0  ; NeonFox:CPU_inst|reg_file:reg_file_inst|r10[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 4.951      ;
; 14.803 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[12]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 4.950      ;
; 14.803 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[10]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 4.950      ;
; 14.803 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a13~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[15]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 4.950      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'mem_clk'                                                                                                                                            ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 16.021 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.240      ; 3.699      ;
; 16.036 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.247      ; 3.691      ;
; 16.039 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.441      ; 3.882      ;
; 16.039 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.441      ; 3.882      ;
; 16.092 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.441      ; 3.829      ;
; 16.092 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.441      ; 3.829      ;
; 16.097 ; SDRAM_TP16_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.452      ; 3.835      ;
; 16.097 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.247      ; 3.630      ;
; 16.109 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.247      ; 3.618      ;
; 16.117 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.247      ; 3.610      ;
; 16.162 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[12]  ; sdram_a[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.247      ; 3.565      ;
; 16.187 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.247      ; 3.540      ;
; 16.194 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.254      ; 3.540      ;
; 16.219 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.441      ; 3.702      ;
; 16.221 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.240      ; 3.499      ;
; 16.228 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.441      ; 3.693      ;
; 16.230 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.434      ; 3.684      ;
; 16.241 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.434      ; 3.673      ;
; 16.243 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.247      ; 3.484      ;
; 16.246 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.441      ; 3.675      ;
; 16.246 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.441      ; 3.675      ;
; 16.246 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.441      ; 3.675      ;
; 16.246 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.441      ; 3.675      ;
; 16.257 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.441      ; 3.664      ;
; 16.257 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.441      ; 3.664      ;
; 16.267 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.441      ; 3.654      ;
; 16.267 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.441      ; 3.654      ;
; 16.267 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.441      ; 3.654      ;
; 16.267 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.254      ; 3.467      ;
; 16.277 ; SDRAM_TP16_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.452      ; 3.655      ;
; 16.286 ; SDRAM_TP16_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.446      ; 3.640      ;
; 16.297 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.441      ; 3.624      ;
; 16.300 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.240      ; 3.420      ;
; 16.303 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.443      ; 3.620      ;
; 16.312 ; SDRAM_TP16_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.446      ; 3.614      ;
; 16.318 ; SDRAM_TP16_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.452      ; 3.614      ;
; 16.329 ; SDRAM_TP16_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.452      ; 3.603      ;
; 16.332 ; SDRAM_TP16_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.446      ; 3.594      ;
; 16.333 ; SDRAM_TP16_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.446      ; 3.593      ;
; 16.336 ; SDRAM_TP16_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.452      ; 3.596      ;
; 16.341 ; SDRAM_TP16_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.446      ; 3.585      ;
; 16.348 ; SDRAM_TP16_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.452      ; 3.584      ;
; 16.351 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.434      ; 3.563      ;
; 16.385 ; SDRAM_TP16_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.452      ; 3.547      ;
; 16.388 ; SDRAM_TP16_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.446      ; 3.538      ;
; 16.394 ; SDRAM_TP16_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.452      ; 3.538      ;
; 16.401 ; SDRAM_TP16_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.446      ; 3.525      ;
; 16.420 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.443      ; 3.503      ;
; 16.421 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.443      ; 3.502      ;
; 16.433 ; SDRAM_TP16_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.452      ; 3.499      ;
; 16.437 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.441      ; 3.484      ;
; 16.507 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.434      ; 3.407      ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 17.638 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift0[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.272     ; 2.077      ;
; 17.691 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift2[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.272     ; 2.024      ;
; 17.700 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift3[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.281     ; 2.006      ;
; 17.727 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift0[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.272     ; 1.988      ;
; 17.755 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift2[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.272     ; 1.960      ;
; 17.760 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift3[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.272     ; 1.955      ;
; 17.788 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift1[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.272     ; 1.927      ;
; 17.823 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift1[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.272     ; 1.892      ;
; 17.915 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift1[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.281     ; 1.791      ;
; 17.920 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift2[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.281     ; 1.786      ;
; 17.924 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift3[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.281     ; 1.782      ;
; 17.979 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift2[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.281     ; 1.727      ;
; 18.006 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift1[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.281     ; 1.700      ;
; 18.064 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift0[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.281     ; 1.642      ;
; 18.074 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift0[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.281     ; 1.632      ;
; 18.075 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift3[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.281     ; 1.631      ;
; 18.878 ; hex_indicators[12]                                                                                                                                  ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|LED_s[0]                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 1.000      ;
; 18.886 ; hex_indicators[14]                                                                                                                                  ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|LED_s[2]                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 0.992      ;
; 18.891 ; hex_indicators[1]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[1]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 0.988      ;
; 18.898 ; hex_indicators[10]                                                                                                                                  ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[2]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 0.979      ;
; 18.906 ; hex_indicators[9]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[1]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 0.971      ;
; 18.909 ; hex_indicators[8]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[0]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 0.968      ;
; 18.912 ; hex_indicators[5]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[1]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 0.967      ;
; 18.914 ; hex_indicators[0]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[0]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 0.965      ;
; 18.964 ; hex_indicators[13]                                                                                                                                  ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|LED_s[1]                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 0.914      ;
; 19.007 ; hex_indicators[11]                                                                                                                                  ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[3]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 0.870      ;
; 19.012 ; hex_indicators[7]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[3]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 0.867      ;
; 19.016 ; hex_indicators[6]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[2]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 0.863      ;
; 19.038 ; hex_indicators[3]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[3]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 0.841      ;
; 19.046 ; hex_indicators[2]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[2]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 0.833      ;
; 19.050 ; hex_indicators[4]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[0]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 0.829      ;
; 19.281 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[2]                                                                                            ; XenonGecko:XG_inst|bg_shift6[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 0.622      ;
; 19.283 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[3]                                                                                            ; XenonGecko:XG_inst|bg_shift7[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 0.620      ;
; 19.285 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[0]                                                                                            ; XenonGecko:XG_inst|bg_shift4[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 0.618      ;
; 19.286 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[1]                                                                                            ; XenonGecko:XG_inst|bg_shift5[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 0.617      ;
; 32.749 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.223     ; 7.015      ;
; 32.895 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.228     ; 6.864      ;
; 32.938 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.223     ; 6.826      ;
; 32.979 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.220     ; 6.788      ;
; 33.046 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.220     ; 6.721      ;
; 33.051 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.228     ; 6.708      ;
; 33.183 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.223     ; 6.581      ;
; 33.212 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.220     ; 6.555      ;
; 33.276 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.228     ; 6.483      ;
; 33.399 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.219     ; 6.369      ;
; 33.408 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.222     ; 6.357      ;
; 33.431 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.219     ; 6.337      ;
; 33.432 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.222     ; 6.333      ;
; 33.436 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.222     ; 6.329      ;
; 33.496 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.220     ; 6.271      ;
; 33.518 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.223     ; 6.246      ;
; 33.592 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.223     ; 6.172      ;
; 33.650 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.218     ; 6.119      ;
; 33.653 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.222     ; 6.112      ;
; 33.674 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.228     ; 6.085      ;
; 33.730 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.218     ; 6.039      ;
; 33.732 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.218     ; 6.037      ;
; 33.732 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.218     ; 6.037      ;
; 33.747 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.222     ; 6.018      ;
; 33.806 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.218     ; 5.963      ;
; 33.809 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.221     ; 5.957      ;
; 33.811 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.221     ; 5.955      ;
; 33.852 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.222     ; 5.913      ;
; 33.853 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.222     ; 5.912      ;
; 33.854 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.222     ; 5.911      ;
; 33.857 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.222     ; 5.908      ;
; 33.948 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.220     ; 5.819      ;
; 34.043 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.218     ; 5.726      ;
; 34.070 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.220     ; 5.697      ;
; 34.112 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.220     ; 5.655      ;
; 34.182 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.222     ; 5.583      ;
; 34.415 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.220     ; 5.352      ;
; 34.423 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.220     ; 5.344      ;
; 34.507 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.220     ; 5.260      ;
; 35.760 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.222     ; 4.005      ;
; 36.417 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.220     ; 3.350      ;
; 36.560 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.221     ; 3.206      ;
; 37.148 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[0]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.803      ;
; 37.148 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[1]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.803      ;
; 37.223 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.728      ;
; 37.226 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[1]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.725      ;
; 37.232 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[0]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.719      ;
; 37.252 ; XenonGecko:XG_inst|Equal1~0_OTERM3                                                                                                                  ; XenonGecko:XG_inst|next_row_base[6]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.691      ;
; 37.252 ; XenonGecko:XG_inst|Equal1~0_OTERM3                                                                                                                  ; XenonGecko:XG_inst|next_row_base[7]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.691      ;
; 37.252 ; XenonGecko:XG_inst|Equal1~0_OTERM3                                                                                                                  ; XenonGecko:XG_inst|next_row_base[8]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.691      ;
; 37.252 ; XenonGecko:XG_inst|Equal1~0_OTERM3                                                                                                                  ; XenonGecko:XG_inst|next_row_base[5]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.691      ;
; 37.252 ; XenonGecko:XG_inst|Equal1~0_OTERM3                                                                                                                  ; XenonGecko:XG_inst|next_row_base[11]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.691      ;
; 37.252 ; XenonGecko:XG_inst|Equal1~0_OTERM3                                                                                                                  ; XenonGecko:XG_inst|next_row_base[9]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.691      ;
; 37.252 ; XenonGecko:XG_inst|Equal1~0_OTERM3                                                                                                                  ; XenonGecko:XG_inst|next_row_base[12]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.691      ;
; 37.252 ; XenonGecko:XG_inst|Equal1~0_OTERM3                                                                                                                  ; XenonGecko:XG_inst|next_row_base[10]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.691      ;
; 37.252 ; XenonGecko:XG_inst|Equal1~0_OTERM3                                                                                                                  ; XenonGecko:XG_inst|next_row_base[4]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.691      ;
; 37.265 ; XenonGecko:XG_inst|swap_pattern~0_OTERM1                                                                                                            ; XenonGecko:XG_inst|next_row_base[6]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.678      ;
; 37.265 ; XenonGecko:XG_inst|swap_pattern~0_OTERM1                                                                                                            ; XenonGecko:XG_inst|next_row_base[11]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.678      ;
; 37.265 ; XenonGecko:XG_inst|swap_pattern~0_OTERM1                                                                                                            ; XenonGecko:XG_inst|next_row_base[9]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.678      ;
; 37.265 ; XenonGecko:XG_inst|swap_pattern~0_OTERM1                                                                                                            ; XenonGecko:XG_inst|next_row_base[10]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.678      ;
; 37.265 ; XenonGecko:XG_inst|swap_pattern~0_OTERM1                                                                                                            ; XenonGecko:XG_inst|next_row_base[4]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.678      ;
; 37.265 ; XenonGecko:XG_inst|swap_pattern~0_OTERM1                                                                                                            ; XenonGecko:XG_inst|next_row_base[12]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.678      ;
; 37.265 ; XenonGecko:XG_inst|swap_pattern~0_OTERM1                                                                                                            ; XenonGecko:XG_inst|next_row_base[8]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.678      ;
; 37.265 ; XenonGecko:XG_inst|swap_pattern~0_OTERM1                                                                                                            ; XenonGecko:XG_inst|next_row_base[5]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.678      ;
; 37.265 ; XenonGecko:XG_inst|swap_pattern~0_OTERM1                                                                                                            ; XenonGecko:XG_inst|next_row_base[7]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.678      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                                            ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.154 ; cache_8K_2S_16:d_cache_inst|data_hold[14]                     ; cache_8K_2S_16:d_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a2~porta_datain_reg0          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.475      ;
; 0.168 ; SDRAM_TP16_I:SDRAM_controller|from_mem[14]                    ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.492      ;
; 0.171 ; SDRAM_TP16_I:SDRAM_controller|from_mem[13]                    ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.495      ;
; 0.172 ; SDRAM_TP16_I:SDRAM_controller|from_mem[12]                    ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.496      ;
; 0.179 ; NeonFox:CPU_inst|decode_unit:decoder_inst|regf_wren           ; NeonFox:CPU_inst|decode_unit:decoder_inst|regf_wren                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NeonFox:CPU_inst|decode_unit:decoder_inst|alu_op[1]           ; NeonFox:CPU_inst|decode_unit:decoder_inst|alu_op[1]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NeonFox:CPU_inst|decode_unit:decoder_inst|prev_hazard         ; NeonFox:CPU_inst|decode_unit:decoder_inst|prev_hazard                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cache_8K_2S_16:d_cache_inst|state.S_FETCH_WAIT                ; cache_8K_2S_16:d_cache_inst|state.S_FETCH_WAIT                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_WAIT            ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_WAIT                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; NeonFox:CPU_inst|PC:PC_inst|prev_hazard                       ; NeonFox:CPU_inst|PC:PC_inst|prev_hazard                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; SDRAM_TP16_I:SDRAM_controller|from_mem[15]                    ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.505      ;
; 0.186 ; cache_8K_2S_16:d_cache_inst|wren_hold                         ; cache_8K_2S_16:d_cache_inst|wren_hold                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH         ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INC             ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INC                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_RESET           ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_RESET                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH_NOP1    ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH_NOP1                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[1]           ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[1]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[2]           ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[2]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[0]           ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[0]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P2         ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P2                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_TP16_I:SDRAM_controller|refresh_flag                    ; SDRAM_TP16_I:SDRAM_controller|refresh_flag                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_TRANSFER        ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_TRANSFER                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]           ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]            ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[0]     ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[0]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[2]       ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[2]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cache_8K_2S_16:p_cache_inst|state.S_INIT                      ; cache_8K_2S_16:p_cache_inst|state.S_INIT                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|UART:UART_inst|tx_active                   ; serial:serial_inst|UART:UART_inst|tx_active                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]           ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]           ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[1]       ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[1]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|p2_offset[1]                    ; SDRAM_TP16_I:SDRAM_controller|p2_offset[1]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]            ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_shift_reg[0] ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_shift_reg[0]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|p1_offset[1]                    ; SDRAM_TP16_I:SDRAM_controller|p1_offset[1]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; interrupt_controller:intcon_inst|prev_in[6]                   ; interrupt_controller:intcon_inst|prev_in[6]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[0]        ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[0]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[1]        ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[1]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MSC:MSC_inst|p1_reset_req                                     ; MSC:MSC_inst|p1_reset_req                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|tx_active                                  ; serial:serial_inst|tx_active                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cache_8K_2S_16:p_cache_inst|state.S_PREFETCH                  ; cache_8K_2S_16:p_cache_inst|state.S_PREFETCH                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[0]           ; serial:serial_inst|queue_8_8:tx_queue|write_addr[0]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MSC:MSC_inst|p1_control_enable                                ; MSC:MSC_inst|p1_control_enable                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; keyboard:keyboard_inst|tx_overwrite                           ; keyboard:keyboard_inst|tx_overwrite                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; keyboard:keyboard_inst|queue_8_8:tx_queue|full                ; keyboard:keyboard_inst|queue_8_8:tx_queue|full                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_inhibit      ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_inhibit                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[0]        ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[0]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[2]        ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[2]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]            ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; keyboard:keyboard_inst|tx_active                              ; keyboard:keyboard_inst|tx_active                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[0]       ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[0]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|UART:UART_inst|tx_frame[7]                 ; serial:serial_inst|UART:UART_inst|tx_frame[7]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|p1_ready_reg                    ; SDRAM_TP16_I:SDRAM_controller|p1_ready_reg                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; interrupt_controller:intcon_inst|prev_in[0]                   ; interrupt_controller:intcon_inst|prev_in[0]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]            ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; interrupt_controller:intcon_inst|prev_in[5]                   ; interrupt_controller:intcon_inst|prev_in[5]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MSC:MSC_inst|p2_reset_req                                     ; MSC:MSC_inst|p2_reset_req                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]           ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|UART:UART_inst|rx_active                   ; serial:serial_inst|UART:UART_inst|rx_active                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]           ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]            ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; keyboard:keyboard_inst|rx_overwrite                           ; keyboard:keyboard_inst|rx_overwrite                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|rx_overwrite                               ; serial:serial_inst|rx_overwrite                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MSC:MSC_inst|p2_flush_req                                     ; MSC:MSC_inst|p2_flush_req                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|burst_offset[1]                 ; SDRAM_TP16_I:SDRAM_controller|burst_offset[1]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]                      ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|burst_offset[0]                 ; SDRAM_TP16_I:SDRAM_controller|burst_offset[0]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]                      ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|data_out[15]                    ; SDRAM_TP16_I:SDRAM_controller|data_out[15]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|data_out[14]                    ; SDRAM_TP16_I:SDRAM_controller|data_out[14]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|data_out[13]                    ; SDRAM_TP16_I:SDRAM_controller|data_out[13]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|data_out[12]                    ; SDRAM_TP16_I:SDRAM_controller|data_out[12]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NeonFox:CPU_inst|decode_unit:decoder_inst|pc_brx              ; NeonFox:CPU_inst|decode_unit:decoder_inst|pc_brx                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|data_out[11]                    ; SDRAM_TP16_I:SDRAM_controller|data_out[11]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|data_out[10]                    ; SDRAM_TP16_I:SDRAM_controller|data_out[10]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|data_out[9]                     ; SDRAM_TP16_I:SDRAM_controller|data_out[9]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|UART:UART_inst|tx_frame[6]                 ; serial:serial_inst|UART:UART_inst|tx_frame[6]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NeonFox:CPU_inst|PC:PC_inst|PC_stall                          ; NeonFox:CPU_inst|PC:PC_inst|PC_stall                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|gate_out                        ; SDRAM_TP16_I:SDRAM_controller|gate_out                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|init_flag                       ; SDRAM_TP16_I:SDRAM_controller|init_flag                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|init_offset[1]                  ; SDRAM_TP16_I:SDRAM_controller|init_offset[1]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko:XG_inst|xgmm:xgmm_inst|active_pattern              ; XenonGecko:XG_inst|xgmm:xgmm_inst|active_pattern                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko:XG_inst|xgmm:xgmm_inst|active_attribute            ; XenonGecko:XG_inst|xgmm:xgmm_inst|active_attribute                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0]                    ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|init_req                        ; SDRAM_TP16_I:SDRAM_controller|init_req                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|UART:UART_inst|tx_frame[1]                 ; serial:serial_inst|UART:UART_inst|tx_frame[1]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|UART:UART_inst|tx_frame[4]                 ; serial:serial_inst|UART:UART_inst|tx_frame[4]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|init_offset[0]                  ; SDRAM_TP16_I:SDRAM_controller|init_offset[0]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|UART:UART_inst|tx_frame[3]                 ; serial:serial_inst|UART:UART_inst|tx_frame[3]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|UART:UART_inst|tx_frame[2]                 ; serial:serial_inst|UART:UART_inst|tx_frame[2]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|UART:UART_inst|tx_frame[9]                 ; serial:serial_inst|UART:UART_inst|tx_frame[9]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|UART:UART_inst|tx_frame[8]                 ; serial:serial_inst|UART:UART_inst|tx_frame[8]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_READ       ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_READ                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cache_8K_2S_16:d_cache_inst|state.S_FETCH_TRANSFER_OTERM13    ; cache_8K_2S_16:d_cache_inst|state.S_FETCH_TRANSFER_OTERM13                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cache_8K_2S_16:d_cache_inst|state.S_WRITEBACK_TRANSFER_OTERM7 ; cache_8K_2S_16:d_cache_inst|state.S_WRITEBACK_TRANSFER_OTERM7                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MSC:MSC_inst|p2_control_enable                                ; MSC:MSC_inst|p2_control_enable                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]            ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_WRITE      ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_WRITE                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MSC:MSC_inst|p1_active                                        ; MSC:MSC_inst|p1_active                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P1         ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P1                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.158 ; XenonGecko:XG_inst|bg_shift4[4]                                                                                  ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.482      ;
; 0.161 ; XenonGecko:XG_inst|bg_shift2[4]                                                                                  ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.492      ;
; 0.162 ; XenonGecko:XG_inst|bg_shift5[4]                                                                                  ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.486      ;
; 0.162 ; XenonGecko:XG_inst|bg_shift6[4]                                                                                  ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.486      ;
; 0.168 ; XenonGecko:XG_inst|bg_shift7[4]                                                                                  ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.492      ;
; 0.187 ; XenonGecko:XG_inst|active_render_rows                                                                            ; XenonGecko:XG_inst|active_render_rows                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko:XG_inst|active_render_area                                                                            ; XenonGecko:XG_inst|active_render_area                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko:XG_inst|active_rows                                                                                   ; XenonGecko:XG_inst|active_rows                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; XenonGecko:XG_inst|area_render_delay[5]                                                                          ; XenonGecko:XG_inst|area_render_delay[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; XenonGecko:XG_inst|hsync_render_delay[2]                                                                         ; XenonGecko:XG_inst|hsync_render_delay[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; XenonGecko:XG_inst|hsync_render_delay[3]                                                                         ; XenonGecko:XG_inst|hsync_render_delay[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; XenonGecko:XG_inst|hsync_render_delay[4]                                                                         ; XenonGecko:XG_inst|hsync_render_delay[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; XenonGecko:XG_inst|vsync_render_delay[5]                                                                         ; XenonGecko:XG_inst|vsync_render_delay[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; XenonGecko:XG_inst|vsync_render_delay[4]                                                                         ; XenonGecko:XG_inst|vsync_render_delay[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; XenonGecko:XG_inst|vsync_render_delay[3]                                                                         ; XenonGecko:XG_inst|vsync_render_delay[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; XenonGecko:XG_inst|area_render_delay[3]                                                                          ; XenonGecko:XG_inst|area_render_delay[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; XenonGecko:XG_inst|area_render_delay[7]                                                                          ; XenonGecko:XG_inst|area_render_delay[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[0]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[0]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[1]                                        ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; XenonGecko:XG_inst|area_render_delay[2]                                                                          ; XenonGecko:XG_inst|area_render_delay[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.197 ; XenonGecko:XG_inst|area_render_delay[6]                                                                          ; XenonGecko:XG_inst|area_render_delay[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.204 ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|cntr_tof:cntr1|counter_reg_bit[0] ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.527      ;
; 0.205 ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|cntr_tof:cntr1|counter_reg_bit[0] ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.526      ;
; 0.210 ; XenonGecko:XG_inst|vesa_line[4]                                                                                  ; XenonGecko:XG_inst|vsync                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.261 ; XenonGecko:XG_inst|hsync_render_delay[7]                                                                         ; XenonGecko:XG_inst|hsync_render_delay[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.381      ;
; 0.261 ; XenonGecko:XG_inst|vsync_render_delay[1]                                                                         ; XenonGecko:XG_inst|vsync_render_delay[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.381      ;
; 0.262 ; XenonGecko:XG_inst|vsync_render_delay[7]                                                                         ; XenonGecko:XG_inst|vsync_render_delay[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.382      ;
; 0.266 ; XenonGecko:XG_inst|vesa_line[5]                                                                                  ; XenonGecko:XG_inst|vsync                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; XenonGecko:XG_inst|hsync_render_delay[5]                                                                         ; XenonGecko:XG_inst|hsync_render_delay[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; XenonGecko:XG_inst|hsync_render_delay[6]                                                                         ; XenonGecko:XG_inst|hsync_render_delay[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; XenonGecko:XG_inst|area_render_delay[1]                                                                          ; XenonGecko:XG_inst|area_render_delay[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.387      ;
; 0.268 ; XenonGecko:XG_inst|vsync_render_delay[2]                                                                         ; XenonGecko:XG_inst|vsync_render_delay[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.270 ; XenonGecko:XG_inst|area_render_delay[4]                                                                          ; XenonGecko:XG_inst|area_render_delay[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.389      ;
; 0.272 ; XenonGecko:XG_inst|bg_shift3[4]                                                                                  ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.603      ;
; 0.276 ; XenonGecko:XG_inst|hsync_render_delay[0]                                                                         ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[8]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.395      ;
; 0.278 ; XenonGecko:XG_inst|vsync_render_delay[0]                                                                         ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[9]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.406      ;
; 0.279 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[3]                                                         ; XenonGecko:XG_inst|bg_shift7[4]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.480      ;
; 0.281 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[0]                                                         ; XenonGecko:XG_inst|bg_shift4[4]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.482      ;
; 0.281 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[1]                                                         ; XenonGecko:XG_inst|bg_shift5[4]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.482      ;
; 0.281 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[2]                                                         ; XenonGecko:XG_inst|bg_shift6[4]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.482      ;
; 0.281 ; XenonGecko:XG_inst|bg_shift0[4]                                                                                  ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.612      ;
; 0.284 ; XenonGecko:XG_inst|bg_shift1[4]                                                                                  ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.615      ;
; 0.294 ; XenonGecko:XG_inst|hsync_render_delay[0]                                                                         ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[6]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.413      ;
; 0.295 ; XenonGecko:XG_inst|bg_shift2[5]                                                                                  ; XenonGecko:XG_inst|bg_shift2[4]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; XenonGecko:XG_inst|bg_shift3[5]                                                                                  ; XenonGecko:XG_inst|bg_shift3[4]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.296 ; XenonGecko:XG_inst|hsync_render_delay[0]                                                                         ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[4]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.297 ; XenonGecko:XG_inst|bg_shift2[7]                                                                                  ; XenonGecko:XG_inst|bg_shift2[6]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.416      ;
; 0.297 ; XenonGecko:XG_inst|bg_shift1[6]                                                                                  ; XenonGecko:XG_inst|bg_shift1[5]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.416      ;
; 0.297 ; XenonGecko:XG_inst|bg_shift3[6]                                                                                  ; XenonGecko:XG_inst|bg_shift3[5]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.416      ;
; 0.298 ; XenonGecko:XG_inst|bg_shift2[6]                                                                                  ; XenonGecko:XG_inst|bg_shift2[5]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.417      ;
; 0.298 ; XenonGecko:XG_inst|bg_shift1[5]                                                                                  ; XenonGecko:XG_inst|bg_shift1[4]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.417      ;
; 0.298 ; XenonGecko:XG_inst|bg_shift3[7]                                                                                  ; XenonGecko:XG_inst|bg_shift3[6]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.417      ;
; 0.299 ; XenonGecko:XG_inst|bg_shift0[5]                                                                                  ; XenonGecko:XG_inst|bg_shift0[4]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[1]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[1]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[1]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[1]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.301 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[0]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[0]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[0]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[0]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.303 ; XenonGecko:XG_inst|bg_shift1[7]                                                                                  ; XenonGecko:XG_inst|bg_shift1[6]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.422      ;
; 0.304 ; XenonGecko:XG_inst|vesa_line[6]                                                                                  ; XenonGecko:XG_inst|vesa_line[6]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[16]                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[16]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[12]                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[12]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[14]                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[14]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; XenonGecko:XG_inst|vesa_line[7]                                                                                  ; XenonGecko:XG_inst|vesa_line[7]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[2]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[2]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[6]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[6]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[4]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[4]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; XenonGecko:XG_inst|vesa_line[3]                                                                                  ; XenonGecko:XG_inst|vesa_line[3]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[10]                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[10]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[0]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[0]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[2]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[2]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; XenonGecko:XG_inst|vesa_col[7]                                                                                   ; XenonGecko:XG_inst|vesa_col[7]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[7]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[7]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[8]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[8]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; XenonGecko:XG_inst|vesa_col[6]                                                                                   ; XenonGecko:XG_inst|vesa_col[6]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; XenonGecko:XG_inst|next_row_base[7]                                                                              ; XenonGecko:XG_inst|next_row_base[7]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; XenonGecko:XG_inst|next_row_base[5]                                                                              ; XenonGecko:XG_inst|next_row_base[5]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[15]                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[15]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; XenonGecko:XG_inst|vesa_col[9]                                                                                   ; XenonGecko:XG_inst|vesa_col[9]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[1]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[1]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[3]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[3]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[5]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[5]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[9]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[9]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; XenonGecko:XG_inst|next_row_base[9]                                                                              ; XenonGecko:XG_inst|next_row_base[9]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; XenonGecko:XG_inst|next_row_base[8]                                                                              ; XenonGecko:XG_inst|next_row_base[8]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; XenonGecko:XG_inst|next_row_base[6]                                                                              ; XenonGecko:XG_inst|next_row_base[6]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[11]                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[11]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[13]                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[13]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; XenonGecko:XG_inst|next_row_base[11]                                                                             ; XenonGecko:XG_inst|next_row_base[11]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; XenonGecko:XG_inst|vesa_line[4]                                                                                  ; XenonGecko:XG_inst|vesa_line[4]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; XenonGecko:XG_inst|next_row_base[10]                                                                             ; XenonGecko:XG_inst|next_row_base[10]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.309 ; XenonGecko:XG_inst|next_row_base[12]                                                                             ; XenonGecko:XG_inst|next_row_base[12]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.428      ;
; 0.309 ; XenonGecko:XG_inst|vesa_line[5]                                                                                  ; XenonGecko:XG_inst|vesa_line[5]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.311 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[3]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[3]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; XenonGecko:XG_inst|vesa_line[9]                                                                                  ; XenonGecko:XG_inst|vesa_line[9]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.313 ; XenonGecko:XG_inst|vesa_line[8]                                                                                  ; XenonGecko:XG_inst|vesa_line[8]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.433      ;
; 0.314 ; XenonGecko:XG_inst|vesa_line[1]                                                                                  ; XenonGecko:XG_inst|vesa_line[1]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.434      ;
+-------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.188 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.315      ;
; 0.214 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.333      ;
; 0.254 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.374      ;
; 0.259 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.378      ;
; 0.261 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.380      ;
; 0.262 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_r_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.382      ;
; 0.267 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.386      ;
; 0.268 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_r_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.388      ;
; 0.276 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.395      ;
; 0.276 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.395      ;
; 0.278 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.397      ;
; 0.279 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.398      ;
; 0.285 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_clk_p          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.404      ;
; 0.286 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.480      ;
; 0.287 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.481      ;
; 0.289 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_clk_n          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.408      ;
; 0.296 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.415      ;
; 0.297 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.416      ;
; 0.298 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.418      ;
; 0.301 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.421      ;
; 0.302 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.422      ;
; 0.302 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.421      ;
; 0.303 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.422      ;
; 0.303 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.497      ;
; 0.304 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.499      ;
; 0.304 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.423      ;
; 0.304 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.092      ; 0.500      ;
; 0.308 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.503      ;
; 0.312 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.093      ; 0.509      ;
; 0.314 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.433      ;
; 0.315 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.509      ;
; 0.316 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.435      ;
; 0.321 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.440      ;
; 0.325 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.444      ;
; 0.327 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.088      ; 0.519      ;
; 0.329 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.523      ;
; 0.330 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.524      ;
; 0.331 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.093      ; 0.528      ;
; 0.332 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.094      ; 0.530      ;
; 0.333 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.527      ;
; 0.333 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.093      ; 0.530      ;
; 0.333 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.092      ; 0.529      ;
; 0.335 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.454      ;
; 0.336 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.093      ; 0.533      ;
; 0.343 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.538      ;
; 0.344 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.463      ;
; 0.344 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.539      ;
; 0.350 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.469      ;
; 0.351 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.545      ;
; 0.352 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.471      ;
; 0.353 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.548      ;
; 0.354 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.473      ;
; 0.356 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.475      ;
; 0.358 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.477      ;
; 0.358 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.553      ;
; 0.358 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.552      ;
; 0.359 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.554      ;
; 0.360 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.554      ;
; 0.361 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.555      ;
; 0.363 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.557      ;
; 0.370 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.092      ; 0.566      ;
; 0.376 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.495      ;
; 0.381 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.500      ;
; 0.381 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.501      ;
; 0.385 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.093      ; 0.582      ;
; 0.401 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.088      ; 0.593      ;
; 0.416 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.540      ;
; 0.418 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.031      ; 0.533      ;
; 0.419 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.031      ; 0.534      ;
; 0.419 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.031      ; 0.534      ;
; 0.423 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.542      ;
; 0.426 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.545      ;
; 0.427 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.546      ;
; 0.429 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.032      ; 0.545      ;
; 0.431 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.550      ;
; 0.434 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.553      ;
; 0.438 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.557      ;
; 0.438 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.557      ;
; 0.475 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.595      ;
; 0.480 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.600      ;
; 0.481 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.601      ;
; 0.523 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.643      ;
; 0.525 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.031      ; 0.640      ;
; 0.528 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.648      ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'mem_clk'                                                                                                                                            ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.661 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.644      ; 3.125      ;
; 0.713 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.651      ; 3.184      ;
; 0.750 ; SDRAM_TP16_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.661      ; 3.231      ;
; 0.753 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.651      ; 3.224      ;
; 0.763 ; SDRAM_TP16_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.656      ; 3.239      ;
; 0.766 ; SDRAM_TP16_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.661      ; 3.247      ;
; 0.769 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.653      ; 3.242      ;
; 0.771 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.651      ; 3.242      ;
; 0.771 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.651      ; 3.242      ;
; 0.771 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.651      ; 3.242      ;
; 0.773 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.653      ; 3.246      ;
; 0.775 ; SDRAM_TP16_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.656      ; 3.251      ;
; 0.782 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.644      ; 3.246      ;
; 0.783 ; SDRAM_TP16_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.656      ; 3.259      ;
; 0.785 ; SDRAM_TP16_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.661      ; 3.266      ;
; 0.788 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.651      ; 3.259      ;
; 0.788 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.651      ; 3.259      ;
; 0.798 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.651      ; 3.269      ;
; 0.798 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.651      ; 3.269      ;
; 0.798 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.651      ; 3.269      ;
; 0.798 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.651      ; 3.269      ;
; 0.805 ; SDRAM_TP16_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.661      ; 3.286      ;
; 0.806 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.651      ; 3.277      ;
; 0.807 ; SDRAM_TP16_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.656      ; 3.283      ;
; 0.809 ; SDRAM_TP16_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.661      ; 3.290      ;
; 0.812 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.651      ; 3.283      ;
; 0.819 ; SDRAM_TP16_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.656      ; 3.295      ;
; 0.823 ; SDRAM_TP16_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.661      ; 3.304      ;
; 0.824 ; SDRAM_TP16_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.661      ; 3.305      ;
; 0.827 ; SDRAM_TP16_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.656      ; 3.303      ;
; 0.830 ; SDRAM_TP16_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.656      ; 3.306      ;
; 0.847 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.458      ; 3.125      ;
; 0.849 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.644      ; 3.313      ;
; 0.861 ; SDRAM_TP16_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.661      ; 3.342      ;
; 0.868 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.644      ; 3.332      ;
; 0.873 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.653      ; 3.346      ;
; 0.893 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.472      ; 3.185      ;
; 0.895 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.465      ; 3.180      ;
; 0.906 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.465      ; 3.191      ;
; 0.911 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.458      ; 3.189      ;
; 0.922 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.651      ; 3.393      ;
; 0.922 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.651      ; 3.393      ;
; 0.937 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.472      ; 3.229      ;
; 0.951 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.465      ; 3.236      ;
; 0.956 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[12]  ; sdram_a[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.465      ; 3.241      ;
; 0.973 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.651      ; 3.444      ;
; 0.973 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.651      ; 3.444      ;
; 0.995 ; SDRAM_TP16_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.661      ; 3.476      ;
; 1.009 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.465      ; 3.294      ;
; 1.011 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.465      ; 3.296      ;
; 1.013 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.465      ; 3.298      ;
; 1.057 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.458      ; 3.335      ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                 ;
+--------+-----------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 17.620 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.275      ;
; 17.620 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.275      ;
; 17.620 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[14]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.275      ;
; 17.620 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.275      ;
; 17.620 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[9]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.275      ;
; 17.620 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[14]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.275      ;
; 17.620 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.275      ;
; 17.620 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.275      ;
; 17.620 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[6]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.275      ;
; 17.620 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[31]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.275      ;
; 17.620 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[14]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.275      ;
; 17.620 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[16]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.275      ;
; 17.620 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.275      ;
; 17.620 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[9]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.275      ;
; 17.620 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.275      ;
; 17.620 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[31]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.275      ;
; 17.620 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.275      ;
; 17.620 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.275      ;
; 17.620 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.275      ;
; 17.620 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[25]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.275      ;
; 17.620 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.275      ;
; 17.620 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[25]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.275      ;
; 17.620 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[13]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.275      ;
; 17.620 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.275      ;
; 17.620 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[16]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.275      ;
; 17.621 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 2.270      ;
; 17.621 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 2.273      ;
; 17.621 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 2.273      ;
; 17.621 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[27]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 2.273      ;
; 17.621 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[29]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 2.273      ;
; 17.621 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.274      ;
; 17.621 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[21]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 2.273      ;
; 17.621 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 2.273      ;
; 17.621 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[21]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 2.273      ;
; 17.621 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.274      ;
; 17.621 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[29]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 2.273      ;
; 17.621 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 2.273      ;
; 17.621 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.274      ;
; 17.621 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[27]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 2.273      ;
; 17.621 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[15]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 2.273      ;
; 17.621 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.274      ;
; 17.621 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 2.273      ;
; 17.621 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.274      ;
; 17.621 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.274      ;
; 17.621 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[20]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 2.273      ;
; 17.621 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[19]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 2.273      ;
; 17.621 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[19]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 2.273      ;
; 17.621 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[28]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 2.273      ;
; 17.621 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[12]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.274      ;
; 17.621 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[27]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 2.273      ;
; 17.627 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[22]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.268      ;
; 17.627 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[20]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.268      ;
; 17.627 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[18]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.268      ;
; 17.627 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[20]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.268      ;
; 17.627 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[16]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.268      ;
; 17.627 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[18]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.268      ;
; 17.627 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[22]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.268      ;
; 17.627 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[7]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.268      ;
; 17.627 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[3]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 2.269      ;
; 17.627 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[7]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.268      ;
; 17.627 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[4]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 2.269      ;
; 17.627 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|p_miss                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.268      ;
; 17.628 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[3]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.272      ;
; 17.628 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.272      ;
; 17.628 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.267      ;
; 17.628 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 2.268      ;
; 17.628 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[26]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.272      ;
; 17.628 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.272      ;
; 17.628 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 2.268      ;
; 17.628 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[2]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.272      ;
; 17.628 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[25]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 2.266      ;
; 17.628 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[0]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.272      ;
; 17.628 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.272      ;
; 17.628 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[18]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 2.268      ;
; 17.628 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.272      ;
; 17.628 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[6]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.272      ;
; 17.628 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.272      ;
; 17.628 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[26]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 2.268      ;
; 17.628 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[3]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.272      ;
; 17.628 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[15]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.272      ;
; 17.628 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.267      ;
; 17.628 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[23]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 2.268      ;
; 17.628 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.272      ;
; 17.628 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[4]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.272      ;
; 17.628 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.272      ;
; 17.628 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[1]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.272      ;
; 17.628 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.272      ;
; 17.628 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[20]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 2.268      ;
; 17.628 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 2.268      ;
; 17.628 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[19]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 2.268      ;
; 17.628 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[5]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.272      ;
; 17.628 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[12]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.272      ;
; 17.628 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[25]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.272      ;
; 17.628 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[25]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.272      ;
; 17.628 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[5]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 2.272      ;
; 17.629 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[15]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.266      ;
; 17.629 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.266      ;
; 17.629 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[3]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.266      ;
; 17.629 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[15]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.266      ;
; 17.629 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[29]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 2.265      ;
+--------+-----------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                             ;
+-------+-----------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.585 ; rst       ; NeonFox:CPU_inst|data_select2                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.296      ; 1.985      ;
; 1.585 ; rst       ; NeonFox:CPU_inst|data_wren1                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.300      ; 1.989      ;
; 1.585 ; rst       ; NeonFox:CPU_inst|data_wren2                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.300      ; 1.989      ;
; 1.585 ; rst       ; NeonFox:CPU_inst|take_brx1                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.300      ; 1.989      ;
; 1.586 ; rst       ; NeonFox:CPU_inst|regf_wren2                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.299      ; 1.989      ;
; 1.598 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|prev_hazard               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.287      ; 1.989      ;
; 1.775 ; rst       ; NeonFox:CPU_inst|IO_select1                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 1.984      ;
; 1.775 ; rst       ; NeonFox:CPU_inst|address_select2                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 1.984      ;
; 1.775 ; rst       ; NeonFox:CPU_inst|address_select1                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 1.984      ;
; 1.775 ; rst       ; NeonFox:CPU_inst|alu_op1[3]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 1.984      ;
; 1.781 ; rst       ; MSC:MSC_inst|prev_p2_req                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 1.978      ;
; 1.782 ; rst       ; NeonFox:CPU_inst|pc_jmp1                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 1.990      ;
; 1.782 ; rst       ; NeonFox:CPU_inst|pc_ret1                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 1.990      ;
; 1.782 ; rst       ; NeonFox:CPU_inst|pc_call1                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 1.990      ;
; 1.782 ; rst       ; MSC:MSC_inst|p1_prefetch_reg                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.978      ;
; 1.782 ; rst       ; serial:serial_inst|to_CPU[4]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.976      ;
; 1.782 ; rst       ; keyboard:keyboard_inst|to_CPU[4]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.972      ;
; 1.782 ; rst       ; NeonFox:CPU_inst|regf_wren1                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 1.990      ;
; 1.782 ; rst       ; keyboard:keyboard_inst|to_CPU[2]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.972      ;
; 1.782 ; rst       ; serial:serial_inst|to_CPU[2]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.973      ;
; 1.782 ; rst       ; MSC:MSC_inst|p2_prefetch_reg                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.978      ;
; 1.782 ; rst       ; MSC:MSC_inst|p1_prefetch_req                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 1.991      ;
; 1.782 ; rst       ; serial:serial_inst|to_CPU[6]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.976      ;
; 1.782 ; rst       ; keyboard:keyboard_inst|tx_active                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.973      ;
; 1.782 ; rst       ; MSC:MSC_inst|p1_control_enable                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.978      ;
; 1.782 ; rst       ; MSC:MSC_inst|p1_reset_reg                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.978      ;
; 1.782 ; rst       ; MSC:MSC_inst|p2_prefetch_req                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.978      ;
; 1.782 ; rst       ; MSC:MSC_inst|p2_active                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.976      ;
; 1.782 ; rst       ; MSC:MSC_inst|p2_reset_reg                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.978      ;
; 1.782 ; rst       ; MSC:MSC_inst|prev_p2_reset_reg                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.978      ;
; 1.782 ; rst       ; serial:serial_inst|to_CPU[7]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.976      ;
; 1.782 ; rst       ; MSC:MSC_inst|p2_reset_req                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.978      ;
; 1.782 ; rst       ; keyboard:keyboard_inst|to_CPU[7]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.972      ;
; 1.782 ; rst       ; MSC:MSC_inst|prev_p2_flush_reg                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.978      ;
; 1.782 ; rst       ; MSC:MSC_inst|p2_flush_reg                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.978      ;
; 1.782 ; rst       ; MSC:MSC_inst|p2_flush_req                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.978      ;
; 1.782 ; rst       ; serial:serial_inst|to_CPU[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.973      ;
; 1.782 ; rst       ; MSC:MSC_inst|prev_p2_ready                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.976      ;
; 1.782 ; rst       ; keyboard:keyboard_inst|tx_overwrite                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.972      ;
; 1.782 ; rst       ; keyboard:keyboard_inst|to_CPU[0]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.972      ;
; 1.782 ; rst       ; keyboard:keyboard_inst|rx_overwrite                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.972      ;
; 1.782 ; rst       ; MSC:MSC_inst|p1_reset_req                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 1.991      ;
; 1.782 ; rst       ; MSC:MSC_inst|p2_control_enable                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.978      ;
; 1.782 ; rst       ; MSC:MSC_inst|prev_p1_reset_reg                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 1.991      ;
; 1.782 ; rst       ; MSC:MSC_inst|prev_p1_req                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 1.991      ;
; 1.782 ; rst       ; MSC:MSC_inst|p1_active                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 1.991      ;
; 1.782 ; rst       ; MSC:MSC_inst|prev_p2_prefetch_reg                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.978      ;
; 1.782 ; rst       ; NeonFox:CPU_inst|alu_op1[2]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 1.988      ;
; 1.782 ; rst       ; NeonFox:CPU_inst|alu_op1[1]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 1.988      ;
; 1.782 ; rst       ; keyboard:keyboard_inst|to_CPU[1]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.972      ;
; 1.782 ; rst       ; MSC:MSC_inst|prev_p1_prefetch_reg                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 1.991      ;
; 1.782 ; rst       ; MSC:MSC_inst|prev_p1_ready                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 1.991      ;
; 1.783 ; rst       ; NeonFox:CPU_inst|data_select1                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 1.989      ;
; 1.783 ; rst       ; keyboard:keyboard_inst|to_CPU[5]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.970      ;
; 1.783 ; rst       ; keyboard:keyboard_inst|to_CPU[6]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.970      ;
; 1.788 ; rst       ; keyboard:keyboard_inst|to_CPU[3]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.972      ;
; 1.789 ; rst       ; serial:serial_inst|to_CPU[3]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.984      ;
; 1.789 ; rst       ; serial:serial_inst|to_CPU[5]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.984      ;
; 1.789 ; rst       ; NeonFox:CPU_inst|IO_select2                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 1.996      ;
; 1.789 ; rst       ; NeonFox:CPU_inst|alu_op1[0]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.993      ;
; 1.789 ; rst       ; NeonFox:CPU_inst|IO_wren2                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 1.996      ;
; 1.789 ; rst       ; NeonFox:CPU_inst|IO_wren1                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 1.996      ;
; 1.789 ; rst       ; serial:serial_inst|tx_overwrite                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.983      ;
; 1.789 ; rst       ; serial:serial_inst|rx_overwrite                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.984      ;
; 1.789 ; rst       ; serial:serial_inst|to_CPU[1]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.984      ;
; 1.790 ; rst       ; serial:serial_inst|tx_active                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 1.987      ;
; 1.791 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[10]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.985      ;
; 1.791 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[21]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.985      ;
; 1.791 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[23]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.985      ;
; 1.791 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[21]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.985      ;
; 1.791 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[19]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.985      ;
; 1.791 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[17]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.985      ;
; 1.791 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[23]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.985      ;
; 1.791 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[17]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.985      ;
; 1.791 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[10]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.985      ;
; 1.791 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[19]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.985      ;
; 1.792 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[8]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.988      ;
; 1.792 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[24]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.988      ;
; 1.792 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[30]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.985      ;
; 1.792 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[22]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.988      ;
; 1.792 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[15]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.985      ;
; 1.792 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[24]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.988      ;
; 1.792 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[30]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.985      ;
; 1.792 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[15]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.985      ;
; 1.792 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[18]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.988      ;
; 1.792 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[28]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.985      ;
; 1.792 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[8]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.988      ;
; 1.792 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[16]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.988      ;
; 1.792 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[16]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.988      ;
; 1.792 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[17]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.988      ;
; 1.792 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[17]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.988      ;
; 1.792 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[26]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.988      ;
; 1.792 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[28]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.985      ;
; 1.792 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|prev_p_miss               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.988      ;
; 1.793 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.987      ;
; 1.793 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.987      ;
; 1.793 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.987      ;
; 1.793 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[14]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 1.990      ;
; 1.793 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[13]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.984      ;
; 1.793 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.987      ;
+-------+-----------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 1.705  ; 0.154 ; 15.058   ; 1.585   ; 1.513               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.090 ; 0.158 ; N/A      ; N/A     ; 19.650              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.938  ; 0.154 ; 15.058   ; 1.585   ; 9.608               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; N/A    ; N/A   ; N/A      ; N/A     ; 9.807               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 1.705  ; 0.188 ; N/A      ; N/A     ; 1.513               ;
;  clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 9.412               ;
;  mem_clk                                              ; 13.465 ; 0.661 ; N/A      ; N/A     ; 4.314               ;
; Design-wide TNS                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  mem_clk                                              ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TXD           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2_clk_q     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2_data_q    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[11]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[12]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_r_p      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_r_n      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_g_p      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_g_n      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_b_p      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_b_n      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_clk_p    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_clk_n    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[8]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[9]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[10]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[11]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[12]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[13]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[14]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[15]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sdram_dq[0]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[1]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[2]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[3]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[4]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[5]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[6]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[7]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[8]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[9]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[10]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[11]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[12]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[13]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[14]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[15]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; reset                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ps2_clk_d               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ps2_data_d              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button                  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; RXD                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; TXD           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; ps2_clk_q     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.18e-08 V                   ; 3.08 V              ; -0.0203 V           ; 0.158 V                              ; 0.248 V                              ; 2.35e-09 s                  ; 1.54e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.18e-08 V                  ; 3.08 V             ; -0.0203 V          ; 0.158 V                             ; 0.248 V                             ; 2.35e-09 s                 ; 1.54e-09 s                 ; Yes                       ; Yes                       ;
; ps2_data_q    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.18e-08 V                   ; 3.08 V              ; -0.0203 V           ; 0.158 V                              ; 0.248 V                              ; 2.35e-09 s                  ; 1.54e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.18e-08 V                  ; 3.08 V             ; -0.0203 V          ; 0.158 V                             ; 0.248 V                             ; 2.35e-09 s                 ; 1.54e-09 s                 ; Yes                       ; Yes                       ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_a[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_ba[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_dqm[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; tmds_r_p      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; tmds_r_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; tmds_g_p      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; tmds_g_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; tmds_b_p      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; tmds_b_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_p    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.18e-08 V                   ; 3.08 V              ; -0.0203 V           ; 0.158 V                              ; 0.248 V                              ; 2.35e-09 s                  ; 1.54e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.18e-08 V                  ; 3.08 V             ; -0.0203 V          ; 0.158 V                             ; 0.248 V                             ; 2.35e-09 s                 ; 1.54e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.18e-08 V                   ; 3.08 V              ; -0.0203 V           ; 0.158 V                              ; 0.248 V                              ; 2.35e-09 s                  ; 1.54e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.18e-08 V                  ; 3.08 V             ; -0.0203 V          ; 0.158 V                             ; 0.248 V                             ; 2.35e-09 s                 ; 1.54e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; hex_out[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; hex_out[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; hex_out[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; hex_out[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; hex_out[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; hex_out[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.14 V              ; -0.0571 V           ; 0.24 V                               ; 0.253 V                              ; 8.86e-10 s                  ; 6.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.14 V             ; -0.0571 V          ; 0.24 V                              ; 0.253 V                             ; 8.86e-10 s                 ; 6.61e-10 s                 ; No                        ; Yes                       ;
; hex_out[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.63e-09 V                   ; 3.17 V              ; -0.0323 V           ; 0.146 V                              ; 0.09 V                               ; 4.42e-10 s                  ; 4e-10 s                     ; No                         ; Yes                        ; 3.08 V                      ; 3.63e-09 V                  ; 3.17 V             ; -0.0323 V          ; 0.146 V                             ; 0.09 V                              ; 4.42e-10 s                 ; 4e-10 s                    ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; TXD           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; ps2_clk_q     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.99e-07 V                   ; 3.08 V              ; -0.00869 V          ; 0.087 V                              ; 0.15 V                               ; 2.87e-09 s                  ; 1.94e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.99e-07 V                  ; 3.08 V             ; -0.00869 V         ; 0.087 V                             ; 0.15 V                              ; 2.87e-09 s                 ; 1.94e-09 s                 ; Yes                       ; Yes                       ;
; ps2_data_q    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.99e-07 V                   ; 3.08 V              ; -0.00869 V          ; 0.087 V                              ; 0.15 V                               ; 2.87e-09 s                  ; 1.94e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.99e-07 V                  ; 3.08 V             ; -0.00869 V         ; 0.087 V                             ; 0.15 V                              ; 2.87e-09 s                 ; 1.94e-09 s                 ; Yes                       ; Yes                       ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; tmds_r_p      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; tmds_r_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; tmds_g_p      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; tmds_g_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; tmds_b_p      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; tmds_b_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; tmds_clk_p    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; tmds_clk_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.99e-07 V                   ; 3.08 V              ; -0.00869 V          ; 0.087 V                              ; 0.15 V                               ; 2.87e-09 s                  ; 1.94e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.99e-07 V                  ; 3.08 V             ; -0.00869 V         ; 0.087 V                             ; 0.15 V                              ; 2.87e-09 s                 ; 1.94e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.99e-07 V                   ; 3.08 V              ; -0.00869 V          ; 0.087 V                              ; 0.15 V                               ; 2.87e-09 s                  ; 1.94e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.99e-07 V                  ; 3.08 V             ; -0.00869 V         ; 0.087 V                             ; 0.15 V                              ; 2.87e-09 s                 ; 1.94e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; hex_out[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; hex_out[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; hex_out[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; hex_out[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.12 V              ; -0.0404 V           ; 0.219 V                              ; 0.245 V                              ; 1.09e-09 s                  ; 8.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.12 V             ; -0.0404 V          ; 0.219 V                             ; 0.245 V                             ; 1.09e-09 s                 ; 8.61e-10 s                 ; No                        ; Yes                       ;
; hex_out[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0413 V           ; 0.178 V                              ; 0.078 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0413 V          ; 0.178 V                             ; 0.078 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; TXD           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; ps2_clk_q     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.48 V              ; -0.0372 V           ; 0.242 V                              ; 0.288 V                              ; 1.84e-09 s                  ; 1.33e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.48 V             ; -0.0372 V          ; 0.242 V                             ; 0.288 V                             ; 1.84e-09 s                 ; 1.33e-09 s                 ; Yes                       ; No                        ;
; ps2_data_q    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.48 V              ; -0.0372 V           ; 0.242 V                              ; 0.288 V                              ; 1.84e-09 s                  ; 1.33e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.48 V             ; -0.0372 V          ; 0.242 V                             ; 0.288 V                             ; 1.84e-09 s                 ; 1.33e-09 s                 ; Yes                       ; No                        ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_a[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_a[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_ba[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_dqm[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; tmds_r_p      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; tmds_r_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; tmds_g_p      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; tmds_g_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; tmds_b_p      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; tmds_b_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_p    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.48 V              ; -0.0372 V           ; 0.242 V                              ; 0.288 V                              ; 1.84e-09 s                  ; 1.33e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.48 V             ; -0.0372 V          ; 0.242 V                             ; 0.288 V                             ; 1.84e-09 s                 ; 1.33e-09 s                 ; Yes                       ; No                        ;
; seg_sel[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.48 V              ; -0.0372 V           ; 0.242 V                              ; 0.288 V                              ; 1.84e-09 s                  ; 1.33e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.48 V             ; -0.0372 V          ; 0.242 V                             ; 0.288 V                             ; 1.84e-09 s                 ; 1.33e-09 s                 ; Yes                       ; No                        ;
; seg_sel[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; hex_out[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; hex_out[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; hex_out[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; hex_out[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; hex_out[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; hex_out[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; hex_out[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.57 V              ; -0.0619 V           ; 0.328 V                              ; 0.166 V                              ; 6.79e-10 s                  ; 6.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.3e-07 V                   ; 3.57 V             ; -0.0619 V          ; 0.328 V                             ; 0.166 V                             ; 6.79e-10 s                 ; 6.2e-10 s                  ; No                        ; Yes                       ;
; hex_out[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.59e-08 V                   ; 3.58 V              ; -0.0705 V           ; 0.234 V                              ; 0.091 V                              ; 2.93e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.59e-08 V                  ; 3.58 V             ; -0.0705 V          ; 0.234 V                             ; 0.091 V                             ; 2.93e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk                                              ; 52       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 359220   ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 35       ; 0        ; 0        ; 0        ;
; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 16       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 2095     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 288909   ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 30       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 87       ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk                                              ; 52       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 359220   ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 35       ; 0        ; 0        ; 0        ;
; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 16       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 2095     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 288909   ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 30       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 87       ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                      ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 264      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                       ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 264      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Generated ; Constrained ;
; clk                                                  ; clk                                                  ; Base      ; Constrained ;
; sdram_clk                                            ; mem_clk                                              ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Mar 12 18:44:14 2022
Info: Command: quartus_sta NeonFox_SDRAM -c NeonFox
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'SDC1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[2]} {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 5 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[3]} {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.705
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.705               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     5.938               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    13.465               0.000 mem_clk 
    Info (332119):    14.090               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.427
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.427               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.444               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.455               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     2.286               0.000 mem_clk 
Info (332146): Worst-case recovery slack is 15.058
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.058               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 3.549
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.549               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 1.513
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.513               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     4.314               0.000 mem_clk 
    Info (332119):     9.627               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.812               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.856               0.000 clk 
    Info (332119):    19.650               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.860
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.860               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     6.836               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    13.703               0.000 mem_clk 
    Info (332119):    14.569               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.383               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.402               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.403               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     1.919               0.000 mem_clk 
Info (332146): Worst-case recovery slack is 15.438
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.438               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 3.149
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.149               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 1.513
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.513               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     4.314               0.000 mem_clk 
    Info (332119):     9.608               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.807               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.846               0.000 clk 
    Info (332119):    19.656               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.959
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.959               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     9.568               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    16.021               0.000 mem_clk 
    Info (332119):    17.638               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.154
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.154               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.158               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.188               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.661               0.000 mem_clk 
Info (332146): Worst-case recovery slack is 17.620
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.620               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.585
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.585               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 1.763
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.763               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     9.412               0.000 clk 
    Info (332119):     9.543               0.000 mem_clk 
    Info (332119):     9.718               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.968               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    19.718               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 729 megabytes
    Info: Processing ended: Sat Mar 12 18:44:22 2022
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:13


