<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated   -->
<!--     by the Xilinx ISE software.  Any direct editing or        -->
<!--     changes made to this file may result in unpredictable     -->
<!--     behavior or data corruption.  It is strongly advised that -->
<!--     users do not edit the contents of this file.              -->
<!--                                                               -->
<!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.    -->

<messages>
<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/arbiter/arbiter.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/arbiter/arbiter_bytebus.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/arbiter/arbiter_bytebus.v</arg>&quot; Line <arg fmt="%d" index="2">47</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;orpsoc-defines.v&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/arbiter/arbiter_dbus.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/arbiter/arbiter_dbus.v</arg>&quot; Line <arg fmt="%d" index="2">36</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;orpsoc-defines.v&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/arbiter/arbiter_ibus.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/arbiter/arbiter_ibus.v</arg>&quot; Line <arg fmt="%d" index="2">36</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;orpsoc-defines.v&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/arbiter/wb_arbiter.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/arbiter/wb_mux.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/clkgen/clkgen.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/clkgen/clkgen.v</arg>&quot; Line <arg fmt="%d" index="2">35</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;orpsoc-defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/clkgen/clkgen.v</arg>&quot; Line <arg fmt="%d" index="2">36</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;synthesis-defines.v&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/gpio/gpio.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/include/dbg_cpu_defines.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/include/dbg_defines.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/include/dbg_wb_defines.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/include/ethmac_defines.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/include/i2c_master_slave_defines.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/include/tap_defines.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem.v</arg>&quot; Line <arg fmt="%d" index="2">40</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_parameters.v&apos; in file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem.v&quot; line 40
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_bram.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_bram.v</arg>&quot; Line <arg fmt="%d" index="2">41</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_parameters.v&apos; in file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_bram.v&quot; line 41
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_bus.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_bus.v</arg>&quot; Line <arg fmt="%d" index="2">71</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_parameters.v&apos; in file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_bus.v&quot; line 71
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_central.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_central.v</arg>&quot; Line <arg fmt="%d" index="2">46</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_parameters.v&apos; in file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_central.v&quot; line 46
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_control_registers.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_control_registers.v</arg>&quot; Line <arg fmt="%d" index="2">43</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_parameters.v&apos; in file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_control_registers.v&quot; line 43
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_identity_registers.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_identity_registers.v</arg>&quot; Line <arg fmt="%d" index="2">43</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_parameters.v&apos; in file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_identity_registers.v&quot; line 43
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_if.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_if.v</arg>&quot; Line <arg fmt="%d" index="2">49</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_parameters.v&apos; in file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_if.v&quot; line 49
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_info_registers.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_info_registers.v</arg>&quot; Line <arg fmt="%d" index="2">45</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_parameters.v&apos; in file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_info_registers.v&quot; line 45
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_master.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_master.v</arg>&quot; Line <arg fmt="%d" index="2">47</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_parameters.v&apos; in file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_master.v&quot; line 47
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_master_control.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_master_control.v</arg>&quot; Line <arg fmt="%d" index="2">31</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_parameters.v&apos; in file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_master_control.v&quot; line 31
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_master_poll.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_master_poll.v</arg>&quot; Line <arg fmt="%d" index="2">46</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_parameters.v&apos; in file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_master_poll.v&quot; line 46
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_select.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_select.v</arg>&quot; Line <arg fmt="%d" index="2">48</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_parameters.v&apos; in file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_select.v&quot; line 48
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/sensor.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/sensor.v</arg>&quot; Line <arg fmt="%d" index="2">33</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_parameters.v&apos; in file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/sensor.v&quot; line 33
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/sensor_if.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/sensor_if.v</arg>&quot; Line <arg fmt="%d" index="2">40</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_parameters.v&apos; in file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/sensor_if.v&quot; line 40
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/sensor_implement.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/sensor_implement.v</arg>&quot; Line <arg fmt="%d" index="2">35</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/lem_parameters.v&apos; in file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lem/sensor_implement.v&quot; line 35
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/lfsr/lfsr.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/orpsoc_top/orpsoc_top.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/orpsoc_top/orpsoc_top.v</arg>&quot; Line <arg fmt="%d" index="2">37</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;orpsoc-defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/orpsoc_top/orpsoc_top.v</arg>&quot; Line <arg fmt="%d" index="2">38</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;synthesis-defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/orpsoc_top/orpsoc_top.v</arg>&quot; Line <arg fmt="%d" index="2">97</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;orpsoc-params.v&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/xilinx_ddr2/ddr2_mig.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/xilinx_ddr2/infrastructure.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/xilinx_ddr2/iodrp_controller.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/xilinx_ddr2/iodrp_mcb_controller.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/xilinx_ddr2/mcb_raw_wrapper.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/xilinx_ddr2/mcb_soft_calibration.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/xilinx_ddr2/mcb_soft_calibration_top.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/xilinx_ddr2/mcb_ui_top.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/xilinx_ddr2/memc_wrapper.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/xilinx_ddr2/xilinx_ddr2.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/xilinx_ddr2/xilinx_ddr2_if.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/xilinx_ddr2/xilinx_ddr2_if.v</arg>&quot; Line <arg fmt="%d" index="2">125</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;xilinx_ddr2_params.v&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/rtl/verilog/xilinx_ddr2/xilinx_ddr2_if_cache.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/sw/bootrom/bootrom.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/boards/xilinx/atlys/sw/bootrom/bootrom.v</arg>&quot; Line <arg fmt="%d" index="2">1</arg>. <arg fmt="%s" index="3">Syntax error near &quot;0&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_alu.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_alu.v</arg>&quot; Line <arg fmt="%d" index="2">50</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_alu.v</arg>&quot; Line <arg fmt="%d" index="2">52</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_alu.v</arg>&quot; Line <arg fmt="%d" index="2">63</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OPERAND_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_alu.v</arg>&quot; Line <arg fmt="%d" index="2">63</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_alu.v</arg>&quot; Line <arg fmt="%d" index="2">72</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ALUOP_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_alu.v</arg>&quot; Line <arg fmt="%d" index="2">73</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ALUOP2_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_alu.v</arg>&quot; Line <arg fmt="%d" index="2">74</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_COMPOP_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_alu.v</arg>&quot; Line <arg fmt="%d" index="2">232</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ALUOP_SHROT&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_alu.v</arg>&quot; Line <arg fmt="%d" index="2">232</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_alu.v</arg>&quot; Line <arg fmt="%d" index="2">241</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ALUOP_ADD&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_alu.v</arg>&quot; Line <arg fmt="%d" index="2">241</arg>. <arg fmt="%s" index="3">Syntax error near &quot;begin&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_alu.v</arg>&quot; Line <arg fmt="%d" index="2">244</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ALUOP_XOR&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_alu.v</arg>&quot; Line <arg fmt="%d" index="2">247</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ALUOP_OR&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_alu.v</arg>&quot; Line <arg fmt="%d" index="2">247</arg>. <arg fmt="%s" index="3">Syntax error near &quot;begin&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_alu.v</arg>&quot; Line <arg fmt="%d" index="2">258</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ALUOP_MOVHI&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_alu.v</arg>&quot; Line <arg fmt="%d" index="2">276</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ALUOP_CMOV&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_alu.v</arg>&quot; Line <arg fmt="%d" index="2">276</arg>. <arg fmt="%s" index="3">Syntax error near &quot;begin&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_alu.v</arg>&quot; Line <arg fmt="%d" index="2">278</arg>. <arg fmt="%s" index="3">Syntax error near &quot;end&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_alu.v</arg>&quot; Line <arg fmt="%d" index="2">283</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ALUOP_COMP&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_alu.v</arg>&quot; Line <arg fmt="%d" index="2">309</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_alu.v</arg>&quot; Line <arg fmt="%d" index="2">383</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SHROTOP_SLL&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_alu.v</arg>&quot; Line <arg fmt="%d" index="2">383</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_alu.v</arg>&quot; Line <arg fmt="%d" index="2">385</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SHROTOP_SRL&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_alu.v</arg>&quot; Line <arg fmt="%d" index="2">385</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_amultp2_32x32.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_amultp2_32x32.v</arg>&quot; Line <arg fmt="%d" index="2">49</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_amultp2_32x32.v</arg>&quot; Line <arg fmt="%d" index="2">51</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cfgr.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cfgr.v</arg>&quot; Line <arg fmt="%d" index="2">50</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cfgr.v</arg>&quot; Line <arg fmt="%d" index="2">52</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cfgr.v</arg>&quot; Line <arg fmt="%d" index="2">53</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;orpsoc-defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cfgr.v</arg>&quot; Line <arg fmt="%d" index="2">190</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SPRGRP_SYS_VR&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cfgr.v</arg>&quot; Line <arg fmt="%d" index="2">190</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cfgr.v</arg>&quot; Line <arg fmt="%d" index="2">191</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_VR_REV_BITS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cfgr.v</arg>&quot; Line <arg fmt="%d" index="2">191</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cfgr.v</arg>&quot; Line <arg fmt="%d" index="2">192</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_VR_RES1_BITS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cfgr.v</arg>&quot; Line <arg fmt="%d" index="2">192</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cfgr.v</arg>&quot; Line <arg fmt="%d" index="2">193</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_VR_CFG_BITS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cfgr.v</arg>&quot; Line <arg fmt="%d" index="2">193</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cfgr.v</arg>&quot; Line <arg fmt="%d" index="2">194</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_VR_VER_BITS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cfgr.v</arg>&quot; Line <arg fmt="%d" index="2">194</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cfgr.v</arg>&quot; Line <arg fmt="%d" index="2">196</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SPRGRP_SYS_UPR&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cfgr.v</arg>&quot; Line <arg fmt="%d" index="2">196</arg>. <arg fmt="%s" index="3">Syntax error near &quot;begin&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cfgr.v</arg>&quot; Line <arg fmt="%d" index="2">197</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_UPR_UP_BITS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cfgr.v</arg>&quot; Line <arg fmt="%d" index="2">198</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_UPR_DCP_BITS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cfgr.v</arg>&quot; Line <arg fmt="%d" index="2">199</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_UPR_ICP_BITS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cfgr.v</arg>&quot; Line <arg fmt="%d" index="2">200</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_UPR_DMP_BITS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cfgr.v</arg>&quot; Line <arg fmt="%d" index="2">201</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_UPR_IMP_BITS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cfgr.v</arg>&quot; Line <arg fmt="%d" index="2">202</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_UPR_MP_BITS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cfgr.v</arg>&quot; Line <arg fmt="%d" index="2">203</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_UPR_DUP_BITS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cfgr.v</arg>&quot; Line <arg fmt="%d" index="2">204</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_UPR_PCUP_BITS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cfgr.v</arg>&quot; Line <arg fmt="%d" index="2">205</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_UPR_PMP_BITS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cfgr.v</arg>&quot; Line <arg fmt="%d" index="2">206</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_UPR_PICP_BITS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cfgr.v</arg>&quot; Line <arg fmt="%d" index="2">207</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_UPR_TTP_BITS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cfgr.v</arg>&quot; Line <arg fmt="%d" index="2">208</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_UPR_RES1_BITS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cfgr.v</arg>&quot; Line <arg fmt="%d" index="2">209</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_UPR_CUP_BITS&gt; is not defined.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">51</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">53</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">91</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OPERAND_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">91</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">92</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_REGFILE_ADDR_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">92</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">93</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_BOOT_ADR&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">93</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">139</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_BRANCHOP_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">146</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DU_DSR_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">224</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ALUOP_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">225</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ALUOP2_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">226</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_COMPOP_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">229</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_LSUOP_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">235</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SEL_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">237</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RFWBOP_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">238</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_FPUOP_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">254</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_MULTICYCLE_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">255</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_WAIT_ON_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">256</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_EXCEPT_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">287</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SR_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">288</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_FPCSR_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">318</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_MACOP_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">352</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SR_DCE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">352</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">361</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SR_ICE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">361</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">379</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SR_DME&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">379</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">388</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SR_IME&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">388</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">394</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SR_SM&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">394</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">410</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SR_OV&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">410</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">431</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SR_EPH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">431</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">548</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">561</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SPR_GROUP_SYS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">561</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">618</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_EXCEPT_FLOAT&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">618</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">638</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SPR_GROUP_FPU&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">638</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">663</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SPR_GROUP_MAC&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">663</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">837</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_FPCSR_FPEE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_cpu.v</arg>&quot; Line <arg fmt="%d" index="2">837</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">51</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">53</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">94</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_BRANCHOP_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">97</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_REGFILE_ADDR_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">102</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ALUOP_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">103</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ALUOP2_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">104</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_MACOP_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">105</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RFWBOP_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">106</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_FPUOP_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">111</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SEL_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">113</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_LSUOP_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">114</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_COMPOP_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">115</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_MULTICYCLE_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">116</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_WAIT_ON_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">202</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_BRANCHOP_RFE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">202</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">204</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OR32_NOP&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">204</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">205</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">206</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">221</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_EVENT&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">222</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_VALUE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">222</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">226</arg>. <arg fmt="%s" index="3">Syntax error near &quot;else&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">236</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_BRANCHOP_NOP&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">236</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">239</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">256</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">258</arg>. <arg fmt="%s" index="3">Syntax error near &quot;else&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">270</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OR32_ADDI&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">270</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">274</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OR32_ADDIC&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">274</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">278</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OR32_LWZ&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">278</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">279</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OR32_LBZ&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">280</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OR32_LHZ&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">296</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OR32_MTSPR&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">296</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">300</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OR32_SW&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">300</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">304</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OR32_XORI&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">304</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">308</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OR32_SFXXI&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">308</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">329</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">331</arg>. <arg fmt="%s" index="3">Syntax error near &quot;else&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">380</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">417</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SEL_EX_FORW&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">417</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">419</arg>. <arg fmt="%s" index="3">Syntax error near &quot;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">419</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SEL_WB_FORW&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">421</arg>. <arg fmt="%s" index="3">Syntax error near &quot;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">421</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SEL_RF&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">429</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SEL_IMM&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">429</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">431</arg>. <arg fmt="%s" index="3">Syntax error near &quot;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">433</arg>. <arg fmt="%s" index="3">Syntax error near &quot;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">435</arg>. <arg fmt="%s" index="3">Syntax error near &quot;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">443</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OR32_RFE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">443</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">445</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OR32_MFSPR&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">446</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_TWO_CYCLES&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">446</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">449</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ONE_CYCLE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">449</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">459</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OR32_ALU&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">459</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">469</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_WAIT_ON_MULTMAC&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">469</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">491</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_WAIT_ON_MTSPR&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">491</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">495</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">507</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">509</arg>. <arg fmt="%s" index="3">Syntax error near &quot;else&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">513</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OR32_JAL&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">513</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">524</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">526</arg>. <arg fmt="%s" index="3">Syntax error near &quot;else&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">534</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">535</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">537</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">552</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">553</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">555</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">570</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">571</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">584</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">586</arg>. <arg fmt="%s" index="3">Syntax error near &quot;else&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">590</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">594</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OR32_JR&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">594</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">598</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">602</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">606</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">610</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OR32_XSYNC&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">610</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">620</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">624</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">628</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">632</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">636</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OR32_SFXX&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">636</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">650</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">667</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">669</arg>. <arg fmt="%s" index="3">Syntax error near &quot;else&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">674</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OR32_J&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">674</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">678</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OR32_BNF&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">679</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OR32_BF&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">681</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OR32_MOVHI&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">695</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OR32_ANDI&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">696</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OR32_ORI&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">701</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OR32_SH_ROTI&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">722</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">732</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ALUOP_DIV&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">732</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">733</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ALUOP_DIVU&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">734</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ALUOP_MUL&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">739</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ALUOP_ADDC&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">744</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ALUOP_FFL1&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">749</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ALUOP_SHROT&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">750</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SHROTOP_ROR&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">755</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ALUOP_SUB&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">759</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ALUOP_EXTHB&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">760</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ALUOP_EXTW&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">777</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">778</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ALUOP_NOP&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">780</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">785</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">786</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ALUOP_MOVHI&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">786</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">790</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ALUOP_ADD&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">790</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">794</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">798</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ALUOP_AND&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">798</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">802</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ALUOP_OR&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">802</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">806</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ALUOP_XOR&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">806</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">816</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">820</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ALUOP_COMP&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">820</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">827</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">828</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">836</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">849</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">851</arg>. <arg fmt="%s" index="3">Syntax error near &quot;else&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">854</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ALUOP2_POS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">854</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">862</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">866</arg>. <arg fmt="%s" index="3">Syntax error near &quot;else&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">874</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">880</arg>. <arg fmt="%s" index="3">Syntax error near &quot;begin&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">928</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_MACOP_NOP&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">928</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">929</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">937</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">938</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RFWBOP_NOP&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">940</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">945</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">946</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RFWBOP_LR&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">946</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">950</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">954</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RFWBOP_ALU&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">954</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">958</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RFWBOP_SPRS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">958</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">962</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RFWBOP_LSU&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">962</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">966</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">970</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">974</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">978</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">982</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">986</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">990</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">994</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">998</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">1002</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">1012</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">1016</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">1030</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">1050</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_BRANCHOP_J&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">1050</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">1054</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">1058</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_BRANCHOP_JR&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">1058</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">1062</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">1066</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_BRANCHOP_BNF&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">1066</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">1070</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_BRANCHOP_BF&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">1070</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">1074</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">1078</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">1103</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_LSUOP_LWZ&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">1103</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">1107</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_LSUOP_LWS&gt; is not defined.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_fsm.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_fsm.v</arg>&quot; Line <arg fmt="%d" index="2">52</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_fsm.v</arg>&quot; Line <arg fmt="%d" index="2">54</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_fsm.v</arg>&quot; Line <arg fmt="%d" index="2">114</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DCTAG_W&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_fsm.v</arg>&quot; Line <arg fmt="%d" index="2">128</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DCLS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_fsm.v</arg>&quot; Line <arg fmt="%d" index="2">289</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_fsm.v</arg>&quot; Line <arg fmt="%d" index="2">347</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_fsm.v</arg>&quot; Line <arg fmt="%d" index="2">364</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_EVENT&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_fsm.v</arg>&quot; Line <arg fmt="%d" index="2">365</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_VALUE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_fsm.v</arg>&quot; Line <arg fmt="%d" index="2">365</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_fsm.v</arg>&quot; Line <arg fmt="%d" index="2">379</arg>. <arg fmt="%s" index="3">Syntax error near &quot;else&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_fsm.v</arg>&quot; Line <arg fmt="%d" index="2">420</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DCINDXH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_fsm.v</arg>&quot; Line <arg fmt="%d" index="2">420</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_fsm.v</arg>&quot; Line <arg fmt="%d" index="2">435</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_fsm.v</arg>&quot; Line <arg fmt="%d" index="2">483</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_fsm.v</arg>&quot; Line <arg fmt="%d" index="2">523</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_fsm.v</arg>&quot; Line <arg fmt="%d" index="2">531</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_ram.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_ram.v</arg>&quot; Line <arg fmt="%d" index="2">52</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_ram.v</arg>&quot; Line <arg fmt="%d" index="2">54</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_ram.v</arg>&quot; Line <arg fmt="%d" index="2">69</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OPERAND_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_ram.v</arg>&quot; Line <arg fmt="%d" index="2">69</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_ram.v</arg>&quot; Line <arg fmt="%d" index="2">70</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DCINDX&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_ram.v</arg>&quot; Line <arg fmt="%d" index="2">70</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_tag.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_tag.v</arg>&quot; Line <arg fmt="%d" index="2">51</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_tag.v</arg>&quot; Line <arg fmt="%d" index="2">53</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_tag.v</arg>&quot; Line <arg fmt="%d" index="2">68</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DCTAG_W&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_tag.v</arg>&quot; Line <arg fmt="%d" index="2">69</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DCTAG&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_tag.v</arg>&quot; Line <arg fmt="%d" index="2">69</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_top.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_top.v</arg>&quot; Line <arg fmt="%d" index="2">53</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_top.v</arg>&quot; Line <arg fmt="%d" index="2">55</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_top.v</arg>&quot; Line <arg fmt="%d" index="2">85</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OPERAND_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_top.v</arg>&quot; Line <arg fmt="%d" index="2">85</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_top.v</arg>&quot; Line <arg fmt="%d" index="2">86</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_top.v</arg>&quot; Line <arg fmt="%d" index="2">177</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DCTAG_W&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_top.v</arg>&quot; Line <arg fmt="%d" index="2">189</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DCINDXH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_top.v</arg>&quot; Line <arg fmt="%d" index="2">189</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_top.v</arg>&quot; Line <arg fmt="%d" index="2">229</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SPRGRP_DC_ADR_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_top.v</arg>&quot; Line <arg fmt="%d" index="2">229</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_top.v</arg>&quot; Line <arg fmt="%d" index="2">231</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SPRGRP_DC_DCBFR&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_top.v</arg>&quot; Line <arg fmt="%d" index="2">231</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_top.v</arg>&quot; Line <arg fmt="%d" index="2">233</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SPRGRP_DC_DCBWR&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_top.v</arg>&quot; Line <arg fmt="%d" index="2">233</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_top.v</arg>&quot; Line <arg fmt="%d" index="2">238</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_top.v</arg>&quot; Line <arg fmt="%d" index="2">268</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DTAG_BE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_top.v</arg>&quot; Line <arg fmt="%d" index="2">268</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_top.v</arg>&quot; Line <arg fmt="%d" index="2">291</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DCTAGL&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_top.v</arg>&quot; Line <arg fmt="%d" index="2">291</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_top.v</arg>&quot; Line <arg fmt="%d" index="2">292</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_top.v</arg>&quot; Line <arg fmt="%d" index="2">352</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dc_top.v</arg>&quot; Line <arg fmt="%d" index="2">374</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_tlb.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">52</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">54</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">76</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OPERAND_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">76</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">77</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">95</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DMMU_PS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">95</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">123</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DTLB_TAG&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">125</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DTLB_INDXW&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">128</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DTLBMRW&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">132</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DTLBTRW&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">161</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DTLB_TM_ADDR&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">161</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">166</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">171</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">176</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">181</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">182</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DTLB_TAGW&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">183</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">195</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">195</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DTLBMR_V_BITS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">205</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">206</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DTLBTR_SWE_BITS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">206</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">207</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DTLBTR_SRE_BITS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">207</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">208</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DTLBTR_UWE_BITS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">208</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">209</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DTLBTR_URE_BITS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">209</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">210</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DTLBTR_CI_BITS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">210</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">215</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">221</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DTLB_INDX&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">221</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_top.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_top.v</arg>&quot; Line <arg fmt="%d" index="2">51</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_top.v</arg>&quot; Line <arg fmt="%d" index="2">53</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_top.v</arg>&quot; Line <arg fmt="%d" index="2">79</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OPERAND_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_top.v</arg>&quot; Line <arg fmt="%d" index="2">79</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_top.v</arg>&quot; Line <arg fmt="%d" index="2">80</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_top.v</arg>&quot; Line <arg fmt="%d" index="2">135</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DMMU_PS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_top.v</arg>&quot; Line <arg fmt="%d" index="2">135</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_top.v</arg>&quot; Line <arg fmt="%d" index="2">149</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_top.v</arg>&quot; Line <arg fmt="%d" index="2">199</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DTAG_TE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_top.v</arg>&quot; Line <arg fmt="%d" index="2">199</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_top.v</arg>&quot; Line <arg fmt="%d" index="2">209</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_EVENT&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_top.v</arg>&quot; Line <arg fmt="%d" index="2">210</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_VALUE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_top.v</arg>&quot; Line <arg fmt="%d" index="2">210</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_top.v</arg>&quot; Line <arg fmt="%d" index="2">213</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_top.v</arg>&quot; Line <arg fmt="%d" index="2">215</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_top.v</arg>&quot; Line <arg fmt="%d" index="2">228</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DMMU_CI&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_top.v</arg>&quot; Line <arg fmt="%d" index="2">228</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dmmu_top.v</arg>&quot; Line <arg fmt="%d" index="2">235</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dpram.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dpram.v</arg>&quot; Line <arg fmt="%d" index="2">56</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dpram.v</arg>&quot; Line <arg fmt="%d" index="2">58</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dpram_256x32.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dpram_256x32.v</arg>&quot; Line <arg fmt="%d" index="2">66</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dpram_256x32.v</arg>&quot; Line <arg fmt="%d" index="2">68</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dpram_256x32.v</arg>&quot; Line <arg fmt="%d" index="2">203</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_EVENT&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dpram_256x32.v</arg>&quot; Line <arg fmt="%d" index="2">204</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_VALUE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dpram_256x32.v</arg>&quot; Line <arg fmt="%d" index="2">204</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dpram_256x32.v</arg>&quot; Line <arg fmt="%d" index="2">207</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dpram_32x32.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dpram_32x32.v</arg>&quot; Line <arg fmt="%d" index="2">130</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dpram_32x32.v</arg>&quot; Line <arg fmt="%d" index="2">132</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dpram_32x32.v</arg>&quot; Line <arg fmt="%d" index="2">535</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_EVENT&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dpram_32x32.v</arg>&quot; Line <arg fmt="%d" index="2">536</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_VALUE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dpram_32x32.v</arg>&quot; Line <arg fmt="%d" index="2">536</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_dpram_32x32.v</arg>&quot; Line <arg fmt="%d" index="2">539</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_du.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_du.v</arg>&quot; Line <arg fmt="%d" index="2">51</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_du.v</arg>&quot; Line <arg fmt="%d" index="2">53</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_du.v</arg>&quot; Line <arg fmt="%d" index="2">75</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OPERAND_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_du.v</arg>&quot; Line <arg fmt="%d" index="2">75</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_du.v</arg>&quot; Line <arg fmt="%d" index="2">76</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_du.v</arg>&quot; Line <arg fmt="%d" index="2">92</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_FETCHOP_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_du.v</arg>&quot; Line <arg fmt="%d" index="2">94</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_BRANCHOP_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_du.v</arg>&quot; Line <arg fmt="%d" index="2">99</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DU_DSR_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_du.v</arg>&quot; Line <arg fmt="%d" index="2">171</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_EVENT&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_du.v</arg>&quot; Line <arg fmt="%d" index="2">172</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_VALUE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_du.v</arg>&quot; Line <arg fmt="%d" index="2">172</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_du.v</arg>&quot; Line <arg fmt="%d" index="2">176</arg>. <arg fmt="%s" index="3">Syntax error near &quot;else&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">51</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">53</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">117</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DU_DSR_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">127</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SR_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">136</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_EXCEPT_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">142</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_BRANCHOP_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">190</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DU_DSR_TE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">190</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">191</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SR_TED&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">191</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">192</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DU_DMR1_ST&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">192</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">193</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DU_DMR1_BT&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">193</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">200</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_EXCEPT_NONE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">200</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">202</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SR_IEE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">202</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">203</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">205</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">207</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SR_TEE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">207</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">208</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">210</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">238</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DU_DSR_IME&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">238</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">239</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DU_DSR_IPFE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">239</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">240</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DU_DSR_BUSEE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">240</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">241</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DU_DSR_IIE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">241</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">242</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DU_DSR_AE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">242</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">243</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DU_DSR_DME&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">243</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">244</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">245</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DU_DSR_SCE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">245</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">246</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DU_DSR_DPFE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">246</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">247</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">248</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DU_DSR_RE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">248</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">249</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DU_DSR_FPE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">249</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">250</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DU_DSR_IE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">250</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">251</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DU_DSR_TTE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">251</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">259</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_BRANCHOP_NOP&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">259</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">264</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">265</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">266</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">267</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">268</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">269</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">270</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">271</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">272</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">273</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">274</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">275</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">276</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">277</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">280</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_EVENT&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">281</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_VALUE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">281</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">284</arg>. <arg fmt="%s" index="3">Syntax error near &quot;else&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">290</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">297</arg>. <arg fmt="%s" index="3">Syntax error near &quot;else&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">300</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">301</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">302</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">303</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">347</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">352</arg>. <arg fmt="%s" index="3">Syntax error near &quot;else&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">372</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">374</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">375</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">377</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">388</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">390</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">391</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">393</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">399</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">407</arg>. <arg fmt="%s" index="3">Syntax error near &quot;else&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">436</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">440</arg>. <arg fmt="%s" index="3">Syntax error near &quot;else&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">460</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">462</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">470</arg>. <arg fmt="%s" index="3">Syntax error near &quot;else&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">615</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">628</arg>. <arg fmt="%s" index="3">Syntax error near &quot;}&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">660</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_except.v</arg>&quot; Line <arg fmt="%d" index="2">666</arg>. <arg fmt="%s" index="3">Syntax error near &quot;end&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_fpu.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_fpu.v</arg>&quot; Line <arg fmt="%d" index="2">47</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_fpu.v</arg>&quot; Line <arg fmt="%d" index="2">49</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_fpu.v</arg>&quot; Line <arg fmt="%d" index="2">71</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OPERAND_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_fpu.v</arg>&quot; Line <arg fmt="%d" index="2">71</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_fpu.v</arg>&quot; Line <arg fmt="%d" index="2">89</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_FPUOP_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_fpu.v</arg>&quot; Line <arg fmt="%d" index="2">103</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_FPCSR_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_fpu_addsub.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_fpu_arith.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_fpu_div.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_fpu_fcmp.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_fpu_intfloat_conv.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_fpu_intfloat_conv_except.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_fpu_mul.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_fpu_post_norm_addsub.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_fpu_post_norm_div.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_fpu_post_norm_mul.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_fpu_pre_norm_addsub.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_fpu_pre_norm_div.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_fpu_pre_norm_mul.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_freeze.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_freeze.v</arg>&quot; Line <arg fmt="%d" index="2">51</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_freeze.v</arg>&quot; Line <arg fmt="%d" index="2">53</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_freeze.v</arg>&quot; Line <arg fmt="%d" index="2">83</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_MULTICYCLE_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_freeze.v</arg>&quot; Line <arg fmt="%d" index="2">84</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_WAIT_ON_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_freeze.v</arg>&quot; Line <arg fmt="%d" index="2">142</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_EVENT&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_freeze.v</arg>&quot; Line <arg fmt="%d" index="2">143</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_VALUE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_freeze.v</arg>&quot; Line <arg fmt="%d" index="2">143</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_freeze.v</arg>&quot; Line <arg fmt="%d" index="2">147</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_freeze.v</arg>&quot; Line <arg fmt="%d" index="2">149</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_freeze.v</arg>&quot; Line <arg fmt="%d" index="2">160</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_freeze.v</arg>&quot; Line <arg fmt="%d" index="2">163</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_freeze.v</arg>&quot; Line <arg fmt="%d" index="2">165</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_freeze.v</arg>&quot; Line <arg fmt="%d" index="2">172</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_freeze.v</arg>&quot; Line <arg fmt="%d" index="2">174</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_WAIT_ON_MULTMAC&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_freeze.v</arg>&quot; Line <arg fmt="%d" index="2">174</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_freeze.v</arg>&quot; Line <arg fmt="%d" index="2">176</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_WAIT_ON_FPU&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_freeze.v</arg>&quot; Line <arg fmt="%d" index="2">176</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_freeze.v</arg>&quot; Line <arg fmt="%d" index="2">178</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_WAIT_ON_MTSPR&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_freeze.v</arg>&quot; Line <arg fmt="%d" index="2">178</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_freeze.v</arg>&quot; Line <arg fmt="%d" index="2">181</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_genpc.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_genpc.v</arg>&quot; Line <arg fmt="%d" index="2">50</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_genpc.v</arg>&quot; Line <arg fmt="%d" index="2">52</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_genpc.v</arg>&quot; Line <arg fmt="%d" index="2">93</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_BRANCHOP_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_genpc.v</arg>&quot; Line <arg fmt="%d" index="2">95</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_EXCEPT_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_genpc.v</arg>&quot; Line <arg fmt="%d" index="2">113</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_BOOT_ADR&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_genpc.v</arg>&quot; Line <arg fmt="%d" index="2">113</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_genpc.v</arg>&quot; Line <arg fmt="%d" index="2">138</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ITAG_NI&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_genpc.v</arg>&quot; Line <arg fmt="%d" index="2">138</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_genpc.v</arg>&quot; Line <arg fmt="%d" index="2">143</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_EVENT&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_genpc.v</arg>&quot; Line <arg fmt="%d" index="2">144</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_VALUE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_genpc.v</arg>&quot; Line <arg fmt="%d" index="2">144</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_genpc.v</arg>&quot; Line <arg fmt="%d" index="2">147</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_genpc.v</arg>&quot; Line <arg fmt="%d" index="2">149</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_genpc.v</arg>&quot; Line <arg fmt="%d" index="2">155</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_genpc.v</arg>&quot; Line <arg fmt="%d" index="2">158</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_genpc.v</arg>&quot; Line <arg fmt="%d" index="2">160</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_genpc.v</arg>&quot; Line <arg fmt="%d" index="2">171</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_BRANCHOP_NOP&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_genpc.v</arg>&quot; Line <arg fmt="%d" index="2">171</arg>. <arg fmt="%s" index="3">Syntax error near &quot;}&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_genpc.v</arg>&quot; Line <arg fmt="%d" index="2">175</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_BRANCHOP_J&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_genpc.v</arg>&quot; Line <arg fmt="%d" index="2">175</arg>. <arg fmt="%s" index="3">Syntax error near &quot;}&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_genpc.v</arg>&quot; Line <arg fmt="%d" index="2">185</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_BRANCHOP_JR&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_genpc.v</arg>&quot; Line <arg fmt="%d" index="2">185</arg>. <arg fmt="%s" index="3">Syntax error near &quot;}&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_genpc.v</arg>&quot; Line <arg fmt="%d" index="2">195</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_BRANCHOP_BF&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_genpc.v</arg>&quot; Line <arg fmt="%d" index="2">195</arg>. <arg fmt="%s" index="3">Syntax error near &quot;}&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_genpc.v</arg>&quot; Line <arg fmt="%d" index="2">215</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_BRANCHOP_BNF&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_genpc.v</arg>&quot; Line <arg fmt="%d" index="2">215</arg>. <arg fmt="%s" index="3">Syntax error near &quot;}&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_genpc.v</arg>&quot; Line <arg fmt="%d" index="2">235</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_BRANCHOP_RFE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_genpc.v</arg>&quot; Line <arg fmt="%d" index="2">235</arg>. <arg fmt="%s" index="3">Syntax error near &quot;}&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_genpc.v</arg>&quot; Line <arg fmt="%d" index="2">252</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_EXCEPT_EPH1_P&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_genpc.v</arg>&quot; Line <arg fmt="%d" index="2">252</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_genpc.v</arg>&quot; Line <arg fmt="%d" index="2">253</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_EXCEPT_V&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_genpc.v</arg>&quot; Line <arg fmt="%d" index="2">277</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_genpc.v</arg>&quot; Line <arg fmt="%d" index="2">285</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_genpc.v</arg>&quot; Line <arg fmt="%d" index="2">289</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_genpc.v</arg>&quot; Line <arg fmt="%d" index="2">293</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_gmultp2_32x32.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_gmultp2_32x32.v</arg>&quot; Line <arg fmt="%d" index="2">52</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_gmultp2_32x32.v</arg>&quot; Line <arg fmt="%d" index="2">54</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ic_fsm.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ic_fsm.v</arg>&quot; Line <arg fmt="%d" index="2">51</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ic_fsm.v</arg>&quot; Line <arg fmt="%d" index="2">53</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ic_fsm.v</arg>&quot; Line <arg fmt="%d" index="2">105</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ICLS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ic_fsm.v</arg>&quot; Line <arg fmt="%d" index="2">148</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_EVENT&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ic_fsm.v</arg>&quot; Line <arg fmt="%d" index="2">149</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_VALUE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ic_fsm.v</arg>&quot; Line <arg fmt="%d" index="2">149</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ic_fsm.v</arg>&quot; Line <arg fmt="%d" index="2">159</arg>. <arg fmt="%s" index="3">Syntax error near &quot;else&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ic_fsm.v</arg>&quot; Line <arg fmt="%d" index="2">181</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ICTAGL&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ic_fsm.v</arg>&quot; Line <arg fmt="%d" index="2">181</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ic_fsm.v</arg>&quot; Line <arg fmt="%d" index="2">202</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ic_ram.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ic_ram.v</arg>&quot; Line <arg fmt="%d" index="2">53</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ic_ram.v</arg>&quot; Line <arg fmt="%d" index="2">55</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ic_ram.v</arg>&quot; Line <arg fmt="%d" index="2">70</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OPERAND_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ic_ram.v</arg>&quot; Line <arg fmt="%d" index="2">70</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ic_ram.v</arg>&quot; Line <arg fmt="%d" index="2">71</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ICINDX&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ic_ram.v</arg>&quot; Line <arg fmt="%d" index="2">71</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ic_tag.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ic_tag.v</arg>&quot; Line <arg fmt="%d" index="2">53</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ic_tag.v</arg>&quot; Line <arg fmt="%d" index="2">55</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ic_tag.v</arg>&quot; Line <arg fmt="%d" index="2">70</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ICTAG_W&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ic_tag.v</arg>&quot; Line <arg fmt="%d" index="2">70</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ic_tag.v</arg>&quot; Line <arg fmt="%d" index="2">71</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ICTAG&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ic_tag.v</arg>&quot; Line <arg fmt="%d" index="2">71</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ic_top.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ic_top.v</arg>&quot; Line <arg fmt="%d" index="2">49</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ic_top.v</arg>&quot; Line <arg fmt="%d" index="2">51</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ic_top.v</arg>&quot; Line <arg fmt="%d" index="2">78</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OPERAND_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ic_top.v</arg>&quot; Line <arg fmt="%d" index="2">78</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ic_top.v</arg>&quot; Line <arg fmt="%d" index="2">139</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ICTAG_W&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ic_top.v</arg>&quot; Line <arg fmt="%d" index="2">150</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ICINDXH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ic_top.v</arg>&quot; Line <arg fmt="%d" index="2">150</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ic_top.v</arg>&quot; Line <arg fmt="%d" index="2">179</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ic_top.v</arg>&quot; Line <arg fmt="%d" index="2">199</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ITAG_BE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ic_top.v</arg>&quot; Line <arg fmt="%d" index="2">199</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ic_top.v</arg>&quot; Line <arg fmt="%d" index="2">225</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_EVENT&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ic_top.v</arg>&quot; Line <arg fmt="%d" index="2">226</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_VALUE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ic_top.v</arg>&quot; Line <arg fmt="%d" index="2">226</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ic_top.v</arg>&quot; Line <arg fmt="%d" index="2">237</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ICTAGL&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ic_top.v</arg>&quot; Line <arg fmt="%d" index="2">237</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ic_top.v</arg>&quot; Line <arg fmt="%d" index="2">239</arg>. <arg fmt="%s" index="3">Syntax error near &quot;else&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ic_top.v</arg>&quot; Line <arg fmt="%d" index="2">278</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_ic_top.v</arg>&quot; Line <arg fmt="%d" index="2">300</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_if.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_if.v</arg>&quot; Line <arg fmt="%d" index="2">50</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_if.v</arg>&quot; Line <arg fmt="%d" index="2">52</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_if.v</arg>&quot; Line <arg fmt="%d" index="2">121</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_EVENT&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_if.v</arg>&quot; Line <arg fmt="%d" index="2">122</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_VALUE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_if.v</arg>&quot; Line <arg fmt="%d" index="2">122</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_if.v</arg>&quot; Line <arg fmt="%d" index="2">130</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OR32_NOP&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_if.v</arg>&quot; Line <arg fmt="%d" index="2">130</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_if.v</arg>&quot; Line <arg fmt="%d" index="2">134</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ITAG_TE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_if.v</arg>&quot; Line <arg fmt="%d" index="2">134</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_if.v</arg>&quot; Line <arg fmt="%d" index="2">135</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ITAG_PE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_if.v</arg>&quot; Line <arg fmt="%d" index="2">135</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_if.v</arg>&quot; Line <arg fmt="%d" index="2">136</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ITAG_BE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_if.v</arg>&quot; Line <arg fmt="%d" index="2">136</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_if.v</arg>&quot; Line <arg fmt="%d" index="2">142</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_if.v</arg>&quot; Line <arg fmt="%d" index="2">145</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_if.v</arg>&quot; Line <arg fmt="%d" index="2">147</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_if.v</arg>&quot; Line <arg fmt="%d" index="2">149</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_if.v</arg>&quot; Line <arg fmt="%d" index="2">155</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_if.v</arg>&quot; Line <arg fmt="%d" index="2">158</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_if.v</arg>&quot; Line <arg fmt="%d" index="2">160</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_if.v</arg>&quot; Line <arg fmt="%d" index="2">162</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_if.v</arg>&quot; Line <arg fmt="%d" index="2">168</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_if.v</arg>&quot; Line <arg fmt="%d" index="2">171</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_if.v</arg>&quot; Line <arg fmt="%d" index="2">173</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_if.v</arg>&quot; Line <arg fmt="%d" index="2">175</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_if.v</arg>&quot; Line <arg fmt="%d" index="2">181</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_if.v</arg>&quot; Line <arg fmt="%d" index="2">184</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_if.v</arg>&quot; Line <arg fmt="%d" index="2">186</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_if.v</arg>&quot; Line <arg fmt="%d" index="2">187</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_if.v</arg>&quot; Line <arg fmt="%d" index="2">188</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_if.v</arg>&quot; Line <arg fmt="%d" index="2">191</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_tlb.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">90</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">92</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">114</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OPERAND_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">114</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">115</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">133</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_IMMU_PS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">133</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">159</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ITLB_TAG&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">161</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ITLB_INDXW&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">164</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ITLBMRW&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">168</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ITLBTRW&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">195</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ITLB_TM_ADDR&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">195</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">200</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">205</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">210</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">215</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">216</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ITLB_TAGW&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">217</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">229</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">229</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ITLBMR_V_BITS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">239</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">240</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ITLBTR_UXE_BITS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">240</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">241</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ITLBTR_SXE_BITS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">241</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">242</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ITLBTR_CI_BITS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">242</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">247</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">253</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ITLB_INDX&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_tlb.v</arg>&quot; Line <arg fmt="%d" index="2">253</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_top.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_top.v</arg>&quot; Line <arg fmt="%d" index="2">45</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_top.v</arg>&quot; Line <arg fmt="%d" index="2">47</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_top.v</arg>&quot; Line <arg fmt="%d" index="2">76</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OPERAND_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_top.v</arg>&quot; Line <arg fmt="%d" index="2">76</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_top.v</arg>&quot; Line <arg fmt="%d" index="2">77</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_top.v</arg>&quot; Line <arg fmt="%d" index="2">78</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_BOOT_ADR&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_top.v</arg>&quot; Line <arg fmt="%d" index="2">78</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_top.v</arg>&quot; Line <arg fmt="%d" index="2">140</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_IMMU_PS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_top.v</arg>&quot; Line <arg fmt="%d" index="2">140</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_top.v</arg>&quot; Line <arg fmt="%d" index="2">154</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_top.v</arg>&quot; Line <arg fmt="%d" index="2">213</arg>. <arg fmt="%s" index="3">Syntax error near &quot;!&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_top.v</arg>&quot; Line <arg fmt="%d" index="2">227</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_EVENT&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_top.v</arg>&quot; Line <arg fmt="%d" index="2">228</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_VALUE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_top.v</arg>&quot; Line <arg fmt="%d" index="2">228</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_top.v</arg>&quot; Line <arg fmt="%d" index="2">275</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_top.v</arg>&quot; Line <arg fmt="%d" index="2">278</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_top.v</arg>&quot; Line <arg fmt="%d" index="2">280</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_top.v</arg>&quot; Line <arg fmt="%d" index="2">283</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_top.v</arg>&quot; Line <arg fmt="%d" index="2">286</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_top.v</arg>&quot; Line <arg fmt="%d" index="2">288</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_top.v</arg>&quot; Line <arg fmt="%d" index="2">296</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ITAG_TE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_top.v</arg>&quot; Line <arg fmt="%d" index="2">296</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_top.v</arg>&quot; Line <arg fmt="%d" index="2">315</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_top.v</arg>&quot; Line <arg fmt="%d" index="2">343</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_IMMU_CI&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_top.v</arg>&quot; Line <arg fmt="%d" index="2">343</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_top.v</arg>&quot; Line <arg fmt="%d" index="2">360</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_immu_top.v</arg>&quot; Line <arg fmt="%d" index="2">363</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_iwb_biu.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_iwb_biu.v</arg>&quot; Line <arg fmt="%d" index="2">56</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_iwb_biu.v</arg>&quot; Line <arg fmt="%d" index="2">58</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">52</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">54</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">71</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OPERAND_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">71</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">72</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_REGFILE_ADDR_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">72</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">91</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_LSUOP_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">126</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_LSUEA_PRECALC&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">126</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">127</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">133</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_EVENT&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">134</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_VALUE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">134</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">135</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_LSUOP_NOP&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">137</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">149</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">151</arg>. <arg fmt="%s" index="3">Syntax error near &quot;else&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">159</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">161</arg>. <arg fmt="%s" index="3">Syntax error near &quot;else&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">164</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_LSUOP_SH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">164</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">165</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_LSUOP_LHZ&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">166</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_LSUOP_LHS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">167</arg>. <arg fmt="%s" index="3">Syntax error near &quot;|&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">167</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_LSUOP_SW&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">168</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_LSUOP_LWZ&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">169</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_LSUOP_LWS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">169</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">177</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DTAG_TE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">177</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">178</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DTAG_PE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">178</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">179</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DTAG_BE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">179</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">184</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">189</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">194</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DTAG_ND&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">194</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">197</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_LSUOP_SB&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">197</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">198</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">199</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">200</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">201</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">202</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">203</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">204</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_LSUOP_LBZ&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">204</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">205</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">206</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">207</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">208</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">209</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_lsu.v</arg>&quot; Line <arg fmt="%d" index="2">210</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_mem2reg.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_mem2reg.v</arg>&quot; Line <arg fmt="%d" index="2">86</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_mem2reg.v</arg>&quot; Line <arg fmt="%d" index="2">88</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_mem2reg.v</arg>&quot; Line <arg fmt="%d" index="2">92</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OPERAND_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_mem2reg.v</arg>&quot; Line <arg fmt="%d" index="2">92</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_mem2reg.v</arg>&quot; Line <arg fmt="%d" index="2">98</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_LSUOP_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_mem2reg.v</arg>&quot; Line <arg fmt="%d" index="2">416</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_LSUOP_LBZ&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_mem2reg.v</arg>&quot; Line <arg fmt="%d" index="2">416</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_mem2reg.v</arg>&quot; Line <arg fmt="%d" index="2">420</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_LSUOP_LBS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_mem2reg.v</arg>&quot; Line <arg fmt="%d" index="2">420</arg>. <arg fmt="%s" index="3">Syntax error near &quot;begin&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_mem2reg.v</arg>&quot; Line <arg fmt="%d" index="2">424</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_LSUOP_LHZ&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_mem2reg.v</arg>&quot; Line <arg fmt="%d" index="2">428</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_LSUOP_LHS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_mem2reg.v</arg>&quot; Line <arg fmt="%d" index="2">428</arg>. <arg fmt="%s" index="3">Syntax error near &quot;begin&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_mult_mac.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_mult_mac.v</arg>&quot; Line <arg fmt="%d" index="2">56</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_mult_mac.v</arg>&quot; Line <arg fmt="%d" index="2">58</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_mult_mac.v</arg>&quot; Line <arg fmt="%d" index="2">75</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OPERAND_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_mult_mac.v</arg>&quot; Line <arg fmt="%d" index="2">75</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_mult_mac.v</arg>&quot; Line <arg fmt="%d" index="2">95</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_MACOP_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_mult_mac.v</arg>&quot; Line <arg fmt="%d" index="2">96</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ALUOP_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_mult_mac.v</arg>&quot; Line <arg fmt="%d" index="2">205</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_EVENT&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_mult_mac.v</arg>&quot; Line <arg fmt="%d" index="2">206</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_VALUE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_mult_mac.v</arg>&quot; Line <arg fmt="%d" index="2">206</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_operandmuxes.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_operandmuxes.v</arg>&quot; Line <arg fmt="%d" index="2">50</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_operandmuxes.v</arg>&quot; Line <arg fmt="%d" index="2">52</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_operandmuxes.v</arg>&quot; Line <arg fmt="%d" index="2">63</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OPERAND_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_operandmuxes.v</arg>&quot; Line <arg fmt="%d" index="2">63</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_operandmuxes.v</arg>&quot; Line <arg fmt="%d" index="2">77</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SEL_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_operandmuxes.v</arg>&quot; Line <arg fmt="%d" index="2">97</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_EVENT&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_operandmuxes.v</arg>&quot; Line <arg fmt="%d" index="2">98</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_VALUE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_operandmuxes.v</arg>&quot; Line <arg fmt="%d" index="2">98</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_operandmuxes.v</arg>&quot; Line <arg fmt="%d" index="2">101</arg>. <arg fmt="%s" index="3">Syntax error near &quot;else&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_operandmuxes.v</arg>&quot; Line <arg fmt="%d" index="2">114</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_operandmuxes.v</arg>&quot; Line <arg fmt="%d" index="2">117</arg>. <arg fmt="%s" index="3">Syntax error near &quot;else&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_operandmuxes.v</arg>&quot; Line <arg fmt="%d" index="2">135</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SEL_EX_FORW&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_operandmuxes.v</arg>&quot; Line <arg fmt="%d" index="2">135</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_operandmuxes.v</arg>&quot; Line <arg fmt="%d" index="2">137</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SEL_WB_FORW&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_operandmuxes.v</arg>&quot; Line <arg fmt="%d" index="2">137</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_operandmuxes.v</arg>&quot; Line <arg fmt="%d" index="2">153</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SEL_IMM&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_operandmuxes.v</arg>&quot; Line <arg fmt="%d" index="2">153</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_operandmuxes.v</arg>&quot; Line <arg fmt="%d" index="2">155</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_operandmuxes.v</arg>&quot; Line <arg fmt="%d" index="2">157</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_pic.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_pic.v</arg>&quot; Line <arg fmt="%d" index="2">49</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_pic.v</arg>&quot; Line <arg fmt="%d" index="2">51</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_pic.v</arg>&quot; Line <arg fmt="%d" index="2">79</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_PIC_INTS&gt; is not defined.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_pm.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_pm.v</arg>&quot; Line <arg fmt="%d" index="2">71</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_pm.v</arg>&quot; Line <arg fmt="%d" index="2">73</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_qmem_top.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_qmem_top.v</arg>&quot; Line <arg fmt="%d" index="2">75</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_qmem_top.v</arg>&quot; Line <arg fmt="%d" index="2">77</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_qmem_top.v</arg>&quot; Line <arg fmt="%d" index="2">150</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OPERAND_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_qmem_top.v</arg>&quot; Line <arg fmt="%d" index="2">150</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_reg2mem.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_reg2mem.v</arg>&quot; Line <arg fmt="%d" index="2">77</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_reg2mem.v</arg>&quot; Line <arg fmt="%d" index="2">79</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_reg2mem.v</arg>&quot; Line <arg fmt="%d" index="2">83</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OPERAND_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_reg2mem.v</arg>&quot; Line <arg fmt="%d" index="2">83</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_reg2mem.v</arg>&quot; Line <arg fmt="%d" index="2">89</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_LSUOP_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_reg2mem.v</arg>&quot; Line <arg fmt="%d" index="2">108</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_LSUOP_SB&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_reg2mem.v</arg>&quot; Line <arg fmt="%d" index="2">108</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_reg2mem.v</arg>&quot; Line <arg fmt="%d" index="2">109</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_LSUOP_SH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_reg2mem.v</arg>&quot; Line <arg fmt="%d" index="2">109</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_reg2mem.v</arg>&quot; Line <arg fmt="%d" index="2">119</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_LSUOP_SW&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_reg2mem.v</arg>&quot; Line <arg fmt="%d" index="2">119</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_reg2mem.v</arg>&quot; Line <arg fmt="%d" index="2">129</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rf.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rf.v</arg>&quot; Line <arg fmt="%d" index="2">51</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rf.v</arg>&quot; Line <arg fmt="%d" index="2">53</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rf.v</arg>&quot; Line <arg fmt="%d" index="2">69</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OPERAND_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rf.v</arg>&quot; Line <arg fmt="%d" index="2">69</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rf.v</arg>&quot; Line <arg fmt="%d" index="2">70</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_REGFILE_ADDR_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rf.v</arg>&quot; Line <arg fmt="%d" index="2">70</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rf.v</arg>&quot; Line <arg fmt="%d" index="2">158</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SPR_RF&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rf.v</arg>&quot; Line <arg fmt="%d" index="2">158</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rf.v</arg>&quot; Line <arg fmt="%d" index="2">194</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_EVENT&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rf.v</arg>&quot; Line <arg fmt="%d" index="2">195</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_VALUE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rf.v</arg>&quot; Line <arg fmt="%d" index="2">195</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rf.v</arg>&quot; Line <arg fmt="%d" index="2">198</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v</arg>&quot; Line <arg fmt="%d" index="2">63</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v</arg>&quot; Line <arg fmt="%d" index="2">65</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v</arg>&quot; Line <arg fmt="%d" index="2">81</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OPERAND_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v</arg>&quot; Line <arg fmt="%d" index="2">81</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v</arg>&quot; Line <arg fmt="%d" index="2">82</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_REGFILE_ADDR_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v</arg>&quot; Line <arg fmt="%d" index="2">82</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v</arg>&quot; Line <arg fmt="%d" index="2">203</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_EVENT&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v</arg>&quot; Line <arg fmt="%d" index="2">204</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_VALUE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v</arg>&quot; Line <arg fmt="%d" index="2">204</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v</arg>&quot; Line <arg fmt="%d" index="2">209</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v</arg>&quot; Line <arg fmt="%d" index="2">210</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v</arg>&quot; Line <arg fmt="%d" index="2">211</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v</arg>&quot; Line <arg fmt="%d" index="2">212</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v</arg>&quot; Line <arg fmt="%d" index="2">213</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v</arg>&quot; Line <arg fmt="%d" index="2">214</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v</arg>&quot; Line <arg fmt="%d" index="2">215</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v</arg>&quot; Line <arg fmt="%d" index="2">216</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v</arg>&quot; Line <arg fmt="%d" index="2">217</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v</arg>&quot; Line <arg fmt="%d" index="2">218</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v</arg>&quot; Line <arg fmt="%d" index="2">219</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v</arg>&quot; Line <arg fmt="%d" index="2">220</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v</arg>&quot; Line <arg fmt="%d" index="2">221</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v</arg>&quot; Line <arg fmt="%d" index="2">222</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v</arg>&quot; Line <arg fmt="%d" index="2">223</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v</arg>&quot; Line <arg fmt="%d" index="2">226</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v</arg>&quot; Line <arg fmt="%d" index="2">227</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v</arg>&quot; Line <arg fmt="%d" index="2">228</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v</arg>&quot; Line <arg fmt="%d" index="2">229</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v</arg>&quot; Line <arg fmt="%d" index="2">230</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v</arg>&quot; Line <arg fmt="%d" index="2">231</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v</arg>&quot; Line <arg fmt="%d" index="2">232</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v</arg>&quot; Line <arg fmt="%d" index="2">233</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v</arg>&quot; Line <arg fmt="%d" index="2">234</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v</arg>&quot; Line <arg fmt="%d" index="2">235</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v</arg>&quot; Line <arg fmt="%d" index="2">236</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v</arg>&quot; Line <arg fmt="%d" index="2">237</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v</arg>&quot; Line <arg fmt="%d" index="2">238</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v</arg>&quot; Line <arg fmt="%d" index="2">239</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v</arg>&quot; Line <arg fmt="%d" index="2">240</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v</arg>&quot; Line <arg fmt="%d" index="2">241</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v</arg>&quot; Line <arg fmt="%d" index="2">243</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v</arg>&quot; Line <arg fmt="%d" index="2">250</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v</arg>&quot; Line <arg fmt="%d" index="2">254</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v</arg>&quot; Line <arg fmt="%d" index="2">299</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_rfram_generic.v</arg>&quot; Line <arg fmt="%d" index="2">303</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sb.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sb.v</arg>&quot; Line <arg fmt="%d" index="2">51</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sb.v</arg>&quot; Line <arg fmt="%d" index="2">53</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sb.v</arg>&quot; Line <arg fmt="%d" index="2">71</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OPERAND_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sb.v</arg>&quot; Line <arg fmt="%d" index="2">71</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sb.v</arg>&quot; Line <arg fmt="%d" index="2">72</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sb_fifo.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sb_fifo.v</arg>&quot; Line <arg fmt="%d" index="2">62</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sb_fifo.v</arg>&quot; Line <arg fmt="%d" index="2">64</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sb_fifo.v</arg>&quot; Line <arg fmt="%d" index="2">71</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SB_LOG&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sb_fifo.v</arg>&quot; Line <arg fmt="%d" index="2">71</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sb_fifo.v</arg>&quot; Line <arg fmt="%d" index="2">72</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SB_ENTRIES&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sb_fifo.v</arg>&quot; Line <arg fmt="%d" index="2">72</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sb_fifo.v</arg>&quot; Line <arg fmt="%d" index="2">97</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_EVENT&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sb_fifo.v</arg>&quot; Line <arg fmt="%d" index="2">98</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_VALUE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sb_fifo.v</arg>&quot; Line <arg fmt="%d" index="2">98</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sb_fifo.v</arg>&quot; Line <arg fmt="%d" index="2">107</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sb_fifo.v</arg>&quot; Line <arg fmt="%d" index="2">109</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sb_fifo.v</arg>&quot; Line <arg fmt="%d" index="2">111</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sb_fifo.v</arg>&quot; Line <arg fmt="%d" index="2">113</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sb_fifo.v</arg>&quot; Line <arg fmt="%d" index="2">116</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sb_fifo.v</arg>&quot; Line <arg fmt="%d" index="2">119</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sb_fifo.v</arg>&quot; Line <arg fmt="%d" index="2">121</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sb_fifo.v</arg>&quot; Line <arg fmt="%d" index="2">124</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sb_fifo.v</arg>&quot; Line <arg fmt="%d" index="2">128</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sb_fifo.v</arg>&quot; Line <arg fmt="%d" index="2">132</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sb_fifo.v</arg>&quot; Line <arg fmt="%d" index="2">134</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sb_fifo.v</arg>&quot; Line <arg fmt="%d" index="2">137</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sb_fifo.v</arg>&quot; Line <arg fmt="%d" index="2">141</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sb_fifo.v</arg>&quot; Line <arg fmt="%d" index="2">145</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sb_fifo.v</arg>&quot; Line <arg fmt="%d" index="2">147</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram.v</arg>&quot; Line <arg fmt="%d" index="2">56</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram.v</arg>&quot; Line <arg fmt="%d" index="2">58</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_1024x32.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_1024x32.v</arg>&quot; Line <arg fmt="%d" index="2">116</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_1024x32.v</arg>&quot; Line <arg fmt="%d" index="2">118</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_1024x32.v</arg>&quot; Line <arg fmt="%d" index="2">515</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_EVENT&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_1024x32.v</arg>&quot; Line <arg fmt="%d" index="2">516</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_VALUE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_1024x32.v</arg>&quot; Line <arg fmt="%d" index="2">516</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_1024x32.v</arg>&quot; Line <arg fmt="%d" index="2">519</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_1024x32_bw.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_1024x32_bw.v</arg>&quot; Line <arg fmt="%d" index="2">85</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_1024x32_bw.v</arg>&quot; Line <arg fmt="%d" index="2">87</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_1024x32_bw.v</arg>&quot; Line <arg fmt="%d" index="2">535</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_EVENT&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_1024x32_bw.v</arg>&quot; Line <arg fmt="%d" index="2">536</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_VALUE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_1024x32_bw.v</arg>&quot; Line <arg fmt="%d" index="2">536</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_1024x32_bw.v</arg>&quot; Line <arg fmt="%d" index="2">539</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_1024x8.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_1024x8.v</arg>&quot; Line <arg fmt="%d" index="2">113</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_1024x8.v</arg>&quot; Line <arg fmt="%d" index="2">115</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_1024x8.v</arg>&quot; Line <arg fmt="%d" index="2">386</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_EVENT&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_1024x8.v</arg>&quot; Line <arg fmt="%d" index="2">387</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_VALUE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_1024x8.v</arg>&quot; Line <arg fmt="%d" index="2">387</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_1024x8.v</arg>&quot; Line <arg fmt="%d" index="2">390</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_128x32.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_128x32.v</arg>&quot; Line <arg fmt="%d" index="2">80</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_128x32.v</arg>&quot; Line <arg fmt="%d" index="2">82</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_128x32.v</arg>&quot; Line <arg fmt="%d" index="2">267</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_EVENT&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_128x32.v</arg>&quot; Line <arg fmt="%d" index="2">268</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_VALUE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_128x32.v</arg>&quot; Line <arg fmt="%d" index="2">268</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_128x32.v</arg>&quot; Line <arg fmt="%d" index="2">271</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_2048x32.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_2048x32.v</arg>&quot; Line <arg fmt="%d" index="2">116</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_2048x32.v</arg>&quot; Line <arg fmt="%d" index="2">118</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_2048x32.v</arg>&quot; Line <arg fmt="%d" index="2">619</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_EVENT&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_2048x32.v</arg>&quot; Line <arg fmt="%d" index="2">620</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_VALUE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_2048x32.v</arg>&quot; Line <arg fmt="%d" index="2">620</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_2048x32.v</arg>&quot; Line <arg fmt="%d" index="2">623</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_2048x32_bw.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_2048x32_bw.v</arg>&quot; Line <arg fmt="%d" index="2">88</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_2048x32_bw.v</arg>&quot; Line <arg fmt="%d" index="2">90</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_2048x32_bw.v</arg>&quot; Line <arg fmt="%d" index="2">639</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_EVENT&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_2048x32_bw.v</arg>&quot; Line <arg fmt="%d" index="2">640</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_VALUE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_2048x32_bw.v</arg>&quot; Line <arg fmt="%d" index="2">640</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_2048x32_bw.v</arg>&quot; Line <arg fmt="%d" index="2">643</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_2048x8.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_2048x8.v</arg>&quot; Line <arg fmt="%d" index="2">113</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_2048x8.v</arg>&quot; Line <arg fmt="%d" index="2">115</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_2048x8.v</arg>&quot; Line <arg fmt="%d" index="2">412</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_EVENT&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_2048x8.v</arg>&quot; Line <arg fmt="%d" index="2">413</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_VALUE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_2048x8.v</arg>&quot; Line <arg fmt="%d" index="2">413</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_2048x8.v</arg>&quot; Line <arg fmt="%d" index="2">416</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_256x21.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_256x21.v</arg>&quot; Line <arg fmt="%d" index="2">122</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_256x21.v</arg>&quot; Line <arg fmt="%d" index="2">124</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_256x21.v</arg>&quot; Line <arg fmt="%d" index="2">402</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_EVENT&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_256x21.v</arg>&quot; Line <arg fmt="%d" index="2">403</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_VALUE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_256x21.v</arg>&quot; Line <arg fmt="%d" index="2">403</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_256x21.v</arg>&quot; Line <arg fmt="%d" index="2">406</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_32_bw.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_32_bw.v</arg>&quot; Line <arg fmt="%d" index="2">57</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_32_bw.v</arg>&quot; Line <arg fmt="%d" index="2">59</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_32x24.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_32x24.v</arg>&quot; Line <arg fmt="%d" index="2">84</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_32x24.v</arg>&quot; Line <arg fmt="%d" index="2">86</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_32x24.v</arg>&quot; Line <arg fmt="%d" index="2">293</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_EVENT&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_32x24.v</arg>&quot; Line <arg fmt="%d" index="2">294</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_VALUE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_32x24.v</arg>&quot; Line <arg fmt="%d" index="2">294</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_32x24.v</arg>&quot; Line <arg fmt="%d" index="2">297</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_512x20.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_512x20.v</arg>&quot; Line <arg fmt="%d" index="2">119</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_512x20.v</arg>&quot; Line <arg fmt="%d" index="2">121</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_512x20.v</arg>&quot; Line <arg fmt="%d" index="2">412</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_EVENT&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_512x20.v</arg>&quot; Line <arg fmt="%d" index="2">413</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_VALUE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_512x20.v</arg>&quot; Line <arg fmt="%d" index="2">413</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_512x20.v</arg>&quot; Line <arg fmt="%d" index="2">416</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_64x14.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_64x14.v</arg>&quot; Line <arg fmt="%d" index="2">113</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_64x14.v</arg>&quot; Line <arg fmt="%d" index="2">115</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_64x14.v</arg>&quot; Line <arg fmt="%d" index="2">379</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_EVENT&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_64x14.v</arg>&quot; Line <arg fmt="%d" index="2">380</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_VALUE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_64x14.v</arg>&quot; Line <arg fmt="%d" index="2">380</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_64x14.v</arg>&quot; Line <arg fmt="%d" index="2">383</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_64x22.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_64x22.v</arg>&quot; Line <arg fmt="%d" index="2">113</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_64x22.v</arg>&quot; Line <arg fmt="%d" index="2">115</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_64x22.v</arg>&quot; Line <arg fmt="%d" index="2">394</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_EVENT&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_64x22.v</arg>&quot; Line <arg fmt="%d" index="2">395</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_VALUE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_64x22.v</arg>&quot; Line <arg fmt="%d" index="2">395</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_64x22.v</arg>&quot; Line <arg fmt="%d" index="2">398</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_64x24.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_64x24.v</arg>&quot; Line <arg fmt="%d" index="2">116</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_64x24.v</arg>&quot; Line <arg fmt="%d" index="2">118</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_64x24.v</arg>&quot; Line <arg fmt="%d" index="2">396</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_EVENT&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_64x24.v</arg>&quot; Line <arg fmt="%d" index="2">397</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_VALUE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_64x24.v</arg>&quot; Line <arg fmt="%d" index="2">397</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_spram_64x24.v</arg>&quot; Line <arg fmt="%d" index="2">400</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">50</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">52</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">83</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OPERAND_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">83</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">108</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_BRANCHOP_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">111</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SR_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">128</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_FPCSR_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">212</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SR_SM&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">212</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">218</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SPR_GROUP_BITS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">218</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">219</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SPR_GROUP_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">292</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SR_FO&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">292</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">293</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SR_EPH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">293</arg>. <arg fmt="%s" index="3">Syntax error near &quot;}&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">294</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_BRANCHOP_RFE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">296</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">298</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SR_TED&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">298</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">300</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">303</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SR_OV&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">303</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">304</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">305</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">309</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SR_CY&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">309</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">310</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">311</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">315</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SR_F&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">315</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">316</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">317</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">322</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SR_CE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">322</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">323</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SR_LEE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">323</arg>. <arg fmt="%s" index="3">Syntax error near &quot;,&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">324</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SR_ICE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">324</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">333</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SPR_GROUP_SYS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">333</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">334</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SPR_CFGR&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">334</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">335</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">336</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SPR_RF&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">336</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">337</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">338</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SPR_NPC&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">338</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">339</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">340</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SPR_PPC&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">340</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">341</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">342</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SPR_SR&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">342</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">343</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">344</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SPR_EPCR&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">344</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">345</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">346</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SPR_EEAR&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">346</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">347</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">348</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SPR_ESR&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">348</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">349</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">350</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SPR_FPCSR&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">350</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">356</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">381</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">386</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">391</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_EVENT&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">392</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_VALUE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">392</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">394</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SR_EPH_DEF&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">396</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">398</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">403</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">412</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">416</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">461</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">462</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">464</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SPR_GROUP_TT&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">464</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">466</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SPR_GROUP_PIC&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">466</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">468</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SPR_GROUP_PM&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">468</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">470</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SPR_GROUP_DMMU&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">470</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">472</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SPR_GROUP_IMMU&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">472</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">474</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SPR_GROUP_MAC&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">474</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">476</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SPR_GROUP_FPU&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_sprs.v</arg>&quot; Line <arg fmt="%d" index="2">476</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_top.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_top.v</arg>&quot; Line <arg fmt="%d" index="2">53</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_top.v</arg>&quot; Line <arg fmt="%d" index="2">55</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_top.v</arg>&quot; Line <arg fmt="%d" index="2">98</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OPERAND_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_top.v</arg>&quot; Line <arg fmt="%d" index="2">98</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_top.v</arg>&quot; Line <arg fmt="%d" index="2">99</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_top.v</arg>&quot; Line <arg fmt="%d" index="2">100</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_PIC_INTS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_top.v</arg>&quot; Line <arg fmt="%d" index="2">100</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_top.v</arg>&quot; Line <arg fmt="%d" index="2">101</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_BOOT_ADR&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_top.v</arg>&quot; Line <arg fmt="%d" index="2">101</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_top.v</arg>&quot; Line <arg fmt="%d" index="2">256</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SR_EPH_DEF&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_top.v</arg>&quot; Line <arg fmt="%d" index="2">256</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_top.v</arg>&quot; Line <arg fmt="%d" index="2">392</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DU_DSR_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_top.v</arg>&quot; Line <arg fmt="%d" index="2">410</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_BRANCHOP_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_top.v</arg>&quot; Line <arg fmt="%d" index="2">449</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_ICLS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_top.v</arg>&quot; Line <arg fmt="%d" index="2">495</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_DCLS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_top.v</arg>&quot; Line <arg fmt="%d" index="2">568</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SPR_GROUP_IMMU&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_top.v</arg>&quot; Line <arg fmt="%d" index="2">568</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_top.v</arg>&quot; Line <arg fmt="%d" index="2">611</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SPR_GROUP_IC&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_top.v</arg>&quot; Line <arg fmt="%d" index="2">611</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_top.v</arg>&quot; Line <arg fmt="%d" index="2">755</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SPR_GROUP_DMMU&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_top.v</arg>&quot; Line <arg fmt="%d" index="2">755</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_top.v</arg>&quot; Line <arg fmt="%d" index="2">801</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SPR_GROUP_DC&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_top.v</arg>&quot; Line <arg fmt="%d" index="2">801</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_top.v</arg>&quot; Line <arg fmt="%d" index="2">958</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SPR_GROUP_DU&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_top.v</arg>&quot; Line <arg fmt="%d" index="2">958</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_top.v</arg>&quot; Line <arg fmt="%d" index="2">986</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SPR_GROUP_PIC&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_top.v</arg>&quot; Line <arg fmt="%d" index="2">986</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_top.v</arg>&quot; Line <arg fmt="%d" index="2">1006</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_SPR_GROUP_TT&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_top.v</arg>&quot; Line <arg fmt="%d" index="2">1006</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_tpram_32x32.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_tpram_32x32.v</arg>&quot; Line <arg fmt="%d" index="2">106</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_tpram_32x32.v</arg>&quot; Line <arg fmt="%d" index="2">108</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_tpram_32x32.v</arg>&quot; Line <arg fmt="%d" index="2">404</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_EVENT&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_tpram_32x32.v</arg>&quot; Line <arg fmt="%d" index="2">405</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_VALUE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_tpram_32x32.v</arg>&quot; Line <arg fmt="%d" index="2">405</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_tpram_32x32.v</arg>&quot; Line <arg fmt="%d" index="2">408</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_tpram_32x32.v</arg>&quot; Line <arg fmt="%d" index="2">414</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_tpram_32x32.v</arg>&quot; Line <arg fmt="%d" index="2">417</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_tt.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_tt.v</arg>&quot; Line <arg fmt="%d" index="2">46</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_tt.v</arg>&quot; Line <arg fmt="%d" index="2">48</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_wb_biu.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_wb_biu.v</arg>&quot; Line <arg fmt="%d" index="2">57</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_wb_biu.v</arg>&quot; Line <arg fmt="%d" index="2">59</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_wb_biu.v</arg>&quot; Line <arg fmt="%d" index="2">80</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OPERAND_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_wb_biu.v</arg>&quot; Line <arg fmt="%d" index="2">80</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_wb_biu.v</arg>&quot; Line <arg fmt="%d" index="2">81</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_wb_biu.v</arg>&quot; Line <arg fmt="%d" index="2">191</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_EVENT&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_wb_biu.v</arg>&quot; Line <arg fmt="%d" index="2">192</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_VALUE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_wb_biu.v</arg>&quot; Line <arg fmt="%d" index="2">192</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_wb_biu.v</arg>&quot; Line <arg fmt="%d" index="2">194</arg>. <arg fmt="%s" index="3">Syntax error near &quot;else&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_wb_biu.v</arg>&quot; Line <arg fmt="%d" index="2">202</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_wb_biu.v</arg>&quot; Line <arg fmt="%d" index="2">205</arg>. <arg fmt="%s" index="3">Syntax error near &quot;else&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_wb_biu.v</arg>&quot; Line <arg fmt="%d" index="2">280</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_wb_biu.v</arg>&quot; Line <arg fmt="%d" index="2">295</arg>. <arg fmt="%s" index="3">Syntax error near &quot;else&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_wb_biu.v</arg>&quot; Line <arg fmt="%d" index="2">339</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_wb_biu.v</arg>&quot; Line <arg fmt="%d" index="2">344</arg>. <arg fmt="%s" index="3">Syntax error near &quot;else&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_wb_biu.v</arg>&quot; Line <arg fmt="%d" index="2">364</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_wb_biu.v</arg>&quot; Line <arg fmt="%d" index="2">373</arg>. <arg fmt="%s" index="3">Syntax error near &quot;else&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_wbmux.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_wbmux.v</arg>&quot; Line <arg fmt="%d" index="2">50</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_wbmux.v</arg>&quot; Line <arg fmt="%d" index="2">52</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_wbmux.v</arg>&quot; Line <arg fmt="%d" index="2">64</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_OPERAND_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_wbmux.v</arg>&quot; Line <arg fmt="%d" index="2">64</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_wbmux.v</arg>&quot; Line <arg fmt="%d" index="2">80</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RFWBOP_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_wbmux.v</arg>&quot; Line <arg fmt="%d" index="2">100</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_EVENT&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_wbmux.v</arg>&quot; Line <arg fmt="%d" index="2">101</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RST_VALUE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_wbmux.v</arg>&quot; Line <arg fmt="%d" index="2">101</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_wbmux.v</arg>&quot; Line <arg fmt="%d" index="2">105</arg>. <arg fmt="%s" index="3">Syntax error near &quot;else&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_wbmux.v</arg>&quot; Line <arg fmt="%d" index="2">120</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RFWBOP_ALU&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_wbmux.v</arg>&quot; Line <arg fmt="%d" index="2">120</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_wbmux.v</arg>&quot; Line <arg fmt="%d" index="2">121</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RFWBOP_LSU&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_wbmux.v</arg>&quot; Line <arg fmt="%d" index="2">121</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_wbmux.v</arg>&quot; Line <arg fmt="%d" index="2">129</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RFWBOP_SPRS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_wbmux.v</arg>&quot; Line <arg fmt="%d" index="2">129</arg>. <arg fmt="%s" index="3">Syntax error near &quot;begin&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_wbmux.v</arg>&quot; Line <arg fmt="%d" index="2">137</arg>. <arg fmt="%s" index="3">Macro &lt;OR1200_RFWBOP_LR&gt; is not defined.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_xcv_ram32x8d.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_xcv_ram32x8d.v</arg>&quot; Line <arg fmt="%d" index="2">71</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/or1200/or1200_xcv_ram32x8d.v</arg>&quot; Line <arg fmt="%d" index="2">73</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;or1200_defines.v&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/rom/rom.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/rom/rom.v</arg>&quot; Line <arg fmt="%d" index="2">73</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;bootrom.v&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/simple_spi/fifo4.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/simple_spi/fifo4.v</arg>&quot; Line <arg fmt="%d" index="2">54</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/simple_spi/simple_spi.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/simple_spi/simple_spi.v</arg>&quot; Line <arg fmt="%d" index="2">42</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/raminfr.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart16550.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart16550.v</arg>&quot; Line <arg fmt="%d" index="2">135</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart16550.v</arg>&quot; Line <arg fmt="%d" index="2">138</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;uart_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart16550.v</arg>&quot; Line <arg fmt="%d" index="2">164</arg>. <arg fmt="%s" index="3">Macro &lt;UART_DATA_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart16550.v</arg>&quot; Line <arg fmt="%d" index="2">164</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart16550.v</arg>&quot; Line <arg fmt="%d" index="2">165</arg>. <arg fmt="%s" index="3">Macro &lt;UART_ADDR_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart16550.v</arg>&quot; Line <arg fmt="%d" index="2">165</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart16550.v</arg>&quot; Line <arg fmt="%d" index="2">228</arg>. <arg fmt="%s" index="3">Macro &lt;UART_FIFO_COUNTER_W&gt; is not defined.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_debug_if.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_debug_if.v</arg>&quot; Line <arg fmt="%d" index="2">84</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_debug_if.v</arg>&quot; Line <arg fmt="%d" index="2">87</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;uart_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_debug_if.v</arg>&quot; Line <arg fmt="%d" index="2">97</arg>. <arg fmt="%s" index="3">Macro &lt;UART_ADDR_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_debug_if.v</arg>&quot; Line <arg fmt="%d" index="2">106</arg>. <arg fmt="%s" index="3">Macro &lt;UART_FIFO_COUNTER_W&gt; is not defined.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_receiver.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_receiver.v</arg>&quot; Line <arg fmt="%d" index="2">193</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_receiver.v</arg>&quot; Line <arg fmt="%d" index="2">196</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;uart_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_receiver.v</arg>&quot; Line <arg fmt="%d" index="2">211</arg>. <arg fmt="%s" index="3">Macro &lt;UART_FIFO_COUNTER_W&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_receiver.v</arg>&quot; Line <arg fmt="%d" index="2">212</arg>. <arg fmt="%s" index="3">Macro &lt;UART_FIFO_REC_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_receiver.v</arg>&quot; Line <arg fmt="%d" index="2">344</arg>. <arg fmt="%s" index="3">Macro &lt;UART_LC_PE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_receiver.v</arg>&quot; Line <arg fmt="%d" index="2">344</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_receiver.v</arg>&quot; Line <arg fmt="%d" index="2">372</arg>. <arg fmt="%s" index="3">Macro &lt;UART_LC_EP&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_receiver.v</arg>&quot; Line <arg fmt="%d" index="2">372</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">223</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">226</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;uart_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">252</arg>. <arg fmt="%s" index="3">Macro &lt;UART_ADDR_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">279</arg>. <arg fmt="%s" index="3">Macro &lt;UART_FIFO_COUNTER_W&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">344</arg>. <arg fmt="%s" index="3">Macro &lt;UART_MC_RTS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">344</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">347</arg>. <arg fmt="%s" index="3">Macro &lt;UART_LC_DL&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">347</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">351</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">352</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">364</arg>. <arg fmt="%s" index="3">Macro &lt;UART_FIFO_REC_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">410</arg>. <arg fmt="%s" index="3">Macro &lt;UART_REG_RB&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">410</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">411</arg>. <arg fmt="%s" index="3">Macro &lt;UART_REG_IE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">411</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">412</arg>. <arg fmt="%s" index="3">Macro &lt;UART_REG_II&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">412</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">413</arg>. <arg fmt="%s" index="3">Macro &lt;UART_REG_LC&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">413</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">414</arg>. <arg fmt="%s" index="3">Macro &lt;UART_REG_LS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">414</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">415</arg>. <arg fmt="%s" index="3">Macro &lt;UART_REG_MS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">415</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">416</arg>. <arg fmt="%s" index="3">Macro &lt;UART_REG_SR&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">416</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">431</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&amp;&amp;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">441</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&amp;&amp;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">442</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&amp;&amp;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">443</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&amp;&amp;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">444</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&amp;&amp;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">445</arg>. <arg fmt="%s" index="3">Macro &lt;UART_REG_TR&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">445</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&amp;&amp;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">481</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">496</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">499</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">507</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">517</arg>. <arg fmt="%s" index="3">Macro &lt;UART_REG_FC&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">517</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">531</arg>. <arg fmt="%s" index="3">Macro &lt;UART_REG_MC&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">531</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">540</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">556</arg>. <arg fmt="%s" index="3">Syntax error near &quot;)&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">562</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">569</arg>. <arg fmt="%s" index="3">Syntax error near &quot;&lt;=&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">580</arg>. <arg fmt="%s" index="3">Macro &lt;UART_FC_TL&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">580</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">601</arg>. <arg fmt="%s" index="3">Macro &lt;UART_MS_DDCD&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">601</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">602</arg>. <arg fmt="%s" index="3">Syntax error near &quot;}&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">603</arg>. <arg fmt="%s" index="3">Macro &lt;UART_MS_CDCD&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">603</arg>. <arg fmt="%s" index="3">Syntax error near &quot;:&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">768</arg>. <arg fmt="%s" index="3">Macro &lt;UART_IE_RLS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">768</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">769</arg>. <arg fmt="%s" index="3">Macro &lt;UART_IE_RDA&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">769</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">770</arg>. <arg fmt="%s" index="3">Macro &lt;UART_IE_THRE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">770</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">771</arg>. <arg fmt="%s" index="3">Macro &lt;UART_IE_MS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">771</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">772</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">828</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">835</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">840</arg>. <arg fmt="%s" index="3">Macro &lt;UART_II_IP&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">840</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">849</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">856</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">883</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">883</arg>. <arg fmt="%s" index="3">Macro &lt;UART_II_RLS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">884</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">888</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">888</arg>. <arg fmt="%s" index="3">Macro &lt;UART_II_RDA&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">889</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">893</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">893</arg>. <arg fmt="%s" index="3">Macro &lt;UART_II_TI&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">894</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">898</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">899</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">903</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">903</arg>. <arg fmt="%s" index="3">Macro &lt;UART_II_MS&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">904</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">907</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_regs.v</arg>&quot; Line <arg fmt="%d" index="2">908</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_rfifo.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_rfifo.v</arg>&quot; Line <arg fmt="%d" index="2">145</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_rfifo.v</arg>&quot; Line <arg fmt="%d" index="2">148</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;uart_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_rfifo.v</arg>&quot; Line <arg fmt="%d" index="2">165</arg>. <arg fmt="%s" index="3">Macro &lt;UART_FIFO_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_rfifo.v</arg>&quot; Line <arg fmt="%d" index="2">165</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_rfifo.v</arg>&quot; Line <arg fmt="%d" index="2">166</arg>. <arg fmt="%s" index="3">Macro &lt;UART_FIFO_DEPTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_rfifo.v</arg>&quot; Line <arg fmt="%d" index="2">166</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_rfifo.v</arg>&quot; Line <arg fmt="%d" index="2">167</arg>. <arg fmt="%s" index="3">Macro &lt;UART_FIFO_POINTER_W&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_rfifo.v</arg>&quot; Line <arg fmt="%d" index="2">167</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_rfifo.v</arg>&quot; Line <arg fmt="%d" index="2">168</arg>. <arg fmt="%s" index="3">Macro &lt;UART_FIFO_COUNTER_W&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_rfifo.v</arg>&quot; Line <arg fmt="%d" index="2">168</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_sync_flops.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_sync_flops.v</arg>&quot; Line <arg fmt="%d" index="2">68</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_tfifo.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_tfifo.v</arg>&quot; Line <arg fmt="%d" index="2">139</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_tfifo.v</arg>&quot; Line <arg fmt="%d" index="2">142</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;uart_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_tfifo.v</arg>&quot; Line <arg fmt="%d" index="2">158</arg>. <arg fmt="%s" index="3">Macro &lt;UART_FIFO_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_tfifo.v</arg>&quot; Line <arg fmt="%d" index="2">158</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_tfifo.v</arg>&quot; Line <arg fmt="%d" index="2">159</arg>. <arg fmt="%s" index="3">Macro &lt;UART_FIFO_DEPTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_tfifo.v</arg>&quot; Line <arg fmt="%d" index="2">159</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_tfifo.v</arg>&quot; Line <arg fmt="%d" index="2">160</arg>. <arg fmt="%s" index="3">Macro &lt;UART_FIFO_POINTER_W&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_tfifo.v</arg>&quot; Line <arg fmt="%d" index="2">160</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_tfifo.v</arg>&quot; Line <arg fmt="%d" index="2">161</arg>. <arg fmt="%s" index="3">Macro &lt;UART_FIFO_COUNTER_W&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_tfifo.v</arg>&quot; Line <arg fmt="%d" index="2">161</arg>. <arg fmt="%s" index="3">Syntax error near &quot;;&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_transmitter.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_transmitter.v</arg>&quot; Line <arg fmt="%d" index="2">149</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_transmitter.v</arg>&quot; Line <arg fmt="%d" index="2">152</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;uart_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_transmitter.v</arg>&quot; Line <arg fmt="%d" index="2">166</arg>. <arg fmt="%s" index="3">Macro &lt;UART_FIFO_COUNTER_W&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_transmitter.v</arg>&quot; Line <arg fmt="%d" index="2">180</arg>. <arg fmt="%s" index="3">Macro &lt;UART_FIFO_WIDTH&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_transmitter.v</arg>&quot; Line <arg fmt="%d" index="2">288</arg>. <arg fmt="%s" index="3">Macro &lt;UART_LC_PE&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_transmitter.v</arg>&quot; Line <arg fmt="%d" index="2">288</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_transmitter.v</arg>&quot; Line <arg fmt="%d" index="2">294</arg>. <arg fmt="%s" index="3">Macro &lt;UART_LC_EP&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_transmitter.v</arg>&quot; Line <arg fmt="%d" index="2">294</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_transmitter.v</arg>&quot; Line <arg fmt="%d" index="2">324</arg>. <arg fmt="%s" index="3">Macro &lt;UART_LC_SB&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_transmitter.v</arg>&quot; Line <arg fmt="%d" index="2">324</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_transmitter.v</arg>&quot; Line <arg fmt="%d" index="2">349</arg>. <arg fmt="%s" index="3">Macro &lt;UART_LC_BC&gt; is not defined.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="806" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_transmitter.v</arg>&quot; Line <arg fmt="%d" index="2">349</arg>. <arg fmt="%s" index="3">Syntax error near &quot;]&quot;.</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_wb.v&quot; into library work</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_wb.v</arg>&quot; Line <arg fmt="%d" index="2">138</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;timescale.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="281" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_wb.v</arg>&quot; Line <arg fmt="%d" index="2">140</arg>. <arg fmt="%s" index="3">Cannot open include file &quot;uart_defines.v&quot;.</arg>
</msg>

<msg type="error" file="ProjectMgmt" num="870" >&quot;<arg fmt="%s" index="1">/home/fpgadevelop/workspace/openriscGEMSCLAIM/src/orpsocv2/rtl/verilog/uart16550/uart_wb.v</arg>&quot; Line <arg fmt="%d" index="2">156</arg>. <arg fmt="%s" index="3">Macro &lt;UART_ADDR_WIDTH&gt; is not defined.</arg>
</msg>

</messages>

