# ğŸŒŸ Day 3 â€” Introduction to Optimization  

## ğŸ“‘ Table of Contents  
- [Introduction to Optimization](#introduction-to-optimization)  
  - [Combinational Logic Optimization](#combinational-logic-optimization)  
  - [Sequential Optimization](#sequential-optimization)  

---

## ğŸ“ Introduction to Optimization  
Optimization in digital design focuses on improving the circuit for **area, power, and performance efficiency**. It can be classified into **Combinational Logic Optimization** and **Sequential Optimization**.  

---

## ğŸ”¹ Combinational Logic Optimization  
- **Constant Propagation** â€“ Eliminating redundant constants in logic expressions.  
- **Boolean Logic Optimization** â€“ Simplifying Boolean equations to reduce gate count.  

---

## ğŸ”¹ Sequential Optimization  

### Basic  
- **Sequential Constant Propagation** â€“ Removing unnecessary sequential logic based on constant values.  

### Advanced  
- **State Optimization** â€“ Reducing redundant states in FSMs.  
- **Sequential Logic Cloning** â€“ Duplicating registers to improve timing/performance.  
- **Retiming** â€“ Repositioning registers for better performance without changing functionality.  

---

## ğŸ“Š Classification Diagram  
![Optimization Classification](path/to/your/image.png)  
*(Add your generated diagram in the repo and link here)*  

---

---

## ğŸ”¹ B. Constant Propagation  

Constant Propagation is an optimization technique where **constant values are substituted** into a circuit to simplify logic.  
If an input is fixed to **0 or 1**, unnecessary gates can be eliminated. This reduces **circuit size, transistor usage, and power consumption**.  

---

### ğŸ§® Example Circuit  

![Constant Propagation Example](images/constant_propagation.png)  


Equation:  

```bash
y = Â¯((a Â· b) + c)
```
### ğŸ”½ Reduction Steps  

Case: a = 0 (constant input) 
```bash 
y = Â¯((a Â· b) + c)
  = Â¯((0 Â· b) + c)
  = Â¯(0 + c)
  = Â¯c
  = c'
```
So, the **AND + NOR implementation** can be reduced to a **single inverter**.  

---

### âš¡ Transistor Count (Your Example)  
![Reduced Transistor Count](images/constant_propagation_reduced.png)

- **Original circuit (AND + NOR)** â†’ **6 transistors**  
- **Optimized circuit (only inverter for c')** â†’ **2 transistors**  

âœ… **Net Reduction = 4 transistors**  

---

---

## ğŸ”¹ B. Boolean Logic Optimization

**Boolean Logic Optimization** is a technique to **simplify complex Boolean expressions** and logic circuits, which reduces:

- **Gate count**
- **Transistor usage**
- **Power consumption**
- **Delay**

The goal is to represent the same logic function in a **simpler form** using Boolean algebra or Karnaugh maps.

---

### ğŸ§® Example Circuit

![Boolean Logic Optimization Example](Images/bool.png)  
Original equation:

```verilog
assign y = a ? (b ? c : (c ? a : 0)) : (!c);
```
We want to simplify this into a **reduced equation**.

---

### ğŸ”½ Reduction Steps

**Step 1:** Analyze the nested ternary operator

```verilog
y = a ? (b ? c : (c ? a : 0)) : !c
```

**Step 2:** Consider cases

- If `a = 0` â†’ `y = !c`  
- If `a = 1` â†’ `y = (b ? c : (c ? 1 : 0))`  

**Step 3:** Simplify the inner expression `(b ? c : (c ? a : 0))`

- When `a = 1` â†’ `(b ? c : (c ? 1 : 0))` â†’ `(b AND c) OR (!b AND c)` â†’ `c`  

**Step 4:** Combine with outer `a`

```verilog
y = a ? c : !c
```

**Step 5:** Recognize **XNOR pattern**

```verilog
y = a XNOR c
```

âœ… **Final Reduced Equation:**

y = a xnor c

---

## ğŸ”¹ C. Sequential Logic Optimization

**Sequential Logic Optimization** aims to simplify circuits that include **memory elements** (like flip-flops) while preserving functionality.  

### ğŸ”¹ Sequential Constant Propagation  

This technique propagates **constant values through sequential elements** (like D flip-flops) to simplify logic. If a flip-flop output is constant, connected logic can often be reduced.

---

### ğŸ§® Example Circuit

- **Setup:**  
  - DFF with **reset active** (Q is 0 after reset)  
  - Q output of DFF â†’ NAND gate input  
  - Another NAND input â†’ `A`  
  - D input of DFF â†’ grounded (`0`)  

- **Behavior:**  
  - After reset, Q = 0  
  - NAND gate output: `Y = !(Q & A) = !(0 & A) = 1` â†’ **constant 1**  

âœ… This shows that **sequential constant propagation** can reduce downstream logic because the output is always constant.

---


