@inproceedings{DBLP:conf/icecsys/WuSCF00,
 author = {Yu-Liang Wu and
Chin Ngai Sze and
Chak-Chung Cheung and
Hongbing Fan},
 bibsource = {dblp computer science bibliography, https://dblp.org},
 biburl = {https://dblp.org/rec/conf/icecsys/WuSCF00.bib},
 booktitle = {Proceedings of the 2000 7th IEEE International Conference on Electronics,
Circuits and Systems, ICECS 2000, Jounieh, Lebanon, December 17-20,
2000},
 doi = {10.1109/ICECS.2000.912962},
 pages = {654--657},
 publisher = {IEEE},
 timestamp = {Mon, 09 Aug 2021 14:54:04 +0200},
 title = {On improved graph-based alternative wiring scheme for multi-level
logic optimization},
 url = {https://doi.org/10.1109/ICECS.2000.912962},
 year = {2000}
}
