
Open Source ColorAlti FINAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000603c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08006150  08006150  00016150  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080061b0  080061b0  00020088  2**0
                  CONTENTS
  4 .ARM          00000000  080061b0  080061b0  00020088  2**0
                  CONTENTS
  5 .preinit_array 00000000  080061b0  080061b0  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080061b0  080061b0  000161b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080061b4  080061b4  000161b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  080061b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000041c  20000088  08006240  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004a4  08006240  000204a4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d82c  00000000  00000000  000200b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022c0  00000000  00000000  0002d8dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dc8  00000000  00000000  0002fba0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000cc8  00000000  00000000  00030968  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018169  00000000  00000000  00031630  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010c66  00000000  00000000  00049799  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008a713  00000000  00000000  0005a3ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e4b12  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003da0  00000000  00000000  000e4b64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000088 	.word	0x20000088
 800012c:	00000000 	.word	0x00000000
 8000130:	08006134 	.word	0x08006134

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000008c 	.word	0x2000008c
 800014c:	08006134 	.word	0x08006134

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_d2uiz>:
 8000a28:	004a      	lsls	r2, r1, #1
 8000a2a:	d211      	bcs.n	8000a50 <__aeabi_d2uiz+0x28>
 8000a2c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a30:	d211      	bcs.n	8000a56 <__aeabi_d2uiz+0x2e>
 8000a32:	d50d      	bpl.n	8000a50 <__aeabi_d2uiz+0x28>
 8000a34:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a3c:	d40e      	bmi.n	8000a5c <__aeabi_d2uiz+0x34>
 8000a3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a42:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a4e:	4770      	bx	lr
 8000a50:	f04f 0000 	mov.w	r0, #0
 8000a54:	4770      	bx	lr
 8000a56:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a5a:	d102      	bne.n	8000a62 <__aeabi_d2uiz+0x3a>
 8000a5c:	f04f 30ff 	mov.w	r0, #4294967295
 8000a60:	4770      	bx	lr
 8000a62:	f04f 0000 	mov.w	r0, #0
 8000a66:	4770      	bx	lr

08000a68 <LPS_Init>:
#include "LPS22HB.h"

struct LPS_CONFIG lpsConfig;

uint8_t LPS_Init(I2C_HandleTypeDef* i2c_config, uint16_t address)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b084      	sub	sp, #16
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
 8000a70:	460b      	mov	r3, r1
 8000a72:	807b      	strh	r3, [r7, #2]
	HAL_Delay(1000);
 8000a74:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a78:	f001 f912 	bl	8001ca0 <HAL_Delay>
	lpsConfig.i2c_config = i2c_config;
 8000a7c:	4a14      	ldr	r2, [pc, #80]	; (8000ad0 <LPS_Init+0x68>)
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	6013      	str	r3, [r2, #0]
	lpsConfig.address = address;
 8000a82:	4a13      	ldr	r2, [pc, #76]	; (8000ad0 <LPS_Init+0x68>)
 8000a84:	887b      	ldrh	r3, [r7, #2]
 8000a86:	8093      	strh	r3, [r2, #4]

	//Make sure the sensor is powered on and discovered on the I2C bus
	HAL_StatusTypeDef i2c_status = HAL_I2C_IsDeviceReady(i2c_config, (uint16_t)(LPS_DEFAULT_ADDRESS<<1), 3, 5);
 8000a88:	2305      	movs	r3, #5
 8000a8a:	2203      	movs	r2, #3
 8000a8c:	21b8      	movs	r1, #184	; 0xb8
 8000a8e:	6878      	ldr	r0, [r7, #4]
 8000a90:	f002 fae0 	bl	8003054 <HAL_I2C_IsDeviceReady>
 8000a94:	4603      	mov	r3, r0
 8000a96:	73fb      	strb	r3, [r7, #15]
	if(i2c_status == HAL_BUSY) {
 8000a98:	7bfb      	ldrb	r3, [r7, #15]
 8000a9a:	2b02      	cmp	r3, #2
 8000a9c:	d101      	bne.n	8000aa2 <LPS_Init+0x3a>
		return 0;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	e012      	b.n	8000ac8 <LPS_Init+0x60>
	}

	//Set the ouptut data rate (odr)
	LPS_Set_Odr(ODR_75hz);
 8000aa2:	2005      	movs	r0, #5
 8000aa4:	f000 f834 	bl	8000b10 <LPS_Set_Odr>

	//Make sure the odr matches the desired odr
	enum LPS_ODR odr = LPS_Get_Odr();
 8000aa8:	f000 f864 	bl	8000b74 <LPS_Get_Odr>
 8000aac:	4603      	mov	r3, r0
 8000aae:	73bb      	strb	r3, [r7, #14]
	if(odr != ODR_75hz) {
 8000ab0:	7bbb      	ldrb	r3, [r7, #14]
 8000ab2:	2b05      	cmp	r3, #5
 8000ab4:	d001      	beq.n	8000aba <LPS_Init+0x52>
		return 0;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	e006      	b.n	8000ac8 <LPS_Init+0x60>
	}

	//Set FIFO mode to BYPASS
	LPS_Configure_Fifo(BYPASS);
 8000aba:	2000      	movs	r0, #0
 8000abc:	f000 f86c 	bl	8000b98 <LPS_Configure_Fifo>

	//Enable low pass filter
	LPS_Configure_LPFP(ODR_9);
 8000ac0:	2002      	movs	r0, #2
 8000ac2:	f000 f97b 	bl	8000dbc <LPS_Configure_LPFP>

	return 1;
 8000ac6:	2301      	movs	r3, #1
}
 8000ac8:	4618      	mov	r0, r3
 8000aca:	3710      	adds	r7, #16
 8000acc:	46bd      	mov	sp, r7
 8000ace:	bd80      	pop	{r7, pc}
 8000ad0:	200000a4 	.word	0x200000a4

08000ad4 <LPS_Reg_Read>:

void LPS_Reg_Read(uint16_t reg_addr, uint16_t reg_size, uint8_t* data_output)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b086      	sub	sp, #24
 8000ad8:	af04      	add	r7, sp, #16
 8000ada:	4603      	mov	r3, r0
 8000adc:	603a      	str	r2, [r7, #0]
 8000ade:	80fb      	strh	r3, [r7, #6]
 8000ae0:	460b      	mov	r3, r1
 8000ae2:	80bb      	strh	r3, [r7, #4]
	HAL_I2C_Mem_Read(lpsConfig.i2c_config, (uint16_t)(lpsConfig.address<<1), reg_addr, 1, data_output, reg_size, 100);
 8000ae4:	4b09      	ldr	r3, [pc, #36]	; (8000b0c <LPS_Reg_Read+0x38>)
 8000ae6:	6818      	ldr	r0, [r3, #0]
 8000ae8:	4b08      	ldr	r3, [pc, #32]	; (8000b0c <LPS_Reg_Read+0x38>)
 8000aea:	889b      	ldrh	r3, [r3, #4]
 8000aec:	005b      	lsls	r3, r3, #1
 8000aee:	b299      	uxth	r1, r3
 8000af0:	88fa      	ldrh	r2, [r7, #6]
 8000af2:	2364      	movs	r3, #100	; 0x64
 8000af4:	9302      	str	r3, [sp, #8]
 8000af6:	88bb      	ldrh	r3, [r7, #4]
 8000af8:	9301      	str	r3, [sp, #4]
 8000afa:	683b      	ldr	r3, [r7, #0]
 8000afc:	9300      	str	r3, [sp, #0]
 8000afe:	2301      	movs	r3, #1
 8000b00:	f002 f840 	bl	8002b84 <HAL_I2C_Mem_Read>
}
 8000b04:	bf00      	nop
 8000b06:	3708      	adds	r7, #8
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bd80      	pop	{r7, pc}
 8000b0c:	200000a4 	.word	0x200000a4

08000b10 <LPS_Set_Odr>:

//Configures the output data rate (ODR)
void LPS_Set_Odr(enum LPS_ODR new_odr)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b088      	sub	sp, #32
 8000b14:	af04      	add	r7, sp, #16
 8000b16:	4603      	mov	r3, r0
 8000b18:	71fb      	strb	r3, [r7, #7]
	//Read the existing configuration from the CTRL_REG 1
	uint8_t existingConfig[1];
	LPS_Reg_Read(CTRL_REG1, 1, existingConfig);
 8000b1a:	f107 030c 	add.w	r3, r7, #12
 8000b1e:	461a      	mov	r2, r3
 8000b20:	2101      	movs	r1, #1
 8000b22:	2010      	movs	r0, #16
 8000b24:	f7ff ffd6 	bl	8000ad4 <LPS_Reg_Read>

	//Clear top 4 bits from the existing config
	uint8_t newConfig[1];
	newConfig[0] = existingConfig[0] & 0x0F;
 8000b28:	7b3b      	ldrb	r3, [r7, #12]
 8000b2a:	f003 030f 	and.w	r3, r3, #15
 8000b2e:	b2db      	uxtb	r3, r3
 8000b30:	723b      	strb	r3, [r7, #8]

	//Store the new ODR configuration
	newConfig[0] |= (new_odr << 4);
 8000b32:	7a3b      	ldrb	r3, [r7, #8]
 8000b34:	b25a      	sxtb	r2, r3
 8000b36:	79fb      	ldrb	r3, [r7, #7]
 8000b38:	011b      	lsls	r3, r3, #4
 8000b3a:	b25b      	sxtb	r3, r3
 8000b3c:	4313      	orrs	r3, r2
 8000b3e:	b25b      	sxtb	r3, r3
 8000b40:	b2db      	uxtb	r3, r3
 8000b42:	723b      	strb	r3, [r7, #8]

	//Write new ODR to register
	HAL_I2C_Mem_Write(lpsConfig.i2c_config, (uint16_t)(lpsConfig.address<<1), CTRL_REG1, 1, newConfig, 1, 100);
 8000b44:	4b0a      	ldr	r3, [pc, #40]	; (8000b70 <LPS_Set_Odr+0x60>)
 8000b46:	6818      	ldr	r0, [r3, #0]
 8000b48:	4b09      	ldr	r3, [pc, #36]	; (8000b70 <LPS_Set_Odr+0x60>)
 8000b4a:	889b      	ldrh	r3, [r3, #4]
 8000b4c:	005b      	lsls	r3, r3, #1
 8000b4e:	b299      	uxth	r1, r3
 8000b50:	2364      	movs	r3, #100	; 0x64
 8000b52:	9302      	str	r3, [sp, #8]
 8000b54:	2301      	movs	r3, #1
 8000b56:	9301      	str	r3, [sp, #4]
 8000b58:	f107 0308 	add.w	r3, r7, #8
 8000b5c:	9300      	str	r3, [sp, #0]
 8000b5e:	2301      	movs	r3, #1
 8000b60:	2210      	movs	r2, #16
 8000b62:	f001 ff15 	bl	8002990 <HAL_I2C_Mem_Write>

	/*
	uint8_t actualNewConfig[1];
	LPS_Reg_Read(CTRL_REG1, 1, actualNewConfig);
	*/
}
 8000b66:	bf00      	nop
 8000b68:	3710      	adds	r7, #16
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	200000a4 	.word	0x200000a4

08000b74 <LPS_Get_Odr>:

//Reads the sensors odr
enum LPS_ODR LPS_Get_Odr()
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b082      	sub	sp, #8
 8000b78:	af00      	add	r7, sp, #0
	uint8_t existingConfig[1];
	LPS_Reg_Read(CTRL_REG1, 1, existingConfig);
 8000b7a:	1d3b      	adds	r3, r7, #4
 8000b7c:	461a      	mov	r2, r3
 8000b7e:	2101      	movs	r1, #1
 8000b80:	2010      	movs	r0, #16
 8000b82:	f7ff ffa7 	bl	8000ad4 <LPS_Reg_Read>
	uint8_t odr_code = (existingConfig[0] >> 4);
 8000b86:	793b      	ldrb	r3, [r7, #4]
 8000b88:	091b      	lsrs	r3, r3, #4
 8000b8a:	71fb      	strb	r3, [r7, #7]

	return odr_code;
 8000b8c:	79fb      	ldrb	r3, [r7, #7]
}
 8000b8e:	4618      	mov	r0, r3
 8000b90:	3708      	adds	r7, #8
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}
	...

08000b98 <LPS_Configure_Fifo>:

//Configures the FIFO for the desired mode
void LPS_Configure_Fifo(enum LPS_FIFO desiredFifo)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b088      	sub	sp, #32
 8000b9c:	af04      	add	r7, sp, #16
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	71fb      	strb	r3, [r7, #7]
	//Only supports bypass mode for now
	if(desiredFifo != BYPASS) {
 8000ba2:	79fb      	ldrb	r3, [r7, #7]
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d11d      	bne.n	8000be4 <LPS_Configure_Fifo+0x4c>
		return;
	}

	//Read existing FIFO config from sensor
	uint8_t existingConfig[1];
	LPS_Reg_Read(FIFO_CTRL, 1, existingConfig);
 8000ba8:	f107 030c 	add.w	r3, r7, #12
 8000bac:	461a      	mov	r2, r3
 8000bae:	2101      	movs	r1, #1
 8000bb0:	2014      	movs	r0, #20
 8000bb2:	f7ff ff8f 	bl	8000ad4 <LPS_Reg_Read>

	//Clear the top 3 bits from the existing config
	uint8_t newConfig[1];
	newConfig[0] = existingConfig[0] & 0x1F;
 8000bb6:	7b3b      	ldrb	r3, [r7, #12]
 8000bb8:	f003 031f 	and.w	r3, r3, #31
 8000bbc:	b2db      	uxtb	r3, r3
 8000bbe:	723b      	strb	r3, [r7, #8]

	//Write new FIFO config to sensor
	HAL_I2C_Mem_Write(lpsConfig.i2c_config, (uint16_t) (lpsConfig.address<<1), FIFO_CTRL, 1, newConfig, 1, 100);
 8000bc0:	4b0a      	ldr	r3, [pc, #40]	; (8000bec <LPS_Configure_Fifo+0x54>)
 8000bc2:	6818      	ldr	r0, [r3, #0]
 8000bc4:	4b09      	ldr	r3, [pc, #36]	; (8000bec <LPS_Configure_Fifo+0x54>)
 8000bc6:	889b      	ldrh	r3, [r3, #4]
 8000bc8:	005b      	lsls	r3, r3, #1
 8000bca:	b299      	uxth	r1, r3
 8000bcc:	2364      	movs	r3, #100	; 0x64
 8000bce:	9302      	str	r3, [sp, #8]
 8000bd0:	2301      	movs	r3, #1
 8000bd2:	9301      	str	r3, [sp, #4]
 8000bd4:	f107 0308 	add.w	r3, r7, #8
 8000bd8:	9300      	str	r3, [sp, #0]
 8000bda:	2301      	movs	r3, #1
 8000bdc:	2214      	movs	r2, #20
 8000bde:	f001 fed7 	bl	8002990 <HAL_I2C_Mem_Write>
 8000be2:	e000      	b.n	8000be6 <LPS_Configure_Fifo+0x4e>
		return;
 8000be4:	bf00      	nop
}
 8000be6:	3710      	adds	r7, #16
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd80      	pop	{r7, pc}
 8000bec:	200000a4 	.word	0x200000a4

08000bf0 <LPS_Get_Pressure>:

//Returns the pressure read by the sensor in HPA
double LPS_Get_Pressure()
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b088      	sub	sp, #32
 8000bf4:	af00      	add	r7, sp, #0
	double SCALING_FACTOR = 4096.0;
 8000bf6:	f04f 0200 	mov.w	r2, #0
 8000bfa:	4b1a      	ldr	r3, [pc, #104]	; (8000c64 <LPS_Get_Pressure+0x74>)
 8000bfc:	e9c7 2306 	strd	r2, r3, [r7, #24]
	uint8_t sink[1];
	LPS_Reg_Read(LPFP_RES, 1, sink); //Reset low pass filter
 8000c00:	f107 0310 	add.w	r3, r7, #16
 8000c04:	461a      	mov	r2, r3
 8000c06:	2101      	movs	r1, #1
 8000c08:	2033      	movs	r0, #51	; 0x33
 8000c0a:	f7ff ff63 	bl	8000ad4 <LPS_Reg_Read>

	uint8_t press_out_h[1];
	uint8_t press_out_l[1];
	uint8_t press_out_xl[1];

	LPS_Reg_Read(PRESS_OUT_H, 1, press_out_h);
 8000c0e:	f107 030c 	add.w	r3, r7, #12
 8000c12:	461a      	mov	r2, r3
 8000c14:	2101      	movs	r1, #1
 8000c16:	202a      	movs	r0, #42	; 0x2a
 8000c18:	f7ff ff5c 	bl	8000ad4 <LPS_Reg_Read>
	LPS_Reg_Read(PRESS_OUT_L, 1, press_out_l);
 8000c1c:	f107 0308 	add.w	r3, r7, #8
 8000c20:	461a      	mov	r2, r3
 8000c22:	2101      	movs	r1, #1
 8000c24:	2029      	movs	r0, #41	; 0x29
 8000c26:	f7ff ff55 	bl	8000ad4 <LPS_Reg_Read>
	LPS_Reg_Read(PRESS_OUT_XL, 1, press_out_xl);
 8000c2a:	1d3b      	adds	r3, r7, #4
 8000c2c:	461a      	mov	r2, r3
 8000c2e:	2101      	movs	r1, #1
 8000c30:	2028      	movs	r0, #40	; 0x28
 8000c32:	f7ff ff4f 	bl	8000ad4 <LPS_Reg_Read>

	uint32_t pressure = (press_out_h[0] << 16) + (press_out_l[0] << 8) + press_out_xl[0];
 8000c36:	7b3b      	ldrb	r3, [r7, #12]
 8000c38:	041a      	lsls	r2, r3, #16
 8000c3a:	7a3b      	ldrb	r3, [r7, #8]
 8000c3c:	021b      	lsls	r3, r3, #8
 8000c3e:	4413      	add	r3, r2
 8000c40:	793a      	ldrb	r2, [r7, #4]
 8000c42:	4413      	add	r3, r2
 8000c44:	617b      	str	r3, [r7, #20]

	return pressure / SCALING_FACTOR;
 8000c46:	6978      	ldr	r0, [r7, #20]
 8000c48:	f7ff fbc4 	bl	80003d4 <__aeabi_ui2d>
 8000c4c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8000c50:	f7ff fd64 	bl	800071c <__aeabi_ddiv>
 8000c54:	4602      	mov	r2, r0
 8000c56:	460b      	mov	r3, r1
}
 8000c58:	4610      	mov	r0, r2
 8000c5a:	4619      	mov	r1, r3
 8000c5c:	3720      	adds	r7, #32
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	40b00000 	.word	0x40b00000

08000c68 <LPS_Get_Temp>:

//Returns the temperature read by the sensor in C
double LPS_Get_Temp()
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b086      	sub	sp, #24
 8000c6c:	af00      	add	r7, sp, #0
	double SCALING_FACTOR = 100.0;
 8000c6e:	f04f 0200 	mov.w	r2, #0
 8000c72:	4b11      	ldr	r3, [pc, #68]	; (8000cb8 <LPS_Get_Temp+0x50>)
 8000c74:	e9c7 2304 	strd	r2, r3, [r7, #16]
	uint8_t temp_out_h[1];
	uint8_t temp_out_l[1];

	LPS_Reg_Read(TEMP_OUT_H, 1, temp_out_h);
 8000c78:	f107 0308 	add.w	r3, r7, #8
 8000c7c:	461a      	mov	r2, r3
 8000c7e:	2101      	movs	r1, #1
 8000c80:	202c      	movs	r0, #44	; 0x2c
 8000c82:	f7ff ff27 	bl	8000ad4 <LPS_Reg_Read>
	LPS_Reg_Read(TEMP_OUT_L, 1, temp_out_l);
 8000c86:	1d3b      	adds	r3, r7, #4
 8000c88:	461a      	mov	r2, r3
 8000c8a:	2101      	movs	r1, #1
 8000c8c:	202b      	movs	r0, #43	; 0x2b
 8000c8e:	f7ff ff21 	bl	8000ad4 <LPS_Reg_Read>

	uint32_t temperature = (temp_out_h[0] << 8) + temp_out_l[0];
 8000c92:	7a3b      	ldrb	r3, [r7, #8]
 8000c94:	021b      	lsls	r3, r3, #8
 8000c96:	793a      	ldrb	r2, [r7, #4]
 8000c98:	4413      	add	r3, r2
 8000c9a:	60fb      	str	r3, [r7, #12]

	return temperature / SCALING_FACTOR;
 8000c9c:	68f8      	ldr	r0, [r7, #12]
 8000c9e:	f7ff fb99 	bl	80003d4 <__aeabi_ui2d>
 8000ca2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000ca6:	f7ff fd39 	bl	800071c <__aeabi_ddiv>
 8000caa:	4602      	mov	r2, r0
 8000cac:	460b      	mov	r3, r1
}
 8000cae:	4610      	mov	r0, r2
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	3718      	adds	r7, #24
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bd80      	pop	{r7, pc}
 8000cb8:	40590000 	.word	0x40590000
 8000cbc:	00000000 	.word	0x00000000

08000cc0 <LPS_Get_RelAlt_Ft>:
	return pressHPA * 0.0009869233;
}

//Reference pressure is pressure in Pa at surface
double LPS_Get_RelAlt_Ft(uint32_t reference_pressure)
{
 8000cc0:	b5b0      	push	{r4, r5, r7, lr}
 8000cc2:	b08c      	sub	sp, #48	; 0x30
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
	uint16_t p = LPS_Get_Pressure();
 8000cc8:	f7ff ff92 	bl	8000bf0 <LPS_Get_Pressure>
 8000ccc:	4602      	mov	r2, r0
 8000cce:	460b      	mov	r3, r1
 8000cd0:	4610      	mov	r0, r2
 8000cd2:	4619      	mov	r1, r3
 8000cd4:	f7ff fea8 	bl	8000a28 <__aeabi_d2uiz>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	85fb      	strh	r3, [r7, #46]	; 0x2e
	uint16_t t = LPS_Get_Temp();
 8000cdc:	f7ff ffc4 	bl	8000c68 <LPS_Get_Temp>
 8000ce0:	4602      	mov	r2, r0
 8000ce2:	460b      	mov	r3, r1
 8000ce4:	4610      	mov	r0, r2
 8000ce6:	4619      	mov	r1, r3
 8000ce8:	f7ff fe9e 	bl	8000a28 <__aeabi_d2uiz>
 8000cec:	4603      	mov	r3, r0
 8000cee:	85bb      	strh	r3, [r7, #44]	; 0x2c

	//Hypsometric formula: https://keisan.casio.com/exec/system/1224585971
	double frac_p = (double)reference_pressure / p;
 8000cf0:	6878      	ldr	r0, [r7, #4]
 8000cf2:	f7ff fb6f 	bl	80003d4 <__aeabi_ui2d>
 8000cf6:	4604      	mov	r4, r0
 8000cf8:	460d      	mov	r5, r1
 8000cfa:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f7ff fb79 	bl	80003f4 <__aeabi_i2d>
 8000d02:	4602      	mov	r2, r0
 8000d04:	460b      	mov	r3, r1
 8000d06:	4620      	mov	r0, r4
 8000d08:	4629      	mov	r1, r5
 8000d0a:	f7ff fd07 	bl	800071c <__aeabi_ddiv>
 8000d0e:	4602      	mov	r2, r0
 8000d10:	460b      	mov	r3, r1
 8000d12:	e9c7 2308 	strd	r2, r3, [r7, #32]
	double exponential = pow(frac_p, (double)1.0/5.257);
 8000d16:	a320      	add	r3, pc, #128	; (adr r3, 8000d98 <LPS_Get_RelAlt_Ft+0xd8>)
 8000d18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d1c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8000d20:	f004 fb26 	bl	8005370 <pow>
 8000d24:	e9c7 0106 	strd	r0, r1, [r7, #24]
	double fraction_top = (exponential - 1) * (t + 273.15);
 8000d28:	f04f 0200 	mov.w	r2, #0
 8000d2c:	4b22      	ldr	r3, [pc, #136]	; (8000db8 <LPS_Get_RelAlt_Ft+0xf8>)
 8000d2e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8000d32:	f7ff fa11 	bl	8000158 <__aeabi_dsub>
 8000d36:	4602      	mov	r2, r0
 8000d38:	460b      	mov	r3, r1
 8000d3a:	4614      	mov	r4, r2
 8000d3c:	461d      	mov	r5, r3
 8000d3e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8000d40:	4618      	mov	r0, r3
 8000d42:	f7ff fb57 	bl	80003f4 <__aeabi_i2d>
 8000d46:	a316      	add	r3, pc, #88	; (adr r3, 8000da0 <LPS_Get_RelAlt_Ft+0xe0>)
 8000d48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d4c:	f7ff fa06 	bl	800015c <__adddf3>
 8000d50:	4602      	mov	r2, r0
 8000d52:	460b      	mov	r3, r1
 8000d54:	4620      	mov	r0, r4
 8000d56:	4629      	mov	r1, r5
 8000d58:	f7ff fbb6 	bl	80004c8 <__aeabi_dmul>
 8000d5c:	4602      	mov	r2, r0
 8000d5e:	460b      	mov	r3, r1
 8000d60:	e9c7 2304 	strd	r2, r3, [r7, #16]
	double alt_m = fraction_top / 0.0065;
 8000d64:	a310      	add	r3, pc, #64	; (adr r3, 8000da8 <LPS_Get_RelAlt_Ft+0xe8>)
 8000d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d6a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000d6e:	f7ff fcd5 	bl	800071c <__aeabi_ddiv>
 8000d72:	4602      	mov	r2, r0
 8000d74:	460b      	mov	r3, r1
 8000d76:	e9c7 2302 	strd	r2, r3, [r7, #8]
	return alt_m * 3.281; //Convert to ft and return
 8000d7a:	a30d      	add	r3, pc, #52	; (adr r3, 8000db0 <LPS_Get_RelAlt_Ft+0xf0>)
 8000d7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d80:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000d84:	f7ff fba0 	bl	80004c8 <__aeabi_dmul>
 8000d88:	4602      	mov	r2, r0
 8000d8a:	460b      	mov	r3, r1
}
 8000d8c:	4610      	mov	r0, r2
 8000d8e:	4619      	mov	r1, r3
 8000d90:	3730      	adds	r7, #48	; 0x30
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bdb0      	pop	{r4, r5, r7, pc}
 8000d96:	bf00      	nop
 8000d98:	7dee2d4a 	.word	0x7dee2d4a
 8000d9c:	3fc85936 	.word	0x3fc85936
 8000da0:	66666666 	.word	0x66666666
 8000da4:	40711266 	.word	0x40711266
 8000da8:	76c8b439 	.word	0x76c8b439
 8000dac:	3f7a9fbe 	.word	0x3f7a9fbe
 8000db0:	ed916873 	.word	0xed916873
 8000db4:	400a3f7c 	.word	0x400a3f7c
 8000db8:	3ff00000 	.word	0x3ff00000

08000dbc <LPS_Configure_LPFP>:

void LPS_Configure_LPFP(enum LPS_LPFP_BANDWIDTH bandwidth)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b088      	sub	sp, #32
 8000dc0:	af04      	add	r7, sp, #16
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	71fb      	strb	r3, [r7, #7]
	//Read the existing configuration from the CTRL_REG 1
	uint8_t existingConfig[1];
	LPS_Reg_Read(CTRL_REG1, 1, existingConfig);
 8000dc6:	f107 030c 	add.w	r3, r7, #12
 8000dca:	461a      	mov	r2, r3
 8000dcc:	2101      	movs	r1, #1
 8000dce:	2010      	movs	r0, #16
 8000dd0:	f7ff fe80 	bl	8000ad4 <LPS_Reg_Read>

	uint8_t newConfig[1];
	newConfig[0] = existingConfig[0] & 0xC;
 8000dd4:	7b3b      	ldrb	r3, [r7, #12]
 8000dd6:	f003 030c 	and.w	r3, r3, #12
 8000dda:	b2db      	uxtb	r3, r3
 8000ddc:	723b      	strb	r3, [r7, #8]

	//Store the new ODR configuration
	newConfig[0] |= (bandwidth << 2);
 8000dde:	7a3b      	ldrb	r3, [r7, #8]
 8000de0:	b25a      	sxtb	r2, r3
 8000de2:	79fb      	ldrb	r3, [r7, #7]
 8000de4:	009b      	lsls	r3, r3, #2
 8000de6:	b25b      	sxtb	r3, r3
 8000de8:	4313      	orrs	r3, r2
 8000dea:	b25b      	sxtb	r3, r3
 8000dec:	b2db      	uxtb	r3, r3
 8000dee:	723b      	strb	r3, [r7, #8]

	//Write new ODR to register
	HAL_I2C_Mem_Write(lpsConfig.i2c_config, (uint16_t)(lpsConfig.address<<1), CTRL_REG1, 1, newConfig, 1, 100);
 8000df0:	4b0a      	ldr	r3, [pc, #40]	; (8000e1c <LPS_Configure_LPFP+0x60>)
 8000df2:	6818      	ldr	r0, [r3, #0]
 8000df4:	4b09      	ldr	r3, [pc, #36]	; (8000e1c <LPS_Configure_LPFP+0x60>)
 8000df6:	889b      	ldrh	r3, [r3, #4]
 8000df8:	005b      	lsls	r3, r3, #1
 8000dfa:	b299      	uxth	r1, r3
 8000dfc:	2364      	movs	r3, #100	; 0x64
 8000dfe:	9302      	str	r3, [sp, #8]
 8000e00:	2301      	movs	r3, #1
 8000e02:	9301      	str	r3, [sp, #4]
 8000e04:	f107 0308 	add.w	r3, r7, #8
 8000e08:	9300      	str	r3, [sp, #0]
 8000e0a:	2301      	movs	r3, #1
 8000e0c:	2210      	movs	r2, #16
 8000e0e:	f001 fdbf 	bl	8002990 <HAL_I2C_Mem_Write>
}
 8000e12:	bf00      	nop
 8000e14:	3710      	adds	r7, #16
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	200000a4 	.word	0x200000a4

08000e20 <ColorAlti_displayLeds>:
uint32_t standbyLastFlash = 0;
uint32_t standbyFlashOnLength = 1000;
uint32_t standbyFlashOffLength = 20000-1000;

void ColorAlti_displayLeds(enum ColorAltiState state, uint16_t alt)
{
 8000e20:	b590      	push	{r4, r7, lr}
 8000e22:	b085      	sub	sp, #20
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	4603      	mov	r3, r0
 8000e28:	460a      	mov	r2, r1
 8000e2a:	71fb      	strb	r3, [r7, #7]
 8000e2c:	4613      	mov	r3, r2
 8000e2e:	80bb      	strh	r3, [r7, #4]
	if(state == COLORALTI_STANDBY)
 8000e30:	79fb      	ldrb	r3, [r7, #7]
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d125      	bne.n	8000e82 <ColorAlti_displayLeds+0x62>
	{
		uint32_t standbyFlashLength = standbyFlashOnLength + standbyFlashOffLength;
 8000e36:	4b16      	ldr	r3, [pc, #88]	; (8000e90 <ColorAlti_displayLeds+0x70>)
 8000e38:	681a      	ldr	r2, [r3, #0]
 8000e3a:	4b16      	ldr	r3, [pc, #88]	; (8000e94 <ColorAlti_displayLeds+0x74>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	4413      	add	r3, r2
 8000e40:	60fb      	str	r3, [r7, #12]
		if(HAL_GetTick() > standbyLastFlash + standbyFlashLength) {
 8000e42:	f000 ff23 	bl	8001c8c <HAL_GetTick>
 8000e46:	4601      	mov	r1, r0
 8000e48:	4b13      	ldr	r3, [pc, #76]	; (8000e98 <ColorAlti_displayLeds+0x78>)
 8000e4a:	681a      	ldr	r2, [r3, #0]
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	4413      	add	r3, r2
 8000e50:	4299      	cmp	r1, r3
 8000e52:	d905      	bls.n	8000e60 <ColorAlti_displayLeds+0x40>
			standbyLastFlash = HAL_GetTick();
 8000e54:	f000 ff1a 	bl	8001c8c <HAL_GetTick>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	4a0f      	ldr	r2, [pc, #60]	; (8000e98 <ColorAlti_displayLeds+0x78>)
 8000e5c:	6013      	str	r3, [r2, #0]
 8000e5e:	e010      	b.n	8000e82 <ColorAlti_displayLeds+0x62>
		}
		else
		{
			if(standbyLastFlash + standbyFlashOnLength < HAL_GetTick())
 8000e60:	4b0d      	ldr	r3, [pc, #52]	; (8000e98 <ColorAlti_displayLeds+0x78>)
 8000e62:	681a      	ldr	r2, [r3, #0]
 8000e64:	4b0a      	ldr	r3, [pc, #40]	; (8000e90 <ColorAlti_displayLeds+0x70>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	18d4      	adds	r4, r2, r3
 8000e6a:	f000 ff0f 	bl	8001c8c <HAL_GetTick>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	429c      	cmp	r4, r3
 8000e72:	d204      	bcs.n	8000e7e <ColorAlti_displayLeds+0x5e>
			{
				Strip_Progress_Bar_Single_Color(1, GREEN);
 8000e74:	2100      	movs	r1, #0
 8000e76:	2001      	movs	r0, #1
 8000e78:	f000 f9d9 	bl	800122e <Strip_Progress_Bar_Single_Color>
 8000e7c:	e001      	b.n	8000e82 <ColorAlti_displayLeds+0x62>
			}
			else
			{
				Strip_Clear();
 8000e7e:	f000 f9fa 	bl	8001276 <Strip_Clear>
	if(state == COLORALTI_CANOPY)
	{

	}

	Strip_Send();
 8000e82:	f000 f9fe 	bl	8001282 <Strip_Send>
}
 8000e86:	bf00      	nop
 8000e88:	3714      	adds	r7, #20
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd90      	pop	{r4, r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	20000000 	.word	0x20000000
 8000e94:	20000004 	.word	0x20000004
 8000e98:	200000ac 	.word	0x200000ac

08000e9c <StateController_updateState>:
uint32_t deployTestStart = 0; //ms, the timestamp for starting to validate deployment
uint32_t deployTestThresholdTime = 2000; //ms, threshold time that vertical speed has to be under 50mph
uint16_t deployTestStartAlt = 0; //ft, altitude at beginning of current deployment test

void StateController_updateState(uint16_t alt)
{
 8000e9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e9e:	b085      	sub	sp, #20
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	80fb      	strh	r3, [r7, #6]
	uint16_t exit = 12500;
 8000ea6:	f243 03d4 	movw	r3, #12500	; 0x30d4
 8000eaa:	81fb      	strh	r3, [r7, #14]
	uint16_t breakoff = 5500;
 8000eac:	f241 537c 	movw	r3, #5500	; 0x157c
 8000eb0:	81bb      	strh	r3, [r7, #12]
	uint16_t deploy = 4500;
 8000eb2:	f241 1394 	movw	r3, #4500	; 0x1194
 8000eb6:	817b      	strh	r3, [r7, #10]

	if(StateController_currentState == COLORALTI_STANDBY)
 8000eb8:	4b9f      	ldr	r3, [pc, #636]	; (8001138 <StateController_updateState+0x29c>)
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d12d      	bne.n	8000f1c <StateController_updateState+0x80>
	{
		//If the altitude is above the ascent threshold altitude
		if(alt > ascentThreshold)
 8000ec0:	4b9e      	ldr	r3, [pc, #632]	; (800113c <StateController_updateState+0x2a0>)
 8000ec2:	881b      	ldrh	r3, [r3, #0]
 8000ec4:	88fa      	ldrh	r2, [r7, #6]
 8000ec6:	429a      	cmp	r2, r3
 8000ec8:	d91c      	bls.n	8000f04 <StateController_updateState+0x68>
		{
			//If this is the first tick where above ascent threshold altitude
			if(testingAscent == 0)
 8000eca:	4b9d      	ldr	r3, [pc, #628]	; (8001140 <StateController_updateState+0x2a4>)
 8000ecc:	781b      	ldrb	r3, [r3, #0]
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d107      	bne.n	8000ee2 <StateController_updateState+0x46>
			{
				testingAscent = 1;
 8000ed2:	4b9b      	ldr	r3, [pc, #620]	; (8001140 <StateController_updateState+0x2a4>)
 8000ed4:	2201      	movs	r2, #1
 8000ed6:	701a      	strb	r2, [r3, #0]
				ascentTestStart = HAL_GetTick();
 8000ed8:	f000 fed8 	bl	8001c8c <HAL_GetTick>
 8000edc:	4603      	mov	r3, r0
 8000ede:	4a99      	ldr	r2, [pc, #612]	; (8001144 <StateController_updateState+0x2a8>)
 8000ee0:	6013      	str	r3, [r2, #0]
			}

			//If it was already above the ascent threshold altitude
			if(testingAscent == 1)
 8000ee2:	4b97      	ldr	r3, [pc, #604]	; (8001140 <StateController_updateState+0x2a4>)
 8000ee4:	781b      	ldrb	r3, [r3, #0]
 8000ee6:	2b01      	cmp	r3, #1
 8000ee8:	d10c      	bne.n	8000f04 <StateController_updateState+0x68>
			{
				//If ascentThresholdTime has elapsed, transition to ASCENT state
				if(HAL_GetTick() - ascentTestStart >= ascentThresholdTime)
 8000eea:	f000 fecf 	bl	8001c8c <HAL_GetTick>
 8000eee:	4602      	mov	r2, r0
 8000ef0:	4b94      	ldr	r3, [pc, #592]	; (8001144 <StateController_updateState+0x2a8>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	1ad3      	subs	r3, r2, r3
 8000ef6:	4a94      	ldr	r2, [pc, #592]	; (8001148 <StateController_updateState+0x2ac>)
 8000ef8:	8812      	ldrh	r2, [r2, #0]
 8000efa:	4293      	cmp	r3, r2
 8000efc:	d302      	bcc.n	8000f04 <StateController_updateState+0x68>
				{
					StateController_currentState = COLORALTI_ASCENT;
 8000efe:	4b8e      	ldr	r3, [pc, #568]	; (8001138 <StateController_updateState+0x29c>)
 8000f00:	2201      	movs	r2, #1
 8000f02:	701a      	strb	r2, [r3, #0]
				}
			}
		}

		//If the altitude is below the ascent threshold altitude
		if(alt < ascentThreshold)
 8000f04:	4b8d      	ldr	r3, [pc, #564]	; (800113c <StateController_updateState+0x2a0>)
 8000f06:	881b      	ldrh	r3, [r3, #0]
 8000f08:	88fa      	ldrh	r2, [r7, #6]
 8000f0a:	429a      	cmp	r2, r3
 8000f0c:	d206      	bcs.n	8000f1c <StateController_updateState+0x80>
		{
			//Set testingAscent to false if it was true
			if(testingAscent == 1)
 8000f0e:	4b8c      	ldr	r3, [pc, #560]	; (8001140 <StateController_updateState+0x2a4>)
 8000f10:	781b      	ldrb	r3, [r3, #0]
 8000f12:	2b01      	cmp	r3, #1
 8000f14:	d102      	bne.n	8000f1c <StateController_updateState+0x80>
			{
				testingAscent = 0;
 8000f16:	4b8a      	ldr	r3, [pc, #552]	; (8001140 <StateController_updateState+0x2a4>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	701a      	strb	r2, [r3, #0]
			}
		}
	}

	if(StateController_currentState == COLORALTI_ASCENT)
 8000f1c:	4b86      	ldr	r3, [pc, #536]	; (8001138 <StateController_updateState+0x29c>)
 8000f1e:	781b      	ldrb	r3, [r3, #0]
 8000f20:	2b01      	cmp	r3, #1
 8000f22:	d107      	bne.n	8000f34 <StateController_updateState+0x98>
	{
		//If the altitude is above 10k ft, change to gear check state
		if(alt > 10000)
 8000f24:	88fb      	ldrh	r3, [r7, #6]
 8000f26:	f242 7210 	movw	r2, #10000	; 0x2710
 8000f2a:	4293      	cmp	r3, r2
 8000f2c:	d902      	bls.n	8000f34 <StateController_updateState+0x98>
		{
			StateController_currentState = COLORALTI_GEARCHECK;
 8000f2e:	4b82      	ldr	r3, [pc, #520]	; (8001138 <StateController_updateState+0x29c>)
 8000f30:	2202      	movs	r2, #2
 8000f32:	701a      	strb	r2, [r3, #0]
		}
	}

	if(StateController_currentState == COLORALTI_GEARCHECK)
 8000f34:	4b80      	ldr	r3, [pc, #512]	; (8001138 <StateController_updateState+0x29c>)
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	2b02      	cmp	r3, #2
 8000f3a:	d126      	bne.n	8000f8a <StateController_updateState+0xee>
	{
		//Gear check notificiation is shown while in GEARCHECK state
		if(displayedGearCheck == 0)
 8000f3c:	4b83      	ldr	r3, [pc, #524]	; (800114c <StateController_updateState+0x2b0>)
 8000f3e:	781b      	ldrb	r3, [r3, #0]
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d107      	bne.n	8000f54 <StateController_updateState+0xb8>
		{
			gearCheckNotificationStart = HAL_GetTick();
 8000f44:	f000 fea2 	bl	8001c8c <HAL_GetTick>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	4a81      	ldr	r2, [pc, #516]	; (8001150 <StateController_updateState+0x2b4>)
 8000f4c:	6013      	str	r3, [r2, #0]
			displayedGearCheck = 1;
 8000f4e:	4b7f      	ldr	r3, [pc, #508]	; (800114c <StateController_updateState+0x2b0>)
 8000f50:	2201      	movs	r2, #1
 8000f52:	701a      	strb	r2, [r3, #0]
		}

		//If gearCheckNotificaitonLength has elapsed, transition out of GEARCHECK state
		if(displayedGearCheck == 1 & HAL_GetTick() > gearCheckNotificationStart + gearCheckNotificationLength)
 8000f54:	4b7d      	ldr	r3, [pc, #500]	; (800114c <StateController_updateState+0x2b0>)
 8000f56:	781b      	ldrb	r3, [r3, #0]
 8000f58:	2b01      	cmp	r3, #1
 8000f5a:	bf0c      	ite	eq
 8000f5c:	2301      	moveq	r3, #1
 8000f5e:	2300      	movne	r3, #0
 8000f60:	b2dc      	uxtb	r4, r3
 8000f62:	f000 fe93 	bl	8001c8c <HAL_GetTick>
 8000f66:	4601      	mov	r1, r0
 8000f68:	4b79      	ldr	r3, [pc, #484]	; (8001150 <StateController_updateState+0x2b4>)
 8000f6a:	681a      	ldr	r2, [r3, #0]
 8000f6c:	4b79      	ldr	r3, [pc, #484]	; (8001154 <StateController_updateState+0x2b8>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	4413      	add	r3, r2
 8000f72:	4299      	cmp	r1, r3
 8000f74:	bf8c      	ite	hi
 8000f76:	2301      	movhi	r3, #1
 8000f78:	2300      	movls	r3, #0
 8000f7a:	b2db      	uxtb	r3, r3
 8000f7c:	4023      	ands	r3, r4
 8000f7e:	b2db      	uxtb	r3, r3
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d002      	beq.n	8000f8a <StateController_updateState+0xee>
		{
			StateController_currentState = COLORALTI_DETECT_FREEFALL_START;
 8000f84:	4b6c      	ldr	r3, [pc, #432]	; (8001138 <StateController_updateState+0x29c>)
 8000f86:	2203      	movs	r2, #3
 8000f88:	701a      	strb	r2, [r3, #0]
		}
	}

	if(StateController_currentState == COLORALTI_DETECT_FREEFALL_START)
 8000f8a:	4b6b      	ldr	r3, [pc, #428]	; (8001138 <StateController_updateState+0x29c>)
 8000f8c:	781b      	ldrb	r3, [r3, #0]
 8000f8e:	2b03      	cmp	r3, #3
 8000f90:	d158      	bne.n	8001044 <StateController_updateState+0x1a8>
		 */

		//NOTE TO FUTURE SELF: If there are any issues with it not detecting freefall, it is probably due to sensor noise. Use a filter / moving average on the sensor data to smooth

		//If currently lower than the previously calculated altitude
		if(prevAlt > alt)
 8000f92:	4b71      	ldr	r3, [pc, #452]	; (8001158 <StateController_updateState+0x2bc>)
 8000f94:	881b      	ldrh	r3, [r3, #0]
 8000f96:	88fa      	ldrh	r2, [r7, #6]
 8000f98:	429a      	cmp	r2, r3
 8000f9a:	d244      	bcs.n	8001026 <StateController_updateState+0x18a>
		{
			//If not currently testing for freefall, start testing for freefall
			if(freefallTest == 0)
 8000f9c:	4b6f      	ldr	r3, [pc, #444]	; (800115c <StateController_updateState+0x2c0>)
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d10a      	bne.n	8000fba <StateController_updateState+0x11e>
			{
				freefallTest = 1;
 8000fa4:	4b6d      	ldr	r3, [pc, #436]	; (800115c <StateController_updateState+0x2c0>)
 8000fa6:	2201      	movs	r2, #1
 8000fa8:	701a      	strb	r2, [r3, #0]
				freefallTestStart = HAL_GetTick();
 8000faa:	f000 fe6f 	bl	8001c8c <HAL_GetTick>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	4a6b      	ldr	r2, [pc, #428]	; (8001160 <StateController_updateState+0x2c4>)
 8000fb2:	6013      	str	r3, [r2, #0]
				freefallStartAlt = alt;
 8000fb4:	4a6b      	ldr	r2, [pc, #428]	; (8001164 <StateController_updateState+0x2c8>)
 8000fb6:	88fb      	ldrh	r3, [r7, #6]
 8000fb8:	8013      	strh	r3, [r2, #0]
			}

			//If we have been successfully testing for freefall for longer than the threshold time
			if(freefallTest == 1 && HAL_GetTick() > freefallTestStart + freefallThresholdTime)
 8000fba:	4b68      	ldr	r3, [pc, #416]	; (800115c <StateController_updateState+0x2c0>)
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	2b01      	cmp	r3, #1
 8000fc0:	d131      	bne.n	8001026 <StateController_updateState+0x18a>
 8000fc2:	f000 fe63 	bl	8001c8c <HAL_GetTick>
 8000fc6:	4601      	mov	r1, r0
 8000fc8:	4b65      	ldr	r3, [pc, #404]	; (8001160 <StateController_updateState+0x2c4>)
 8000fca:	681a      	ldr	r2, [r3, #0]
 8000fcc:	4b66      	ldr	r3, [pc, #408]	; (8001168 <StateController_updateState+0x2cc>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	4413      	add	r3, r2
 8000fd2:	4299      	cmp	r1, r3
 8000fd4:	d927      	bls.n	8001026 <StateController_updateState+0x18a>
			{
				//If average speed is above 80mph
				if(((double)(freefallStartAlt - alt) / (double)(freefallTestStart - HAL_GetTick())) >= 117.0) //80mph to fps
 8000fd6:	4b63      	ldr	r3, [pc, #396]	; (8001164 <StateController_updateState+0x2c8>)
 8000fd8:	881b      	ldrh	r3, [r3, #0]
 8000fda:	461a      	mov	r2, r3
 8000fdc:	88fb      	ldrh	r3, [r7, #6]
 8000fde:	1ad3      	subs	r3, r2, r3
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f7ff fa07 	bl	80003f4 <__aeabi_i2d>
 8000fe6:	4604      	mov	r4, r0
 8000fe8:	460d      	mov	r5, r1
 8000fea:	4b5d      	ldr	r3, [pc, #372]	; (8001160 <StateController_updateState+0x2c4>)
 8000fec:	681e      	ldr	r6, [r3, #0]
 8000fee:	f000 fe4d 	bl	8001c8c <HAL_GetTick>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	1af3      	subs	r3, r6, r3
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f7ff f9ec 	bl	80003d4 <__aeabi_ui2d>
 8000ffc:	4602      	mov	r2, r0
 8000ffe:	460b      	mov	r3, r1
 8001000:	4620      	mov	r0, r4
 8001002:	4629      	mov	r1, r5
 8001004:	f7ff fb8a 	bl	800071c <__aeabi_ddiv>
 8001008:	4602      	mov	r2, r0
 800100a:	460b      	mov	r3, r1
 800100c:	4610      	mov	r0, r2
 800100e:	4619      	mov	r1, r3
 8001010:	f04f 0200 	mov.w	r2, #0
 8001014:	4b55      	ldr	r3, [pc, #340]	; (800116c <StateController_updateState+0x2d0>)
 8001016:	f7ff fcdd 	bl	80009d4 <__aeabi_dcmpge>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d002      	beq.n	8001026 <StateController_updateState+0x18a>
				{
					StateController_currentState = COLORALTI_FREEFALL;
 8001020:	4b45      	ldr	r3, [pc, #276]	; (8001138 <StateController_updateState+0x29c>)
 8001022:	2204      	movs	r2, #4
 8001024:	701a      	strb	r2, [r3, #0]
				}
			}
		}

		//If currently higher than previously calculated altitude
		if(prevAlt < alt)
 8001026:	4b4c      	ldr	r3, [pc, #304]	; (8001158 <StateController_updateState+0x2bc>)
 8001028:	881b      	ldrh	r3, [r3, #0]
 800102a:	88fa      	ldrh	r2, [r7, #6]
 800102c:	429a      	cmp	r2, r3
 800102e:	d906      	bls.n	800103e <StateController_updateState+0x1a2>
		{
			//Stop testing for freefall
			if(freefallTest == 1)
 8001030:	4b4a      	ldr	r3, [pc, #296]	; (800115c <StateController_updateState+0x2c0>)
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	2b01      	cmp	r3, #1
 8001036:	d102      	bne.n	800103e <StateController_updateState+0x1a2>
			{
				freefallTest = 0;
 8001038:	4b48      	ldr	r3, [pc, #288]	; (800115c <StateController_updateState+0x2c0>)
 800103a:	2200      	movs	r2, #0
 800103c:	701a      	strb	r2, [r3, #0]
			}
		}

		prevAlt = alt;
 800103e:	4a46      	ldr	r2, [pc, #280]	; (8001158 <StateController_updateState+0x2bc>)
 8001040:	88fb      	ldrh	r3, [r7, #6]
 8001042:	8013      	strh	r3, [r2, #0]
	}

	if(StateController_currentState == COLORALTI_FREEFALL)
 8001044:	4b3c      	ldr	r3, [pc, #240]	; (8001138 <StateController_updateState+0x29c>)
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	2b04      	cmp	r3, #4
 800104a:	d108      	bne.n	800105e <StateController_updateState+0x1c2>
	{
		if(alt < breakoff + 1500)
 800104c:	89bb      	ldrh	r3, [r7, #12]
 800104e:	f203 52db 	addw	r2, r3, #1499	; 0x5db
 8001052:	88fb      	ldrh	r3, [r7, #6]
 8001054:	429a      	cmp	r2, r3
 8001056:	db02      	blt.n	800105e <StateController_updateState+0x1c2>
		{
			StateController_currentState = COLORALTI_APPROACHING_BREAKOFF;
 8001058:	4b37      	ldr	r3, [pc, #220]	; (8001138 <StateController_updateState+0x29c>)
 800105a:	2205      	movs	r2, #5
 800105c:	701a      	strb	r2, [r3, #0]
		}
	}

	if(StateController_currentState == COLORALTI_APPROACHING_BREAKOFF)
 800105e:	4b36      	ldr	r3, [pc, #216]	; (8001138 <StateController_updateState+0x29c>)
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	2b05      	cmp	r3, #5
 8001064:	d106      	bne.n	8001074 <StateController_updateState+0x1d8>
	{
		if(alt < breakoff)
 8001066:	88fa      	ldrh	r2, [r7, #6]
 8001068:	89bb      	ldrh	r3, [r7, #12]
 800106a:	429a      	cmp	r2, r3
 800106c:	d202      	bcs.n	8001074 <StateController_updateState+0x1d8>
		{
			StateController_currentState = COLORALTI_BREAKOFF;
 800106e:	4b32      	ldr	r3, [pc, #200]	; (8001138 <StateController_updateState+0x29c>)
 8001070:	2206      	movs	r2, #6
 8001072:	701a      	strb	r2, [r3, #0]
		}
	}

	if(StateController_currentState == COLORALTI_BREAKOFF)
 8001074:	4b30      	ldr	r3, [pc, #192]	; (8001138 <StateController_updateState+0x29c>)
 8001076:	781b      	ldrb	r3, [r3, #0]
 8001078:	2b06      	cmp	r3, #6
 800107a:	d108      	bne.n	800108e <StateController_updateState+0x1f2>
	{
		if(alt < breakoff - 500)
 800107c:	88fa      	ldrh	r2, [r7, #6]
 800107e:	89bb      	ldrh	r3, [r7, #12]
 8001080:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 8001084:	429a      	cmp	r2, r3
 8001086:	da02      	bge.n	800108e <StateController_updateState+0x1f2>
		{
			StateController_currentState = COLORALTI_TRACK;
 8001088:	4b2b      	ldr	r3, [pc, #172]	; (8001138 <StateController_updateState+0x29c>)
 800108a:	2207      	movs	r2, #7
 800108c:	701a      	strb	r2, [r3, #0]
		}
	}

	if(StateController_currentState == COLORALTI_TRACK)
 800108e:	4b2a      	ldr	r3, [pc, #168]	; (8001138 <StateController_updateState+0x29c>)
 8001090:	781b      	ldrb	r3, [r3, #0]
 8001092:	2b07      	cmp	r3, #7
 8001094:	d106      	bne.n	80010a4 <StateController_updateState+0x208>
	{
		if(alt < deploy)
 8001096:	88fa      	ldrh	r2, [r7, #6]
 8001098:	897b      	ldrh	r3, [r7, #10]
 800109a:	429a      	cmp	r2, r3
 800109c:	d202      	bcs.n	80010a4 <StateController_updateState+0x208>
		{
			StateController_currentState = COLORALTI_DEPLOY;
 800109e:	4b26      	ldr	r3, [pc, #152]	; (8001138 <StateController_updateState+0x29c>)
 80010a0:	2208      	movs	r2, #8
 80010a2:	701a      	strb	r2, [r3, #0]
		}
	}

	if(StateController_currentState == COLORALTI_DEPLOY)
 80010a4:	4b24      	ldr	r3, [pc, #144]	; (8001138 <StateController_updateState+0x29c>)
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	2b08      	cmp	r3, #8
 80010aa:	f040 809b 	bne.w	80011e4 <StateController_updateState+0x348>
	{

		if(deployTest == 0)
 80010ae:	4b30      	ldr	r3, [pc, #192]	; (8001170 <StateController_updateState+0x2d4>)
 80010b0:	781b      	ldrb	r3, [r3, #0]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d12f      	bne.n	8001116 <StateController_updateState+0x27a>
		{
			//If average vertical speed over last two measurements is less than than 50mph
			if(((double)(deployTestPrevAlt - alt) / (double)(HAL_GetTick() - deployTestPrevTime)) <= 73.0) //50mph to fps
 80010b6:	4b2f      	ldr	r3, [pc, #188]	; (8001174 <StateController_updateState+0x2d8>)
 80010b8:	881b      	ldrh	r3, [r3, #0]
 80010ba:	461a      	mov	r2, r3
 80010bc:	88fb      	ldrh	r3, [r7, #6]
 80010be:	1ad3      	subs	r3, r2, r3
 80010c0:	4618      	mov	r0, r3
 80010c2:	f7ff f997 	bl	80003f4 <__aeabi_i2d>
 80010c6:	4604      	mov	r4, r0
 80010c8:	460d      	mov	r5, r1
 80010ca:	f000 fddf 	bl	8001c8c <HAL_GetTick>
 80010ce:	4602      	mov	r2, r0
 80010d0:	4b29      	ldr	r3, [pc, #164]	; (8001178 <StateController_updateState+0x2dc>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	1ad3      	subs	r3, r2, r3
 80010d6:	4618      	mov	r0, r3
 80010d8:	f7ff f97c 	bl	80003d4 <__aeabi_ui2d>
 80010dc:	4602      	mov	r2, r0
 80010de:	460b      	mov	r3, r1
 80010e0:	4620      	mov	r0, r4
 80010e2:	4629      	mov	r1, r5
 80010e4:	f7ff fb1a 	bl	800071c <__aeabi_ddiv>
 80010e8:	4602      	mov	r2, r0
 80010ea:	460b      	mov	r3, r1
 80010ec:	4610      	mov	r0, r2
 80010ee:	4619      	mov	r1, r3
 80010f0:	f04f 0200 	mov.w	r2, #0
 80010f4:	4b21      	ldr	r3, [pc, #132]	; (800117c <StateController_updateState+0x2e0>)
 80010f6:	f7ff fc63 	bl	80009c0 <__aeabi_dcmple>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d00a      	beq.n	8001116 <StateController_updateState+0x27a>
			{
				deployTest = 1;
 8001100:	4b1b      	ldr	r3, [pc, #108]	; (8001170 <StateController_updateState+0x2d4>)
 8001102:	2201      	movs	r2, #1
 8001104:	701a      	strb	r2, [r3, #0]
				deployTestStart = HAL_GetTick();
 8001106:	f000 fdc1 	bl	8001c8c <HAL_GetTick>
 800110a:	4603      	mov	r3, r0
 800110c:	4a1c      	ldr	r2, [pc, #112]	; (8001180 <StateController_updateState+0x2e4>)
 800110e:	6013      	str	r3, [r2, #0]
				deployTestStartAlt = alt;
 8001110:	4a1c      	ldr	r2, [pc, #112]	; (8001184 <StateController_updateState+0x2e8>)
 8001112:	88fb      	ldrh	r3, [r7, #6]
 8001114:	8013      	strh	r3, [r2, #0]
			}
		}
		if(deployTest == 1)
 8001116:	4b16      	ldr	r3, [pc, #88]	; (8001170 <StateController_updateState+0x2d4>)
 8001118:	781b      	ldrb	r3, [r3, #0]
 800111a:	2b01      	cmp	r3, #1
 800111c:	d15a      	bne.n	80011d4 <StateController_updateState+0x338>
		{
			//If average vertical speed has been < 50mph for deployThresholdTime
			if(((double)(deployTestStartAlt - alt) / (double)(HAL_GetTick() - deployTestStart)) <= 73.0)
 800111e:	4b19      	ldr	r3, [pc, #100]	; (8001184 <StateController_updateState+0x2e8>)
 8001120:	881b      	ldrh	r3, [r3, #0]
 8001122:	461a      	mov	r2, r3
 8001124:	88fb      	ldrh	r3, [r7, #6]
 8001126:	1ad3      	subs	r3, r2, r3
 8001128:	4618      	mov	r0, r3
 800112a:	f7ff f963 	bl	80003f4 <__aeabi_i2d>
 800112e:	4604      	mov	r4, r0
 8001130:	460d      	mov	r5, r1
 8001132:	f000 fdab 	bl	8001c8c <HAL_GetTick>
 8001136:	e027      	b.n	8001188 <StateController_updateState+0x2ec>
 8001138:	200000b0 	.word	0x200000b0
 800113c:	20000008 	.word	0x20000008
 8001140:	200000b1 	.word	0x200000b1
 8001144:	200000b4 	.word	0x200000b4
 8001148:	2000000a 	.word	0x2000000a
 800114c:	200000bc 	.word	0x200000bc
 8001150:	200000b8 	.word	0x200000b8
 8001154:	2000000c 	.word	0x2000000c
 8001158:	200000be 	.word	0x200000be
 800115c:	200000c0 	.word	0x200000c0
 8001160:	200000c4 	.word	0x200000c4
 8001164:	200000c8 	.word	0x200000c8
 8001168:	20000010 	.word	0x20000010
 800116c:	405d4000 	.word	0x405d4000
 8001170:	200000d0 	.word	0x200000d0
 8001174:	200000ca 	.word	0x200000ca
 8001178:	200000cc 	.word	0x200000cc
 800117c:	40524000 	.word	0x40524000
 8001180:	200000d4 	.word	0x200000d4
 8001184:	200000d8 	.word	0x200000d8
 8001188:	4602      	mov	r2, r0
 800118a:	4b1d      	ldr	r3, [pc, #116]	; (8001200 <StateController_updateState+0x364>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	1ad3      	subs	r3, r2, r3
 8001190:	4618      	mov	r0, r3
 8001192:	f7ff f91f 	bl	80003d4 <__aeabi_ui2d>
 8001196:	4602      	mov	r2, r0
 8001198:	460b      	mov	r3, r1
 800119a:	4620      	mov	r0, r4
 800119c:	4629      	mov	r1, r5
 800119e:	f7ff fabd 	bl	800071c <__aeabi_ddiv>
 80011a2:	4602      	mov	r2, r0
 80011a4:	460b      	mov	r3, r1
 80011a6:	4610      	mov	r0, r2
 80011a8:	4619      	mov	r1, r3
 80011aa:	f04f 0200 	mov.w	r2, #0
 80011ae:	4b15      	ldr	r3, [pc, #84]	; (8001204 <StateController_updateState+0x368>)
 80011b0:	f7ff fc06 	bl	80009c0 <__aeabi_dcmple>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d00c      	beq.n	80011d4 <StateController_updateState+0x338>
			{
				if(HAL_GetTick() > deployTestStart + deployTestThresholdTime)
 80011ba:	f000 fd67 	bl	8001c8c <HAL_GetTick>
 80011be:	4601      	mov	r1, r0
 80011c0:	4b0f      	ldr	r3, [pc, #60]	; (8001200 <StateController_updateState+0x364>)
 80011c2:	681a      	ldr	r2, [r3, #0]
 80011c4:	4b10      	ldr	r3, [pc, #64]	; (8001208 <StateController_updateState+0x36c>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4413      	add	r3, r2
 80011ca:	4299      	cmp	r1, r3
 80011cc:	d902      	bls.n	80011d4 <StateController_updateState+0x338>
				{
					StateController_currentState = COLORALTI_CANOPY;
 80011ce:	4b0f      	ldr	r3, [pc, #60]	; (800120c <StateController_updateState+0x370>)
 80011d0:	2209      	movs	r2, #9
 80011d2:	701a      	strb	r2, [r3, #0]
				}
			}
		}

		deployTestPrevTime = HAL_GetTick();
 80011d4:	f000 fd5a 	bl	8001c8c <HAL_GetTick>
 80011d8:	4603      	mov	r3, r0
 80011da:	4a0d      	ldr	r2, [pc, #52]	; (8001210 <StateController_updateState+0x374>)
 80011dc:	6013      	str	r3, [r2, #0]
		deployTestPrevAlt = alt;
 80011de:	4a0d      	ldr	r2, [pc, #52]	; (8001214 <StateController_updateState+0x378>)
 80011e0:	88fb      	ldrh	r3, [r7, #6]
 80011e2:	8013      	strh	r3, [r2, #0]
	}

	if(StateController_currentState == COLORALTI_CANOPY)
 80011e4:	4b09      	ldr	r3, [pc, #36]	; (800120c <StateController_updateState+0x370>)
 80011e6:	781b      	ldrb	r3, [r3, #0]
 80011e8:	2b09      	cmp	r3, #9
 80011ea:	d105      	bne.n	80011f8 <StateController_updateState+0x35c>
	{
		//Go back into standby mode once under 100ft
		if(alt <= 100)
 80011ec:	88fb      	ldrh	r3, [r7, #6]
 80011ee:	2b64      	cmp	r3, #100	; 0x64
 80011f0:	d802      	bhi.n	80011f8 <StateController_updateState+0x35c>
		{
			StateController_currentState = COLORALTI_STANDBY;
 80011f2:	4b06      	ldr	r3, [pc, #24]	; (800120c <StateController_updateState+0x370>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	701a      	strb	r2, [r3, #0]
		}
	}
}
 80011f8:	bf00      	nop
 80011fa:	3714      	adds	r7, #20
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001200:	200000d4 	.word	0x200000d4
 8001204:	40524000 	.word	0x40524000
 8001208:	20000014 	.word	0x20000014
 800120c:	200000b0 	.word	0x200000b0
 8001210:	200000cc 	.word	0x200000cc
 8001214:	200000ca 	.word	0x200000ca

08001218 <Strip_Set_Timer>:
 */

#include "led_strip.h"

void Strip_Set_Timer(TIM_HandleTypeDef* timer)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b082      	sub	sp, #8
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
	Set_LED_Timer(timer);
 8001220:	6878      	ldr	r0, [r7, #4]
 8001222:	f000 f835 	bl	8001290 <Set_LED_Timer>
}
 8001226:	bf00      	nop
 8001228:	3708      	adds	r7, #8
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}

0800122e <Strip_Progress_Bar_Single_Color>:

void Strip_Progress_Bar_Single_Color(uint8_t num_filled, enum COLOR color)
{
 800122e:	b580      	push	{r7, lr}
 8001230:	b084      	sub	sp, #16
 8001232:	af00      	add	r7, sp, #0
 8001234:	4603      	mov	r3, r0
 8001236:	460a      	mov	r2, r1
 8001238:	71fb      	strb	r3, [r7, #7]
 800123a:	4613      	mov	r3, r2
 800123c:	71bb      	strb	r3, [r7, #6]
	Clear_All_LED();
 800123e:	f000 f96b 	bl	8001518 <Clear_All_LED>
	if(num_filled > MAX_LED) num_filled = MAX_LED;
 8001242:	79fb      	ldrb	r3, [r7, #7]
 8001244:	2b0a      	cmp	r3, #10
 8001246:	d901      	bls.n	800124c <Strip_Progress_Bar_Single_Color+0x1e>
 8001248:	230a      	movs	r3, #10
 800124a:	71fb      	strb	r3, [r7, #7]
	for(uint8_t i = 0; i < num_filled; i++) {
 800124c:	2300      	movs	r3, #0
 800124e:	73fb      	strb	r3, [r7, #15]
 8001250:	e008      	b.n	8001264 <Strip_Progress_Bar_Single_Color+0x36>
		Set_LED_From_Color_Name(i, color);
 8001252:	7bfb      	ldrb	r3, [r7, #15]
 8001254:	79ba      	ldrb	r2, [r7, #6]
 8001256:	4611      	mov	r1, r2
 8001258:	4618      	mov	r0, r3
 800125a:	f000 f932 	bl	80014c2 <Set_LED_From_Color_Name>
	for(uint8_t i = 0; i < num_filled; i++) {
 800125e:	7bfb      	ldrb	r3, [r7, #15]
 8001260:	3301      	adds	r3, #1
 8001262:	73fb      	strb	r3, [r7, #15]
 8001264:	7bfa      	ldrb	r2, [r7, #15]
 8001266:	79fb      	ldrb	r3, [r7, #7]
 8001268:	429a      	cmp	r2, r3
 800126a:	d3f2      	bcc.n	8001252 <Strip_Progress_Bar_Single_Color+0x24>
	}
}
 800126c:	bf00      	nop
 800126e:	bf00      	nop
 8001270:	3710      	adds	r7, #16
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}

08001276 <Strip_Clear>:

void Strip_Clear()
{
 8001276:	b580      	push	{r7, lr}
 8001278:	af00      	add	r7, sp, #0
	Clear_All_LED();
 800127a:	f000 f94d 	bl	8001518 <Clear_All_LED>
}
 800127e:	bf00      	nop
 8001280:	bd80      	pop	{r7, pc}

08001282 <Strip_Send>:

void Strip_Send()
{
 8001282:	b580      	push	{r7, lr}
 8001284:	af00      	add	r7, sp, #0
	WS2813_Send();
 8001286:	f000 f83f 	bl	8001308 <WS2813_Send>
}
 800128a:	bf00      	nop
 800128c:	bd80      	pop	{r7, pc}
	...

08001290 <Set_LED_Timer>:
*/

struct WS2813B_Config ws_config;

void Set_LED_Timer(TIM_HandleTypeDef* timer)
{
 8001290:	b480      	push	{r7}
 8001292:	b083      	sub	sp, #12
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
	ws_config.timer = timer;
 8001298:	4a03      	ldr	r2, [pc, #12]	; (80012a8 <Set_LED_Timer+0x18>)
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	6013      	str	r3, [r2, #0]
}
 800129e:	bf00      	nop
 80012a0:	370c      	adds	r7, #12
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bc80      	pop	{r7}
 80012a6:	4770      	bx	lr
 80012a8:	200000dc 	.word	0x200000dc

080012ac <Set_LED>:

void Set_LED (int LEDnum, int Red, int Green, int Blue)
{
 80012ac:	b480      	push	{r7}
 80012ae:	b085      	sub	sp, #20
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	60f8      	str	r0, [r7, #12]
 80012b4:	60b9      	str	r1, [r7, #8]
 80012b6:	607a      	str	r2, [r7, #4]
 80012b8:	603b      	str	r3, [r7, #0]
	ws_config.LED_Data[LEDnum][0] = LEDnum;
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	b2d9      	uxtb	r1, r3
 80012be:	4a11      	ldr	r2, [pc, #68]	; (8001304 <Set_LED+0x58>)
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	009b      	lsls	r3, r3, #2
 80012c4:	4413      	add	r3, r2
 80012c6:	460a      	mov	r2, r1
 80012c8:	711a      	strb	r2, [r3, #4]
	ws_config.LED_Data[LEDnum][1] = Green;
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	b2d9      	uxtb	r1, r3
 80012ce:	4a0d      	ldr	r2, [pc, #52]	; (8001304 <Set_LED+0x58>)
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	009b      	lsls	r3, r3, #2
 80012d4:	4413      	add	r3, r2
 80012d6:	460a      	mov	r2, r1
 80012d8:	715a      	strb	r2, [r3, #5]
	ws_config.LED_Data[LEDnum][2] = Red;
 80012da:	68bb      	ldr	r3, [r7, #8]
 80012dc:	b2d9      	uxtb	r1, r3
 80012de:	4a09      	ldr	r2, [pc, #36]	; (8001304 <Set_LED+0x58>)
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	009b      	lsls	r3, r3, #2
 80012e4:	4413      	add	r3, r2
 80012e6:	460a      	mov	r2, r1
 80012e8:	719a      	strb	r2, [r3, #6]
	ws_config.LED_Data[LEDnum][3] = Blue;
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	b2d9      	uxtb	r1, r3
 80012ee:	4a05      	ldr	r2, [pc, #20]	; (8001304 <Set_LED+0x58>)
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	009b      	lsls	r3, r3, #2
 80012f4:	4413      	add	r3, r2
 80012f6:	460a      	mov	r2, r1
 80012f8:	71da      	strb	r2, [r3, #7]
}
 80012fa:	bf00      	nop
 80012fc:	3714      	adds	r7, #20
 80012fe:	46bd      	mov	sp, r7
 8001300:	bc80      	pop	{r7}
 8001302:	4770      	bx	lr
 8001304:	200000dc 	.word	0x200000dc

08001308 <WS2813_Send>:
#endif

}

void WS2813_Send ()
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b086      	sub	sp, #24
 800130c:	af00      	add	r7, sp, #0
	uint32_t indx=0;
 800130e:	2300      	movs	r3, #0
 8001310:	617b      	str	r3, [r7, #20]
	uint32_t color;


	for (int i= 0; i<MAX_LED; i++)
 8001312:	2300      	movs	r3, #0
 8001314:	613b      	str	r3, [r7, #16]
 8001316:	e03d      	b.n	8001394 <WS2813_Send+0x8c>
	{
#if USE_BRIGHTNESS
		color = ((ws_config.LED_Mod[i][1]<<16) | (ws_config.LED_Mod[i][2]<<8) | (ws_config.LED_Mod[i][3]));
 8001318:	4a34      	ldr	r2, [pc, #208]	; (80013ec <WS2813_Send+0xe4>)
 800131a:	693b      	ldr	r3, [r7, #16]
 800131c:	009b      	lsls	r3, r3, #2
 800131e:	4413      	add	r3, r2
 8001320:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8001324:	041a      	lsls	r2, r3, #16
 8001326:	4931      	ldr	r1, [pc, #196]	; (80013ec <WS2813_Send+0xe4>)
 8001328:	693b      	ldr	r3, [r7, #16]
 800132a:	009b      	lsls	r3, r3, #2
 800132c:	440b      	add	r3, r1
 800132e:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8001332:	021b      	lsls	r3, r3, #8
 8001334:	431a      	orrs	r2, r3
 8001336:	492d      	ldr	r1, [pc, #180]	; (80013ec <WS2813_Send+0xe4>)
 8001338:	693b      	ldr	r3, [r7, #16]
 800133a:	009b      	lsls	r3, r3, #2
 800133c:	440b      	add	r3, r1
 800133e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8001342:	4313      	orrs	r3, r2
 8001344:	607b      	str	r3, [r7, #4]
#else
		color = ((ws_config.LED_Data[i][1]<<16) | (ws_config.LED_Data[i][2]<<8) | (ws_config.LED_Data[i][3]));
#endif

		for (int i=23; i>=0; i--)
 8001346:	2317      	movs	r3, #23
 8001348:	60fb      	str	r3, [r7, #12]
 800134a:	e01d      	b.n	8001388 <WS2813_Send+0x80>
		{
			if (color&(1<<i))
 800134c:	2201      	movs	r2, #1
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	fa02 f303 	lsl.w	r3, r2, r3
 8001354:	461a      	mov	r2, r3
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	4013      	ands	r3, r2
 800135a:	2b00      	cmp	r3, #0
 800135c:	d007      	beq.n	800136e <WS2813_Send+0x66>
			{
				ws_config.pwmData[indx] = 48;  // 75% of 64
 800135e:	4a23      	ldr	r2, [pc, #140]	; (80013ec <WS2813_Send+0xe4>)
 8001360:	697b      	ldr	r3, [r7, #20]
 8001362:	3328      	adds	r3, #40	; 0x28
 8001364:	005b      	lsls	r3, r3, #1
 8001366:	4413      	add	r3, r2
 8001368:	2230      	movs	r2, #48	; 0x30
 800136a:	809a      	strh	r2, [r3, #4]
 800136c:	e006      	b.n	800137c <WS2813_Send+0x74>
			}

			else ws_config.pwmData[indx] = 20;  // ~30% of 64
 800136e:	4a1f      	ldr	r2, [pc, #124]	; (80013ec <WS2813_Send+0xe4>)
 8001370:	697b      	ldr	r3, [r7, #20]
 8001372:	3328      	adds	r3, #40	; 0x28
 8001374:	005b      	lsls	r3, r3, #1
 8001376:	4413      	add	r3, r2
 8001378:	2214      	movs	r2, #20
 800137a:	809a      	strh	r2, [r3, #4]

			indx++;
 800137c:	697b      	ldr	r3, [r7, #20]
 800137e:	3301      	adds	r3, #1
 8001380:	617b      	str	r3, [r7, #20]
		for (int i=23; i>=0; i--)
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	3b01      	subs	r3, #1
 8001386:	60fb      	str	r3, [r7, #12]
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	2b00      	cmp	r3, #0
 800138c:	dade      	bge.n	800134c <WS2813_Send+0x44>
	for (int i= 0; i<MAX_LED; i++)
 800138e:	693b      	ldr	r3, [r7, #16]
 8001390:	3301      	adds	r3, #1
 8001392:	613b      	str	r3, [r7, #16]
 8001394:	693b      	ldr	r3, [r7, #16]
 8001396:	2b09      	cmp	r3, #9
 8001398:	ddbe      	ble.n	8001318 <WS2813_Send+0x10>
		}

	}

	//May need to be changed
	for (int i=0; i<50; i++)
 800139a:	2300      	movs	r3, #0
 800139c:	60bb      	str	r3, [r7, #8]
 800139e:	e00c      	b.n	80013ba <WS2813_Send+0xb2>
	{
		ws_config.pwmData[indx] = 0;
 80013a0:	4a12      	ldr	r2, [pc, #72]	; (80013ec <WS2813_Send+0xe4>)
 80013a2:	697b      	ldr	r3, [r7, #20]
 80013a4:	3328      	adds	r3, #40	; 0x28
 80013a6:	005b      	lsls	r3, r3, #1
 80013a8:	4413      	add	r3, r2
 80013aa:	2200      	movs	r2, #0
 80013ac:	809a      	strh	r2, [r3, #4]
		indx++;
 80013ae:	697b      	ldr	r3, [r7, #20]
 80013b0:	3301      	adds	r3, #1
 80013b2:	617b      	str	r3, [r7, #20]
	for (int i=0; i<50; i++)
 80013b4:	68bb      	ldr	r3, [r7, #8]
 80013b6:	3301      	adds	r3, #1
 80013b8:	60bb      	str	r3, [r7, #8]
 80013ba:	68bb      	ldr	r3, [r7, #8]
 80013bc:	2b31      	cmp	r3, #49	; 0x31
 80013be:	ddef      	ble.n	80013a0 <WS2813_Send+0x98>
	}

	HAL_TIM_PWM_Start_DMA(ws_config.timer, TIM_CHANNEL_2, (uint32_t *)ws_config.pwmData, indx);
 80013c0:	4b0a      	ldr	r3, [pc, #40]	; (80013ec <WS2813_Send+0xe4>)
 80013c2:	6818      	ldr	r0, [r3, #0]
 80013c4:	697b      	ldr	r3, [r7, #20]
 80013c6:	b29b      	uxth	r3, r3
 80013c8:	4a09      	ldr	r2, [pc, #36]	; (80013f0 <WS2813_Send+0xe8>)
 80013ca:	2104      	movs	r1, #4
 80013cc:	f002 ffc8 	bl	8004360 <HAL_TIM_PWM_Start_DMA>
	while (!ws_config.datasentflag){};
 80013d0:	bf00      	nop
 80013d2:	4b06      	ldr	r3, [pc, #24]	; (80013ec <WS2813_Send+0xe4>)
 80013d4:	f893 3298 	ldrb.w	r3, [r3, #664]	; 0x298
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d0fa      	beq.n	80013d2 <WS2813_Send+0xca>
	ws_config.datasentflag = 0;
 80013dc:	4b03      	ldr	r3, [pc, #12]	; (80013ec <WS2813_Send+0xe4>)
 80013de:	2200      	movs	r2, #0
 80013e0:	f883 2298 	strb.w	r2, [r3, #664]	; 0x298
}
 80013e4:	bf00      	nop
 80013e6:	3718      	adds	r7, #24
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}
 80013ec:	200000dc 	.word	0x200000dc
 80013f0:	20000130 	.word	0x20000130

080013f4 <Color_To_RGB>:

void Color_To_RGB(struct RGB* rgb, enum COLOR color)
{
 80013f4:	b480      	push	{r7}
 80013f6:	b083      	sub	sp, #12
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
 80013fc:	460b      	mov	r3, r1
 80013fe:	70fb      	strb	r3, [r7, #3]
	if(color == GREEN) {
 8001400:	78fb      	ldrb	r3, [r7, #3]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d108      	bne.n	8001418 <Color_To_RGB+0x24>
		rgb->r = 0;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	2200      	movs	r2, #0
 800140a:	701a      	strb	r2, [r3, #0]
		rgb->g = 255;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	22ff      	movs	r2, #255	; 0xff
 8001410:	705a      	strb	r2, [r3, #1]
		rgb->b = 20;
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	2214      	movs	r2, #20
 8001416:	709a      	strb	r2, [r3, #2]
	}

	if(color == YELLOW) {
 8001418:	78fb      	ldrb	r3, [r7, #3]
 800141a:	2b01      	cmp	r3, #1
 800141c:	d108      	bne.n	8001430 <Color_To_RGB+0x3c>
		rgb->r = 255;
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	22ff      	movs	r2, #255	; 0xff
 8001422:	701a      	strb	r2, [r3, #0]
		rgb->g = 255;
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	22ff      	movs	r2, #255	; 0xff
 8001428:	705a      	strb	r2, [r3, #1]
		rgb->b = 0;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	2200      	movs	r2, #0
 800142e:	709a      	strb	r2, [r3, #2]
	}

	if(color == RED) {
 8001430:	78fb      	ldrb	r3, [r7, #3]
 8001432:	2b02      	cmp	r3, #2
 8001434:	d108      	bne.n	8001448 <Color_To_RGB+0x54>
		rgb->r = 255;
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	22ff      	movs	r2, #255	; 0xff
 800143a:	701a      	strb	r2, [r3, #0]
		rgb->g = 0;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	2200      	movs	r2, #0
 8001440:	705a      	strb	r2, [r3, #1]
		rgb->b = 0;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2200      	movs	r2, #0
 8001446:	709a      	strb	r2, [r3, #2]
	}

	if(color == PURPLE) {
 8001448:	78fb      	ldrb	r3, [r7, #3]
 800144a:	2b03      	cmp	r3, #3
 800144c:	d108      	bne.n	8001460 <Color_To_RGB+0x6c>
		rgb->r = 255;
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	22ff      	movs	r2, #255	; 0xff
 8001452:	701a      	strb	r2, [r3, #0]
		rgb->g = 0;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	2200      	movs	r2, #0
 8001458:	705a      	strb	r2, [r3, #1]
		rgb->b = 255;
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	22ff      	movs	r2, #255	; 0xff
 800145e:	709a      	strb	r2, [r3, #2]
	}

	if(color == SKYBLUE) {
 8001460:	78fb      	ldrb	r3, [r7, #3]
 8001462:	2b04      	cmp	r3, #4
 8001464:	d108      	bne.n	8001478 <Color_To_RGB+0x84>
		rgb->r = 0;
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	2200      	movs	r2, #0
 800146a:	701a      	strb	r2, [r3, #0]
		rgb->g = 255;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	22ff      	movs	r2, #255	; 0xff
 8001470:	705a      	strb	r2, [r3, #1]
		rgb->b = 200;
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	22c8      	movs	r2, #200	; 0xc8
 8001476:	709a      	strb	r2, [r3, #2]
	}

	if(color == CLEAR) {
 8001478:	78fb      	ldrb	r3, [r7, #3]
 800147a:	2b05      	cmp	r3, #5
 800147c:	d108      	bne.n	8001490 <Color_To_RGB+0x9c>
		rgb->r = 0;
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	2200      	movs	r2, #0
 8001482:	701a      	strb	r2, [r3, #0]
		rgb->g = 0;
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	2200      	movs	r2, #0
 8001488:	705a      	strb	r2, [r3, #1]
		rgb->b = 0;
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	2200      	movs	r2, #0
 800148e:	709a      	strb	r2, [r3, #2]
	}
}
 8001490:	bf00      	nop
 8001492:	370c      	adds	r7, #12
 8001494:	46bd      	mov	sp, r7
 8001496:	bc80      	pop	{r7}
 8001498:	4770      	bx	lr

0800149a <Set_LED_From_RGB>:

void Set_LED_From_RGB(int LEDnum, struct RGB* rgb)
{
 800149a:	b580      	push	{r7, lr}
 800149c:	b082      	sub	sp, #8
 800149e:	af00      	add	r7, sp, #0
 80014a0:	6078      	str	r0, [r7, #4]
 80014a2:	6039      	str	r1, [r7, #0]
	Set_LED(LEDnum, rgb->r, rgb->g, rgb->b);
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	4619      	mov	r1, r3
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	785b      	ldrb	r3, [r3, #1]
 80014ae:	461a      	mov	r2, r3
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	789b      	ldrb	r3, [r3, #2]
 80014b4:	6878      	ldr	r0, [r7, #4]
 80014b6:	f7ff fef9 	bl	80012ac <Set_LED>
}
 80014ba:	bf00      	nop
 80014bc:	3708      	adds	r7, #8
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}

080014c2 <Set_LED_From_Color_Name>:

void Set_LED_From_Color_Name(int LEDnum, enum COLOR color)
{
 80014c2:	b580      	push	{r7, lr}
 80014c4:	b084      	sub	sp, #16
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	6078      	str	r0, [r7, #4]
 80014ca:	460b      	mov	r3, r1
 80014cc:	70fb      	strb	r3, [r7, #3]
	struct RGB rgb;
	Color_To_RGB(&rgb, color);
 80014ce:	78fa      	ldrb	r2, [r7, #3]
 80014d0:	f107 030c 	add.w	r3, r7, #12
 80014d4:	4611      	mov	r1, r2
 80014d6:	4618      	mov	r0, r3
 80014d8:	f7ff ff8c 	bl	80013f4 <Color_To_RGB>
	Set_LED_From_RGB(LEDnum, &rgb);
 80014dc:	f107 030c 	add.w	r3, r7, #12
 80014e0:	4619      	mov	r1, r3
 80014e2:	6878      	ldr	r0, [r7, #4]
 80014e4:	f7ff ffd9 	bl	800149a <Set_LED_From_RGB>
}
 80014e8:	bf00      	nop
 80014ea:	3710      	adds	r7, #16
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}

080014f0 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Stop_DMA(ws_config.timer, TIM_CHANNEL_2);
 80014f8:	4b06      	ldr	r3, [pc, #24]	; (8001514 <HAL_TIM_PWM_PulseFinishedCallback+0x24>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	2104      	movs	r1, #4
 80014fe:	4618      	mov	r0, r3
 8001500:	f003 f8d0 	bl	80046a4 <HAL_TIM_PWM_Stop_DMA>
	ws_config.datasentflag=1;
 8001504:	4b03      	ldr	r3, [pc, #12]	; (8001514 <HAL_TIM_PWM_PulseFinishedCallback+0x24>)
 8001506:	2201      	movs	r2, #1
 8001508:	f883 2298 	strb.w	r2, [r3, #664]	; 0x298
}
 800150c:	bf00      	nop
 800150e:	3708      	adds	r7, #8
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}
 8001514:	200000dc 	.word	0x200000dc

08001518 <Clear_All_LED>:

void Clear_All_LED()
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < MAX_LED; i++)
 800151e:	2300      	movs	r3, #0
 8001520:	71fb      	strb	r3, [r7, #7]
 8001522:	e007      	b.n	8001534 <Clear_All_LED+0x1c>
	{
		Set_LED_From_Color_Name(i, CLEAR);
 8001524:	79fb      	ldrb	r3, [r7, #7]
 8001526:	2105      	movs	r1, #5
 8001528:	4618      	mov	r0, r3
 800152a:	f7ff ffca 	bl	80014c2 <Set_LED_From_Color_Name>
	for(uint8_t i = 0; i < MAX_LED; i++)
 800152e:	79fb      	ldrb	r3, [r7, #7]
 8001530:	3301      	adds	r3, #1
 8001532:	71fb      	strb	r3, [r7, #7]
 8001534:	79fb      	ldrb	r3, [r7, #7]
 8001536:	2b09      	cmp	r3, #9
 8001538:	d9f4      	bls.n	8001524 <Clear_All_LED+0xc>
	}
}
 800153a:	bf00      	nop
 800153c:	bf00      	nop
 800153e:	3708      	adds	r7, #8
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}

08001544 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001544:	b590      	push	{r4, r7, lr}
 8001546:	b089      	sub	sp, #36	; 0x24
 8001548:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800154a:	f000 fb47 	bl	8001bdc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800154e:	f000 f851 	bl	80015f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001552:	f000 f9ad 	bl	80018b0 <MX_GPIO_Init>
  MX_DMA_Init();
 8001556:	f000 f98d 	bl	8001874 <MX_DMA_Init>
  MX_I2C1_Init();
 800155a:	f000 f88d 	bl	8001678 <MX_I2C1_Init>
  MX_TIM2_Init();
 800155e:	f000 f909 	bl	8001774 <MX_TIM2_Init>
  MX_TIM1_Init();
 8001562:	f000 f8b7 	bl	80016d4 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

	Strip_Set_Timer(&htim2);
 8001566:	4820      	ldr	r0, [pc, #128]	; (80015e8 <main+0xa4>)
 8001568:	f7ff fe56 	bl	8001218 <Strip_Set_Timer>
	Strip_Clear();
 800156c:	f7ff fe83 	bl	8001276 <Strip_Clear>

	HAL_Delay(1000);
 8001570:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001574:	f000 fb94 	bl	8001ca0 <HAL_Delay>
	uint8_t lps_startup_result = LPS_Init(&hi2c1, LPS_DEFAULT_ADDRESS);
 8001578:	215c      	movs	r1, #92	; 0x5c
 800157a:	481c      	ldr	r0, [pc, #112]	; (80015ec <main+0xa8>)
 800157c:	f7ff fa74 	bl	8000a68 <LPS_Init>
 8001580:	4603      	mov	r3, r0
 8001582:	77fb      	strb	r3, [r7, #31]
	double refP = LPS_Get_Pressure();
 8001584:	f7ff fb34 	bl	8000bf0 <LPS_Get_Pressure>
 8001588:	e9c7 0104 	strd	r0, r1, [r7, #16]
	double refT = LPS_Get_Temp();
 800158c:	f7ff fb6c 	bl	8000c68 <LPS_Get_Temp>
 8001590:	e9c7 0102 	strd	r0, r1, [r7, #8]
	double alt = 0.0;
 8001594:	f04f 0200 	mov.w	r2, #0
 8001598:	f04f 0300 	mov.w	r3, #0
 800159c:	e9c7 2300 	strd	r2, r3, [r7]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	alt = LPS_Get_RelAlt_Ft(refP);
 80015a0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80015a4:	f7ff fa40 	bl	8000a28 <__aeabi_d2uiz>
 80015a8:	4603      	mov	r3, r0
 80015aa:	4618      	mov	r0, r3
 80015ac:	f7ff fb88 	bl	8000cc0 <LPS_Get_RelAlt_Ft>
 80015b0:	e9c7 0100 	strd	r0, r1, [r7]
	StateController_updateState(alt);
 80015b4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80015b8:	f7ff fa36 	bl	8000a28 <__aeabi_d2uiz>
 80015bc:	4603      	mov	r3, r0
 80015be:	b29b      	uxth	r3, r3
 80015c0:	4618      	mov	r0, r3
 80015c2:	f7ff fc6b 	bl	8000e9c <StateController_updateState>
	ColorAlti_displayLeds(StateController_currentState, alt);
 80015c6:	4b0a      	ldr	r3, [pc, #40]	; (80015f0 <main+0xac>)
 80015c8:	781c      	ldrb	r4, [r3, #0]
 80015ca:	e9d7 0100 	ldrd	r0, r1, [r7]
 80015ce:	f7ff fa2b 	bl	8000a28 <__aeabi_d2uiz>
 80015d2:	4603      	mov	r3, r0
 80015d4:	b29b      	uxth	r3, r3
 80015d6:	4619      	mov	r1, r3
 80015d8:	4620      	mov	r0, r4
 80015da:	f7ff fc21 	bl	8000e20 <ColorAlti_displayLeds>
	HAL_Delay(100); //10hz
 80015de:	2064      	movs	r0, #100	; 0x64
 80015e0:	f000 fb5e 	bl	8001ca0 <HAL_Delay>
	alt = LPS_Get_RelAlt_Ft(refP);
 80015e4:	e7dc      	b.n	80015a0 <main+0x5c>
 80015e6:	bf00      	nop
 80015e8:	20000414 	.word	0x20000414
 80015ec:	20000378 	.word	0x20000378
 80015f0:	200000b0 	.word	0x200000b0

080015f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b090      	sub	sp, #64	; 0x40
 80015f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015fa:	f107 0318 	add.w	r3, r7, #24
 80015fe:	2228      	movs	r2, #40	; 0x28
 8001600:	2100      	movs	r1, #0
 8001602:	4618      	mov	r0, r3
 8001604:	f003 feac 	bl	8005360 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001608:	1d3b      	adds	r3, r7, #4
 800160a:	2200      	movs	r2, #0
 800160c:	601a      	str	r2, [r3, #0]
 800160e:	605a      	str	r2, [r3, #4]
 8001610:	609a      	str	r2, [r3, #8]
 8001612:	60da      	str	r2, [r3, #12]
 8001614:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001616:	2302      	movs	r3, #2
 8001618:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800161a:	2301      	movs	r3, #1
 800161c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800161e:	2310      	movs	r3, #16
 8001620:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001622:	2302      	movs	r3, #2
 8001624:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001626:	2300      	movs	r3, #0
 8001628:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800162a:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 800162e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001630:	f107 0318 	add.w	r3, r7, #24
 8001634:	4618      	mov	r0, r3
 8001636:	f002 f9ef 	bl	8003a18 <HAL_RCC_OscConfig>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d001      	beq.n	8001644 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8001640:	f000 f976 	bl	8001930 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001644:	230f      	movs	r3, #15
 8001646:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001648:	2302      	movs	r3, #2
 800164a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800164c:	2300      	movs	r3, #0
 800164e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001650:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001654:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001656:	2300      	movs	r3, #0
 8001658:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800165a:	1d3b      	adds	r3, r7, #4
 800165c:	2102      	movs	r1, #2
 800165e:	4618      	mov	r0, r3
 8001660:	f002 fc5c 	bl	8003f1c <HAL_RCC_ClockConfig>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d001      	beq.n	800166e <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800166a:	f000 f961 	bl	8001930 <Error_Handler>
  }
}
 800166e:	bf00      	nop
 8001670:	3740      	adds	r7, #64	; 0x40
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
	...

08001678 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800167c:	4b12      	ldr	r3, [pc, #72]	; (80016c8 <MX_I2C1_Init+0x50>)
 800167e:	4a13      	ldr	r2, [pc, #76]	; (80016cc <MX_I2C1_Init+0x54>)
 8001680:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001682:	4b11      	ldr	r3, [pc, #68]	; (80016c8 <MX_I2C1_Init+0x50>)
 8001684:	4a12      	ldr	r2, [pc, #72]	; (80016d0 <MX_I2C1_Init+0x58>)
 8001686:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001688:	4b0f      	ldr	r3, [pc, #60]	; (80016c8 <MX_I2C1_Init+0x50>)
 800168a:	2200      	movs	r2, #0
 800168c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800168e:	4b0e      	ldr	r3, [pc, #56]	; (80016c8 <MX_I2C1_Init+0x50>)
 8001690:	2200      	movs	r2, #0
 8001692:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001694:	4b0c      	ldr	r3, [pc, #48]	; (80016c8 <MX_I2C1_Init+0x50>)
 8001696:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800169a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800169c:	4b0a      	ldr	r3, [pc, #40]	; (80016c8 <MX_I2C1_Init+0x50>)
 800169e:	2200      	movs	r2, #0
 80016a0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80016a2:	4b09      	ldr	r3, [pc, #36]	; (80016c8 <MX_I2C1_Init+0x50>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016a8:	4b07      	ldr	r3, [pc, #28]	; (80016c8 <MX_I2C1_Init+0x50>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016ae:	4b06      	ldr	r3, [pc, #24]	; (80016c8 <MX_I2C1_Init+0x50>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016b4:	4804      	ldr	r0, [pc, #16]	; (80016c8 <MX_I2C1_Init+0x50>)
 80016b6:	f001 f827 	bl	8002708 <HAL_I2C_Init>
 80016ba:	4603      	mov	r3, r0
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d001      	beq.n	80016c4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80016c0:	f000 f936 	bl	8001930 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80016c4:	bf00      	nop
 80016c6:	bd80      	pop	{r7, pc}
 80016c8:	20000378 	.word	0x20000378
 80016cc:	40005400 	.word	0x40005400
 80016d0:	000186a0 	.word	0x000186a0

080016d4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b086      	sub	sp, #24
 80016d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016da:	f107 0308 	add.w	r3, r7, #8
 80016de:	2200      	movs	r2, #0
 80016e0:	601a      	str	r2, [r3, #0]
 80016e2:	605a      	str	r2, [r3, #4]
 80016e4:	609a      	str	r2, [r3, #8]
 80016e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016e8:	463b      	mov	r3, r7
 80016ea:	2200      	movs	r2, #0
 80016ec:	601a      	str	r2, [r3, #0]
 80016ee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80016f0:	4b1e      	ldr	r3, [pc, #120]	; (800176c <MX_TIM1_Init+0x98>)
 80016f2:	4a1f      	ldr	r2, [pc, #124]	; (8001770 <MX_TIM1_Init+0x9c>)
 80016f4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 4-1;
 80016f6:	4b1d      	ldr	r3, [pc, #116]	; (800176c <MX_TIM1_Init+0x98>)
 80016f8:	2203      	movs	r2, #3
 80016fa:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016fc:	4b1b      	ldr	r3, [pc, #108]	; (800176c <MX_TIM1_Init+0x98>)
 80016fe:	2200      	movs	r2, #0
 8001700:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001702:	4b1a      	ldr	r3, [pc, #104]	; (800176c <MX_TIM1_Init+0x98>)
 8001704:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001708:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800170a:	4b18      	ldr	r3, [pc, #96]	; (800176c <MX_TIM1_Init+0x98>)
 800170c:	2200      	movs	r2, #0
 800170e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001710:	4b16      	ldr	r3, [pc, #88]	; (800176c <MX_TIM1_Init+0x98>)
 8001712:	2200      	movs	r2, #0
 8001714:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001716:	4b15      	ldr	r3, [pc, #84]	; (800176c <MX_TIM1_Init+0x98>)
 8001718:	2200      	movs	r2, #0
 800171a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800171c:	4813      	ldr	r0, [pc, #76]	; (800176c <MX_TIM1_Init+0x98>)
 800171e:	f002 fd77 	bl	8004210 <HAL_TIM_Base_Init>
 8001722:	4603      	mov	r3, r0
 8001724:	2b00      	cmp	r3, #0
 8001726:	d001      	beq.n	800172c <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001728:	f000 f902 	bl	8001930 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800172c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001730:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001732:	f107 0308 	add.w	r3, r7, #8
 8001736:	4619      	mov	r1, r3
 8001738:	480c      	ldr	r0, [pc, #48]	; (800176c <MX_TIM1_Init+0x98>)
 800173a:	f003 f93b 	bl	80049b4 <HAL_TIM_ConfigClockSource>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d001      	beq.n	8001748 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001744:	f000 f8f4 	bl	8001930 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001748:	2300      	movs	r3, #0
 800174a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800174c:	2300      	movs	r3, #0
 800174e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001750:	463b      	mov	r3, r7
 8001752:	4619      	mov	r1, r3
 8001754:	4805      	ldr	r0, [pc, #20]	; (800176c <MX_TIM1_Init+0x98>)
 8001756:	f003 fd7b 	bl	8005250 <HAL_TIMEx_MasterConfigSynchronization>
 800175a:	4603      	mov	r3, r0
 800175c:	2b00      	cmp	r3, #0
 800175e:	d001      	beq.n	8001764 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001760:	f000 f8e6 	bl	8001930 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001764:	bf00      	nop
 8001766:	3718      	adds	r7, #24
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}
 800176c:	200003cc 	.word	0x200003cc
 8001770:	40012c00 	.word	0x40012c00

08001774 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b08e      	sub	sp, #56	; 0x38
 8001778:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800177a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800177e:	2200      	movs	r2, #0
 8001780:	601a      	str	r2, [r3, #0]
 8001782:	605a      	str	r2, [r3, #4]
 8001784:	609a      	str	r2, [r3, #8]
 8001786:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001788:	f107 0320 	add.w	r3, r7, #32
 800178c:	2200      	movs	r2, #0
 800178e:	601a      	str	r2, [r3, #0]
 8001790:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001792:	1d3b      	adds	r3, r7, #4
 8001794:	2200      	movs	r2, #0
 8001796:	601a      	str	r2, [r3, #0]
 8001798:	605a      	str	r2, [r3, #4]
 800179a:	609a      	str	r2, [r3, #8]
 800179c:	60da      	str	r2, [r3, #12]
 800179e:	611a      	str	r2, [r3, #16]
 80017a0:	615a      	str	r2, [r3, #20]
 80017a2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80017a4:	4b32      	ldr	r3, [pc, #200]	; (8001870 <MX_TIM2_Init+0xfc>)
 80017a6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80017aa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80017ac:	4b30      	ldr	r3, [pc, #192]	; (8001870 <MX_TIM2_Init+0xfc>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017b2:	4b2f      	ldr	r3, [pc, #188]	; (8001870 <MX_TIM2_Init+0xfc>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 64-1;
 80017b8:	4b2d      	ldr	r3, [pc, #180]	; (8001870 <MX_TIM2_Init+0xfc>)
 80017ba:	223f      	movs	r2, #63	; 0x3f
 80017bc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017be:	4b2c      	ldr	r3, [pc, #176]	; (8001870 <MX_TIM2_Init+0xfc>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017c4:	4b2a      	ldr	r3, [pc, #168]	; (8001870 <MX_TIM2_Init+0xfc>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80017ca:	4829      	ldr	r0, [pc, #164]	; (8001870 <MX_TIM2_Init+0xfc>)
 80017cc:	f002 fd20 	bl	8004210 <HAL_TIM_Base_Init>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d001      	beq.n	80017da <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 80017d6:	f000 f8ab 	bl	8001930 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017de:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80017e0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017e4:	4619      	mov	r1, r3
 80017e6:	4822      	ldr	r0, [pc, #136]	; (8001870 <MX_TIM2_Init+0xfc>)
 80017e8:	f003 f8e4 	bl	80049b4 <HAL_TIM_ConfigClockSource>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d001      	beq.n	80017f6 <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 80017f2:	f000 f89d 	bl	8001930 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80017f6:	481e      	ldr	r0, [pc, #120]	; (8001870 <MX_TIM2_Init+0xfc>)
 80017f8:	f002 fd59 	bl	80042ae <HAL_TIM_PWM_Init>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d001      	beq.n	8001806 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8001802:	f000 f895 	bl	8001930 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001806:	2300      	movs	r3, #0
 8001808:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800180a:	2300      	movs	r3, #0
 800180c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800180e:	f107 0320 	add.w	r3, r7, #32
 8001812:	4619      	mov	r1, r3
 8001814:	4816      	ldr	r0, [pc, #88]	; (8001870 <MX_TIM2_Init+0xfc>)
 8001816:	f003 fd1b 	bl	8005250 <HAL_TIMEx_MasterConfigSynchronization>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	d001      	beq.n	8001824 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8001820:	f000 f886 	bl	8001930 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001824:	2360      	movs	r3, #96	; 0x60
 8001826:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001828:	2300      	movs	r3, #0
 800182a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800182c:	2300      	movs	r3, #0
 800182e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001830:	2300      	movs	r3, #0
 8001832:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001834:	1d3b      	adds	r3, r7, #4
 8001836:	2200      	movs	r2, #0
 8001838:	4619      	mov	r1, r3
 800183a:	480d      	ldr	r0, [pc, #52]	; (8001870 <MX_TIM2_Init+0xfc>)
 800183c:	f002 fff8 	bl	8004830 <HAL_TIM_PWM_ConfigChannel>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	d001      	beq.n	800184a <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 8001846:	f000 f873 	bl	8001930 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800184a:	1d3b      	adds	r3, r7, #4
 800184c:	2204      	movs	r2, #4
 800184e:	4619      	mov	r1, r3
 8001850:	4807      	ldr	r0, [pc, #28]	; (8001870 <MX_TIM2_Init+0xfc>)
 8001852:	f002 ffed 	bl	8004830 <HAL_TIM_PWM_ConfigChannel>
 8001856:	4603      	mov	r3, r0
 8001858:	2b00      	cmp	r3, #0
 800185a:	d001      	beq.n	8001860 <MX_TIM2_Init+0xec>
  {
    Error_Handler();
 800185c:	f000 f868 	bl	8001930 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001860:	4803      	ldr	r0, [pc, #12]	; (8001870 <MX_TIM2_Init+0xfc>)
 8001862:	f000 f92d 	bl	8001ac0 <HAL_TIM_MspPostInit>

}
 8001866:	bf00      	nop
 8001868:	3738      	adds	r7, #56	; 0x38
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	20000414 	.word	0x20000414

08001874 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b082      	sub	sp, #8
 8001878:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800187a:	4b0c      	ldr	r3, [pc, #48]	; (80018ac <MX_DMA_Init+0x38>)
 800187c:	695b      	ldr	r3, [r3, #20]
 800187e:	4a0b      	ldr	r2, [pc, #44]	; (80018ac <MX_DMA_Init+0x38>)
 8001880:	f043 0301 	orr.w	r3, r3, #1
 8001884:	6153      	str	r3, [r2, #20]
 8001886:	4b09      	ldr	r3, [pc, #36]	; (80018ac <MX_DMA_Init+0x38>)
 8001888:	695b      	ldr	r3, [r3, #20]
 800188a:	f003 0301 	and.w	r3, r3, #1
 800188e:	607b      	str	r3, [r7, #4]
 8001890:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8001892:	2200      	movs	r2, #0
 8001894:	2100      	movs	r1, #0
 8001896:	2011      	movs	r0, #17
 8001898:	f000 fafd 	bl	8001e96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 800189c:	2011      	movs	r0, #17
 800189e:	f000 fb16 	bl	8001ece <HAL_NVIC_EnableIRQ>

}
 80018a2:	bf00      	nop
 80018a4:	3708      	adds	r7, #8
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	40021000 	.word	0x40021000

080018b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b086      	sub	sp, #24
 80018b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018b6:	f107 0308 	add.w	r3, r7, #8
 80018ba:	2200      	movs	r2, #0
 80018bc:	601a      	str	r2, [r3, #0]
 80018be:	605a      	str	r2, [r3, #4]
 80018c0:	609a      	str	r2, [r3, #8]
 80018c2:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018c4:	4b18      	ldr	r3, [pc, #96]	; (8001928 <MX_GPIO_Init+0x78>)
 80018c6:	699b      	ldr	r3, [r3, #24]
 80018c8:	4a17      	ldr	r2, [pc, #92]	; (8001928 <MX_GPIO_Init+0x78>)
 80018ca:	f043 0304 	orr.w	r3, r3, #4
 80018ce:	6193      	str	r3, [r2, #24]
 80018d0:	4b15      	ldr	r3, [pc, #84]	; (8001928 <MX_GPIO_Init+0x78>)
 80018d2:	699b      	ldr	r3, [r3, #24]
 80018d4:	f003 0304 	and.w	r3, r3, #4
 80018d8:	607b      	str	r3, [r7, #4]
 80018da:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018dc:	4b12      	ldr	r3, [pc, #72]	; (8001928 <MX_GPIO_Init+0x78>)
 80018de:	699b      	ldr	r3, [r3, #24]
 80018e0:	4a11      	ldr	r2, [pc, #68]	; (8001928 <MX_GPIO_Init+0x78>)
 80018e2:	f043 0308 	orr.w	r3, r3, #8
 80018e6:	6193      	str	r3, [r2, #24]
 80018e8:	4b0f      	ldr	r3, [pc, #60]	; (8001928 <MX_GPIO_Init+0x78>)
 80018ea:	699b      	ldr	r3, [r3, #24]
 80018ec:	f003 0308 	and.w	r3, r3, #8
 80018f0:	603b      	str	r3, [r7, #0]
 80018f2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 80018f4:	2200      	movs	r2, #0
 80018f6:	f44f 4173 	mov.w	r1, #62208	; 0xf300
 80018fa:	480c      	ldr	r0, [pc, #48]	; (800192c <MX_GPIO_Init+0x7c>)
 80018fc:	f000 feec 	bl	80026d8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pins : PB12 PB13 PB14 PB15
                           PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 8001900:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 8001904:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001906:	2301      	movs	r3, #1
 8001908:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190a:	2300      	movs	r3, #0
 800190c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800190e:	2302      	movs	r3, #2
 8001910:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001912:	f107 0308 	add.w	r3, r7, #8
 8001916:	4619      	mov	r1, r3
 8001918:	4804      	ldr	r0, [pc, #16]	; (800192c <MX_GPIO_Init+0x7c>)
 800191a:	f000 fd59 	bl	80023d0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800191e:	bf00      	nop
 8001920:	3718      	adds	r7, #24
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	40021000 	.word	0x40021000
 800192c:	40010c00 	.word	0x40010c00

08001930 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001934:	b672      	cpsid	i
}
 8001936:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001938:	e7fe      	b.n	8001938 <Error_Handler+0x8>
	...

0800193c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800193c:	b480      	push	{r7}
 800193e:	b083      	sub	sp, #12
 8001940:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001942:	4b0e      	ldr	r3, [pc, #56]	; (800197c <HAL_MspInit+0x40>)
 8001944:	699b      	ldr	r3, [r3, #24]
 8001946:	4a0d      	ldr	r2, [pc, #52]	; (800197c <HAL_MspInit+0x40>)
 8001948:	f043 0301 	orr.w	r3, r3, #1
 800194c:	6193      	str	r3, [r2, #24]
 800194e:	4b0b      	ldr	r3, [pc, #44]	; (800197c <HAL_MspInit+0x40>)
 8001950:	699b      	ldr	r3, [r3, #24]
 8001952:	f003 0301 	and.w	r3, r3, #1
 8001956:	607b      	str	r3, [r7, #4]
 8001958:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800195a:	4b08      	ldr	r3, [pc, #32]	; (800197c <HAL_MspInit+0x40>)
 800195c:	69db      	ldr	r3, [r3, #28]
 800195e:	4a07      	ldr	r2, [pc, #28]	; (800197c <HAL_MspInit+0x40>)
 8001960:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001964:	61d3      	str	r3, [r2, #28]
 8001966:	4b05      	ldr	r3, [pc, #20]	; (800197c <HAL_MspInit+0x40>)
 8001968:	69db      	ldr	r3, [r3, #28]
 800196a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800196e:	603b      	str	r3, [r7, #0]
 8001970:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001972:	bf00      	nop
 8001974:	370c      	adds	r7, #12
 8001976:	46bd      	mov	sp, r7
 8001978:	bc80      	pop	{r7}
 800197a:	4770      	bx	lr
 800197c:	40021000 	.word	0x40021000

08001980 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b088      	sub	sp, #32
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001988:	f107 0310 	add.w	r3, r7, #16
 800198c:	2200      	movs	r2, #0
 800198e:	601a      	str	r2, [r3, #0]
 8001990:	605a      	str	r2, [r3, #4]
 8001992:	609a      	str	r2, [r3, #8]
 8001994:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4a15      	ldr	r2, [pc, #84]	; (80019f0 <HAL_I2C_MspInit+0x70>)
 800199c:	4293      	cmp	r3, r2
 800199e:	d123      	bne.n	80019e8 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019a0:	4b14      	ldr	r3, [pc, #80]	; (80019f4 <HAL_I2C_MspInit+0x74>)
 80019a2:	699b      	ldr	r3, [r3, #24]
 80019a4:	4a13      	ldr	r2, [pc, #76]	; (80019f4 <HAL_I2C_MspInit+0x74>)
 80019a6:	f043 0308 	orr.w	r3, r3, #8
 80019aa:	6193      	str	r3, [r2, #24]
 80019ac:	4b11      	ldr	r3, [pc, #68]	; (80019f4 <HAL_I2C_MspInit+0x74>)
 80019ae:	699b      	ldr	r3, [r3, #24]
 80019b0:	f003 0308 	and.w	r3, r3, #8
 80019b4:	60fb      	str	r3, [r7, #12]
 80019b6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80019b8:	23c0      	movs	r3, #192	; 0xc0
 80019ba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019bc:	2312      	movs	r3, #18
 80019be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019c0:	2303      	movs	r3, #3
 80019c2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019c4:	f107 0310 	add.w	r3, r7, #16
 80019c8:	4619      	mov	r1, r3
 80019ca:	480b      	ldr	r0, [pc, #44]	; (80019f8 <HAL_I2C_MspInit+0x78>)
 80019cc:	f000 fd00 	bl	80023d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80019d0:	4b08      	ldr	r3, [pc, #32]	; (80019f4 <HAL_I2C_MspInit+0x74>)
 80019d2:	69db      	ldr	r3, [r3, #28]
 80019d4:	4a07      	ldr	r2, [pc, #28]	; (80019f4 <HAL_I2C_MspInit+0x74>)
 80019d6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80019da:	61d3      	str	r3, [r2, #28]
 80019dc:	4b05      	ldr	r3, [pc, #20]	; (80019f4 <HAL_I2C_MspInit+0x74>)
 80019de:	69db      	ldr	r3, [r3, #28]
 80019e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019e4:	60bb      	str	r3, [r7, #8]
 80019e6:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80019e8:	bf00      	nop
 80019ea:	3720      	adds	r7, #32
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	40005400 	.word	0x40005400
 80019f4:	40021000 	.word	0x40021000
 80019f8:	40010c00 	.word	0x40010c00

080019fc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b084      	sub	sp, #16
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4a29      	ldr	r2, [pc, #164]	; (8001ab0 <HAL_TIM_Base_MspInit+0xb4>)
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	d10c      	bne.n	8001a28 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001a0e:	4b29      	ldr	r3, [pc, #164]	; (8001ab4 <HAL_TIM_Base_MspInit+0xb8>)
 8001a10:	699b      	ldr	r3, [r3, #24]
 8001a12:	4a28      	ldr	r2, [pc, #160]	; (8001ab4 <HAL_TIM_Base_MspInit+0xb8>)
 8001a14:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001a18:	6193      	str	r3, [r2, #24]
 8001a1a:	4b26      	ldr	r3, [pc, #152]	; (8001ab4 <HAL_TIM_Base_MspInit+0xb8>)
 8001a1c:	699b      	ldr	r3, [r3, #24]
 8001a1e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001a22:	60fb      	str	r3, [r7, #12]
 8001a24:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001a26:	e03e      	b.n	8001aa6 <HAL_TIM_Base_MspInit+0xaa>
  else if(htim_base->Instance==TIM2)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a30:	d139      	bne.n	8001aa6 <HAL_TIM_Base_MspInit+0xaa>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a32:	4b20      	ldr	r3, [pc, #128]	; (8001ab4 <HAL_TIM_Base_MspInit+0xb8>)
 8001a34:	69db      	ldr	r3, [r3, #28]
 8001a36:	4a1f      	ldr	r2, [pc, #124]	; (8001ab4 <HAL_TIM_Base_MspInit+0xb8>)
 8001a38:	f043 0301 	orr.w	r3, r3, #1
 8001a3c:	61d3      	str	r3, [r2, #28]
 8001a3e:	4b1d      	ldr	r3, [pc, #116]	; (8001ab4 <HAL_TIM_Base_MspInit+0xb8>)
 8001a40:	69db      	ldr	r3, [r3, #28]
 8001a42:	f003 0301 	and.w	r3, r3, #1
 8001a46:	60bb      	str	r3, [r7, #8]
 8001a48:	68bb      	ldr	r3, [r7, #8]
    hdma_tim2_ch2_ch4.Instance = DMA1_Channel7;
 8001a4a:	4b1b      	ldr	r3, [pc, #108]	; (8001ab8 <HAL_TIM_Base_MspInit+0xbc>)
 8001a4c:	4a1b      	ldr	r2, [pc, #108]	; (8001abc <HAL_TIM_Base_MspInit+0xc0>)
 8001a4e:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch2_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001a50:	4b19      	ldr	r3, [pc, #100]	; (8001ab8 <HAL_TIM_Base_MspInit+0xbc>)
 8001a52:	2210      	movs	r2, #16
 8001a54:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a56:	4b18      	ldr	r3, [pc, #96]	; (8001ab8 <HAL_TIM_Base_MspInit+0xbc>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch2_ch4.Init.MemInc = DMA_MINC_ENABLE;
 8001a5c:	4b16      	ldr	r3, [pc, #88]	; (8001ab8 <HAL_TIM_Base_MspInit+0xbc>)
 8001a5e:	2280      	movs	r2, #128	; 0x80
 8001a60:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001a62:	4b15      	ldr	r3, [pc, #84]	; (8001ab8 <HAL_TIM_Base_MspInit+0xbc>)
 8001a64:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001a68:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001a6a:	4b13      	ldr	r3, [pc, #76]	; (8001ab8 <HAL_TIM_Base_MspInit+0xbc>)
 8001a6c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001a70:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch2_ch4.Init.Mode = DMA_NORMAL;
 8001a72:	4b11      	ldr	r3, [pc, #68]	; (8001ab8 <HAL_TIM_Base_MspInit+0xbc>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch2_ch4.Init.Priority = DMA_PRIORITY_LOW;
 8001a78:	4b0f      	ldr	r3, [pc, #60]	; (8001ab8 <HAL_TIM_Base_MspInit+0xbc>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim2_ch2_ch4) != HAL_OK)
 8001a7e:	480e      	ldr	r0, [pc, #56]	; (8001ab8 <HAL_TIM_Base_MspInit+0xbc>)
 8001a80:	f000 fa40 	bl	8001f04 <HAL_DMA_Init>
 8001a84:	4603      	mov	r3, r0
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d001      	beq.n	8001a8e <HAL_TIM_Base_MspInit+0x92>
      Error_Handler();
 8001a8a:	f7ff ff51 	bl	8001930 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2_ch4);
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	4a09      	ldr	r2, [pc, #36]	; (8001ab8 <HAL_TIM_Base_MspInit+0xbc>)
 8001a92:	629a      	str	r2, [r3, #40]	; 0x28
 8001a94:	4a08      	ldr	r2, [pc, #32]	; (8001ab8 <HAL_TIM_Base_MspInit+0xbc>)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6253      	str	r3, [r2, #36]	; 0x24
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch2_ch4);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	4a06      	ldr	r2, [pc, #24]	; (8001ab8 <HAL_TIM_Base_MspInit+0xbc>)
 8001a9e:	631a      	str	r2, [r3, #48]	; 0x30
 8001aa0:	4a05      	ldr	r2, [pc, #20]	; (8001ab8 <HAL_TIM_Base_MspInit+0xbc>)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6253      	str	r3, [r2, #36]	; 0x24
}
 8001aa6:	bf00      	nop
 8001aa8:	3710      	adds	r7, #16
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	40012c00 	.word	0x40012c00
 8001ab4:	40021000 	.word	0x40021000
 8001ab8:	2000045c 	.word	0x2000045c
 8001abc:	40020080 	.word	0x40020080

08001ac0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b088      	sub	sp, #32
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ac8:	f107 0310 	add.w	r3, r7, #16
 8001acc:	2200      	movs	r2, #0
 8001ace:	601a      	str	r2, [r3, #0]
 8001ad0:	605a      	str	r2, [r3, #4]
 8001ad2:	609a      	str	r2, [r3, #8]
 8001ad4:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ade:	d117      	bne.n	8001b10 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ae0:	4b0d      	ldr	r3, [pc, #52]	; (8001b18 <HAL_TIM_MspPostInit+0x58>)
 8001ae2:	699b      	ldr	r3, [r3, #24]
 8001ae4:	4a0c      	ldr	r2, [pc, #48]	; (8001b18 <HAL_TIM_MspPostInit+0x58>)
 8001ae6:	f043 0304 	orr.w	r3, r3, #4
 8001aea:	6193      	str	r3, [r2, #24]
 8001aec:	4b0a      	ldr	r3, [pc, #40]	; (8001b18 <HAL_TIM_MspPostInit+0x58>)
 8001aee:	699b      	ldr	r3, [r3, #24]
 8001af0:	f003 0304 	and.w	r3, r3, #4
 8001af4:	60fb      	str	r3, [r7, #12]
 8001af6:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001af8:	2303      	movs	r3, #3
 8001afa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001afc:	2302      	movs	r3, #2
 8001afe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b00:	2302      	movs	r3, #2
 8001b02:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b04:	f107 0310 	add.w	r3, r7, #16
 8001b08:	4619      	mov	r1, r3
 8001b0a:	4804      	ldr	r0, [pc, #16]	; (8001b1c <HAL_TIM_MspPostInit+0x5c>)
 8001b0c:	f000 fc60 	bl	80023d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001b10:	bf00      	nop
 8001b12:	3720      	adds	r7, #32
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	40021000 	.word	0x40021000
 8001b1c:	40010800 	.word	0x40010800

08001b20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b24:	e7fe      	b.n	8001b24 <NMI_Handler+0x4>

08001b26 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b26:	b480      	push	{r7}
 8001b28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b2a:	e7fe      	b.n	8001b2a <HardFault_Handler+0x4>

08001b2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b30:	e7fe      	b.n	8001b30 <MemManage_Handler+0x4>

08001b32 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b32:	b480      	push	{r7}
 8001b34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b36:	e7fe      	b.n	8001b36 <BusFault_Handler+0x4>

08001b38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b3c:	e7fe      	b.n	8001b3c <UsageFault_Handler+0x4>

08001b3e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b3e:	b480      	push	{r7}
 8001b40:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b42:	bf00      	nop
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bc80      	pop	{r7}
 8001b48:	4770      	bx	lr

08001b4a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b4a:	b480      	push	{r7}
 8001b4c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b4e:	bf00      	nop
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bc80      	pop	{r7}
 8001b54:	4770      	bx	lr

08001b56 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b56:	b480      	push	{r7}
 8001b58:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b5a:	bf00      	nop
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bc80      	pop	{r7}
 8001b60:	4770      	bx	lr

08001b62 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b62:	b580      	push	{r7, lr}
 8001b64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b66:	f000 f87f 	bl	8001c68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b6a:	bf00      	nop
 8001b6c:	bd80      	pop	{r7, pc}
	...

08001b70 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch2_ch4);
 8001b74:	4802      	ldr	r0, [pc, #8]	; (8001b80 <DMA1_Channel7_IRQHandler+0x10>)
 8001b76:	f000 faf7 	bl	8002168 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8001b7a:	bf00      	nop
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	2000045c 	.word	0x2000045c

08001b84 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b88:	bf00      	nop
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bc80      	pop	{r7}
 8001b8e:	4770      	bx	lr

08001b90 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b90:	480c      	ldr	r0, [pc, #48]	; (8001bc4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b92:	490d      	ldr	r1, [pc, #52]	; (8001bc8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b94:	4a0d      	ldr	r2, [pc, #52]	; (8001bcc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b98:	e002      	b.n	8001ba0 <LoopCopyDataInit>

08001b9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b9e:	3304      	adds	r3, #4

08001ba0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ba0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ba2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ba4:	d3f9      	bcc.n	8001b9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ba6:	4a0a      	ldr	r2, [pc, #40]	; (8001bd0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001ba8:	4c0a      	ldr	r4, [pc, #40]	; (8001bd4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001baa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bac:	e001      	b.n	8001bb2 <LoopFillZerobss>

08001bae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bb0:	3204      	adds	r2, #4

08001bb2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bb2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bb4:	d3fb      	bcc.n	8001bae <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001bb6:	f7ff ffe5 	bl	8001b84 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001bba:	f003 fbad 	bl	8005318 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001bbe:	f7ff fcc1 	bl	8001544 <main>
  bx lr
 8001bc2:	4770      	bx	lr
  ldr r0, =_sdata
 8001bc4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bc8:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8001bcc:	080061b8 	.word	0x080061b8
  ldr r2, =_sbss
 8001bd0:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8001bd4:	200004a4 	.word	0x200004a4

08001bd8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001bd8:	e7fe      	b.n	8001bd8 <ADC1_2_IRQHandler>
	...

08001bdc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001be0:	4b08      	ldr	r3, [pc, #32]	; (8001c04 <HAL_Init+0x28>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4a07      	ldr	r2, [pc, #28]	; (8001c04 <HAL_Init+0x28>)
 8001be6:	f043 0310 	orr.w	r3, r3, #16
 8001bea:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bec:	2003      	movs	r0, #3
 8001bee:	f000 f947 	bl	8001e80 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bf2:	200f      	movs	r0, #15
 8001bf4:	f000 f808 	bl	8001c08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bf8:	f7ff fea0 	bl	800193c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bfc:	2300      	movs	r3, #0
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	bf00      	nop
 8001c04:	40022000 	.word	0x40022000

08001c08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c10:	4b12      	ldr	r3, [pc, #72]	; (8001c5c <HAL_InitTick+0x54>)
 8001c12:	681a      	ldr	r2, [r3, #0]
 8001c14:	4b12      	ldr	r3, [pc, #72]	; (8001c60 <HAL_InitTick+0x58>)
 8001c16:	781b      	ldrb	r3, [r3, #0]
 8001c18:	4619      	mov	r1, r3
 8001c1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c22:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c26:	4618      	mov	r0, r3
 8001c28:	f000 f95f 	bl	8001eea <HAL_SYSTICK_Config>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d001      	beq.n	8001c36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c32:	2301      	movs	r3, #1
 8001c34:	e00e      	b.n	8001c54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	2b0f      	cmp	r3, #15
 8001c3a:	d80a      	bhi.n	8001c52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	6879      	ldr	r1, [r7, #4]
 8001c40:	f04f 30ff 	mov.w	r0, #4294967295
 8001c44:	f000 f927 	bl	8001e96 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c48:	4a06      	ldr	r2, [pc, #24]	; (8001c64 <HAL_InitTick+0x5c>)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	e000      	b.n	8001c54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c52:	2301      	movs	r3, #1
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	3708      	adds	r7, #8
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	20000018 	.word	0x20000018
 8001c60:	20000020 	.word	0x20000020
 8001c64:	2000001c 	.word	0x2000001c

08001c68 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c6c:	4b05      	ldr	r3, [pc, #20]	; (8001c84 <HAL_IncTick+0x1c>)
 8001c6e:	781b      	ldrb	r3, [r3, #0]
 8001c70:	461a      	mov	r2, r3
 8001c72:	4b05      	ldr	r3, [pc, #20]	; (8001c88 <HAL_IncTick+0x20>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	4413      	add	r3, r2
 8001c78:	4a03      	ldr	r2, [pc, #12]	; (8001c88 <HAL_IncTick+0x20>)
 8001c7a:	6013      	str	r3, [r2, #0]
}
 8001c7c:	bf00      	nop
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bc80      	pop	{r7}
 8001c82:	4770      	bx	lr
 8001c84:	20000020 	.word	0x20000020
 8001c88:	200004a0 	.word	0x200004a0

08001c8c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0
  return uwTick;
 8001c90:	4b02      	ldr	r3, [pc, #8]	; (8001c9c <HAL_GetTick+0x10>)
 8001c92:	681b      	ldr	r3, [r3, #0]
}
 8001c94:	4618      	mov	r0, r3
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bc80      	pop	{r7}
 8001c9a:	4770      	bx	lr
 8001c9c:	200004a0 	.word	0x200004a0

08001ca0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b084      	sub	sp, #16
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ca8:	f7ff fff0 	bl	8001c8c <HAL_GetTick>
 8001cac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cb8:	d005      	beq.n	8001cc6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001cba:	4b0a      	ldr	r3, [pc, #40]	; (8001ce4 <HAL_Delay+0x44>)
 8001cbc:	781b      	ldrb	r3, [r3, #0]
 8001cbe:	461a      	mov	r2, r3
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	4413      	add	r3, r2
 8001cc4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001cc6:	bf00      	nop
 8001cc8:	f7ff ffe0 	bl	8001c8c <HAL_GetTick>
 8001ccc:	4602      	mov	r2, r0
 8001cce:	68bb      	ldr	r3, [r7, #8]
 8001cd0:	1ad3      	subs	r3, r2, r3
 8001cd2:	68fa      	ldr	r2, [r7, #12]
 8001cd4:	429a      	cmp	r2, r3
 8001cd6:	d8f7      	bhi.n	8001cc8 <HAL_Delay+0x28>
  {
  }
}
 8001cd8:	bf00      	nop
 8001cda:	bf00      	nop
 8001cdc:	3710      	adds	r7, #16
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	20000020 	.word	0x20000020

08001ce8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b085      	sub	sp, #20
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	f003 0307 	and.w	r3, r3, #7
 8001cf6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cf8:	4b0c      	ldr	r3, [pc, #48]	; (8001d2c <__NVIC_SetPriorityGrouping+0x44>)
 8001cfa:	68db      	ldr	r3, [r3, #12]
 8001cfc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cfe:	68ba      	ldr	r2, [r7, #8]
 8001d00:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d04:	4013      	ands	r3, r2
 8001d06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d0c:	68bb      	ldr	r3, [r7, #8]
 8001d0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d10:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d1a:	4a04      	ldr	r2, [pc, #16]	; (8001d2c <__NVIC_SetPriorityGrouping+0x44>)
 8001d1c:	68bb      	ldr	r3, [r7, #8]
 8001d1e:	60d3      	str	r3, [r2, #12]
}
 8001d20:	bf00      	nop
 8001d22:	3714      	adds	r7, #20
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bc80      	pop	{r7}
 8001d28:	4770      	bx	lr
 8001d2a:	bf00      	nop
 8001d2c:	e000ed00 	.word	0xe000ed00

08001d30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d34:	4b04      	ldr	r3, [pc, #16]	; (8001d48 <__NVIC_GetPriorityGrouping+0x18>)
 8001d36:	68db      	ldr	r3, [r3, #12]
 8001d38:	0a1b      	lsrs	r3, r3, #8
 8001d3a:	f003 0307 	and.w	r3, r3, #7
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bc80      	pop	{r7}
 8001d44:	4770      	bx	lr
 8001d46:	bf00      	nop
 8001d48:	e000ed00 	.word	0xe000ed00

08001d4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b083      	sub	sp, #12
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	4603      	mov	r3, r0
 8001d54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	db0b      	blt.n	8001d76 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d5e:	79fb      	ldrb	r3, [r7, #7]
 8001d60:	f003 021f 	and.w	r2, r3, #31
 8001d64:	4906      	ldr	r1, [pc, #24]	; (8001d80 <__NVIC_EnableIRQ+0x34>)
 8001d66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d6a:	095b      	lsrs	r3, r3, #5
 8001d6c:	2001      	movs	r0, #1
 8001d6e:	fa00 f202 	lsl.w	r2, r0, r2
 8001d72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d76:	bf00      	nop
 8001d78:	370c      	adds	r7, #12
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bc80      	pop	{r7}
 8001d7e:	4770      	bx	lr
 8001d80:	e000e100 	.word	0xe000e100

08001d84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b083      	sub	sp, #12
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	6039      	str	r1, [r7, #0]
 8001d8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	db0a      	blt.n	8001dae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	b2da      	uxtb	r2, r3
 8001d9c:	490c      	ldr	r1, [pc, #48]	; (8001dd0 <__NVIC_SetPriority+0x4c>)
 8001d9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001da2:	0112      	lsls	r2, r2, #4
 8001da4:	b2d2      	uxtb	r2, r2
 8001da6:	440b      	add	r3, r1
 8001da8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001dac:	e00a      	b.n	8001dc4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	b2da      	uxtb	r2, r3
 8001db2:	4908      	ldr	r1, [pc, #32]	; (8001dd4 <__NVIC_SetPriority+0x50>)
 8001db4:	79fb      	ldrb	r3, [r7, #7]
 8001db6:	f003 030f 	and.w	r3, r3, #15
 8001dba:	3b04      	subs	r3, #4
 8001dbc:	0112      	lsls	r2, r2, #4
 8001dbe:	b2d2      	uxtb	r2, r2
 8001dc0:	440b      	add	r3, r1
 8001dc2:	761a      	strb	r2, [r3, #24]
}
 8001dc4:	bf00      	nop
 8001dc6:	370c      	adds	r7, #12
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bc80      	pop	{r7}
 8001dcc:	4770      	bx	lr
 8001dce:	bf00      	nop
 8001dd0:	e000e100 	.word	0xe000e100
 8001dd4:	e000ed00 	.word	0xe000ed00

08001dd8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b089      	sub	sp, #36	; 0x24
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	60f8      	str	r0, [r7, #12]
 8001de0:	60b9      	str	r1, [r7, #8]
 8001de2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	f003 0307 	and.w	r3, r3, #7
 8001dea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001dec:	69fb      	ldr	r3, [r7, #28]
 8001dee:	f1c3 0307 	rsb	r3, r3, #7
 8001df2:	2b04      	cmp	r3, #4
 8001df4:	bf28      	it	cs
 8001df6:	2304      	movcs	r3, #4
 8001df8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dfa:	69fb      	ldr	r3, [r7, #28]
 8001dfc:	3304      	adds	r3, #4
 8001dfe:	2b06      	cmp	r3, #6
 8001e00:	d902      	bls.n	8001e08 <NVIC_EncodePriority+0x30>
 8001e02:	69fb      	ldr	r3, [r7, #28]
 8001e04:	3b03      	subs	r3, #3
 8001e06:	e000      	b.n	8001e0a <NVIC_EncodePriority+0x32>
 8001e08:	2300      	movs	r3, #0
 8001e0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e0c:	f04f 32ff 	mov.w	r2, #4294967295
 8001e10:	69bb      	ldr	r3, [r7, #24]
 8001e12:	fa02 f303 	lsl.w	r3, r2, r3
 8001e16:	43da      	mvns	r2, r3
 8001e18:	68bb      	ldr	r3, [r7, #8]
 8001e1a:	401a      	ands	r2, r3
 8001e1c:	697b      	ldr	r3, [r7, #20]
 8001e1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e20:	f04f 31ff 	mov.w	r1, #4294967295
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	fa01 f303 	lsl.w	r3, r1, r3
 8001e2a:	43d9      	mvns	r1, r3
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e30:	4313      	orrs	r3, r2
         );
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	3724      	adds	r7, #36	; 0x24
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bc80      	pop	{r7}
 8001e3a:	4770      	bx	lr

08001e3c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b082      	sub	sp, #8
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	3b01      	subs	r3, #1
 8001e48:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e4c:	d301      	bcc.n	8001e52 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e4e:	2301      	movs	r3, #1
 8001e50:	e00f      	b.n	8001e72 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e52:	4a0a      	ldr	r2, [pc, #40]	; (8001e7c <SysTick_Config+0x40>)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	3b01      	subs	r3, #1
 8001e58:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e5a:	210f      	movs	r1, #15
 8001e5c:	f04f 30ff 	mov.w	r0, #4294967295
 8001e60:	f7ff ff90 	bl	8001d84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e64:	4b05      	ldr	r3, [pc, #20]	; (8001e7c <SysTick_Config+0x40>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e6a:	4b04      	ldr	r3, [pc, #16]	; (8001e7c <SysTick_Config+0x40>)
 8001e6c:	2207      	movs	r2, #7
 8001e6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e70:	2300      	movs	r3, #0
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	3708      	adds	r7, #8
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	e000e010 	.word	0xe000e010

08001e80 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b082      	sub	sp, #8
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e88:	6878      	ldr	r0, [r7, #4]
 8001e8a:	f7ff ff2d 	bl	8001ce8 <__NVIC_SetPriorityGrouping>
}
 8001e8e:	bf00      	nop
 8001e90:	3708      	adds	r7, #8
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}

08001e96 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e96:	b580      	push	{r7, lr}
 8001e98:	b086      	sub	sp, #24
 8001e9a:	af00      	add	r7, sp, #0
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	60b9      	str	r1, [r7, #8]
 8001ea0:	607a      	str	r2, [r7, #4]
 8001ea2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ea8:	f7ff ff42 	bl	8001d30 <__NVIC_GetPriorityGrouping>
 8001eac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001eae:	687a      	ldr	r2, [r7, #4]
 8001eb0:	68b9      	ldr	r1, [r7, #8]
 8001eb2:	6978      	ldr	r0, [r7, #20]
 8001eb4:	f7ff ff90 	bl	8001dd8 <NVIC_EncodePriority>
 8001eb8:	4602      	mov	r2, r0
 8001eba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ebe:	4611      	mov	r1, r2
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	f7ff ff5f 	bl	8001d84 <__NVIC_SetPriority>
}
 8001ec6:	bf00      	nop
 8001ec8:	3718      	adds	r7, #24
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}

08001ece <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ece:	b580      	push	{r7, lr}
 8001ed0:	b082      	sub	sp, #8
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ed8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001edc:	4618      	mov	r0, r3
 8001ede:	f7ff ff35 	bl	8001d4c <__NVIC_EnableIRQ>
}
 8001ee2:	bf00      	nop
 8001ee4:	3708      	adds	r7, #8
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}

08001eea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001eea:	b580      	push	{r7, lr}
 8001eec:	b082      	sub	sp, #8
 8001eee:	af00      	add	r7, sp, #0
 8001ef0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ef2:	6878      	ldr	r0, [r7, #4]
 8001ef4:	f7ff ffa2 	bl	8001e3c <SysTick_Config>
 8001ef8:	4603      	mov	r3, r0
}
 8001efa:	4618      	mov	r0, r3
 8001efc:	3708      	adds	r7, #8
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}
	...

08001f04 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001f04:	b480      	push	{r7}
 8001f06:	b085      	sub	sp, #20
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d101      	bne.n	8001f1a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001f16:	2301      	movs	r3, #1
 8001f18:	e043      	b.n	8001fa2 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	461a      	mov	r2, r3
 8001f20:	4b22      	ldr	r3, [pc, #136]	; (8001fac <HAL_DMA_Init+0xa8>)
 8001f22:	4413      	add	r3, r2
 8001f24:	4a22      	ldr	r2, [pc, #136]	; (8001fb0 <HAL_DMA_Init+0xac>)
 8001f26:	fba2 2303 	umull	r2, r3, r2, r3
 8001f2a:	091b      	lsrs	r3, r3, #4
 8001f2c:	009a      	lsls	r2, r3, #2
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	4a1f      	ldr	r2, [pc, #124]	; (8001fb4 <HAL_DMA_Init+0xb0>)
 8001f36:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2202      	movs	r2, #2
 8001f3c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001f4e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001f52:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001f5c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	68db      	ldr	r3, [r3, #12]
 8001f62:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f68:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	695b      	ldr	r3, [r3, #20]
 8001f6e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f74:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	69db      	ldr	r3, [r3, #28]
 8001f7a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001f7c:	68fa      	ldr	r2, [r7, #12]
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	68fa      	ldr	r2, [r7, #12]
 8001f88:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2201      	movs	r2, #1
 8001f94:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001fa0:	2300      	movs	r3, #0
}
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	3714      	adds	r7, #20
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bc80      	pop	{r7}
 8001faa:	4770      	bx	lr
 8001fac:	bffdfff8 	.word	0xbffdfff8
 8001fb0:	cccccccd 	.word	0xcccccccd
 8001fb4:	40020000 	.word	0x40020000

08001fb8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b086      	sub	sp, #24
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	60f8      	str	r0, [r7, #12]
 8001fc0:	60b9      	str	r1, [r7, #8]
 8001fc2:	607a      	str	r2, [r7, #4]
 8001fc4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001fd0:	2b01      	cmp	r3, #1
 8001fd2:	d101      	bne.n	8001fd8 <HAL_DMA_Start_IT+0x20>
 8001fd4:	2302      	movs	r3, #2
 8001fd6:	e04b      	b.n	8002070 <HAL_DMA_Start_IT+0xb8>
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	2201      	movs	r2, #1
 8001fdc:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001fe6:	b2db      	uxtb	r3, r3
 8001fe8:	2b01      	cmp	r3, #1
 8001fea:	d13a      	bne.n	8002062 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	2202      	movs	r2, #2
 8001ff0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	681a      	ldr	r2, [r3, #0]
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f022 0201 	bic.w	r2, r2, #1
 8002008:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	687a      	ldr	r2, [r7, #4]
 800200e:	68b9      	ldr	r1, [r7, #8]
 8002010:	68f8      	ldr	r0, [r7, #12]
 8002012:	f000 f9af 	bl	8002374 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800201a:	2b00      	cmp	r3, #0
 800201c:	d008      	beq.n	8002030 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	681a      	ldr	r2, [r3, #0]
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f042 020e 	orr.w	r2, r2, #14
 800202c:	601a      	str	r2, [r3, #0]
 800202e:	e00f      	b.n	8002050 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	681a      	ldr	r2, [r3, #0]
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f022 0204 	bic.w	r2, r2, #4
 800203e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	681a      	ldr	r2, [r3, #0]
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f042 020a 	orr.w	r2, r2, #10
 800204e:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	681a      	ldr	r2, [r3, #0]
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f042 0201 	orr.w	r2, r2, #1
 800205e:	601a      	str	r2, [r3, #0]
 8002060:	e005      	b.n	800206e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	2200      	movs	r2, #0
 8002066:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800206a:	2302      	movs	r3, #2
 800206c:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800206e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002070:	4618      	mov	r0, r3
 8002072:	3718      	adds	r7, #24
 8002074:	46bd      	mov	sp, r7
 8002076:	bd80      	pop	{r7, pc}

08002078 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002078:	b580      	push	{r7, lr}
 800207a:	b084      	sub	sp, #16
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002080:	2300      	movs	r3, #0
 8002082:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800208a:	b2db      	uxtb	r3, r3
 800208c:	2b02      	cmp	r3, #2
 800208e:	d005      	beq.n	800209c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2204      	movs	r2, #4
 8002094:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002096:	2301      	movs	r3, #1
 8002098:	73fb      	strb	r3, [r7, #15]
 800209a:	e051      	b.n	8002140 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	681a      	ldr	r2, [r3, #0]
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f022 020e 	bic.w	r2, r2, #14
 80020aa:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f022 0201 	bic.w	r2, r2, #1
 80020ba:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4a22      	ldr	r2, [pc, #136]	; (800214c <HAL_DMA_Abort_IT+0xd4>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d029      	beq.n	800211a <HAL_DMA_Abort_IT+0xa2>
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	4a21      	ldr	r2, [pc, #132]	; (8002150 <HAL_DMA_Abort_IT+0xd8>)
 80020cc:	4293      	cmp	r3, r2
 80020ce:	d022      	beq.n	8002116 <HAL_DMA_Abort_IT+0x9e>
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4a1f      	ldr	r2, [pc, #124]	; (8002154 <HAL_DMA_Abort_IT+0xdc>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d01a      	beq.n	8002110 <HAL_DMA_Abort_IT+0x98>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4a1e      	ldr	r2, [pc, #120]	; (8002158 <HAL_DMA_Abort_IT+0xe0>)
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d012      	beq.n	800210a <HAL_DMA_Abort_IT+0x92>
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	4a1c      	ldr	r2, [pc, #112]	; (800215c <HAL_DMA_Abort_IT+0xe4>)
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d00a      	beq.n	8002104 <HAL_DMA_Abort_IT+0x8c>
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	4a1b      	ldr	r2, [pc, #108]	; (8002160 <HAL_DMA_Abort_IT+0xe8>)
 80020f4:	4293      	cmp	r3, r2
 80020f6:	d102      	bne.n	80020fe <HAL_DMA_Abort_IT+0x86>
 80020f8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80020fc:	e00e      	b.n	800211c <HAL_DMA_Abort_IT+0xa4>
 80020fe:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002102:	e00b      	b.n	800211c <HAL_DMA_Abort_IT+0xa4>
 8002104:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002108:	e008      	b.n	800211c <HAL_DMA_Abort_IT+0xa4>
 800210a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800210e:	e005      	b.n	800211c <HAL_DMA_Abort_IT+0xa4>
 8002110:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002114:	e002      	b.n	800211c <HAL_DMA_Abort_IT+0xa4>
 8002116:	2310      	movs	r3, #16
 8002118:	e000      	b.n	800211c <HAL_DMA_Abort_IT+0xa4>
 800211a:	2301      	movs	r3, #1
 800211c:	4a11      	ldr	r2, [pc, #68]	; (8002164 <HAL_DMA_Abort_IT+0xec>)
 800211e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2201      	movs	r2, #1
 8002124:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2200      	movs	r2, #0
 800212c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002134:	2b00      	cmp	r3, #0
 8002136:	d003      	beq.n	8002140 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800213c:	6878      	ldr	r0, [r7, #4]
 800213e:	4798      	blx	r3
    } 
  }
  return status;
 8002140:	7bfb      	ldrb	r3, [r7, #15]
}
 8002142:	4618      	mov	r0, r3
 8002144:	3710      	adds	r7, #16
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	40020008 	.word	0x40020008
 8002150:	4002001c 	.word	0x4002001c
 8002154:	40020030 	.word	0x40020030
 8002158:	40020044 	.word	0x40020044
 800215c:	40020058 	.word	0x40020058
 8002160:	4002006c 	.word	0x4002006c
 8002164:	40020000 	.word	0x40020000

08002168 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b084      	sub	sp, #16
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002184:	2204      	movs	r2, #4
 8002186:	409a      	lsls	r2, r3
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	4013      	ands	r3, r2
 800218c:	2b00      	cmp	r3, #0
 800218e:	d04f      	beq.n	8002230 <HAL_DMA_IRQHandler+0xc8>
 8002190:	68bb      	ldr	r3, [r7, #8]
 8002192:	f003 0304 	and.w	r3, r3, #4
 8002196:	2b00      	cmp	r3, #0
 8002198:	d04a      	beq.n	8002230 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f003 0320 	and.w	r3, r3, #32
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d107      	bne.n	80021b8 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	681a      	ldr	r2, [r3, #0]
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f022 0204 	bic.w	r2, r2, #4
 80021b6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a66      	ldr	r2, [pc, #408]	; (8002358 <HAL_DMA_IRQHandler+0x1f0>)
 80021be:	4293      	cmp	r3, r2
 80021c0:	d029      	beq.n	8002216 <HAL_DMA_IRQHandler+0xae>
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4a65      	ldr	r2, [pc, #404]	; (800235c <HAL_DMA_IRQHandler+0x1f4>)
 80021c8:	4293      	cmp	r3, r2
 80021ca:	d022      	beq.n	8002212 <HAL_DMA_IRQHandler+0xaa>
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4a63      	ldr	r2, [pc, #396]	; (8002360 <HAL_DMA_IRQHandler+0x1f8>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d01a      	beq.n	800220c <HAL_DMA_IRQHandler+0xa4>
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4a62      	ldr	r2, [pc, #392]	; (8002364 <HAL_DMA_IRQHandler+0x1fc>)
 80021dc:	4293      	cmp	r3, r2
 80021de:	d012      	beq.n	8002206 <HAL_DMA_IRQHandler+0x9e>
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4a60      	ldr	r2, [pc, #384]	; (8002368 <HAL_DMA_IRQHandler+0x200>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d00a      	beq.n	8002200 <HAL_DMA_IRQHandler+0x98>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4a5f      	ldr	r2, [pc, #380]	; (800236c <HAL_DMA_IRQHandler+0x204>)
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d102      	bne.n	80021fa <HAL_DMA_IRQHandler+0x92>
 80021f4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80021f8:	e00e      	b.n	8002218 <HAL_DMA_IRQHandler+0xb0>
 80021fa:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80021fe:	e00b      	b.n	8002218 <HAL_DMA_IRQHandler+0xb0>
 8002200:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002204:	e008      	b.n	8002218 <HAL_DMA_IRQHandler+0xb0>
 8002206:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800220a:	e005      	b.n	8002218 <HAL_DMA_IRQHandler+0xb0>
 800220c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002210:	e002      	b.n	8002218 <HAL_DMA_IRQHandler+0xb0>
 8002212:	2340      	movs	r3, #64	; 0x40
 8002214:	e000      	b.n	8002218 <HAL_DMA_IRQHandler+0xb0>
 8002216:	2304      	movs	r3, #4
 8002218:	4a55      	ldr	r2, [pc, #340]	; (8002370 <HAL_DMA_IRQHandler+0x208>)
 800221a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002220:	2b00      	cmp	r3, #0
 8002222:	f000 8094 	beq.w	800234e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800222a:	6878      	ldr	r0, [r7, #4]
 800222c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800222e:	e08e      	b.n	800234e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002234:	2202      	movs	r2, #2
 8002236:	409a      	lsls	r2, r3
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	4013      	ands	r3, r2
 800223c:	2b00      	cmp	r3, #0
 800223e:	d056      	beq.n	80022ee <HAL_DMA_IRQHandler+0x186>
 8002240:	68bb      	ldr	r3, [r7, #8]
 8002242:	f003 0302 	and.w	r3, r3, #2
 8002246:	2b00      	cmp	r3, #0
 8002248:	d051      	beq.n	80022ee <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f003 0320 	and.w	r3, r3, #32
 8002254:	2b00      	cmp	r3, #0
 8002256:	d10b      	bne.n	8002270 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	681a      	ldr	r2, [r3, #0]
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f022 020a 	bic.w	r2, r2, #10
 8002266:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2201      	movs	r2, #1
 800226c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a38      	ldr	r2, [pc, #224]	; (8002358 <HAL_DMA_IRQHandler+0x1f0>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d029      	beq.n	80022ce <HAL_DMA_IRQHandler+0x166>
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a37      	ldr	r2, [pc, #220]	; (800235c <HAL_DMA_IRQHandler+0x1f4>)
 8002280:	4293      	cmp	r3, r2
 8002282:	d022      	beq.n	80022ca <HAL_DMA_IRQHandler+0x162>
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4a35      	ldr	r2, [pc, #212]	; (8002360 <HAL_DMA_IRQHandler+0x1f8>)
 800228a:	4293      	cmp	r3, r2
 800228c:	d01a      	beq.n	80022c4 <HAL_DMA_IRQHandler+0x15c>
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	4a34      	ldr	r2, [pc, #208]	; (8002364 <HAL_DMA_IRQHandler+0x1fc>)
 8002294:	4293      	cmp	r3, r2
 8002296:	d012      	beq.n	80022be <HAL_DMA_IRQHandler+0x156>
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a32      	ldr	r2, [pc, #200]	; (8002368 <HAL_DMA_IRQHandler+0x200>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d00a      	beq.n	80022b8 <HAL_DMA_IRQHandler+0x150>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4a31      	ldr	r2, [pc, #196]	; (800236c <HAL_DMA_IRQHandler+0x204>)
 80022a8:	4293      	cmp	r3, r2
 80022aa:	d102      	bne.n	80022b2 <HAL_DMA_IRQHandler+0x14a>
 80022ac:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80022b0:	e00e      	b.n	80022d0 <HAL_DMA_IRQHandler+0x168>
 80022b2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80022b6:	e00b      	b.n	80022d0 <HAL_DMA_IRQHandler+0x168>
 80022b8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80022bc:	e008      	b.n	80022d0 <HAL_DMA_IRQHandler+0x168>
 80022be:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80022c2:	e005      	b.n	80022d0 <HAL_DMA_IRQHandler+0x168>
 80022c4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80022c8:	e002      	b.n	80022d0 <HAL_DMA_IRQHandler+0x168>
 80022ca:	2320      	movs	r3, #32
 80022cc:	e000      	b.n	80022d0 <HAL_DMA_IRQHandler+0x168>
 80022ce:	2302      	movs	r3, #2
 80022d0:	4a27      	ldr	r2, [pc, #156]	; (8002370 <HAL_DMA_IRQHandler+0x208>)
 80022d2:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2200      	movs	r2, #0
 80022d8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d034      	beq.n	800234e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022e8:	6878      	ldr	r0, [r7, #4]
 80022ea:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80022ec:	e02f      	b.n	800234e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022f2:	2208      	movs	r2, #8
 80022f4:	409a      	lsls	r2, r3
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	4013      	ands	r3, r2
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d028      	beq.n	8002350 <HAL_DMA_IRQHandler+0x1e8>
 80022fe:	68bb      	ldr	r3, [r7, #8]
 8002300:	f003 0308 	and.w	r3, r3, #8
 8002304:	2b00      	cmp	r3, #0
 8002306:	d023      	beq.n	8002350 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	681a      	ldr	r2, [r3, #0]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f022 020e 	bic.w	r2, r2, #14
 8002316:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002320:	2101      	movs	r1, #1
 8002322:	fa01 f202 	lsl.w	r2, r1, r2
 8002326:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2201      	movs	r2, #1
 800232c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	2201      	movs	r2, #1
 8002332:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2200      	movs	r2, #0
 800233a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002342:	2b00      	cmp	r3, #0
 8002344:	d004      	beq.n	8002350 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800234a:	6878      	ldr	r0, [r7, #4]
 800234c:	4798      	blx	r3
    }
  }
  return;
 800234e:	bf00      	nop
 8002350:	bf00      	nop
}
 8002352:	3710      	adds	r7, #16
 8002354:	46bd      	mov	sp, r7
 8002356:	bd80      	pop	{r7, pc}
 8002358:	40020008 	.word	0x40020008
 800235c:	4002001c 	.word	0x4002001c
 8002360:	40020030 	.word	0x40020030
 8002364:	40020044 	.word	0x40020044
 8002368:	40020058 	.word	0x40020058
 800236c:	4002006c 	.word	0x4002006c
 8002370:	40020000 	.word	0x40020000

08002374 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002374:	b480      	push	{r7}
 8002376:	b085      	sub	sp, #20
 8002378:	af00      	add	r7, sp, #0
 800237a:	60f8      	str	r0, [r7, #12]
 800237c:	60b9      	str	r1, [r7, #8]
 800237e:	607a      	str	r2, [r7, #4]
 8002380:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800238a:	2101      	movs	r1, #1
 800238c:	fa01 f202 	lsl.w	r2, r1, r2
 8002390:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	683a      	ldr	r2, [r7, #0]
 8002398:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	2b10      	cmp	r3, #16
 80023a0:	d108      	bne.n	80023b4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	687a      	ldr	r2, [r7, #4]
 80023a8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	68ba      	ldr	r2, [r7, #8]
 80023b0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80023b2:	e007      	b.n	80023c4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	68ba      	ldr	r2, [r7, #8]
 80023ba:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	687a      	ldr	r2, [r7, #4]
 80023c2:	60da      	str	r2, [r3, #12]
}
 80023c4:	bf00      	nop
 80023c6:	3714      	adds	r7, #20
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bc80      	pop	{r7}
 80023cc:	4770      	bx	lr
	...

080023d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023d0:	b480      	push	{r7}
 80023d2:	b08b      	sub	sp, #44	; 0x2c
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
 80023d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80023da:	2300      	movs	r3, #0
 80023dc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80023de:	2300      	movs	r3, #0
 80023e0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023e2:	e169      	b.n	80026b8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80023e4:	2201      	movs	r2, #1
 80023e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023e8:	fa02 f303 	lsl.w	r3, r2, r3
 80023ec:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	69fa      	ldr	r2, [r7, #28]
 80023f4:	4013      	ands	r3, r2
 80023f6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80023f8:	69ba      	ldr	r2, [r7, #24]
 80023fa:	69fb      	ldr	r3, [r7, #28]
 80023fc:	429a      	cmp	r2, r3
 80023fe:	f040 8158 	bne.w	80026b2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	4a9a      	ldr	r2, [pc, #616]	; (8002670 <HAL_GPIO_Init+0x2a0>)
 8002408:	4293      	cmp	r3, r2
 800240a:	d05e      	beq.n	80024ca <HAL_GPIO_Init+0xfa>
 800240c:	4a98      	ldr	r2, [pc, #608]	; (8002670 <HAL_GPIO_Init+0x2a0>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d875      	bhi.n	80024fe <HAL_GPIO_Init+0x12e>
 8002412:	4a98      	ldr	r2, [pc, #608]	; (8002674 <HAL_GPIO_Init+0x2a4>)
 8002414:	4293      	cmp	r3, r2
 8002416:	d058      	beq.n	80024ca <HAL_GPIO_Init+0xfa>
 8002418:	4a96      	ldr	r2, [pc, #600]	; (8002674 <HAL_GPIO_Init+0x2a4>)
 800241a:	4293      	cmp	r3, r2
 800241c:	d86f      	bhi.n	80024fe <HAL_GPIO_Init+0x12e>
 800241e:	4a96      	ldr	r2, [pc, #600]	; (8002678 <HAL_GPIO_Init+0x2a8>)
 8002420:	4293      	cmp	r3, r2
 8002422:	d052      	beq.n	80024ca <HAL_GPIO_Init+0xfa>
 8002424:	4a94      	ldr	r2, [pc, #592]	; (8002678 <HAL_GPIO_Init+0x2a8>)
 8002426:	4293      	cmp	r3, r2
 8002428:	d869      	bhi.n	80024fe <HAL_GPIO_Init+0x12e>
 800242a:	4a94      	ldr	r2, [pc, #592]	; (800267c <HAL_GPIO_Init+0x2ac>)
 800242c:	4293      	cmp	r3, r2
 800242e:	d04c      	beq.n	80024ca <HAL_GPIO_Init+0xfa>
 8002430:	4a92      	ldr	r2, [pc, #584]	; (800267c <HAL_GPIO_Init+0x2ac>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d863      	bhi.n	80024fe <HAL_GPIO_Init+0x12e>
 8002436:	4a92      	ldr	r2, [pc, #584]	; (8002680 <HAL_GPIO_Init+0x2b0>)
 8002438:	4293      	cmp	r3, r2
 800243a:	d046      	beq.n	80024ca <HAL_GPIO_Init+0xfa>
 800243c:	4a90      	ldr	r2, [pc, #576]	; (8002680 <HAL_GPIO_Init+0x2b0>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d85d      	bhi.n	80024fe <HAL_GPIO_Init+0x12e>
 8002442:	2b12      	cmp	r3, #18
 8002444:	d82a      	bhi.n	800249c <HAL_GPIO_Init+0xcc>
 8002446:	2b12      	cmp	r3, #18
 8002448:	d859      	bhi.n	80024fe <HAL_GPIO_Init+0x12e>
 800244a:	a201      	add	r2, pc, #4	; (adr r2, 8002450 <HAL_GPIO_Init+0x80>)
 800244c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002450:	080024cb 	.word	0x080024cb
 8002454:	080024a5 	.word	0x080024a5
 8002458:	080024b7 	.word	0x080024b7
 800245c:	080024f9 	.word	0x080024f9
 8002460:	080024ff 	.word	0x080024ff
 8002464:	080024ff 	.word	0x080024ff
 8002468:	080024ff 	.word	0x080024ff
 800246c:	080024ff 	.word	0x080024ff
 8002470:	080024ff 	.word	0x080024ff
 8002474:	080024ff 	.word	0x080024ff
 8002478:	080024ff 	.word	0x080024ff
 800247c:	080024ff 	.word	0x080024ff
 8002480:	080024ff 	.word	0x080024ff
 8002484:	080024ff 	.word	0x080024ff
 8002488:	080024ff 	.word	0x080024ff
 800248c:	080024ff 	.word	0x080024ff
 8002490:	080024ff 	.word	0x080024ff
 8002494:	080024ad 	.word	0x080024ad
 8002498:	080024c1 	.word	0x080024c1
 800249c:	4a79      	ldr	r2, [pc, #484]	; (8002684 <HAL_GPIO_Init+0x2b4>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d013      	beq.n	80024ca <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80024a2:	e02c      	b.n	80024fe <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	68db      	ldr	r3, [r3, #12]
 80024a8:	623b      	str	r3, [r7, #32]
          break;
 80024aa:	e029      	b.n	8002500 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	68db      	ldr	r3, [r3, #12]
 80024b0:	3304      	adds	r3, #4
 80024b2:	623b      	str	r3, [r7, #32]
          break;
 80024b4:	e024      	b.n	8002500 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	68db      	ldr	r3, [r3, #12]
 80024ba:	3308      	adds	r3, #8
 80024bc:	623b      	str	r3, [r7, #32]
          break;
 80024be:	e01f      	b.n	8002500 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	68db      	ldr	r3, [r3, #12]
 80024c4:	330c      	adds	r3, #12
 80024c6:	623b      	str	r3, [r7, #32]
          break;
 80024c8:	e01a      	b.n	8002500 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	689b      	ldr	r3, [r3, #8]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d102      	bne.n	80024d8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80024d2:	2304      	movs	r3, #4
 80024d4:	623b      	str	r3, [r7, #32]
          break;
 80024d6:	e013      	b.n	8002500 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	689b      	ldr	r3, [r3, #8]
 80024dc:	2b01      	cmp	r3, #1
 80024de:	d105      	bne.n	80024ec <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80024e0:	2308      	movs	r3, #8
 80024e2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	69fa      	ldr	r2, [r7, #28]
 80024e8:	611a      	str	r2, [r3, #16]
          break;
 80024ea:	e009      	b.n	8002500 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80024ec:	2308      	movs	r3, #8
 80024ee:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	69fa      	ldr	r2, [r7, #28]
 80024f4:	615a      	str	r2, [r3, #20]
          break;
 80024f6:	e003      	b.n	8002500 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80024f8:	2300      	movs	r3, #0
 80024fa:	623b      	str	r3, [r7, #32]
          break;
 80024fc:	e000      	b.n	8002500 <HAL_GPIO_Init+0x130>
          break;
 80024fe:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002500:	69bb      	ldr	r3, [r7, #24]
 8002502:	2bff      	cmp	r3, #255	; 0xff
 8002504:	d801      	bhi.n	800250a <HAL_GPIO_Init+0x13a>
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	e001      	b.n	800250e <HAL_GPIO_Init+0x13e>
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	3304      	adds	r3, #4
 800250e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002510:	69bb      	ldr	r3, [r7, #24]
 8002512:	2bff      	cmp	r3, #255	; 0xff
 8002514:	d802      	bhi.n	800251c <HAL_GPIO_Init+0x14c>
 8002516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002518:	009b      	lsls	r3, r3, #2
 800251a:	e002      	b.n	8002522 <HAL_GPIO_Init+0x152>
 800251c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800251e:	3b08      	subs	r3, #8
 8002520:	009b      	lsls	r3, r3, #2
 8002522:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	210f      	movs	r1, #15
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	fa01 f303 	lsl.w	r3, r1, r3
 8002530:	43db      	mvns	r3, r3
 8002532:	401a      	ands	r2, r3
 8002534:	6a39      	ldr	r1, [r7, #32]
 8002536:	693b      	ldr	r3, [r7, #16]
 8002538:	fa01 f303 	lsl.w	r3, r1, r3
 800253c:	431a      	orrs	r2, r3
 800253e:	697b      	ldr	r3, [r7, #20]
 8002540:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800254a:	2b00      	cmp	r3, #0
 800254c:	f000 80b1 	beq.w	80026b2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002550:	4b4d      	ldr	r3, [pc, #308]	; (8002688 <HAL_GPIO_Init+0x2b8>)
 8002552:	699b      	ldr	r3, [r3, #24]
 8002554:	4a4c      	ldr	r2, [pc, #304]	; (8002688 <HAL_GPIO_Init+0x2b8>)
 8002556:	f043 0301 	orr.w	r3, r3, #1
 800255a:	6193      	str	r3, [r2, #24]
 800255c:	4b4a      	ldr	r3, [pc, #296]	; (8002688 <HAL_GPIO_Init+0x2b8>)
 800255e:	699b      	ldr	r3, [r3, #24]
 8002560:	f003 0301 	and.w	r3, r3, #1
 8002564:	60bb      	str	r3, [r7, #8]
 8002566:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002568:	4a48      	ldr	r2, [pc, #288]	; (800268c <HAL_GPIO_Init+0x2bc>)
 800256a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800256c:	089b      	lsrs	r3, r3, #2
 800256e:	3302      	adds	r3, #2
 8002570:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002574:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002576:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002578:	f003 0303 	and.w	r3, r3, #3
 800257c:	009b      	lsls	r3, r3, #2
 800257e:	220f      	movs	r2, #15
 8002580:	fa02 f303 	lsl.w	r3, r2, r3
 8002584:	43db      	mvns	r3, r3
 8002586:	68fa      	ldr	r2, [r7, #12]
 8002588:	4013      	ands	r3, r2
 800258a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	4a40      	ldr	r2, [pc, #256]	; (8002690 <HAL_GPIO_Init+0x2c0>)
 8002590:	4293      	cmp	r3, r2
 8002592:	d013      	beq.n	80025bc <HAL_GPIO_Init+0x1ec>
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	4a3f      	ldr	r2, [pc, #252]	; (8002694 <HAL_GPIO_Init+0x2c4>)
 8002598:	4293      	cmp	r3, r2
 800259a:	d00d      	beq.n	80025b8 <HAL_GPIO_Init+0x1e8>
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	4a3e      	ldr	r2, [pc, #248]	; (8002698 <HAL_GPIO_Init+0x2c8>)
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d007      	beq.n	80025b4 <HAL_GPIO_Init+0x1e4>
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	4a3d      	ldr	r2, [pc, #244]	; (800269c <HAL_GPIO_Init+0x2cc>)
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d101      	bne.n	80025b0 <HAL_GPIO_Init+0x1e0>
 80025ac:	2303      	movs	r3, #3
 80025ae:	e006      	b.n	80025be <HAL_GPIO_Init+0x1ee>
 80025b0:	2304      	movs	r3, #4
 80025b2:	e004      	b.n	80025be <HAL_GPIO_Init+0x1ee>
 80025b4:	2302      	movs	r3, #2
 80025b6:	e002      	b.n	80025be <HAL_GPIO_Init+0x1ee>
 80025b8:	2301      	movs	r3, #1
 80025ba:	e000      	b.n	80025be <HAL_GPIO_Init+0x1ee>
 80025bc:	2300      	movs	r3, #0
 80025be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80025c0:	f002 0203 	and.w	r2, r2, #3
 80025c4:	0092      	lsls	r2, r2, #2
 80025c6:	4093      	lsls	r3, r2
 80025c8:	68fa      	ldr	r2, [r7, #12]
 80025ca:	4313      	orrs	r3, r2
 80025cc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80025ce:	492f      	ldr	r1, [pc, #188]	; (800268c <HAL_GPIO_Init+0x2bc>)
 80025d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025d2:	089b      	lsrs	r3, r3, #2
 80025d4:	3302      	adds	r3, #2
 80025d6:	68fa      	ldr	r2, [r7, #12]
 80025d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d006      	beq.n	80025f6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80025e8:	4b2d      	ldr	r3, [pc, #180]	; (80026a0 <HAL_GPIO_Init+0x2d0>)
 80025ea:	689a      	ldr	r2, [r3, #8]
 80025ec:	492c      	ldr	r1, [pc, #176]	; (80026a0 <HAL_GPIO_Init+0x2d0>)
 80025ee:	69bb      	ldr	r3, [r7, #24]
 80025f0:	4313      	orrs	r3, r2
 80025f2:	608b      	str	r3, [r1, #8]
 80025f4:	e006      	b.n	8002604 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80025f6:	4b2a      	ldr	r3, [pc, #168]	; (80026a0 <HAL_GPIO_Init+0x2d0>)
 80025f8:	689a      	ldr	r2, [r3, #8]
 80025fa:	69bb      	ldr	r3, [r7, #24]
 80025fc:	43db      	mvns	r3, r3
 80025fe:	4928      	ldr	r1, [pc, #160]	; (80026a0 <HAL_GPIO_Init+0x2d0>)
 8002600:	4013      	ands	r3, r2
 8002602:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800260c:	2b00      	cmp	r3, #0
 800260e:	d006      	beq.n	800261e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002610:	4b23      	ldr	r3, [pc, #140]	; (80026a0 <HAL_GPIO_Init+0x2d0>)
 8002612:	68da      	ldr	r2, [r3, #12]
 8002614:	4922      	ldr	r1, [pc, #136]	; (80026a0 <HAL_GPIO_Init+0x2d0>)
 8002616:	69bb      	ldr	r3, [r7, #24]
 8002618:	4313      	orrs	r3, r2
 800261a:	60cb      	str	r3, [r1, #12]
 800261c:	e006      	b.n	800262c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800261e:	4b20      	ldr	r3, [pc, #128]	; (80026a0 <HAL_GPIO_Init+0x2d0>)
 8002620:	68da      	ldr	r2, [r3, #12]
 8002622:	69bb      	ldr	r3, [r7, #24]
 8002624:	43db      	mvns	r3, r3
 8002626:	491e      	ldr	r1, [pc, #120]	; (80026a0 <HAL_GPIO_Init+0x2d0>)
 8002628:	4013      	ands	r3, r2
 800262a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002634:	2b00      	cmp	r3, #0
 8002636:	d006      	beq.n	8002646 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002638:	4b19      	ldr	r3, [pc, #100]	; (80026a0 <HAL_GPIO_Init+0x2d0>)
 800263a:	685a      	ldr	r2, [r3, #4]
 800263c:	4918      	ldr	r1, [pc, #96]	; (80026a0 <HAL_GPIO_Init+0x2d0>)
 800263e:	69bb      	ldr	r3, [r7, #24]
 8002640:	4313      	orrs	r3, r2
 8002642:	604b      	str	r3, [r1, #4]
 8002644:	e006      	b.n	8002654 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002646:	4b16      	ldr	r3, [pc, #88]	; (80026a0 <HAL_GPIO_Init+0x2d0>)
 8002648:	685a      	ldr	r2, [r3, #4]
 800264a:	69bb      	ldr	r3, [r7, #24]
 800264c:	43db      	mvns	r3, r3
 800264e:	4914      	ldr	r1, [pc, #80]	; (80026a0 <HAL_GPIO_Init+0x2d0>)
 8002650:	4013      	ands	r3, r2
 8002652:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800265c:	2b00      	cmp	r3, #0
 800265e:	d021      	beq.n	80026a4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002660:	4b0f      	ldr	r3, [pc, #60]	; (80026a0 <HAL_GPIO_Init+0x2d0>)
 8002662:	681a      	ldr	r2, [r3, #0]
 8002664:	490e      	ldr	r1, [pc, #56]	; (80026a0 <HAL_GPIO_Init+0x2d0>)
 8002666:	69bb      	ldr	r3, [r7, #24]
 8002668:	4313      	orrs	r3, r2
 800266a:	600b      	str	r3, [r1, #0]
 800266c:	e021      	b.n	80026b2 <HAL_GPIO_Init+0x2e2>
 800266e:	bf00      	nop
 8002670:	10320000 	.word	0x10320000
 8002674:	10310000 	.word	0x10310000
 8002678:	10220000 	.word	0x10220000
 800267c:	10210000 	.word	0x10210000
 8002680:	10120000 	.word	0x10120000
 8002684:	10110000 	.word	0x10110000
 8002688:	40021000 	.word	0x40021000
 800268c:	40010000 	.word	0x40010000
 8002690:	40010800 	.word	0x40010800
 8002694:	40010c00 	.word	0x40010c00
 8002698:	40011000 	.word	0x40011000
 800269c:	40011400 	.word	0x40011400
 80026a0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80026a4:	4b0b      	ldr	r3, [pc, #44]	; (80026d4 <HAL_GPIO_Init+0x304>)
 80026a6:	681a      	ldr	r2, [r3, #0]
 80026a8:	69bb      	ldr	r3, [r7, #24]
 80026aa:	43db      	mvns	r3, r3
 80026ac:	4909      	ldr	r1, [pc, #36]	; (80026d4 <HAL_GPIO_Init+0x304>)
 80026ae:	4013      	ands	r3, r2
 80026b0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80026b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026b4:	3301      	adds	r3, #1
 80026b6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	681a      	ldr	r2, [r3, #0]
 80026bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026be:	fa22 f303 	lsr.w	r3, r2, r3
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	f47f ae8e 	bne.w	80023e4 <HAL_GPIO_Init+0x14>
  }
}
 80026c8:	bf00      	nop
 80026ca:	bf00      	nop
 80026cc:	372c      	adds	r7, #44	; 0x2c
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bc80      	pop	{r7}
 80026d2:	4770      	bx	lr
 80026d4:	40010400 	.word	0x40010400

080026d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80026d8:	b480      	push	{r7}
 80026da:	b083      	sub	sp, #12
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
 80026e0:	460b      	mov	r3, r1
 80026e2:	807b      	strh	r3, [r7, #2]
 80026e4:	4613      	mov	r3, r2
 80026e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80026e8:	787b      	ldrb	r3, [r7, #1]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d003      	beq.n	80026f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80026ee:	887a      	ldrh	r2, [r7, #2]
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80026f4:	e003      	b.n	80026fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80026f6:	887b      	ldrh	r3, [r7, #2]
 80026f8:	041a      	lsls	r2, r3, #16
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	611a      	str	r2, [r3, #16]
}
 80026fe:	bf00      	nop
 8002700:	370c      	adds	r7, #12
 8002702:	46bd      	mov	sp, r7
 8002704:	bc80      	pop	{r7}
 8002706:	4770      	bx	lr

08002708 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b084      	sub	sp, #16
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d101      	bne.n	800271a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002716:	2301      	movs	r3, #1
 8002718:	e12b      	b.n	8002972 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002720:	b2db      	uxtb	r3, r3
 8002722:	2b00      	cmp	r3, #0
 8002724:	d106      	bne.n	8002734 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2200      	movs	r2, #0
 800272a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800272e:	6878      	ldr	r0, [r7, #4]
 8002730:	f7ff f926 	bl	8001980 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2224      	movs	r2, #36	; 0x24
 8002738:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	681a      	ldr	r2, [r3, #0]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f022 0201 	bic.w	r2, r2, #1
 800274a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	681a      	ldr	r2, [r3, #0]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800275a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	681a      	ldr	r2, [r3, #0]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800276a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800276c:	f001 fd1e 	bl	80041ac <HAL_RCC_GetPCLK1Freq>
 8002770:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	4a81      	ldr	r2, [pc, #516]	; (800297c <HAL_I2C_Init+0x274>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d807      	bhi.n	800278c <HAL_I2C_Init+0x84>
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	4a80      	ldr	r2, [pc, #512]	; (8002980 <HAL_I2C_Init+0x278>)
 8002780:	4293      	cmp	r3, r2
 8002782:	bf94      	ite	ls
 8002784:	2301      	movls	r3, #1
 8002786:	2300      	movhi	r3, #0
 8002788:	b2db      	uxtb	r3, r3
 800278a:	e006      	b.n	800279a <HAL_I2C_Init+0x92>
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	4a7d      	ldr	r2, [pc, #500]	; (8002984 <HAL_I2C_Init+0x27c>)
 8002790:	4293      	cmp	r3, r2
 8002792:	bf94      	ite	ls
 8002794:	2301      	movls	r3, #1
 8002796:	2300      	movhi	r3, #0
 8002798:	b2db      	uxtb	r3, r3
 800279a:	2b00      	cmp	r3, #0
 800279c:	d001      	beq.n	80027a2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800279e:	2301      	movs	r3, #1
 80027a0:	e0e7      	b.n	8002972 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	4a78      	ldr	r2, [pc, #480]	; (8002988 <HAL_I2C_Init+0x280>)
 80027a6:	fba2 2303 	umull	r2, r3, r2, r3
 80027aa:	0c9b      	lsrs	r3, r3, #18
 80027ac:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	68ba      	ldr	r2, [r7, #8]
 80027be:	430a      	orrs	r2, r1
 80027c0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	6a1b      	ldr	r3, [r3, #32]
 80027c8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	4a6a      	ldr	r2, [pc, #424]	; (800297c <HAL_I2C_Init+0x274>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d802      	bhi.n	80027dc <HAL_I2C_Init+0xd4>
 80027d6:	68bb      	ldr	r3, [r7, #8]
 80027d8:	3301      	adds	r3, #1
 80027da:	e009      	b.n	80027f0 <HAL_I2C_Init+0xe8>
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80027e2:	fb02 f303 	mul.w	r3, r2, r3
 80027e6:	4a69      	ldr	r2, [pc, #420]	; (800298c <HAL_I2C_Init+0x284>)
 80027e8:	fba2 2303 	umull	r2, r3, r2, r3
 80027ec:	099b      	lsrs	r3, r3, #6
 80027ee:	3301      	adds	r3, #1
 80027f0:	687a      	ldr	r2, [r7, #4]
 80027f2:	6812      	ldr	r2, [r2, #0]
 80027f4:	430b      	orrs	r3, r1
 80027f6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	69db      	ldr	r3, [r3, #28]
 80027fe:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002802:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	495c      	ldr	r1, [pc, #368]	; (800297c <HAL_I2C_Init+0x274>)
 800280c:	428b      	cmp	r3, r1
 800280e:	d819      	bhi.n	8002844 <HAL_I2C_Init+0x13c>
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	1e59      	subs	r1, r3, #1
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	005b      	lsls	r3, r3, #1
 800281a:	fbb1 f3f3 	udiv	r3, r1, r3
 800281e:	1c59      	adds	r1, r3, #1
 8002820:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002824:	400b      	ands	r3, r1
 8002826:	2b00      	cmp	r3, #0
 8002828:	d00a      	beq.n	8002840 <HAL_I2C_Init+0x138>
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	1e59      	subs	r1, r3, #1
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	005b      	lsls	r3, r3, #1
 8002834:	fbb1 f3f3 	udiv	r3, r1, r3
 8002838:	3301      	adds	r3, #1
 800283a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800283e:	e051      	b.n	80028e4 <HAL_I2C_Init+0x1dc>
 8002840:	2304      	movs	r3, #4
 8002842:	e04f      	b.n	80028e4 <HAL_I2C_Init+0x1dc>
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	689b      	ldr	r3, [r3, #8]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d111      	bne.n	8002870 <HAL_I2C_Init+0x168>
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	1e58      	subs	r0, r3, #1
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6859      	ldr	r1, [r3, #4]
 8002854:	460b      	mov	r3, r1
 8002856:	005b      	lsls	r3, r3, #1
 8002858:	440b      	add	r3, r1
 800285a:	fbb0 f3f3 	udiv	r3, r0, r3
 800285e:	3301      	adds	r3, #1
 8002860:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002864:	2b00      	cmp	r3, #0
 8002866:	bf0c      	ite	eq
 8002868:	2301      	moveq	r3, #1
 800286a:	2300      	movne	r3, #0
 800286c:	b2db      	uxtb	r3, r3
 800286e:	e012      	b.n	8002896 <HAL_I2C_Init+0x18e>
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	1e58      	subs	r0, r3, #1
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6859      	ldr	r1, [r3, #4]
 8002878:	460b      	mov	r3, r1
 800287a:	009b      	lsls	r3, r3, #2
 800287c:	440b      	add	r3, r1
 800287e:	0099      	lsls	r1, r3, #2
 8002880:	440b      	add	r3, r1
 8002882:	fbb0 f3f3 	udiv	r3, r0, r3
 8002886:	3301      	adds	r3, #1
 8002888:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800288c:	2b00      	cmp	r3, #0
 800288e:	bf0c      	ite	eq
 8002890:	2301      	moveq	r3, #1
 8002892:	2300      	movne	r3, #0
 8002894:	b2db      	uxtb	r3, r3
 8002896:	2b00      	cmp	r3, #0
 8002898:	d001      	beq.n	800289e <HAL_I2C_Init+0x196>
 800289a:	2301      	movs	r3, #1
 800289c:	e022      	b.n	80028e4 <HAL_I2C_Init+0x1dc>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	689b      	ldr	r3, [r3, #8]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d10e      	bne.n	80028c4 <HAL_I2C_Init+0x1bc>
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	1e58      	subs	r0, r3, #1
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6859      	ldr	r1, [r3, #4]
 80028ae:	460b      	mov	r3, r1
 80028b0:	005b      	lsls	r3, r3, #1
 80028b2:	440b      	add	r3, r1
 80028b4:	fbb0 f3f3 	udiv	r3, r0, r3
 80028b8:	3301      	adds	r3, #1
 80028ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80028c2:	e00f      	b.n	80028e4 <HAL_I2C_Init+0x1dc>
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	1e58      	subs	r0, r3, #1
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6859      	ldr	r1, [r3, #4]
 80028cc:	460b      	mov	r3, r1
 80028ce:	009b      	lsls	r3, r3, #2
 80028d0:	440b      	add	r3, r1
 80028d2:	0099      	lsls	r1, r3, #2
 80028d4:	440b      	add	r3, r1
 80028d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80028da:	3301      	adds	r3, #1
 80028dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028e0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80028e4:	6879      	ldr	r1, [r7, #4]
 80028e6:	6809      	ldr	r1, [r1, #0]
 80028e8:	4313      	orrs	r3, r2
 80028ea:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	69da      	ldr	r2, [r3, #28]
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6a1b      	ldr	r3, [r3, #32]
 80028fe:	431a      	orrs	r2, r3
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	430a      	orrs	r2, r1
 8002906:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	689b      	ldr	r3, [r3, #8]
 800290e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002912:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002916:	687a      	ldr	r2, [r7, #4]
 8002918:	6911      	ldr	r1, [r2, #16]
 800291a:	687a      	ldr	r2, [r7, #4]
 800291c:	68d2      	ldr	r2, [r2, #12]
 800291e:	4311      	orrs	r1, r2
 8002920:	687a      	ldr	r2, [r7, #4]
 8002922:	6812      	ldr	r2, [r2, #0]
 8002924:	430b      	orrs	r3, r1
 8002926:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	68db      	ldr	r3, [r3, #12]
 800292e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	695a      	ldr	r2, [r3, #20]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	699b      	ldr	r3, [r3, #24]
 800293a:	431a      	orrs	r2, r3
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	430a      	orrs	r2, r1
 8002942:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	681a      	ldr	r2, [r3, #0]
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f042 0201 	orr.w	r2, r2, #1
 8002952:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2200      	movs	r2, #0
 8002958:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2220      	movs	r2, #32
 800295e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2200      	movs	r2, #0
 8002966:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2200      	movs	r2, #0
 800296c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002970:	2300      	movs	r3, #0
}
 8002972:	4618      	mov	r0, r3
 8002974:	3710      	adds	r7, #16
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}
 800297a:	bf00      	nop
 800297c:	000186a0 	.word	0x000186a0
 8002980:	001e847f 	.word	0x001e847f
 8002984:	003d08ff 	.word	0x003d08ff
 8002988:	431bde83 	.word	0x431bde83
 800298c:	10624dd3 	.word	0x10624dd3

08002990 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b088      	sub	sp, #32
 8002994:	af02      	add	r7, sp, #8
 8002996:	60f8      	str	r0, [r7, #12]
 8002998:	4608      	mov	r0, r1
 800299a:	4611      	mov	r1, r2
 800299c:	461a      	mov	r2, r3
 800299e:	4603      	mov	r3, r0
 80029a0:	817b      	strh	r3, [r7, #10]
 80029a2:	460b      	mov	r3, r1
 80029a4:	813b      	strh	r3, [r7, #8]
 80029a6:	4613      	mov	r3, r2
 80029a8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80029aa:	f7ff f96f 	bl	8001c8c <HAL_GetTick>
 80029ae:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029b6:	b2db      	uxtb	r3, r3
 80029b8:	2b20      	cmp	r3, #32
 80029ba:	f040 80d9 	bne.w	8002b70 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	9300      	str	r3, [sp, #0]
 80029c2:	2319      	movs	r3, #25
 80029c4:	2201      	movs	r2, #1
 80029c6:	496d      	ldr	r1, [pc, #436]	; (8002b7c <HAL_I2C_Mem_Write+0x1ec>)
 80029c8:	68f8      	ldr	r0, [r7, #12]
 80029ca:	f000 fdef 	bl	80035ac <I2C_WaitOnFlagUntilTimeout>
 80029ce:	4603      	mov	r3, r0
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d001      	beq.n	80029d8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80029d4:	2302      	movs	r3, #2
 80029d6:	e0cc      	b.n	8002b72 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029de:	2b01      	cmp	r3, #1
 80029e0:	d101      	bne.n	80029e6 <HAL_I2C_Mem_Write+0x56>
 80029e2:	2302      	movs	r3, #2
 80029e4:	e0c5      	b.n	8002b72 <HAL_I2C_Mem_Write+0x1e2>
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	2201      	movs	r2, #1
 80029ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f003 0301 	and.w	r3, r3, #1
 80029f8:	2b01      	cmp	r3, #1
 80029fa:	d007      	beq.n	8002a0c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	681a      	ldr	r2, [r3, #0]
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f042 0201 	orr.w	r2, r2, #1
 8002a0a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	681a      	ldr	r2, [r3, #0]
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a1a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	2221      	movs	r2, #33	; 0x21
 8002a20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	2240      	movs	r2, #64	; 0x40
 8002a28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	2200      	movs	r2, #0
 8002a30:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	6a3a      	ldr	r2, [r7, #32]
 8002a36:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002a3c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a42:	b29a      	uxth	r2, r3
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	4a4d      	ldr	r2, [pc, #308]	; (8002b80 <HAL_I2C_Mem_Write+0x1f0>)
 8002a4c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002a4e:	88f8      	ldrh	r0, [r7, #6]
 8002a50:	893a      	ldrh	r2, [r7, #8]
 8002a52:	8979      	ldrh	r1, [r7, #10]
 8002a54:	697b      	ldr	r3, [r7, #20]
 8002a56:	9301      	str	r3, [sp, #4]
 8002a58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a5a:	9300      	str	r3, [sp, #0]
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	68f8      	ldr	r0, [r7, #12]
 8002a60:	f000 fc26 	bl	80032b0 <I2C_RequestMemoryWrite>
 8002a64:	4603      	mov	r3, r0
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d052      	beq.n	8002b10 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	e081      	b.n	8002b72 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a6e:	697a      	ldr	r2, [r7, #20]
 8002a70:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002a72:	68f8      	ldr	r0, [r7, #12]
 8002a74:	f000 feb4 	bl	80037e0 <I2C_WaitOnTXEFlagUntilTimeout>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d00d      	beq.n	8002a9a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a82:	2b04      	cmp	r3, #4
 8002a84:	d107      	bne.n	8002a96 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a94:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002a96:	2301      	movs	r3, #1
 8002a98:	e06b      	b.n	8002b72 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a9e:	781a      	ldrb	r2, [r3, #0]
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aaa:	1c5a      	adds	r2, r3, #1
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ab4:	3b01      	subs	r3, #1
 8002ab6:	b29a      	uxth	r2, r3
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ac0:	b29b      	uxth	r3, r3
 8002ac2:	3b01      	subs	r3, #1
 8002ac4:	b29a      	uxth	r2, r3
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	695b      	ldr	r3, [r3, #20]
 8002ad0:	f003 0304 	and.w	r3, r3, #4
 8002ad4:	2b04      	cmp	r3, #4
 8002ad6:	d11b      	bne.n	8002b10 <HAL_I2C_Mem_Write+0x180>
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d017      	beq.n	8002b10 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ae4:	781a      	ldrb	r2, [r3, #0]
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002af0:	1c5a      	adds	r2, r3, #1
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002afa:	3b01      	subs	r3, #1
 8002afc:	b29a      	uxth	r2, r3
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b06:	b29b      	uxth	r3, r3
 8002b08:	3b01      	subs	r3, #1
 8002b0a:	b29a      	uxth	r2, r3
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d1aa      	bne.n	8002a6e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b18:	697a      	ldr	r2, [r7, #20]
 8002b1a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002b1c:	68f8      	ldr	r0, [r7, #12]
 8002b1e:	f000 fea7 	bl	8003870 <I2C_WaitOnBTFFlagUntilTimeout>
 8002b22:	4603      	mov	r3, r0
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d00d      	beq.n	8002b44 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b2c:	2b04      	cmp	r3, #4
 8002b2e:	d107      	bne.n	8002b40 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	681a      	ldr	r2, [r3, #0]
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b3e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002b40:	2301      	movs	r3, #1
 8002b42:	e016      	b.n	8002b72 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	681a      	ldr	r2, [r3, #0]
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b52:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	2220      	movs	r2, #32
 8002b58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	2200      	movs	r2, #0
 8002b60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2200      	movs	r2, #0
 8002b68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	e000      	b.n	8002b72 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002b70:	2302      	movs	r3, #2
  }
}
 8002b72:	4618      	mov	r0, r3
 8002b74:	3718      	adds	r7, #24
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bd80      	pop	{r7, pc}
 8002b7a:	bf00      	nop
 8002b7c:	00100002 	.word	0x00100002
 8002b80:	ffff0000 	.word	0xffff0000

08002b84 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b08c      	sub	sp, #48	; 0x30
 8002b88:	af02      	add	r7, sp, #8
 8002b8a:	60f8      	str	r0, [r7, #12]
 8002b8c:	4608      	mov	r0, r1
 8002b8e:	4611      	mov	r1, r2
 8002b90:	461a      	mov	r2, r3
 8002b92:	4603      	mov	r3, r0
 8002b94:	817b      	strh	r3, [r7, #10]
 8002b96:	460b      	mov	r3, r1
 8002b98:	813b      	strh	r3, [r7, #8]
 8002b9a:	4613      	mov	r3, r2
 8002b9c:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002ba2:	f7ff f873 	bl	8001c8c <HAL_GetTick>
 8002ba6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002bae:	b2db      	uxtb	r3, r3
 8002bb0:	2b20      	cmp	r3, #32
 8002bb2:	f040 8244 	bne.w	800303e <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bb8:	9300      	str	r3, [sp, #0]
 8002bba:	2319      	movs	r3, #25
 8002bbc:	2201      	movs	r2, #1
 8002bbe:	4982      	ldr	r1, [pc, #520]	; (8002dc8 <HAL_I2C_Mem_Read+0x244>)
 8002bc0:	68f8      	ldr	r0, [r7, #12]
 8002bc2:	f000 fcf3 	bl	80035ac <I2C_WaitOnFlagUntilTimeout>
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d001      	beq.n	8002bd0 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8002bcc:	2302      	movs	r3, #2
 8002bce:	e237      	b.n	8003040 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bd6:	2b01      	cmp	r3, #1
 8002bd8:	d101      	bne.n	8002bde <HAL_I2C_Mem_Read+0x5a>
 8002bda:	2302      	movs	r3, #2
 8002bdc:	e230      	b.n	8003040 <HAL_I2C_Mem_Read+0x4bc>
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	2201      	movs	r2, #1
 8002be2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f003 0301 	and.w	r3, r3, #1
 8002bf0:	2b01      	cmp	r3, #1
 8002bf2:	d007      	beq.n	8002c04 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	681a      	ldr	r2, [r3, #0]
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f042 0201 	orr.w	r2, r2, #1
 8002c02:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	681a      	ldr	r2, [r3, #0]
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c12:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	2222      	movs	r2, #34	; 0x22
 8002c18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	2240      	movs	r2, #64	; 0x40
 8002c20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	2200      	movs	r2, #0
 8002c28:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002c2e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002c34:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c3a:	b29a      	uxth	r2, r3
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	4a62      	ldr	r2, [pc, #392]	; (8002dcc <HAL_I2C_Mem_Read+0x248>)
 8002c44:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002c46:	88f8      	ldrh	r0, [r7, #6]
 8002c48:	893a      	ldrh	r2, [r7, #8]
 8002c4a:	8979      	ldrh	r1, [r7, #10]
 8002c4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c4e:	9301      	str	r3, [sp, #4]
 8002c50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c52:	9300      	str	r3, [sp, #0]
 8002c54:	4603      	mov	r3, r0
 8002c56:	68f8      	ldr	r0, [r7, #12]
 8002c58:	f000 fbc0 	bl	80033dc <I2C_RequestMemoryRead>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d001      	beq.n	8002c66 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
 8002c64:	e1ec      	b.n	8003040 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d113      	bne.n	8002c96 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c6e:	2300      	movs	r3, #0
 8002c70:	61fb      	str	r3, [r7, #28]
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	695b      	ldr	r3, [r3, #20]
 8002c78:	61fb      	str	r3, [r7, #28]
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	699b      	ldr	r3, [r3, #24]
 8002c80:	61fb      	str	r3, [r7, #28]
 8002c82:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	681a      	ldr	r2, [r3, #0]
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c92:	601a      	str	r2, [r3, #0]
 8002c94:	e1c0      	b.n	8003018 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c9a:	2b01      	cmp	r3, #1
 8002c9c:	d11e      	bne.n	8002cdc <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	681a      	ldr	r2, [r3, #0]
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002cac:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002cae:	b672      	cpsid	i
}
 8002cb0:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	61bb      	str	r3, [r7, #24]
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	695b      	ldr	r3, [r3, #20]
 8002cbc:	61bb      	str	r3, [r7, #24]
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	699b      	ldr	r3, [r3, #24]
 8002cc4:	61bb      	str	r3, [r7, #24]
 8002cc6:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	681a      	ldr	r2, [r3, #0]
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002cd6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002cd8:	b662      	cpsie	i
}
 8002cda:	e035      	b.n	8002d48 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ce0:	2b02      	cmp	r3, #2
 8002ce2:	d11e      	bne.n	8002d22 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	681a      	ldr	r2, [r3, #0]
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002cf2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002cf4:	b672      	cpsid	i
}
 8002cf6:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	617b      	str	r3, [r7, #20]
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	695b      	ldr	r3, [r3, #20]
 8002d02:	617b      	str	r3, [r7, #20]
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	699b      	ldr	r3, [r3, #24]
 8002d0a:	617b      	str	r3, [r7, #20]
 8002d0c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	681a      	ldr	r2, [r3, #0]
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d1c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002d1e:	b662      	cpsie	i
}
 8002d20:	e012      	b.n	8002d48 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	681a      	ldr	r2, [r3, #0]
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002d30:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d32:	2300      	movs	r3, #0
 8002d34:	613b      	str	r3, [r7, #16]
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	695b      	ldr	r3, [r3, #20]
 8002d3c:	613b      	str	r3, [r7, #16]
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	699b      	ldr	r3, [r3, #24]
 8002d44:	613b      	str	r3, [r7, #16]
 8002d46:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002d48:	e166      	b.n	8003018 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d4e:	2b03      	cmp	r3, #3
 8002d50:	f200 811f 	bhi.w	8002f92 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d58:	2b01      	cmp	r3, #1
 8002d5a:	d123      	bne.n	8002da4 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d5e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002d60:	68f8      	ldr	r0, [r7, #12]
 8002d62:	f000 fdcd 	bl	8003900 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002d66:	4603      	mov	r3, r0
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d001      	beq.n	8002d70 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	e167      	b.n	8003040 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	691a      	ldr	r2, [r3, #16]
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d7a:	b2d2      	uxtb	r2, r2
 8002d7c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d82:	1c5a      	adds	r2, r3, #1
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d8c:	3b01      	subs	r3, #1
 8002d8e:	b29a      	uxth	r2, r3
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d98:	b29b      	uxth	r3, r3
 8002d9a:	3b01      	subs	r3, #1
 8002d9c:	b29a      	uxth	r2, r3
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002da2:	e139      	b.n	8003018 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002da8:	2b02      	cmp	r3, #2
 8002daa:	d152      	bne.n	8002e52 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dae:	9300      	str	r3, [sp, #0]
 8002db0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002db2:	2200      	movs	r2, #0
 8002db4:	4906      	ldr	r1, [pc, #24]	; (8002dd0 <HAL_I2C_Mem_Read+0x24c>)
 8002db6:	68f8      	ldr	r0, [r7, #12]
 8002db8:	f000 fbf8 	bl	80035ac <I2C_WaitOnFlagUntilTimeout>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d008      	beq.n	8002dd4 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	e13c      	b.n	8003040 <HAL_I2C_Mem_Read+0x4bc>
 8002dc6:	bf00      	nop
 8002dc8:	00100002 	.word	0x00100002
 8002dcc:	ffff0000 	.word	0xffff0000
 8002dd0:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002dd4:	b672      	cpsid	i
}
 8002dd6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	681a      	ldr	r2, [r3, #0]
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002de6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	691a      	ldr	r2, [r3, #16]
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002df2:	b2d2      	uxtb	r2, r2
 8002df4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dfa:	1c5a      	adds	r2, r3, #1
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e04:	3b01      	subs	r3, #1
 8002e06:	b29a      	uxth	r2, r3
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e10:	b29b      	uxth	r3, r3
 8002e12:	3b01      	subs	r3, #1
 8002e14:	b29a      	uxth	r2, r3
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002e1a:	b662      	cpsie	i
}
 8002e1c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	691a      	ldr	r2, [r3, #16]
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e28:	b2d2      	uxtb	r2, r2
 8002e2a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e30:	1c5a      	adds	r2, r3, #1
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e3a:	3b01      	subs	r3, #1
 8002e3c:	b29a      	uxth	r2, r3
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e46:	b29b      	uxth	r3, r3
 8002e48:	3b01      	subs	r3, #1
 8002e4a:	b29a      	uxth	r2, r3
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002e50:	e0e2      	b.n	8003018 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e54:	9300      	str	r3, [sp, #0]
 8002e56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e58:	2200      	movs	r2, #0
 8002e5a:	497b      	ldr	r1, [pc, #492]	; (8003048 <HAL_I2C_Mem_Read+0x4c4>)
 8002e5c:	68f8      	ldr	r0, [r7, #12]
 8002e5e:	f000 fba5 	bl	80035ac <I2C_WaitOnFlagUntilTimeout>
 8002e62:	4603      	mov	r3, r0
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d001      	beq.n	8002e6c <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8002e68:	2301      	movs	r3, #1
 8002e6a:	e0e9      	b.n	8003040 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e7a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002e7c:	b672      	cpsid	i
}
 8002e7e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	691a      	ldr	r2, [r3, #16]
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e8a:	b2d2      	uxtb	r2, r2
 8002e8c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e92:	1c5a      	adds	r2, r3, #1
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e9c:	3b01      	subs	r3, #1
 8002e9e:	b29a      	uxth	r2, r3
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ea8:	b29b      	uxth	r3, r3
 8002eaa:	3b01      	subs	r3, #1
 8002eac:	b29a      	uxth	r2, r3
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8002eb2:	4b66      	ldr	r3, [pc, #408]	; (800304c <HAL_I2C_Mem_Read+0x4c8>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	08db      	lsrs	r3, r3, #3
 8002eb8:	4a65      	ldr	r2, [pc, #404]	; (8003050 <HAL_I2C_Mem_Read+0x4cc>)
 8002eba:	fba2 2303 	umull	r2, r3, r2, r3
 8002ebe:	0a1a      	lsrs	r2, r3, #8
 8002ec0:	4613      	mov	r3, r2
 8002ec2:	009b      	lsls	r3, r3, #2
 8002ec4:	4413      	add	r3, r2
 8002ec6:	00da      	lsls	r2, r3, #3
 8002ec8:	1ad3      	subs	r3, r2, r3
 8002eca:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8002ecc:	6a3b      	ldr	r3, [r7, #32]
 8002ece:	3b01      	subs	r3, #1
 8002ed0:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8002ed2:	6a3b      	ldr	r3, [r7, #32]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d118      	bne.n	8002f0a <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	2200      	movs	r2, #0
 8002edc:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	2220      	movs	r2, #32
 8002ee2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ef2:	f043 0220 	orr.w	r2, r3, #32
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8002efa:	b662      	cpsie	i
}
 8002efc:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	2200      	movs	r2, #0
 8002f02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8002f06:	2301      	movs	r3, #1
 8002f08:	e09a      	b.n	8003040 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	695b      	ldr	r3, [r3, #20]
 8002f10:	f003 0304 	and.w	r3, r3, #4
 8002f14:	2b04      	cmp	r3, #4
 8002f16:	d1d9      	bne.n	8002ecc <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f26:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	691a      	ldr	r2, [r3, #16]
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f32:	b2d2      	uxtb	r2, r2
 8002f34:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f3a:	1c5a      	adds	r2, r3, #1
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f44:	3b01      	subs	r3, #1
 8002f46:	b29a      	uxth	r2, r3
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f50:	b29b      	uxth	r3, r3
 8002f52:	3b01      	subs	r3, #1
 8002f54:	b29a      	uxth	r2, r3
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002f5a:	b662      	cpsie	i
}
 8002f5c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	691a      	ldr	r2, [r3, #16]
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f68:	b2d2      	uxtb	r2, r2
 8002f6a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f70:	1c5a      	adds	r2, r3, #1
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f7a:	3b01      	subs	r3, #1
 8002f7c:	b29a      	uxth	r2, r3
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f86:	b29b      	uxth	r3, r3
 8002f88:	3b01      	subs	r3, #1
 8002f8a:	b29a      	uxth	r2, r3
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002f90:	e042      	b.n	8003018 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f94:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002f96:	68f8      	ldr	r0, [r7, #12]
 8002f98:	f000 fcb2 	bl	8003900 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d001      	beq.n	8002fa6 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	e04c      	b.n	8003040 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	691a      	ldr	r2, [r3, #16]
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fb0:	b2d2      	uxtb	r2, r2
 8002fb2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fb8:	1c5a      	adds	r2, r3, #1
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fc2:	3b01      	subs	r3, #1
 8002fc4:	b29a      	uxth	r2, r3
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fce:	b29b      	uxth	r3, r3
 8002fd0:	3b01      	subs	r3, #1
 8002fd2:	b29a      	uxth	r2, r3
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	695b      	ldr	r3, [r3, #20]
 8002fde:	f003 0304 	and.w	r3, r3, #4
 8002fe2:	2b04      	cmp	r3, #4
 8002fe4:	d118      	bne.n	8003018 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	691a      	ldr	r2, [r3, #16]
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ff0:	b2d2      	uxtb	r2, r2
 8002ff2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ff8:	1c5a      	adds	r2, r3, #1
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003002:	3b01      	subs	r3, #1
 8003004:	b29a      	uxth	r2, r3
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800300e:	b29b      	uxth	r3, r3
 8003010:	3b01      	subs	r3, #1
 8003012:	b29a      	uxth	r2, r3
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800301c:	2b00      	cmp	r3, #0
 800301e:	f47f ae94 	bne.w	8002d4a <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	2220      	movs	r2, #32
 8003026:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	2200      	movs	r2, #0
 800302e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	2200      	movs	r2, #0
 8003036:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800303a:	2300      	movs	r3, #0
 800303c:	e000      	b.n	8003040 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 800303e:	2302      	movs	r3, #2
  }
}
 8003040:	4618      	mov	r0, r3
 8003042:	3728      	adds	r7, #40	; 0x28
 8003044:	46bd      	mov	sp, r7
 8003046:	bd80      	pop	{r7, pc}
 8003048:	00010004 	.word	0x00010004
 800304c:	20000018 	.word	0x20000018
 8003050:	14f8b589 	.word	0x14f8b589

08003054 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b08a      	sub	sp, #40	; 0x28
 8003058:	af02      	add	r7, sp, #8
 800305a:	60f8      	str	r0, [r7, #12]
 800305c:	607a      	str	r2, [r7, #4]
 800305e:	603b      	str	r3, [r7, #0]
 8003060:	460b      	mov	r3, r1
 8003062:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003064:	f7fe fe12 	bl	8001c8c <HAL_GetTick>
 8003068:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800306a:	2300      	movs	r3, #0
 800306c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003074:	b2db      	uxtb	r3, r3
 8003076:	2b20      	cmp	r3, #32
 8003078:	f040 8111 	bne.w	800329e <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800307c:	69fb      	ldr	r3, [r7, #28]
 800307e:	9300      	str	r3, [sp, #0]
 8003080:	2319      	movs	r3, #25
 8003082:	2201      	movs	r2, #1
 8003084:	4988      	ldr	r1, [pc, #544]	; (80032a8 <HAL_I2C_IsDeviceReady+0x254>)
 8003086:	68f8      	ldr	r0, [r7, #12]
 8003088:	f000 fa90 	bl	80035ac <I2C_WaitOnFlagUntilTimeout>
 800308c:	4603      	mov	r3, r0
 800308e:	2b00      	cmp	r3, #0
 8003090:	d001      	beq.n	8003096 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003092:	2302      	movs	r3, #2
 8003094:	e104      	b.n	80032a0 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800309c:	2b01      	cmp	r3, #1
 800309e:	d101      	bne.n	80030a4 <HAL_I2C_IsDeviceReady+0x50>
 80030a0:	2302      	movs	r3, #2
 80030a2:	e0fd      	b.n	80032a0 <HAL_I2C_IsDeviceReady+0x24c>
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	2201      	movs	r2, #1
 80030a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f003 0301 	and.w	r3, r3, #1
 80030b6:	2b01      	cmp	r3, #1
 80030b8:	d007      	beq.n	80030ca <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	681a      	ldr	r2, [r3, #0]
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f042 0201 	orr.w	r2, r2, #1
 80030c8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	681a      	ldr	r2, [r3, #0]
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80030d8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	2224      	movs	r2, #36	; 0x24
 80030de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	2200      	movs	r2, #0
 80030e6:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	4a70      	ldr	r2, [pc, #448]	; (80032ac <HAL_I2C_IsDeviceReady+0x258>)
 80030ec:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	681a      	ldr	r2, [r3, #0]
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80030fc:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80030fe:	69fb      	ldr	r3, [r7, #28]
 8003100:	9300      	str	r3, [sp, #0]
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	2200      	movs	r2, #0
 8003106:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800310a:	68f8      	ldr	r0, [r7, #12]
 800310c:	f000 fa4e 	bl	80035ac <I2C_WaitOnFlagUntilTimeout>
 8003110:	4603      	mov	r3, r0
 8003112:	2b00      	cmp	r3, #0
 8003114:	d00d      	beq.n	8003132 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003120:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003124:	d103      	bne.n	800312e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	f44f 7200 	mov.w	r2, #512	; 0x200
 800312c:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 800312e:	2303      	movs	r3, #3
 8003130:	e0b6      	b.n	80032a0 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003132:	897b      	ldrh	r3, [r7, #10]
 8003134:	b2db      	uxtb	r3, r3
 8003136:	461a      	mov	r2, r3
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003140:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003142:	f7fe fda3 	bl	8001c8c <HAL_GetTick>
 8003146:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	695b      	ldr	r3, [r3, #20]
 800314e:	f003 0302 	and.w	r3, r3, #2
 8003152:	2b02      	cmp	r3, #2
 8003154:	bf0c      	ite	eq
 8003156:	2301      	moveq	r3, #1
 8003158:	2300      	movne	r3, #0
 800315a:	b2db      	uxtb	r3, r3
 800315c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	695b      	ldr	r3, [r3, #20]
 8003164:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003168:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800316c:	bf0c      	ite	eq
 800316e:	2301      	moveq	r3, #1
 8003170:	2300      	movne	r3, #0
 8003172:	b2db      	uxtb	r3, r3
 8003174:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003176:	e025      	b.n	80031c4 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003178:	f7fe fd88 	bl	8001c8c <HAL_GetTick>
 800317c:	4602      	mov	r2, r0
 800317e:	69fb      	ldr	r3, [r7, #28]
 8003180:	1ad3      	subs	r3, r2, r3
 8003182:	683a      	ldr	r2, [r7, #0]
 8003184:	429a      	cmp	r2, r3
 8003186:	d302      	bcc.n	800318e <HAL_I2C_IsDeviceReady+0x13a>
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	2b00      	cmp	r3, #0
 800318c:	d103      	bne.n	8003196 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	22a0      	movs	r2, #160	; 0xa0
 8003192:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	695b      	ldr	r3, [r3, #20]
 800319c:	f003 0302 	and.w	r3, r3, #2
 80031a0:	2b02      	cmp	r3, #2
 80031a2:	bf0c      	ite	eq
 80031a4:	2301      	moveq	r3, #1
 80031a6:	2300      	movne	r3, #0
 80031a8:	b2db      	uxtb	r3, r3
 80031aa:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	695b      	ldr	r3, [r3, #20]
 80031b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031ba:	bf0c      	ite	eq
 80031bc:	2301      	moveq	r3, #1
 80031be:	2300      	movne	r3, #0
 80031c0:	b2db      	uxtb	r3, r3
 80031c2:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031ca:	b2db      	uxtb	r3, r3
 80031cc:	2ba0      	cmp	r3, #160	; 0xa0
 80031ce:	d005      	beq.n	80031dc <HAL_I2C_IsDeviceReady+0x188>
 80031d0:	7dfb      	ldrb	r3, [r7, #23]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d102      	bne.n	80031dc <HAL_I2C_IsDeviceReady+0x188>
 80031d6:	7dbb      	ldrb	r3, [r7, #22]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d0cd      	beq.n	8003178 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	2220      	movs	r2, #32
 80031e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	695b      	ldr	r3, [r3, #20]
 80031ea:	f003 0302 	and.w	r3, r3, #2
 80031ee:	2b02      	cmp	r3, #2
 80031f0:	d129      	bne.n	8003246 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	681a      	ldr	r2, [r3, #0]
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003200:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003202:	2300      	movs	r3, #0
 8003204:	613b      	str	r3, [r7, #16]
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	695b      	ldr	r3, [r3, #20]
 800320c:	613b      	str	r3, [r7, #16]
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	699b      	ldr	r3, [r3, #24]
 8003214:	613b      	str	r3, [r7, #16]
 8003216:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003218:	69fb      	ldr	r3, [r7, #28]
 800321a:	9300      	str	r3, [sp, #0]
 800321c:	2319      	movs	r3, #25
 800321e:	2201      	movs	r2, #1
 8003220:	4921      	ldr	r1, [pc, #132]	; (80032a8 <HAL_I2C_IsDeviceReady+0x254>)
 8003222:	68f8      	ldr	r0, [r7, #12]
 8003224:	f000 f9c2 	bl	80035ac <I2C_WaitOnFlagUntilTimeout>
 8003228:	4603      	mov	r3, r0
 800322a:	2b00      	cmp	r3, #0
 800322c:	d001      	beq.n	8003232 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	e036      	b.n	80032a0 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	2220      	movs	r2, #32
 8003236:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	2200      	movs	r2, #0
 800323e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8003242:	2300      	movs	r3, #0
 8003244:	e02c      	b.n	80032a0 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	681a      	ldr	r2, [r3, #0]
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003254:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800325e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003260:	69fb      	ldr	r3, [r7, #28]
 8003262:	9300      	str	r3, [sp, #0]
 8003264:	2319      	movs	r3, #25
 8003266:	2201      	movs	r2, #1
 8003268:	490f      	ldr	r1, [pc, #60]	; (80032a8 <HAL_I2C_IsDeviceReady+0x254>)
 800326a:	68f8      	ldr	r0, [r7, #12]
 800326c:	f000 f99e 	bl	80035ac <I2C_WaitOnFlagUntilTimeout>
 8003270:	4603      	mov	r3, r0
 8003272:	2b00      	cmp	r3, #0
 8003274:	d001      	beq.n	800327a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003276:	2301      	movs	r3, #1
 8003278:	e012      	b.n	80032a0 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800327a:	69bb      	ldr	r3, [r7, #24]
 800327c:	3301      	adds	r3, #1
 800327e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003280:	69ba      	ldr	r2, [r7, #24]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	429a      	cmp	r2, r3
 8003286:	f4ff af32 	bcc.w	80030ee <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	2220      	movs	r2, #32
 800328e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	2200      	movs	r2, #0
 8003296:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800329a:	2301      	movs	r3, #1
 800329c:	e000      	b.n	80032a0 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800329e:	2302      	movs	r3, #2
  }
}
 80032a0:	4618      	mov	r0, r3
 80032a2:	3720      	adds	r7, #32
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}
 80032a8:	00100002 	.word	0x00100002
 80032ac:	ffff0000 	.word	0xffff0000

080032b0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b088      	sub	sp, #32
 80032b4:	af02      	add	r7, sp, #8
 80032b6:	60f8      	str	r0, [r7, #12]
 80032b8:	4608      	mov	r0, r1
 80032ba:	4611      	mov	r1, r2
 80032bc:	461a      	mov	r2, r3
 80032be:	4603      	mov	r3, r0
 80032c0:	817b      	strh	r3, [r7, #10]
 80032c2:	460b      	mov	r3, r1
 80032c4:	813b      	strh	r3, [r7, #8]
 80032c6:	4613      	mov	r3, r2
 80032c8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	681a      	ldr	r2, [r3, #0]
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80032d8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80032da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032dc:	9300      	str	r3, [sp, #0]
 80032de:	6a3b      	ldr	r3, [r7, #32]
 80032e0:	2200      	movs	r2, #0
 80032e2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80032e6:	68f8      	ldr	r0, [r7, #12]
 80032e8:	f000 f960 	bl	80035ac <I2C_WaitOnFlagUntilTimeout>
 80032ec:	4603      	mov	r3, r0
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d00d      	beq.n	800330e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003300:	d103      	bne.n	800330a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003308:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800330a:	2303      	movs	r3, #3
 800330c:	e05f      	b.n	80033ce <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800330e:	897b      	ldrh	r3, [r7, #10]
 8003310:	b2db      	uxtb	r3, r3
 8003312:	461a      	mov	r2, r3
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800331c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800331e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003320:	6a3a      	ldr	r2, [r7, #32]
 8003322:	492d      	ldr	r1, [pc, #180]	; (80033d8 <I2C_RequestMemoryWrite+0x128>)
 8003324:	68f8      	ldr	r0, [r7, #12]
 8003326:	f000 f9bb 	bl	80036a0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800332a:	4603      	mov	r3, r0
 800332c:	2b00      	cmp	r3, #0
 800332e:	d001      	beq.n	8003334 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003330:	2301      	movs	r3, #1
 8003332:	e04c      	b.n	80033ce <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003334:	2300      	movs	r3, #0
 8003336:	617b      	str	r3, [r7, #20]
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	695b      	ldr	r3, [r3, #20]
 800333e:	617b      	str	r3, [r7, #20]
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	699b      	ldr	r3, [r3, #24]
 8003346:	617b      	str	r3, [r7, #20]
 8003348:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800334a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800334c:	6a39      	ldr	r1, [r7, #32]
 800334e:	68f8      	ldr	r0, [r7, #12]
 8003350:	f000 fa46 	bl	80037e0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003354:	4603      	mov	r3, r0
 8003356:	2b00      	cmp	r3, #0
 8003358:	d00d      	beq.n	8003376 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800335e:	2b04      	cmp	r3, #4
 8003360:	d107      	bne.n	8003372 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	681a      	ldr	r2, [r3, #0]
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003370:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003372:	2301      	movs	r3, #1
 8003374:	e02b      	b.n	80033ce <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003376:	88fb      	ldrh	r3, [r7, #6]
 8003378:	2b01      	cmp	r3, #1
 800337a:	d105      	bne.n	8003388 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800337c:	893b      	ldrh	r3, [r7, #8]
 800337e:	b2da      	uxtb	r2, r3
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	611a      	str	r2, [r3, #16]
 8003386:	e021      	b.n	80033cc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003388:	893b      	ldrh	r3, [r7, #8]
 800338a:	0a1b      	lsrs	r3, r3, #8
 800338c:	b29b      	uxth	r3, r3
 800338e:	b2da      	uxtb	r2, r3
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003396:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003398:	6a39      	ldr	r1, [r7, #32]
 800339a:	68f8      	ldr	r0, [r7, #12]
 800339c:	f000 fa20 	bl	80037e0 <I2C_WaitOnTXEFlagUntilTimeout>
 80033a0:	4603      	mov	r3, r0
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d00d      	beq.n	80033c2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033aa:	2b04      	cmp	r3, #4
 80033ac:	d107      	bne.n	80033be <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	681a      	ldr	r2, [r3, #0]
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033bc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80033be:	2301      	movs	r3, #1
 80033c0:	e005      	b.n	80033ce <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80033c2:	893b      	ldrh	r3, [r7, #8]
 80033c4:	b2da      	uxtb	r2, r3
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80033cc:	2300      	movs	r3, #0
}
 80033ce:	4618      	mov	r0, r3
 80033d0:	3718      	adds	r7, #24
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bd80      	pop	{r7, pc}
 80033d6:	bf00      	nop
 80033d8:	00010002 	.word	0x00010002

080033dc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b088      	sub	sp, #32
 80033e0:	af02      	add	r7, sp, #8
 80033e2:	60f8      	str	r0, [r7, #12]
 80033e4:	4608      	mov	r0, r1
 80033e6:	4611      	mov	r1, r2
 80033e8:	461a      	mov	r2, r3
 80033ea:	4603      	mov	r3, r0
 80033ec:	817b      	strh	r3, [r7, #10]
 80033ee:	460b      	mov	r3, r1
 80033f0:	813b      	strh	r3, [r7, #8]
 80033f2:	4613      	mov	r3, r2
 80033f4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	681a      	ldr	r2, [r3, #0]
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003404:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	681a      	ldr	r2, [r3, #0]
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003414:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003418:	9300      	str	r3, [sp, #0]
 800341a:	6a3b      	ldr	r3, [r7, #32]
 800341c:	2200      	movs	r2, #0
 800341e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003422:	68f8      	ldr	r0, [r7, #12]
 8003424:	f000 f8c2 	bl	80035ac <I2C_WaitOnFlagUntilTimeout>
 8003428:	4603      	mov	r3, r0
 800342a:	2b00      	cmp	r3, #0
 800342c:	d00d      	beq.n	800344a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003438:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800343c:	d103      	bne.n	8003446 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003444:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003446:	2303      	movs	r3, #3
 8003448:	e0aa      	b.n	80035a0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800344a:	897b      	ldrh	r3, [r7, #10]
 800344c:	b2db      	uxtb	r3, r3
 800344e:	461a      	mov	r2, r3
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003458:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800345a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800345c:	6a3a      	ldr	r2, [r7, #32]
 800345e:	4952      	ldr	r1, [pc, #328]	; (80035a8 <I2C_RequestMemoryRead+0x1cc>)
 8003460:	68f8      	ldr	r0, [r7, #12]
 8003462:	f000 f91d 	bl	80036a0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003466:	4603      	mov	r3, r0
 8003468:	2b00      	cmp	r3, #0
 800346a:	d001      	beq.n	8003470 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800346c:	2301      	movs	r3, #1
 800346e:	e097      	b.n	80035a0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003470:	2300      	movs	r3, #0
 8003472:	617b      	str	r3, [r7, #20]
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	695b      	ldr	r3, [r3, #20]
 800347a:	617b      	str	r3, [r7, #20]
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	699b      	ldr	r3, [r3, #24]
 8003482:	617b      	str	r3, [r7, #20]
 8003484:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003486:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003488:	6a39      	ldr	r1, [r7, #32]
 800348a:	68f8      	ldr	r0, [r7, #12]
 800348c:	f000 f9a8 	bl	80037e0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003490:	4603      	mov	r3, r0
 8003492:	2b00      	cmp	r3, #0
 8003494:	d00d      	beq.n	80034b2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800349a:	2b04      	cmp	r3, #4
 800349c:	d107      	bne.n	80034ae <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	681a      	ldr	r2, [r3, #0]
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034ac:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80034ae:	2301      	movs	r3, #1
 80034b0:	e076      	b.n	80035a0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80034b2:	88fb      	ldrh	r3, [r7, #6]
 80034b4:	2b01      	cmp	r3, #1
 80034b6:	d105      	bne.n	80034c4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80034b8:	893b      	ldrh	r3, [r7, #8]
 80034ba:	b2da      	uxtb	r2, r3
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	611a      	str	r2, [r3, #16]
 80034c2:	e021      	b.n	8003508 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80034c4:	893b      	ldrh	r3, [r7, #8]
 80034c6:	0a1b      	lsrs	r3, r3, #8
 80034c8:	b29b      	uxth	r3, r3
 80034ca:	b2da      	uxtb	r2, r3
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80034d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034d4:	6a39      	ldr	r1, [r7, #32]
 80034d6:	68f8      	ldr	r0, [r7, #12]
 80034d8:	f000 f982 	bl	80037e0 <I2C_WaitOnTXEFlagUntilTimeout>
 80034dc:	4603      	mov	r3, r0
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d00d      	beq.n	80034fe <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e6:	2b04      	cmp	r3, #4
 80034e8:	d107      	bne.n	80034fa <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	681a      	ldr	r2, [r3, #0]
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034f8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80034fa:	2301      	movs	r3, #1
 80034fc:	e050      	b.n	80035a0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80034fe:	893b      	ldrh	r3, [r7, #8]
 8003500:	b2da      	uxtb	r2, r3
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003508:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800350a:	6a39      	ldr	r1, [r7, #32]
 800350c:	68f8      	ldr	r0, [r7, #12]
 800350e:	f000 f967 	bl	80037e0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003512:	4603      	mov	r3, r0
 8003514:	2b00      	cmp	r3, #0
 8003516:	d00d      	beq.n	8003534 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800351c:	2b04      	cmp	r3, #4
 800351e:	d107      	bne.n	8003530 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	681a      	ldr	r2, [r3, #0]
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800352e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003530:	2301      	movs	r3, #1
 8003532:	e035      	b.n	80035a0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003542:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003544:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003546:	9300      	str	r3, [sp, #0]
 8003548:	6a3b      	ldr	r3, [r7, #32]
 800354a:	2200      	movs	r2, #0
 800354c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003550:	68f8      	ldr	r0, [r7, #12]
 8003552:	f000 f82b 	bl	80035ac <I2C_WaitOnFlagUntilTimeout>
 8003556:	4603      	mov	r3, r0
 8003558:	2b00      	cmp	r3, #0
 800355a:	d00d      	beq.n	8003578 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003566:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800356a:	d103      	bne.n	8003574 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003572:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003574:	2303      	movs	r3, #3
 8003576:	e013      	b.n	80035a0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003578:	897b      	ldrh	r3, [r7, #10]
 800357a:	b2db      	uxtb	r3, r3
 800357c:	f043 0301 	orr.w	r3, r3, #1
 8003580:	b2da      	uxtb	r2, r3
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800358a:	6a3a      	ldr	r2, [r7, #32]
 800358c:	4906      	ldr	r1, [pc, #24]	; (80035a8 <I2C_RequestMemoryRead+0x1cc>)
 800358e:	68f8      	ldr	r0, [r7, #12]
 8003590:	f000 f886 	bl	80036a0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003594:	4603      	mov	r3, r0
 8003596:	2b00      	cmp	r3, #0
 8003598:	d001      	beq.n	800359e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800359a:	2301      	movs	r3, #1
 800359c:	e000      	b.n	80035a0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800359e:	2300      	movs	r3, #0
}
 80035a0:	4618      	mov	r0, r3
 80035a2:	3718      	adds	r7, #24
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bd80      	pop	{r7, pc}
 80035a8:	00010002 	.word	0x00010002

080035ac <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b084      	sub	sp, #16
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	60f8      	str	r0, [r7, #12]
 80035b4:	60b9      	str	r1, [r7, #8]
 80035b6:	603b      	str	r3, [r7, #0]
 80035b8:	4613      	mov	r3, r2
 80035ba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80035bc:	e048      	b.n	8003650 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035c4:	d044      	beq.n	8003650 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035c6:	f7fe fb61 	bl	8001c8c <HAL_GetTick>
 80035ca:	4602      	mov	r2, r0
 80035cc:	69bb      	ldr	r3, [r7, #24]
 80035ce:	1ad3      	subs	r3, r2, r3
 80035d0:	683a      	ldr	r2, [r7, #0]
 80035d2:	429a      	cmp	r2, r3
 80035d4:	d302      	bcc.n	80035dc <I2C_WaitOnFlagUntilTimeout+0x30>
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d139      	bne.n	8003650 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	0c1b      	lsrs	r3, r3, #16
 80035e0:	b2db      	uxtb	r3, r3
 80035e2:	2b01      	cmp	r3, #1
 80035e4:	d10d      	bne.n	8003602 <I2C_WaitOnFlagUntilTimeout+0x56>
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	695b      	ldr	r3, [r3, #20]
 80035ec:	43da      	mvns	r2, r3
 80035ee:	68bb      	ldr	r3, [r7, #8]
 80035f0:	4013      	ands	r3, r2
 80035f2:	b29b      	uxth	r3, r3
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	bf0c      	ite	eq
 80035f8:	2301      	moveq	r3, #1
 80035fa:	2300      	movne	r3, #0
 80035fc:	b2db      	uxtb	r3, r3
 80035fe:	461a      	mov	r2, r3
 8003600:	e00c      	b.n	800361c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	699b      	ldr	r3, [r3, #24]
 8003608:	43da      	mvns	r2, r3
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	4013      	ands	r3, r2
 800360e:	b29b      	uxth	r3, r3
 8003610:	2b00      	cmp	r3, #0
 8003612:	bf0c      	ite	eq
 8003614:	2301      	moveq	r3, #1
 8003616:	2300      	movne	r3, #0
 8003618:	b2db      	uxtb	r3, r3
 800361a:	461a      	mov	r2, r3
 800361c:	79fb      	ldrb	r3, [r7, #7]
 800361e:	429a      	cmp	r2, r3
 8003620:	d116      	bne.n	8003650 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	2200      	movs	r2, #0
 8003626:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	2220      	movs	r2, #32
 800362c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	2200      	movs	r2, #0
 8003634:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800363c:	f043 0220 	orr.w	r2, r3, #32
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	2200      	movs	r2, #0
 8003648:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800364c:	2301      	movs	r3, #1
 800364e:	e023      	b.n	8003698 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	0c1b      	lsrs	r3, r3, #16
 8003654:	b2db      	uxtb	r3, r3
 8003656:	2b01      	cmp	r3, #1
 8003658:	d10d      	bne.n	8003676 <I2C_WaitOnFlagUntilTimeout+0xca>
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	695b      	ldr	r3, [r3, #20]
 8003660:	43da      	mvns	r2, r3
 8003662:	68bb      	ldr	r3, [r7, #8]
 8003664:	4013      	ands	r3, r2
 8003666:	b29b      	uxth	r3, r3
 8003668:	2b00      	cmp	r3, #0
 800366a:	bf0c      	ite	eq
 800366c:	2301      	moveq	r3, #1
 800366e:	2300      	movne	r3, #0
 8003670:	b2db      	uxtb	r3, r3
 8003672:	461a      	mov	r2, r3
 8003674:	e00c      	b.n	8003690 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	699b      	ldr	r3, [r3, #24]
 800367c:	43da      	mvns	r2, r3
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	4013      	ands	r3, r2
 8003682:	b29b      	uxth	r3, r3
 8003684:	2b00      	cmp	r3, #0
 8003686:	bf0c      	ite	eq
 8003688:	2301      	moveq	r3, #1
 800368a:	2300      	movne	r3, #0
 800368c:	b2db      	uxtb	r3, r3
 800368e:	461a      	mov	r2, r3
 8003690:	79fb      	ldrb	r3, [r7, #7]
 8003692:	429a      	cmp	r2, r3
 8003694:	d093      	beq.n	80035be <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003696:	2300      	movs	r3, #0
}
 8003698:	4618      	mov	r0, r3
 800369a:	3710      	adds	r7, #16
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}

080036a0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b084      	sub	sp, #16
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	60f8      	str	r0, [r7, #12]
 80036a8:	60b9      	str	r1, [r7, #8]
 80036aa:	607a      	str	r2, [r7, #4]
 80036ac:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80036ae:	e071      	b.n	8003794 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	695b      	ldr	r3, [r3, #20]
 80036b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036be:	d123      	bne.n	8003708 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	681a      	ldr	r2, [r3, #0]
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036ce:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80036d8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	2200      	movs	r2, #0
 80036de:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	2220      	movs	r2, #32
 80036e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	2200      	movs	r2, #0
 80036ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036f4:	f043 0204 	orr.w	r2, r3, #4
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	2200      	movs	r2, #0
 8003700:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003704:	2301      	movs	r3, #1
 8003706:	e067      	b.n	80037d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800370e:	d041      	beq.n	8003794 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003710:	f7fe fabc 	bl	8001c8c <HAL_GetTick>
 8003714:	4602      	mov	r2, r0
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	1ad3      	subs	r3, r2, r3
 800371a:	687a      	ldr	r2, [r7, #4]
 800371c:	429a      	cmp	r2, r3
 800371e:	d302      	bcc.n	8003726 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d136      	bne.n	8003794 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003726:	68bb      	ldr	r3, [r7, #8]
 8003728:	0c1b      	lsrs	r3, r3, #16
 800372a:	b2db      	uxtb	r3, r3
 800372c:	2b01      	cmp	r3, #1
 800372e:	d10c      	bne.n	800374a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	695b      	ldr	r3, [r3, #20]
 8003736:	43da      	mvns	r2, r3
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	4013      	ands	r3, r2
 800373c:	b29b      	uxth	r3, r3
 800373e:	2b00      	cmp	r3, #0
 8003740:	bf14      	ite	ne
 8003742:	2301      	movne	r3, #1
 8003744:	2300      	moveq	r3, #0
 8003746:	b2db      	uxtb	r3, r3
 8003748:	e00b      	b.n	8003762 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	699b      	ldr	r3, [r3, #24]
 8003750:	43da      	mvns	r2, r3
 8003752:	68bb      	ldr	r3, [r7, #8]
 8003754:	4013      	ands	r3, r2
 8003756:	b29b      	uxth	r3, r3
 8003758:	2b00      	cmp	r3, #0
 800375a:	bf14      	ite	ne
 800375c:	2301      	movne	r3, #1
 800375e:	2300      	moveq	r3, #0
 8003760:	b2db      	uxtb	r3, r3
 8003762:	2b00      	cmp	r3, #0
 8003764:	d016      	beq.n	8003794 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	2200      	movs	r2, #0
 800376a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	2220      	movs	r2, #32
 8003770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	2200      	movs	r2, #0
 8003778:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003780:	f043 0220 	orr.w	r2, r3, #32
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	2200      	movs	r2, #0
 800378c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003790:	2301      	movs	r3, #1
 8003792:	e021      	b.n	80037d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003794:	68bb      	ldr	r3, [r7, #8]
 8003796:	0c1b      	lsrs	r3, r3, #16
 8003798:	b2db      	uxtb	r3, r3
 800379a:	2b01      	cmp	r3, #1
 800379c:	d10c      	bne.n	80037b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	695b      	ldr	r3, [r3, #20]
 80037a4:	43da      	mvns	r2, r3
 80037a6:	68bb      	ldr	r3, [r7, #8]
 80037a8:	4013      	ands	r3, r2
 80037aa:	b29b      	uxth	r3, r3
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	bf14      	ite	ne
 80037b0:	2301      	movne	r3, #1
 80037b2:	2300      	moveq	r3, #0
 80037b4:	b2db      	uxtb	r3, r3
 80037b6:	e00b      	b.n	80037d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	699b      	ldr	r3, [r3, #24]
 80037be:	43da      	mvns	r2, r3
 80037c0:	68bb      	ldr	r3, [r7, #8]
 80037c2:	4013      	ands	r3, r2
 80037c4:	b29b      	uxth	r3, r3
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	bf14      	ite	ne
 80037ca:	2301      	movne	r3, #1
 80037cc:	2300      	moveq	r3, #0
 80037ce:	b2db      	uxtb	r3, r3
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	f47f af6d 	bne.w	80036b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80037d6:	2300      	movs	r3, #0
}
 80037d8:	4618      	mov	r0, r3
 80037da:	3710      	adds	r7, #16
 80037dc:	46bd      	mov	sp, r7
 80037de:	bd80      	pop	{r7, pc}

080037e0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b084      	sub	sp, #16
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	60f8      	str	r0, [r7, #12]
 80037e8:	60b9      	str	r1, [r7, #8]
 80037ea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80037ec:	e034      	b.n	8003858 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80037ee:	68f8      	ldr	r0, [r7, #12]
 80037f0:	f000 f8e3 	bl	80039ba <I2C_IsAcknowledgeFailed>
 80037f4:	4603      	mov	r3, r0
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d001      	beq.n	80037fe <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80037fa:	2301      	movs	r3, #1
 80037fc:	e034      	b.n	8003868 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037fe:	68bb      	ldr	r3, [r7, #8]
 8003800:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003804:	d028      	beq.n	8003858 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003806:	f7fe fa41 	bl	8001c8c <HAL_GetTick>
 800380a:	4602      	mov	r2, r0
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	1ad3      	subs	r3, r2, r3
 8003810:	68ba      	ldr	r2, [r7, #8]
 8003812:	429a      	cmp	r2, r3
 8003814:	d302      	bcc.n	800381c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003816:	68bb      	ldr	r3, [r7, #8]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d11d      	bne.n	8003858 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	695b      	ldr	r3, [r3, #20]
 8003822:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003826:	2b80      	cmp	r3, #128	; 0x80
 8003828:	d016      	beq.n	8003858 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	2200      	movs	r2, #0
 800382e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	2220      	movs	r2, #32
 8003834:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	2200      	movs	r2, #0
 800383c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003844:	f043 0220 	orr.w	r2, r3, #32
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	2200      	movs	r2, #0
 8003850:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003854:	2301      	movs	r3, #1
 8003856:	e007      	b.n	8003868 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	695b      	ldr	r3, [r3, #20]
 800385e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003862:	2b80      	cmp	r3, #128	; 0x80
 8003864:	d1c3      	bne.n	80037ee <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003866:	2300      	movs	r3, #0
}
 8003868:	4618      	mov	r0, r3
 800386a:	3710      	adds	r7, #16
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}

08003870 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b084      	sub	sp, #16
 8003874:	af00      	add	r7, sp, #0
 8003876:	60f8      	str	r0, [r7, #12]
 8003878:	60b9      	str	r1, [r7, #8]
 800387a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800387c:	e034      	b.n	80038e8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800387e:	68f8      	ldr	r0, [r7, #12]
 8003880:	f000 f89b 	bl	80039ba <I2C_IsAcknowledgeFailed>
 8003884:	4603      	mov	r3, r0
 8003886:	2b00      	cmp	r3, #0
 8003888:	d001      	beq.n	800388e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800388a:	2301      	movs	r3, #1
 800388c:	e034      	b.n	80038f8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800388e:	68bb      	ldr	r3, [r7, #8]
 8003890:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003894:	d028      	beq.n	80038e8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003896:	f7fe f9f9 	bl	8001c8c <HAL_GetTick>
 800389a:	4602      	mov	r2, r0
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	1ad3      	subs	r3, r2, r3
 80038a0:	68ba      	ldr	r2, [r7, #8]
 80038a2:	429a      	cmp	r2, r3
 80038a4:	d302      	bcc.n	80038ac <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80038a6:	68bb      	ldr	r3, [r7, #8]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d11d      	bne.n	80038e8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	695b      	ldr	r3, [r3, #20]
 80038b2:	f003 0304 	and.w	r3, r3, #4
 80038b6:	2b04      	cmp	r3, #4
 80038b8:	d016      	beq.n	80038e8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	2200      	movs	r2, #0
 80038be:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	2220      	movs	r2, #32
 80038c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	2200      	movs	r2, #0
 80038cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038d4:	f043 0220 	orr.w	r2, r3, #32
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2200      	movs	r2, #0
 80038e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80038e4:	2301      	movs	r3, #1
 80038e6:	e007      	b.n	80038f8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	695b      	ldr	r3, [r3, #20]
 80038ee:	f003 0304 	and.w	r3, r3, #4
 80038f2:	2b04      	cmp	r3, #4
 80038f4:	d1c3      	bne.n	800387e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80038f6:	2300      	movs	r3, #0
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	3710      	adds	r7, #16
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bd80      	pop	{r7, pc}

08003900 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b084      	sub	sp, #16
 8003904:	af00      	add	r7, sp, #0
 8003906:	60f8      	str	r0, [r7, #12]
 8003908:	60b9      	str	r1, [r7, #8]
 800390a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800390c:	e049      	b.n	80039a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	695b      	ldr	r3, [r3, #20]
 8003914:	f003 0310 	and.w	r3, r3, #16
 8003918:	2b10      	cmp	r3, #16
 800391a:	d119      	bne.n	8003950 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f06f 0210 	mvn.w	r2, #16
 8003924:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	2200      	movs	r2, #0
 800392a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	2220      	movs	r2, #32
 8003930:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	2200      	movs	r2, #0
 8003938:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	2200      	movs	r2, #0
 8003948:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800394c:	2301      	movs	r3, #1
 800394e:	e030      	b.n	80039b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003950:	f7fe f99c 	bl	8001c8c <HAL_GetTick>
 8003954:	4602      	mov	r2, r0
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	1ad3      	subs	r3, r2, r3
 800395a:	68ba      	ldr	r2, [r7, #8]
 800395c:	429a      	cmp	r2, r3
 800395e:	d302      	bcc.n	8003966 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003960:	68bb      	ldr	r3, [r7, #8]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d11d      	bne.n	80039a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	695b      	ldr	r3, [r3, #20]
 800396c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003970:	2b40      	cmp	r3, #64	; 0x40
 8003972:	d016      	beq.n	80039a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	2200      	movs	r2, #0
 8003978:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	2220      	movs	r2, #32
 800397e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	2200      	movs	r2, #0
 8003986:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800398e:	f043 0220 	orr.w	r2, r3, #32
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	2200      	movs	r2, #0
 800399a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	e007      	b.n	80039b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	695b      	ldr	r3, [r3, #20]
 80039a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039ac:	2b40      	cmp	r3, #64	; 0x40
 80039ae:	d1ae      	bne.n	800390e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80039b0:	2300      	movs	r3, #0
}
 80039b2:	4618      	mov	r0, r3
 80039b4:	3710      	adds	r7, #16
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bd80      	pop	{r7, pc}

080039ba <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80039ba:	b480      	push	{r7}
 80039bc:	b083      	sub	sp, #12
 80039be:	af00      	add	r7, sp, #0
 80039c0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	695b      	ldr	r3, [r3, #20]
 80039c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039d0:	d11b      	bne.n	8003a0a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80039da:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2200      	movs	r2, #0
 80039e0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2220      	movs	r2, #32
 80039e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2200      	movs	r2, #0
 80039ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039f6:	f043 0204 	orr.w	r2, r3, #4
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2200      	movs	r2, #0
 8003a02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	e000      	b.n	8003a0c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003a0a:	2300      	movs	r3, #0
}
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	370c      	adds	r7, #12
 8003a10:	46bd      	mov	sp, r7
 8003a12:	bc80      	pop	{r7}
 8003a14:	4770      	bx	lr
	...

08003a18 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b086      	sub	sp, #24
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d101      	bne.n	8003a2a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a26:	2301      	movs	r3, #1
 8003a28:	e272      	b.n	8003f10 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f003 0301 	and.w	r3, r3, #1
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	f000 8087 	beq.w	8003b46 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003a38:	4b92      	ldr	r3, [pc, #584]	; (8003c84 <HAL_RCC_OscConfig+0x26c>)
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	f003 030c 	and.w	r3, r3, #12
 8003a40:	2b04      	cmp	r3, #4
 8003a42:	d00c      	beq.n	8003a5e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003a44:	4b8f      	ldr	r3, [pc, #572]	; (8003c84 <HAL_RCC_OscConfig+0x26c>)
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	f003 030c 	and.w	r3, r3, #12
 8003a4c:	2b08      	cmp	r3, #8
 8003a4e:	d112      	bne.n	8003a76 <HAL_RCC_OscConfig+0x5e>
 8003a50:	4b8c      	ldr	r3, [pc, #560]	; (8003c84 <HAL_RCC_OscConfig+0x26c>)
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a5c:	d10b      	bne.n	8003a76 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a5e:	4b89      	ldr	r3, [pc, #548]	; (8003c84 <HAL_RCC_OscConfig+0x26c>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d06c      	beq.n	8003b44 <HAL_RCC_OscConfig+0x12c>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d168      	bne.n	8003b44 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003a72:	2301      	movs	r3, #1
 8003a74:	e24c      	b.n	8003f10 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a7e:	d106      	bne.n	8003a8e <HAL_RCC_OscConfig+0x76>
 8003a80:	4b80      	ldr	r3, [pc, #512]	; (8003c84 <HAL_RCC_OscConfig+0x26c>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4a7f      	ldr	r2, [pc, #508]	; (8003c84 <HAL_RCC_OscConfig+0x26c>)
 8003a86:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a8a:	6013      	str	r3, [r2, #0]
 8003a8c:	e02e      	b.n	8003aec <HAL_RCC_OscConfig+0xd4>
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	685b      	ldr	r3, [r3, #4]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d10c      	bne.n	8003ab0 <HAL_RCC_OscConfig+0x98>
 8003a96:	4b7b      	ldr	r3, [pc, #492]	; (8003c84 <HAL_RCC_OscConfig+0x26c>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a7a      	ldr	r2, [pc, #488]	; (8003c84 <HAL_RCC_OscConfig+0x26c>)
 8003a9c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003aa0:	6013      	str	r3, [r2, #0]
 8003aa2:	4b78      	ldr	r3, [pc, #480]	; (8003c84 <HAL_RCC_OscConfig+0x26c>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	4a77      	ldr	r2, [pc, #476]	; (8003c84 <HAL_RCC_OscConfig+0x26c>)
 8003aa8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003aac:	6013      	str	r3, [r2, #0]
 8003aae:	e01d      	b.n	8003aec <HAL_RCC_OscConfig+0xd4>
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003ab8:	d10c      	bne.n	8003ad4 <HAL_RCC_OscConfig+0xbc>
 8003aba:	4b72      	ldr	r3, [pc, #456]	; (8003c84 <HAL_RCC_OscConfig+0x26c>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4a71      	ldr	r2, [pc, #452]	; (8003c84 <HAL_RCC_OscConfig+0x26c>)
 8003ac0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003ac4:	6013      	str	r3, [r2, #0]
 8003ac6:	4b6f      	ldr	r3, [pc, #444]	; (8003c84 <HAL_RCC_OscConfig+0x26c>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	4a6e      	ldr	r2, [pc, #440]	; (8003c84 <HAL_RCC_OscConfig+0x26c>)
 8003acc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ad0:	6013      	str	r3, [r2, #0]
 8003ad2:	e00b      	b.n	8003aec <HAL_RCC_OscConfig+0xd4>
 8003ad4:	4b6b      	ldr	r3, [pc, #428]	; (8003c84 <HAL_RCC_OscConfig+0x26c>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4a6a      	ldr	r2, [pc, #424]	; (8003c84 <HAL_RCC_OscConfig+0x26c>)
 8003ada:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ade:	6013      	str	r3, [r2, #0]
 8003ae0:	4b68      	ldr	r3, [pc, #416]	; (8003c84 <HAL_RCC_OscConfig+0x26c>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4a67      	ldr	r2, [pc, #412]	; (8003c84 <HAL_RCC_OscConfig+0x26c>)
 8003ae6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003aea:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d013      	beq.n	8003b1c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003af4:	f7fe f8ca 	bl	8001c8c <HAL_GetTick>
 8003af8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003afa:	e008      	b.n	8003b0e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003afc:	f7fe f8c6 	bl	8001c8c <HAL_GetTick>
 8003b00:	4602      	mov	r2, r0
 8003b02:	693b      	ldr	r3, [r7, #16]
 8003b04:	1ad3      	subs	r3, r2, r3
 8003b06:	2b64      	cmp	r3, #100	; 0x64
 8003b08:	d901      	bls.n	8003b0e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003b0a:	2303      	movs	r3, #3
 8003b0c:	e200      	b.n	8003f10 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b0e:	4b5d      	ldr	r3, [pc, #372]	; (8003c84 <HAL_RCC_OscConfig+0x26c>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d0f0      	beq.n	8003afc <HAL_RCC_OscConfig+0xe4>
 8003b1a:	e014      	b.n	8003b46 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b1c:	f7fe f8b6 	bl	8001c8c <HAL_GetTick>
 8003b20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b22:	e008      	b.n	8003b36 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b24:	f7fe f8b2 	bl	8001c8c <HAL_GetTick>
 8003b28:	4602      	mov	r2, r0
 8003b2a:	693b      	ldr	r3, [r7, #16]
 8003b2c:	1ad3      	subs	r3, r2, r3
 8003b2e:	2b64      	cmp	r3, #100	; 0x64
 8003b30:	d901      	bls.n	8003b36 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003b32:	2303      	movs	r3, #3
 8003b34:	e1ec      	b.n	8003f10 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b36:	4b53      	ldr	r3, [pc, #332]	; (8003c84 <HAL_RCC_OscConfig+0x26c>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d1f0      	bne.n	8003b24 <HAL_RCC_OscConfig+0x10c>
 8003b42:	e000      	b.n	8003b46 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f003 0302 	and.w	r3, r3, #2
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d063      	beq.n	8003c1a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003b52:	4b4c      	ldr	r3, [pc, #304]	; (8003c84 <HAL_RCC_OscConfig+0x26c>)
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	f003 030c 	and.w	r3, r3, #12
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d00b      	beq.n	8003b76 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003b5e:	4b49      	ldr	r3, [pc, #292]	; (8003c84 <HAL_RCC_OscConfig+0x26c>)
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	f003 030c 	and.w	r3, r3, #12
 8003b66:	2b08      	cmp	r3, #8
 8003b68:	d11c      	bne.n	8003ba4 <HAL_RCC_OscConfig+0x18c>
 8003b6a:	4b46      	ldr	r3, [pc, #280]	; (8003c84 <HAL_RCC_OscConfig+0x26c>)
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d116      	bne.n	8003ba4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b76:	4b43      	ldr	r3, [pc, #268]	; (8003c84 <HAL_RCC_OscConfig+0x26c>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f003 0302 	and.w	r3, r3, #2
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d005      	beq.n	8003b8e <HAL_RCC_OscConfig+0x176>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	691b      	ldr	r3, [r3, #16]
 8003b86:	2b01      	cmp	r3, #1
 8003b88:	d001      	beq.n	8003b8e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	e1c0      	b.n	8003f10 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b8e:	4b3d      	ldr	r3, [pc, #244]	; (8003c84 <HAL_RCC_OscConfig+0x26c>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	695b      	ldr	r3, [r3, #20]
 8003b9a:	00db      	lsls	r3, r3, #3
 8003b9c:	4939      	ldr	r1, [pc, #228]	; (8003c84 <HAL_RCC_OscConfig+0x26c>)
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ba2:	e03a      	b.n	8003c1a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	691b      	ldr	r3, [r3, #16]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d020      	beq.n	8003bee <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003bac:	4b36      	ldr	r3, [pc, #216]	; (8003c88 <HAL_RCC_OscConfig+0x270>)
 8003bae:	2201      	movs	r2, #1
 8003bb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bb2:	f7fe f86b 	bl	8001c8c <HAL_GetTick>
 8003bb6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bb8:	e008      	b.n	8003bcc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003bba:	f7fe f867 	bl	8001c8c <HAL_GetTick>
 8003bbe:	4602      	mov	r2, r0
 8003bc0:	693b      	ldr	r3, [r7, #16]
 8003bc2:	1ad3      	subs	r3, r2, r3
 8003bc4:	2b02      	cmp	r3, #2
 8003bc6:	d901      	bls.n	8003bcc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003bc8:	2303      	movs	r3, #3
 8003bca:	e1a1      	b.n	8003f10 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bcc:	4b2d      	ldr	r3, [pc, #180]	; (8003c84 <HAL_RCC_OscConfig+0x26c>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f003 0302 	and.w	r3, r3, #2
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d0f0      	beq.n	8003bba <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bd8:	4b2a      	ldr	r3, [pc, #168]	; (8003c84 <HAL_RCC_OscConfig+0x26c>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	695b      	ldr	r3, [r3, #20]
 8003be4:	00db      	lsls	r3, r3, #3
 8003be6:	4927      	ldr	r1, [pc, #156]	; (8003c84 <HAL_RCC_OscConfig+0x26c>)
 8003be8:	4313      	orrs	r3, r2
 8003bea:	600b      	str	r3, [r1, #0]
 8003bec:	e015      	b.n	8003c1a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003bee:	4b26      	ldr	r3, [pc, #152]	; (8003c88 <HAL_RCC_OscConfig+0x270>)
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bf4:	f7fe f84a 	bl	8001c8c <HAL_GetTick>
 8003bf8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bfa:	e008      	b.n	8003c0e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003bfc:	f7fe f846 	bl	8001c8c <HAL_GetTick>
 8003c00:	4602      	mov	r2, r0
 8003c02:	693b      	ldr	r3, [r7, #16]
 8003c04:	1ad3      	subs	r3, r2, r3
 8003c06:	2b02      	cmp	r3, #2
 8003c08:	d901      	bls.n	8003c0e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003c0a:	2303      	movs	r3, #3
 8003c0c:	e180      	b.n	8003f10 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c0e:	4b1d      	ldr	r3, [pc, #116]	; (8003c84 <HAL_RCC_OscConfig+0x26c>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f003 0302 	and.w	r3, r3, #2
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d1f0      	bne.n	8003bfc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f003 0308 	and.w	r3, r3, #8
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d03a      	beq.n	8003c9c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	699b      	ldr	r3, [r3, #24]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d019      	beq.n	8003c62 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c2e:	4b17      	ldr	r3, [pc, #92]	; (8003c8c <HAL_RCC_OscConfig+0x274>)
 8003c30:	2201      	movs	r2, #1
 8003c32:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c34:	f7fe f82a 	bl	8001c8c <HAL_GetTick>
 8003c38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c3a:	e008      	b.n	8003c4e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c3c:	f7fe f826 	bl	8001c8c <HAL_GetTick>
 8003c40:	4602      	mov	r2, r0
 8003c42:	693b      	ldr	r3, [r7, #16]
 8003c44:	1ad3      	subs	r3, r2, r3
 8003c46:	2b02      	cmp	r3, #2
 8003c48:	d901      	bls.n	8003c4e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003c4a:	2303      	movs	r3, #3
 8003c4c:	e160      	b.n	8003f10 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c4e:	4b0d      	ldr	r3, [pc, #52]	; (8003c84 <HAL_RCC_OscConfig+0x26c>)
 8003c50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c52:	f003 0302 	and.w	r3, r3, #2
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d0f0      	beq.n	8003c3c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003c5a:	2001      	movs	r0, #1
 8003c5c:	f000 faba 	bl	80041d4 <RCC_Delay>
 8003c60:	e01c      	b.n	8003c9c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c62:	4b0a      	ldr	r3, [pc, #40]	; (8003c8c <HAL_RCC_OscConfig+0x274>)
 8003c64:	2200      	movs	r2, #0
 8003c66:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c68:	f7fe f810 	bl	8001c8c <HAL_GetTick>
 8003c6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c6e:	e00f      	b.n	8003c90 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c70:	f7fe f80c 	bl	8001c8c <HAL_GetTick>
 8003c74:	4602      	mov	r2, r0
 8003c76:	693b      	ldr	r3, [r7, #16]
 8003c78:	1ad3      	subs	r3, r2, r3
 8003c7a:	2b02      	cmp	r3, #2
 8003c7c:	d908      	bls.n	8003c90 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003c7e:	2303      	movs	r3, #3
 8003c80:	e146      	b.n	8003f10 <HAL_RCC_OscConfig+0x4f8>
 8003c82:	bf00      	nop
 8003c84:	40021000 	.word	0x40021000
 8003c88:	42420000 	.word	0x42420000
 8003c8c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c90:	4b92      	ldr	r3, [pc, #584]	; (8003edc <HAL_RCC_OscConfig+0x4c4>)
 8003c92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c94:	f003 0302 	and.w	r3, r3, #2
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d1e9      	bne.n	8003c70 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f003 0304 	and.w	r3, r3, #4
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	f000 80a6 	beq.w	8003df6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003caa:	2300      	movs	r3, #0
 8003cac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003cae:	4b8b      	ldr	r3, [pc, #556]	; (8003edc <HAL_RCC_OscConfig+0x4c4>)
 8003cb0:	69db      	ldr	r3, [r3, #28]
 8003cb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d10d      	bne.n	8003cd6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003cba:	4b88      	ldr	r3, [pc, #544]	; (8003edc <HAL_RCC_OscConfig+0x4c4>)
 8003cbc:	69db      	ldr	r3, [r3, #28]
 8003cbe:	4a87      	ldr	r2, [pc, #540]	; (8003edc <HAL_RCC_OscConfig+0x4c4>)
 8003cc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003cc4:	61d3      	str	r3, [r2, #28]
 8003cc6:	4b85      	ldr	r3, [pc, #532]	; (8003edc <HAL_RCC_OscConfig+0x4c4>)
 8003cc8:	69db      	ldr	r3, [r3, #28]
 8003cca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cce:	60bb      	str	r3, [r7, #8]
 8003cd0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cd6:	4b82      	ldr	r3, [pc, #520]	; (8003ee0 <HAL_RCC_OscConfig+0x4c8>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d118      	bne.n	8003d14 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ce2:	4b7f      	ldr	r3, [pc, #508]	; (8003ee0 <HAL_RCC_OscConfig+0x4c8>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	4a7e      	ldr	r2, [pc, #504]	; (8003ee0 <HAL_RCC_OscConfig+0x4c8>)
 8003ce8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003cec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cee:	f7fd ffcd 	bl	8001c8c <HAL_GetTick>
 8003cf2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cf4:	e008      	b.n	8003d08 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cf6:	f7fd ffc9 	bl	8001c8c <HAL_GetTick>
 8003cfa:	4602      	mov	r2, r0
 8003cfc:	693b      	ldr	r3, [r7, #16]
 8003cfe:	1ad3      	subs	r3, r2, r3
 8003d00:	2b64      	cmp	r3, #100	; 0x64
 8003d02:	d901      	bls.n	8003d08 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003d04:	2303      	movs	r3, #3
 8003d06:	e103      	b.n	8003f10 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d08:	4b75      	ldr	r3, [pc, #468]	; (8003ee0 <HAL_RCC_OscConfig+0x4c8>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d0f0      	beq.n	8003cf6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	68db      	ldr	r3, [r3, #12]
 8003d18:	2b01      	cmp	r3, #1
 8003d1a:	d106      	bne.n	8003d2a <HAL_RCC_OscConfig+0x312>
 8003d1c:	4b6f      	ldr	r3, [pc, #444]	; (8003edc <HAL_RCC_OscConfig+0x4c4>)
 8003d1e:	6a1b      	ldr	r3, [r3, #32]
 8003d20:	4a6e      	ldr	r2, [pc, #440]	; (8003edc <HAL_RCC_OscConfig+0x4c4>)
 8003d22:	f043 0301 	orr.w	r3, r3, #1
 8003d26:	6213      	str	r3, [r2, #32]
 8003d28:	e02d      	b.n	8003d86 <HAL_RCC_OscConfig+0x36e>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	68db      	ldr	r3, [r3, #12]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d10c      	bne.n	8003d4c <HAL_RCC_OscConfig+0x334>
 8003d32:	4b6a      	ldr	r3, [pc, #424]	; (8003edc <HAL_RCC_OscConfig+0x4c4>)
 8003d34:	6a1b      	ldr	r3, [r3, #32]
 8003d36:	4a69      	ldr	r2, [pc, #420]	; (8003edc <HAL_RCC_OscConfig+0x4c4>)
 8003d38:	f023 0301 	bic.w	r3, r3, #1
 8003d3c:	6213      	str	r3, [r2, #32]
 8003d3e:	4b67      	ldr	r3, [pc, #412]	; (8003edc <HAL_RCC_OscConfig+0x4c4>)
 8003d40:	6a1b      	ldr	r3, [r3, #32]
 8003d42:	4a66      	ldr	r2, [pc, #408]	; (8003edc <HAL_RCC_OscConfig+0x4c4>)
 8003d44:	f023 0304 	bic.w	r3, r3, #4
 8003d48:	6213      	str	r3, [r2, #32]
 8003d4a:	e01c      	b.n	8003d86 <HAL_RCC_OscConfig+0x36e>
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	68db      	ldr	r3, [r3, #12]
 8003d50:	2b05      	cmp	r3, #5
 8003d52:	d10c      	bne.n	8003d6e <HAL_RCC_OscConfig+0x356>
 8003d54:	4b61      	ldr	r3, [pc, #388]	; (8003edc <HAL_RCC_OscConfig+0x4c4>)
 8003d56:	6a1b      	ldr	r3, [r3, #32]
 8003d58:	4a60      	ldr	r2, [pc, #384]	; (8003edc <HAL_RCC_OscConfig+0x4c4>)
 8003d5a:	f043 0304 	orr.w	r3, r3, #4
 8003d5e:	6213      	str	r3, [r2, #32]
 8003d60:	4b5e      	ldr	r3, [pc, #376]	; (8003edc <HAL_RCC_OscConfig+0x4c4>)
 8003d62:	6a1b      	ldr	r3, [r3, #32]
 8003d64:	4a5d      	ldr	r2, [pc, #372]	; (8003edc <HAL_RCC_OscConfig+0x4c4>)
 8003d66:	f043 0301 	orr.w	r3, r3, #1
 8003d6a:	6213      	str	r3, [r2, #32]
 8003d6c:	e00b      	b.n	8003d86 <HAL_RCC_OscConfig+0x36e>
 8003d6e:	4b5b      	ldr	r3, [pc, #364]	; (8003edc <HAL_RCC_OscConfig+0x4c4>)
 8003d70:	6a1b      	ldr	r3, [r3, #32]
 8003d72:	4a5a      	ldr	r2, [pc, #360]	; (8003edc <HAL_RCC_OscConfig+0x4c4>)
 8003d74:	f023 0301 	bic.w	r3, r3, #1
 8003d78:	6213      	str	r3, [r2, #32]
 8003d7a:	4b58      	ldr	r3, [pc, #352]	; (8003edc <HAL_RCC_OscConfig+0x4c4>)
 8003d7c:	6a1b      	ldr	r3, [r3, #32]
 8003d7e:	4a57      	ldr	r2, [pc, #348]	; (8003edc <HAL_RCC_OscConfig+0x4c4>)
 8003d80:	f023 0304 	bic.w	r3, r3, #4
 8003d84:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	68db      	ldr	r3, [r3, #12]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d015      	beq.n	8003dba <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d8e:	f7fd ff7d 	bl	8001c8c <HAL_GetTick>
 8003d92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d94:	e00a      	b.n	8003dac <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d96:	f7fd ff79 	bl	8001c8c <HAL_GetTick>
 8003d9a:	4602      	mov	r2, r0
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	1ad3      	subs	r3, r2, r3
 8003da0:	f241 3288 	movw	r2, #5000	; 0x1388
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d901      	bls.n	8003dac <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003da8:	2303      	movs	r3, #3
 8003daa:	e0b1      	b.n	8003f10 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003dac:	4b4b      	ldr	r3, [pc, #300]	; (8003edc <HAL_RCC_OscConfig+0x4c4>)
 8003dae:	6a1b      	ldr	r3, [r3, #32]
 8003db0:	f003 0302 	and.w	r3, r3, #2
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d0ee      	beq.n	8003d96 <HAL_RCC_OscConfig+0x37e>
 8003db8:	e014      	b.n	8003de4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003dba:	f7fd ff67 	bl	8001c8c <HAL_GetTick>
 8003dbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003dc0:	e00a      	b.n	8003dd8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dc2:	f7fd ff63 	bl	8001c8c <HAL_GetTick>
 8003dc6:	4602      	mov	r2, r0
 8003dc8:	693b      	ldr	r3, [r7, #16]
 8003dca:	1ad3      	subs	r3, r2, r3
 8003dcc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003dd0:	4293      	cmp	r3, r2
 8003dd2:	d901      	bls.n	8003dd8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003dd4:	2303      	movs	r3, #3
 8003dd6:	e09b      	b.n	8003f10 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003dd8:	4b40      	ldr	r3, [pc, #256]	; (8003edc <HAL_RCC_OscConfig+0x4c4>)
 8003dda:	6a1b      	ldr	r3, [r3, #32]
 8003ddc:	f003 0302 	and.w	r3, r3, #2
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d1ee      	bne.n	8003dc2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003de4:	7dfb      	ldrb	r3, [r7, #23]
 8003de6:	2b01      	cmp	r3, #1
 8003de8:	d105      	bne.n	8003df6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003dea:	4b3c      	ldr	r3, [pc, #240]	; (8003edc <HAL_RCC_OscConfig+0x4c4>)
 8003dec:	69db      	ldr	r3, [r3, #28]
 8003dee:	4a3b      	ldr	r2, [pc, #236]	; (8003edc <HAL_RCC_OscConfig+0x4c4>)
 8003df0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003df4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	69db      	ldr	r3, [r3, #28]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	f000 8087 	beq.w	8003f0e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003e00:	4b36      	ldr	r3, [pc, #216]	; (8003edc <HAL_RCC_OscConfig+0x4c4>)
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	f003 030c 	and.w	r3, r3, #12
 8003e08:	2b08      	cmp	r3, #8
 8003e0a:	d061      	beq.n	8003ed0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	69db      	ldr	r3, [r3, #28]
 8003e10:	2b02      	cmp	r3, #2
 8003e12:	d146      	bne.n	8003ea2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e14:	4b33      	ldr	r3, [pc, #204]	; (8003ee4 <HAL_RCC_OscConfig+0x4cc>)
 8003e16:	2200      	movs	r2, #0
 8003e18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e1a:	f7fd ff37 	bl	8001c8c <HAL_GetTick>
 8003e1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e20:	e008      	b.n	8003e34 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e22:	f7fd ff33 	bl	8001c8c <HAL_GetTick>
 8003e26:	4602      	mov	r2, r0
 8003e28:	693b      	ldr	r3, [r7, #16]
 8003e2a:	1ad3      	subs	r3, r2, r3
 8003e2c:	2b02      	cmp	r3, #2
 8003e2e:	d901      	bls.n	8003e34 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003e30:	2303      	movs	r3, #3
 8003e32:	e06d      	b.n	8003f10 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e34:	4b29      	ldr	r3, [pc, #164]	; (8003edc <HAL_RCC_OscConfig+0x4c4>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d1f0      	bne.n	8003e22 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6a1b      	ldr	r3, [r3, #32]
 8003e44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e48:	d108      	bne.n	8003e5c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003e4a:	4b24      	ldr	r3, [pc, #144]	; (8003edc <HAL_RCC_OscConfig+0x4c4>)
 8003e4c:	685b      	ldr	r3, [r3, #4]
 8003e4e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	689b      	ldr	r3, [r3, #8]
 8003e56:	4921      	ldr	r1, [pc, #132]	; (8003edc <HAL_RCC_OscConfig+0x4c4>)
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003e5c:	4b1f      	ldr	r3, [pc, #124]	; (8003edc <HAL_RCC_OscConfig+0x4c4>)
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6a19      	ldr	r1, [r3, #32]
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e6c:	430b      	orrs	r3, r1
 8003e6e:	491b      	ldr	r1, [pc, #108]	; (8003edc <HAL_RCC_OscConfig+0x4c4>)
 8003e70:	4313      	orrs	r3, r2
 8003e72:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e74:	4b1b      	ldr	r3, [pc, #108]	; (8003ee4 <HAL_RCC_OscConfig+0x4cc>)
 8003e76:	2201      	movs	r2, #1
 8003e78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e7a:	f7fd ff07 	bl	8001c8c <HAL_GetTick>
 8003e7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003e80:	e008      	b.n	8003e94 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e82:	f7fd ff03 	bl	8001c8c <HAL_GetTick>
 8003e86:	4602      	mov	r2, r0
 8003e88:	693b      	ldr	r3, [r7, #16]
 8003e8a:	1ad3      	subs	r3, r2, r3
 8003e8c:	2b02      	cmp	r3, #2
 8003e8e:	d901      	bls.n	8003e94 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003e90:	2303      	movs	r3, #3
 8003e92:	e03d      	b.n	8003f10 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003e94:	4b11      	ldr	r3, [pc, #68]	; (8003edc <HAL_RCC_OscConfig+0x4c4>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d0f0      	beq.n	8003e82 <HAL_RCC_OscConfig+0x46a>
 8003ea0:	e035      	b.n	8003f0e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ea2:	4b10      	ldr	r3, [pc, #64]	; (8003ee4 <HAL_RCC_OscConfig+0x4cc>)
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ea8:	f7fd fef0 	bl	8001c8c <HAL_GetTick>
 8003eac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003eae:	e008      	b.n	8003ec2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003eb0:	f7fd feec 	bl	8001c8c <HAL_GetTick>
 8003eb4:	4602      	mov	r2, r0
 8003eb6:	693b      	ldr	r3, [r7, #16]
 8003eb8:	1ad3      	subs	r3, r2, r3
 8003eba:	2b02      	cmp	r3, #2
 8003ebc:	d901      	bls.n	8003ec2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003ebe:	2303      	movs	r3, #3
 8003ec0:	e026      	b.n	8003f10 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ec2:	4b06      	ldr	r3, [pc, #24]	; (8003edc <HAL_RCC_OscConfig+0x4c4>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d1f0      	bne.n	8003eb0 <HAL_RCC_OscConfig+0x498>
 8003ece:	e01e      	b.n	8003f0e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	69db      	ldr	r3, [r3, #28]
 8003ed4:	2b01      	cmp	r3, #1
 8003ed6:	d107      	bne.n	8003ee8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003ed8:	2301      	movs	r3, #1
 8003eda:	e019      	b.n	8003f10 <HAL_RCC_OscConfig+0x4f8>
 8003edc:	40021000 	.word	0x40021000
 8003ee0:	40007000 	.word	0x40007000
 8003ee4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003ee8:	4b0b      	ldr	r3, [pc, #44]	; (8003f18 <HAL_RCC_OscConfig+0x500>)
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6a1b      	ldr	r3, [r3, #32]
 8003ef8:	429a      	cmp	r2, r3
 8003efa:	d106      	bne.n	8003f0a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f06:	429a      	cmp	r2, r3
 8003f08:	d001      	beq.n	8003f0e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	e000      	b.n	8003f10 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003f0e:	2300      	movs	r3, #0
}
 8003f10:	4618      	mov	r0, r3
 8003f12:	3718      	adds	r7, #24
 8003f14:	46bd      	mov	sp, r7
 8003f16:	bd80      	pop	{r7, pc}
 8003f18:	40021000 	.word	0x40021000

08003f1c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b084      	sub	sp, #16
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
 8003f24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d101      	bne.n	8003f30 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	e0d0      	b.n	80040d2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003f30:	4b6a      	ldr	r3, [pc, #424]	; (80040dc <HAL_RCC_ClockConfig+0x1c0>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f003 0307 	and.w	r3, r3, #7
 8003f38:	683a      	ldr	r2, [r7, #0]
 8003f3a:	429a      	cmp	r2, r3
 8003f3c:	d910      	bls.n	8003f60 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f3e:	4b67      	ldr	r3, [pc, #412]	; (80040dc <HAL_RCC_ClockConfig+0x1c0>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f023 0207 	bic.w	r2, r3, #7
 8003f46:	4965      	ldr	r1, [pc, #404]	; (80040dc <HAL_RCC_ClockConfig+0x1c0>)
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	4313      	orrs	r3, r2
 8003f4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f4e:	4b63      	ldr	r3, [pc, #396]	; (80040dc <HAL_RCC_ClockConfig+0x1c0>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f003 0307 	and.w	r3, r3, #7
 8003f56:	683a      	ldr	r2, [r7, #0]
 8003f58:	429a      	cmp	r2, r3
 8003f5a:	d001      	beq.n	8003f60 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	e0b8      	b.n	80040d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f003 0302 	and.w	r3, r3, #2
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d020      	beq.n	8003fae <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f003 0304 	and.w	r3, r3, #4
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d005      	beq.n	8003f84 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f78:	4b59      	ldr	r3, [pc, #356]	; (80040e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	4a58      	ldr	r2, [pc, #352]	; (80040e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003f7e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003f82:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f003 0308 	and.w	r3, r3, #8
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d005      	beq.n	8003f9c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f90:	4b53      	ldr	r3, [pc, #332]	; (80040e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	4a52      	ldr	r2, [pc, #328]	; (80040e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003f96:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003f9a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f9c:	4b50      	ldr	r3, [pc, #320]	; (80040e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003f9e:	685b      	ldr	r3, [r3, #4]
 8003fa0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	689b      	ldr	r3, [r3, #8]
 8003fa8:	494d      	ldr	r1, [pc, #308]	; (80040e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003faa:	4313      	orrs	r3, r2
 8003fac:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f003 0301 	and.w	r3, r3, #1
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d040      	beq.n	800403c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	685b      	ldr	r3, [r3, #4]
 8003fbe:	2b01      	cmp	r3, #1
 8003fc0:	d107      	bne.n	8003fd2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fc2:	4b47      	ldr	r3, [pc, #284]	; (80040e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d115      	bne.n	8003ffa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	e07f      	b.n	80040d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	2b02      	cmp	r3, #2
 8003fd8:	d107      	bne.n	8003fea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fda:	4b41      	ldr	r3, [pc, #260]	; (80040e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d109      	bne.n	8003ffa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	e073      	b.n	80040d2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fea:	4b3d      	ldr	r3, [pc, #244]	; (80040e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f003 0302 	and.w	r3, r3, #2
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d101      	bne.n	8003ffa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	e06b      	b.n	80040d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ffa:	4b39      	ldr	r3, [pc, #228]	; (80040e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	f023 0203 	bic.w	r2, r3, #3
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	4936      	ldr	r1, [pc, #216]	; (80040e0 <HAL_RCC_ClockConfig+0x1c4>)
 8004008:	4313      	orrs	r3, r2
 800400a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800400c:	f7fd fe3e 	bl	8001c8c <HAL_GetTick>
 8004010:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004012:	e00a      	b.n	800402a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004014:	f7fd fe3a 	bl	8001c8c <HAL_GetTick>
 8004018:	4602      	mov	r2, r0
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	1ad3      	subs	r3, r2, r3
 800401e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004022:	4293      	cmp	r3, r2
 8004024:	d901      	bls.n	800402a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004026:	2303      	movs	r3, #3
 8004028:	e053      	b.n	80040d2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800402a:	4b2d      	ldr	r3, [pc, #180]	; (80040e0 <HAL_RCC_ClockConfig+0x1c4>)
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	f003 020c 	and.w	r2, r3, #12
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	009b      	lsls	r3, r3, #2
 8004038:	429a      	cmp	r2, r3
 800403a:	d1eb      	bne.n	8004014 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800403c:	4b27      	ldr	r3, [pc, #156]	; (80040dc <HAL_RCC_ClockConfig+0x1c0>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f003 0307 	and.w	r3, r3, #7
 8004044:	683a      	ldr	r2, [r7, #0]
 8004046:	429a      	cmp	r2, r3
 8004048:	d210      	bcs.n	800406c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800404a:	4b24      	ldr	r3, [pc, #144]	; (80040dc <HAL_RCC_ClockConfig+0x1c0>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f023 0207 	bic.w	r2, r3, #7
 8004052:	4922      	ldr	r1, [pc, #136]	; (80040dc <HAL_RCC_ClockConfig+0x1c0>)
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	4313      	orrs	r3, r2
 8004058:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800405a:	4b20      	ldr	r3, [pc, #128]	; (80040dc <HAL_RCC_ClockConfig+0x1c0>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f003 0307 	and.w	r3, r3, #7
 8004062:	683a      	ldr	r2, [r7, #0]
 8004064:	429a      	cmp	r2, r3
 8004066:	d001      	beq.n	800406c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004068:	2301      	movs	r3, #1
 800406a:	e032      	b.n	80040d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f003 0304 	and.w	r3, r3, #4
 8004074:	2b00      	cmp	r3, #0
 8004076:	d008      	beq.n	800408a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004078:	4b19      	ldr	r3, [pc, #100]	; (80040e0 <HAL_RCC_ClockConfig+0x1c4>)
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	68db      	ldr	r3, [r3, #12]
 8004084:	4916      	ldr	r1, [pc, #88]	; (80040e0 <HAL_RCC_ClockConfig+0x1c4>)
 8004086:	4313      	orrs	r3, r2
 8004088:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f003 0308 	and.w	r3, r3, #8
 8004092:	2b00      	cmp	r3, #0
 8004094:	d009      	beq.n	80040aa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004096:	4b12      	ldr	r3, [pc, #72]	; (80040e0 <HAL_RCC_ClockConfig+0x1c4>)
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	691b      	ldr	r3, [r3, #16]
 80040a2:	00db      	lsls	r3, r3, #3
 80040a4:	490e      	ldr	r1, [pc, #56]	; (80040e0 <HAL_RCC_ClockConfig+0x1c4>)
 80040a6:	4313      	orrs	r3, r2
 80040a8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80040aa:	f000 f821 	bl	80040f0 <HAL_RCC_GetSysClockFreq>
 80040ae:	4602      	mov	r2, r0
 80040b0:	4b0b      	ldr	r3, [pc, #44]	; (80040e0 <HAL_RCC_ClockConfig+0x1c4>)
 80040b2:	685b      	ldr	r3, [r3, #4]
 80040b4:	091b      	lsrs	r3, r3, #4
 80040b6:	f003 030f 	and.w	r3, r3, #15
 80040ba:	490a      	ldr	r1, [pc, #40]	; (80040e4 <HAL_RCC_ClockConfig+0x1c8>)
 80040bc:	5ccb      	ldrb	r3, [r1, r3]
 80040be:	fa22 f303 	lsr.w	r3, r2, r3
 80040c2:	4a09      	ldr	r2, [pc, #36]	; (80040e8 <HAL_RCC_ClockConfig+0x1cc>)
 80040c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80040c6:	4b09      	ldr	r3, [pc, #36]	; (80040ec <HAL_RCC_ClockConfig+0x1d0>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4618      	mov	r0, r3
 80040cc:	f7fd fd9c 	bl	8001c08 <HAL_InitTick>

  return HAL_OK;
 80040d0:	2300      	movs	r3, #0
}
 80040d2:	4618      	mov	r0, r3
 80040d4:	3710      	adds	r7, #16
 80040d6:	46bd      	mov	sp, r7
 80040d8:	bd80      	pop	{r7, pc}
 80040da:	bf00      	nop
 80040dc:	40022000 	.word	0x40022000
 80040e0:	40021000 	.word	0x40021000
 80040e4:	08006150 	.word	0x08006150
 80040e8:	20000018 	.word	0x20000018
 80040ec:	2000001c 	.word	0x2000001c

080040f0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040f0:	b480      	push	{r7}
 80040f2:	b087      	sub	sp, #28
 80040f4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80040f6:	2300      	movs	r3, #0
 80040f8:	60fb      	str	r3, [r7, #12]
 80040fa:	2300      	movs	r3, #0
 80040fc:	60bb      	str	r3, [r7, #8]
 80040fe:	2300      	movs	r3, #0
 8004100:	617b      	str	r3, [r7, #20]
 8004102:	2300      	movs	r3, #0
 8004104:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004106:	2300      	movs	r3, #0
 8004108:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800410a:	4b1e      	ldr	r3, [pc, #120]	; (8004184 <HAL_RCC_GetSysClockFreq+0x94>)
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	f003 030c 	and.w	r3, r3, #12
 8004116:	2b04      	cmp	r3, #4
 8004118:	d002      	beq.n	8004120 <HAL_RCC_GetSysClockFreq+0x30>
 800411a:	2b08      	cmp	r3, #8
 800411c:	d003      	beq.n	8004126 <HAL_RCC_GetSysClockFreq+0x36>
 800411e:	e027      	b.n	8004170 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004120:	4b19      	ldr	r3, [pc, #100]	; (8004188 <HAL_RCC_GetSysClockFreq+0x98>)
 8004122:	613b      	str	r3, [r7, #16]
      break;
 8004124:	e027      	b.n	8004176 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	0c9b      	lsrs	r3, r3, #18
 800412a:	f003 030f 	and.w	r3, r3, #15
 800412e:	4a17      	ldr	r2, [pc, #92]	; (800418c <HAL_RCC_GetSysClockFreq+0x9c>)
 8004130:	5cd3      	ldrb	r3, [r2, r3]
 8004132:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800413a:	2b00      	cmp	r3, #0
 800413c:	d010      	beq.n	8004160 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800413e:	4b11      	ldr	r3, [pc, #68]	; (8004184 <HAL_RCC_GetSysClockFreq+0x94>)
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	0c5b      	lsrs	r3, r3, #17
 8004144:	f003 0301 	and.w	r3, r3, #1
 8004148:	4a11      	ldr	r2, [pc, #68]	; (8004190 <HAL_RCC_GetSysClockFreq+0xa0>)
 800414a:	5cd3      	ldrb	r3, [r2, r3]
 800414c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	4a0d      	ldr	r2, [pc, #52]	; (8004188 <HAL_RCC_GetSysClockFreq+0x98>)
 8004152:	fb03 f202 	mul.w	r2, r3, r2
 8004156:	68bb      	ldr	r3, [r7, #8]
 8004158:	fbb2 f3f3 	udiv	r3, r2, r3
 800415c:	617b      	str	r3, [r7, #20]
 800415e:	e004      	b.n	800416a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	4a0c      	ldr	r2, [pc, #48]	; (8004194 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004164:	fb02 f303 	mul.w	r3, r2, r3
 8004168:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800416a:	697b      	ldr	r3, [r7, #20]
 800416c:	613b      	str	r3, [r7, #16]
      break;
 800416e:	e002      	b.n	8004176 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004170:	4b05      	ldr	r3, [pc, #20]	; (8004188 <HAL_RCC_GetSysClockFreq+0x98>)
 8004172:	613b      	str	r3, [r7, #16]
      break;
 8004174:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004176:	693b      	ldr	r3, [r7, #16]
}
 8004178:	4618      	mov	r0, r3
 800417a:	371c      	adds	r7, #28
 800417c:	46bd      	mov	sp, r7
 800417e:	bc80      	pop	{r7}
 8004180:	4770      	bx	lr
 8004182:	bf00      	nop
 8004184:	40021000 	.word	0x40021000
 8004188:	007a1200 	.word	0x007a1200
 800418c:	08006168 	.word	0x08006168
 8004190:	08006178 	.word	0x08006178
 8004194:	003d0900 	.word	0x003d0900

08004198 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004198:	b480      	push	{r7}
 800419a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800419c:	4b02      	ldr	r3, [pc, #8]	; (80041a8 <HAL_RCC_GetHCLKFreq+0x10>)
 800419e:	681b      	ldr	r3, [r3, #0]
}
 80041a0:	4618      	mov	r0, r3
 80041a2:	46bd      	mov	sp, r7
 80041a4:	bc80      	pop	{r7}
 80041a6:	4770      	bx	lr
 80041a8:	20000018 	.word	0x20000018

080041ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80041b0:	f7ff fff2 	bl	8004198 <HAL_RCC_GetHCLKFreq>
 80041b4:	4602      	mov	r2, r0
 80041b6:	4b05      	ldr	r3, [pc, #20]	; (80041cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80041b8:	685b      	ldr	r3, [r3, #4]
 80041ba:	0a1b      	lsrs	r3, r3, #8
 80041bc:	f003 0307 	and.w	r3, r3, #7
 80041c0:	4903      	ldr	r1, [pc, #12]	; (80041d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80041c2:	5ccb      	ldrb	r3, [r1, r3]
 80041c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041c8:	4618      	mov	r0, r3
 80041ca:	bd80      	pop	{r7, pc}
 80041cc:	40021000 	.word	0x40021000
 80041d0:	08006160 	.word	0x08006160

080041d4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80041d4:	b480      	push	{r7}
 80041d6:	b085      	sub	sp, #20
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80041dc:	4b0a      	ldr	r3, [pc, #40]	; (8004208 <RCC_Delay+0x34>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4a0a      	ldr	r2, [pc, #40]	; (800420c <RCC_Delay+0x38>)
 80041e2:	fba2 2303 	umull	r2, r3, r2, r3
 80041e6:	0a5b      	lsrs	r3, r3, #9
 80041e8:	687a      	ldr	r2, [r7, #4]
 80041ea:	fb02 f303 	mul.w	r3, r2, r3
 80041ee:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80041f0:	bf00      	nop
  }
  while (Delay --);
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	1e5a      	subs	r2, r3, #1
 80041f6:	60fa      	str	r2, [r7, #12]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d1f9      	bne.n	80041f0 <RCC_Delay+0x1c>
}
 80041fc:	bf00      	nop
 80041fe:	bf00      	nop
 8004200:	3714      	adds	r7, #20
 8004202:	46bd      	mov	sp, r7
 8004204:	bc80      	pop	{r7}
 8004206:	4770      	bx	lr
 8004208:	20000018 	.word	0x20000018
 800420c:	10624dd3 	.word	0x10624dd3

08004210 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	b082      	sub	sp, #8
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d101      	bne.n	8004222 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800421e:	2301      	movs	r3, #1
 8004220:	e041      	b.n	80042a6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004228:	b2db      	uxtb	r3, r3
 800422a:	2b00      	cmp	r3, #0
 800422c:	d106      	bne.n	800423c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2200      	movs	r2, #0
 8004232:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004236:	6878      	ldr	r0, [r7, #4]
 8004238:	f7fd fbe0 	bl	80019fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2202      	movs	r2, #2
 8004240:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681a      	ldr	r2, [r3, #0]
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	3304      	adds	r3, #4
 800424c:	4619      	mov	r1, r3
 800424e:	4610      	mov	r0, r2
 8004250:	f000 fd5a 	bl	8004d08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2201      	movs	r2, #1
 8004258:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2201      	movs	r2, #1
 8004260:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2201      	movs	r2, #1
 8004268:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2201      	movs	r2, #1
 8004270:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2201      	movs	r2, #1
 8004278:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2201      	movs	r2, #1
 8004280:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2201      	movs	r2, #1
 8004288:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2201      	movs	r2, #1
 8004290:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2201      	movs	r2, #1
 8004298:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2201      	movs	r2, #1
 80042a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80042a4:	2300      	movs	r3, #0
}
 80042a6:	4618      	mov	r0, r3
 80042a8:	3708      	adds	r7, #8
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bd80      	pop	{r7, pc}

080042ae <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80042ae:	b580      	push	{r7, lr}
 80042b0:	b082      	sub	sp, #8
 80042b2:	af00      	add	r7, sp, #0
 80042b4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d101      	bne.n	80042c0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80042bc:	2301      	movs	r3, #1
 80042be:	e041      	b.n	8004344 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042c6:	b2db      	uxtb	r3, r3
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d106      	bne.n	80042da <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2200      	movs	r2, #0
 80042d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80042d4:	6878      	ldr	r0, [r7, #4]
 80042d6:	f000 f839 	bl	800434c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2202      	movs	r2, #2
 80042de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681a      	ldr	r2, [r3, #0]
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	3304      	adds	r3, #4
 80042ea:	4619      	mov	r1, r3
 80042ec:	4610      	mov	r0, r2
 80042ee:	f000 fd0b 	bl	8004d08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2201      	movs	r2, #1
 80042f6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2201      	movs	r2, #1
 80042fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2201      	movs	r2, #1
 8004306:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2201      	movs	r2, #1
 800430e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	2201      	movs	r2, #1
 8004316:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2201      	movs	r2, #1
 800431e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2201      	movs	r2, #1
 8004326:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2201      	movs	r2, #1
 800432e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2201      	movs	r2, #1
 8004336:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	2201      	movs	r2, #1
 800433e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004342:	2300      	movs	r3, #0
}
 8004344:	4618      	mov	r0, r3
 8004346:	3708      	adds	r7, #8
 8004348:	46bd      	mov	sp, r7
 800434a:	bd80      	pop	{r7, pc}

0800434c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800434c:	b480      	push	{r7}
 800434e:	b083      	sub	sp, #12
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004354:	bf00      	nop
 8004356:	370c      	adds	r7, #12
 8004358:	46bd      	mov	sp, r7
 800435a:	bc80      	pop	{r7}
 800435c:	4770      	bx	lr
	...

08004360 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b086      	sub	sp, #24
 8004364:	af00      	add	r7, sp, #0
 8004366:	60f8      	str	r0, [r7, #12]
 8004368:	60b9      	str	r1, [r7, #8]
 800436a:	607a      	str	r2, [r7, #4]
 800436c:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800436e:	2300      	movs	r3, #0
 8004370:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8004372:	68bb      	ldr	r3, [r7, #8]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d109      	bne.n	800438c <HAL_TIM_PWM_Start_DMA+0x2c>
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800437e:	b2db      	uxtb	r3, r3
 8004380:	2b02      	cmp	r3, #2
 8004382:	bf0c      	ite	eq
 8004384:	2301      	moveq	r3, #1
 8004386:	2300      	movne	r3, #0
 8004388:	b2db      	uxtb	r3, r3
 800438a:	e022      	b.n	80043d2 <HAL_TIM_PWM_Start_DMA+0x72>
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	2b04      	cmp	r3, #4
 8004390:	d109      	bne.n	80043a6 <HAL_TIM_PWM_Start_DMA+0x46>
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004398:	b2db      	uxtb	r3, r3
 800439a:	2b02      	cmp	r3, #2
 800439c:	bf0c      	ite	eq
 800439e:	2301      	moveq	r3, #1
 80043a0:	2300      	movne	r3, #0
 80043a2:	b2db      	uxtb	r3, r3
 80043a4:	e015      	b.n	80043d2 <HAL_TIM_PWM_Start_DMA+0x72>
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	2b08      	cmp	r3, #8
 80043aa:	d109      	bne.n	80043c0 <HAL_TIM_PWM_Start_DMA+0x60>
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80043b2:	b2db      	uxtb	r3, r3
 80043b4:	2b02      	cmp	r3, #2
 80043b6:	bf0c      	ite	eq
 80043b8:	2301      	moveq	r3, #1
 80043ba:	2300      	movne	r3, #0
 80043bc:	b2db      	uxtb	r3, r3
 80043be:	e008      	b.n	80043d2 <HAL_TIM_PWM_Start_DMA+0x72>
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80043c6:	b2db      	uxtb	r3, r3
 80043c8:	2b02      	cmp	r3, #2
 80043ca:	bf0c      	ite	eq
 80043cc:	2301      	moveq	r3, #1
 80043ce:	2300      	movne	r3, #0
 80043d0:	b2db      	uxtb	r3, r3
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d001      	beq.n	80043da <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 80043d6:	2302      	movs	r3, #2
 80043d8:	e153      	b.n	8004682 <HAL_TIM_PWM_Start_DMA+0x322>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 80043da:	68bb      	ldr	r3, [r7, #8]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d109      	bne.n	80043f4 <HAL_TIM_PWM_Start_DMA+0x94>
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80043e6:	b2db      	uxtb	r3, r3
 80043e8:	2b01      	cmp	r3, #1
 80043ea:	bf0c      	ite	eq
 80043ec:	2301      	moveq	r3, #1
 80043ee:	2300      	movne	r3, #0
 80043f0:	b2db      	uxtb	r3, r3
 80043f2:	e022      	b.n	800443a <HAL_TIM_PWM_Start_DMA+0xda>
 80043f4:	68bb      	ldr	r3, [r7, #8]
 80043f6:	2b04      	cmp	r3, #4
 80043f8:	d109      	bne.n	800440e <HAL_TIM_PWM_Start_DMA+0xae>
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004400:	b2db      	uxtb	r3, r3
 8004402:	2b01      	cmp	r3, #1
 8004404:	bf0c      	ite	eq
 8004406:	2301      	moveq	r3, #1
 8004408:	2300      	movne	r3, #0
 800440a:	b2db      	uxtb	r3, r3
 800440c:	e015      	b.n	800443a <HAL_TIM_PWM_Start_DMA+0xda>
 800440e:	68bb      	ldr	r3, [r7, #8]
 8004410:	2b08      	cmp	r3, #8
 8004412:	d109      	bne.n	8004428 <HAL_TIM_PWM_Start_DMA+0xc8>
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800441a:	b2db      	uxtb	r3, r3
 800441c:	2b01      	cmp	r3, #1
 800441e:	bf0c      	ite	eq
 8004420:	2301      	moveq	r3, #1
 8004422:	2300      	movne	r3, #0
 8004424:	b2db      	uxtb	r3, r3
 8004426:	e008      	b.n	800443a <HAL_TIM_PWM_Start_DMA+0xda>
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800442e:	b2db      	uxtb	r3, r3
 8004430:	2b01      	cmp	r3, #1
 8004432:	bf0c      	ite	eq
 8004434:	2301      	moveq	r3, #1
 8004436:	2300      	movne	r3, #0
 8004438:	b2db      	uxtb	r3, r3
 800443a:	2b00      	cmp	r3, #0
 800443c:	d024      	beq.n	8004488 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d002      	beq.n	800444a <HAL_TIM_PWM_Start_DMA+0xea>
 8004444:	887b      	ldrh	r3, [r7, #2]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d101      	bne.n	800444e <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 800444a:	2301      	movs	r3, #1
 800444c:	e119      	b.n	8004682 <HAL_TIM_PWM_Start_DMA+0x322>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800444e:	68bb      	ldr	r3, [r7, #8]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d104      	bne.n	800445e <HAL_TIM_PWM_Start_DMA+0xfe>
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	2202      	movs	r2, #2
 8004458:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800445c:	e016      	b.n	800448c <HAL_TIM_PWM_Start_DMA+0x12c>
 800445e:	68bb      	ldr	r3, [r7, #8]
 8004460:	2b04      	cmp	r3, #4
 8004462:	d104      	bne.n	800446e <HAL_TIM_PWM_Start_DMA+0x10e>
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	2202      	movs	r2, #2
 8004468:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800446c:	e00e      	b.n	800448c <HAL_TIM_PWM_Start_DMA+0x12c>
 800446e:	68bb      	ldr	r3, [r7, #8]
 8004470:	2b08      	cmp	r3, #8
 8004472:	d104      	bne.n	800447e <HAL_TIM_PWM_Start_DMA+0x11e>
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	2202      	movs	r2, #2
 8004478:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800447c:	e006      	b.n	800448c <HAL_TIM_PWM_Start_DMA+0x12c>
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	2202      	movs	r2, #2
 8004482:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004486:	e001      	b.n	800448c <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 8004488:	2301      	movs	r3, #1
 800448a:	e0fa      	b.n	8004682 <HAL_TIM_PWM_Start_DMA+0x322>
  }

  switch (Channel)
 800448c:	68bb      	ldr	r3, [r7, #8]
 800448e:	2b0c      	cmp	r3, #12
 8004490:	f200 80ae 	bhi.w	80045f0 <HAL_TIM_PWM_Start_DMA+0x290>
 8004494:	a201      	add	r2, pc, #4	; (adr r2, 800449c <HAL_TIM_PWM_Start_DMA+0x13c>)
 8004496:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800449a:	bf00      	nop
 800449c:	080044d1 	.word	0x080044d1
 80044a0:	080045f1 	.word	0x080045f1
 80044a4:	080045f1 	.word	0x080045f1
 80044a8:	080045f1 	.word	0x080045f1
 80044ac:	08004519 	.word	0x08004519
 80044b0:	080045f1 	.word	0x080045f1
 80044b4:	080045f1 	.word	0x080045f1
 80044b8:	080045f1 	.word	0x080045f1
 80044bc:	08004561 	.word	0x08004561
 80044c0:	080045f1 	.word	0x080045f1
 80044c4:	080045f1 	.word	0x080045f1
 80044c8:	080045f1 	.word	0x080045f1
 80044cc:	080045a9 	.word	0x080045a9
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044d4:	4a6d      	ldr	r2, [pc, #436]	; (800468c <HAL_TIM_PWM_Start_DMA+0x32c>)
 80044d6:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044dc:	4a6c      	ldr	r2, [pc, #432]	; (8004690 <HAL_TIM_PWM_Start_DMA+0x330>)
 80044de:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044e4:	4a6b      	ldr	r2, [pc, #428]	; (8004694 <HAL_TIM_PWM_Start_DMA+0x334>)
 80044e6:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80044ec:	6879      	ldr	r1, [r7, #4]
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	3334      	adds	r3, #52	; 0x34
 80044f4:	461a      	mov	r2, r3
 80044f6:	887b      	ldrh	r3, [r7, #2]
 80044f8:	f7fd fd5e 	bl	8001fb8 <HAL_DMA_Start_IT>
 80044fc:	4603      	mov	r3, r0
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d001      	beq.n	8004506 <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004502:	2301      	movs	r3, #1
 8004504:	e0bd      	b.n	8004682 <HAL_TIM_PWM_Start_DMA+0x322>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	68da      	ldr	r2, [r3, #12]
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004514:	60da      	str	r2, [r3, #12]
      break;
 8004516:	e06e      	b.n	80045f6 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800451c:	4a5b      	ldr	r2, [pc, #364]	; (800468c <HAL_TIM_PWM_Start_DMA+0x32c>)
 800451e:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004524:	4a5a      	ldr	r2, [pc, #360]	; (8004690 <HAL_TIM_PWM_Start_DMA+0x330>)
 8004526:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800452c:	4a59      	ldr	r2, [pc, #356]	; (8004694 <HAL_TIM_PWM_Start_DMA+0x334>)
 800452e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8004534:	6879      	ldr	r1, [r7, #4]
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	3338      	adds	r3, #56	; 0x38
 800453c:	461a      	mov	r2, r3
 800453e:	887b      	ldrh	r3, [r7, #2]
 8004540:	f7fd fd3a 	bl	8001fb8 <HAL_DMA_Start_IT>
 8004544:	4603      	mov	r3, r0
 8004546:	2b00      	cmp	r3, #0
 8004548:	d001      	beq.n	800454e <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800454a:	2301      	movs	r3, #1
 800454c:	e099      	b.n	8004682 <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	68da      	ldr	r2, [r3, #12]
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800455c:	60da      	str	r2, [r3, #12]
      break;
 800455e:	e04a      	b.n	80045f6 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004564:	4a49      	ldr	r2, [pc, #292]	; (800468c <HAL_TIM_PWM_Start_DMA+0x32c>)
 8004566:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800456c:	4a48      	ldr	r2, [pc, #288]	; (8004690 <HAL_TIM_PWM_Start_DMA+0x330>)
 800456e:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004574:	4a47      	ldr	r2, [pc, #284]	; (8004694 <HAL_TIM_PWM_Start_DMA+0x334>)
 8004576:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800457c:	6879      	ldr	r1, [r7, #4]
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	333c      	adds	r3, #60	; 0x3c
 8004584:	461a      	mov	r2, r3
 8004586:	887b      	ldrh	r3, [r7, #2]
 8004588:	f7fd fd16 	bl	8001fb8 <HAL_DMA_Start_IT>
 800458c:	4603      	mov	r3, r0
 800458e:	2b00      	cmp	r3, #0
 8004590:	d001      	beq.n	8004596 <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004592:	2301      	movs	r3, #1
 8004594:	e075      	b.n	8004682 <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	68da      	ldr	r2, [r3, #12]
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80045a4:	60da      	str	r2, [r3, #12]
      break;
 80045a6:	e026      	b.n	80045f6 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045ac:	4a37      	ldr	r2, [pc, #220]	; (800468c <HAL_TIM_PWM_Start_DMA+0x32c>)
 80045ae:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045b4:	4a36      	ldr	r2, [pc, #216]	; (8004690 <HAL_TIM_PWM_Start_DMA+0x330>)
 80045b6:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045bc:	4a35      	ldr	r2, [pc, #212]	; (8004694 <HAL_TIM_PWM_Start_DMA+0x334>)
 80045be:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80045c4:	6879      	ldr	r1, [r7, #4]
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	3340      	adds	r3, #64	; 0x40
 80045cc:	461a      	mov	r2, r3
 80045ce:	887b      	ldrh	r3, [r7, #2]
 80045d0:	f7fd fcf2 	bl	8001fb8 <HAL_DMA_Start_IT>
 80045d4:	4603      	mov	r3, r0
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d001      	beq.n	80045de <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80045da:	2301      	movs	r3, #1
 80045dc:	e051      	b.n	8004682 <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	68da      	ldr	r2, [r3, #12]
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80045ec:	60da      	str	r2, [r3, #12]
      break;
 80045ee:	e002      	b.n	80045f6 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 80045f0:	2301      	movs	r3, #1
 80045f2:	75fb      	strb	r3, [r7, #23]
      break;
 80045f4:	bf00      	nop
  }

  if (status == HAL_OK)
 80045f6:	7dfb      	ldrb	r3, [r7, #23]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d141      	bne.n	8004680 <HAL_TIM_PWM_Start_DMA+0x320>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	2201      	movs	r2, #1
 8004602:	68b9      	ldr	r1, [r7, #8]
 8004604:	4618      	mov	r0, r3
 8004606:	f000 fdff 	bl	8005208 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4a22      	ldr	r2, [pc, #136]	; (8004698 <HAL_TIM_PWM_Start_DMA+0x338>)
 8004610:	4293      	cmp	r3, r2
 8004612:	d107      	bne.n	8004624 <HAL_TIM_PWM_Start_DMA+0x2c4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004622:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a1b      	ldr	r2, [pc, #108]	; (8004698 <HAL_TIM_PWM_Start_DMA+0x338>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d00e      	beq.n	800464c <HAL_TIM_PWM_Start_DMA+0x2ec>
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004636:	d009      	beq.n	800464c <HAL_TIM_PWM_Start_DMA+0x2ec>
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	4a17      	ldr	r2, [pc, #92]	; (800469c <HAL_TIM_PWM_Start_DMA+0x33c>)
 800463e:	4293      	cmp	r3, r2
 8004640:	d004      	beq.n	800464c <HAL_TIM_PWM_Start_DMA+0x2ec>
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4a16      	ldr	r2, [pc, #88]	; (80046a0 <HAL_TIM_PWM_Start_DMA+0x340>)
 8004648:	4293      	cmp	r3, r2
 800464a:	d111      	bne.n	8004670 <HAL_TIM_PWM_Start_DMA+0x310>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	689b      	ldr	r3, [r3, #8]
 8004652:	f003 0307 	and.w	r3, r3, #7
 8004656:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004658:	693b      	ldr	r3, [r7, #16]
 800465a:	2b06      	cmp	r3, #6
 800465c:	d010      	beq.n	8004680 <HAL_TIM_PWM_Start_DMA+0x320>
      {
        __HAL_TIM_ENABLE(htim);
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	681a      	ldr	r2, [r3, #0]
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f042 0201 	orr.w	r2, r2, #1
 800466c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800466e:	e007      	b.n	8004680 <HAL_TIM_PWM_Start_DMA+0x320>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	681a      	ldr	r2, [r3, #0]
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f042 0201 	orr.w	r2, r2, #1
 800467e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8004680:	7dfb      	ldrb	r3, [r7, #23]
}
 8004682:	4618      	mov	r0, r3
 8004684:	3718      	adds	r7, #24
 8004686:	46bd      	mov	sp, r7
 8004688:	bd80      	pop	{r7, pc}
 800468a:	bf00      	nop
 800468c:	08004bf9 	.word	0x08004bf9
 8004690:	08004ca1 	.word	0x08004ca1
 8004694:	08004b67 	.word	0x08004b67
 8004698:	40012c00 	.word	0x40012c00
 800469c:	40000400 	.word	0x40000400
 80046a0:	40000800 	.word	0x40000800

080046a4 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b084      	sub	sp, #16
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
 80046ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80046ae:	2300      	movs	r3, #0
 80046b0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	2b0c      	cmp	r3, #12
 80046b6:	d855      	bhi.n	8004764 <HAL_TIM_PWM_Stop_DMA+0xc0>
 80046b8:	a201      	add	r2, pc, #4	; (adr r2, 80046c0 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 80046ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046be:	bf00      	nop
 80046c0:	080046f5 	.word	0x080046f5
 80046c4:	08004765 	.word	0x08004765
 80046c8:	08004765 	.word	0x08004765
 80046cc:	08004765 	.word	0x08004765
 80046d0:	08004711 	.word	0x08004711
 80046d4:	08004765 	.word	0x08004765
 80046d8:	08004765 	.word	0x08004765
 80046dc:	08004765 	.word	0x08004765
 80046e0:	0800472d 	.word	0x0800472d
 80046e4:	08004765 	.word	0x08004765
 80046e8:	08004765 	.word	0x08004765
 80046ec:	08004765 	.word	0x08004765
 80046f0:	08004749 	.word	0x08004749
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	68da      	ldr	r2, [r3, #12]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004702:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004708:	4618      	mov	r0, r3
 800470a:	f7fd fcb5 	bl	8002078 <HAL_DMA_Abort_IT>
      break;
 800470e:	e02c      	b.n	800476a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	68da      	ldr	r2, [r3, #12]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800471e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004724:	4618      	mov	r0, r3
 8004726:	f7fd fca7 	bl	8002078 <HAL_DMA_Abort_IT>
      break;
 800472a:	e01e      	b.n	800476a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	68da      	ldr	r2, [r3, #12]
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800473a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004740:	4618      	mov	r0, r3
 8004742:	f7fd fc99 	bl	8002078 <HAL_DMA_Abort_IT>
      break;
 8004746:	e010      	b.n	800476a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	68da      	ldr	r2, [r3, #12]
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004756:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800475c:	4618      	mov	r0, r3
 800475e:	f7fd fc8b 	bl	8002078 <HAL_DMA_Abort_IT>
      break;
 8004762:	e002      	b.n	800476a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 8004764:	2301      	movs	r3, #1
 8004766:	73fb      	strb	r3, [r7, #15]
      break;
 8004768:	bf00      	nop
  }

  if (status == HAL_OK)
 800476a:	7bfb      	ldrb	r3, [r7, #15]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d157      	bne.n	8004820 <HAL_TIM_PWM_Stop_DMA+0x17c>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	2200      	movs	r2, #0
 8004776:	6839      	ldr	r1, [r7, #0]
 8004778:	4618      	mov	r0, r3
 800477a:	f000 fd45 	bl	8005208 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	4a2a      	ldr	r2, [pc, #168]	; (800482c <HAL_TIM_PWM_Stop_DMA+0x188>)
 8004784:	4293      	cmp	r3, r2
 8004786:	d117      	bne.n	80047b8 <HAL_TIM_PWM_Stop_DMA+0x114>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	6a1a      	ldr	r2, [r3, #32]
 800478e:	f241 1311 	movw	r3, #4369	; 0x1111
 8004792:	4013      	ands	r3, r2
 8004794:	2b00      	cmp	r3, #0
 8004796:	d10f      	bne.n	80047b8 <HAL_TIM_PWM_Stop_DMA+0x114>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	6a1a      	ldr	r2, [r3, #32]
 800479e:	f240 4344 	movw	r3, #1092	; 0x444
 80047a2:	4013      	ands	r3, r2
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d107      	bne.n	80047b8 <HAL_TIM_PWM_Stop_DMA+0x114>
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80047b6:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	6a1a      	ldr	r2, [r3, #32]
 80047be:	f241 1311 	movw	r3, #4369	; 0x1111
 80047c2:	4013      	ands	r3, r2
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d10f      	bne.n	80047e8 <HAL_TIM_PWM_Stop_DMA+0x144>
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	6a1a      	ldr	r2, [r3, #32]
 80047ce:	f240 4344 	movw	r3, #1092	; 0x444
 80047d2:	4013      	ands	r3, r2
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d107      	bne.n	80047e8 <HAL_TIM_PWM_Stop_DMA+0x144>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	681a      	ldr	r2, [r3, #0]
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f022 0201 	bic.w	r2, r2, #1
 80047e6:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d104      	bne.n	80047f8 <HAL_TIM_PWM_Stop_DMA+0x154>
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2201      	movs	r2, #1
 80047f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80047f6:	e013      	b.n	8004820 <HAL_TIM_PWM_Stop_DMA+0x17c>
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	2b04      	cmp	r3, #4
 80047fc:	d104      	bne.n	8004808 <HAL_TIM_PWM_Stop_DMA+0x164>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2201      	movs	r2, #1
 8004802:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004806:	e00b      	b.n	8004820 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	2b08      	cmp	r3, #8
 800480c:	d104      	bne.n	8004818 <HAL_TIM_PWM_Stop_DMA+0x174>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2201      	movs	r2, #1
 8004812:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004816:	e003      	b.n	8004820 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2201      	movs	r2, #1
 800481c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Return function status */
  return status;
 8004820:	7bfb      	ldrb	r3, [r7, #15]
}
 8004822:	4618      	mov	r0, r3
 8004824:	3710      	adds	r7, #16
 8004826:	46bd      	mov	sp, r7
 8004828:	bd80      	pop	{r7, pc}
 800482a:	bf00      	nop
 800482c:	40012c00 	.word	0x40012c00

08004830 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b086      	sub	sp, #24
 8004834:	af00      	add	r7, sp, #0
 8004836:	60f8      	str	r0, [r7, #12]
 8004838:	60b9      	str	r1, [r7, #8]
 800483a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800483c:	2300      	movs	r3, #0
 800483e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004846:	2b01      	cmp	r3, #1
 8004848:	d101      	bne.n	800484e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800484a:	2302      	movs	r3, #2
 800484c:	e0ae      	b.n	80049ac <HAL_TIM_PWM_ConfigChannel+0x17c>
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	2201      	movs	r2, #1
 8004852:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2b0c      	cmp	r3, #12
 800485a:	f200 809f 	bhi.w	800499c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800485e:	a201      	add	r2, pc, #4	; (adr r2, 8004864 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004860:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004864:	08004899 	.word	0x08004899
 8004868:	0800499d 	.word	0x0800499d
 800486c:	0800499d 	.word	0x0800499d
 8004870:	0800499d 	.word	0x0800499d
 8004874:	080048d9 	.word	0x080048d9
 8004878:	0800499d 	.word	0x0800499d
 800487c:	0800499d 	.word	0x0800499d
 8004880:	0800499d 	.word	0x0800499d
 8004884:	0800491b 	.word	0x0800491b
 8004888:	0800499d 	.word	0x0800499d
 800488c:	0800499d 	.word	0x0800499d
 8004890:	0800499d 	.word	0x0800499d
 8004894:	0800495b 	.word	0x0800495b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	68b9      	ldr	r1, [r7, #8]
 800489e:	4618      	mov	r0, r3
 80048a0:	f000 fa94 	bl	8004dcc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	699a      	ldr	r2, [r3, #24]
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f042 0208 	orr.w	r2, r2, #8
 80048b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	699a      	ldr	r2, [r3, #24]
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f022 0204 	bic.w	r2, r2, #4
 80048c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	6999      	ldr	r1, [r3, #24]
 80048ca:	68bb      	ldr	r3, [r7, #8]
 80048cc:	691a      	ldr	r2, [r3, #16]
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	430a      	orrs	r2, r1
 80048d4:	619a      	str	r2, [r3, #24]
      break;
 80048d6:	e064      	b.n	80049a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	68b9      	ldr	r1, [r7, #8]
 80048de:	4618      	mov	r0, r3
 80048e0:	f000 fada 	bl	8004e98 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	699a      	ldr	r2, [r3, #24]
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80048f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	699a      	ldr	r2, [r3, #24]
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004902:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	6999      	ldr	r1, [r3, #24]
 800490a:	68bb      	ldr	r3, [r7, #8]
 800490c:	691b      	ldr	r3, [r3, #16]
 800490e:	021a      	lsls	r2, r3, #8
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	430a      	orrs	r2, r1
 8004916:	619a      	str	r2, [r3, #24]
      break;
 8004918:	e043      	b.n	80049a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	68b9      	ldr	r1, [r7, #8]
 8004920:	4618      	mov	r0, r3
 8004922:	f000 fb23 	bl	8004f6c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	69da      	ldr	r2, [r3, #28]
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f042 0208 	orr.w	r2, r2, #8
 8004934:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	69da      	ldr	r2, [r3, #28]
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f022 0204 	bic.w	r2, r2, #4
 8004944:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	69d9      	ldr	r1, [r3, #28]
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	691a      	ldr	r2, [r3, #16]
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	430a      	orrs	r2, r1
 8004956:	61da      	str	r2, [r3, #28]
      break;
 8004958:	e023      	b.n	80049a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	68b9      	ldr	r1, [r7, #8]
 8004960:	4618      	mov	r0, r3
 8004962:	f000 fb6d 	bl	8005040 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	69da      	ldr	r2, [r3, #28]
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004974:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	69da      	ldr	r2, [r3, #28]
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004984:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	69d9      	ldr	r1, [r3, #28]
 800498c:	68bb      	ldr	r3, [r7, #8]
 800498e:	691b      	ldr	r3, [r3, #16]
 8004990:	021a      	lsls	r2, r3, #8
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	430a      	orrs	r2, r1
 8004998:	61da      	str	r2, [r3, #28]
      break;
 800499a:	e002      	b.n	80049a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800499c:	2301      	movs	r3, #1
 800499e:	75fb      	strb	r3, [r7, #23]
      break;
 80049a0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	2200      	movs	r2, #0
 80049a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80049aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80049ac:	4618      	mov	r0, r3
 80049ae:	3718      	adds	r7, #24
 80049b0:	46bd      	mov	sp, r7
 80049b2:	bd80      	pop	{r7, pc}

080049b4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b084      	sub	sp, #16
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
 80049bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80049be:	2300      	movs	r3, #0
 80049c0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049c8:	2b01      	cmp	r3, #1
 80049ca:	d101      	bne.n	80049d0 <HAL_TIM_ConfigClockSource+0x1c>
 80049cc:	2302      	movs	r3, #2
 80049ce:	e0b4      	b.n	8004b3a <HAL_TIM_ConfigClockSource+0x186>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2201      	movs	r2, #1
 80049d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2202      	movs	r2, #2
 80049dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	689b      	ldr	r3, [r3, #8]
 80049e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80049e8:	68bb      	ldr	r3, [r7, #8]
 80049ea:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80049ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80049f0:	68bb      	ldr	r3, [r7, #8]
 80049f2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80049f6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	68ba      	ldr	r2, [r7, #8]
 80049fe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a08:	d03e      	beq.n	8004a88 <HAL_TIM_ConfigClockSource+0xd4>
 8004a0a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a0e:	f200 8087 	bhi.w	8004b20 <HAL_TIM_ConfigClockSource+0x16c>
 8004a12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a16:	f000 8086 	beq.w	8004b26 <HAL_TIM_ConfigClockSource+0x172>
 8004a1a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a1e:	d87f      	bhi.n	8004b20 <HAL_TIM_ConfigClockSource+0x16c>
 8004a20:	2b70      	cmp	r3, #112	; 0x70
 8004a22:	d01a      	beq.n	8004a5a <HAL_TIM_ConfigClockSource+0xa6>
 8004a24:	2b70      	cmp	r3, #112	; 0x70
 8004a26:	d87b      	bhi.n	8004b20 <HAL_TIM_ConfigClockSource+0x16c>
 8004a28:	2b60      	cmp	r3, #96	; 0x60
 8004a2a:	d050      	beq.n	8004ace <HAL_TIM_ConfigClockSource+0x11a>
 8004a2c:	2b60      	cmp	r3, #96	; 0x60
 8004a2e:	d877      	bhi.n	8004b20 <HAL_TIM_ConfigClockSource+0x16c>
 8004a30:	2b50      	cmp	r3, #80	; 0x50
 8004a32:	d03c      	beq.n	8004aae <HAL_TIM_ConfigClockSource+0xfa>
 8004a34:	2b50      	cmp	r3, #80	; 0x50
 8004a36:	d873      	bhi.n	8004b20 <HAL_TIM_ConfigClockSource+0x16c>
 8004a38:	2b40      	cmp	r3, #64	; 0x40
 8004a3a:	d058      	beq.n	8004aee <HAL_TIM_ConfigClockSource+0x13a>
 8004a3c:	2b40      	cmp	r3, #64	; 0x40
 8004a3e:	d86f      	bhi.n	8004b20 <HAL_TIM_ConfigClockSource+0x16c>
 8004a40:	2b30      	cmp	r3, #48	; 0x30
 8004a42:	d064      	beq.n	8004b0e <HAL_TIM_ConfigClockSource+0x15a>
 8004a44:	2b30      	cmp	r3, #48	; 0x30
 8004a46:	d86b      	bhi.n	8004b20 <HAL_TIM_ConfigClockSource+0x16c>
 8004a48:	2b20      	cmp	r3, #32
 8004a4a:	d060      	beq.n	8004b0e <HAL_TIM_ConfigClockSource+0x15a>
 8004a4c:	2b20      	cmp	r3, #32
 8004a4e:	d867      	bhi.n	8004b20 <HAL_TIM_ConfigClockSource+0x16c>
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d05c      	beq.n	8004b0e <HAL_TIM_ConfigClockSource+0x15a>
 8004a54:	2b10      	cmp	r3, #16
 8004a56:	d05a      	beq.n	8004b0e <HAL_TIM_ConfigClockSource+0x15a>
 8004a58:	e062      	b.n	8004b20 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6818      	ldr	r0, [r3, #0]
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	6899      	ldr	r1, [r3, #8]
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	685a      	ldr	r2, [r3, #4]
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	68db      	ldr	r3, [r3, #12]
 8004a6a:	f000 fbae 	bl	80051ca <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	689b      	ldr	r3, [r3, #8]
 8004a74:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004a76:	68bb      	ldr	r3, [r7, #8]
 8004a78:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004a7c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	68ba      	ldr	r2, [r7, #8]
 8004a84:	609a      	str	r2, [r3, #8]
      break;
 8004a86:	e04f      	b.n	8004b28 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6818      	ldr	r0, [r3, #0]
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	6899      	ldr	r1, [r3, #8]
 8004a90:	683b      	ldr	r3, [r7, #0]
 8004a92:	685a      	ldr	r2, [r3, #4]
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	68db      	ldr	r3, [r3, #12]
 8004a98:	f000 fb97 	bl	80051ca <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	689a      	ldr	r2, [r3, #8]
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004aaa:	609a      	str	r2, [r3, #8]
      break;
 8004aac:	e03c      	b.n	8004b28 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6818      	ldr	r0, [r3, #0]
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	6859      	ldr	r1, [r3, #4]
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	68db      	ldr	r3, [r3, #12]
 8004aba:	461a      	mov	r2, r3
 8004abc:	f000 fb0e 	bl	80050dc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	2150      	movs	r1, #80	; 0x50
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	f000 fb65 	bl	8005196 <TIM_ITRx_SetConfig>
      break;
 8004acc:	e02c      	b.n	8004b28 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6818      	ldr	r0, [r3, #0]
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	6859      	ldr	r1, [r3, #4]
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	68db      	ldr	r3, [r3, #12]
 8004ada:	461a      	mov	r2, r3
 8004adc:	f000 fb2c 	bl	8005138 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	2160      	movs	r1, #96	; 0x60
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	f000 fb55 	bl	8005196 <TIM_ITRx_SetConfig>
      break;
 8004aec:	e01c      	b.n	8004b28 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6818      	ldr	r0, [r3, #0]
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	6859      	ldr	r1, [r3, #4]
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	68db      	ldr	r3, [r3, #12]
 8004afa:	461a      	mov	r2, r3
 8004afc:	f000 faee 	bl	80050dc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	2140      	movs	r1, #64	; 0x40
 8004b06:	4618      	mov	r0, r3
 8004b08:	f000 fb45 	bl	8005196 <TIM_ITRx_SetConfig>
      break;
 8004b0c:	e00c      	b.n	8004b28 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681a      	ldr	r2, [r3, #0]
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	4619      	mov	r1, r3
 8004b18:	4610      	mov	r0, r2
 8004b1a:	f000 fb3c 	bl	8005196 <TIM_ITRx_SetConfig>
      break;
 8004b1e:	e003      	b.n	8004b28 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004b20:	2301      	movs	r3, #1
 8004b22:	73fb      	strb	r3, [r7, #15]
      break;
 8004b24:	e000      	b.n	8004b28 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004b26:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2201      	movs	r2, #1
 8004b2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2200      	movs	r2, #0
 8004b34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004b38:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	3710      	adds	r7, #16
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bd80      	pop	{r7, pc}

08004b42 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004b42:	b480      	push	{r7}
 8004b44:	b083      	sub	sp, #12
 8004b46:	af00      	add	r7, sp, #0
 8004b48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8004b4a:	bf00      	nop
 8004b4c:	370c      	adds	r7, #12
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	bc80      	pop	{r7}
 8004b52:	4770      	bx	lr

08004b54 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8004b54:	b480      	push	{r7}
 8004b56:	b083      	sub	sp, #12
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8004b5c:	bf00      	nop
 8004b5e:	370c      	adds	r7, #12
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bc80      	pop	{r7}
 8004b64:	4770      	bx	lr

08004b66 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8004b66:	b580      	push	{r7, lr}
 8004b68:	b084      	sub	sp, #16
 8004b6a:	af00      	add	r7, sp, #0
 8004b6c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b72:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b78:	687a      	ldr	r2, [r7, #4]
 8004b7a:	429a      	cmp	r2, r3
 8004b7c:	d107      	bne.n	8004b8e <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2201      	movs	r2, #1
 8004b82:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	2201      	movs	r2, #1
 8004b88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004b8c:	e02a      	b.n	8004be4 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b92:	687a      	ldr	r2, [r7, #4]
 8004b94:	429a      	cmp	r2, r3
 8004b96:	d107      	bne.n	8004ba8 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	2202      	movs	r2, #2
 8004b9c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	2201      	movs	r2, #1
 8004ba2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004ba6:	e01d      	b.n	8004be4 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bac:	687a      	ldr	r2, [r7, #4]
 8004bae:	429a      	cmp	r2, r3
 8004bb0:	d107      	bne.n	8004bc2 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	2204      	movs	r2, #4
 8004bb6:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	2201      	movs	r2, #1
 8004bbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004bc0:	e010      	b.n	8004be4 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bc6:	687a      	ldr	r2, [r7, #4]
 8004bc8:	429a      	cmp	r2, r3
 8004bca:	d107      	bne.n	8004bdc <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	2208      	movs	r2, #8
 8004bd0:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	2201      	movs	r2, #1
 8004bd6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004bda:	e003      	b.n	8004be4 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	2201      	movs	r2, #1
 8004be0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8004be4:	68f8      	ldr	r0, [r7, #12]
 8004be6:	f7ff ffb5 	bl	8004b54 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	2200      	movs	r2, #0
 8004bee:	771a      	strb	r2, [r3, #28]
}
 8004bf0:	bf00      	nop
 8004bf2:	3710      	adds	r7, #16
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	bd80      	pop	{r7, pc}

08004bf8 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b084      	sub	sp, #16
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c04:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c0a:	687a      	ldr	r2, [r7, #4]
 8004c0c:	429a      	cmp	r2, r3
 8004c0e:	d10b      	bne.n	8004c28 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	2201      	movs	r2, #1
 8004c14:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	699b      	ldr	r3, [r3, #24]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d136      	bne.n	8004c8c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	2201      	movs	r2, #1
 8004c22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004c26:	e031      	b.n	8004c8c <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c2c:	687a      	ldr	r2, [r7, #4]
 8004c2e:	429a      	cmp	r2, r3
 8004c30:	d10b      	bne.n	8004c4a <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	2202      	movs	r2, #2
 8004c36:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	699b      	ldr	r3, [r3, #24]
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d125      	bne.n	8004c8c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	2201      	movs	r2, #1
 8004c44:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004c48:	e020      	b.n	8004c8c <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c4e:	687a      	ldr	r2, [r7, #4]
 8004c50:	429a      	cmp	r2, r3
 8004c52:	d10b      	bne.n	8004c6c <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	2204      	movs	r2, #4
 8004c58:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	699b      	ldr	r3, [r3, #24]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d114      	bne.n	8004c8c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	2201      	movs	r2, #1
 8004c66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004c6a:	e00f      	b.n	8004c8c <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c70:	687a      	ldr	r2, [r7, #4]
 8004c72:	429a      	cmp	r2, r3
 8004c74:	d10a      	bne.n	8004c8c <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	2208      	movs	r2, #8
 8004c7a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	699b      	ldr	r3, [r3, #24]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d103      	bne.n	8004c8c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	2201      	movs	r2, #1
 8004c88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c8c:	68f8      	ldr	r0, [r7, #12]
 8004c8e:	f7fc fc2f 	bl	80014f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	2200      	movs	r2, #0
 8004c96:	771a      	strb	r2, [r3, #28]
}
 8004c98:	bf00      	nop
 8004c9a:	3710      	adds	r7, #16
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	bd80      	pop	{r7, pc}

08004ca0 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b084      	sub	sp, #16
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cac:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cb2:	687a      	ldr	r2, [r7, #4]
 8004cb4:	429a      	cmp	r2, r3
 8004cb6:	d103      	bne.n	8004cc0 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	2201      	movs	r2, #1
 8004cbc:	771a      	strb	r2, [r3, #28]
 8004cbe:	e019      	b.n	8004cf4 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cc4:	687a      	ldr	r2, [r7, #4]
 8004cc6:	429a      	cmp	r2, r3
 8004cc8:	d103      	bne.n	8004cd2 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	2202      	movs	r2, #2
 8004cce:	771a      	strb	r2, [r3, #28]
 8004cd0:	e010      	b.n	8004cf4 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cd6:	687a      	ldr	r2, [r7, #4]
 8004cd8:	429a      	cmp	r2, r3
 8004cda:	d103      	bne.n	8004ce4 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	2204      	movs	r2, #4
 8004ce0:	771a      	strb	r2, [r3, #28]
 8004ce2:	e007      	b.n	8004cf4 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ce8:	687a      	ldr	r2, [r7, #4]
 8004cea:	429a      	cmp	r2, r3
 8004cec:	d102      	bne.n	8004cf4 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	2208      	movs	r2, #8
 8004cf2:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8004cf4:	68f8      	ldr	r0, [r7, #12]
 8004cf6:	f7ff ff24 	bl	8004b42 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	771a      	strb	r2, [r3, #28]
}
 8004d00:	bf00      	nop
 8004d02:	3710      	adds	r7, #16
 8004d04:	46bd      	mov	sp, r7
 8004d06:	bd80      	pop	{r7, pc}

08004d08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004d08:	b480      	push	{r7}
 8004d0a:	b085      	sub	sp, #20
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
 8004d10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	4a29      	ldr	r2, [pc, #164]	; (8004dc0 <TIM_Base_SetConfig+0xb8>)
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	d00b      	beq.n	8004d38 <TIM_Base_SetConfig+0x30>
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d26:	d007      	beq.n	8004d38 <TIM_Base_SetConfig+0x30>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	4a26      	ldr	r2, [pc, #152]	; (8004dc4 <TIM_Base_SetConfig+0xbc>)
 8004d2c:	4293      	cmp	r3, r2
 8004d2e:	d003      	beq.n	8004d38 <TIM_Base_SetConfig+0x30>
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	4a25      	ldr	r2, [pc, #148]	; (8004dc8 <TIM_Base_SetConfig+0xc0>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d108      	bne.n	8004d4a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d3e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	68fa      	ldr	r2, [r7, #12]
 8004d46:	4313      	orrs	r3, r2
 8004d48:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	4a1c      	ldr	r2, [pc, #112]	; (8004dc0 <TIM_Base_SetConfig+0xb8>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d00b      	beq.n	8004d6a <TIM_Base_SetConfig+0x62>
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d58:	d007      	beq.n	8004d6a <TIM_Base_SetConfig+0x62>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	4a19      	ldr	r2, [pc, #100]	; (8004dc4 <TIM_Base_SetConfig+0xbc>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d003      	beq.n	8004d6a <TIM_Base_SetConfig+0x62>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	4a18      	ldr	r2, [pc, #96]	; (8004dc8 <TIM_Base_SetConfig+0xc0>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d108      	bne.n	8004d7c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d70:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	68db      	ldr	r3, [r3, #12]
 8004d76:	68fa      	ldr	r2, [r7, #12]
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	695b      	ldr	r3, [r3, #20]
 8004d86:	4313      	orrs	r3, r2
 8004d88:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	68fa      	ldr	r2, [r7, #12]
 8004d8e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	689a      	ldr	r2, [r3, #8]
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	681a      	ldr	r2, [r3, #0]
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	4a07      	ldr	r2, [pc, #28]	; (8004dc0 <TIM_Base_SetConfig+0xb8>)
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d103      	bne.n	8004db0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	691a      	ldr	r2, [r3, #16]
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2201      	movs	r2, #1
 8004db4:	615a      	str	r2, [r3, #20]
}
 8004db6:	bf00      	nop
 8004db8:	3714      	adds	r7, #20
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	bc80      	pop	{r7}
 8004dbe:	4770      	bx	lr
 8004dc0:	40012c00 	.word	0x40012c00
 8004dc4:	40000400 	.word	0x40000400
 8004dc8:	40000800 	.word	0x40000800

08004dcc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004dcc:	b480      	push	{r7}
 8004dce:	b087      	sub	sp, #28
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
 8004dd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6a1b      	ldr	r3, [r3, #32]
 8004dda:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6a1b      	ldr	r3, [r3, #32]
 8004de0:	f023 0201 	bic.w	r2, r3, #1
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	699b      	ldr	r3, [r3, #24]
 8004df2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004dfa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	f023 0303 	bic.w	r3, r3, #3
 8004e02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	68fa      	ldr	r2, [r7, #12]
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004e0e:	697b      	ldr	r3, [r7, #20]
 8004e10:	f023 0302 	bic.w	r3, r3, #2
 8004e14:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	689b      	ldr	r3, [r3, #8]
 8004e1a:	697a      	ldr	r2, [r7, #20]
 8004e1c:	4313      	orrs	r3, r2
 8004e1e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	4a1c      	ldr	r2, [pc, #112]	; (8004e94 <TIM_OC1_SetConfig+0xc8>)
 8004e24:	4293      	cmp	r3, r2
 8004e26:	d10c      	bne.n	8004e42 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	f023 0308 	bic.w	r3, r3, #8
 8004e2e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	68db      	ldr	r3, [r3, #12]
 8004e34:	697a      	ldr	r2, [r7, #20]
 8004e36:	4313      	orrs	r3, r2
 8004e38:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004e3a:	697b      	ldr	r3, [r7, #20]
 8004e3c:	f023 0304 	bic.w	r3, r3, #4
 8004e40:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	4a13      	ldr	r2, [pc, #76]	; (8004e94 <TIM_OC1_SetConfig+0xc8>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d111      	bne.n	8004e6e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004e4a:	693b      	ldr	r3, [r7, #16]
 8004e4c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004e50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004e52:	693b      	ldr	r3, [r7, #16]
 8004e54:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004e58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	695b      	ldr	r3, [r3, #20]
 8004e5e:	693a      	ldr	r2, [r7, #16]
 8004e60:	4313      	orrs	r3, r2
 8004e62:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	699b      	ldr	r3, [r3, #24]
 8004e68:	693a      	ldr	r2, [r7, #16]
 8004e6a:	4313      	orrs	r3, r2
 8004e6c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	693a      	ldr	r2, [r7, #16]
 8004e72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	68fa      	ldr	r2, [r7, #12]
 8004e78:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004e7a:	683b      	ldr	r3, [r7, #0]
 8004e7c:	685a      	ldr	r2, [r3, #4]
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	697a      	ldr	r2, [r7, #20]
 8004e86:	621a      	str	r2, [r3, #32]
}
 8004e88:	bf00      	nop
 8004e8a:	371c      	adds	r7, #28
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	bc80      	pop	{r7}
 8004e90:	4770      	bx	lr
 8004e92:	bf00      	nop
 8004e94:	40012c00 	.word	0x40012c00

08004e98 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e98:	b480      	push	{r7}
 8004e9a:	b087      	sub	sp, #28
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
 8004ea0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6a1b      	ldr	r3, [r3, #32]
 8004ea6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6a1b      	ldr	r3, [r3, #32]
 8004eac:	f023 0210 	bic.w	r2, r3, #16
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	685b      	ldr	r3, [r3, #4]
 8004eb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	699b      	ldr	r3, [r3, #24]
 8004ebe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004ec6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ece:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	021b      	lsls	r3, r3, #8
 8004ed6:	68fa      	ldr	r2, [r7, #12]
 8004ed8:	4313      	orrs	r3, r2
 8004eda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004edc:	697b      	ldr	r3, [r7, #20]
 8004ede:	f023 0320 	bic.w	r3, r3, #32
 8004ee2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	689b      	ldr	r3, [r3, #8]
 8004ee8:	011b      	lsls	r3, r3, #4
 8004eea:	697a      	ldr	r2, [r7, #20]
 8004eec:	4313      	orrs	r3, r2
 8004eee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	4a1d      	ldr	r2, [pc, #116]	; (8004f68 <TIM_OC2_SetConfig+0xd0>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d10d      	bne.n	8004f14 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004ef8:	697b      	ldr	r3, [r7, #20]
 8004efa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004efe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	68db      	ldr	r3, [r3, #12]
 8004f04:	011b      	lsls	r3, r3, #4
 8004f06:	697a      	ldr	r2, [r7, #20]
 8004f08:	4313      	orrs	r3, r2
 8004f0a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004f0c:	697b      	ldr	r3, [r7, #20]
 8004f0e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004f12:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	4a14      	ldr	r2, [pc, #80]	; (8004f68 <TIM_OC2_SetConfig+0xd0>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d113      	bne.n	8004f44 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004f1c:	693b      	ldr	r3, [r7, #16]
 8004f1e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004f22:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004f24:	693b      	ldr	r3, [r7, #16]
 8004f26:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004f2a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	695b      	ldr	r3, [r3, #20]
 8004f30:	009b      	lsls	r3, r3, #2
 8004f32:	693a      	ldr	r2, [r7, #16]
 8004f34:	4313      	orrs	r3, r2
 8004f36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	699b      	ldr	r3, [r3, #24]
 8004f3c:	009b      	lsls	r3, r3, #2
 8004f3e:	693a      	ldr	r2, [r7, #16]
 8004f40:	4313      	orrs	r3, r2
 8004f42:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	693a      	ldr	r2, [r7, #16]
 8004f48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	68fa      	ldr	r2, [r7, #12]
 8004f4e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	685a      	ldr	r2, [r3, #4]
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	697a      	ldr	r2, [r7, #20]
 8004f5c:	621a      	str	r2, [r3, #32]
}
 8004f5e:	bf00      	nop
 8004f60:	371c      	adds	r7, #28
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bc80      	pop	{r7}
 8004f66:	4770      	bx	lr
 8004f68:	40012c00 	.word	0x40012c00

08004f6c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b087      	sub	sp, #28
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
 8004f74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6a1b      	ldr	r3, [r3, #32]
 8004f7a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6a1b      	ldr	r3, [r3, #32]
 8004f80:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	69db      	ldr	r3, [r3, #28]
 8004f92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	f023 0303 	bic.w	r3, r3, #3
 8004fa2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	68fa      	ldr	r2, [r7, #12]
 8004faa:	4313      	orrs	r3, r2
 8004fac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004fae:	697b      	ldr	r3, [r7, #20]
 8004fb0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004fb4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	689b      	ldr	r3, [r3, #8]
 8004fba:	021b      	lsls	r3, r3, #8
 8004fbc:	697a      	ldr	r2, [r7, #20]
 8004fbe:	4313      	orrs	r3, r2
 8004fc0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	4a1d      	ldr	r2, [pc, #116]	; (800503c <TIM_OC3_SetConfig+0xd0>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d10d      	bne.n	8004fe6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004fca:	697b      	ldr	r3, [r7, #20]
 8004fcc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004fd0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	68db      	ldr	r3, [r3, #12]
 8004fd6:	021b      	lsls	r3, r3, #8
 8004fd8:	697a      	ldr	r2, [r7, #20]
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004fde:	697b      	ldr	r3, [r7, #20]
 8004fe0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004fe4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	4a14      	ldr	r2, [pc, #80]	; (800503c <TIM_OC3_SetConfig+0xd0>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d113      	bne.n	8005016 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004fee:	693b      	ldr	r3, [r7, #16]
 8004ff0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004ff4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004ff6:	693b      	ldr	r3, [r7, #16]
 8004ff8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004ffc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	695b      	ldr	r3, [r3, #20]
 8005002:	011b      	lsls	r3, r3, #4
 8005004:	693a      	ldr	r2, [r7, #16]
 8005006:	4313      	orrs	r3, r2
 8005008:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	699b      	ldr	r3, [r3, #24]
 800500e:	011b      	lsls	r3, r3, #4
 8005010:	693a      	ldr	r2, [r7, #16]
 8005012:	4313      	orrs	r3, r2
 8005014:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	693a      	ldr	r2, [r7, #16]
 800501a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	68fa      	ldr	r2, [r7, #12]
 8005020:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	685a      	ldr	r2, [r3, #4]
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	697a      	ldr	r2, [r7, #20]
 800502e:	621a      	str	r2, [r3, #32]
}
 8005030:	bf00      	nop
 8005032:	371c      	adds	r7, #28
 8005034:	46bd      	mov	sp, r7
 8005036:	bc80      	pop	{r7}
 8005038:	4770      	bx	lr
 800503a:	bf00      	nop
 800503c:	40012c00 	.word	0x40012c00

08005040 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005040:	b480      	push	{r7}
 8005042:	b087      	sub	sp, #28
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
 8005048:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6a1b      	ldr	r3, [r3, #32]
 800504e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6a1b      	ldr	r3, [r3, #32]
 8005054:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	685b      	ldr	r3, [r3, #4]
 8005060:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	69db      	ldr	r3, [r3, #28]
 8005066:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800506e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005076:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	021b      	lsls	r3, r3, #8
 800507e:	68fa      	ldr	r2, [r7, #12]
 8005080:	4313      	orrs	r3, r2
 8005082:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005084:	693b      	ldr	r3, [r7, #16]
 8005086:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800508a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	689b      	ldr	r3, [r3, #8]
 8005090:	031b      	lsls	r3, r3, #12
 8005092:	693a      	ldr	r2, [r7, #16]
 8005094:	4313      	orrs	r3, r2
 8005096:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	4a0f      	ldr	r2, [pc, #60]	; (80050d8 <TIM_OC4_SetConfig+0x98>)
 800509c:	4293      	cmp	r3, r2
 800509e:	d109      	bne.n	80050b4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80050a0:	697b      	ldr	r3, [r7, #20]
 80050a2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80050a6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	695b      	ldr	r3, [r3, #20]
 80050ac:	019b      	lsls	r3, r3, #6
 80050ae:	697a      	ldr	r2, [r7, #20]
 80050b0:	4313      	orrs	r3, r2
 80050b2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	697a      	ldr	r2, [r7, #20]
 80050b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	68fa      	ldr	r2, [r7, #12]
 80050be:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	685a      	ldr	r2, [r3, #4]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	693a      	ldr	r2, [r7, #16]
 80050cc:	621a      	str	r2, [r3, #32]
}
 80050ce:	bf00      	nop
 80050d0:	371c      	adds	r7, #28
 80050d2:	46bd      	mov	sp, r7
 80050d4:	bc80      	pop	{r7}
 80050d6:	4770      	bx	lr
 80050d8:	40012c00 	.word	0x40012c00

080050dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80050dc:	b480      	push	{r7}
 80050de:	b087      	sub	sp, #28
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	60f8      	str	r0, [r7, #12]
 80050e4:	60b9      	str	r1, [r7, #8]
 80050e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	6a1b      	ldr	r3, [r3, #32]
 80050ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	6a1b      	ldr	r3, [r3, #32]
 80050f2:	f023 0201 	bic.w	r2, r3, #1
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	699b      	ldr	r3, [r3, #24]
 80050fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005100:	693b      	ldr	r3, [r7, #16]
 8005102:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005106:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	011b      	lsls	r3, r3, #4
 800510c:	693a      	ldr	r2, [r7, #16]
 800510e:	4313      	orrs	r3, r2
 8005110:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005112:	697b      	ldr	r3, [r7, #20]
 8005114:	f023 030a 	bic.w	r3, r3, #10
 8005118:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800511a:	697a      	ldr	r2, [r7, #20]
 800511c:	68bb      	ldr	r3, [r7, #8]
 800511e:	4313      	orrs	r3, r2
 8005120:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	693a      	ldr	r2, [r7, #16]
 8005126:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	697a      	ldr	r2, [r7, #20]
 800512c:	621a      	str	r2, [r3, #32]
}
 800512e:	bf00      	nop
 8005130:	371c      	adds	r7, #28
 8005132:	46bd      	mov	sp, r7
 8005134:	bc80      	pop	{r7}
 8005136:	4770      	bx	lr

08005138 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005138:	b480      	push	{r7}
 800513a:	b087      	sub	sp, #28
 800513c:	af00      	add	r7, sp, #0
 800513e:	60f8      	str	r0, [r7, #12]
 8005140:	60b9      	str	r1, [r7, #8]
 8005142:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	6a1b      	ldr	r3, [r3, #32]
 8005148:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	6a1b      	ldr	r3, [r3, #32]
 800514e:	f023 0210 	bic.w	r2, r3, #16
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	699b      	ldr	r3, [r3, #24]
 800515a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800515c:	693b      	ldr	r3, [r7, #16]
 800515e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005162:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	031b      	lsls	r3, r3, #12
 8005168:	693a      	ldr	r2, [r7, #16]
 800516a:	4313      	orrs	r3, r2
 800516c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005174:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005176:	68bb      	ldr	r3, [r7, #8]
 8005178:	011b      	lsls	r3, r3, #4
 800517a:	697a      	ldr	r2, [r7, #20]
 800517c:	4313      	orrs	r3, r2
 800517e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	693a      	ldr	r2, [r7, #16]
 8005184:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	697a      	ldr	r2, [r7, #20]
 800518a:	621a      	str	r2, [r3, #32]
}
 800518c:	bf00      	nop
 800518e:	371c      	adds	r7, #28
 8005190:	46bd      	mov	sp, r7
 8005192:	bc80      	pop	{r7}
 8005194:	4770      	bx	lr

08005196 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005196:	b480      	push	{r7}
 8005198:	b085      	sub	sp, #20
 800519a:	af00      	add	r7, sp, #0
 800519c:	6078      	str	r0, [r7, #4]
 800519e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	689b      	ldr	r3, [r3, #8]
 80051a4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051ac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80051ae:	683a      	ldr	r2, [r7, #0]
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	4313      	orrs	r3, r2
 80051b4:	f043 0307 	orr.w	r3, r3, #7
 80051b8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	68fa      	ldr	r2, [r7, #12]
 80051be:	609a      	str	r2, [r3, #8]
}
 80051c0:	bf00      	nop
 80051c2:	3714      	adds	r7, #20
 80051c4:	46bd      	mov	sp, r7
 80051c6:	bc80      	pop	{r7}
 80051c8:	4770      	bx	lr

080051ca <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80051ca:	b480      	push	{r7}
 80051cc:	b087      	sub	sp, #28
 80051ce:	af00      	add	r7, sp, #0
 80051d0:	60f8      	str	r0, [r7, #12]
 80051d2:	60b9      	str	r1, [r7, #8]
 80051d4:	607a      	str	r2, [r7, #4]
 80051d6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	689b      	ldr	r3, [r3, #8]
 80051dc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80051de:	697b      	ldr	r3, [r7, #20]
 80051e0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80051e4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	021a      	lsls	r2, r3, #8
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	431a      	orrs	r2, r3
 80051ee:	68bb      	ldr	r3, [r7, #8]
 80051f0:	4313      	orrs	r3, r2
 80051f2:	697a      	ldr	r2, [r7, #20]
 80051f4:	4313      	orrs	r3, r2
 80051f6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	697a      	ldr	r2, [r7, #20]
 80051fc:	609a      	str	r2, [r3, #8]
}
 80051fe:	bf00      	nop
 8005200:	371c      	adds	r7, #28
 8005202:	46bd      	mov	sp, r7
 8005204:	bc80      	pop	{r7}
 8005206:	4770      	bx	lr

08005208 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005208:	b480      	push	{r7}
 800520a:	b087      	sub	sp, #28
 800520c:	af00      	add	r7, sp, #0
 800520e:	60f8      	str	r0, [r7, #12]
 8005210:	60b9      	str	r1, [r7, #8]
 8005212:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005214:	68bb      	ldr	r3, [r7, #8]
 8005216:	f003 031f 	and.w	r3, r3, #31
 800521a:	2201      	movs	r2, #1
 800521c:	fa02 f303 	lsl.w	r3, r2, r3
 8005220:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	6a1a      	ldr	r2, [r3, #32]
 8005226:	697b      	ldr	r3, [r7, #20]
 8005228:	43db      	mvns	r3, r3
 800522a:	401a      	ands	r2, r3
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	6a1a      	ldr	r2, [r3, #32]
 8005234:	68bb      	ldr	r3, [r7, #8]
 8005236:	f003 031f 	and.w	r3, r3, #31
 800523a:	6879      	ldr	r1, [r7, #4]
 800523c:	fa01 f303 	lsl.w	r3, r1, r3
 8005240:	431a      	orrs	r2, r3
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	621a      	str	r2, [r3, #32]
}
 8005246:	bf00      	nop
 8005248:	371c      	adds	r7, #28
 800524a:	46bd      	mov	sp, r7
 800524c:	bc80      	pop	{r7}
 800524e:	4770      	bx	lr

08005250 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005250:	b480      	push	{r7}
 8005252:	b085      	sub	sp, #20
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
 8005258:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005260:	2b01      	cmp	r3, #1
 8005262:	d101      	bne.n	8005268 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005264:	2302      	movs	r3, #2
 8005266:	e046      	b.n	80052f6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2201      	movs	r2, #1
 800526c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2202      	movs	r2, #2
 8005274:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	685b      	ldr	r3, [r3, #4]
 800527e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	689b      	ldr	r3, [r3, #8]
 8005286:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800528e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	68fa      	ldr	r2, [r7, #12]
 8005296:	4313      	orrs	r3, r2
 8005298:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	68fa      	ldr	r2, [r7, #12]
 80052a0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	4a16      	ldr	r2, [pc, #88]	; (8005300 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d00e      	beq.n	80052ca <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052b4:	d009      	beq.n	80052ca <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	4a12      	ldr	r2, [pc, #72]	; (8005304 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80052bc:	4293      	cmp	r3, r2
 80052be:	d004      	beq.n	80052ca <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4a10      	ldr	r2, [pc, #64]	; (8005308 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d10c      	bne.n	80052e4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80052ca:	68bb      	ldr	r3, [r7, #8]
 80052cc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80052d0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	685b      	ldr	r3, [r3, #4]
 80052d6:	68ba      	ldr	r2, [r7, #8]
 80052d8:	4313      	orrs	r3, r2
 80052da:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	68ba      	ldr	r2, [r7, #8]
 80052e2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2201      	movs	r2, #1
 80052e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2200      	movs	r2, #0
 80052f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80052f4:	2300      	movs	r3, #0
}
 80052f6:	4618      	mov	r0, r3
 80052f8:	3714      	adds	r7, #20
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bc80      	pop	{r7}
 80052fe:	4770      	bx	lr
 8005300:	40012c00 	.word	0x40012c00
 8005304:	40000400 	.word	0x40000400
 8005308:	40000800 	.word	0x40000800

0800530c <__errno>:
 800530c:	4b01      	ldr	r3, [pc, #4]	; (8005314 <__errno+0x8>)
 800530e:	6818      	ldr	r0, [r3, #0]
 8005310:	4770      	bx	lr
 8005312:	bf00      	nop
 8005314:	20000024 	.word	0x20000024

08005318 <__libc_init_array>:
 8005318:	b570      	push	{r4, r5, r6, lr}
 800531a:	2600      	movs	r6, #0
 800531c:	4d0c      	ldr	r5, [pc, #48]	; (8005350 <__libc_init_array+0x38>)
 800531e:	4c0d      	ldr	r4, [pc, #52]	; (8005354 <__libc_init_array+0x3c>)
 8005320:	1b64      	subs	r4, r4, r5
 8005322:	10a4      	asrs	r4, r4, #2
 8005324:	42a6      	cmp	r6, r4
 8005326:	d109      	bne.n	800533c <__libc_init_array+0x24>
 8005328:	f000 ff04 	bl	8006134 <_init>
 800532c:	2600      	movs	r6, #0
 800532e:	4d0a      	ldr	r5, [pc, #40]	; (8005358 <__libc_init_array+0x40>)
 8005330:	4c0a      	ldr	r4, [pc, #40]	; (800535c <__libc_init_array+0x44>)
 8005332:	1b64      	subs	r4, r4, r5
 8005334:	10a4      	asrs	r4, r4, #2
 8005336:	42a6      	cmp	r6, r4
 8005338:	d105      	bne.n	8005346 <__libc_init_array+0x2e>
 800533a:	bd70      	pop	{r4, r5, r6, pc}
 800533c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005340:	4798      	blx	r3
 8005342:	3601      	adds	r6, #1
 8005344:	e7ee      	b.n	8005324 <__libc_init_array+0xc>
 8005346:	f855 3b04 	ldr.w	r3, [r5], #4
 800534a:	4798      	blx	r3
 800534c:	3601      	adds	r6, #1
 800534e:	e7f2      	b.n	8005336 <__libc_init_array+0x1e>
 8005350:	080061b0 	.word	0x080061b0
 8005354:	080061b0 	.word	0x080061b0
 8005358:	080061b0 	.word	0x080061b0
 800535c:	080061b4 	.word	0x080061b4

08005360 <memset>:
 8005360:	4603      	mov	r3, r0
 8005362:	4402      	add	r2, r0
 8005364:	4293      	cmp	r3, r2
 8005366:	d100      	bne.n	800536a <memset+0xa>
 8005368:	4770      	bx	lr
 800536a:	f803 1b01 	strb.w	r1, [r3], #1
 800536e:	e7f9      	b.n	8005364 <memset+0x4>

08005370 <pow>:
 8005370:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005374:	4614      	mov	r4, r2
 8005376:	461d      	mov	r5, r3
 8005378:	4680      	mov	r8, r0
 800537a:	4689      	mov	r9, r1
 800537c:	f000 f860 	bl	8005440 <__ieee754_pow>
 8005380:	4622      	mov	r2, r4
 8005382:	4606      	mov	r6, r0
 8005384:	460f      	mov	r7, r1
 8005386:	462b      	mov	r3, r5
 8005388:	4620      	mov	r0, r4
 800538a:	4629      	mov	r1, r5
 800538c:	f7fb fb36 	bl	80009fc <__aeabi_dcmpun>
 8005390:	bbc8      	cbnz	r0, 8005406 <pow+0x96>
 8005392:	2200      	movs	r2, #0
 8005394:	2300      	movs	r3, #0
 8005396:	4640      	mov	r0, r8
 8005398:	4649      	mov	r1, r9
 800539a:	f7fb fafd 	bl	8000998 <__aeabi_dcmpeq>
 800539e:	b1b8      	cbz	r0, 80053d0 <pow+0x60>
 80053a0:	2200      	movs	r2, #0
 80053a2:	2300      	movs	r3, #0
 80053a4:	4620      	mov	r0, r4
 80053a6:	4629      	mov	r1, r5
 80053a8:	f7fb faf6 	bl	8000998 <__aeabi_dcmpeq>
 80053ac:	2800      	cmp	r0, #0
 80053ae:	d141      	bne.n	8005434 <pow+0xc4>
 80053b0:	4620      	mov	r0, r4
 80053b2:	4629      	mov	r1, r5
 80053b4:	f000 fe39 	bl	800602a <finite>
 80053b8:	b328      	cbz	r0, 8005406 <pow+0x96>
 80053ba:	2200      	movs	r2, #0
 80053bc:	2300      	movs	r3, #0
 80053be:	4620      	mov	r0, r4
 80053c0:	4629      	mov	r1, r5
 80053c2:	f7fb faf3 	bl	80009ac <__aeabi_dcmplt>
 80053c6:	b1f0      	cbz	r0, 8005406 <pow+0x96>
 80053c8:	f7ff ffa0 	bl	800530c <__errno>
 80053cc:	2322      	movs	r3, #34	; 0x22
 80053ce:	e019      	b.n	8005404 <pow+0x94>
 80053d0:	4630      	mov	r0, r6
 80053d2:	4639      	mov	r1, r7
 80053d4:	f000 fe29 	bl	800602a <finite>
 80053d8:	b9c8      	cbnz	r0, 800540e <pow+0x9e>
 80053da:	4640      	mov	r0, r8
 80053dc:	4649      	mov	r1, r9
 80053de:	f000 fe24 	bl	800602a <finite>
 80053e2:	b1a0      	cbz	r0, 800540e <pow+0x9e>
 80053e4:	4620      	mov	r0, r4
 80053e6:	4629      	mov	r1, r5
 80053e8:	f000 fe1f 	bl	800602a <finite>
 80053ec:	b178      	cbz	r0, 800540e <pow+0x9e>
 80053ee:	4632      	mov	r2, r6
 80053f0:	463b      	mov	r3, r7
 80053f2:	4630      	mov	r0, r6
 80053f4:	4639      	mov	r1, r7
 80053f6:	f7fb fb01 	bl	80009fc <__aeabi_dcmpun>
 80053fa:	2800      	cmp	r0, #0
 80053fc:	d0e4      	beq.n	80053c8 <pow+0x58>
 80053fe:	f7ff ff85 	bl	800530c <__errno>
 8005402:	2321      	movs	r3, #33	; 0x21
 8005404:	6003      	str	r3, [r0, #0]
 8005406:	4630      	mov	r0, r6
 8005408:	4639      	mov	r1, r7
 800540a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800540e:	2200      	movs	r2, #0
 8005410:	2300      	movs	r3, #0
 8005412:	4630      	mov	r0, r6
 8005414:	4639      	mov	r1, r7
 8005416:	f7fb fabf 	bl	8000998 <__aeabi_dcmpeq>
 800541a:	2800      	cmp	r0, #0
 800541c:	d0f3      	beq.n	8005406 <pow+0x96>
 800541e:	4640      	mov	r0, r8
 8005420:	4649      	mov	r1, r9
 8005422:	f000 fe02 	bl	800602a <finite>
 8005426:	2800      	cmp	r0, #0
 8005428:	d0ed      	beq.n	8005406 <pow+0x96>
 800542a:	4620      	mov	r0, r4
 800542c:	4629      	mov	r1, r5
 800542e:	f000 fdfc 	bl	800602a <finite>
 8005432:	e7c8      	b.n	80053c6 <pow+0x56>
 8005434:	2600      	movs	r6, #0
 8005436:	4f01      	ldr	r7, [pc, #4]	; (800543c <pow+0xcc>)
 8005438:	e7e5      	b.n	8005406 <pow+0x96>
 800543a:	bf00      	nop
 800543c:	3ff00000 	.word	0x3ff00000

08005440 <__ieee754_pow>:
 8005440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005444:	b093      	sub	sp, #76	; 0x4c
 8005446:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800544a:	e9dd 2702 	ldrd	r2, r7, [sp, #8]
 800544e:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 8005452:	4689      	mov	r9, r1
 8005454:	ea56 0102 	orrs.w	r1, r6, r2
 8005458:	4680      	mov	r8, r0
 800545a:	d111      	bne.n	8005480 <__ieee754_pow+0x40>
 800545c:	1803      	adds	r3, r0, r0
 800545e:	f489 2200 	eor.w	r2, r9, #524288	; 0x80000
 8005462:	4152      	adcs	r2, r2
 8005464:	4299      	cmp	r1, r3
 8005466:	4b82      	ldr	r3, [pc, #520]	; (8005670 <__ieee754_pow+0x230>)
 8005468:	4193      	sbcs	r3, r2
 800546a:	f080 84b9 	bcs.w	8005de0 <__ieee754_pow+0x9a0>
 800546e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005472:	4640      	mov	r0, r8
 8005474:	4649      	mov	r1, r9
 8005476:	f7fa fe71 	bl	800015c <__adddf3>
 800547a:	4683      	mov	fp, r0
 800547c:	468c      	mov	ip, r1
 800547e:	e06f      	b.n	8005560 <__ieee754_pow+0x120>
 8005480:	4b7c      	ldr	r3, [pc, #496]	; (8005674 <__ieee754_pow+0x234>)
 8005482:	f029 4400 	bic.w	r4, r9, #2147483648	; 0x80000000
 8005486:	429c      	cmp	r4, r3
 8005488:	464d      	mov	r5, r9
 800548a:	4682      	mov	sl, r0
 800548c:	dc06      	bgt.n	800549c <__ieee754_pow+0x5c>
 800548e:	d101      	bne.n	8005494 <__ieee754_pow+0x54>
 8005490:	2800      	cmp	r0, #0
 8005492:	d1ec      	bne.n	800546e <__ieee754_pow+0x2e>
 8005494:	429e      	cmp	r6, r3
 8005496:	dc01      	bgt.n	800549c <__ieee754_pow+0x5c>
 8005498:	d10f      	bne.n	80054ba <__ieee754_pow+0x7a>
 800549a:	b172      	cbz	r2, 80054ba <__ieee754_pow+0x7a>
 800549c:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 80054a0:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 80054a4:	ea55 050a 	orrs.w	r5, r5, sl
 80054a8:	d1e1      	bne.n	800546e <__ieee754_pow+0x2e>
 80054aa:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80054ae:	18db      	adds	r3, r3, r3
 80054b0:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 80054b4:	4152      	adcs	r2, r2
 80054b6:	429d      	cmp	r5, r3
 80054b8:	e7d5      	b.n	8005466 <__ieee754_pow+0x26>
 80054ba:	2d00      	cmp	r5, #0
 80054bc:	da39      	bge.n	8005532 <__ieee754_pow+0xf2>
 80054be:	4b6e      	ldr	r3, [pc, #440]	; (8005678 <__ieee754_pow+0x238>)
 80054c0:	429e      	cmp	r6, r3
 80054c2:	dc52      	bgt.n	800556a <__ieee754_pow+0x12a>
 80054c4:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 80054c8:	429e      	cmp	r6, r3
 80054ca:	f340 849c 	ble.w	8005e06 <__ieee754_pow+0x9c6>
 80054ce:	1533      	asrs	r3, r6, #20
 80054d0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80054d4:	2b14      	cmp	r3, #20
 80054d6:	dd0f      	ble.n	80054f8 <__ieee754_pow+0xb8>
 80054d8:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80054dc:	fa22 f103 	lsr.w	r1, r2, r3
 80054e0:	fa01 f303 	lsl.w	r3, r1, r3
 80054e4:	4293      	cmp	r3, r2
 80054e6:	f040 848e 	bne.w	8005e06 <__ieee754_pow+0x9c6>
 80054ea:	f001 0101 	and.w	r1, r1, #1
 80054ee:	f1c1 0302 	rsb	r3, r1, #2
 80054f2:	9300      	str	r3, [sp, #0]
 80054f4:	b182      	cbz	r2, 8005518 <__ieee754_pow+0xd8>
 80054f6:	e05d      	b.n	80055b4 <__ieee754_pow+0x174>
 80054f8:	2a00      	cmp	r2, #0
 80054fa:	d159      	bne.n	80055b0 <__ieee754_pow+0x170>
 80054fc:	f1c3 0314 	rsb	r3, r3, #20
 8005500:	fa46 f103 	asr.w	r1, r6, r3
 8005504:	fa01 f303 	lsl.w	r3, r1, r3
 8005508:	42b3      	cmp	r3, r6
 800550a:	f040 8479 	bne.w	8005e00 <__ieee754_pow+0x9c0>
 800550e:	f001 0101 	and.w	r1, r1, #1
 8005512:	f1c1 0302 	rsb	r3, r1, #2
 8005516:	9300      	str	r3, [sp, #0]
 8005518:	4b58      	ldr	r3, [pc, #352]	; (800567c <__ieee754_pow+0x23c>)
 800551a:	429e      	cmp	r6, r3
 800551c:	d132      	bne.n	8005584 <__ieee754_pow+0x144>
 800551e:	2f00      	cmp	r7, #0
 8005520:	f280 846a 	bge.w	8005df8 <__ieee754_pow+0x9b8>
 8005524:	4642      	mov	r2, r8
 8005526:	464b      	mov	r3, r9
 8005528:	2000      	movs	r0, #0
 800552a:	4954      	ldr	r1, [pc, #336]	; (800567c <__ieee754_pow+0x23c>)
 800552c:	f7fb f8f6 	bl	800071c <__aeabi_ddiv>
 8005530:	e7a3      	b.n	800547a <__ieee754_pow+0x3a>
 8005532:	2300      	movs	r3, #0
 8005534:	9300      	str	r3, [sp, #0]
 8005536:	2a00      	cmp	r2, #0
 8005538:	d13c      	bne.n	80055b4 <__ieee754_pow+0x174>
 800553a:	4b4e      	ldr	r3, [pc, #312]	; (8005674 <__ieee754_pow+0x234>)
 800553c:	429e      	cmp	r6, r3
 800553e:	d1eb      	bne.n	8005518 <__ieee754_pow+0xd8>
 8005540:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8005544:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8005548:	ea53 030a 	orrs.w	r3, r3, sl
 800554c:	f000 8448 	beq.w	8005de0 <__ieee754_pow+0x9a0>
 8005550:	4b4b      	ldr	r3, [pc, #300]	; (8005680 <__ieee754_pow+0x240>)
 8005552:	429c      	cmp	r4, r3
 8005554:	dd0b      	ble.n	800556e <__ieee754_pow+0x12e>
 8005556:	2f00      	cmp	r7, #0
 8005558:	f2c0 8448 	blt.w	8005dec <__ieee754_pow+0x9ac>
 800555c:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 8005560:	4658      	mov	r0, fp
 8005562:	4661      	mov	r1, ip
 8005564:	b013      	add	sp, #76	; 0x4c
 8005566:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800556a:	2302      	movs	r3, #2
 800556c:	e7e2      	b.n	8005534 <__ieee754_pow+0xf4>
 800556e:	2f00      	cmp	r7, #0
 8005570:	f04f 0b00 	mov.w	fp, #0
 8005574:	f04f 0c00 	mov.w	ip, #0
 8005578:	daf2      	bge.n	8005560 <__ieee754_pow+0x120>
 800557a:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 800557e:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 8005582:	e7ed      	b.n	8005560 <__ieee754_pow+0x120>
 8005584:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 8005588:	d106      	bne.n	8005598 <__ieee754_pow+0x158>
 800558a:	4642      	mov	r2, r8
 800558c:	464b      	mov	r3, r9
 800558e:	4640      	mov	r0, r8
 8005590:	4649      	mov	r1, r9
 8005592:	f7fa ff99 	bl	80004c8 <__aeabi_dmul>
 8005596:	e770      	b.n	800547a <__ieee754_pow+0x3a>
 8005598:	4b3a      	ldr	r3, [pc, #232]	; (8005684 <__ieee754_pow+0x244>)
 800559a:	429f      	cmp	r7, r3
 800559c:	d10a      	bne.n	80055b4 <__ieee754_pow+0x174>
 800559e:	2d00      	cmp	r5, #0
 80055a0:	db08      	blt.n	80055b4 <__ieee754_pow+0x174>
 80055a2:	4640      	mov	r0, r8
 80055a4:	4649      	mov	r1, r9
 80055a6:	b013      	add	sp, #76	; 0x4c
 80055a8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055ac:	f000 bc5e 	b.w	8005e6c <__ieee754_sqrt>
 80055b0:	2300      	movs	r3, #0
 80055b2:	9300      	str	r3, [sp, #0]
 80055b4:	4640      	mov	r0, r8
 80055b6:	4649      	mov	r1, r9
 80055b8:	f000 fd34 	bl	8006024 <fabs>
 80055bc:	4683      	mov	fp, r0
 80055be:	468c      	mov	ip, r1
 80055c0:	f1ba 0f00 	cmp.w	sl, #0
 80055c4:	d128      	bne.n	8005618 <__ieee754_pow+0x1d8>
 80055c6:	b124      	cbz	r4, 80055d2 <__ieee754_pow+0x192>
 80055c8:	4b2c      	ldr	r3, [pc, #176]	; (800567c <__ieee754_pow+0x23c>)
 80055ca:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 80055ce:	429a      	cmp	r2, r3
 80055d0:	d122      	bne.n	8005618 <__ieee754_pow+0x1d8>
 80055d2:	2f00      	cmp	r7, #0
 80055d4:	da07      	bge.n	80055e6 <__ieee754_pow+0x1a6>
 80055d6:	465a      	mov	r2, fp
 80055d8:	4663      	mov	r3, ip
 80055da:	2000      	movs	r0, #0
 80055dc:	4927      	ldr	r1, [pc, #156]	; (800567c <__ieee754_pow+0x23c>)
 80055de:	f7fb f89d 	bl	800071c <__aeabi_ddiv>
 80055e2:	4683      	mov	fp, r0
 80055e4:	468c      	mov	ip, r1
 80055e6:	2d00      	cmp	r5, #0
 80055e8:	daba      	bge.n	8005560 <__ieee754_pow+0x120>
 80055ea:	9b00      	ldr	r3, [sp, #0]
 80055ec:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80055f0:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80055f4:	4323      	orrs	r3, r4
 80055f6:	d108      	bne.n	800560a <__ieee754_pow+0x1ca>
 80055f8:	465a      	mov	r2, fp
 80055fa:	4663      	mov	r3, ip
 80055fc:	4658      	mov	r0, fp
 80055fe:	4661      	mov	r1, ip
 8005600:	f7fa fdaa 	bl	8000158 <__aeabi_dsub>
 8005604:	4602      	mov	r2, r0
 8005606:	460b      	mov	r3, r1
 8005608:	e790      	b.n	800552c <__ieee754_pow+0xec>
 800560a:	9b00      	ldr	r3, [sp, #0]
 800560c:	2b01      	cmp	r3, #1
 800560e:	d1a7      	bne.n	8005560 <__ieee754_pow+0x120>
 8005610:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 8005614:	469c      	mov	ip, r3
 8005616:	e7a3      	b.n	8005560 <__ieee754_pow+0x120>
 8005618:	0feb      	lsrs	r3, r5, #31
 800561a:	3b01      	subs	r3, #1
 800561c:	930c      	str	r3, [sp, #48]	; 0x30
 800561e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005620:	9b00      	ldr	r3, [sp, #0]
 8005622:	4313      	orrs	r3, r2
 8005624:	d104      	bne.n	8005630 <__ieee754_pow+0x1f0>
 8005626:	4642      	mov	r2, r8
 8005628:	464b      	mov	r3, r9
 800562a:	4640      	mov	r0, r8
 800562c:	4649      	mov	r1, r9
 800562e:	e7e7      	b.n	8005600 <__ieee754_pow+0x1c0>
 8005630:	4b15      	ldr	r3, [pc, #84]	; (8005688 <__ieee754_pow+0x248>)
 8005632:	429e      	cmp	r6, r3
 8005634:	f340 80f6 	ble.w	8005824 <__ieee754_pow+0x3e4>
 8005638:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800563c:	429e      	cmp	r6, r3
 800563e:	4b10      	ldr	r3, [pc, #64]	; (8005680 <__ieee754_pow+0x240>)
 8005640:	dd09      	ble.n	8005656 <__ieee754_pow+0x216>
 8005642:	429c      	cmp	r4, r3
 8005644:	dc0c      	bgt.n	8005660 <__ieee754_pow+0x220>
 8005646:	2f00      	cmp	r7, #0
 8005648:	da0c      	bge.n	8005664 <__ieee754_pow+0x224>
 800564a:	2000      	movs	r0, #0
 800564c:	b013      	add	sp, #76	; 0x4c
 800564e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005652:	f000 bce2 	b.w	800601a <__math_oflow>
 8005656:	429c      	cmp	r4, r3
 8005658:	dbf5      	blt.n	8005646 <__ieee754_pow+0x206>
 800565a:	4b08      	ldr	r3, [pc, #32]	; (800567c <__ieee754_pow+0x23c>)
 800565c:	429c      	cmp	r4, r3
 800565e:	dd15      	ble.n	800568c <__ieee754_pow+0x24c>
 8005660:	2f00      	cmp	r7, #0
 8005662:	dcf2      	bgt.n	800564a <__ieee754_pow+0x20a>
 8005664:	2000      	movs	r0, #0
 8005666:	b013      	add	sp, #76	; 0x4c
 8005668:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800566c:	f000 bcd0 	b.w	8006010 <__math_uflow>
 8005670:	fff00000 	.word	0xfff00000
 8005674:	7ff00000 	.word	0x7ff00000
 8005678:	433fffff 	.word	0x433fffff
 800567c:	3ff00000 	.word	0x3ff00000
 8005680:	3fefffff 	.word	0x3fefffff
 8005684:	3fe00000 	.word	0x3fe00000
 8005688:	41e00000 	.word	0x41e00000
 800568c:	4661      	mov	r1, ip
 800568e:	2200      	movs	r2, #0
 8005690:	4658      	mov	r0, fp
 8005692:	4b5f      	ldr	r3, [pc, #380]	; (8005810 <__ieee754_pow+0x3d0>)
 8005694:	f7fa fd60 	bl	8000158 <__aeabi_dsub>
 8005698:	a355      	add	r3, pc, #340	; (adr r3, 80057f0 <__ieee754_pow+0x3b0>)
 800569a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800569e:	4604      	mov	r4, r0
 80056a0:	460d      	mov	r5, r1
 80056a2:	f7fa ff11 	bl	80004c8 <__aeabi_dmul>
 80056a6:	a354      	add	r3, pc, #336	; (adr r3, 80057f8 <__ieee754_pow+0x3b8>)
 80056a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056ac:	4606      	mov	r6, r0
 80056ae:	460f      	mov	r7, r1
 80056b0:	4620      	mov	r0, r4
 80056b2:	4629      	mov	r1, r5
 80056b4:	f7fa ff08 	bl	80004c8 <__aeabi_dmul>
 80056b8:	2200      	movs	r2, #0
 80056ba:	4682      	mov	sl, r0
 80056bc:	468b      	mov	fp, r1
 80056be:	4620      	mov	r0, r4
 80056c0:	4629      	mov	r1, r5
 80056c2:	4b54      	ldr	r3, [pc, #336]	; (8005814 <__ieee754_pow+0x3d4>)
 80056c4:	f7fa ff00 	bl	80004c8 <__aeabi_dmul>
 80056c8:	4602      	mov	r2, r0
 80056ca:	460b      	mov	r3, r1
 80056cc:	a14c      	add	r1, pc, #304	; (adr r1, 8005800 <__ieee754_pow+0x3c0>)
 80056ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 80056d2:	f7fa fd41 	bl	8000158 <__aeabi_dsub>
 80056d6:	4622      	mov	r2, r4
 80056d8:	462b      	mov	r3, r5
 80056da:	f7fa fef5 	bl	80004c8 <__aeabi_dmul>
 80056de:	4602      	mov	r2, r0
 80056e0:	460b      	mov	r3, r1
 80056e2:	2000      	movs	r0, #0
 80056e4:	494c      	ldr	r1, [pc, #304]	; (8005818 <__ieee754_pow+0x3d8>)
 80056e6:	f7fa fd37 	bl	8000158 <__aeabi_dsub>
 80056ea:	4622      	mov	r2, r4
 80056ec:	462b      	mov	r3, r5
 80056ee:	4680      	mov	r8, r0
 80056f0:	4689      	mov	r9, r1
 80056f2:	4620      	mov	r0, r4
 80056f4:	4629      	mov	r1, r5
 80056f6:	f7fa fee7 	bl	80004c8 <__aeabi_dmul>
 80056fa:	4602      	mov	r2, r0
 80056fc:	460b      	mov	r3, r1
 80056fe:	4640      	mov	r0, r8
 8005700:	4649      	mov	r1, r9
 8005702:	f7fa fee1 	bl	80004c8 <__aeabi_dmul>
 8005706:	a340      	add	r3, pc, #256	; (adr r3, 8005808 <__ieee754_pow+0x3c8>)
 8005708:	e9d3 2300 	ldrd	r2, r3, [r3]
 800570c:	f7fa fedc 	bl	80004c8 <__aeabi_dmul>
 8005710:	4602      	mov	r2, r0
 8005712:	460b      	mov	r3, r1
 8005714:	4650      	mov	r0, sl
 8005716:	4659      	mov	r1, fp
 8005718:	f7fa fd1e 	bl	8000158 <__aeabi_dsub>
 800571c:	f04f 0a00 	mov.w	sl, #0
 8005720:	4602      	mov	r2, r0
 8005722:	460b      	mov	r3, r1
 8005724:	4604      	mov	r4, r0
 8005726:	460d      	mov	r5, r1
 8005728:	4630      	mov	r0, r6
 800572a:	4639      	mov	r1, r7
 800572c:	f7fa fd16 	bl	800015c <__adddf3>
 8005730:	4632      	mov	r2, r6
 8005732:	463b      	mov	r3, r7
 8005734:	4650      	mov	r0, sl
 8005736:	468b      	mov	fp, r1
 8005738:	f7fa fd0e 	bl	8000158 <__aeabi_dsub>
 800573c:	4602      	mov	r2, r0
 800573e:	460b      	mov	r3, r1
 8005740:	4620      	mov	r0, r4
 8005742:	4629      	mov	r1, r5
 8005744:	f7fa fd08 	bl	8000158 <__aeabi_dsub>
 8005748:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800574c:	9b00      	ldr	r3, [sp, #0]
 800574e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005750:	3b01      	subs	r3, #1
 8005752:	4313      	orrs	r3, r2
 8005754:	f04f 0600 	mov.w	r6, #0
 8005758:	f04f 0200 	mov.w	r2, #0
 800575c:	bf0c      	ite	eq
 800575e:	4b2f      	ldreq	r3, [pc, #188]	; (800581c <__ieee754_pow+0x3dc>)
 8005760:	4b2b      	ldrne	r3, [pc, #172]	; (8005810 <__ieee754_pow+0x3d0>)
 8005762:	4604      	mov	r4, r0
 8005764:	460d      	mov	r5, r1
 8005766:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800576a:	e9cd 2300 	strd	r2, r3, [sp]
 800576e:	4632      	mov	r2, r6
 8005770:	463b      	mov	r3, r7
 8005772:	f7fa fcf1 	bl	8000158 <__aeabi_dsub>
 8005776:	4652      	mov	r2, sl
 8005778:	465b      	mov	r3, fp
 800577a:	f7fa fea5 	bl	80004c8 <__aeabi_dmul>
 800577e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005782:	4680      	mov	r8, r0
 8005784:	4689      	mov	r9, r1
 8005786:	4620      	mov	r0, r4
 8005788:	4629      	mov	r1, r5
 800578a:	f7fa fe9d 	bl	80004c8 <__aeabi_dmul>
 800578e:	4602      	mov	r2, r0
 8005790:	460b      	mov	r3, r1
 8005792:	4640      	mov	r0, r8
 8005794:	4649      	mov	r1, r9
 8005796:	f7fa fce1 	bl	800015c <__adddf3>
 800579a:	4632      	mov	r2, r6
 800579c:	463b      	mov	r3, r7
 800579e:	4680      	mov	r8, r0
 80057a0:	4689      	mov	r9, r1
 80057a2:	4650      	mov	r0, sl
 80057a4:	4659      	mov	r1, fp
 80057a6:	f7fa fe8f 	bl	80004c8 <__aeabi_dmul>
 80057aa:	4604      	mov	r4, r0
 80057ac:	460d      	mov	r5, r1
 80057ae:	460b      	mov	r3, r1
 80057b0:	4602      	mov	r2, r0
 80057b2:	4649      	mov	r1, r9
 80057b4:	4640      	mov	r0, r8
 80057b6:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80057ba:	f7fa fccf 	bl	800015c <__adddf3>
 80057be:	4b18      	ldr	r3, [pc, #96]	; (8005820 <__ieee754_pow+0x3e0>)
 80057c0:	4682      	mov	sl, r0
 80057c2:	4299      	cmp	r1, r3
 80057c4:	460f      	mov	r7, r1
 80057c6:	460e      	mov	r6, r1
 80057c8:	f340 82e5 	ble.w	8005d96 <__ieee754_pow+0x956>
 80057cc:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80057d0:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80057d4:	4303      	orrs	r3, r0
 80057d6:	f000 81df 	beq.w	8005b98 <__ieee754_pow+0x758>
 80057da:	e9dd 0100 	ldrd	r0, r1, [sp]
 80057de:	2200      	movs	r2, #0
 80057e0:	2300      	movs	r3, #0
 80057e2:	f7fb f8e3 	bl	80009ac <__aeabi_dcmplt>
 80057e6:	3800      	subs	r0, #0
 80057e8:	bf18      	it	ne
 80057ea:	2001      	movne	r0, #1
 80057ec:	e72e      	b.n	800564c <__ieee754_pow+0x20c>
 80057ee:	bf00      	nop
 80057f0:	60000000 	.word	0x60000000
 80057f4:	3ff71547 	.word	0x3ff71547
 80057f8:	f85ddf44 	.word	0xf85ddf44
 80057fc:	3e54ae0b 	.word	0x3e54ae0b
 8005800:	55555555 	.word	0x55555555
 8005804:	3fd55555 	.word	0x3fd55555
 8005808:	652b82fe 	.word	0x652b82fe
 800580c:	3ff71547 	.word	0x3ff71547
 8005810:	3ff00000 	.word	0x3ff00000
 8005814:	3fd00000 	.word	0x3fd00000
 8005818:	3fe00000 	.word	0x3fe00000
 800581c:	bff00000 	.word	0xbff00000
 8005820:	408fffff 	.word	0x408fffff
 8005824:	4bd2      	ldr	r3, [pc, #840]	; (8005b70 <__ieee754_pow+0x730>)
 8005826:	2200      	movs	r2, #0
 8005828:	402b      	ands	r3, r5
 800582a:	b943      	cbnz	r3, 800583e <__ieee754_pow+0x3fe>
 800582c:	4658      	mov	r0, fp
 800582e:	4661      	mov	r1, ip
 8005830:	4bd0      	ldr	r3, [pc, #832]	; (8005b74 <__ieee754_pow+0x734>)
 8005832:	f7fa fe49 	bl	80004c8 <__aeabi_dmul>
 8005836:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800583a:	4683      	mov	fp, r0
 800583c:	460c      	mov	r4, r1
 800583e:	1523      	asrs	r3, r4, #20
 8005840:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8005844:	4413      	add	r3, r2
 8005846:	930b      	str	r3, [sp, #44]	; 0x2c
 8005848:	4bcb      	ldr	r3, [pc, #812]	; (8005b78 <__ieee754_pow+0x738>)
 800584a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800584e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8005852:	429c      	cmp	r4, r3
 8005854:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8005858:	dd08      	ble.n	800586c <__ieee754_pow+0x42c>
 800585a:	4bc8      	ldr	r3, [pc, #800]	; (8005b7c <__ieee754_pow+0x73c>)
 800585c:	429c      	cmp	r4, r3
 800585e:	f340 8199 	ble.w	8005b94 <__ieee754_pow+0x754>
 8005862:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005864:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8005868:	3301      	adds	r3, #1
 800586a:	930b      	str	r3, [sp, #44]	; 0x2c
 800586c:	2600      	movs	r6, #0
 800586e:	00f3      	lsls	r3, r6, #3
 8005870:	930d      	str	r3, [sp, #52]	; 0x34
 8005872:	4bc3      	ldr	r3, [pc, #780]	; (8005b80 <__ieee754_pow+0x740>)
 8005874:	4658      	mov	r0, fp
 8005876:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800587a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800587e:	4629      	mov	r1, r5
 8005880:	461a      	mov	r2, r3
 8005882:	e9cd 3408 	strd	r3, r4, [sp, #32]
 8005886:	4623      	mov	r3, r4
 8005888:	f7fa fc66 	bl	8000158 <__aeabi_dsub>
 800588c:	46da      	mov	sl, fp
 800588e:	462b      	mov	r3, r5
 8005890:	4652      	mov	r2, sl
 8005892:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8005896:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800589a:	f7fa fc5f 	bl	800015c <__adddf3>
 800589e:	4602      	mov	r2, r0
 80058a0:	460b      	mov	r3, r1
 80058a2:	2000      	movs	r0, #0
 80058a4:	49b7      	ldr	r1, [pc, #732]	; (8005b84 <__ieee754_pow+0x744>)
 80058a6:	f7fa ff39 	bl	800071c <__aeabi_ddiv>
 80058aa:	4602      	mov	r2, r0
 80058ac:	460b      	mov	r3, r1
 80058ae:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80058b2:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80058b6:	f7fa fe07 	bl	80004c8 <__aeabi_dmul>
 80058ba:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80058be:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 80058c2:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80058c6:	2300      	movs	r3, #0
 80058c8:	2200      	movs	r2, #0
 80058ca:	46ab      	mov	fp, r5
 80058cc:	106d      	asrs	r5, r5, #1
 80058ce:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80058d2:	9304      	str	r3, [sp, #16]
 80058d4:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80058d8:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80058dc:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 80058e0:	4640      	mov	r0, r8
 80058e2:	4649      	mov	r1, r9
 80058e4:	4614      	mov	r4, r2
 80058e6:	461d      	mov	r5, r3
 80058e8:	f7fa fdee 	bl	80004c8 <__aeabi_dmul>
 80058ec:	4602      	mov	r2, r0
 80058ee:	460b      	mov	r3, r1
 80058f0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80058f4:	f7fa fc30 	bl	8000158 <__aeabi_dsub>
 80058f8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80058fc:	4606      	mov	r6, r0
 80058fe:	460f      	mov	r7, r1
 8005900:	4620      	mov	r0, r4
 8005902:	4629      	mov	r1, r5
 8005904:	f7fa fc28 	bl	8000158 <__aeabi_dsub>
 8005908:	4602      	mov	r2, r0
 800590a:	460b      	mov	r3, r1
 800590c:	4650      	mov	r0, sl
 800590e:	4659      	mov	r1, fp
 8005910:	f7fa fc22 	bl	8000158 <__aeabi_dsub>
 8005914:	4642      	mov	r2, r8
 8005916:	464b      	mov	r3, r9
 8005918:	f7fa fdd6 	bl	80004c8 <__aeabi_dmul>
 800591c:	4602      	mov	r2, r0
 800591e:	460b      	mov	r3, r1
 8005920:	4630      	mov	r0, r6
 8005922:	4639      	mov	r1, r7
 8005924:	f7fa fc18 	bl	8000158 <__aeabi_dsub>
 8005928:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800592c:	f7fa fdcc 	bl	80004c8 <__aeabi_dmul>
 8005930:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005934:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005938:	4610      	mov	r0, r2
 800593a:	4619      	mov	r1, r3
 800593c:	f7fa fdc4 	bl	80004c8 <__aeabi_dmul>
 8005940:	a379      	add	r3, pc, #484	; (adr r3, 8005b28 <__ieee754_pow+0x6e8>)
 8005942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005946:	4604      	mov	r4, r0
 8005948:	460d      	mov	r5, r1
 800594a:	f7fa fdbd 	bl	80004c8 <__aeabi_dmul>
 800594e:	a378      	add	r3, pc, #480	; (adr r3, 8005b30 <__ieee754_pow+0x6f0>)
 8005950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005954:	f7fa fc02 	bl	800015c <__adddf3>
 8005958:	4622      	mov	r2, r4
 800595a:	462b      	mov	r3, r5
 800595c:	f7fa fdb4 	bl	80004c8 <__aeabi_dmul>
 8005960:	a375      	add	r3, pc, #468	; (adr r3, 8005b38 <__ieee754_pow+0x6f8>)
 8005962:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005966:	f7fa fbf9 	bl	800015c <__adddf3>
 800596a:	4622      	mov	r2, r4
 800596c:	462b      	mov	r3, r5
 800596e:	f7fa fdab 	bl	80004c8 <__aeabi_dmul>
 8005972:	a373      	add	r3, pc, #460	; (adr r3, 8005b40 <__ieee754_pow+0x700>)
 8005974:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005978:	f7fa fbf0 	bl	800015c <__adddf3>
 800597c:	4622      	mov	r2, r4
 800597e:	462b      	mov	r3, r5
 8005980:	f7fa fda2 	bl	80004c8 <__aeabi_dmul>
 8005984:	a370      	add	r3, pc, #448	; (adr r3, 8005b48 <__ieee754_pow+0x708>)
 8005986:	e9d3 2300 	ldrd	r2, r3, [r3]
 800598a:	f7fa fbe7 	bl	800015c <__adddf3>
 800598e:	4622      	mov	r2, r4
 8005990:	462b      	mov	r3, r5
 8005992:	f7fa fd99 	bl	80004c8 <__aeabi_dmul>
 8005996:	a36e      	add	r3, pc, #440	; (adr r3, 8005b50 <__ieee754_pow+0x710>)
 8005998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800599c:	f7fa fbde 	bl	800015c <__adddf3>
 80059a0:	4622      	mov	r2, r4
 80059a2:	4606      	mov	r6, r0
 80059a4:	460f      	mov	r7, r1
 80059a6:	462b      	mov	r3, r5
 80059a8:	4620      	mov	r0, r4
 80059aa:	4629      	mov	r1, r5
 80059ac:	f7fa fd8c 	bl	80004c8 <__aeabi_dmul>
 80059b0:	4602      	mov	r2, r0
 80059b2:	460b      	mov	r3, r1
 80059b4:	4630      	mov	r0, r6
 80059b6:	4639      	mov	r1, r7
 80059b8:	f7fa fd86 	bl	80004c8 <__aeabi_dmul>
 80059bc:	4604      	mov	r4, r0
 80059be:	460d      	mov	r5, r1
 80059c0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80059c4:	4642      	mov	r2, r8
 80059c6:	464b      	mov	r3, r9
 80059c8:	f7fa fbc8 	bl	800015c <__adddf3>
 80059cc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80059d0:	f7fa fd7a 	bl	80004c8 <__aeabi_dmul>
 80059d4:	4622      	mov	r2, r4
 80059d6:	462b      	mov	r3, r5
 80059d8:	f7fa fbc0 	bl	800015c <__adddf3>
 80059dc:	4642      	mov	r2, r8
 80059de:	4606      	mov	r6, r0
 80059e0:	460f      	mov	r7, r1
 80059e2:	464b      	mov	r3, r9
 80059e4:	4640      	mov	r0, r8
 80059e6:	4649      	mov	r1, r9
 80059e8:	f7fa fd6e 	bl	80004c8 <__aeabi_dmul>
 80059ec:	2200      	movs	r2, #0
 80059ee:	4b66      	ldr	r3, [pc, #408]	; (8005b88 <__ieee754_pow+0x748>)
 80059f0:	4682      	mov	sl, r0
 80059f2:	468b      	mov	fp, r1
 80059f4:	f7fa fbb2 	bl	800015c <__adddf3>
 80059f8:	4632      	mov	r2, r6
 80059fa:	463b      	mov	r3, r7
 80059fc:	f7fa fbae 	bl	800015c <__adddf3>
 8005a00:	2400      	movs	r4, #0
 8005a02:	460d      	mov	r5, r1
 8005a04:	4622      	mov	r2, r4
 8005a06:	460b      	mov	r3, r1
 8005a08:	4640      	mov	r0, r8
 8005a0a:	4649      	mov	r1, r9
 8005a0c:	f7fa fd5c 	bl	80004c8 <__aeabi_dmul>
 8005a10:	2200      	movs	r2, #0
 8005a12:	4680      	mov	r8, r0
 8005a14:	4689      	mov	r9, r1
 8005a16:	4620      	mov	r0, r4
 8005a18:	4629      	mov	r1, r5
 8005a1a:	4b5b      	ldr	r3, [pc, #364]	; (8005b88 <__ieee754_pow+0x748>)
 8005a1c:	f7fa fb9c 	bl	8000158 <__aeabi_dsub>
 8005a20:	4652      	mov	r2, sl
 8005a22:	465b      	mov	r3, fp
 8005a24:	f7fa fb98 	bl	8000158 <__aeabi_dsub>
 8005a28:	4602      	mov	r2, r0
 8005a2a:	460b      	mov	r3, r1
 8005a2c:	4630      	mov	r0, r6
 8005a2e:	4639      	mov	r1, r7
 8005a30:	f7fa fb92 	bl	8000158 <__aeabi_dsub>
 8005a34:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005a38:	f7fa fd46 	bl	80004c8 <__aeabi_dmul>
 8005a3c:	4622      	mov	r2, r4
 8005a3e:	4606      	mov	r6, r0
 8005a40:	460f      	mov	r7, r1
 8005a42:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005a46:	462b      	mov	r3, r5
 8005a48:	f7fa fd3e 	bl	80004c8 <__aeabi_dmul>
 8005a4c:	4602      	mov	r2, r0
 8005a4e:	460b      	mov	r3, r1
 8005a50:	4630      	mov	r0, r6
 8005a52:	4639      	mov	r1, r7
 8005a54:	f7fa fb82 	bl	800015c <__adddf3>
 8005a58:	2400      	movs	r4, #0
 8005a5a:	4606      	mov	r6, r0
 8005a5c:	460f      	mov	r7, r1
 8005a5e:	4602      	mov	r2, r0
 8005a60:	460b      	mov	r3, r1
 8005a62:	4640      	mov	r0, r8
 8005a64:	4649      	mov	r1, r9
 8005a66:	f7fa fb79 	bl	800015c <__adddf3>
 8005a6a:	a33b      	add	r3, pc, #236	; (adr r3, 8005b58 <__ieee754_pow+0x718>)
 8005a6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a70:	4620      	mov	r0, r4
 8005a72:	460d      	mov	r5, r1
 8005a74:	f7fa fd28 	bl	80004c8 <__aeabi_dmul>
 8005a78:	4642      	mov	r2, r8
 8005a7a:	464b      	mov	r3, r9
 8005a7c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005a80:	4620      	mov	r0, r4
 8005a82:	4629      	mov	r1, r5
 8005a84:	f7fa fb68 	bl	8000158 <__aeabi_dsub>
 8005a88:	4602      	mov	r2, r0
 8005a8a:	460b      	mov	r3, r1
 8005a8c:	4630      	mov	r0, r6
 8005a8e:	4639      	mov	r1, r7
 8005a90:	f7fa fb62 	bl	8000158 <__aeabi_dsub>
 8005a94:	a332      	add	r3, pc, #200	; (adr r3, 8005b60 <__ieee754_pow+0x720>)
 8005a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a9a:	f7fa fd15 	bl	80004c8 <__aeabi_dmul>
 8005a9e:	a332      	add	r3, pc, #200	; (adr r3, 8005b68 <__ieee754_pow+0x728>)
 8005aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aa4:	4606      	mov	r6, r0
 8005aa6:	460f      	mov	r7, r1
 8005aa8:	4620      	mov	r0, r4
 8005aaa:	4629      	mov	r1, r5
 8005aac:	f7fa fd0c 	bl	80004c8 <__aeabi_dmul>
 8005ab0:	4602      	mov	r2, r0
 8005ab2:	460b      	mov	r3, r1
 8005ab4:	4630      	mov	r0, r6
 8005ab6:	4639      	mov	r1, r7
 8005ab8:	f7fa fb50 	bl	800015c <__adddf3>
 8005abc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005abe:	4b33      	ldr	r3, [pc, #204]	; (8005b8c <__ieee754_pow+0x74c>)
 8005ac0:	f04f 0a00 	mov.w	sl, #0
 8005ac4:	4413      	add	r3, r2
 8005ac6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aca:	f7fa fb47 	bl	800015c <__adddf3>
 8005ace:	4680      	mov	r8, r0
 8005ad0:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8005ad2:	4689      	mov	r9, r1
 8005ad4:	f7fa fc8e 	bl	80003f4 <__aeabi_i2d>
 8005ad8:	4604      	mov	r4, r0
 8005ada:	460d      	mov	r5, r1
 8005adc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005ade:	4b2c      	ldr	r3, [pc, #176]	; (8005b90 <__ieee754_pow+0x750>)
 8005ae0:	4413      	add	r3, r2
 8005ae2:	e9d3 6700 	ldrd	r6, r7, [r3]
 8005ae6:	4642      	mov	r2, r8
 8005ae8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005aec:	464b      	mov	r3, r9
 8005aee:	f7fa fb35 	bl	800015c <__adddf3>
 8005af2:	4632      	mov	r2, r6
 8005af4:	463b      	mov	r3, r7
 8005af6:	f7fa fb31 	bl	800015c <__adddf3>
 8005afa:	4622      	mov	r2, r4
 8005afc:	462b      	mov	r3, r5
 8005afe:	f7fa fb2d 	bl	800015c <__adddf3>
 8005b02:	4622      	mov	r2, r4
 8005b04:	462b      	mov	r3, r5
 8005b06:	4650      	mov	r0, sl
 8005b08:	468b      	mov	fp, r1
 8005b0a:	f7fa fb25 	bl	8000158 <__aeabi_dsub>
 8005b0e:	4632      	mov	r2, r6
 8005b10:	463b      	mov	r3, r7
 8005b12:	f7fa fb21 	bl	8000158 <__aeabi_dsub>
 8005b16:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005b1a:	f7fa fb1d 	bl	8000158 <__aeabi_dsub>
 8005b1e:	4602      	mov	r2, r0
 8005b20:	460b      	mov	r3, r1
 8005b22:	4640      	mov	r0, r8
 8005b24:	4649      	mov	r1, r9
 8005b26:	e60d      	b.n	8005744 <__ieee754_pow+0x304>
 8005b28:	4a454eef 	.word	0x4a454eef
 8005b2c:	3fca7e28 	.word	0x3fca7e28
 8005b30:	93c9db65 	.word	0x93c9db65
 8005b34:	3fcd864a 	.word	0x3fcd864a
 8005b38:	a91d4101 	.word	0xa91d4101
 8005b3c:	3fd17460 	.word	0x3fd17460
 8005b40:	518f264d 	.word	0x518f264d
 8005b44:	3fd55555 	.word	0x3fd55555
 8005b48:	db6fabff 	.word	0xdb6fabff
 8005b4c:	3fdb6db6 	.word	0x3fdb6db6
 8005b50:	33333303 	.word	0x33333303
 8005b54:	3fe33333 	.word	0x3fe33333
 8005b58:	e0000000 	.word	0xe0000000
 8005b5c:	3feec709 	.word	0x3feec709
 8005b60:	dc3a03fd 	.word	0xdc3a03fd
 8005b64:	3feec709 	.word	0x3feec709
 8005b68:	145b01f5 	.word	0x145b01f5
 8005b6c:	be3e2fe0 	.word	0xbe3e2fe0
 8005b70:	7ff00000 	.word	0x7ff00000
 8005b74:	43400000 	.word	0x43400000
 8005b78:	0003988e 	.word	0x0003988e
 8005b7c:	000bb679 	.word	0x000bb679
 8005b80:	08006180 	.word	0x08006180
 8005b84:	3ff00000 	.word	0x3ff00000
 8005b88:	40080000 	.word	0x40080000
 8005b8c:	080061a0 	.word	0x080061a0
 8005b90:	08006190 	.word	0x08006190
 8005b94:	2601      	movs	r6, #1
 8005b96:	e66a      	b.n	800586e <__ieee754_pow+0x42e>
 8005b98:	a39d      	add	r3, pc, #628	; (adr r3, 8005e10 <__ieee754_pow+0x9d0>)
 8005b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b9e:	4640      	mov	r0, r8
 8005ba0:	4649      	mov	r1, r9
 8005ba2:	f7fa fadb 	bl	800015c <__adddf3>
 8005ba6:	4622      	mov	r2, r4
 8005ba8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005bac:	462b      	mov	r3, r5
 8005bae:	4650      	mov	r0, sl
 8005bb0:	4639      	mov	r1, r7
 8005bb2:	f7fa fad1 	bl	8000158 <__aeabi_dsub>
 8005bb6:	4602      	mov	r2, r0
 8005bb8:	460b      	mov	r3, r1
 8005bba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005bbe:	f7fa ff13 	bl	80009e8 <__aeabi_dcmpgt>
 8005bc2:	2800      	cmp	r0, #0
 8005bc4:	f47f ae09 	bne.w	80057da <__ieee754_pow+0x39a>
 8005bc8:	4aa3      	ldr	r2, [pc, #652]	; (8005e58 <__ieee754_pow+0xa18>)
 8005bca:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	f340 8101 	ble.w	8005dd6 <__ieee754_pow+0x996>
 8005bd4:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8005bd8:	2000      	movs	r0, #0
 8005bda:	151b      	asrs	r3, r3, #20
 8005bdc:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8005be0:	fa4a f303 	asr.w	r3, sl, r3
 8005be4:	4433      	add	r3, r6
 8005be6:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8005bea:	4f9c      	ldr	r7, [pc, #624]	; (8005e5c <__ieee754_pow+0xa1c>)
 8005bec:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8005bf0:	4117      	asrs	r7, r2
 8005bf2:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8005bf6:	ea23 0107 	bic.w	r1, r3, r7
 8005bfa:	f1c2 0214 	rsb	r2, r2, #20
 8005bfe:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8005c02:	460b      	mov	r3, r1
 8005c04:	fa4a fa02 	asr.w	sl, sl, r2
 8005c08:	2e00      	cmp	r6, #0
 8005c0a:	4602      	mov	r2, r0
 8005c0c:	4629      	mov	r1, r5
 8005c0e:	4620      	mov	r0, r4
 8005c10:	bfb8      	it	lt
 8005c12:	f1ca 0a00 	rsblt	sl, sl, #0
 8005c16:	f7fa fa9f 	bl	8000158 <__aeabi_dsub>
 8005c1a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c1e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c22:	2400      	movs	r4, #0
 8005c24:	4642      	mov	r2, r8
 8005c26:	464b      	mov	r3, r9
 8005c28:	f7fa fa98 	bl	800015c <__adddf3>
 8005c2c:	a37a      	add	r3, pc, #488	; (adr r3, 8005e18 <__ieee754_pow+0x9d8>)
 8005c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c32:	4620      	mov	r0, r4
 8005c34:	460d      	mov	r5, r1
 8005c36:	f7fa fc47 	bl	80004c8 <__aeabi_dmul>
 8005c3a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005c3e:	4606      	mov	r6, r0
 8005c40:	460f      	mov	r7, r1
 8005c42:	4620      	mov	r0, r4
 8005c44:	4629      	mov	r1, r5
 8005c46:	f7fa fa87 	bl	8000158 <__aeabi_dsub>
 8005c4a:	4602      	mov	r2, r0
 8005c4c:	460b      	mov	r3, r1
 8005c4e:	4640      	mov	r0, r8
 8005c50:	4649      	mov	r1, r9
 8005c52:	f7fa fa81 	bl	8000158 <__aeabi_dsub>
 8005c56:	a372      	add	r3, pc, #456	; (adr r3, 8005e20 <__ieee754_pow+0x9e0>)
 8005c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c5c:	f7fa fc34 	bl	80004c8 <__aeabi_dmul>
 8005c60:	a371      	add	r3, pc, #452	; (adr r3, 8005e28 <__ieee754_pow+0x9e8>)
 8005c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c66:	4680      	mov	r8, r0
 8005c68:	4689      	mov	r9, r1
 8005c6a:	4620      	mov	r0, r4
 8005c6c:	4629      	mov	r1, r5
 8005c6e:	f7fa fc2b 	bl	80004c8 <__aeabi_dmul>
 8005c72:	4602      	mov	r2, r0
 8005c74:	460b      	mov	r3, r1
 8005c76:	4640      	mov	r0, r8
 8005c78:	4649      	mov	r1, r9
 8005c7a:	f7fa fa6f 	bl	800015c <__adddf3>
 8005c7e:	4604      	mov	r4, r0
 8005c80:	460d      	mov	r5, r1
 8005c82:	4602      	mov	r2, r0
 8005c84:	460b      	mov	r3, r1
 8005c86:	4630      	mov	r0, r6
 8005c88:	4639      	mov	r1, r7
 8005c8a:	f7fa fa67 	bl	800015c <__adddf3>
 8005c8e:	4632      	mov	r2, r6
 8005c90:	463b      	mov	r3, r7
 8005c92:	4680      	mov	r8, r0
 8005c94:	4689      	mov	r9, r1
 8005c96:	f7fa fa5f 	bl	8000158 <__aeabi_dsub>
 8005c9a:	4602      	mov	r2, r0
 8005c9c:	460b      	mov	r3, r1
 8005c9e:	4620      	mov	r0, r4
 8005ca0:	4629      	mov	r1, r5
 8005ca2:	f7fa fa59 	bl	8000158 <__aeabi_dsub>
 8005ca6:	4642      	mov	r2, r8
 8005ca8:	4606      	mov	r6, r0
 8005caa:	460f      	mov	r7, r1
 8005cac:	464b      	mov	r3, r9
 8005cae:	4640      	mov	r0, r8
 8005cb0:	4649      	mov	r1, r9
 8005cb2:	f7fa fc09 	bl	80004c8 <__aeabi_dmul>
 8005cb6:	a35e      	add	r3, pc, #376	; (adr r3, 8005e30 <__ieee754_pow+0x9f0>)
 8005cb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cbc:	4604      	mov	r4, r0
 8005cbe:	460d      	mov	r5, r1
 8005cc0:	f7fa fc02 	bl	80004c8 <__aeabi_dmul>
 8005cc4:	a35c      	add	r3, pc, #368	; (adr r3, 8005e38 <__ieee754_pow+0x9f8>)
 8005cc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cca:	f7fa fa45 	bl	8000158 <__aeabi_dsub>
 8005cce:	4622      	mov	r2, r4
 8005cd0:	462b      	mov	r3, r5
 8005cd2:	f7fa fbf9 	bl	80004c8 <__aeabi_dmul>
 8005cd6:	a35a      	add	r3, pc, #360	; (adr r3, 8005e40 <__ieee754_pow+0xa00>)
 8005cd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cdc:	f7fa fa3e 	bl	800015c <__adddf3>
 8005ce0:	4622      	mov	r2, r4
 8005ce2:	462b      	mov	r3, r5
 8005ce4:	f7fa fbf0 	bl	80004c8 <__aeabi_dmul>
 8005ce8:	a357      	add	r3, pc, #348	; (adr r3, 8005e48 <__ieee754_pow+0xa08>)
 8005cea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cee:	f7fa fa33 	bl	8000158 <__aeabi_dsub>
 8005cf2:	4622      	mov	r2, r4
 8005cf4:	462b      	mov	r3, r5
 8005cf6:	f7fa fbe7 	bl	80004c8 <__aeabi_dmul>
 8005cfa:	a355      	add	r3, pc, #340	; (adr r3, 8005e50 <__ieee754_pow+0xa10>)
 8005cfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d00:	f7fa fa2c 	bl	800015c <__adddf3>
 8005d04:	4622      	mov	r2, r4
 8005d06:	462b      	mov	r3, r5
 8005d08:	f7fa fbde 	bl	80004c8 <__aeabi_dmul>
 8005d0c:	4602      	mov	r2, r0
 8005d0e:	460b      	mov	r3, r1
 8005d10:	4640      	mov	r0, r8
 8005d12:	4649      	mov	r1, r9
 8005d14:	f7fa fa20 	bl	8000158 <__aeabi_dsub>
 8005d18:	4604      	mov	r4, r0
 8005d1a:	460d      	mov	r5, r1
 8005d1c:	4602      	mov	r2, r0
 8005d1e:	460b      	mov	r3, r1
 8005d20:	4640      	mov	r0, r8
 8005d22:	4649      	mov	r1, r9
 8005d24:	f7fa fbd0 	bl	80004c8 <__aeabi_dmul>
 8005d28:	2200      	movs	r2, #0
 8005d2a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005d2e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005d32:	4620      	mov	r0, r4
 8005d34:	4629      	mov	r1, r5
 8005d36:	f7fa fa0f 	bl	8000158 <__aeabi_dsub>
 8005d3a:	4602      	mov	r2, r0
 8005d3c:	460b      	mov	r3, r1
 8005d3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005d42:	f7fa fceb 	bl	800071c <__aeabi_ddiv>
 8005d46:	4632      	mov	r2, r6
 8005d48:	4604      	mov	r4, r0
 8005d4a:	460d      	mov	r5, r1
 8005d4c:	463b      	mov	r3, r7
 8005d4e:	4640      	mov	r0, r8
 8005d50:	4649      	mov	r1, r9
 8005d52:	f7fa fbb9 	bl	80004c8 <__aeabi_dmul>
 8005d56:	4632      	mov	r2, r6
 8005d58:	463b      	mov	r3, r7
 8005d5a:	f7fa f9ff 	bl	800015c <__adddf3>
 8005d5e:	4602      	mov	r2, r0
 8005d60:	460b      	mov	r3, r1
 8005d62:	4620      	mov	r0, r4
 8005d64:	4629      	mov	r1, r5
 8005d66:	f7fa f9f7 	bl	8000158 <__aeabi_dsub>
 8005d6a:	4642      	mov	r2, r8
 8005d6c:	464b      	mov	r3, r9
 8005d6e:	f7fa f9f3 	bl	8000158 <__aeabi_dsub>
 8005d72:	4602      	mov	r2, r0
 8005d74:	460b      	mov	r3, r1
 8005d76:	2000      	movs	r0, #0
 8005d78:	4939      	ldr	r1, [pc, #228]	; (8005e60 <__ieee754_pow+0xa20>)
 8005d7a:	f7fa f9ed 	bl	8000158 <__aeabi_dsub>
 8005d7e:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8005d82:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8005d86:	da29      	bge.n	8005ddc <__ieee754_pow+0x99c>
 8005d88:	4652      	mov	r2, sl
 8005d8a:	f000 f955 	bl	8006038 <scalbn>
 8005d8e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005d92:	f7ff bbfe 	b.w	8005592 <__ieee754_pow+0x152>
 8005d96:	4b33      	ldr	r3, [pc, #204]	; (8005e64 <__ieee754_pow+0xa24>)
 8005d98:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8005d9c:	429f      	cmp	r7, r3
 8005d9e:	f77f af13 	ble.w	8005bc8 <__ieee754_pow+0x788>
 8005da2:	4b31      	ldr	r3, [pc, #196]	; (8005e68 <__ieee754_pow+0xa28>)
 8005da4:	440b      	add	r3, r1
 8005da6:	4303      	orrs	r3, r0
 8005da8:	d009      	beq.n	8005dbe <__ieee754_pow+0x97e>
 8005daa:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005dae:	2200      	movs	r2, #0
 8005db0:	2300      	movs	r3, #0
 8005db2:	f7fa fdfb 	bl	80009ac <__aeabi_dcmplt>
 8005db6:	3800      	subs	r0, #0
 8005db8:	bf18      	it	ne
 8005dba:	2001      	movne	r0, #1
 8005dbc:	e453      	b.n	8005666 <__ieee754_pow+0x226>
 8005dbe:	4622      	mov	r2, r4
 8005dc0:	462b      	mov	r3, r5
 8005dc2:	f7fa f9c9 	bl	8000158 <__aeabi_dsub>
 8005dc6:	4642      	mov	r2, r8
 8005dc8:	464b      	mov	r3, r9
 8005dca:	f7fa fe03 	bl	80009d4 <__aeabi_dcmpge>
 8005dce:	2800      	cmp	r0, #0
 8005dd0:	f43f aefa 	beq.w	8005bc8 <__ieee754_pow+0x788>
 8005dd4:	e7e9      	b.n	8005daa <__ieee754_pow+0x96a>
 8005dd6:	f04f 0a00 	mov.w	sl, #0
 8005dda:	e720      	b.n	8005c1e <__ieee754_pow+0x7de>
 8005ddc:	4621      	mov	r1, r4
 8005dde:	e7d6      	b.n	8005d8e <__ieee754_pow+0x94e>
 8005de0:	f04f 0b00 	mov.w	fp, #0
 8005de4:	f8df c078 	ldr.w	ip, [pc, #120]	; 8005e60 <__ieee754_pow+0xa20>
 8005de8:	f7ff bbba 	b.w	8005560 <__ieee754_pow+0x120>
 8005dec:	f04f 0b00 	mov.w	fp, #0
 8005df0:	f04f 0c00 	mov.w	ip, #0
 8005df4:	f7ff bbb4 	b.w	8005560 <__ieee754_pow+0x120>
 8005df8:	4640      	mov	r0, r8
 8005dfa:	4649      	mov	r1, r9
 8005dfc:	f7ff bb3d 	b.w	800547a <__ieee754_pow+0x3a>
 8005e00:	9200      	str	r2, [sp, #0]
 8005e02:	f7ff bb89 	b.w	8005518 <__ieee754_pow+0xd8>
 8005e06:	2300      	movs	r3, #0
 8005e08:	f7ff bb73 	b.w	80054f2 <__ieee754_pow+0xb2>
 8005e0c:	f3af 8000 	nop.w
 8005e10:	652b82fe 	.word	0x652b82fe
 8005e14:	3c971547 	.word	0x3c971547
 8005e18:	00000000 	.word	0x00000000
 8005e1c:	3fe62e43 	.word	0x3fe62e43
 8005e20:	fefa39ef 	.word	0xfefa39ef
 8005e24:	3fe62e42 	.word	0x3fe62e42
 8005e28:	0ca86c39 	.word	0x0ca86c39
 8005e2c:	be205c61 	.word	0xbe205c61
 8005e30:	72bea4d0 	.word	0x72bea4d0
 8005e34:	3e663769 	.word	0x3e663769
 8005e38:	c5d26bf1 	.word	0xc5d26bf1
 8005e3c:	3ebbbd41 	.word	0x3ebbbd41
 8005e40:	af25de2c 	.word	0xaf25de2c
 8005e44:	3f11566a 	.word	0x3f11566a
 8005e48:	16bebd93 	.word	0x16bebd93
 8005e4c:	3f66c16c 	.word	0x3f66c16c
 8005e50:	5555553e 	.word	0x5555553e
 8005e54:	3fc55555 	.word	0x3fc55555
 8005e58:	3fe00000 	.word	0x3fe00000
 8005e5c:	000fffff 	.word	0x000fffff
 8005e60:	3ff00000 	.word	0x3ff00000
 8005e64:	4090cbff 	.word	0x4090cbff
 8005e68:	3f6f3400 	.word	0x3f6f3400

08005e6c <__ieee754_sqrt>:
 8005e6c:	f8df c158 	ldr.w	ip, [pc, #344]	; 8005fc8 <__ieee754_sqrt+0x15c>
 8005e70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e74:	ea3c 0c01 	bics.w	ip, ip, r1
 8005e78:	4606      	mov	r6, r0
 8005e7a:	460d      	mov	r5, r1
 8005e7c:	460c      	mov	r4, r1
 8005e7e:	460a      	mov	r2, r1
 8005e80:	4607      	mov	r7, r0
 8005e82:	4603      	mov	r3, r0
 8005e84:	d10f      	bne.n	8005ea6 <__ieee754_sqrt+0x3a>
 8005e86:	4602      	mov	r2, r0
 8005e88:	460b      	mov	r3, r1
 8005e8a:	f7fa fb1d 	bl	80004c8 <__aeabi_dmul>
 8005e8e:	4602      	mov	r2, r0
 8005e90:	460b      	mov	r3, r1
 8005e92:	4630      	mov	r0, r6
 8005e94:	4629      	mov	r1, r5
 8005e96:	f7fa f961 	bl	800015c <__adddf3>
 8005e9a:	4606      	mov	r6, r0
 8005e9c:	460d      	mov	r5, r1
 8005e9e:	4630      	mov	r0, r6
 8005ea0:	4629      	mov	r1, r5
 8005ea2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ea6:	2900      	cmp	r1, #0
 8005ea8:	dc0e      	bgt.n	8005ec8 <__ieee754_sqrt+0x5c>
 8005eaa:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8005eae:	ea5c 0707 	orrs.w	r7, ip, r7
 8005eb2:	d0f4      	beq.n	8005e9e <__ieee754_sqrt+0x32>
 8005eb4:	b141      	cbz	r1, 8005ec8 <__ieee754_sqrt+0x5c>
 8005eb6:	4602      	mov	r2, r0
 8005eb8:	460b      	mov	r3, r1
 8005eba:	f7fa f94d 	bl	8000158 <__aeabi_dsub>
 8005ebe:	4602      	mov	r2, r0
 8005ec0:	460b      	mov	r3, r1
 8005ec2:	f7fa fc2b 	bl	800071c <__aeabi_ddiv>
 8005ec6:	e7e8      	b.n	8005e9a <__ieee754_sqrt+0x2e>
 8005ec8:	1521      	asrs	r1, r4, #20
 8005eca:	d075      	beq.n	8005fb8 <__ieee754_sqrt+0x14c>
 8005ecc:	07cc      	lsls	r4, r1, #31
 8005ece:	f04f 0400 	mov.w	r4, #0
 8005ed2:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8005ed6:	f2a1 37ff 	subw	r7, r1, #1023	; 0x3ff
 8005eda:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005ede:	bf5e      	ittt	pl
 8005ee0:	0fd9      	lsrpl	r1, r3, #31
 8005ee2:	005b      	lslpl	r3, r3, #1
 8005ee4:	eb01 0242 	addpl.w	r2, r1, r2, lsl #1
 8005ee8:	0fd9      	lsrs	r1, r3, #31
 8005eea:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 8005eee:	2516      	movs	r5, #22
 8005ef0:	4620      	mov	r0, r4
 8005ef2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005ef6:	107f      	asrs	r7, r7, #1
 8005ef8:	005b      	lsls	r3, r3, #1
 8005efa:	1846      	adds	r6, r0, r1
 8005efc:	4296      	cmp	r6, r2
 8005efe:	bfde      	ittt	le
 8005f00:	1b92      	suble	r2, r2, r6
 8005f02:	1870      	addle	r0, r6, r1
 8005f04:	1864      	addle	r4, r4, r1
 8005f06:	0052      	lsls	r2, r2, #1
 8005f08:	3d01      	subs	r5, #1
 8005f0a:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8005f0e:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8005f12:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005f16:	d1f0      	bne.n	8005efa <__ieee754_sqrt+0x8e>
 8005f18:	4629      	mov	r1, r5
 8005f1a:	f04f 0e20 	mov.w	lr, #32
 8005f1e:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8005f22:	4282      	cmp	r2, r0
 8005f24:	eb06 0c05 	add.w	ip, r6, r5
 8005f28:	dc02      	bgt.n	8005f30 <__ieee754_sqrt+0xc4>
 8005f2a:	d113      	bne.n	8005f54 <__ieee754_sqrt+0xe8>
 8005f2c:	459c      	cmp	ip, r3
 8005f2e:	d811      	bhi.n	8005f54 <__ieee754_sqrt+0xe8>
 8005f30:	f1bc 0f00 	cmp.w	ip, #0
 8005f34:	eb0c 0506 	add.w	r5, ip, r6
 8005f38:	da43      	bge.n	8005fc2 <__ieee754_sqrt+0x156>
 8005f3a:	2d00      	cmp	r5, #0
 8005f3c:	db41      	blt.n	8005fc2 <__ieee754_sqrt+0x156>
 8005f3e:	f100 0801 	add.w	r8, r0, #1
 8005f42:	1a12      	subs	r2, r2, r0
 8005f44:	4640      	mov	r0, r8
 8005f46:	459c      	cmp	ip, r3
 8005f48:	bf88      	it	hi
 8005f4a:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8005f4e:	eba3 030c 	sub.w	r3, r3, ip
 8005f52:	4431      	add	r1, r6
 8005f54:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8005f58:	f1be 0e01 	subs.w	lr, lr, #1
 8005f5c:	eb0c 0242 	add.w	r2, ip, r2, lsl #1
 8005f60:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005f64:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8005f68:	d1db      	bne.n	8005f22 <__ieee754_sqrt+0xb6>
 8005f6a:	4313      	orrs	r3, r2
 8005f6c:	d006      	beq.n	8005f7c <__ieee754_sqrt+0x110>
 8005f6e:	1c48      	adds	r0, r1, #1
 8005f70:	bf0b      	itete	eq
 8005f72:	4671      	moveq	r1, lr
 8005f74:	3101      	addne	r1, #1
 8005f76:	3401      	addeq	r4, #1
 8005f78:	f021 0101 	bicne.w	r1, r1, #1
 8005f7c:	1063      	asrs	r3, r4, #1
 8005f7e:	0849      	lsrs	r1, r1, #1
 8005f80:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8005f84:	07e2      	lsls	r2, r4, #31
 8005f86:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8005f8a:	bf48      	it	mi
 8005f8c:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 8005f90:	460e      	mov	r6, r1
 8005f92:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8005f96:	e782      	b.n	8005e9e <__ieee754_sqrt+0x32>
 8005f98:	0ada      	lsrs	r2, r3, #11
 8005f9a:	3815      	subs	r0, #21
 8005f9c:	055b      	lsls	r3, r3, #21
 8005f9e:	2a00      	cmp	r2, #0
 8005fa0:	d0fa      	beq.n	8005f98 <__ieee754_sqrt+0x12c>
 8005fa2:	02d5      	lsls	r5, r2, #11
 8005fa4:	d50a      	bpl.n	8005fbc <__ieee754_sqrt+0x150>
 8005fa6:	f1c1 0420 	rsb	r4, r1, #32
 8005faa:	fa23 f404 	lsr.w	r4, r3, r4
 8005fae:	1e4d      	subs	r5, r1, #1
 8005fb0:	408b      	lsls	r3, r1
 8005fb2:	4322      	orrs	r2, r4
 8005fb4:	1b41      	subs	r1, r0, r5
 8005fb6:	e789      	b.n	8005ecc <__ieee754_sqrt+0x60>
 8005fb8:	4608      	mov	r0, r1
 8005fba:	e7f0      	b.n	8005f9e <__ieee754_sqrt+0x132>
 8005fbc:	0052      	lsls	r2, r2, #1
 8005fbe:	3101      	adds	r1, #1
 8005fc0:	e7ef      	b.n	8005fa2 <__ieee754_sqrt+0x136>
 8005fc2:	4680      	mov	r8, r0
 8005fc4:	e7bd      	b.n	8005f42 <__ieee754_sqrt+0xd6>
 8005fc6:	bf00      	nop
 8005fc8:	7ff00000 	.word	0x7ff00000

08005fcc <with_errno>:
 8005fcc:	b570      	push	{r4, r5, r6, lr}
 8005fce:	4604      	mov	r4, r0
 8005fd0:	460d      	mov	r5, r1
 8005fd2:	4616      	mov	r6, r2
 8005fd4:	f7ff f99a 	bl	800530c <__errno>
 8005fd8:	4629      	mov	r1, r5
 8005fda:	6006      	str	r6, [r0, #0]
 8005fdc:	4620      	mov	r0, r4
 8005fde:	bd70      	pop	{r4, r5, r6, pc}

08005fe0 <xflow>:
 8005fe0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005fe2:	4615      	mov	r5, r2
 8005fe4:	461c      	mov	r4, r3
 8005fe6:	b180      	cbz	r0, 800600a <xflow+0x2a>
 8005fe8:	4610      	mov	r0, r2
 8005fea:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8005fee:	e9cd 0100 	strd	r0, r1, [sp]
 8005ff2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005ff6:	4628      	mov	r0, r5
 8005ff8:	4621      	mov	r1, r4
 8005ffa:	f7fa fa65 	bl	80004c8 <__aeabi_dmul>
 8005ffe:	2222      	movs	r2, #34	; 0x22
 8006000:	b003      	add	sp, #12
 8006002:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006006:	f7ff bfe1 	b.w	8005fcc <with_errno>
 800600a:	4610      	mov	r0, r2
 800600c:	4619      	mov	r1, r3
 800600e:	e7ee      	b.n	8005fee <xflow+0xe>

08006010 <__math_uflow>:
 8006010:	2200      	movs	r2, #0
 8006012:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8006016:	f7ff bfe3 	b.w	8005fe0 <xflow>

0800601a <__math_oflow>:
 800601a:	2200      	movs	r2, #0
 800601c:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8006020:	f7ff bfde 	b.w	8005fe0 <xflow>

08006024 <fabs>:
 8006024:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8006028:	4770      	bx	lr

0800602a <finite>:
 800602a:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 800602e:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8006032:	0fc0      	lsrs	r0, r0, #31
 8006034:	4770      	bx	lr
	...

08006038 <scalbn>:
 8006038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800603a:	f3c1 560a 	ubfx	r6, r1, #20, #11
 800603e:	4604      	mov	r4, r0
 8006040:	460d      	mov	r5, r1
 8006042:	4617      	mov	r7, r2
 8006044:	460b      	mov	r3, r1
 8006046:	b996      	cbnz	r6, 800606e <scalbn+0x36>
 8006048:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800604c:	4303      	orrs	r3, r0
 800604e:	d039      	beq.n	80060c4 <scalbn+0x8c>
 8006050:	4b33      	ldr	r3, [pc, #204]	; (8006120 <scalbn+0xe8>)
 8006052:	2200      	movs	r2, #0
 8006054:	f7fa fa38 	bl	80004c8 <__aeabi_dmul>
 8006058:	4b32      	ldr	r3, [pc, #200]	; (8006124 <scalbn+0xec>)
 800605a:	4604      	mov	r4, r0
 800605c:	429f      	cmp	r7, r3
 800605e:	460d      	mov	r5, r1
 8006060:	da0f      	bge.n	8006082 <scalbn+0x4a>
 8006062:	a32b      	add	r3, pc, #172	; (adr r3, 8006110 <scalbn+0xd8>)
 8006064:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006068:	f7fa fa2e 	bl	80004c8 <__aeabi_dmul>
 800606c:	e006      	b.n	800607c <scalbn+0x44>
 800606e:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8006072:	4296      	cmp	r6, r2
 8006074:	d10a      	bne.n	800608c <scalbn+0x54>
 8006076:	4602      	mov	r2, r0
 8006078:	f7fa f870 	bl	800015c <__adddf3>
 800607c:	4604      	mov	r4, r0
 800607e:	460d      	mov	r5, r1
 8006080:	e020      	b.n	80060c4 <scalbn+0x8c>
 8006082:	460b      	mov	r3, r1
 8006084:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8006088:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 800608c:	f240 72fe 	movw	r2, #2046	; 0x7fe
 8006090:	19b9      	adds	r1, r7, r6
 8006092:	4291      	cmp	r1, r2
 8006094:	dd0e      	ble.n	80060b4 <scalbn+0x7c>
 8006096:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 800609a:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 800609e:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 80060a2:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 80060a6:	4820      	ldr	r0, [pc, #128]	; (8006128 <scalbn+0xf0>)
 80060a8:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 80060ac:	a31a      	add	r3, pc, #104	; (adr r3, 8006118 <scalbn+0xe0>)
 80060ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060b2:	e7d9      	b.n	8006068 <scalbn+0x30>
 80060b4:	2900      	cmp	r1, #0
 80060b6:	dd08      	ble.n	80060ca <scalbn+0x92>
 80060b8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80060bc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80060c0:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 80060c4:	4620      	mov	r0, r4
 80060c6:	4629      	mov	r1, r5
 80060c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80060ca:	f111 0f35 	cmn.w	r1, #53	; 0x35
 80060ce:	da12      	bge.n	80060f6 <scalbn+0xbe>
 80060d0:	f24c 3350 	movw	r3, #50000	; 0xc350
 80060d4:	429f      	cmp	r7, r3
 80060d6:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 80060da:	ea4f 74c3 	mov.w	r4, r3, lsl #31
 80060de:	dcdc      	bgt.n	800609a <scalbn+0x62>
 80060e0:	a30b      	add	r3, pc, #44	; (adr r3, 8006110 <scalbn+0xd8>)
 80060e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060e6:	f044 71d2 	orr.w	r1, r4, #27525120	; 0x1a40000
 80060ea:	f441 31b7 	orr.w	r1, r1, #93696	; 0x16e00
 80060ee:	480f      	ldr	r0, [pc, #60]	; (800612c <scalbn+0xf4>)
 80060f0:	f041 011f 	orr.w	r1, r1, #31
 80060f4:	e7b8      	b.n	8006068 <scalbn+0x30>
 80060f6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80060fa:	3136      	adds	r1, #54	; 0x36
 80060fc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006100:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 8006104:	4620      	mov	r0, r4
 8006106:	4629      	mov	r1, r5
 8006108:	2200      	movs	r2, #0
 800610a:	4b09      	ldr	r3, [pc, #36]	; (8006130 <scalbn+0xf8>)
 800610c:	e7ac      	b.n	8006068 <scalbn+0x30>
 800610e:	bf00      	nop
 8006110:	c2f8f359 	.word	0xc2f8f359
 8006114:	01a56e1f 	.word	0x01a56e1f
 8006118:	8800759c 	.word	0x8800759c
 800611c:	7e37e43c 	.word	0x7e37e43c
 8006120:	43500000 	.word	0x43500000
 8006124:	ffff3cb0 	.word	0xffff3cb0
 8006128:	8800759c 	.word	0x8800759c
 800612c:	c2f8f359 	.word	0xc2f8f359
 8006130:	3c900000 	.word	0x3c900000

08006134 <_init>:
 8006134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006136:	bf00      	nop
 8006138:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800613a:	bc08      	pop	{r3}
 800613c:	469e      	mov	lr, r3
 800613e:	4770      	bx	lr

08006140 <_fini>:
 8006140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006142:	bf00      	nop
 8006144:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006146:	bc08      	pop	{r3}
 8006148:	469e      	mov	lr, r3
 800614a:	4770      	bx	lr
