// Seed: 3930842861
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire module_0;
  tri0 id_5;
  assign id_5 = id_3 | id_5;
  assign id_2 = 1 >> 1;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    input tri1 id_2,
    output supply0 id_3,
    output wire id_4,
    input wor id_5,
    output supply1 id_6,
    input tri1 id_7
);
  wire id_9;
  module_0(
      id_9, id_9, id_9, id_9
  );
  wire id_10;
  wire id_11;
  nor (id_3, id_1, id_2, id_7, id_5);
endmodule
