INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Customizing IP...
Release 14.7 - Xilinx CORE Generator IP GUI Launcher P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Finished Customizing.
Generating IP...
WARNING:sim:89 - A core named <cs_icon> already exists in the output directory.
   Output products for this core may be overwritten.
Configuring files for cs_icon root...
Gathering HDL files for cs_icon root...
Creating XST project for cs_icon...
Creating XST script file for cs_icon...
Creating XST instantiation file for cs_icon...
Running XST for cs_icon...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Not generating VHDL wrapper
Generating Verilog wrapper
Skipping VHDL instantiation template for cs_icon...
Creating ISE instantiation template for cs_icon...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'cs_icon'...
Generating metadata file...
Generating ISE project...
XCO file found: cs_icon.xco
XMDF file found: cs_icon_xmdf.tcl
Adding /home/ise/git/firmware-surf/par/ipcore_dir/tmp/_cg/cs_icon.asy -view all
-origin_type imported
Adding /home/ise/git/firmware-surf/par/ipcore_dir/tmp/_cg/cs_icon.ngc -view all
-origin_type created
Checking file "/home/ise/git/firmware-surf/par/ipcore_dir/tmp/_cg/cs_icon.ngc"
for project device match ...
File "/home/ise/git/firmware-surf/par/ipcore_dir/tmp/_cg/cs_icon.ngc" device
information matches project device.
Adding /home/ise/git/firmware-surf/par/ipcore_dir/tmp/_cg/cs_icon.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/ise/git/firmware-surf/par/ipcore_dir/tmp/_cg/cs_icon.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/ise/git/firmware-surf/par/ipcore_dir/tmp/_cg/cs_icon.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/cs_icon"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'cs_icon'.
