
---------- Begin Simulation Statistics ----------
final_tick                               1292419610500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 967038                       # Simulator instruction rate (inst/s)
host_mem_usage                                 765004                       # Number of bytes of host memory used
host_op_rate                                  2565573                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1034.63                       # Real time elapsed on the host
host_tick_rate                             1249160436                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1000527272                       # Number of instructions simulated
sim_ops                                    2654420472                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.292420                       # Number of seconds simulated
sim_ticks                                1292419610500                       # Number of ticks simulated
system.cpu0.Branches                           116312                       # Number of branches fetched
system.cpu0.committedInsts                     527271                       # Number of instructions committed
system.cpu0.committedOps                      1110362                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                    0.999014                       # Percentage of idle cycles
system.cpu0.not_idle_fraction                0.000986                       # Percentage of non-idle cycles
system.cpu0.numCycles                         2547621                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles               2510.938672                       # Number of busy cycles
system.cpu0.num_cc_register_reads              825054                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes             373213                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts        91325                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                 89967                       # Number of float alu accesses
system.cpu0.num_fp_insts                        89967                       # number of float instructions
system.cpu0.num_fp_register_reads              147322                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes              72340                       # number of times the floating registers were written
system.cpu0.num_func_calls                      15015                       # number of times a function call or return occured
system.cpu0.num_idle_cycles              2545110.061328                       # Number of idle cycles
system.cpu0.num_int_alu_accesses              1042709                       # Number of integer alu accesses
system.cpu0.num_int_insts                     1042709                       # number of integer instructions
system.cpu0.num_int_register_reads            2023043                       # number of times the integer registers were read
system.cpu0.num_int_register_writes            871050                       # number of times the integer registers were written
system.cpu0.num_load_insts                     131167                       # Number of load instructions
system.cpu0.num_mem_refs                       179208                       # number of memory refs
system.cpu0.num_store_insts                     48041                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                16565      1.49%      1.49% # Class of executed instruction
system.cpu0.op_class::IntAlu                   851447     76.67%     78.16% # Class of executed instruction
system.cpu0.op_class::IntMult                     188      0.02%     78.18% # Class of executed instruction
system.cpu0.op_class::IntDiv                     2898      0.26%     78.44% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    900      0.08%     78.52% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     78.52% # Class of executed instruction
system.cpu0.op_class::FloatCvt                    192      0.02%     78.54% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     78.54% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     78.54% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     78.54% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     78.54% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     78.54% # Class of executed instruction
system.cpu0.op_class::SimdAdd                    9862      0.89%     79.43% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     79.43% # Class of executed instruction
system.cpu0.op_class::SimdAlu                   13378      1.20%     80.63% # Class of executed instruction
system.cpu0.op_class::SimdCmp                      32      0.00%     80.63% # Class of executed instruction
system.cpu0.op_class::SimdCvt                   20136      1.81%     82.45% # Class of executed instruction
system.cpu0.op_class::SimdMisc                  11102      1.00%     83.45% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     83.45% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     83.45% # Class of executed instruction
system.cpu0.op_class::SimdShift                  4577      0.41%     83.86% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     83.86% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     83.86% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     83.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                 25      0.00%     83.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     83.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     83.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                 13      0.00%     83.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  1      0.00%     83.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     83.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                11      0.00%     83.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     83.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     83.86% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     83.86% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     83.86% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     83.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     83.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     83.86% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     83.86% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     83.86% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     83.86% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     83.86% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     83.86% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     83.86% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     83.86% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     83.86% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     83.86% # Class of executed instruction
system.cpu0.op_class::MemRead                  109573      9.87%     93.73% # Class of executed instruction
system.cpu0.op_class::MemWrite                  41046      3.70%     97.43% # Class of executed instruction
system.cpu0.op_class::FloatMemRead              21594      1.94%     99.37% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite              6995      0.63%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                   1110535                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   70                       # Number of system calls
system.cpu1.Branches                        348944664                       # Number of branches fetched
system.cpu1.committedInsts                 1000000001                       # Number of instructions committed
system.cpu1.committedOps                   2653310110                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                    0.000979                       # Percentage of idle cycles
system.cpu1.not_idle_fraction                0.999021                       # Percentage of non-idle cycles
system.cpu1.numCycles                      2584839221                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles              2582307848.000002                       # Number of busy cycles
system.cpu1.num_cc_register_reads          2047366848                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          887659759                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts    348781038                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses             125157772                       # Number of float alu accesses
system.cpu1.num_fp_insts                    125157772                       # number of float instructions
system.cpu1.num_fp_register_reads           222340200                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes           83551194                       # number of times the floating registers were written
system.cpu1.num_func_calls                     122015                       # number of times a function call or return occured
system.cpu1.num_idle_cycles              2531372.999998                       # Number of idle cycles
system.cpu1.num_int_alu_accesses           2433277100                       # Number of integer alu accesses
system.cpu1.num_int_insts                  2433277100                       # number of integer instructions
system.cpu1.num_int_register_reads         6222619761                       # number of times the integer registers were read
system.cpu1.num_int_register_writes        3852820788                       # number of times the integer registers were written
system.cpu1.num_load_insts                     557841                       # Number of load instructions
system.cpu1.num_mem_refs                       857665                       # number of memory refs
system.cpu1.num_store_insts                    299824                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass            122664886      4.62%      4.62% # Class of executed instruction
system.cpu1.op_class::IntAlu               1574745634     59.35%     63.97% # Class of executed instruction
system.cpu1.op_class::IntMult                    2771      0.00%     63.97% # Class of executed instruction
system.cpu1.op_class::IntDiv                830153131     31.29%     95.26% # Class of executed instruction
system.cpu1.op_class::FloatAdd                  55426      0.00%     95.26% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     95.26% # Class of executed instruction
system.cpu1.op_class::FloatCvt                     32      0.00%     95.26% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     95.26% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     95.26% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     95.26% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     95.26% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     95.26% # Class of executed instruction
system.cpu1.op_class::SimdAdd                      36      0.00%     95.26% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     95.26% # Class of executed instruction
system.cpu1.op_class::SimdAlu                27767215      1.05%     96.31% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     96.31% # Class of executed instruction
system.cpu1.op_class::SimdCvt                      96      0.00%     96.31% # Class of executed instruction
system.cpu1.op_class::SimdMisc               27711818      1.04%     97.35% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     97.35% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     97.35% # Class of executed instruction
system.cpu1.op_class::SimdShift                    12      0.00%     97.35% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     97.35% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     97.35% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     97.35% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd              72020      0.00%     97.36% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     97.36% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp               2770      0.00%     97.36% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt           55406878      2.09%     99.44% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     99.44% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     99.44% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult             36010      0.00%     99.45% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     99.45% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt          13839254      0.52%     99.97% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     99.97% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     99.97% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     99.97% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     99.97% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     99.97% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     99.97% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     99.97% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     99.97% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     99.97% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     99.97% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     99.97% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     99.97% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     99.97% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     99.97% # Class of executed instruction
system.cpu1.op_class::MemRead                  446867      0.02%     99.98% # Class of executed instruction
system.cpu1.op_class::MemWrite                 255410      0.01%     99.99% # Class of executed instruction
system.cpu1.op_class::FloatMemRead             110974      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite             44414      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                2653315654                       # Class of executed instruction
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            9                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5220                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         5695                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        12298                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data       174246                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          174246                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data       174246                       # number of overall hits
system.cpu0.dcache.overall_hits::total         174246                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data         4974                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          4974                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data         4974                       # number of overall misses
system.cpu0.dcache.overall_misses::total         4974                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data    315728000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    315728000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data    315728000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    315728000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data       179220                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       179220                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data       179220                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       179220                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.027754                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.027754                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.027754                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.027754                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 63475.673502                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 63475.673502                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 63475.673502                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 63475.673502                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks         1387                       # number of writebacks
system.cpu0.dcache.writebacks::total             1387                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data         4974                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4974                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data         4974                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4974                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data    310754000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    310754000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data    310754000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    310754000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.027754                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.027754                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.027754                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.027754                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 62475.673502                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 62475.673502                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 62475.673502                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 62475.673502                       # average overall mshr miss latency
system.cpu0.dcache.replacements                  4459                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       127421                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         127421                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         3761                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         3761                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    228636500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    228636500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       131182                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       131182                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.028670                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.028670                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 60791.411859                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 60791.411859                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         3761                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3761                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    224875500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    224875500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.028670                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.028670                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 59791.411859                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 59791.411859                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data        46825                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         46825                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data         1213                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1213                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     87091500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     87091500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data        48038                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        48038                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.025251                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.025251                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 71798.433636                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 71798.433636                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         1213                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1213                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     85878500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     85878500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.025251                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025251                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 70798.433636                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 70798.433636                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1292419610500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          501.986607                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             179220                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             4973                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            36.038608                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           174500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   501.986607                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.980443                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.980443                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          1438733                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         1438733                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1292419610500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                     131261                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                      48062                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                          306                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                           58                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1292419610500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1292419610500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1292419610500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst       674762                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          674762                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       674762                       # number of overall hits
system.cpu0.icache.overall_hits::total         674762                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         1475                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1475                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         1475                       # number of overall misses
system.cpu0.icache.overall_misses::total         1475                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    109533500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    109533500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    109533500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    109533500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       676237                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       676237                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       676237                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       676237                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002181                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002181                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002181                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002181                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst        74260                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total        74260                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst        74260                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total        74260                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          963                       # number of writebacks
system.cpu0.icache.writebacks::total              963                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         1475                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         1475                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         1475                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         1475                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    108058500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    108058500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    108058500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    108058500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.002181                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002181                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.002181                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002181                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst        73260                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total        73260                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst        73260                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total        73260                       # average overall mshr miss latency
system.cpu0.icache.replacements                   963                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       674762                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         674762                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         1475                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1475                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    109533500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    109533500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       676237                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       676237                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002181                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002181                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst        74260                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total        74260                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         1475                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         1475                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    108058500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    108058500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.002181                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002181                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst        73260                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total        73260                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1292419610500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.960634                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             676237                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1475                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           458.465763                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   511.960634                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999923                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999923                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          5411371                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         5411371                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1292419610500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                     676318                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                          300                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1292419610500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1292419610500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1292419610500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::mean 1291145800000                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::overflows            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::min_value 1291145800000                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::max_value 1291145800000                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state
system.cpu0.power_state.pwrStateResidencyTicks::ON   1273810500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED 1291145800000                       # Cumulative time (in ticks) in various power states
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data       857456                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          857456                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data       857456                       # number of overall hits
system.cpu1.dcache.overall_hits::total         857456                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data          208                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           208                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data          208                       # number of overall misses
system.cpu1.dcache.overall_misses::total          208                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data      5878500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      5878500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data      5878500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      5878500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data       857664                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       857664                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data       857664                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       857664                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.000243                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.000243                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.000243                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.000243                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 28262.019231                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28262.019231                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 28262.019231                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28262.019231                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.demand_mshr_misses::.cpu1.data          208                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          208                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data          208                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          208                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data      5670500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      5670500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data      5670500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      5670500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.000243                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.000243                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.000243                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.000243                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 27262.019231                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 27262.019231                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 27262.019231                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 27262.019231                       # average overall mshr miss latency
system.cpu1.dcache.replacements                     0                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       557690                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         557690                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data          151                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          151                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data      2528000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      2528000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       557841                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       557841                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.000271                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.000271                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 16741.721854                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 16741.721854                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data          151                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          151                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data      2377000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      2377000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.000271                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000271                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 15741.721854                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15741.721854                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       299766                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        299766                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data           57                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           57                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data      3350500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      3350500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       299823                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       299823                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.000190                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000190                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 58780.701754                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 58780.701754                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data           57                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           57                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data      3293500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      3293500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.000190                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000190                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 57780.701754                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 57780.701754                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1292419610500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          198.793549                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             857664                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              200                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          4288.320000                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle       1265707500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   198.793549                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.388269                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.388269                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          199                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          199                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.388672                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          6861512                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         6861512                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1292419610500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                     557842                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                     299824                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                           54                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            2                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1292419610500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1292419610500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1292419610500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1290284895                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1290284895                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1290284895                       # number of overall hits
system.cpu1.icache.overall_hits::total     1290284895                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          219                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           219                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          219                       # number of overall misses
system.cpu1.icache.overall_misses::total          219                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst      5696000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5696000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst      5696000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5696000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1290285114                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1290285114                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1290285114                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1290285114                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 26009.132420                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 26009.132420                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 26009.132420                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 26009.132420                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_misses::.cpu1.inst          219                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          219                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst          219                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          219                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst      5477000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5477000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst      5477000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5477000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 25009.132420                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 25009.132420                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 25009.132420                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 25009.132420                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1290284895                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1290284895                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          219                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          219                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst      5696000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5696000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1290285114                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1290285114                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 26009.132420                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 26009.132420                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst          219                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          219                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst      5477000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5477000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 25009.132420                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 25009.132420                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1292419610500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          218.773798                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1290285114                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              219                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         5891712.849315                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle       1265699500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   218.773798                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.427293                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.427293                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          219                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          219                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.427734                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      10322281131                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     10322281131                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1292419610500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                 1290285114                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                           41                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1292419610500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1292419610500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1292419610500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON 1292419610500                       # Cumulative time (in ticks) in various power states
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu0.inst                 109                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                1229                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 178                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                  54                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1570                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst                109                       # number of overall hits
system.l2.overall_hits::.cpu0.data               1229                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                178                       # number of overall hits
system.l2.overall_hits::.cpu1.data                 54                       # number of overall hits
system.l2.overall_hits::total                    1570                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1366                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data              3743                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst                41                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data                61                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5211                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1366                       # number of overall misses
system.l2.overall_misses::.cpu0.data             3743                       # number of overall misses
system.l2.overall_misses::.cpu1.inst               41                       # number of overall misses
system.l2.overall_misses::.cpu1.data               61                       # number of overall misses
system.l2.overall_misses::total                  5211                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    104688000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data    290349500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst      3115500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data      4627000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        402780000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    104688000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data    290349500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst      3115500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data      4627000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       402780000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            1475                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data            4972                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst             219                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data             115                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 6781                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           1475                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data           4972                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst            219                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data            115                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                6781                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.926102                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.752816                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.187215                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.530435                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.768471                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.926102                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.752816                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.187215                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.530435                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.768471                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 76638.360176                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 77571.333155                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 75987.804878                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 75852.459016                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77294.185377                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 76638.360176                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 77571.333155                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 75987.804878                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 75852.459016                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77294.185377                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu0.inst         1366                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data         3743                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5211                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1366                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data         3743                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5211                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     91028000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data    252919500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst      2705500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data      4017000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    350670000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     91028000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data    252919500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst      2705500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data      4017000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    350670000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.926102                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.752816                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.187215                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.530435                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.768471                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.926102                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.752816                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.187215                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.530435                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.768471                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 66638.360176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 67571.333155                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 65987.804878                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 65852.459016                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67294.185377                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 66638.360176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 67571.333155                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 65987.804878                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 65852.459016                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67294.185377                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1387                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1387                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1387                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1387                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          963                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              963                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          963                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          963                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu0.data              113                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data                1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   114                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           1099                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data             44                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1143                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     82867500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data      3179500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      86047000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         1212                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data           45                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1257                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.906766                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.977778                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.909308                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 75402.638763                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 72261.363636                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75281.714786                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         1099                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data           44                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1143                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     71877500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data      2739500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     74617000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.906766                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.977778                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.909308                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 65402.638763                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 62261.363636                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65281.714786                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst           109                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           178                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                287                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1366                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst           41                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1407                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    104688000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst      3115500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    107803500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         1475                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst          219                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.926102                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.187215                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.830579                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 76638.360176                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 75987.804878                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76619.402985                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1366                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst           41                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1407                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     91028000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst      2705500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     93733500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.926102                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.187215                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.830579                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 66638.360176                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 65987.804878                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66619.402985                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         1116                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data           53                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1169                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2644                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data           17                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2661                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    207482000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data      1447500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    208929500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data         3760                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data           70                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3830                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.703191                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.242857                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.694778                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 78472.768533                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85147.058824                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78515.407741                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2644                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data           17                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2661                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    181042000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data      1277500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    182319500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.703191                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.242857                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.694778                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 68472.768533                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 75147.058824                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68515.407741                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1292419610500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5208.948262                       # Cycle average of tags in use
system.l2.tags.total_refs                       12202                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5211                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.341585                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu0.inst     1365.390073                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     3741.667857                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       40.955853                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       60.934480                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu0.inst       0.041668                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.114187                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.001860                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.158964                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5211                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5211                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.159027                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    102827                       # Number of tag accesses
system.l2.tags.data_accesses                   102827                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1292419610500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1366.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples      3743.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples        41.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              342396                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5211                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5211                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5211                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  333504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      0.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2214780500                       # Total gap between requests
system.mem_ctrls.avgGap                     425020.25                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu0.inst        87424                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu0.data       239552                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu1.inst         2624                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu1.data         3904                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu0.inst 67643.665640587235                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu0.data 185351.566978563729                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu1.inst 2030.300359636952                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu1.data 3020.690778972051                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu0.inst         1366                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu0.data         3743                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu1.inst           41                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu1.data           61                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu0.inst     35239000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu0.data    100069500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu1.inst      1030000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu1.data      1523000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu0.inst     25797.22                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu0.data     26735.11                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu1.inst     25121.95                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu1.data     24967.21                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu0.inst        87424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data       239552                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst         2624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data         3904                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        333504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst        87424                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst         2624                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        90048                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst         1366                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data         3743                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst           41                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data           61                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           5211                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst        67644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data       185352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         2030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         3021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total           258046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst        67644                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         2030                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        69674                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst        67644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data       185352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         2030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         3021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total          258046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 5211                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          481                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          575                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          290                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          348                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          299                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          289                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          364                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          281                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          248                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          304                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          235                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          250                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          279                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          351                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          237                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          380                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                40155250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              26055000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          137861500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7705.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26455.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                3877                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.40                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1334                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   250.002999                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   151.475581                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   288.362727                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          565     42.35%     42.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          363     27.21%     69.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          134     10.04%     79.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           54      4.05%     83.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           43      3.22%     86.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           32      2.40%     89.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           23      1.72%     91.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           20      1.50%     92.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          100      7.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1334                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                333504                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                0.258046                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.00                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1292419610500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         5726280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         3043590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       20898780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 102022249680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  19024805070                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 480268242240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  601344965640                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   465.286166                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 1248414030000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  43156620000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    848960500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         3798480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         2018940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       16307760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 102022249680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  19115941230                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 480191496000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  601351812090                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   465.291464                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 1248213744000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  43156620000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1049246500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1292419610500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4068                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                9                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1143                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1143                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4068                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        10431                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        10431                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  10431                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       333504                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       333504                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  333504                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                9                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5220                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5220    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5220                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1292419610500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy             5268500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           27756500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              5606                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1387                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          963                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3072                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1261                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1261                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1694                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3912                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port         3913                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port        14405                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port          438                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port          323                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 19079                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port       156032                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port       406976                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port        14016                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port         7360                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                 584384                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                              95                       # Total snoops (count)
system.tol2bus.snoopTraffic                      5504                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             6876                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.041158                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.198669                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   6593     95.88%     95.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    283      4.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               6876                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1292419610500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy            8499000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2212500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           7460000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            328500                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            304000                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
