-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
-- Date        : Tue Jan  7 14:26:52 2020
-- Host        : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_network_0_0_sim_netlist.vhdl
-- Design      : design_1_network_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_pooling2d_fix16 is
  port (
    grp_max_pooling2d_fix16_fu_521_input_r_ce1 : out STD_LOGIC;
    grp_max_pooling2d_fix16_fu_521_input_r_address1 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \reg_235_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_235_reg[14]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    \add_ln47_reg_1030_pp1_iter3_reg_reg[0]\ : out STD_LOGIC;
    \add_ln47_reg_1030_pp1_iter3_reg_reg[1]\ : out STD_LOGIC;
    \add_ln47_reg_1030_pp1_iter3_reg_reg[2]\ : out STD_LOGIC;
    \add_ln47_reg_1030_pp1_iter3_reg_reg[3]\ : out STD_LOGIC;
    \add_ln47_reg_1030_pp1_iter3_reg_reg[4]\ : out STD_LOGIC;
    \add_ln47_reg_1030_pp1_iter3_reg_reg[5]\ : out STD_LOGIC;
    \add_ln47_reg_1030_pp1_iter3_reg_reg[6]\ : out STD_LOGIC;
    \add_ln47_reg_1030_pp1_iter3_reg_reg[7]\ : out STD_LOGIC;
    \add_ln47_reg_1030_pp1_iter3_reg_reg[8]\ : out STD_LOGIC;
    \add_ln47_reg_1030_pp1_iter3_reg_reg[9]\ : out STD_LOGIC;
    \select_ln31_2_reg_887_reg[10]_0\ : out STD_LOGIC;
    \select_ln31_2_reg_887_reg[11]_0\ : out STD_LOGIC;
    \select_ln31_2_reg_887_reg[12]_0\ : out STD_LOGIC;
    \select_ln31_2_reg_887_reg[13]_0\ : out STD_LOGIC;
    ap_enable_reg_pp1_iter4_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    add_ln36_reg_882_reg_0 : out STD_LOGIC;
    add_ln36_reg_882_reg_1 : out STD_LOGIC;
    add_ln36_reg_882_reg_2 : out STD_LOGIC;
    add_ln36_reg_882_reg_3 : out STD_LOGIC;
    add_ln36_reg_882_reg_4 : out STD_LOGIC;
    add_ln36_reg_882_reg_5 : out STD_LOGIC;
    add_ln36_reg_882_reg_6 : out STD_LOGIC;
    add_ln36_reg_882_reg_7 : out STD_LOGIC;
    add_ln36_reg_882_reg_8 : out STD_LOGIC;
    add_ln36_reg_882_reg_9 : out STD_LOGIC;
    add_ln36_reg_882_reg_10 : out STD_LOGIC;
    add_ln36_reg_882_reg_11 : out STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    grp_max_pooling2d_fix16_fu_521_ap_start_reg : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln31_2_reg_887_reg[13]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MemBank_A_address01 : in STD_LOGIC;
    input_data_data_V_0_ack_out : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    output_r_ce0 : in STD_LOGIC;
    ram_reg_0_0 : in STD_LOGIC;
    ram_reg_0_1 : in STD_LOGIC;
    ram_reg_0_2 : in STD_LOGIC;
    MemBank_B_address011_out : in STD_LOGIC;
    ram_reg_0_3 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    grp_padding2d_fix16_fu_503_output_r_address0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    MemBank_B_address010_out : in STD_LOGIC;
    ram_reg_0_4 : in STD_LOGIC;
    ram_reg_0_5 : in STD_LOGIC;
    ram_reg_0_i_46 : in STD_LOGIC;
    ram_reg_0_i_45 : in STD_LOGIC;
    ram_reg_0_i_43 : in STD_LOGIC;
    ram_reg_0_6 : in STD_LOGIC;
    grp_padding2d_fix16_fu_503_output_r_ce0 : in STD_LOGIC;
    input_r_address0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_0_7 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \reg_235_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_pooling2d_fix16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_pooling2d_fix16 is
  signal B : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln19_fu_519_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal add_ln19_reg_820 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal add_ln19_reg_8200 : STD_LOGIC;
  signal \add_ln19_reg_820_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln19_reg_820_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln19_reg_820_reg[12]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln19_reg_820_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln19_reg_820_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln19_reg_820_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln19_reg_820_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln19_reg_820_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln19_reg_820_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln19_reg_820_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln19_reg_820_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal add_ln21_1_fu_557_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln28_1_fu_499_p2_i_16_n_7 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_16_n_8 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_17_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_17_n_6 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_17_n_7 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_17_n_8 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_18_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_18_n_6 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_18_n_7 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_18_n_8 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_19_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_19_n_6 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_19_n_7 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_19_n_8 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_20_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_20_n_6 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_20_n_7 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_20_n_8 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_21_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_21_n_6 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_21_n_7 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_21_n_8 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_22_n_10 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_22_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_22_n_6 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_22_n_7 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_22_n_8 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_22_n_9 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_24_n_7 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_24_n_8 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_25_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_26_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_27_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_28_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_29_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_2_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_33_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_34_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_34_n_6 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_34_n_7 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_34_n_8 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_35_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_36_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_37_n_10 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_37_n_11 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_37_n_12 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_37_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_37_n_7 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_37_n_8 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_38_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_39_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_3_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_40_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_41_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_42_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_43_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_44_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_45_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_46_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_47_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_48_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_49_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_4_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_50_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_51_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_52_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_53_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_54_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_55_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_56_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_57_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_58_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_59_n_10 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_59_n_11 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_59_n_12 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_59_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_59_n_7 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_59_n_8 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_5_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_60_n_10 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_60_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_60_n_6 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_60_n_7 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_60_n_8 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_60_n_9 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_61_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_62_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_63_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_64_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_65_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_66_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_67_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_68_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_69_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_6_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_70_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_71_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_72_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_73_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_74_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_75_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_76_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_77_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_78_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_79_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_7_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_80_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_81_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_8_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_i_9_n_5 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_n_100 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_n_101 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_n_102 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_n_103 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_n_104 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_n_105 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_n_106 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_n_107 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_n_108 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_n_109 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_n_110 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_n_97 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_n_98 : STD_LOGIC;
  signal add_ln28_1_fu_499_p2_n_99 : STD_LOGIC;
  signal add_ln28_1_reg_798 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln28_1_reg_7980 : STD_LOGIC;
  signal add_ln28_2_reg_808_reg_n_100 : STD_LOGIC;
  signal add_ln28_2_reg_808_reg_n_101 : STD_LOGIC;
  signal add_ln28_2_reg_808_reg_n_102 : STD_LOGIC;
  signal add_ln28_2_reg_808_reg_n_103 : STD_LOGIC;
  signal add_ln28_2_reg_808_reg_n_104 : STD_LOGIC;
  signal add_ln28_2_reg_808_reg_n_105 : STD_LOGIC;
  signal add_ln28_2_reg_808_reg_n_106 : STD_LOGIC;
  signal add_ln28_2_reg_808_reg_n_107 : STD_LOGIC;
  signal add_ln28_2_reg_808_reg_n_108 : STD_LOGIC;
  signal add_ln28_2_reg_808_reg_n_109 : STD_LOGIC;
  signal add_ln28_2_reg_808_reg_n_110 : STD_LOGIC;
  signal add_ln28_2_reg_808_reg_n_97 : STD_LOGIC;
  signal add_ln28_2_reg_808_reg_n_98 : STD_LOGIC;
  signal add_ln28_2_reg_808_reg_n_99 : STD_LOGIC;
  signal add_ln28_3_reg_814_pp0_iter1_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln28_3_reg_814_pp0_iter2_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln28_3_reg_814_reg_n_100 : STD_LOGIC;
  signal add_ln28_3_reg_814_reg_n_101 : STD_LOGIC;
  signal add_ln28_3_reg_814_reg_n_102 : STD_LOGIC;
  signal add_ln28_3_reg_814_reg_n_103 : STD_LOGIC;
  signal add_ln28_3_reg_814_reg_n_104 : STD_LOGIC;
  signal add_ln28_3_reg_814_reg_n_105 : STD_LOGIC;
  signal add_ln28_3_reg_814_reg_n_106 : STD_LOGIC;
  signal add_ln28_3_reg_814_reg_n_107 : STD_LOGIC;
  signal add_ln28_3_reg_814_reg_n_108 : STD_LOGIC;
  signal add_ln28_3_reg_814_reg_n_109 : STD_LOGIC;
  signal add_ln28_3_reg_814_reg_n_110 : STD_LOGIC;
  signal add_ln28_3_reg_814_reg_n_97 : STD_LOGIC;
  signal add_ln28_3_reg_814_reg_n_98 : STD_LOGIC;
  signal add_ln28_3_reg_814_reg_n_99 : STD_LOGIC;
  signal add_ln28_fu_479_p2_n_100 : STD_LOGIC;
  signal add_ln28_fu_479_p2_n_101 : STD_LOGIC;
  signal add_ln28_fu_479_p2_n_102 : STD_LOGIC;
  signal add_ln28_fu_479_p2_n_103 : STD_LOGIC;
  signal add_ln28_fu_479_p2_n_104 : STD_LOGIC;
  signal add_ln28_fu_479_p2_n_105 : STD_LOGIC;
  signal add_ln28_fu_479_p2_n_106 : STD_LOGIC;
  signal add_ln28_fu_479_p2_n_107 : STD_LOGIC;
  signal add_ln28_fu_479_p2_n_108 : STD_LOGIC;
  signal add_ln28_fu_479_p2_n_109 : STD_LOGIC;
  signal add_ln28_fu_479_p2_n_110 : STD_LOGIC;
  signal add_ln28_fu_479_p2_n_97 : STD_LOGIC;
  signal add_ln28_fu_479_p2_n_98 : STD_LOGIC;
  signal add_ln28_fu_479_p2_n_99 : STD_LOGIC;
  signal add_ln28_reg_788 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln36_reg_8820 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_11_n_6 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_11_n_7 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_11_n_8 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_12_n_8 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_13_n_6 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_13_n_7 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_13_n_8 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_14_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_14_n_6 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_14_n_7 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_14_n_8 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_15_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_15_n_6 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_15_n_7 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_15_n_8 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_16_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_16_n_6 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_16_n_7 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_16_n_8 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_17_n_10 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_17_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_17_n_6 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_17_n_7 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_17_n_8 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_17_n_9 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_18_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_19_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_20_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_21_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_22_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_23_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_24_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_25_n_8 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_26_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_26_n_6 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_26_n_7 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_26_n_8 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_27_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_28_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_29_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_30_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_31_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_32_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_33_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_34_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_35_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_36_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_37_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_38_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_39_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_40_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_41_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_42_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_43_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_44_n_11 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_44_n_12 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_44_n_6 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_44_n_8 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_45_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_46_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_47_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_48_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_49_n_10 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_49_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_49_n_6 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_49_n_7 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_49_n_8 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_49_n_9 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_50_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_51_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_52_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_53_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_54_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_55_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_56_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_57_n_11 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_57_n_12 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_57_n_6 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_57_n_8 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_58_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_59_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_60_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_61_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_62_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_63_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_64_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_65_n_5 : STD_LOGIC;
  signal add_ln36_reg_882_reg_i_66_n_5 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__2_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__2_n_5\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__0_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_i_1_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_i_2_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_reg_n_5 : STD_LOGIC;
  signal ap_phi_mux_out_h_0_phi_fu_215_p4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_max_pooling2d_fix16_fu_521_ap_done : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_521_ap_ready : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_521_input_r_address0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_max_pooling2d_fix16_fu_521_input_r_ce0 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_521_input_width : STD_LOGIC_VECTOR ( 4 to 4 );
  signal grp_max_pooling2d_fix16_fu_521_output_r_address0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal icmp_ln19_fu_340_p2 : STD_LOGIC;
  signal \icmp_ln19_reg_727[0]_i_10_n_5\ : STD_LOGIC;
  signal \icmp_ln19_reg_727[0]_i_11_n_5\ : STD_LOGIC;
  signal \icmp_ln19_reg_727[0]_i_12_n_5\ : STD_LOGIC;
  signal \icmp_ln19_reg_727[0]_i_13_n_5\ : STD_LOGIC;
  signal \icmp_ln19_reg_727[0]_i_14_n_5\ : STD_LOGIC;
  signal \icmp_ln19_reg_727[0]_i_15_n_5\ : STD_LOGIC;
  signal \icmp_ln19_reg_727[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln19_reg_727[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln19_reg_727[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln19_reg_727[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln19_reg_727[0]_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln19_reg_727[0]_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln19_reg_727[0]_i_9_n_5\ : STD_LOGIC;
  signal icmp_ln19_reg_727_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln19_reg_727_pp0_iter2_reg_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln19_reg_727_pp0_iter3_reg : STD_LOGIC;
  signal \icmp_ln19_reg_727_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln19_reg_727_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \icmp_ln19_reg_727_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \icmp_ln19_reg_727_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \icmp_ln19_reg_727_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln21_reg_737 : STD_LOGIC;
  signal icmp_ln21_reg_7370 : STD_LOGIC;
  signal \icmp_ln21_reg_737[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln21_reg_737[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln21_reg_737[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln21_reg_737[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln21_reg_737[0]_i_7_n_5\ : STD_LOGIC;
  signal icmp_ln21_reg_737_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln21_reg_737_pp0_iter2_reg : STD_LOGIC;
  signal indvar_flatten39_reg_1750 : STD_LOGIC;
  signal \indvar_flatten39_reg_175[12]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten39_reg_175_reg_n_5_[0]\ : STD_LOGIC;
  signal \indvar_flatten39_reg_175_reg_n_5_[10]\ : STD_LOGIC;
  signal \indvar_flatten39_reg_175_reg_n_5_[11]\ : STD_LOGIC;
  signal \indvar_flatten39_reg_175_reg_n_5_[12]\ : STD_LOGIC;
  signal \indvar_flatten39_reg_175_reg_n_5_[1]\ : STD_LOGIC;
  signal \indvar_flatten39_reg_175_reg_n_5_[2]\ : STD_LOGIC;
  signal \indvar_flatten39_reg_175_reg_n_5_[3]\ : STD_LOGIC;
  signal \indvar_flatten39_reg_175_reg_n_5_[4]\ : STD_LOGIC;
  signal \indvar_flatten39_reg_175_reg_n_5_[5]\ : STD_LOGIC;
  signal \indvar_flatten39_reg_175_reg_n_5_[6]\ : STD_LOGIC;
  signal \indvar_flatten39_reg_175_reg_n_5_[7]\ : STD_LOGIC;
  signal \indvar_flatten39_reg_175_reg_n_5_[8]\ : STD_LOGIC;
  signal \indvar_flatten39_reg_175_reg_n_5_[9]\ : STD_LOGIC;
  signal indvar_flatten_reg_199 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mul_ln22_1_reg_7760 : STD_LOGIC;
  signal mul_ln28_1_fu_368_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal mul_ln28_fu_317_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal mul_ln36_1_fu_612_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mul_ln36_fu_594_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mul_ln9_1_reg_717_reg_n_100 : STD_LOGIC;
  signal mul_ln9_1_reg_717_reg_n_101 : STD_LOGIC;
  signal mul_ln9_1_reg_717_reg_n_102 : STD_LOGIC;
  signal mul_ln9_1_reg_717_reg_n_103 : STD_LOGIC;
  signal mul_ln9_1_reg_717_reg_n_104 : STD_LOGIC;
  signal mul_ln9_1_reg_717_reg_n_105 : STD_LOGIC;
  signal mul_ln9_1_reg_717_reg_n_106 : STD_LOGIC;
  signal mul_ln9_1_reg_717_reg_n_107 : STD_LOGIC;
  signal mul_ln9_1_reg_717_reg_n_108 : STD_LOGIC;
  signal mul_ln9_1_reg_717_reg_n_109 : STD_LOGIC;
  signal mul_ln9_1_reg_717_reg_n_110 : STD_LOGIC;
  signal mul_ln9_1_reg_717_reg_n_98 : STD_LOGIC;
  signal mul_ln9_1_reg_717_reg_n_99 : STD_LOGIC;
  signal mul_ln9_reg_712 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \mul_ln9_reg_712[2]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln9_reg_712[5]_i_1_n_5\ : STD_LOGIC;
  signal \out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal out_d_0_reg_187 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_d_0_reg_187_pp0_iter1_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_d_0_reg_187_pp0_iter2_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_d_reg_731 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \out_d_reg_731[2]_i_1_n_5\ : STD_LOGIC;
  signal \out_d_reg_731[3]_i_2_n_5\ : STD_LOGIC;
  signal \out_d_reg_731[4]_i_2_n_5\ : STD_LOGIC;
  signal \out_d_reg_731[4]_i_3_n_5\ : STD_LOGIC;
  signal \out_d_reg_731[4]_i_4_n_5\ : STD_LOGIC;
  signal \out_d_reg_731[4]_i_5_n_5\ : STD_LOGIC;
  signal out_d_reg_731_pp0_iter1_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_d_reg_731_pp0_iter2_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_h_0_reg_211 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_h_0_reg_211_pp0_iter1_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_h_0_reg_211_pp0_iter2_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_h_fu_401_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_h_reg_758 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_h_reg_758_pp0_iter1_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_h_reg_758_pp0_iter2_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_w_0_reg_223 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_w_fu_552_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_w_reg_846 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_w_reg_8460 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal ram_reg_0_i_185_n_5 : STD_LOGIC;
  signal ram_reg_0_i_186_n_5 : STD_LOGIC;
  signal ram_reg_0_i_19_n_5 : STD_LOGIC;
  signal ram_reg_0_i_315_n_5 : STD_LOGIC;
  signal ram_reg_0_i_316_n_5 : STD_LOGIC;
  signal ram_reg_0_i_321_n_5 : STD_LOGIC;
  signal ram_reg_0_i_323_n_5 : STD_LOGIC;
  signal ram_reg_0_i_326_n_5 : STD_LOGIC;
  signal ram_reg_0_i_351_n_5 : STD_LOGIC;
  signal ram_reg_0_i_355_n_5 : STD_LOGIC;
  signal ram_reg_0_i_373_n_5 : STD_LOGIC;
  signal ram_reg_0_i_376_n_5 : STD_LOGIC;
  signal ram_reg_0_i_379_n_5 : STD_LOGIC;
  signal ram_reg_0_i_383_n_5 : STD_LOGIC;
  signal ram_reg_0_i_401_n_5 : STD_LOGIC;
  signal ram_reg_0_i_408_n_5 : STD_LOGIC;
  signal ram_reg_0_i_411_n_5 : STD_LOGIC;
  signal ram_reg_0_i_414_n_5 : STD_LOGIC;
  signal \reg_235[15]_i_1_n_5\ : STD_LOGIC;
  signal \^reg_235_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal select_ln19_fu_525_p3 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal select_ln19_reg_825 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal select_ln21_1_reg_851 : STD_LOGIC;
  signal \select_ln21_1_reg_851[7]_i_4_n_5\ : STD_LOGIC;
  signal \select_ln21_1_reg_851_reg_n_5_[0]\ : STD_LOGIC;
  signal \select_ln21_1_reg_851_reg_n_5_[1]\ : STD_LOGIC;
  signal \select_ln21_1_reg_851_reg_n_5_[2]\ : STD_LOGIC;
  signal \select_ln21_1_reg_851_reg_n_5_[3]\ : STD_LOGIC;
  signal \select_ln21_1_reg_851_reg_n_5_[4]\ : STD_LOGIC;
  signal \select_ln21_1_reg_851_reg_n_5_[5]\ : STD_LOGIC;
  signal \select_ln21_1_reg_851_reg_n_5_[6]\ : STD_LOGIC;
  signal \select_ln21_1_reg_851_reg_n_5_[7]\ : STD_LOGIC;
  signal select_ln21_fu_531_p3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal select_ln21_reg_830 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal select_ln22_1_reg_764 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal select_ln22_2_reg_8720 : STD_LOGIC;
  signal select_ln22_reg_782 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \select_ln22_reg_782[3]_i_1_n_5\ : STD_LOGIC;
  signal select_ln22_reg_782_pp0_iter1_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal select_ln31_1_fu_580_p3 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal select_ln31_1_reg_861 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal select_ln31_1_reg_8610 : STD_LOGIC;
  signal \select_ln31_1_reg_861[13]_i_10_n_5\ : STD_LOGIC;
  signal \select_ln31_1_reg_861[13]_i_11_n_5\ : STD_LOGIC;
  signal \select_ln31_1_reg_861[13]_i_12_n_5\ : STD_LOGIC;
  signal \select_ln31_1_reg_861[13]_i_13_n_5\ : STD_LOGIC;
  signal \select_ln31_1_reg_861[13]_i_14_n_5\ : STD_LOGIC;
  signal \select_ln31_1_reg_861[13]_i_15_n_5\ : STD_LOGIC;
  signal \select_ln31_1_reg_861[13]_i_16_n_5\ : STD_LOGIC;
  signal \select_ln31_1_reg_861[13]_i_17_n_5\ : STD_LOGIC;
  signal \select_ln31_1_reg_861[13]_i_18_n_5\ : STD_LOGIC;
  signal \select_ln31_1_reg_861[13]_i_19_n_5\ : STD_LOGIC;
  signal \select_ln31_1_reg_861[13]_i_20_n_5\ : STD_LOGIC;
  signal \select_ln31_1_reg_861[13]_i_5_n_5\ : STD_LOGIC;
  signal \select_ln31_1_reg_861[13]_i_6_n_5\ : STD_LOGIC;
  signal \select_ln31_1_reg_861[13]_i_7_n_5\ : STD_LOGIC;
  signal \select_ln31_1_reg_861[13]_i_8_n_5\ : STD_LOGIC;
  signal \select_ln31_1_reg_861[13]_i_9_n_5\ : STD_LOGIC;
  signal select_ln31_1_reg_861_pp0_iter2_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \select_ln31_1_reg_861_reg[13]_i_3_n_5\ : STD_LOGIC;
  signal \select_ln31_1_reg_861_reg[13]_i_3_n_6\ : STD_LOGIC;
  signal \select_ln31_1_reg_861_reg[13]_i_3_n_7\ : STD_LOGIC;
  signal \select_ln31_1_reg_861_reg[13]_i_3_n_8\ : STD_LOGIC;
  signal \select_ln31_1_reg_861_reg[13]_i_4_n_5\ : STD_LOGIC;
  signal \select_ln31_1_reg_861_reg[13]_i_4_n_6\ : STD_LOGIC;
  signal \select_ln31_1_reg_861_reg[13]_i_4_n_7\ : STD_LOGIC;
  signal \select_ln31_1_reg_861_reg[13]_i_4_n_8\ : STD_LOGIC;
  signal select_ln31_2_fu_663_p3 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal select_ln31_2_reg_887 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal select_ln31_2_reg_8870 : STD_LOGIC;
  signal select_ln31_fu_542_p3 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal select_ln31_reg_835 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal select_ln31_reg_8350 : STD_LOGIC;
  signal select_ln36_13_fu_373_p3 : STD_LOGIC_VECTOR ( 8 downto 5 );
  signal select_ln36_17_reg_751 : STD_LOGIC;
  signal \select_ln36_17_reg_751[0]_i_2_n_5\ : STD_LOGIC;
  signal \select_ln36_17_reg_751[0]_i_3_n_5\ : STD_LOGIC;
  signal \select_ln36_17_reg_751[0]_i_4_n_5\ : STD_LOGIC;
  signal select_ln36_17_reg_751_pp0_iter1_reg : STD_LOGIC;
  signal select_ln36_17_reg_751_pp0_iter2_reg : STD_LOGIC;
  signal select_ln36_reg_746 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \select_ln36_reg_746[0]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln36_reg_746[1]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln36_reg_746[2]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln36_reg_746[3]_i_1_n_5\ : STD_LOGIC;
  signal tmp6_fu_603_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp6_mid1_fu_634_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_0_0_fu_334_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal tmp_0_0_mid1_fu_419_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal zext_ln28_8_fu_475_p1 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \NLW_add_ln19_reg_820_reg[12]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_add_ln28_1_fu_499_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln28_1_fu_499_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln28_1_fu_499_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln28_1_fu_499_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln28_1_fu_499_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln28_1_fu_499_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln28_1_fu_499_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_ln28_1_fu_499_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_ln28_1_fu_499_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln28_1_fu_499_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_add_ln28_1_fu_499_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_ln28_1_fu_499_p2_i_14_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln28_1_fu_499_p2_i_14_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_add_ln28_1_fu_499_p2_i_15_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln28_1_fu_499_p2_i_15_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_add_ln28_1_fu_499_p2_i_16_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_add_ln28_1_fu_499_p2_i_16_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_add_ln28_1_fu_499_p2_i_20_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_add_ln28_1_fu_499_p2_i_21_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_add_ln28_1_fu_499_p2_i_22_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_add_ln28_1_fu_499_p2_i_24_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_add_ln28_1_fu_499_p2_i_24_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_add_ln28_1_fu_499_p2_i_37_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_add_ln28_1_fu_499_p2_i_37_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_add_ln28_1_fu_499_p2_i_59_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_add_ln28_1_fu_499_p2_i_59_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_add_ln28_1_fu_499_p2_i_60_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_add_ln28_2_reg_808_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln28_2_reg_808_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln28_2_reg_808_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln28_2_reg_808_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln28_2_reg_808_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln28_2_reg_808_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln28_2_reg_808_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_ln28_2_reg_808_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_ln28_2_reg_808_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln28_2_reg_808_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_add_ln28_2_reg_808_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_ln28_3_reg_814_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln28_3_reg_814_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln28_3_reg_814_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln28_3_reg_814_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln28_3_reg_814_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln28_3_reg_814_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln28_3_reg_814_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_ln28_3_reg_814_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_ln28_3_reg_814_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln28_3_reg_814_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_add_ln28_3_reg_814_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_ln28_fu_479_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln28_fu_479_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln28_fu_479_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln28_fu_479_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln28_fu_479_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln28_fu_479_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln28_fu_479_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_ln28_fu_479_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_ln28_fu_479_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln28_fu_479_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_add_ln28_fu_479_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_ln36_reg_882_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln36_reg_882_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln36_reg_882_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln36_reg_882_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln36_reg_882_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln36_reg_882_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln36_reg_882_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_ln36_reg_882_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_ln36_reg_882_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln36_reg_882_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_add_ln36_reg_882_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_ln36_reg_882_reg_i_11_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_add_ln36_reg_882_reg_i_12_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_add_ln36_reg_882_reg_i_12_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_add_ln36_reg_882_reg_i_13_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_add_ln36_reg_882_reg_i_25_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_add_ln36_reg_882_reg_i_25_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_add_ln36_reg_882_reg_i_44_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_add_ln36_reg_882_reg_i_44_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_add_ln36_reg_882_reg_i_57_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_add_ln36_reg_882_reg_i_57_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln19_reg_727_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln19_reg_727_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln19_reg_727_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln9_1_reg_717_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln9_1_reg_717_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln9_1_reg_717_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln9_1_reg_717_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln9_1_reg_717_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln9_1_reg_717_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln9_1_reg_717_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln9_1_reg_717_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln9_1_reg_717_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln9_1_reg_717_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_mul_ln9_1_reg_717_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_select_ln31_1_reg_861_reg[13]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_select_ln31_1_reg_861_reg[13]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of add_ln28_1_fu_499_p2_i_56 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of add_ln28_1_fu_499_p2_i_57 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of add_ln28_1_fu_499_p2_i_81 : label is "soft_lutpair131";
  attribute HLUTNM : string;
  attribute HLUTNM of add_ln36_reg_882_reg_i_22 : label is "lutpair125";
  attribute HLUTNM of add_ln36_reg_882_reg_i_28 : label is "lutpair125";
  attribute HLUTNM of add_ln36_reg_882_reg_i_45 : label is "lutpair124";
  attribute HLUTNM of add_ln36_reg_882_reg_i_50 : label is "lutpair124";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__7\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \ap_CS_fsm[17]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \ap_CS_fsm[18]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__7\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__5\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1__1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_1\ : label is "soft_lutpair135";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter3_i_2 : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of grp_max_pooling2d_fix16_fu_521_ap_start_reg_i_1 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \icmp_ln21_reg_737[0]_i_2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \icmp_ln21_reg_737[0]_i_5\ : label is "soft_lutpair130";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_ln9_1_reg_717_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \mul_ln9_reg_712[2]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \mul_ln9_reg_712[5]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \out_d_reg_731[4]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \out_d_reg_731[4]_i_5\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \out_w_reg_846[0]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \out_w_reg_846[1]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \out_w_reg_846[2]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \out_w_reg_846[3]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of ram_reg_0_i_185 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of ram_reg_0_i_232 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of ram_reg_0_i_315 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of ram_reg_0_i_316 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of ram_reg_0_i_42 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \select_ln19_reg_825[1]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \select_ln19_reg_825[2]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \select_ln19_reg_825[3]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \select_ln19_reg_825[4]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \select_ln21_1_reg_851[0]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \select_ln21_1_reg_851[1]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \select_ln21_1_reg_851[2]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \select_ln21_1_reg_851[3]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \select_ln21_1_reg_851[4]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \select_ln21_1_reg_851[6]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \select_ln21_1_reg_851[7]_i_3\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \select_ln21_reg_830[0]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \select_ln21_reg_830[1]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \select_ln21_reg_830[2]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \select_ln21_reg_830[3]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \select_ln31_1_reg_861[0]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \select_ln31_1_reg_861[10]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \select_ln31_1_reg_861[11]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \select_ln31_1_reg_861[12]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \select_ln31_1_reg_861[13]_i_2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \select_ln31_1_reg_861[1]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \select_ln31_1_reg_861[2]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \select_ln31_1_reg_861[3]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \select_ln31_1_reg_861[4]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \select_ln31_1_reg_861[5]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \select_ln31_1_reg_861[6]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \select_ln31_1_reg_861[7]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \select_ln31_1_reg_861[8]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \select_ln31_1_reg_861[9]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \select_ln31_2_reg_887[0]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \select_ln31_2_reg_887[10]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \select_ln31_2_reg_887[11]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \select_ln31_2_reg_887[12]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \select_ln31_2_reg_887[13]_i_2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \select_ln31_2_reg_887[1]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \select_ln31_2_reg_887[2]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \select_ln31_2_reg_887[3]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \select_ln31_2_reg_887[4]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \select_ln31_2_reg_887[5]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \select_ln31_2_reg_887[6]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \select_ln31_2_reg_887[7]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \select_ln31_2_reg_887[8]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \select_ln31_2_reg_887[9]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \select_ln31_reg_835[0]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \select_ln31_reg_835[10]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \select_ln31_reg_835[11]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \select_ln31_reg_835[12]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \select_ln31_reg_835[13]_i_2\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \select_ln31_reg_835[1]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \select_ln31_reg_835[2]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \select_ln31_reg_835[3]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \select_ln31_reg_835[4]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \select_ln31_reg_835[5]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \select_ln31_reg_835[6]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \select_ln31_reg_835[7]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \select_ln31_reg_835[8]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \select_ln31_reg_835[9]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \select_ln36_reg_746[1]_i_1\ : label is "soft_lutpair134";
begin
  \reg_235_reg[15]_0\(15 downto 0) <= \^reg_235_reg[15]_0\(15 downto 0);
\add_ln19_reg_820[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \indvar_flatten39_reg_175_reg_n_5_[0]\,
      O => add_ln19_fu_519_p2(0)
    );
\add_ln19_reg_820[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage3,
      O => add_ln19_reg_8200
    );
\add_ln19_reg_820_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln19_reg_8200,
      D => add_ln19_fu_519_p2(0),
      Q => add_ln19_reg_820(0),
      R => '0'
    );
\add_ln19_reg_820_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln19_reg_8200,
      D => add_ln19_fu_519_p2(10),
      Q => add_ln19_reg_820(10),
      R => '0'
    );
\add_ln19_reg_820_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln19_reg_8200,
      D => add_ln19_fu_519_p2(11),
      Q => add_ln19_reg_820(11),
      R => '0'
    );
\add_ln19_reg_820_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln19_reg_8200,
      D => add_ln19_fu_519_p2(12),
      Q => add_ln19_reg_820(12),
      R => '0'
    );
\add_ln19_reg_820_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln19_reg_820_reg[8]_i_1_n_5\,
      CO(3) => \NLW_add_ln19_reg_820_reg[12]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \add_ln19_reg_820_reg[12]_i_2_n_6\,
      CO(1) => \add_ln19_reg_820_reg[12]_i_2_n_7\,
      CO(0) => \add_ln19_reg_820_reg[12]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln19_fu_519_p2(12 downto 9),
      S(3) => \indvar_flatten39_reg_175_reg_n_5_[12]\,
      S(2) => \indvar_flatten39_reg_175_reg_n_5_[11]\,
      S(1) => \indvar_flatten39_reg_175_reg_n_5_[10]\,
      S(0) => \indvar_flatten39_reg_175_reg_n_5_[9]\
    );
\add_ln19_reg_820_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln19_reg_8200,
      D => add_ln19_fu_519_p2(1),
      Q => add_ln19_reg_820(1),
      R => '0'
    );
\add_ln19_reg_820_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln19_reg_8200,
      D => add_ln19_fu_519_p2(2),
      Q => add_ln19_reg_820(2),
      R => '0'
    );
\add_ln19_reg_820_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln19_reg_8200,
      D => add_ln19_fu_519_p2(3),
      Q => add_ln19_reg_820(3),
      R => '0'
    );
\add_ln19_reg_820_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln19_reg_8200,
      D => add_ln19_fu_519_p2(4),
      Q => add_ln19_reg_820(4),
      R => '0'
    );
\add_ln19_reg_820_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln19_reg_820_reg[4]_i_1_n_5\,
      CO(2) => \add_ln19_reg_820_reg[4]_i_1_n_6\,
      CO(1) => \add_ln19_reg_820_reg[4]_i_1_n_7\,
      CO(0) => \add_ln19_reg_820_reg[4]_i_1_n_8\,
      CYINIT => \indvar_flatten39_reg_175_reg_n_5_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln19_fu_519_p2(4 downto 1),
      S(3) => \indvar_flatten39_reg_175_reg_n_5_[4]\,
      S(2) => \indvar_flatten39_reg_175_reg_n_5_[3]\,
      S(1) => \indvar_flatten39_reg_175_reg_n_5_[2]\,
      S(0) => \indvar_flatten39_reg_175_reg_n_5_[1]\
    );
\add_ln19_reg_820_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln19_reg_8200,
      D => add_ln19_fu_519_p2(5),
      Q => add_ln19_reg_820(5),
      R => '0'
    );
\add_ln19_reg_820_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln19_reg_8200,
      D => add_ln19_fu_519_p2(6),
      Q => add_ln19_reg_820(6),
      R => '0'
    );
\add_ln19_reg_820_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln19_reg_8200,
      D => add_ln19_fu_519_p2(7),
      Q => add_ln19_reg_820(7),
      R => '0'
    );
\add_ln19_reg_820_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln19_reg_8200,
      D => add_ln19_fu_519_p2(8),
      Q => add_ln19_reg_820(8),
      R => '0'
    );
\add_ln19_reg_820_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln19_reg_820_reg[4]_i_1_n_5\,
      CO(3) => \add_ln19_reg_820_reg[8]_i_1_n_5\,
      CO(2) => \add_ln19_reg_820_reg[8]_i_1_n_6\,
      CO(1) => \add_ln19_reg_820_reg[8]_i_1_n_7\,
      CO(0) => \add_ln19_reg_820_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln19_fu_519_p2(8 downto 5),
      S(3) => \indvar_flatten39_reg_175_reg_n_5_[8]\,
      S(2) => \indvar_flatten39_reg_175_reg_n_5_[7]\,
      S(1) => \indvar_flatten39_reg_175_reg_n_5_[6]\,
      S(0) => \indvar_flatten39_reg_175_reg_n_5_[5]\
    );
\add_ln19_reg_820_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln19_reg_8200,
      D => add_ln19_fu_519_p2(9),
      Q => add_ln19_reg_820(9),
      R => '0'
    );
add_ln28_1_fu_499_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 9) => B"000000000000000000000",
      A(8) => add_ln28_1_fu_499_p2_i_2_n_5,
      A(7) => add_ln28_1_fu_499_p2_i_3_n_5,
      A(6) => add_ln28_1_fu_499_p2_i_4_n_5,
      A(5) => add_ln28_1_fu_499_p2_i_5_n_5,
      A(4) => add_ln28_1_fu_499_p2_i_6_n_5,
      A(3) => add_ln28_1_fu_499_p2_i_7_n_5,
      A(2) => add_ln28_1_fu_499_p2_i_8_n_5,
      A(1) => add_ln28_1_fu_499_p2_i_9_n_5,
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_ln28_1_fu_499_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 5) => B"0000000000000",
      B(4) => grp_max_pooling2d_fix16_fu_521_input_width(4),
      B(3 downto 2) => B"11",
      B(1) => Q(4),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_ln28_1_fu_499_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 5) => B"0000000000000000000000000000000000000000000",
      C(4 downto 1) => zext_ln28_8_fu_475_p1(4 downto 1),
      C(0) => '1',
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_ln28_1_fu_499_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_ln28_1_fu_499_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => icmp_ln21_reg_7370,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_NS_fsm1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => mul_ln22_1_reg_7760,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_ln28_1_fu_499_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_add_ln28_1_fu_499_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_add_ln28_1_fu_499_p2_P_UNCONNECTED(47 downto 14),
      P(13) => add_ln28_1_fu_499_p2_n_97,
      P(12) => add_ln28_1_fu_499_p2_n_98,
      P(11) => add_ln28_1_fu_499_p2_n_99,
      P(10) => add_ln28_1_fu_499_p2_n_100,
      P(9) => add_ln28_1_fu_499_p2_n_101,
      P(8) => add_ln28_1_fu_499_p2_n_102,
      P(7) => add_ln28_1_fu_499_p2_n_103,
      P(6) => add_ln28_1_fu_499_p2_n_104,
      P(5) => add_ln28_1_fu_499_p2_n_105,
      P(4) => add_ln28_1_fu_499_p2_n_106,
      P(3) => add_ln28_1_fu_499_p2_n_107,
      P(2) => add_ln28_1_fu_499_p2_n_108,
      P(1) => add_ln28_1_fu_499_p2_n_109,
      P(0) => add_ln28_1_fu_499_p2_n_110,
      PATTERNBDETECT => NLW_add_ln28_1_fu_499_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_ln28_1_fu_499_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_add_ln28_1_fu_499_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_ln28_1_fu_499_p2_UNDERFLOW_UNCONNECTED
    );
add_ln28_1_fu_499_p2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      O => mul_ln22_1_reg_7760
    );
add_ln28_1_fu_499_p2_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => out_w_0_reg_223(3),
      I1 => select_ln36_17_reg_751,
      I2 => icmp_ln21_reg_737,
      O => zext_ln28_8_fu_475_p1(4)
    );
add_ln28_1_fu_499_p2_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => out_w_0_reg_223(2),
      I1 => select_ln36_17_reg_751,
      I2 => icmp_ln21_reg_737,
      O => zext_ln28_8_fu_475_p1(3)
    );
add_ln28_1_fu_499_p2_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => out_w_0_reg_223(1),
      I1 => select_ln36_17_reg_751,
      I2 => icmp_ln21_reg_737,
      O => zext_ln28_8_fu_475_p1(2)
    );
add_ln28_1_fu_499_p2_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => out_w_0_reg_223(0),
      I1 => select_ln36_17_reg_751,
      I2 => icmp_ln21_reg_737,
      O => zext_ln28_8_fu_475_p1(1)
    );
add_ln28_1_fu_499_p2_i_14: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln28_1_fu_499_p2_i_17_n_5,
      CO(3 downto 0) => NLW_add_ln28_1_fu_499_p2_i_14_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_add_ln28_1_fu_499_p2_i_14_O_UNCONNECTED(3 downto 1),
      O(0) => tmp_0_0_mid1_fu_419_p2(8),
      S(3 downto 1) => B"000",
      S(0) => select_ln36_13_fu_373_p3(8)
    );
add_ln28_1_fu_499_p2_i_15: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln28_1_fu_499_p2_i_18_n_5,
      CO(3 downto 0) => NLW_add_ln28_1_fu_499_p2_i_15_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_add_ln28_1_fu_499_p2_i_15_O_UNCONNECTED(3 downto 1),
      O(0) => tmp_0_0_fu_334_p2(8),
      S(3 downto 1) => B"000",
      S(0) => mul_ln28_fu_317_p2(8)
    );
add_ln28_1_fu_499_p2_i_16: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln28_1_fu_499_p2_i_19_n_5,
      CO(3 downto 2) => NLW_add_ln28_1_fu_499_p2_i_16_CO_UNCONNECTED(3 downto 2),
      CO(1) => add_ln28_1_fu_499_p2_i_16_n_7,
      CO(0) => add_ln28_1_fu_499_p2_i_16_n_8,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => add_ln28_1_fu_499_p2_i_25_n_5,
      DI(0) => add_ln28_1_fu_499_p2_i_26_n_5,
      O(3) => NLW_add_ln28_1_fu_499_p2_i_16_O_UNCONNECTED(3),
      O(2 downto 0) => mul_ln28_1_fu_368_p2(8 downto 6),
      S(3) => '0',
      S(2) => add_ln28_1_fu_499_p2_i_27_n_5,
      S(1) => add_ln28_1_fu_499_p2_i_28_n_5,
      S(0) => add_ln28_1_fu_499_p2_i_29_n_5
    );
add_ln28_1_fu_499_p2_i_17: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln28_1_fu_499_p2_i_20_n_5,
      CO(3) => add_ln28_1_fu_499_p2_i_17_n_5,
      CO(2) => add_ln28_1_fu_499_p2_i_17_n_6,
      CO(1) => add_ln28_1_fu_499_p2_i_17_n_7,
      CO(0) => add_ln28_1_fu_499_p2_i_17_n_8,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => out_h_fu_401_p2(3),
      O(3 downto 0) => tmp_0_0_mid1_fu_419_p2(7 downto 4),
      S(3 downto 1) => select_ln36_13_fu_373_p3(7 downto 5),
      S(0) => add_ln28_1_fu_499_p2_i_33_n_5
    );
add_ln28_1_fu_499_p2_i_18: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln28_1_fu_499_p2_i_21_n_5,
      CO(3) => add_ln28_1_fu_499_p2_i_18_n_5,
      CO(2) => add_ln28_1_fu_499_p2_i_18_n_6,
      CO(1) => add_ln28_1_fu_499_p2_i_18_n_7,
      CO(0) => add_ln28_1_fu_499_p2_i_18_n_8,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => ap_phi_mux_out_h_0_phi_fu_215_p4(3),
      O(3 downto 0) => tmp_0_0_fu_334_p2(7 downto 4),
      S(3 downto 1) => mul_ln28_fu_317_p2(7 downto 5),
      S(0) => add_ln28_1_fu_499_p2_i_35_n_5
    );
add_ln28_1_fu_499_p2_i_19: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln28_1_fu_499_p2_i_19_n_5,
      CO(2) => add_ln28_1_fu_499_p2_i_19_n_6,
      CO(1) => add_ln28_1_fu_499_p2_i_19_n_7,
      CO(0) => add_ln28_1_fu_499_p2_i_19_n_8,
      CYINIT => '0',
      DI(3) => add_ln28_1_fu_499_p2_i_36_n_5,
      DI(2) => add_ln28_1_fu_499_p2_i_37_n_12,
      DI(1) => add_ln28_1_fu_499_p2_i_22_n_9,
      DI(0) => '0',
      O(3 downto 0) => mul_ln28_1_fu_368_p2(5 downto 2),
      S(3) => add_ln28_1_fu_499_p2_i_38_n_5,
      S(2) => add_ln28_1_fu_499_p2_i_39_n_5,
      S(1) => add_ln28_1_fu_499_p2_i_22_n_9,
      S(0) => add_ln28_1_fu_499_p2_i_22_n_10
    );
add_ln28_1_fu_499_p2_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_0_0_mid1_fu_419_p2(8),
      I1 => p_1_in,
      I2 => tmp_0_0_fu_334_p2(8),
      I3 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      I4 => mul_ln28_1_fu_368_p2(8),
      O => add_ln28_1_fu_499_p2_i_2_n_5
    );
add_ln28_1_fu_499_p2_i_20: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln28_1_fu_499_p2_i_20_n_5,
      CO(2) => add_ln28_1_fu_499_p2_i_20_n_6,
      CO(1) => add_ln28_1_fu_499_p2_i_20_n_7,
      CO(0) => add_ln28_1_fu_499_p2_i_20_n_8,
      CYINIT => '0',
      DI(3 downto 1) => out_h_fu_401_p2(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => tmp_0_0_mid1_fu_419_p2(3 downto 1),
      O(0) => NLW_add_ln28_1_fu_499_p2_i_20_O_UNCONNECTED(0),
      S(3) => add_ln28_1_fu_499_p2_i_40_n_5,
      S(2) => add_ln28_1_fu_499_p2_i_41_n_5,
      S(1) => add_ln28_1_fu_499_p2_i_42_n_5,
      S(0) => '0'
    );
add_ln28_1_fu_499_p2_i_21: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln28_1_fu_499_p2_i_21_n_5,
      CO(2) => add_ln28_1_fu_499_p2_i_21_n_6,
      CO(1) => add_ln28_1_fu_499_p2_i_21_n_7,
      CO(0) => add_ln28_1_fu_499_p2_i_21_n_8,
      CYINIT => '0',
      DI(3 downto 1) => ap_phi_mux_out_h_0_phi_fu_215_p4(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => tmp_0_0_fu_334_p2(3 downto 1),
      O(0) => NLW_add_ln28_1_fu_499_p2_i_21_O_UNCONNECTED(0),
      S(3) => add_ln28_1_fu_499_p2_i_43_n_5,
      S(2) => add_ln28_1_fu_499_p2_i_44_n_5,
      S(1) => add_ln28_1_fu_499_p2_i_45_n_5,
      S(0) => '0'
    );
add_ln28_1_fu_499_p2_i_22: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln28_1_fu_499_p2_i_22_n_5,
      CO(2) => add_ln28_1_fu_499_p2_i_22_n_6,
      CO(1) => add_ln28_1_fu_499_p2_i_22_n_7,
      CO(0) => add_ln28_1_fu_499_p2_i_22_n_8,
      CYINIT => '0',
      DI(3) => add_ln28_1_fu_499_p2_i_46_n_5,
      DI(2) => B(0),
      DI(1) => add_ln28_1_fu_499_p2_i_47_n_5,
      DI(0) => '0',
      O(3) => add_ln28_1_fu_499_p2_i_22_n_9,
      O(2) => add_ln28_1_fu_499_p2_i_22_n_10,
      O(1) => mul_ln28_1_fu_368_p2(1),
      O(0) => NLW_add_ln28_1_fu_499_p2_i_22_O_UNCONNECTED(0),
      S(3) => add_ln28_1_fu_499_p2_i_48_n_5,
      S(2) => add_ln28_1_fu_499_p2_i_49_n_5,
      S(1) => add_ln28_1_fu_499_p2_i_50_n_5,
      S(0) => '0'
    );
add_ln28_1_fu_499_p2_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mul_ln28_fu_317_p2(8),
      I1 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      I2 => mul_ln28_1_fu_368_p2(8),
      O => select_ln36_13_fu_373_p3(8)
    );
add_ln28_1_fu_499_p2_i_24: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln28_1_fu_499_p2_i_34_n_5,
      CO(3 downto 2) => NLW_add_ln28_1_fu_499_p2_i_24_CO_UNCONNECTED(3 downto 2),
      CO(1) => add_ln28_1_fu_499_p2_i_24_n_7,
      CO(0) => add_ln28_1_fu_499_p2_i_24_n_8,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => add_ln28_1_fu_499_p2_i_51_n_5,
      DI(0) => add_ln28_1_fu_499_p2_i_52_n_5,
      O(3) => NLW_add_ln28_1_fu_499_p2_i_24_O_UNCONNECTED(3),
      O(2 downto 0) => mul_ln28_fu_317_p2(8 downto 6),
      S(3) => '0',
      S(2) => add_ln28_1_fu_499_p2_i_53_n_5,
      S(1) => add_ln28_1_fu_499_p2_i_54_n_5,
      S(0) => add_ln28_1_fu_499_p2_i_55_n_5
    );
add_ln28_1_fu_499_p2_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEFFF30008AAAA"
    )
        port map (
      I0 => add_ln28_1_fu_499_p2_i_37_n_10,
      I1 => \out_d_reg_731[4]_i_4_n_5\,
      I2 => B(0),
      I3 => \out_d_reg_731[4]_i_5_n_5\,
      I4 => \out_d_reg_731[4]_i_3_n_5\,
      I5 => \out_d_reg_731[4]_i_2_n_5\,
      O => add_ln28_1_fu_499_p2_i_25_n_5
    );
add_ln28_1_fu_499_p2_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => add_ln28_1_fu_499_p2_i_37_n_11,
      I1 => add_ln28_1_fu_499_p2_i_56_n_5,
      I2 => mul_ln9_reg_712(5),
      I3 => \out_d_reg_731[3]_i_2_n_5\,
      O => add_ln28_1_fu_499_p2_i_26_n_5
    );
add_ln28_1_fu_499_p2_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"510008A6AAA20008"
    )
        port map (
      I0 => add_ln28_1_fu_499_p2_i_37_n_5,
      I1 => \out_d_reg_731[4]_i_4_n_5\,
      I2 => add_ln28_1_fu_499_p2_i_57_n_5,
      I3 => \out_d_reg_731[4]_i_3_n_5\,
      I4 => \out_d_reg_731[4]_i_2_n_5\,
      I5 => mul_ln9_reg_712(2),
      O => add_ln28_1_fu_499_p2_i_27_n_5
    );
add_ln28_1_fu_499_p2_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"659A9A65"
    )
        port map (
      I0 => add_ln28_1_fu_499_p2_i_25_n_5,
      I1 => \out_d_reg_731[3]_i_2_n_5\,
      I2 => mul_ln9_reg_712(2),
      I3 => add_ln28_1_fu_499_p2_i_37_n_5,
      I4 => add_ln28_1_fu_499_p2_i_56_n_5,
      O => add_ln28_1_fu_499_p2_i_28_n_5
    );
add_ln28_1_fu_499_p2_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => add_ln28_1_fu_499_p2_i_26_n_5,
      I1 => add_ln28_1_fu_499_p2_i_37_n_10,
      I2 => B(4),
      I3 => \out_d_reg_731[3]_i_2_n_5\,
      O => add_ln28_1_fu_499_p2_i_29_n_5
    );
add_ln28_1_fu_499_p2_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_0_0_mid1_fu_419_p2(7),
      I1 => p_1_in,
      I2 => tmp_0_0_fu_334_p2(7),
      I3 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      I4 => mul_ln28_1_fu_368_p2(7),
      O => add_ln28_1_fu_499_p2_i_3_n_5
    );
add_ln28_1_fu_499_p2_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mul_ln28_fu_317_p2(7),
      I1 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      I2 => mul_ln28_1_fu_368_p2(7),
      O => select_ln36_13_fu_373_p3(7)
    );
add_ln28_1_fu_499_p2_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mul_ln28_fu_317_p2(6),
      I1 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      I2 => mul_ln28_1_fu_368_p2(6),
      O => select_ln36_13_fu_373_p3(6)
    );
add_ln28_1_fu_499_p2_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mul_ln28_fu_317_p2(5),
      I1 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      I2 => mul_ln28_1_fu_368_p2(5),
      O => select_ln36_13_fu_373_p3(5)
    );
add_ln28_1_fu_499_p2_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => out_h_fu_401_p2(3),
      I1 => mul_ln28_1_fu_368_p2(4),
      I2 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      I3 => mul_ln28_fu_317_p2(4),
      O => add_ln28_1_fu_499_p2_i_33_n_5
    );
add_ln28_1_fu_499_p2_i_34: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln28_1_fu_499_p2_i_34_n_5,
      CO(2) => add_ln28_1_fu_499_p2_i_34_n_6,
      CO(1) => add_ln28_1_fu_499_p2_i_34_n_7,
      CO(0) => add_ln28_1_fu_499_p2_i_34_n_8,
      CYINIT => '0',
      DI(3) => add_ln28_1_fu_499_p2_i_58_n_5,
      DI(2) => add_ln28_1_fu_499_p2_i_59_n_12,
      DI(1) => add_ln28_1_fu_499_p2_i_60_n_9,
      DI(0) => '0',
      O(3 downto 0) => mul_ln28_fu_317_p2(5 downto 2),
      S(3) => add_ln28_1_fu_499_p2_i_61_n_5,
      S(2) => add_ln28_1_fu_499_p2_i_62_n_5,
      S(1) => add_ln28_1_fu_499_p2_i_60_n_9,
      S(0) => add_ln28_1_fu_499_p2_i_60_n_10
    );
add_ln28_1_fu_499_p2_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FF7FFFBF0080"
    )
        port map (
      I0 => select_ln21_reg_830(3),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I4 => out_h_0_reg_211(3),
      I5 => mul_ln28_fu_317_p2(4),
      O => add_ln28_1_fu_499_p2_i_35_n_5
    );
add_ln28_1_fu_499_p2_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A659"
    )
        port map (
      I0 => \out_d_reg_731[3]_i_2_n_5\,
      I1 => mul_ln9_reg_712(5),
      I2 => add_ln28_1_fu_499_p2_i_56_n_5,
      I3 => add_ln28_1_fu_499_p2_i_37_n_11,
      O => add_ln28_1_fu_499_p2_i_36_n_5
    );
add_ln28_1_fu_499_p2_i_37: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln28_1_fu_499_p2_i_22_n_5,
      CO(3) => add_ln28_1_fu_499_p2_i_37_n_5,
      CO(2) => NLW_add_ln28_1_fu_499_p2_i_37_CO_UNCONNECTED(2),
      CO(1) => add_ln28_1_fu_499_p2_i_37_n_7,
      CO(0) => add_ln28_1_fu_499_p2_i_37_n_8,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => add_ln28_1_fu_499_p2_i_63_n_5,
      DI(1) => add_ln28_1_fu_499_p2_i_64_n_5,
      DI(0) => add_ln28_1_fu_499_p2_i_65_n_5,
      O(3) => NLW_add_ln28_1_fu_499_p2_i_37_O_UNCONNECTED(3),
      O(2) => add_ln28_1_fu_499_p2_i_37_n_10,
      O(1) => add_ln28_1_fu_499_p2_i_37_n_11,
      O(0) => add_ln28_1_fu_499_p2_i_37_n_12,
      S(3) => '1',
      S(2) => add_ln28_1_fu_499_p2_i_66_n_5,
      S(1) => add_ln28_1_fu_499_p2_i_67_n_5,
      S(0) => add_ln28_1_fu_499_p2_i_68_n_5
    );
add_ln28_1_fu_499_p2_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A65"
    )
        port map (
      I0 => add_ln28_1_fu_499_p2_i_37_n_11,
      I1 => add_ln28_1_fu_499_p2_i_56_n_5,
      I2 => mul_ln9_reg_712(5),
      I3 => \out_d_reg_731[3]_i_2_n_5\,
      O => add_ln28_1_fu_499_p2_i_38_n_5
    );
add_ln28_1_fu_499_p2_i_39: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln28_1_fu_499_p2_i_37_n_12,
      I1 => \out_d_reg_731[3]_i_2_n_5\,
      I2 => mul_ln9_reg_712(5),
      O => add_ln28_1_fu_499_p2_i_39_n_5
    );
add_ln28_1_fu_499_p2_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_0_0_mid1_fu_419_p2(6),
      I1 => p_1_in,
      I2 => tmp_0_0_fu_334_p2(6),
      I3 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      I4 => mul_ln28_1_fu_368_p2(6),
      O => add_ln28_1_fu_499_p2_i_4_n_5
    );
add_ln28_1_fu_499_p2_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95953FC06A6A3FC0"
    )
        port map (
      I0 => ap_phi_mux_out_h_0_phi_fu_215_p4(2),
      I1 => \select_ln36_reg_746[0]_i_1_n_5\,
      I2 => ap_phi_mux_out_h_0_phi_fu_215_p4(1),
      I3 => mul_ln28_1_fu_368_p2(3),
      I4 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      I5 => mul_ln28_fu_317_p2(3),
      O => add_ln28_1_fu_499_p2_i_40_n_5
    );
add_ln28_1_fu_499_p2_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => out_h_fu_401_p2(1),
      I1 => mul_ln28_1_fu_368_p2(2),
      I2 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      I3 => mul_ln28_fu_317_p2(2),
      O => add_ln28_1_fu_499_p2_i_41_n_5
    );
add_ln28_1_fu_499_p2_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B800FF474700FF"
    )
        port map (
      I0 => out_h_0_reg_211(0),
      I1 => \select_ln36_17_reg_751[0]_i_3_n_5\,
      I2 => select_ln21_reg_830(0),
      I3 => mul_ln28_1_fu_368_p2(1),
      I4 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      I5 => mul_ln28_fu_317_p2(1),
      O => add_ln28_1_fu_499_p2_i_42_n_5
    );
add_ln28_1_fu_499_p2_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FF7FFFBF0080"
    )
        port map (
      I0 => select_ln21_reg_830(2),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I4 => out_h_0_reg_211(2),
      I5 => mul_ln28_fu_317_p2(3),
      O => add_ln28_1_fu_499_p2_i_43_n_5
    );
add_ln28_1_fu_499_p2_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FF7FFFBF0080"
    )
        port map (
      I0 => select_ln21_reg_830(1),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I4 => out_h_0_reg_211(1),
      I5 => mul_ln28_fu_317_p2(2),
      O => add_ln28_1_fu_499_p2_i_44_n_5
    );
add_ln28_1_fu_499_p2_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FF7FFFBF0080"
    )
        port map (
      I0 => select_ln21_reg_830(0),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I4 => out_h_0_reg_211(0),
      I5 => mul_ln28_fu_317_p2(1),
      O => add_ln28_1_fu_499_p2_i_45_n_5
    );
add_ln28_1_fu_499_p2_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A80857F703F303F3"
    )
        port map (
      I0 => B(0),
      I1 => select_ln19_reg_825(1),
      I2 => \select_ln36_17_reg_751[0]_i_3_n_5\,
      I3 => out_d_0_reg_187(1),
      I4 => \out_d_reg_731[4]_i_4_n_5\,
      I5 => mul_ln9_reg_712(5),
      O => add_ln28_1_fu_499_p2_i_46_n_5
    );
add_ln28_1_fu_499_p2_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FF7F00000000"
    )
        port map (
      I0 => select_ln19_reg_825(0),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I4 => out_d_0_reg_187(0),
      I5 => mul_ln9_reg_712(5),
      O => add_ln28_1_fu_499_p2_i_47_n_5
    );
add_ln28_1_fu_499_p2_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A80857F703F303F3"
    )
        port map (
      I0 => B(0),
      I1 => select_ln19_reg_825(1),
      I2 => \select_ln36_17_reg_751[0]_i_3_n_5\,
      I3 => out_d_0_reg_187(1),
      I4 => \out_d_reg_731[4]_i_4_n_5\,
      I5 => mul_ln9_reg_712(5),
      O => add_ln28_1_fu_499_p2_i_48_n_5
    );
add_ln28_1_fu_499_p2_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => select_ln19_reg_825(1),
      I1 => out_d_0_reg_187(1),
      I2 => mul_ln9_reg_712(5),
      I3 => select_ln19_reg_825(0),
      I4 => \select_ln36_17_reg_751[0]_i_3_n_5\,
      I5 => out_d_0_reg_187(0),
      O => add_ln28_1_fu_499_p2_i_49_n_5
    );
add_ln28_1_fu_499_p2_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_0_0_mid1_fu_419_p2(5),
      I1 => p_1_in,
      I2 => tmp_0_0_fu_334_p2(5),
      I3 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      I4 => mul_ln28_1_fu_368_p2(5),
      O => add_ln28_1_fu_499_p2_i_5_n_5
    );
add_ln28_1_fu_499_p2_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FF7F00000000"
    )
        port map (
      I0 => select_ln19_reg_825(0),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I4 => out_d_0_reg_187(0),
      I5 => mul_ln9_reg_712(5),
      O => add_ln28_1_fu_499_p2_i_50_n_5
    );
add_ln28_1_fu_499_p2_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2EEC0F322E200"
    )
        port map (
      I0 => select_ln19_reg_825(4),
      I1 => \select_ln36_17_reg_751[0]_i_3_n_5\,
      I2 => out_d_0_reg_187(4),
      I3 => add_ln28_1_fu_499_p2_i_59_n_10,
      I4 => select_ln19_reg_825(3),
      I5 => out_d_0_reg_187(3),
      O => add_ln28_1_fu_499_p2_i_51_n_5
    );
add_ln28_1_fu_499_p2_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2E200E200E200"
    )
        port map (
      I0 => select_ln19_reg_825(3),
      I1 => \select_ln36_17_reg_751[0]_i_3_n_5\,
      I2 => out_d_0_reg_187(3),
      I3 => add_ln28_1_fu_499_p2_i_59_n_11,
      I4 => mul_ln9_reg_712(5),
      I5 => \out_d_reg_731[4]_i_2_n_5\,
      O => add_ln28_1_fu_499_p2_i_52_n_5
    );
add_ln28_1_fu_499_p2_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4848482828284828"
    )
        port map (
      I0 => \out_d_reg_731[4]_i_2_n_5\,
      I1 => add_ln28_1_fu_499_p2_i_59_n_5,
      I2 => mul_ln9_reg_712(2),
      I3 => select_ln19_reg_825(3),
      I4 => \select_ln36_17_reg_751[0]_i_3_n_5\,
      I5 => out_d_0_reg_187(3),
      O => add_ln28_1_fu_499_p2_i_53_n_5
    );
add_ln28_1_fu_499_p2_i_54: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BED7412"
    )
        port map (
      I0 => add_ln28_1_fu_499_p2_i_59_n_10,
      I1 => \out_d_reg_731[4]_i_3_n_5\,
      I2 => mul_ln9_reg_712(2),
      I3 => \out_d_reg_731[4]_i_2_n_5\,
      I4 => add_ln28_1_fu_499_p2_i_59_n_5,
      O => add_ln28_1_fu_499_p2_i_54_n_5
    );
add_ln28_1_fu_499_p2_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696966996"
    )
        port map (
      I0 => add_ln28_1_fu_499_p2_i_52_n_5,
      I1 => add_ln28_1_fu_499_p2_i_59_n_10,
      I2 => \out_d_reg_731[4]_i_2_n_5\,
      I3 => select_ln19_reg_825(3),
      I4 => \select_ln36_17_reg_751[0]_i_3_n_5\,
      I5 => out_d_0_reg_187(3),
      O => add_ln28_1_fu_499_p2_i_55_n_5
    );
add_ln28_1_fu_499_p2_i_56: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55565555"
    )
        port map (
      I0 => \out_d_reg_731[4]_i_2_n_5\,
      I1 => \out_d_reg_731[4]_i_3_n_5\,
      I2 => \out_d_reg_731[4]_i_5_n_5\,
      I3 => B(0),
      I4 => \out_d_reg_731[4]_i_4_n_5\,
      O => add_ln28_1_fu_499_p2_i_56_n_5
    );
add_ln28_1_fu_499_p2_i_57: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335FFF5F"
    )
        port map (
      I0 => select_ln19_reg_825(0),
      I1 => out_d_0_reg_187(0),
      I2 => select_ln19_reg_825(1),
      I3 => \select_ln36_17_reg_751[0]_i_3_n_5\,
      I4 => out_d_0_reg_187(1),
      O => add_ln28_1_fu_499_p2_i_57_n_5
    );
add_ln28_1_fu_499_p2_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B847474747B8B8B8"
    )
        port map (
      I0 => out_d_0_reg_187(3),
      I1 => \select_ln36_17_reg_751[0]_i_3_n_5\,
      I2 => select_ln19_reg_825(3),
      I3 => \out_d_reg_731[4]_i_2_n_5\,
      I4 => mul_ln9_reg_712(5),
      I5 => add_ln28_1_fu_499_p2_i_59_n_11,
      O => add_ln28_1_fu_499_p2_i_58_n_5
    );
add_ln28_1_fu_499_p2_i_59: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln28_1_fu_499_p2_i_60_n_5,
      CO(3) => add_ln28_1_fu_499_p2_i_59_n_5,
      CO(2) => NLW_add_ln28_1_fu_499_p2_i_59_CO_UNCONNECTED(2),
      CO(1) => add_ln28_1_fu_499_p2_i_59_n_7,
      CO(0) => add_ln28_1_fu_499_p2_i_59_n_8,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => add_ln28_1_fu_499_p2_i_69_n_5,
      DI(1) => add_ln28_1_fu_499_p2_i_70_n_5,
      DI(0) => add_ln28_1_fu_499_p2_i_71_n_5,
      O(3) => NLW_add_ln28_1_fu_499_p2_i_59_O_UNCONNECTED(3),
      O(2) => add_ln28_1_fu_499_p2_i_59_n_10,
      O(1) => add_ln28_1_fu_499_p2_i_59_n_11,
      O(0) => add_ln28_1_fu_499_p2_i_59_n_12,
      S(3) => '1',
      S(2) => add_ln28_1_fu_499_p2_i_72_n_5,
      S(1) => add_ln28_1_fu_499_p2_i_73_n_5,
      S(0) => add_ln28_1_fu_499_p2_i_74_n_5
    );
add_ln28_1_fu_499_p2_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_0_0_mid1_fu_419_p2(4),
      I1 => p_1_in,
      I2 => tmp_0_0_fu_334_p2(4),
      I3 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      I4 => mul_ln28_1_fu_368_p2(4),
      O => add_ln28_1_fu_499_p2_i_6_n_5
    );
add_ln28_1_fu_499_p2_i_60: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln28_1_fu_499_p2_i_60_n_5,
      CO(2) => add_ln28_1_fu_499_p2_i_60_n_6,
      CO(1) => add_ln28_1_fu_499_p2_i_60_n_7,
      CO(0) => add_ln28_1_fu_499_p2_i_60_n_8,
      CYINIT => '0',
      DI(3) => add_ln28_1_fu_499_p2_i_75_n_5,
      DI(2) => add_ln28_1_fu_499_p2_i_76_n_5,
      DI(1) => add_ln28_1_fu_499_p2_i_77_n_5,
      DI(0) => '0',
      O(3) => add_ln28_1_fu_499_p2_i_60_n_9,
      O(2) => add_ln28_1_fu_499_p2_i_60_n_10,
      O(1) => mul_ln28_fu_317_p2(1),
      O(0) => NLW_add_ln28_1_fu_499_p2_i_60_O_UNCONNECTED(0),
      S(3) => add_ln28_1_fu_499_p2_i_78_n_5,
      S(2) => add_ln28_1_fu_499_p2_i_79_n_5,
      S(1) => add_ln28_1_fu_499_p2_i_80_n_5,
      S(0) => '0'
    );
add_ln28_1_fu_499_p2_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B847474747B8B8B8"
    )
        port map (
      I0 => out_d_0_reg_187(3),
      I1 => \select_ln36_17_reg_751[0]_i_3_n_5\,
      I2 => select_ln19_reg_825(3),
      I3 => \out_d_reg_731[4]_i_2_n_5\,
      I4 => mul_ln9_reg_712(5),
      I5 => add_ln28_1_fu_499_p2_i_59_n_11,
      O => add_ln28_1_fu_499_p2_i_61_n_5
    );
add_ln28_1_fu_499_p2_i_62: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6AAAA"
    )
        port map (
      I0 => add_ln28_1_fu_499_p2_i_59_n_12,
      I1 => select_ln19_reg_825(3),
      I2 => \select_ln36_17_reg_751[0]_i_3_n_5\,
      I3 => out_d_0_reg_187(3),
      I4 => mul_ln9_reg_712(5),
      O => add_ln28_1_fu_499_p2_i_62_n_5
    );
add_ln28_1_fu_499_p2_i_63: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A808"
    )
        port map (
      I0 => mul_ln9_reg_712(2),
      I1 => select_ln19_reg_825(2),
      I2 => \select_ln36_17_reg_751[0]_i_3_n_5\,
      I3 => out_d_0_reg_187(2),
      I4 => add_ln28_1_fu_499_p2_i_81_n_5,
      O => add_ln28_1_fu_499_p2_i_63_n_5
    );
add_ln28_1_fu_499_p2_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA202A8A80202A"
    )
        port map (
      I0 => \out_d_reg_731[4]_i_4_n_5\,
      I1 => out_d_0_reg_187(1),
      I2 => \select_ln36_17_reg_751[0]_i_3_n_5\,
      I3 => select_ln19_reg_825(1),
      I4 => B(0),
      I5 => mul_ln9_reg_712(2),
      O => add_ln28_1_fu_499_p2_i_64_n_5
    );
add_ln28_1_fu_499_p2_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88808000888"
    )
        port map (
      I0 => \out_d_reg_731[4]_i_4_n_5\,
      I1 => mul_ln9_reg_712(5),
      I2 => out_d_0_reg_187(1),
      I3 => \select_ln36_17_reg_751[0]_i_3_n_5\,
      I4 => select_ln19_reg_825(1),
      I5 => B(0),
      O => add_ln28_1_fu_499_p2_i_65_n_5
    );
add_ln28_1_fu_499_p2_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800088820222000"
    )
        port map (
      I0 => mul_ln9_reg_712(2),
      I1 => \out_d_reg_731[4]_i_4_n_5\,
      I2 => out_d_0_reg_187(1),
      I3 => \select_ln36_17_reg_751[0]_i_3_n_5\,
      I4 => select_ln19_reg_825(1),
      I5 => B(0),
      O => add_ln28_1_fu_499_p2_i_66_n_5
    );
add_ln28_1_fu_499_p2_i_67: unisim.vcomponents.LUT5
    generic map(
      INIT => X"599AA665"
    )
        port map (
      I0 => add_ln28_1_fu_499_p2_i_64_n_5,
      I1 => mul_ln9_reg_712(2),
      I2 => \out_d_reg_731[4]_i_5_n_5\,
      I3 => B(0),
      I4 => \out_d_reg_731[4]_i_4_n_5\,
      O => add_ln28_1_fu_499_p2_i_67_n_5
    );
add_ln28_1_fu_499_p2_i_68: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6596A95"
    )
        port map (
      I0 => add_ln28_1_fu_499_p2_i_65_n_5,
      I1 => B(0),
      I2 => \out_d_reg_731[4]_i_5_n_5\,
      I3 => \out_d_reg_731[4]_i_4_n_5\,
      I4 => mul_ln9_reg_712(2),
      O => add_ln28_1_fu_499_p2_i_68_n_5
    );
add_ln28_1_fu_499_p2_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAA2A00000000"
    )
        port map (
      I0 => out_d_0_reg_187(2),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I4 => select_ln19_reg_825(2),
      I5 => mul_ln9_reg_712(2),
      O => add_ln28_1_fu_499_p2_i_69_n_5
    );
add_ln28_1_fu_499_p2_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_0_0_mid1_fu_419_p2(3),
      I1 => p_1_in,
      I2 => tmp_0_0_fu_334_p2(3),
      I3 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      I4 => mul_ln28_1_fu_368_p2(3),
      O => add_ln28_1_fu_499_p2_i_7_n_5
    );
add_ln28_1_fu_499_p2_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E200FFE2E200"
    )
        port map (
      I0 => select_ln19_reg_825(1),
      I1 => \select_ln36_17_reg_751[0]_i_3_n_5\,
      I2 => out_d_0_reg_187(1),
      I3 => \out_d_reg_731[4]_i_4_n_5\,
      I4 => mul_ln9_reg_712(2),
      I5 => B(0),
      O => add_ln28_1_fu_499_p2_i_70_n_5
    );
add_ln28_1_fu_499_p2_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8F8F0808088F08"
    )
        port map (
      I0 => \out_d_reg_731[4]_i_4_n_5\,
      I1 => mul_ln9_reg_712(5),
      I2 => B(0),
      I3 => select_ln19_reg_825(1),
      I4 => \select_ln36_17_reg_751[0]_i_3_n_5\,
      I5 => out_d_0_reg_187(1),
      O => add_ln28_1_fu_499_p2_i_71_n_5
    );
add_ln28_1_fu_499_p2_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030500000005000"
    )
        port map (
      I0 => select_ln19_reg_825(1),
      I1 => out_d_0_reg_187(1),
      I2 => mul_ln9_reg_712(2),
      I3 => select_ln19_reg_825(2),
      I4 => \select_ln36_17_reg_751[0]_i_3_n_5\,
      I5 => out_d_0_reg_187(2),
      O => add_ln28_1_fu_499_p2_i_72_n_5
    );
add_ln28_1_fu_499_p2_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCBBBCB88800080"
    )
        port map (
      I0 => B(0),
      I1 => mul_ln9_reg_712(2),
      I2 => select_ln19_reg_825(1),
      I3 => \select_ln36_17_reg_751[0]_i_3_n_5\,
      I4 => out_d_0_reg_187(1),
      I5 => \out_d_reg_731[4]_i_4_n_5\,
      O => add_ln28_1_fu_499_p2_i_73_n_5
    );
add_ln28_1_fu_499_p2_i_74: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69699669"
    )
        port map (
      I0 => add_ln28_1_fu_499_p2_i_71_n_5,
      I1 => \out_d_reg_731[4]_i_4_n_5\,
      I2 => \out_d_reg_731[4]_i_5_n_5\,
      I3 => mul_ln9_reg_712(2),
      I4 => B(0),
      O => add_ln28_1_fu_499_p2_i_74_n_5
    );
add_ln28_1_fu_499_p2_i_75: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A80857F7"
    )
        port map (
      I0 => mul_ln9_reg_712(5),
      I1 => select_ln19_reg_825(2),
      I2 => \select_ln36_17_reg_751[0]_i_3_n_5\,
      I3 => out_d_0_reg_187(2),
      I4 => add_ln28_1_fu_499_p2_i_81_n_5,
      O => add_ln28_1_fu_499_p2_i_75_n_5
    );
add_ln28_1_fu_499_p2_i_76: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => select_ln19_reg_825(0),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I4 => out_d_0_reg_187(0),
      O => add_ln28_1_fu_499_p2_i_76_n_5
    );
add_ln28_1_fu_499_p2_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8AAA00008000"
    )
        port map (
      I0 => mul_ln9_reg_712(5),
      I1 => select_ln19_reg_825(0),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I5 => out_d_0_reg_187(0),
      O => add_ln28_1_fu_499_p2_i_77_n_5
    );
add_ln28_1_fu_499_p2_i_78: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A80857F7"
    )
        port map (
      I0 => mul_ln9_reg_712(5),
      I1 => select_ln19_reg_825(2),
      I2 => \select_ln36_17_reg_751[0]_i_3_n_5\,
      I3 => out_d_0_reg_187(2),
      I4 => add_ln28_1_fu_499_p2_i_81_n_5,
      O => add_ln28_1_fu_499_p2_i_78_n_5
    );
add_ln28_1_fu_499_p2_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F3FC0A0A03FC0"
    )
        port map (
      I0 => out_d_0_reg_187(1),
      I1 => select_ln19_reg_825(1),
      I2 => mul_ln9_reg_712(5),
      I3 => select_ln19_reg_825(0),
      I4 => \select_ln36_17_reg_751[0]_i_3_n_5\,
      I5 => out_d_0_reg_187(0),
      O => add_ln28_1_fu_499_p2_i_79_n_5
    );
add_ln28_1_fu_499_p2_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_0_0_mid1_fu_419_p2(2),
      I1 => p_1_in,
      I2 => tmp_0_0_fu_334_p2(2),
      I3 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      I4 => mul_ln28_1_fu_368_p2(2),
      O => add_ln28_1_fu_499_p2_i_8_n_5
    );
add_ln28_1_fu_499_p2_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8AAA00008000"
    )
        port map (
      I0 => mul_ln9_reg_712(5),
      I1 => select_ln19_reg_825(0),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I5 => out_d_0_reg_187(0),
      O => add_ln28_1_fu_499_p2_i_80_n_5
    );
add_ln28_1_fu_499_p2_i_81: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => select_ln19_reg_825(0),
      I1 => out_d_0_reg_187(0),
      I2 => select_ln19_reg_825(1),
      I3 => \select_ln36_17_reg_751[0]_i_3_n_5\,
      I4 => out_d_0_reg_187(1),
      O => add_ln28_1_fu_499_p2_i_81_n_5
    );
add_ln28_1_fu_499_p2_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_0_0_mid1_fu_419_p2(1),
      I1 => p_1_in,
      I2 => tmp_0_0_fu_334_p2(1),
      I3 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      I4 => mul_ln28_1_fu_368_p2(1),
      O => add_ln28_1_fu_499_p2_i_9_n_5
    );
\add_ln28_1_reg_798_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln28_1_reg_7980,
      D => add_ln28_1_fu_499_p2_n_110,
      Q => add_ln28_1_reg_798(0),
      R => '0'
    );
\add_ln28_1_reg_798_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln28_1_reg_7980,
      D => add_ln28_1_fu_499_p2_n_100,
      Q => add_ln28_1_reg_798(10),
      R => '0'
    );
\add_ln28_1_reg_798_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln28_1_reg_7980,
      D => add_ln28_1_fu_499_p2_n_99,
      Q => add_ln28_1_reg_798(11),
      R => '0'
    );
\add_ln28_1_reg_798_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln28_1_reg_7980,
      D => add_ln28_1_fu_499_p2_n_98,
      Q => add_ln28_1_reg_798(12),
      R => '0'
    );
\add_ln28_1_reg_798_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln28_1_reg_7980,
      D => add_ln28_1_fu_499_p2_n_97,
      Q => add_ln28_1_reg_798(13),
      R => '0'
    );
\add_ln28_1_reg_798_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln28_1_reg_7980,
      D => add_ln28_1_fu_499_p2_n_109,
      Q => add_ln28_1_reg_798(1),
      R => '0'
    );
\add_ln28_1_reg_798_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln28_1_reg_7980,
      D => add_ln28_1_fu_499_p2_n_108,
      Q => add_ln28_1_reg_798(2),
      R => '0'
    );
\add_ln28_1_reg_798_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln28_1_reg_7980,
      D => add_ln28_1_fu_499_p2_n_107,
      Q => add_ln28_1_reg_798(3),
      R => '0'
    );
\add_ln28_1_reg_798_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln28_1_reg_7980,
      D => add_ln28_1_fu_499_p2_n_106,
      Q => add_ln28_1_reg_798(4),
      R => '0'
    );
\add_ln28_1_reg_798_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln28_1_reg_7980,
      D => add_ln28_1_fu_499_p2_n_105,
      Q => add_ln28_1_reg_798(5),
      R => '0'
    );
\add_ln28_1_reg_798_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln28_1_reg_7980,
      D => add_ln28_1_fu_499_p2_n_104,
      Q => add_ln28_1_reg_798(6),
      R => '0'
    );
\add_ln28_1_reg_798_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln28_1_reg_7980,
      D => add_ln28_1_fu_499_p2_n_103,
      Q => add_ln28_1_reg_798(7),
      R => '0'
    );
\add_ln28_1_reg_798_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln28_1_reg_7980,
      D => add_ln28_1_fu_499_p2_n_102,
      Q => add_ln28_1_reg_798(8),
      R => '0'
    );
\add_ln28_1_reg_798_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln28_1_reg_7980,
      D => add_ln28_1_fu_499_p2_n_101,
      Q => add_ln28_1_reg_798(9),
      R => '0'
    );
add_ln28_2_reg_808_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 9) => B"000000000000000000000",
      A(8 downto 1) => select_ln22_1_reg_764(8 downto 1),
      A(0) => '1',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_ln28_2_reg_808_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 5) => B"0000000000000",
      B(4) => grp_max_pooling2d_fix16_fu_521_input_width(4),
      B(3 downto 2) => B"11",
      B(1) => Q(4),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_ln28_2_reg_808_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 5) => B"0000000000000000000000000000000000000000000",
      C(4 downto 1) => zext_ln28_8_fu_475_p1(4 downto 1),
      C(0) => '0',
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_ln28_2_reg_808_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_ln28_2_reg_808_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_NS_fsm1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => mul_ln22_1_reg_7760,
      CEP => add_ln28_1_reg_7980,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_ln28_2_reg_808_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_add_ln28_2_reg_808_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_add_ln28_2_reg_808_reg_P_UNCONNECTED(47 downto 14),
      P(13) => add_ln28_2_reg_808_reg_n_97,
      P(12) => add_ln28_2_reg_808_reg_n_98,
      P(11) => add_ln28_2_reg_808_reg_n_99,
      P(10) => add_ln28_2_reg_808_reg_n_100,
      P(9) => add_ln28_2_reg_808_reg_n_101,
      P(8) => add_ln28_2_reg_808_reg_n_102,
      P(7) => add_ln28_2_reg_808_reg_n_103,
      P(6) => add_ln28_2_reg_808_reg_n_104,
      P(5) => add_ln28_2_reg_808_reg_n_105,
      P(4) => add_ln28_2_reg_808_reg_n_106,
      P(3) => add_ln28_2_reg_808_reg_n_107,
      P(2) => add_ln28_2_reg_808_reg_n_108,
      P(1) => add_ln28_2_reg_808_reg_n_109,
      P(0) => add_ln28_2_reg_808_reg_n_110,
      PATTERNBDETECT => NLW_add_ln28_2_reg_808_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_ln28_2_reg_808_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_add_ln28_2_reg_808_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_ln28_2_reg_808_reg_UNDERFLOW_UNCONNECTED
    );
\add_ln28_3_reg_814_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln28_3_reg_814_reg_n_110,
      Q => add_ln28_3_reg_814_pp0_iter1_reg(0),
      R => '0'
    );
\add_ln28_3_reg_814_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln28_3_reg_814_reg_n_100,
      Q => add_ln28_3_reg_814_pp0_iter1_reg(10),
      R => '0'
    );
\add_ln28_3_reg_814_pp0_iter1_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln28_3_reg_814_reg_n_99,
      Q => add_ln28_3_reg_814_pp0_iter1_reg(11),
      R => '0'
    );
\add_ln28_3_reg_814_pp0_iter1_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln28_3_reg_814_reg_n_98,
      Q => add_ln28_3_reg_814_pp0_iter1_reg(12),
      R => '0'
    );
\add_ln28_3_reg_814_pp0_iter1_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln28_3_reg_814_reg_n_97,
      Q => add_ln28_3_reg_814_pp0_iter1_reg(13),
      R => '0'
    );
\add_ln28_3_reg_814_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln28_3_reg_814_reg_n_109,
      Q => add_ln28_3_reg_814_pp0_iter1_reg(1),
      R => '0'
    );
\add_ln28_3_reg_814_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln28_3_reg_814_reg_n_108,
      Q => add_ln28_3_reg_814_pp0_iter1_reg(2),
      R => '0'
    );
\add_ln28_3_reg_814_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln28_3_reg_814_reg_n_107,
      Q => add_ln28_3_reg_814_pp0_iter1_reg(3),
      R => '0'
    );
\add_ln28_3_reg_814_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln28_3_reg_814_reg_n_106,
      Q => add_ln28_3_reg_814_pp0_iter1_reg(4),
      R => '0'
    );
\add_ln28_3_reg_814_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln28_3_reg_814_reg_n_105,
      Q => add_ln28_3_reg_814_pp0_iter1_reg(5),
      R => '0'
    );
\add_ln28_3_reg_814_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln28_3_reg_814_reg_n_104,
      Q => add_ln28_3_reg_814_pp0_iter1_reg(6),
      R => '0'
    );
\add_ln28_3_reg_814_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln28_3_reg_814_reg_n_103,
      Q => add_ln28_3_reg_814_pp0_iter1_reg(7),
      R => '0'
    );
\add_ln28_3_reg_814_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln28_3_reg_814_reg_n_102,
      Q => add_ln28_3_reg_814_pp0_iter1_reg(8),
      R => '0'
    );
\add_ln28_3_reg_814_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln28_3_reg_814_reg_n_101,
      Q => add_ln28_3_reg_814_pp0_iter1_reg(9),
      R => '0'
    );
\add_ln28_3_reg_814_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln28_3_reg_814_pp0_iter1_reg(0),
      Q => add_ln28_3_reg_814_pp0_iter2_reg(0),
      R => '0'
    );
\add_ln28_3_reg_814_pp0_iter2_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln28_3_reg_814_pp0_iter1_reg(10),
      Q => add_ln28_3_reg_814_pp0_iter2_reg(10),
      R => '0'
    );
\add_ln28_3_reg_814_pp0_iter2_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln28_3_reg_814_pp0_iter1_reg(11),
      Q => add_ln28_3_reg_814_pp0_iter2_reg(11),
      R => '0'
    );
\add_ln28_3_reg_814_pp0_iter2_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln28_3_reg_814_pp0_iter1_reg(12),
      Q => add_ln28_3_reg_814_pp0_iter2_reg(12),
      R => '0'
    );
\add_ln28_3_reg_814_pp0_iter2_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln28_3_reg_814_pp0_iter1_reg(13),
      Q => add_ln28_3_reg_814_pp0_iter2_reg(13),
      R => '0'
    );
\add_ln28_3_reg_814_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln28_3_reg_814_pp0_iter1_reg(1),
      Q => add_ln28_3_reg_814_pp0_iter2_reg(1),
      R => '0'
    );
\add_ln28_3_reg_814_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln28_3_reg_814_pp0_iter1_reg(2),
      Q => add_ln28_3_reg_814_pp0_iter2_reg(2),
      R => '0'
    );
\add_ln28_3_reg_814_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln28_3_reg_814_pp0_iter1_reg(3),
      Q => add_ln28_3_reg_814_pp0_iter2_reg(3),
      R => '0'
    );
\add_ln28_3_reg_814_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln28_3_reg_814_pp0_iter1_reg(4),
      Q => add_ln28_3_reg_814_pp0_iter2_reg(4),
      R => '0'
    );
\add_ln28_3_reg_814_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln28_3_reg_814_pp0_iter1_reg(5),
      Q => add_ln28_3_reg_814_pp0_iter2_reg(5),
      R => '0'
    );
\add_ln28_3_reg_814_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln28_3_reg_814_pp0_iter1_reg(6),
      Q => add_ln28_3_reg_814_pp0_iter2_reg(6),
      R => '0'
    );
\add_ln28_3_reg_814_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln28_3_reg_814_pp0_iter1_reg(7),
      Q => add_ln28_3_reg_814_pp0_iter2_reg(7),
      R => '0'
    );
\add_ln28_3_reg_814_pp0_iter2_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln28_3_reg_814_pp0_iter1_reg(8),
      Q => add_ln28_3_reg_814_pp0_iter2_reg(8),
      R => '0'
    );
\add_ln28_3_reg_814_pp0_iter2_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln28_3_reg_814_pp0_iter1_reg(9),
      Q => add_ln28_3_reg_814_pp0_iter2_reg(9),
      R => '0'
    );
add_ln28_3_reg_814_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 9) => B"000000000000000000000",
      A(8 downto 1) => select_ln22_1_reg_764(8 downto 1),
      A(0) => '1',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_ln28_3_reg_814_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 5) => B"0000000000000",
      B(4) => grp_max_pooling2d_fix16_fu_521_input_width(4),
      B(3 downto 2) => B"11",
      B(1) => Q(4),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_ln28_3_reg_814_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 5) => B"0000000000000000000000000000000000000000000",
      C(4 downto 1) => zext_ln28_8_fu_475_p1(4 downto 1),
      C(0) => '1',
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_ln28_3_reg_814_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_ln28_3_reg_814_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_NS_fsm1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => mul_ln22_1_reg_7760,
      CEP => add_ln28_1_reg_7980,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_ln28_3_reg_814_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_add_ln28_3_reg_814_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_add_ln28_3_reg_814_reg_P_UNCONNECTED(47 downto 14),
      P(13) => add_ln28_3_reg_814_reg_n_97,
      P(12) => add_ln28_3_reg_814_reg_n_98,
      P(11) => add_ln28_3_reg_814_reg_n_99,
      P(10) => add_ln28_3_reg_814_reg_n_100,
      P(9) => add_ln28_3_reg_814_reg_n_101,
      P(8) => add_ln28_3_reg_814_reg_n_102,
      P(7) => add_ln28_3_reg_814_reg_n_103,
      P(6) => add_ln28_3_reg_814_reg_n_104,
      P(5) => add_ln28_3_reg_814_reg_n_105,
      P(4) => add_ln28_3_reg_814_reg_n_106,
      P(3) => add_ln28_3_reg_814_reg_n_107,
      P(2) => add_ln28_3_reg_814_reg_n_108,
      P(1) => add_ln28_3_reg_814_reg_n_109,
      P(0) => add_ln28_3_reg_814_reg_n_110,
      PATTERNBDETECT => NLW_add_ln28_3_reg_814_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_ln28_3_reg_814_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_add_ln28_3_reg_814_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_ln28_3_reg_814_reg_UNDERFLOW_UNCONNECTED
    );
add_ln28_fu_479_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 9) => B"000000000000000000000",
      A(8) => add_ln28_1_fu_499_p2_i_2_n_5,
      A(7) => add_ln28_1_fu_499_p2_i_3_n_5,
      A(6) => add_ln28_1_fu_499_p2_i_4_n_5,
      A(5) => add_ln28_1_fu_499_p2_i_5_n_5,
      A(4) => add_ln28_1_fu_499_p2_i_6_n_5,
      A(3) => add_ln28_1_fu_499_p2_i_7_n_5,
      A(2) => add_ln28_1_fu_499_p2_i_8_n_5,
      A(1) => add_ln28_1_fu_499_p2_i_9_n_5,
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_ln28_fu_479_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 5) => B"0000000000000",
      B(4) => grp_max_pooling2d_fix16_fu_521_input_width(4),
      B(3 downto 2) => B"11",
      B(1) => Q(4),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_ln28_fu_479_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 5) => B"0000000000000000000000000000000000000000000",
      C(4 downto 1) => zext_ln28_8_fu_475_p1(4 downto 1),
      C(0) => '0',
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_ln28_fu_479_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_ln28_fu_479_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => icmp_ln21_reg_7370,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_NS_fsm1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => mul_ln22_1_reg_7760,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_ln28_fu_479_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_add_ln28_fu_479_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_add_ln28_fu_479_p2_P_UNCONNECTED(47 downto 14),
      P(13) => add_ln28_fu_479_p2_n_97,
      P(12) => add_ln28_fu_479_p2_n_98,
      P(11) => add_ln28_fu_479_p2_n_99,
      P(10) => add_ln28_fu_479_p2_n_100,
      P(9) => add_ln28_fu_479_p2_n_101,
      P(8) => add_ln28_fu_479_p2_n_102,
      P(7) => add_ln28_fu_479_p2_n_103,
      P(6) => add_ln28_fu_479_p2_n_104,
      P(5) => add_ln28_fu_479_p2_n_105,
      P(4) => add_ln28_fu_479_p2_n_106,
      P(3) => add_ln28_fu_479_p2_n_107,
      P(2) => add_ln28_fu_479_p2_n_108,
      P(1) => add_ln28_fu_479_p2_n_109,
      P(0) => add_ln28_fu_479_p2_n_110,
      PATTERNBDETECT => NLW_add_ln28_fu_479_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_ln28_fu_479_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_add_ln28_fu_479_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_ln28_fu_479_p2_UNDERFLOW_UNCONNECTED
    );
\add_ln28_reg_788_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln28_1_reg_7980,
      D => add_ln28_fu_479_p2_n_110,
      Q => add_ln28_reg_788(0),
      R => '0'
    );
\add_ln28_reg_788_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln28_1_reg_7980,
      D => add_ln28_fu_479_p2_n_100,
      Q => add_ln28_reg_788(10),
      R => '0'
    );
\add_ln28_reg_788_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln28_1_reg_7980,
      D => add_ln28_fu_479_p2_n_99,
      Q => add_ln28_reg_788(11),
      R => '0'
    );
\add_ln28_reg_788_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln28_1_reg_7980,
      D => add_ln28_fu_479_p2_n_98,
      Q => add_ln28_reg_788(12),
      R => '0'
    );
\add_ln28_reg_788_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln28_1_reg_7980,
      D => add_ln28_fu_479_p2_n_97,
      Q => add_ln28_reg_788(13),
      R => '0'
    );
\add_ln28_reg_788_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln28_1_reg_7980,
      D => add_ln28_fu_479_p2_n_109,
      Q => add_ln28_reg_788(1),
      R => '0'
    );
\add_ln28_reg_788_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln28_1_reg_7980,
      D => add_ln28_fu_479_p2_n_108,
      Q => add_ln28_reg_788(2),
      R => '0'
    );
\add_ln28_reg_788_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln28_1_reg_7980,
      D => add_ln28_fu_479_p2_n_107,
      Q => add_ln28_reg_788(3),
      R => '0'
    );
\add_ln28_reg_788_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln28_1_reg_7980,
      D => add_ln28_fu_479_p2_n_106,
      Q => add_ln28_reg_788(4),
      R => '0'
    );
\add_ln28_reg_788_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln28_1_reg_7980,
      D => add_ln28_fu_479_p2_n_105,
      Q => add_ln28_reg_788(5),
      R => '0'
    );
\add_ln28_reg_788_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln28_1_reg_7980,
      D => add_ln28_fu_479_p2_n_104,
      Q => add_ln28_reg_788(6),
      R => '0'
    );
\add_ln28_reg_788_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln28_1_reg_7980,
      D => add_ln28_fu_479_p2_n_103,
      Q => add_ln28_reg_788(7),
      R => '0'
    );
\add_ln28_reg_788_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln28_1_reg_7980,
      D => add_ln28_fu_479_p2_n_102,
      Q => add_ln28_reg_788(8),
      R => '0'
    );
\add_ln28_reg_788_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln28_1_reg_7980,
      D => add_ln28_fu_479_p2_n_101,
      Q => add_ln28_reg_788(9),
      R => '0'
    );
add_ln36_reg_882_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => \out\(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_ln36_reg_882_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 4) => B"00000000000000",
      B(3) => grp_max_pooling2d_fix16_fu_521_input_width(4),
      B(2 downto 1) => B"11",
      B(0) => Q(4),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_ln36_reg_882_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 4) => B"00000000000000000000000000000000000000000000",
      C(3 downto 0) => select_ln22_reg_782_pp0_iter1_reg(3 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_ln36_reg_882_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_ln36_reg_882_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => select_ln22_2_reg_8720,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_NS_fsm1,
      CEC => ap_CS_fsm_pp0_stage2,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => add_ln36_reg_8820,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_ln36_reg_882_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_add_ln36_reg_882_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_add_ln36_reg_882_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => grp_max_pooling2d_fix16_fu_521_output_r_address0(11 downto 0),
      PATTERNBDETECT => NLW_add_ln36_reg_882_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_ln36_reg_882_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_add_ln36_reg_882_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_ln36_reg_882_reg_UNDERFLOW_UNCONNECTED
    );
add_ln36_reg_882_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => \icmp_ln19_reg_727_pp0_iter2_reg_reg_n_5_[0]\,
      O => select_ln22_2_reg_8720
    );
add_ln36_reg_882_reg_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp6_mid1_fu_634_p2(0),
      I1 => select_ln36_17_reg_751_pp0_iter2_reg,
      I2 => mul_ln36_1_fu_612_p2(0),
      I3 => icmp_ln21_reg_737_pp0_iter2_reg,
      I4 => tmp6_fu_603_p2(0),
      O => \out\(0)
    );
add_ln36_reg_882_reg_i_11: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln36_reg_882_reg_i_15_n_5,
      CO(3) => NLW_add_ln36_reg_882_reg_i_11_CO_UNCONNECTED(3),
      CO(2) => add_ln36_reg_882_reg_i_11_n_6,
      CO(1) => add_ln36_reg_882_reg_i_11_n_7,
      CO(0) => add_ln36_reg_882_reg_i_11_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp6_mid1_fu_634_p2(7 downto 4),
      S(3) => add_ln36_reg_882_reg_i_18_n_5,
      S(2) => add_ln36_reg_882_reg_i_19_n_5,
      S(1) => add_ln36_reg_882_reg_i_20_n_5,
      S(0) => add_ln36_reg_882_reg_i_21_n_5
    );
add_ln36_reg_882_reg_i_12: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln36_reg_882_reg_i_14_n_5,
      CO(3 downto 1) => NLW_add_ln36_reg_882_reg_i_12_CO_UNCONNECTED(3 downto 1),
      CO(0) => add_ln36_reg_882_reg_i_12_n_8,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => add_ln36_reg_882_reg_i_22_n_5,
      O(3 downto 2) => NLW_add_ln36_reg_882_reg_i_12_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => mul_ln36_1_fu_612_p2(7 downto 6),
      S(3 downto 2) => B"00",
      S(1) => add_ln36_reg_882_reg_i_23_n_5,
      S(0) => add_ln36_reg_882_reg_i_24_n_5
    );
add_ln36_reg_882_reg_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln36_reg_882_reg_i_16_n_5,
      CO(3) => NLW_add_ln36_reg_882_reg_i_13_CO_UNCONNECTED(3),
      CO(2) => add_ln36_reg_882_reg_i_13_n_6,
      CO(1) => add_ln36_reg_882_reg_i_13_n_7,
      CO(0) => add_ln36_reg_882_reg_i_13_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp6_fu_603_p2(7 downto 4),
      S(3 downto 0) => mul_ln36_fu_594_p2(7 downto 4)
    );
add_ln36_reg_882_reg_i_14: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln36_reg_882_reg_i_14_n_5,
      CO(2) => add_ln36_reg_882_reg_i_14_n_6,
      CO(1) => add_ln36_reg_882_reg_i_14_n_7,
      CO(0) => add_ln36_reg_882_reg_i_14_n_8,
      CYINIT => '0',
      DI(3) => add_ln36_reg_882_reg_i_27_n_5,
      DI(2) => out_d_reg_731_pp0_iter2_reg(3),
      DI(1) => add_ln36_reg_882_reg_i_17_n_9,
      DI(0) => '0',
      O(3 downto 0) => mul_ln36_1_fu_612_p2(5 downto 2),
      S(3) => add_ln36_reg_882_reg_i_28_n_5,
      S(2) => add_ln36_reg_882_reg_i_29_n_5,
      S(1) => add_ln36_reg_882_reg_i_30_n_5,
      S(0) => add_ln36_reg_882_reg_i_17_n_10
    );
add_ln36_reg_882_reg_i_15: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln36_reg_882_reg_i_15_n_5,
      CO(2) => add_ln36_reg_882_reg_i_15_n_6,
      CO(1) => add_ln36_reg_882_reg_i_15_n_7,
      CO(0) => add_ln36_reg_882_reg_i_15_n_8,
      CYINIT => '0',
      DI(3 downto 0) => out_h_reg_758_pp0_iter2_reg(3 downto 0),
      O(3 downto 0) => tmp6_mid1_fu_634_p2(3 downto 0),
      S(3) => add_ln36_reg_882_reg_i_31_n_5,
      S(2) => add_ln36_reg_882_reg_i_32_n_5,
      S(1) => add_ln36_reg_882_reg_i_33_n_5,
      S(0) => add_ln36_reg_882_reg_i_34_n_5
    );
add_ln36_reg_882_reg_i_16: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln36_reg_882_reg_i_16_n_5,
      CO(2) => add_ln36_reg_882_reg_i_16_n_6,
      CO(1) => add_ln36_reg_882_reg_i_16_n_7,
      CO(0) => add_ln36_reg_882_reg_i_16_n_8,
      CYINIT => '0',
      DI(3 downto 0) => out_h_0_reg_211_pp0_iter2_reg(3 downto 0),
      O(3 downto 0) => tmp6_fu_603_p2(3 downto 0),
      S(3) => add_ln36_reg_882_reg_i_35_n_5,
      S(2) => add_ln36_reg_882_reg_i_36_n_5,
      S(1) => add_ln36_reg_882_reg_i_37_n_5,
      S(0) => add_ln36_reg_882_reg_i_38_n_5
    );
add_ln36_reg_882_reg_i_17: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln36_reg_882_reg_i_17_n_5,
      CO(2) => add_ln36_reg_882_reg_i_17_n_6,
      CO(1) => add_ln36_reg_882_reg_i_17_n_7,
      CO(0) => add_ln36_reg_882_reg_i_17_n_8,
      CYINIT => '0',
      DI(3) => add_ln36_reg_882_reg_i_39_n_5,
      DI(2) => out_d_reg_731_pp0_iter2_reg(0),
      DI(1) => out_d_reg_731_pp0_iter2_reg(0),
      DI(0) => '0',
      O(3) => add_ln36_reg_882_reg_i_17_n_9,
      O(2) => add_ln36_reg_882_reg_i_17_n_10,
      O(1 downto 0) => mul_ln36_1_fu_612_p2(1 downto 0),
      S(3) => add_ln36_reg_882_reg_i_40_n_5,
      S(2) => add_ln36_reg_882_reg_i_41_n_5,
      S(1) => add_ln36_reg_882_reg_i_42_n_5,
      S(0) => add_ln36_reg_882_reg_i_43_n_5
    );
add_ln36_reg_882_reg_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mul_ln36_1_fu_612_p2(7),
      I1 => icmp_ln21_reg_737_pp0_iter2_reg,
      I2 => mul_ln36_fu_594_p2(7),
      O => add_ln36_reg_882_reg_i_18_n_5
    );
add_ln36_reg_882_reg_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mul_ln36_1_fu_612_p2(6),
      I1 => icmp_ln21_reg_737_pp0_iter2_reg,
      I2 => mul_ln36_fu_594_p2(6),
      O => add_ln36_reg_882_reg_i_19_n_5
    );
add_ln36_reg_882_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_reg_n_5,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => \icmp_ln19_reg_727_pp0_iter2_reg_reg_n_5_[0]\,
      O => add_ln36_reg_8820
    );
add_ln36_reg_882_reg_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mul_ln36_1_fu_612_p2(5),
      I1 => icmp_ln21_reg_737_pp0_iter2_reg,
      I2 => mul_ln36_fu_594_p2(5),
      O => add_ln36_reg_882_reg_i_20_n_5
    );
add_ln36_reg_882_reg_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mul_ln36_1_fu_612_p2(4),
      I1 => icmp_ln21_reg_737_pp0_iter2_reg,
      I2 => mul_ln36_fu_594_p2(4),
      O => add_ln36_reg_882_reg_i_21_n_5
    );
add_ln36_reg_882_reg_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => out_d_reg_731_pp0_iter2_reg(4),
      I1 => add_ln36_reg_882_reg_i_44_n_11,
      I2 => out_d_reg_731_pp0_iter2_reg(3),
      O => add_ln36_reg_882_reg_i_22_n_5
    );
add_ln36_reg_882_reg_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3480"
    )
        port map (
      I0 => out_d_reg_731_pp0_iter2_reg(3),
      I1 => mul_ln9_reg_712(2),
      I2 => add_ln36_reg_882_reg_i_44_n_6,
      I3 => out_d_reg_731_pp0_iter2_reg(4),
      O => add_ln36_reg_882_reg_i_23_n_5
    );
add_ln36_reg_882_reg_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => add_ln36_reg_882_reg_i_22_n_5,
      I1 => mul_ln9_reg_712(2),
      I2 => out_d_reg_731_pp0_iter2_reg(3),
      I3 => out_d_reg_731_pp0_iter2_reg(4),
      I4 => add_ln36_reg_882_reg_i_44_n_6,
      O => add_ln36_reg_882_reg_i_24_n_5
    );
add_ln36_reg_882_reg_i_25: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln36_reg_882_reg_i_26_n_5,
      CO(3 downto 1) => NLW_add_ln36_reg_882_reg_i_25_CO_UNCONNECTED(3 downto 1),
      CO(0) => add_ln36_reg_882_reg_i_25_n_8,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => add_ln36_reg_882_reg_i_45_n_5,
      O(3 downto 2) => NLW_add_ln36_reg_882_reg_i_25_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => mul_ln36_fu_594_p2(7 downto 6),
      S(3 downto 2) => B"00",
      S(1) => add_ln36_reg_882_reg_i_46_n_5,
      S(0) => add_ln36_reg_882_reg_i_47_n_5
    );
add_ln36_reg_882_reg_i_26: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln36_reg_882_reg_i_26_n_5,
      CO(2) => add_ln36_reg_882_reg_i_26_n_6,
      CO(1) => add_ln36_reg_882_reg_i_26_n_7,
      CO(0) => add_ln36_reg_882_reg_i_26_n_8,
      CYINIT => '0',
      DI(3) => add_ln36_reg_882_reg_i_48_n_5,
      DI(2) => out_d_0_reg_187_pp0_iter2_reg(3),
      DI(1) => add_ln36_reg_882_reg_i_49_n_9,
      DI(0) => '0',
      O(3 downto 0) => mul_ln36_fu_594_p2(5 downto 2),
      S(3) => add_ln36_reg_882_reg_i_50_n_5,
      S(2) => add_ln36_reg_882_reg_i_51_n_5,
      S(1) => add_ln36_reg_882_reg_i_52_n_5,
      S(0) => add_ln36_reg_882_reg_i_49_n_10
    );
add_ln36_reg_882_reg_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => out_d_reg_731_pp0_iter2_reg(3),
      I1 => out_d_reg_731_pp0_iter2_reg(4),
      I2 => add_ln36_reg_882_reg_i_44_n_11,
      O => add_ln36_reg_882_reg_i_27_n_5
    );
add_ln36_reg_882_reg_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C969696"
    )
        port map (
      I0 => out_d_reg_731_pp0_iter2_reg(4),
      I1 => add_ln36_reg_882_reg_i_44_n_11,
      I2 => out_d_reg_731_pp0_iter2_reg(3),
      I3 => mul_ln9_reg_712(5),
      I4 => add_ln36_reg_882_reg_i_44_n_12,
      O => add_ln36_reg_882_reg_i_28_n_5
    );
add_ln36_reg_882_reg_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => mul_ln9_reg_712(5),
      I1 => out_d_reg_731_pp0_iter2_reg(4),
      I2 => add_ln36_reg_882_reg_i_44_n_12,
      I3 => out_d_reg_731_pp0_iter2_reg(3),
      O => add_ln36_reg_882_reg_i_29_n_5
    );
add_ln36_reg_882_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp6_mid1_fu_634_p2(7),
      I1 => select_ln36_17_reg_751_pp0_iter2_reg,
      I2 => mul_ln36_1_fu_612_p2(7),
      I3 => icmp_ln21_reg_737_pp0_iter2_reg,
      I4 => tmp6_fu_603_p2(7),
      O => \out\(7)
    );
add_ln36_reg_882_reg_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => add_ln36_reg_882_reg_i_17_n_9,
      I1 => out_d_reg_731_pp0_iter2_reg(3),
      I2 => mul_ln9_reg_712(5),
      O => add_ln36_reg_882_reg_i_30_n_5
    );
add_ln36_reg_882_reg_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => out_h_reg_758_pp0_iter2_reg(3),
      I1 => mul_ln36_fu_594_p2(3),
      I2 => icmp_ln21_reg_737_pp0_iter2_reg,
      I3 => mul_ln36_1_fu_612_p2(3),
      O => add_ln36_reg_882_reg_i_31_n_5
    );
add_ln36_reg_882_reg_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => out_h_reg_758_pp0_iter2_reg(2),
      I1 => mul_ln36_fu_594_p2(2),
      I2 => icmp_ln21_reg_737_pp0_iter2_reg,
      I3 => mul_ln36_1_fu_612_p2(2),
      O => add_ln36_reg_882_reg_i_32_n_5
    );
add_ln36_reg_882_reg_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => out_h_reg_758_pp0_iter2_reg(1),
      I1 => mul_ln36_fu_594_p2(1),
      I2 => icmp_ln21_reg_737_pp0_iter2_reg,
      I3 => mul_ln36_1_fu_612_p2(1),
      O => add_ln36_reg_882_reg_i_33_n_5
    );
add_ln36_reg_882_reg_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => out_h_reg_758_pp0_iter2_reg(0),
      I1 => mul_ln36_fu_594_p2(0),
      I2 => icmp_ln21_reg_737_pp0_iter2_reg,
      I3 => mul_ln36_1_fu_612_p2(0),
      O => add_ln36_reg_882_reg_i_34_n_5
    );
add_ln36_reg_882_reg_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_h_0_reg_211_pp0_iter2_reg(3),
      I1 => mul_ln36_fu_594_p2(3),
      O => add_ln36_reg_882_reg_i_35_n_5
    );
add_ln36_reg_882_reg_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_h_0_reg_211_pp0_iter2_reg(2),
      I1 => mul_ln36_fu_594_p2(2),
      O => add_ln36_reg_882_reg_i_36_n_5
    );
add_ln36_reg_882_reg_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_h_0_reg_211_pp0_iter2_reg(1),
      I1 => mul_ln36_fu_594_p2(1),
      O => add_ln36_reg_882_reg_i_37_n_5
    );
add_ln36_reg_882_reg_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_h_0_reg_211_pp0_iter2_reg(0),
      I1 => mul_ln36_fu_594_p2(0),
      O => add_ln36_reg_882_reg_i_38_n_5
    );
add_ln36_reg_882_reg_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => out_d_reg_731_pp0_iter2_reg(0),
      I1 => mul_ln9_reg_712(2),
      I2 => out_d_reg_731_pp0_iter2_reg(2),
      I3 => out_d_reg_731_pp0_iter2_reg(1),
      O => add_ln36_reg_882_reg_i_39_n_5
    );
add_ln36_reg_882_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp6_mid1_fu_634_p2(6),
      I1 => select_ln36_17_reg_751_pp0_iter2_reg,
      I2 => mul_ln36_1_fu_612_p2(6),
      I3 => icmp_ln21_reg_737_pp0_iter2_reg,
      I4 => tmp6_fu_603_p2(6),
      O => \out\(6)
    );
add_ln36_reg_882_reg_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78777788"
    )
        port map (
      I0 => mul_ln9_reg_712(2),
      I1 => out_d_reg_731_pp0_iter2_reg(0),
      I2 => mul_ln9_reg_712(5),
      I3 => out_d_reg_731_pp0_iter2_reg(1),
      I4 => out_d_reg_731_pp0_iter2_reg(2),
      O => add_ln36_reg_882_reg_i_40_n_5
    );
add_ln36_reg_882_reg_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => mul_ln9_reg_712(5),
      I1 => out_d_reg_731_pp0_iter2_reg(2),
      I2 => out_d_reg_731_pp0_iter2_reg(1),
      I3 => out_d_reg_731_pp0_iter2_reg(0),
      O => add_ln36_reg_882_reg_i_41_n_5
    );
add_ln36_reg_882_reg_i_42: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => out_d_reg_731_pp0_iter2_reg(0),
      I1 => out_d_reg_731_pp0_iter2_reg(1),
      I2 => mul_ln9_reg_712(5),
      O => add_ln36_reg_882_reg_i_42_n_5
    );
add_ln36_reg_882_reg_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mul_ln9_reg_712(5),
      I1 => out_d_reg_731_pp0_iter2_reg(0),
      O => add_ln36_reg_882_reg_i_43_n_5
    );
add_ln36_reg_882_reg_i_44: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln36_reg_882_reg_i_17_n_5,
      CO(3) => NLW_add_ln36_reg_882_reg_i_44_CO_UNCONNECTED(3),
      CO(2) => add_ln36_reg_882_reg_i_44_n_6,
      CO(1) => NLW_add_ln36_reg_882_reg_i_44_CO_UNCONNECTED(1),
      CO(0) => add_ln36_reg_882_reg_i_44_n_8,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => add_ln36_reg_882_reg_i_53_n_5,
      DI(0) => add_ln36_reg_882_reg_i_54_n_5,
      O(3 downto 2) => NLW_add_ln36_reg_882_reg_i_44_O_UNCONNECTED(3 downto 2),
      O(1) => add_ln36_reg_882_reg_i_44_n_11,
      O(0) => add_ln36_reg_882_reg_i_44_n_12,
      S(3 downto 2) => B"01",
      S(1) => add_ln36_reg_882_reg_i_55_n_5,
      S(0) => add_ln36_reg_882_reg_i_56_n_5
    );
add_ln36_reg_882_reg_i_45: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => out_d_0_reg_187_pp0_iter2_reg(4),
      I1 => add_ln36_reg_882_reg_i_57_n_11,
      I2 => out_d_0_reg_187_pp0_iter2_reg(3),
      O => add_ln36_reg_882_reg_i_45_n_5
    );
add_ln36_reg_882_reg_i_46: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3480"
    )
        port map (
      I0 => out_d_0_reg_187_pp0_iter2_reg(3),
      I1 => mul_ln9_reg_712(2),
      I2 => add_ln36_reg_882_reg_i_57_n_6,
      I3 => out_d_0_reg_187_pp0_iter2_reg(4),
      O => add_ln36_reg_882_reg_i_46_n_5
    );
add_ln36_reg_882_reg_i_47: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => add_ln36_reg_882_reg_i_45_n_5,
      I1 => mul_ln9_reg_712(2),
      I2 => out_d_0_reg_187_pp0_iter2_reg(3),
      I3 => out_d_0_reg_187_pp0_iter2_reg(4),
      I4 => add_ln36_reg_882_reg_i_57_n_6,
      O => add_ln36_reg_882_reg_i_47_n_5
    );
add_ln36_reg_882_reg_i_48: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => out_d_0_reg_187_pp0_iter2_reg(3),
      I1 => out_d_0_reg_187_pp0_iter2_reg(4),
      I2 => add_ln36_reg_882_reg_i_57_n_11,
      O => add_ln36_reg_882_reg_i_48_n_5
    );
add_ln36_reg_882_reg_i_49: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln36_reg_882_reg_i_49_n_5,
      CO(2) => add_ln36_reg_882_reg_i_49_n_6,
      CO(1) => add_ln36_reg_882_reg_i_49_n_7,
      CO(0) => add_ln36_reg_882_reg_i_49_n_8,
      CYINIT => '0',
      DI(3) => add_ln36_reg_882_reg_i_58_n_5,
      DI(2) => out_d_0_reg_187_pp0_iter2_reg(0),
      DI(1) => out_d_0_reg_187_pp0_iter2_reg(0),
      DI(0) => '0',
      O(3) => add_ln36_reg_882_reg_i_49_n_9,
      O(2) => add_ln36_reg_882_reg_i_49_n_10,
      O(1 downto 0) => mul_ln36_fu_594_p2(1 downto 0),
      S(3) => add_ln36_reg_882_reg_i_59_n_5,
      S(2) => add_ln36_reg_882_reg_i_60_n_5,
      S(1) => add_ln36_reg_882_reg_i_61_n_5,
      S(0) => add_ln36_reg_882_reg_i_62_n_5
    );
add_ln36_reg_882_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp6_mid1_fu_634_p2(5),
      I1 => select_ln36_17_reg_751_pp0_iter2_reg,
      I2 => mul_ln36_1_fu_612_p2(5),
      I3 => icmp_ln21_reg_737_pp0_iter2_reg,
      I4 => tmp6_fu_603_p2(5),
      O => \out\(5)
    );
add_ln36_reg_882_reg_i_50: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C969696"
    )
        port map (
      I0 => out_d_0_reg_187_pp0_iter2_reg(4),
      I1 => add_ln36_reg_882_reg_i_57_n_11,
      I2 => out_d_0_reg_187_pp0_iter2_reg(3),
      I3 => mul_ln9_reg_712(5),
      I4 => add_ln36_reg_882_reg_i_57_n_12,
      O => add_ln36_reg_882_reg_i_50_n_5
    );
add_ln36_reg_882_reg_i_51: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => mul_ln9_reg_712(5),
      I1 => out_d_0_reg_187_pp0_iter2_reg(4),
      I2 => add_ln36_reg_882_reg_i_57_n_12,
      I3 => out_d_0_reg_187_pp0_iter2_reg(3),
      O => add_ln36_reg_882_reg_i_51_n_5
    );
add_ln36_reg_882_reg_i_52: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => add_ln36_reg_882_reg_i_49_n_9,
      I1 => out_d_0_reg_187_pp0_iter2_reg(3),
      I2 => mul_ln9_reg_712(5),
      O => add_ln36_reg_882_reg_i_52_n_5
    );
add_ln36_reg_882_reg_i_53: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mul_ln9_reg_712(2),
      I1 => out_d_reg_731_pp0_iter2_reg(2),
      O => add_ln36_reg_882_reg_i_53_n_5
    );
add_ln36_reg_882_reg_i_54: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => out_d_reg_731_pp0_iter2_reg(1),
      I1 => out_d_reg_731_pp0_iter2_reg(2),
      I2 => mul_ln9_reg_712(2),
      I3 => out_d_reg_731_pp0_iter2_reg(0),
      O => add_ln36_reg_882_reg_i_54_n_5
    );
add_ln36_reg_882_reg_i_55: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => out_d_reg_731_pp0_iter2_reg(1),
      I1 => out_d_reg_731_pp0_iter2_reg(2),
      I2 => mul_ln9_reg_712(2),
      O => add_ln36_reg_882_reg_i_55_n_5
    );
add_ln36_reg_882_reg_i_56: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C740"
    )
        port map (
      I0 => out_d_reg_731_pp0_iter2_reg(0),
      I1 => mul_ln9_reg_712(2),
      I2 => out_d_reg_731_pp0_iter2_reg(1),
      I3 => out_d_reg_731_pp0_iter2_reg(2),
      O => add_ln36_reg_882_reg_i_56_n_5
    );
add_ln36_reg_882_reg_i_57: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln36_reg_882_reg_i_49_n_5,
      CO(3) => NLW_add_ln36_reg_882_reg_i_57_CO_UNCONNECTED(3),
      CO(2) => add_ln36_reg_882_reg_i_57_n_6,
      CO(1) => NLW_add_ln36_reg_882_reg_i_57_CO_UNCONNECTED(1),
      CO(0) => add_ln36_reg_882_reg_i_57_n_8,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => add_ln36_reg_882_reg_i_63_n_5,
      DI(0) => add_ln36_reg_882_reg_i_64_n_5,
      O(3 downto 2) => NLW_add_ln36_reg_882_reg_i_57_O_UNCONNECTED(3 downto 2),
      O(1) => add_ln36_reg_882_reg_i_57_n_11,
      O(0) => add_ln36_reg_882_reg_i_57_n_12,
      S(3 downto 2) => B"01",
      S(1) => add_ln36_reg_882_reg_i_65_n_5,
      S(0) => add_ln36_reg_882_reg_i_66_n_5
    );
add_ln36_reg_882_reg_i_58: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => out_d_0_reg_187_pp0_iter2_reg(0),
      I1 => mul_ln9_reg_712(2),
      I2 => out_d_0_reg_187_pp0_iter2_reg(2),
      I3 => out_d_0_reg_187_pp0_iter2_reg(1),
      O => add_ln36_reg_882_reg_i_58_n_5
    );
add_ln36_reg_882_reg_i_59: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78777788"
    )
        port map (
      I0 => mul_ln9_reg_712(2),
      I1 => out_d_0_reg_187_pp0_iter2_reg(0),
      I2 => mul_ln9_reg_712(5),
      I3 => out_d_0_reg_187_pp0_iter2_reg(1),
      I4 => out_d_0_reg_187_pp0_iter2_reg(2),
      O => add_ln36_reg_882_reg_i_59_n_5
    );
add_ln36_reg_882_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp6_mid1_fu_634_p2(4),
      I1 => select_ln36_17_reg_751_pp0_iter2_reg,
      I2 => mul_ln36_1_fu_612_p2(4),
      I3 => icmp_ln21_reg_737_pp0_iter2_reg,
      I4 => tmp6_fu_603_p2(4),
      O => \out\(4)
    );
add_ln36_reg_882_reg_i_60: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => mul_ln9_reg_712(5),
      I1 => out_d_0_reg_187_pp0_iter2_reg(2),
      I2 => out_d_0_reg_187_pp0_iter2_reg(1),
      I3 => out_d_0_reg_187_pp0_iter2_reg(0),
      O => add_ln36_reg_882_reg_i_60_n_5
    );
add_ln36_reg_882_reg_i_61: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => out_d_0_reg_187_pp0_iter2_reg(0),
      I1 => out_d_0_reg_187_pp0_iter2_reg(1),
      I2 => mul_ln9_reg_712(5),
      O => add_ln36_reg_882_reg_i_61_n_5
    );
add_ln36_reg_882_reg_i_62: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mul_ln9_reg_712(5),
      I1 => out_d_0_reg_187_pp0_iter2_reg(0),
      O => add_ln36_reg_882_reg_i_62_n_5
    );
add_ln36_reg_882_reg_i_63: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mul_ln9_reg_712(2),
      I1 => out_d_0_reg_187_pp0_iter2_reg(2),
      O => add_ln36_reg_882_reg_i_63_n_5
    );
add_ln36_reg_882_reg_i_64: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => out_d_0_reg_187_pp0_iter2_reg(1),
      I1 => out_d_0_reg_187_pp0_iter2_reg(2),
      I2 => mul_ln9_reg_712(2),
      I3 => out_d_0_reg_187_pp0_iter2_reg(0),
      O => add_ln36_reg_882_reg_i_64_n_5
    );
add_ln36_reg_882_reg_i_65: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => out_d_0_reg_187_pp0_iter2_reg(1),
      I1 => out_d_0_reg_187_pp0_iter2_reg(2),
      I2 => mul_ln9_reg_712(2),
      O => add_ln36_reg_882_reg_i_65_n_5
    );
add_ln36_reg_882_reg_i_66: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C740"
    )
        port map (
      I0 => out_d_0_reg_187_pp0_iter2_reg(0),
      I1 => mul_ln9_reg_712(2),
      I2 => out_d_0_reg_187_pp0_iter2_reg(1),
      I3 => out_d_0_reg_187_pp0_iter2_reg(2),
      O => add_ln36_reg_882_reg_i_66_n_5
    );
add_ln36_reg_882_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp6_mid1_fu_634_p2(3),
      I1 => select_ln36_17_reg_751_pp0_iter2_reg,
      I2 => mul_ln36_1_fu_612_p2(3),
      I3 => icmp_ln21_reg_737_pp0_iter2_reg,
      I4 => tmp6_fu_603_p2(3),
      O => \out\(3)
    );
add_ln36_reg_882_reg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp6_mid1_fu_634_p2(2),
      I1 => select_ln36_17_reg_751_pp0_iter2_reg,
      I2 => mul_ln36_1_fu_612_p2(2),
      I3 => icmp_ln21_reg_737_pp0_iter2_reg,
      I4 => tmp6_fu_603_p2(2),
      O => \out\(2)
    );
add_ln36_reg_882_reg_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp6_mid1_fu_634_p2(1),
      I1 => select_ln36_17_reg_751_pp0_iter2_reg,
      I2 => mul_ln36_1_fu_612_p2(1),
      I3 => icmp_ln21_reg_737_pp0_iter2_reg,
      I4 => tmp6_fu_603_p2(1),
      O => \out\(1)
    );
\ap_CS_fsm[0]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_521_ap_ready,
      I1 => grp_max_pooling2d_fix16_fu_521_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      O => grp_max_pooling2d_fix16_fu_521_ap_done
    );
\ap_CS_fsm[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_521_ap_ready,
      I1 => grp_max_pooling2d_fix16_fu_521_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(2),
      O => D(1)
    );
\ap_CS_fsm[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEEAE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => grp_max_pooling2d_fix16_fu_521_ap_start_reg,
      I4 => grp_max_pooling2d_fix16_fu_521_ap_ready,
      O => D(2)
    );
\ap_CS_fsm[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_521_ap_ready,
      I1 => grp_max_pooling2d_fix16_fu_521_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(4),
      O => D(3)
    );
\ap_CS_fsm[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => grp_max_pooling2d_fix16_fu_521_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[4]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_enable_reg_pp0_iter2_reg_n_5,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_enable_reg_pp0_iter2_reg_n_5,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEEAE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => grp_max_pooling2d_fix16_fu_521_ap_start_reg,
      I4 => grp_max_pooling2d_fix16_fu_521_ap_ready,
      O => D(0)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_max_pooling2d_fix16_fu_521_ap_done,
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage0,
      Q => ap_CS_fsm_pp0_stage1,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage1,
      Q => ap_CS_fsm_pp0_stage2,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp0_stage3,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => grp_max_pooling2d_fix16_fu_521_ap_ready,
      R => SS(0)
    );
\ap_enable_reg_pp0_iter0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777700000000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I2 => grp_max_pooling2d_fix16_fu_521_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_5_[0]\,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter0_i_1__2_n_5\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__2_n_5\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter1,
      O => \ap_enable_reg_pp0_iter1_i_1__2_n_5\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__2_n_5\,
      Q => ap_enable_reg_pp0_iter1,
      R => SS(0)
    );
\ap_enable_reg_pp0_iter2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F051F00000000000"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter2_reg_n_5,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter2_i_1__0_n_5\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__0_n_5\,
      Q => ap_enable_reg_pp0_iter2_reg_n_5,
      R => '0'
    );
ap_enable_reg_pp0_iter3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F40404000000000"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => ap_enable_reg_pp0_iter3_reg_n_5,
      I2 => ap_enable_reg_pp0_iter3_i_2_n_5,
      I3 => ap_enable_reg_pp0_iter2_reg_n_5,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp0_iter3_i_1_n_5
    );
ap_enable_reg_pp0_iter3_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_CS_fsm_pp0_stage2,
      O => ap_enable_reg_pp0_iter3_i_2_n_5
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3_i_1_n_5,
      Q => ap_enable_reg_pp0_iter3_reg_n_5,
      R => '0'
    );
grp_max_pooling2d_fix16_fu_521_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFC"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_521_ap_ready,
      I1 => Q(3),
      I2 => Q(1),
      I3 => grp_max_pooling2d_fix16_fu_521_ap_start_reg,
      O => \ap_CS_fsm_reg[5]_0\
    );
\icmp_ln19_reg_727[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55556555AAAA6AAA"
    )
        port map (
      I0 => mul_ln9_1_reg_717_reg_n_103,
      I1 => add_ln19_reg_820(7),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I5 => \indvar_flatten39_reg_175_reg_n_5_[7]\,
      O => \icmp_ln19_reg_727[0]_i_10_n_5\
    );
\icmp_ln19_reg_727[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55556555AAAA6AAA"
    )
        port map (
      I0 => mul_ln9_1_reg_717_reg_n_104,
      I1 => add_ln19_reg_820(6),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I5 => \indvar_flatten39_reg_175_reg_n_5_[6]\,
      O => \icmp_ln19_reg_727[0]_i_11_n_5\
    );
\icmp_ln19_reg_727[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55556555AAAA6AAA"
    )
        port map (
      I0 => mul_ln9_1_reg_717_reg_n_106,
      I1 => add_ln19_reg_820(4),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I5 => \indvar_flatten39_reg_175_reg_n_5_[4]\,
      O => \icmp_ln19_reg_727[0]_i_12_n_5\
    );
\icmp_ln19_reg_727[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55556555AAAA6AAA"
    )
        port map (
      I0 => mul_ln9_1_reg_717_reg_n_107,
      I1 => add_ln19_reg_820(3),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I5 => \indvar_flatten39_reg_175_reg_n_5_[3]\,
      O => \icmp_ln19_reg_727[0]_i_13_n_5\
    );
\icmp_ln19_reg_727[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55556555AAAA6AAA"
    )
        port map (
      I0 => mul_ln9_1_reg_717_reg_n_109,
      I1 => add_ln19_reg_820(1),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I5 => \indvar_flatten39_reg_175_reg_n_5_[1]\,
      O => \icmp_ln19_reg_727[0]_i_14_n_5\
    );
\icmp_ln19_reg_727[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55556555AAAA6AAA"
    )
        port map (
      I0 => mul_ln9_1_reg_717_reg_n_110,
      I1 => add_ln19_reg_820(0),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I5 => \indvar_flatten39_reg_175_reg_n_5_[0]\,
      O => \icmp_ln19_reg_727[0]_i_15_n_5\
    );
\icmp_ln19_reg_727[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA9AAA55559555"
    )
        port map (
      I0 => mul_ln9_1_reg_717_reg_n_98,
      I1 => add_ln19_reg_820(12),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I5 => \indvar_flatten39_reg_175_reg_n_5_[12]\,
      O => \icmp_ln19_reg_727[0]_i_3_n_5\
    );
\icmp_ln19_reg_727[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044411141"
    )
        port map (
      I0 => \icmp_ln19_reg_727[0]_i_8_n_5\,
      I1 => mul_ln9_1_reg_717_reg_n_99,
      I2 => add_ln19_reg_820(11),
      I3 => \select_ln36_17_reg_751[0]_i_3_n_5\,
      I4 => \indvar_flatten39_reg_175_reg_n_5_[11]\,
      I5 => \icmp_ln19_reg_727[0]_i_9_n_5\,
      O => \icmp_ln19_reg_727[0]_i_4_n_5\
    );
\icmp_ln19_reg_727[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044411141"
    )
        port map (
      I0 => \icmp_ln19_reg_727[0]_i_10_n_5\,
      I1 => mul_ln9_1_reg_717_reg_n_102,
      I2 => add_ln19_reg_820(8),
      I3 => \select_ln36_17_reg_751[0]_i_3_n_5\,
      I4 => \indvar_flatten39_reg_175_reg_n_5_[8]\,
      I5 => \icmp_ln19_reg_727[0]_i_11_n_5\,
      O => \icmp_ln19_reg_727[0]_i_5_n_5\
    );
\icmp_ln19_reg_727[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044411141"
    )
        port map (
      I0 => \icmp_ln19_reg_727[0]_i_12_n_5\,
      I1 => mul_ln9_1_reg_717_reg_n_105,
      I2 => add_ln19_reg_820(5),
      I3 => \select_ln36_17_reg_751[0]_i_3_n_5\,
      I4 => \indvar_flatten39_reg_175_reg_n_5_[5]\,
      I5 => \icmp_ln19_reg_727[0]_i_13_n_5\,
      O => \icmp_ln19_reg_727[0]_i_6_n_5\
    );
\icmp_ln19_reg_727[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044411141"
    )
        port map (
      I0 => \icmp_ln19_reg_727[0]_i_14_n_5\,
      I1 => mul_ln9_1_reg_717_reg_n_108,
      I2 => add_ln19_reg_820(2),
      I3 => \select_ln36_17_reg_751[0]_i_3_n_5\,
      I4 => \indvar_flatten39_reg_175_reg_n_5_[2]\,
      I5 => \icmp_ln19_reg_727[0]_i_15_n_5\,
      O => \icmp_ln19_reg_727[0]_i_7_n_5\
    );
\icmp_ln19_reg_727[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55556555AAAA6AAA"
    )
        port map (
      I0 => mul_ln9_1_reg_717_reg_n_100,
      I1 => add_ln19_reg_820(10),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I5 => \indvar_flatten39_reg_175_reg_n_5_[10]\,
      O => \icmp_ln19_reg_727[0]_i_8_n_5\
    );
\icmp_ln19_reg_727[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55556555AAAA6AAA"
    )
        port map (
      I0 => mul_ln9_1_reg_717_reg_n_101,
      I1 => add_ln19_reg_820(9),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I5 => \indvar_flatten39_reg_175_reg_n_5_[9]\,
      O => \icmp_ln19_reg_727[0]_i_9_n_5\
    );
\icmp_ln19_reg_727_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \icmp_ln19_reg_727_reg_n_5_[0]\,
      Q => icmp_ln19_reg_727_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln19_reg_727_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => icmp_ln19_reg_727_pp0_iter1_reg,
      Q => \icmp_ln19_reg_727_pp0_iter2_reg_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln19_reg_727_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \icmp_ln19_reg_727_pp0_iter2_reg_reg_n_5_[0]\,
      Q => icmp_ln19_reg_727_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln19_reg_727_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => icmp_ln19_fu_340_p2,
      Q => \icmp_ln19_reg_727_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln19_reg_727_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln19_reg_727_reg[0]_i_2_n_5\,
      CO(3 downto 1) => \NLW_icmp_ln19_reg_727_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln19_fu_340_p2,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln19_reg_727_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \icmp_ln19_reg_727[0]_i_3_n_5\
    );
\icmp_ln19_reg_727_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln19_reg_727_reg[0]_i_2_n_5\,
      CO(2) => \icmp_ln19_reg_727_reg[0]_i_2_n_6\,
      CO(1) => \icmp_ln19_reg_727_reg[0]_i_2_n_7\,
      CO(0) => \icmp_ln19_reg_727_reg[0]_i_2_n_8\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln19_reg_727_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln19_reg_727[0]_i_4_n_5\,
      S(2) => \icmp_ln19_reg_727[0]_i_5_n_5\,
      S(1) => \icmp_ln19_reg_727[0]_i_6_n_5\,
      S(0) => \icmp_ln19_reg_727[0]_i_7_n_5\
    );
\icmp_ln21_reg_737[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => icmp_ln19_fu_340_p2,
      O => icmp_ln21_reg_7370
    );
\icmp_ln21_reg_737[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      O => p_0_in
    );
\icmp_ln21_reg_737[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFEFEFFFEF"
    )
        port map (
      I0 => \icmp_ln21_reg_737[0]_i_4_n_5\,
      I1 => \icmp_ln21_reg_737[0]_i_5_n_5\,
      I2 => \icmp_ln21_reg_737[0]_i_6_n_5\,
      I3 => \select_ln21_1_reg_851_reg_n_5_[3]\,
      I4 => \select_ln36_17_reg_751[0]_i_3_n_5\,
      I5 => indvar_flatten_reg_199(3),
      O => \icmp_ln21_reg_737[0]_i_3_n_5\
    );
\icmp_ln21_reg_737[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F335FFFFAFFFACC"
    )
        port map (
      I0 => indvar_flatten_reg_199(7),
      I1 => \select_ln21_1_reg_851_reg_n_5_[7]\,
      I2 => indvar_flatten_reg_199(6),
      I3 => \select_ln36_17_reg_751[0]_i_3_n_5\,
      I4 => \select_ln21_1_reg_851_reg_n_5_[6]\,
      I5 => mul_ln9_reg_712(2),
      O => \icmp_ln21_reg_737[0]_i_4_n_5\
    );
\icmp_ln21_reg_737[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF47B8"
    )
        port map (
      I0 => indvar_flatten_reg_199(0),
      I1 => \select_ln36_17_reg_751[0]_i_3_n_5\,
      I2 => \select_ln21_1_reg_851_reg_n_5_[0]\,
      I3 => mul_ln9_reg_712(5),
      I4 => \icmp_ln21_reg_737[0]_i_7_n_5\,
      O => \icmp_ln21_reg_737[0]_i_5_n_5\
    );
\icmp_ln21_reg_737[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0CCA00005000533"
    )
        port map (
      I0 => indvar_flatten_reg_199(5),
      I1 => \select_ln21_1_reg_851_reg_n_5_[5]\,
      I2 => indvar_flatten_reg_199(4),
      I3 => \select_ln36_17_reg_751[0]_i_3_n_5\,
      I4 => \select_ln21_1_reg_851_reg_n_5_[4]\,
      I5 => mul_ln9_reg_712(5),
      O => \icmp_ln21_reg_737[0]_i_6_n_5\
    );
\icmp_ln21_reg_737[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF3C5A5AFF3C"
    )
        port map (
      I0 => indvar_flatten_reg_199(2),
      I1 => \select_ln21_1_reg_851_reg_n_5_[2]\,
      I2 => mul_ln9_reg_712(2),
      I3 => \select_ln21_1_reg_851_reg_n_5_[1]\,
      I4 => \select_ln36_17_reg_751[0]_i_3_n_5\,
      I5 => indvar_flatten_reg_199(1),
      O => \icmp_ln21_reg_737[0]_i_7_n_5\
    );
\icmp_ln21_reg_737_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => icmp_ln21_reg_737,
      Q => icmp_ln21_reg_737_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln21_reg_737_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => icmp_ln21_reg_737_pp0_iter1_reg,
      Q => icmp_ln21_reg_737_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln21_reg_737_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => p_0_in,
      Q => icmp_ln21_reg_737,
      R => '0'
    );
\indvar_flatten39_reg_175[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_521_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      O => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\indvar_flatten39_reg_175[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      O => indvar_flatten39_reg_1750
    );
\indvar_flatten39_reg_175_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => add_ln19_reg_820(0),
      Q => \indvar_flatten39_reg_175_reg_n_5_[0]\,
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\indvar_flatten39_reg_175_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => add_ln19_reg_820(10),
      Q => \indvar_flatten39_reg_175_reg_n_5_[10]\,
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\indvar_flatten39_reg_175_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => add_ln19_reg_820(11),
      Q => \indvar_flatten39_reg_175_reg_n_5_[11]\,
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\indvar_flatten39_reg_175_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => add_ln19_reg_820(12),
      Q => \indvar_flatten39_reg_175_reg_n_5_[12]\,
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\indvar_flatten39_reg_175_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => add_ln19_reg_820(1),
      Q => \indvar_flatten39_reg_175_reg_n_5_[1]\,
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\indvar_flatten39_reg_175_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => add_ln19_reg_820(2),
      Q => \indvar_flatten39_reg_175_reg_n_5_[2]\,
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\indvar_flatten39_reg_175_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => add_ln19_reg_820(3),
      Q => \indvar_flatten39_reg_175_reg_n_5_[3]\,
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\indvar_flatten39_reg_175_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => add_ln19_reg_820(4),
      Q => \indvar_flatten39_reg_175_reg_n_5_[4]\,
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\indvar_flatten39_reg_175_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => add_ln19_reg_820(5),
      Q => \indvar_flatten39_reg_175_reg_n_5_[5]\,
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\indvar_flatten39_reg_175_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => add_ln19_reg_820(6),
      Q => \indvar_flatten39_reg_175_reg_n_5_[6]\,
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\indvar_flatten39_reg_175_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => add_ln19_reg_820(7),
      Q => \indvar_flatten39_reg_175_reg_n_5_[7]\,
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\indvar_flatten39_reg_175_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => add_ln19_reg_820(8),
      Q => \indvar_flatten39_reg_175_reg_n_5_[8]\,
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\indvar_flatten39_reg_175_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => add_ln19_reg_820(9),
      Q => \indvar_flatten39_reg_175_reg_n_5_[9]\,
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\indvar_flatten_reg_199_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => \select_ln21_1_reg_851_reg_n_5_[0]\,
      Q => indvar_flatten_reg_199(0),
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\indvar_flatten_reg_199_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => \select_ln21_1_reg_851_reg_n_5_[1]\,
      Q => indvar_flatten_reg_199(1),
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\indvar_flatten_reg_199_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => \select_ln21_1_reg_851_reg_n_5_[2]\,
      Q => indvar_flatten_reg_199(2),
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\indvar_flatten_reg_199_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => \select_ln21_1_reg_851_reg_n_5_[3]\,
      Q => indvar_flatten_reg_199(3),
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\indvar_flatten_reg_199_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => \select_ln21_1_reg_851_reg_n_5_[4]\,
      Q => indvar_flatten_reg_199(4),
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\indvar_flatten_reg_199_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => \select_ln21_1_reg_851_reg_n_5_[5]\,
      Q => indvar_flatten_reg_199(5),
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\indvar_flatten_reg_199_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => \select_ln21_1_reg_851_reg_n_5_[6]\,
      Q => indvar_flatten_reg_199(6),
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\indvar_flatten_reg_199_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => \select_ln21_1_reg_851_reg_n_5_[7]\,
      Q => indvar_flatten_reg_199(7),
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
mul_ln9_1_reg_717_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7) => grp_max_pooling2d_fix16_fu_521_input_width(4),
      A(6) => grp_max_pooling2d_fix16_fu_521_input_width(4),
      A(5) => Q(4),
      A(4) => Q(4),
      A(3) => '0',
      A(2) => grp_max_pooling2d_fix16_fu_521_input_width(4),
      A(1) => '0',
      A(0) => Q(4),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln9_1_reg_717_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 5) => B"0000000000000",
      B(4) => grp_max_pooling2d_fix16_fu_521_input_width(4),
      B(3) => Q(4),
      B(2 downto 0) => B"000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln9_1_reg_717_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln9_1_reg_717_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln9_1_reg_717_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_NS_fsm1,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln9_1_reg_717_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_ln9_1_reg_717_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_mul_ln9_1_reg_717_reg_P_UNCONNECTED(47 downto 13),
      P(12) => mul_ln9_1_reg_717_reg_n_98,
      P(11) => mul_ln9_1_reg_717_reg_n_99,
      P(10) => mul_ln9_1_reg_717_reg_n_100,
      P(9) => mul_ln9_1_reg_717_reg_n_101,
      P(8) => mul_ln9_1_reg_717_reg_n_102,
      P(7) => mul_ln9_1_reg_717_reg_n_103,
      P(6) => mul_ln9_1_reg_717_reg_n_104,
      P(5) => mul_ln9_1_reg_717_reg_n_105,
      P(4) => mul_ln9_1_reg_717_reg_n_106,
      P(3) => mul_ln9_1_reg_717_reg_n_107,
      P(2) => mul_ln9_1_reg_717_reg_n_108,
      P(1) => mul_ln9_1_reg_717_reg_n_109,
      P(0) => mul_ln9_1_reg_717_reg_n_110,
      PATTERNBDETECT => NLW_mul_ln9_1_reg_717_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln9_1_reg_717_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_ln9_1_reg_717_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln9_1_reg_717_reg_UNDERFLOW_UNCONNECTED
    );
mul_ln9_1_reg_717_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_max_pooling2d_fix16_fu_521_ap_start_reg,
      O => ap_NS_fsm1
    );
mul_ln9_1_reg_717_reg_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(4),
      O => grp_max_pooling2d_fix16_fu_521_input_width(4)
    );
\mul_ln9_reg_712[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => Q(4),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_max_pooling2d_fix16_fu_521_ap_start_reg,
      I3 => mul_ln9_reg_712(2),
      O => \mul_ln9_reg_712[2]_i_1_n_5\
    );
\mul_ln9_reg_712[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(4),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_max_pooling2d_fix16_fu_521_ap_start_reg,
      I3 => mul_ln9_reg_712(5),
      O => \mul_ln9_reg_712[5]_i_1_n_5\
    );
\mul_ln9_reg_712_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln9_reg_712[2]_i_1_n_5\,
      Q => mul_ln9_reg_712(2),
      R => '0'
    );
\mul_ln9_reg_712_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln9_reg_712[5]_i_1_n_5\,
      Q => mul_ln9_reg_712(5),
      R => '0'
    );
\out_d_0_reg_187_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_d_0_reg_187(0),
      Q => out_d_0_reg_187_pp0_iter1_reg(0),
      R => '0'
    );
\out_d_0_reg_187_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_d_0_reg_187(1),
      Q => out_d_0_reg_187_pp0_iter1_reg(1),
      R => '0'
    );
\out_d_0_reg_187_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_d_0_reg_187(2),
      Q => out_d_0_reg_187_pp0_iter1_reg(2),
      R => '0'
    );
\out_d_0_reg_187_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_d_0_reg_187(3),
      Q => out_d_0_reg_187_pp0_iter1_reg(3),
      R => '0'
    );
\out_d_0_reg_187_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_d_0_reg_187(4),
      Q => out_d_0_reg_187_pp0_iter1_reg(4),
      R => '0'
    );
\out_d_0_reg_187_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_d_0_reg_187_pp0_iter1_reg(0),
      Q => out_d_0_reg_187_pp0_iter2_reg(0),
      R => '0'
    );
\out_d_0_reg_187_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_d_0_reg_187_pp0_iter1_reg(1),
      Q => out_d_0_reg_187_pp0_iter2_reg(1),
      R => '0'
    );
\out_d_0_reg_187_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_d_0_reg_187_pp0_iter1_reg(2),
      Q => out_d_0_reg_187_pp0_iter2_reg(2),
      R => '0'
    );
\out_d_0_reg_187_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_d_0_reg_187_pp0_iter1_reg(3),
      Q => out_d_0_reg_187_pp0_iter2_reg(3),
      R => '0'
    );
\out_d_0_reg_187_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_d_0_reg_187_pp0_iter1_reg(4),
      Q => out_d_0_reg_187_pp0_iter2_reg(4),
      R => '0'
    );
\out_d_0_reg_187_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => select_ln19_reg_825(0),
      Q => out_d_0_reg_187(0),
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\out_d_0_reg_187_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => select_ln19_reg_825(1),
      Q => out_d_0_reg_187(1),
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\out_d_0_reg_187_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => select_ln19_reg_825(2),
      Q => out_d_0_reg_187(2),
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\out_d_0_reg_187_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => select_ln19_reg_825(3),
      Q => out_d_0_reg_187(3),
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\out_d_0_reg_187_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => select_ln19_reg_825(4),
      Q => out_d_0_reg_187(4),
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\out_d_reg_731[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => out_d_0_reg_187(0),
      I1 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => select_ln19_reg_825(0),
      O => B(0)
    );
\out_d_reg_731[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"478B74B8"
    )
        port map (
      I0 => out_d_0_reg_187(1),
      I1 => \select_ln36_17_reg_751[0]_i_3_n_5\,
      I2 => select_ln19_reg_825(1),
      I3 => out_d_0_reg_187(0),
      I4 => select_ln19_reg_825(0),
      O => B(1)
    );
\out_d_reg_731[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACC5A335ACC"
    )
        port map (
      I0 => out_d_0_reg_187(2),
      I1 => select_ln19_reg_825(2),
      I2 => out_d_0_reg_187(1),
      I3 => \select_ln36_17_reg_751[0]_i_3_n_5\,
      I4 => select_ln19_reg_825(1),
      I5 => B(0),
      O => \out_d_reg_731[2]_i_1_n_5\
    );
\out_d_reg_731[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_d_reg_731[3]_i_2_n_5\,
      O => B(3)
    );
\out_d_reg_731[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF47FFFF00B80000"
    )
        port map (
      I0 => out_d_0_reg_187(1),
      I1 => \select_ln36_17_reg_751[0]_i_3_n_5\,
      I2 => select_ln19_reg_825(1),
      I3 => B(0),
      I4 => \out_d_reg_731[4]_i_4_n_5\,
      I5 => \out_d_reg_731[4]_i_3_n_5\,
      O => \out_d_reg_731[3]_i_2_n_5\
    );
\out_d_reg_731[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA9A"
    )
        port map (
      I0 => \out_d_reg_731[4]_i_2_n_5\,
      I1 => \out_d_reg_731[4]_i_3_n_5\,
      I2 => \out_d_reg_731[4]_i_4_n_5\,
      I3 => B(0),
      I4 => \out_d_reg_731[4]_i_5_n_5\,
      O => B(4)
    );
\out_d_reg_731[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => out_d_0_reg_187(4),
      I1 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => select_ln19_reg_825(4),
      O => \out_d_reg_731[4]_i_2_n_5\
    );
\out_d_reg_731[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => select_ln19_reg_825(3),
      I1 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => out_d_0_reg_187(3),
      O => \out_d_reg_731[4]_i_3_n_5\
    );
\out_d_reg_731[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => select_ln19_reg_825(2),
      I1 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => out_d_0_reg_187(2),
      O => \out_d_reg_731[4]_i_4_n_5\
    );
\out_d_reg_731[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => out_d_0_reg_187(1),
      I1 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => select_ln19_reg_825(1),
      O => \out_d_reg_731[4]_i_5_n_5\
    );
\out_d_reg_731_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_d_reg_731(0),
      Q => out_d_reg_731_pp0_iter1_reg(0),
      R => '0'
    );
\out_d_reg_731_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_d_reg_731(1),
      Q => out_d_reg_731_pp0_iter1_reg(1),
      R => '0'
    );
\out_d_reg_731_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_d_reg_731(2),
      Q => out_d_reg_731_pp0_iter1_reg(2),
      R => '0'
    );
\out_d_reg_731_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_d_reg_731(3),
      Q => out_d_reg_731_pp0_iter1_reg(3),
      R => '0'
    );
\out_d_reg_731_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_d_reg_731(4),
      Q => out_d_reg_731_pp0_iter1_reg(4),
      R => '0'
    );
\out_d_reg_731_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_d_reg_731_pp0_iter1_reg(0),
      Q => out_d_reg_731_pp0_iter2_reg(0),
      R => '0'
    );
\out_d_reg_731_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_d_reg_731_pp0_iter1_reg(1),
      Q => out_d_reg_731_pp0_iter2_reg(1),
      R => '0'
    );
\out_d_reg_731_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_d_reg_731_pp0_iter1_reg(2),
      Q => out_d_reg_731_pp0_iter2_reg(2),
      R => '0'
    );
\out_d_reg_731_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_d_reg_731_pp0_iter1_reg(3),
      Q => out_d_reg_731_pp0_iter2_reg(3),
      R => '0'
    );
\out_d_reg_731_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_d_reg_731_pp0_iter1_reg(4),
      Q => out_d_reg_731_pp0_iter2_reg(4),
      R => '0'
    );
\out_d_reg_731_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => B(0),
      Q => out_d_reg_731(0),
      R => '0'
    );
\out_d_reg_731_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => B(1),
      Q => out_d_reg_731(1),
      R => '0'
    );
\out_d_reg_731_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => \out_d_reg_731[2]_i_1_n_5\,
      Q => out_d_reg_731(2),
      R => '0'
    );
\out_d_reg_731_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => B(3),
      Q => out_d_reg_731(3),
      R => '0'
    );
\out_d_reg_731_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => B(4),
      Q => out_d_reg_731(4),
      R => '0'
    );
\out_h_0_reg_211_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_h_0_reg_211(0),
      Q => out_h_0_reg_211_pp0_iter1_reg(0),
      R => '0'
    );
\out_h_0_reg_211_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_h_0_reg_211(1),
      Q => out_h_0_reg_211_pp0_iter1_reg(1),
      R => '0'
    );
\out_h_0_reg_211_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_h_0_reg_211(2),
      Q => out_h_0_reg_211_pp0_iter1_reg(2),
      R => '0'
    );
\out_h_0_reg_211_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_h_0_reg_211(3),
      Q => out_h_0_reg_211_pp0_iter1_reg(3),
      R => '0'
    );
\out_h_0_reg_211_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_h_0_reg_211_pp0_iter1_reg(0),
      Q => out_h_0_reg_211_pp0_iter2_reg(0),
      R => '0'
    );
\out_h_0_reg_211_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_h_0_reg_211_pp0_iter1_reg(1),
      Q => out_h_0_reg_211_pp0_iter2_reg(1),
      R => '0'
    );
\out_h_0_reg_211_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_h_0_reg_211_pp0_iter1_reg(2),
      Q => out_h_0_reg_211_pp0_iter2_reg(2),
      R => '0'
    );
\out_h_0_reg_211_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_h_0_reg_211_pp0_iter1_reg(3),
      Q => out_h_0_reg_211_pp0_iter2_reg(3),
      R => '0'
    );
\out_h_0_reg_211_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => select_ln21_reg_830(0),
      Q => out_h_0_reg_211(0),
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\out_h_0_reg_211_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => select_ln21_reg_830(1),
      Q => out_h_0_reg_211(1),
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\out_h_0_reg_211_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => select_ln21_reg_830(2),
      Q => out_h_0_reg_211(2),
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\out_h_0_reg_211_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => select_ln21_reg_830(3),
      Q => out_h_0_reg_211(3),
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\out_h_reg_758[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45557555FFFFFFFF"
    )
        port map (
      I0 => out_h_0_reg_211(0),
      I1 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => select_ln21_reg_830(0),
      I5 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      O => out_h_fu_401_p2(0)
    );
\out_h_reg_758[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A335ACC00000000"
    )
        port map (
      I0 => out_h_0_reg_211(0),
      I1 => select_ln21_reg_830(0),
      I2 => out_h_0_reg_211(1),
      I3 => \select_ln36_17_reg_751[0]_i_3_n_5\,
      I4 => select_ln21_reg_830(1),
      I5 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      O => out_h_fu_401_p2(1)
    );
\out_h_reg_758[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFB800B800B800"
    )
        port map (
      I0 => out_h_0_reg_211(1),
      I1 => \select_ln36_17_reg_751[0]_i_3_n_5\,
      I2 => select_ln21_reg_830(1),
      I3 => \select_ln36_reg_746[0]_i_1_n_5\,
      I4 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      I5 => ap_phi_mux_out_h_0_phi_fu_215_p4(2),
      O => out_h_fu_401_p2(2)
    );
\out_h_reg_758[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => ap_phi_mux_out_h_0_phi_fu_215_p4(0),
      I1 => ap_phi_mux_out_h_0_phi_fu_215_p4(1),
      I2 => ap_phi_mux_out_h_0_phi_fu_215_p4(2),
      I3 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      I4 => ap_phi_mux_out_h_0_phi_fu_215_p4(3),
      O => out_h_fu_401_p2(3)
    );
\out_h_reg_758[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => out_h_0_reg_211(0),
      I1 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => select_ln21_reg_830(0),
      O => ap_phi_mux_out_h_0_phi_fu_215_p4(0)
    );
\out_h_reg_758[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => out_h_0_reg_211(1),
      I1 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => select_ln21_reg_830(1),
      O => ap_phi_mux_out_h_0_phi_fu_215_p4(1)
    );
\out_h_reg_758[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => out_h_0_reg_211(2),
      I1 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => select_ln21_reg_830(2),
      O => ap_phi_mux_out_h_0_phi_fu_215_p4(2)
    );
\out_h_reg_758[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => out_h_0_reg_211(3),
      I1 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => select_ln21_reg_830(3),
      O => ap_phi_mux_out_h_0_phi_fu_215_p4(3)
    );
\out_h_reg_758_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_h_reg_758(0),
      Q => out_h_reg_758_pp0_iter1_reg(0),
      R => '0'
    );
\out_h_reg_758_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_h_reg_758(1),
      Q => out_h_reg_758_pp0_iter1_reg(1),
      R => '0'
    );
\out_h_reg_758_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_h_reg_758(2),
      Q => out_h_reg_758_pp0_iter1_reg(2),
      R => '0'
    );
\out_h_reg_758_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_h_reg_758(3),
      Q => out_h_reg_758_pp0_iter1_reg(3),
      R => '0'
    );
\out_h_reg_758_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_h_reg_758_pp0_iter1_reg(0),
      Q => out_h_reg_758_pp0_iter2_reg(0),
      R => '0'
    );
\out_h_reg_758_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_h_reg_758_pp0_iter1_reg(1),
      Q => out_h_reg_758_pp0_iter2_reg(1),
      R => '0'
    );
\out_h_reg_758_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_h_reg_758_pp0_iter1_reg(2),
      Q => out_h_reg_758_pp0_iter2_reg(2),
      R => '0'
    );
\out_h_reg_758_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_h_reg_758_pp0_iter1_reg(3),
      Q => out_h_reg_758_pp0_iter2_reg(3),
      R => '0'
    );
\out_h_reg_758_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => out_h_fu_401_p2(0),
      Q => out_h_reg_758(0),
      R => '0'
    );
\out_h_reg_758_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => out_h_fu_401_p2(1),
      Q => out_h_reg_758(1),
      R => '0'
    );
\out_h_reg_758_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => out_h_fu_401_p2(2),
      Q => out_h_reg_758(2),
      R => '0'
    );
\out_h_reg_758_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => out_h_fu_401_p2(3),
      Q => out_h_reg_758(3),
      R => '0'
    );
\out_w_0_reg_223_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => out_w_reg_846(0),
      Q => out_w_0_reg_223(0),
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\out_w_0_reg_223_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => out_w_reg_846(1),
      Q => out_w_0_reg_223(1),
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\out_w_0_reg_223_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => out_w_reg_846(2),
      Q => out_w_0_reg_223(2),
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\out_w_0_reg_223_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten39_reg_1750,
      D => out_w_reg_846(3),
      Q => out_w_0_reg_223(3),
      R => \indvar_flatten39_reg_175[12]_i_1_n_5\
    );
\out_w_reg_846[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => select_ln22_reg_782(0),
      O => out_w_fu_552_p2(0)
    );
\out_w_reg_846[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln22_reg_782(0),
      I1 => select_ln22_reg_782(1),
      O => out_w_fu_552_p2(1)
    );
\out_w_reg_846[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => select_ln22_reg_782(0),
      I1 => select_ln22_reg_782(1),
      I2 => select_ln22_reg_782(2),
      O => out_w_fu_552_p2(2)
    );
\out_w_reg_846[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => select_ln22_reg_782(1),
      I1 => select_ln22_reg_782(0),
      I2 => select_ln22_reg_782(2),
      I3 => select_ln22_reg_782(3),
      O => out_w_fu_552_p2(3)
    );
\out_w_reg_846_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_8460,
      D => out_w_fu_552_p2(0),
      Q => out_w_reg_846(0),
      R => '0'
    );
\out_w_reg_846_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_8460,
      D => out_w_fu_552_p2(1),
      Q => out_w_reg_846(1),
      R => '0'
    );
\out_w_reg_846_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_8460,
      D => out_w_fu_552_p2(2),
      Q => out_w_reg_846(2),
      R => '0'
    );
\out_w_reg_846_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_8460,
      D => out_w_fu_552_p2(3),
      Q => out_w_reg_846(3),
      R => '0'
    );
ram_reg_0_i_102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => select_ln31_1_reg_861(10),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter2_reg_n_5,
      I3 => add_ln28_2_reg_808_reg_n_100,
      I4 => add_ln19_reg_8200,
      I5 => add_ln28_fu_479_p2_n_100,
      O => grp_max_pooling2d_fix16_fu_521_input_r_address1(10)
    );
ram_reg_0_i_106: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => select_ln31_1_reg_861(9),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter2_reg_n_5,
      I3 => add_ln28_2_reg_808_reg_n_101,
      I4 => add_ln19_reg_8200,
      I5 => add_ln28_fu_479_p2_n_101,
      O => grp_max_pooling2d_fix16_fu_521_input_r_address1(9)
    );
ram_reg_0_i_110: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => select_ln31_1_reg_861(8),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter2_reg_n_5,
      I3 => add_ln28_2_reg_808_reg_n_102,
      I4 => add_ln19_reg_8200,
      I5 => add_ln28_fu_479_p2_n_102,
      O => grp_max_pooling2d_fix16_fu_521_input_r_address1(8)
    );
ram_reg_0_i_114: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => select_ln31_1_reg_861(7),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter2_reg_n_5,
      I3 => add_ln28_2_reg_808_reg_n_103,
      I4 => add_ln19_reg_8200,
      I5 => add_ln28_fu_479_p2_n_103,
      O => grp_max_pooling2d_fix16_fu_521_input_r_address1(7)
    );
ram_reg_0_i_118: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => select_ln31_1_reg_861(6),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter2_reg_n_5,
      I3 => add_ln28_2_reg_808_reg_n_104,
      I4 => add_ln19_reg_8200,
      I5 => add_ln28_fu_479_p2_n_104,
      O => grp_max_pooling2d_fix16_fu_521_input_r_address1(6)
    );
ram_reg_0_i_122: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => select_ln31_1_reg_861(5),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter2_reg_n_5,
      I3 => add_ln28_2_reg_808_reg_n_105,
      I4 => add_ln19_reg_8200,
      I5 => add_ln28_fu_479_p2_n_105,
      O => grp_max_pooling2d_fix16_fu_521_input_r_address1(5)
    );
ram_reg_0_i_126: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => select_ln31_1_reg_861(4),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter2_reg_n_5,
      I3 => add_ln28_2_reg_808_reg_n_106,
      I4 => add_ln19_reg_8200,
      I5 => add_ln28_fu_479_p2_n_106,
      O => grp_max_pooling2d_fix16_fu_521_input_r_address1(4)
    );
ram_reg_0_i_130: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => select_ln31_1_reg_861(3),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter2_reg_n_5,
      I3 => add_ln28_2_reg_808_reg_n_107,
      I4 => add_ln19_reg_8200,
      I5 => add_ln28_fu_479_p2_n_107,
      O => grp_max_pooling2d_fix16_fu_521_input_r_address1(3)
    );
ram_reg_0_i_134: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => select_ln31_1_reg_861(2),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter2_reg_n_5,
      I3 => add_ln28_2_reg_808_reg_n_108,
      I4 => add_ln19_reg_8200,
      I5 => add_ln28_fu_479_p2_n_108,
      O => grp_max_pooling2d_fix16_fu_521_input_r_address1(2)
    );
ram_reg_0_i_138: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => select_ln31_1_reg_861(1),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter2_reg_n_5,
      I3 => add_ln28_2_reg_808_reg_n_109,
      I4 => add_ln19_reg_8200,
      I5 => add_ln28_fu_479_p2_n_109,
      O => grp_max_pooling2d_fix16_fu_521_input_r_address1(1)
    );
ram_reg_0_i_155: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDDFDDDFDDD"
    )
        port map (
      I0 => ram_reg_0_i_315_n_5,
      I1 => ram_reg_0_i_316_n_5,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => ap_enable_reg_pp0_iter3_reg_n_5,
      O => grp_max_pooling2d_fix16_fu_521_input_r_ce0
    );
ram_reg_0_i_164: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEFEFEFECECECE"
    )
        port map (
      I0 => ram_reg_0_i_43,
      I1 => ram_reg_0_5,
      I2 => MemBank_B_address011_out,
      I3 => select_ln31_2_reg_887(13),
      I4 => ram_reg_0_i_185_n_5,
      I5 => ram_reg_0_i_321_n_5,
      O => \select_ln31_2_reg_887_reg[13]_0\
    );
ram_reg_0_i_168: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEFEFEFECECECE"
    )
        port map (
      I0 => ram_reg_0_i_45,
      I1 => ram_reg_0_5,
      I2 => MemBank_B_address011_out,
      I3 => select_ln31_2_reg_887(12),
      I4 => ram_reg_0_i_185_n_5,
      I5 => ram_reg_0_i_323_n_5,
      O => \select_ln31_2_reg_887_reg[12]_0\
    );
ram_reg_0_i_171: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEFEFEFECECECE"
    )
        port map (
      I0 => ram_reg_0_i_46,
      I1 => ram_reg_0_5,
      I2 => MemBank_B_address011_out,
      I3 => select_ln31_2_reg_887(11),
      I4 => ram_reg_0_i_185_n_5,
      I5 => ram_reg_0_i_326_n_5,
      O => \select_ln31_2_reg_887_reg[11]_0\
    );
ram_reg_0_i_185: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => ap_enable_reg_pp0_iter3_reg_n_5,
      O => ram_reg_0_i_185_n_5
    );
ram_reg_0_i_186: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
        port map (
      I0 => add_ln28_3_reg_814_pp0_iter2_reg(10),
      I1 => ram_reg_0_i_316_n_5,
      I2 => add_ln28_1_fu_499_p2_n_100,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => select_ln31_reg_835(10),
      O => ram_reg_0_i_186_n_5
    );
ram_reg_0_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAEAEAEAEAEAEA"
    )
        port map (
      I0 => ram_reg_0_0,
      I1 => ram_reg_0_1,
      I2 => ram_reg_0_2,
      I3 => MemBank_B_address011_out,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => ap_enable_reg_pp0_iter3_reg_n_5,
      O => ram_reg_0_i_19_n_5
    );
ram_reg_0_i_190: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln31_2_reg_887(9),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter3_reg_n_5,
      I3 => ram_reg_0_i_351_n_5,
      O => grp_max_pooling2d_fix16_fu_521_input_r_address0(9)
    );
ram_reg_0_i_195: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln31_2_reg_887(8),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter3_reg_n_5,
      I3 => ram_reg_0_i_355_n_5,
      O => grp_max_pooling2d_fix16_fu_521_input_r_address0(8)
    );
\ram_reg_0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFCEFFFEFF02"
    )
        port map (
      I0 => ram_reg_0_i_19_n_5,
      I1 => MemBank_A_address01,
      I2 => Q(0),
      I3 => input_data_data_V_0_ack_out,
      I4 => ram_reg_0,
      I5 => output_r_ce0,
      O => \ap_CS_fsm_reg[7]\
    );
ram_reg_0_i_203: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln31_2_reg_887(7),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter3_reg_n_5,
      I3 => ram_reg_0_i_373_n_5,
      O => grp_max_pooling2d_fix16_fu_521_input_r_address0(7)
    );
ram_reg_0_i_208: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln31_2_reg_887(6),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter3_reg_n_5,
      I3 => ram_reg_0_i_376_n_5,
      O => grp_max_pooling2d_fix16_fu_521_input_r_address0(6)
    );
ram_reg_0_i_213: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln31_2_reg_887(5),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter3_reg_n_5,
      I3 => ram_reg_0_i_379_n_5,
      O => grp_max_pooling2d_fix16_fu_521_input_r_address0(5)
    );
ram_reg_0_i_218: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln31_2_reg_887(4),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter3_reg_n_5,
      I3 => ram_reg_0_i_383_n_5,
      O => grp_max_pooling2d_fix16_fu_521_input_r_address0(4)
    );
ram_reg_0_i_226: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln31_2_reg_887(3),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter3_reg_n_5,
      I3 => ram_reg_0_i_401_n_5,
      O => grp_max_pooling2d_fix16_fu_521_input_r_address0(3)
    );
ram_reg_0_i_232: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln31_2_reg_887(2),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter3_reg_n_5,
      I3 => ram_reg_0_i_408_n_5,
      O => grp_max_pooling2d_fix16_fu_521_input_r_address0(2)
    );
ram_reg_0_i_237: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln31_2_reg_887(1),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter3_reg_n_5,
      I3 => ram_reg_0_i_411_n_5,
      O => grp_max_pooling2d_fix16_fu_521_input_r_address0(1)
    );
ram_reg_0_i_242: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln31_2_reg_887(0),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter3_reg_n_5,
      I3 => ram_reg_0_i_414_n_5,
      O => grp_max_pooling2d_fix16_fu_521_input_r_address0(0)
    );
ram_reg_0_i_248: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => select_ln31_1_reg_861(13),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter2_reg_n_5,
      I3 => add_ln28_2_reg_808_reg_n_97,
      I4 => add_ln19_reg_8200,
      I5 => add_ln28_fu_479_p2_n_97,
      O => grp_max_pooling2d_fix16_fu_521_input_r_address1(13)
    );
ram_reg_0_i_250: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => select_ln31_1_reg_861(12),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter2_reg_n_5,
      I3 => add_ln28_2_reg_808_reg_n_98,
      I4 => add_ln19_reg_8200,
      I5 => add_ln28_fu_479_p2_n_98,
      O => grp_max_pooling2d_fix16_fu_521_input_r_address1(12)
    );
ram_reg_0_i_261: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => select_ln31_1_reg_861(11),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter2_reg_n_5,
      I3 => add_ln28_2_reg_808_reg_n_99,
      I4 => add_ln19_reg_8200,
      I5 => add_ln28_fu_479_p2_n_99,
      O => grp_max_pooling2d_fix16_fu_521_input_r_address1(11)
    );
ram_reg_0_i_291: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => select_ln31_1_reg_861(0),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter2_reg_n_5,
      I3 => add_ln28_2_reg_808_reg_n_110,
      I4 => add_ln19_reg_8200,
      I5 => add_ln28_fu_479_p2_n_110,
      O => grp_max_pooling2d_fix16_fu_521_input_r_address1(0)
    );
ram_reg_0_i_315: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1,
      O => ram_reg_0_i_315_n_5
    );
ram_reg_0_i_316: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_enable_reg_pp0_iter2_reg_n_5,
      O => ram_reg_0_i_316_n_5
    );
ram_reg_0_i_321: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
        port map (
      I0 => add_ln28_3_reg_814_pp0_iter2_reg(13),
      I1 => ram_reg_0_i_316_n_5,
      I2 => add_ln28_1_fu_499_p2_n_97,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => select_ln31_reg_835(13),
      O => ram_reg_0_i_321_n_5
    );
ram_reg_0_i_323: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
        port map (
      I0 => add_ln28_3_reg_814_pp0_iter2_reg(12),
      I1 => ram_reg_0_i_316_n_5,
      I2 => add_ln28_1_fu_499_p2_n_98,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => select_ln31_reg_835(12),
      O => ram_reg_0_i_323_n_5
    );
ram_reg_0_i_326: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
        port map (
      I0 => add_ln28_3_reg_814_pp0_iter2_reg(11),
      I1 => ram_reg_0_i_316_n_5,
      I2 => add_ln28_1_fu_499_p2_n_99,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => select_ln31_reg_835(11),
      O => ram_reg_0_i_326_n_5
    );
ram_reg_0_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_521_output_r_address0(11),
      I1 => input_r_address0(11),
      I2 => ram_reg_0_7(11),
      I3 => MemBank_B_address011_out,
      I4 => Q(7),
      I5 => MemBank_B_address010_out,
      O => add_ln36_reg_882_reg_0
    );
ram_reg_0_i_351: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
        port map (
      I0 => add_ln28_3_reg_814_pp0_iter2_reg(9),
      I1 => ram_reg_0_i_316_n_5,
      I2 => add_ln28_1_fu_499_p2_n_101,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => select_ln31_reg_835(9),
      O => ram_reg_0_i_351_n_5
    );
ram_reg_0_i_355: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
        port map (
      I0 => add_ln28_3_reg_814_pp0_iter2_reg(8),
      I1 => ram_reg_0_i_316_n_5,
      I2 => add_ln28_1_fu_499_p2_n_102,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => select_ln31_reg_835(8),
      O => ram_reg_0_i_355_n_5
    );
ram_reg_0_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_521_output_r_address0(10),
      I1 => input_r_address0(10),
      I2 => ram_reg_0_7(10),
      I3 => MemBank_B_address011_out,
      I4 => Q(7),
      I5 => MemBank_B_address010_out,
      O => add_ln36_reg_882_reg_1
    );
ram_reg_0_i_373: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
        port map (
      I0 => add_ln28_3_reg_814_pp0_iter2_reg(7),
      I1 => ram_reg_0_i_316_n_5,
      I2 => add_ln28_1_fu_499_p2_n_103,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => select_ln31_reg_835(7),
      O => ram_reg_0_i_373_n_5
    );
ram_reg_0_i_376: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
        port map (
      I0 => add_ln28_3_reg_814_pp0_iter2_reg(6),
      I1 => ram_reg_0_i_316_n_5,
      I2 => add_ln28_1_fu_499_p2_n_104,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => select_ln31_reg_835(6),
      O => ram_reg_0_i_376_n_5
    );
ram_reg_0_i_379: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
        port map (
      I0 => add_ln28_3_reg_814_pp0_iter2_reg(5),
      I1 => ram_reg_0_i_316_n_5,
      I2 => add_ln28_1_fu_499_p2_n_105,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => select_ln31_reg_835(5),
      O => ram_reg_0_i_379_n_5
    );
ram_reg_0_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_521_input_r_ce0,
      I1 => ram_reg_0_6,
      I2 => grp_padding2d_fix16_fu_503_output_r_ce0,
      I3 => MemBank_B_address011_out,
      I4 => Q(7),
      I5 => MemBank_B_address010_out,
      O => ap_enable_reg_pp1_iter4_reg
    );
ram_reg_0_i_383: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
        port map (
      I0 => add_ln28_3_reg_814_pp0_iter2_reg(4),
      I1 => ram_reg_0_i_316_n_5,
      I2 => add_ln28_1_fu_499_p2_n_106,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => select_ln31_reg_835(4),
      O => ram_reg_0_i_383_n_5
    );
ram_reg_0_i_401: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
        port map (
      I0 => add_ln28_3_reg_814_pp0_iter2_reg(3),
      I1 => ram_reg_0_i_316_n_5,
      I2 => add_ln28_1_fu_499_p2_n_107,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => select_ln31_reg_835(3),
      O => ram_reg_0_i_401_n_5
    );
ram_reg_0_i_408: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
        port map (
      I0 => add_ln28_3_reg_814_pp0_iter2_reg(2),
      I1 => ram_reg_0_i_316_n_5,
      I2 => add_ln28_1_fu_499_p2_n_108,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => select_ln31_reg_835(2),
      O => ram_reg_0_i_408_n_5
    );
ram_reg_0_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_521_output_r_address0(9),
      I1 => input_r_address0(9),
      I2 => ram_reg_0_7(9),
      I3 => MemBank_B_address011_out,
      I4 => Q(7),
      I5 => MemBank_B_address010_out,
      O => add_ln36_reg_882_reg_2
    );
ram_reg_0_i_411: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
        port map (
      I0 => add_ln28_3_reg_814_pp0_iter2_reg(1),
      I1 => ram_reg_0_i_316_n_5,
      I2 => add_ln28_1_fu_499_p2_n_109,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => select_ln31_reg_835(1),
      O => ram_reg_0_i_411_n_5
    );
ram_reg_0_i_414: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B888B8B8B8"
    )
        port map (
      I0 => add_ln28_3_reg_814_pp0_iter2_reg(0),
      I1 => ram_reg_0_i_316_n_5,
      I2 => add_ln28_1_fu_499_p2_n_110,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => select_ln31_reg_835(0),
      O => ram_reg_0_i_414_n_5
    );
ram_reg_0_i_42: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F8F888"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_reg_n_5,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => ap_CS_fsm_pp0_stage3,
      O => grp_max_pooling2d_fix16_fu_521_input_r_ce1
    );
\ram_reg_0_i_45__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_521_output_r_address0(8),
      I1 => input_r_address0(8),
      I2 => ram_reg_0_7(8),
      I3 => MemBank_B_address011_out,
      I4 => Q(7),
      I5 => MemBank_B_address010_out,
      O => add_ln36_reg_882_reg_3
    );
ram_reg_0_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_521_output_r_address0(7),
      I1 => input_r_address0(7),
      I2 => ram_reg_0_7(7),
      I3 => MemBank_B_address011_out,
      I4 => Q(7),
      I5 => MemBank_B_address010_out,
      O => add_ln36_reg_882_reg_4
    );
ram_reg_0_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEFEFEFECECECE"
    )
        port map (
      I0 => ram_reg_0_4,
      I1 => ram_reg_0_5,
      I2 => MemBank_B_address011_out,
      I3 => select_ln31_2_reg_887(10),
      I4 => ram_reg_0_i_185_n_5,
      I5 => ram_reg_0_i_186_n_5,
      O => \select_ln31_2_reg_887_reg[10]_0\
    );
ram_reg_0_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_521_output_r_address0(6),
      I1 => input_r_address0(6),
      I2 => ram_reg_0_7(6),
      I3 => MemBank_B_address011_out,
      I4 => Q(7),
      I5 => MemBank_B_address010_out,
      O => add_ln36_reg_882_reg_5
    );
ram_reg_0_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_521_input_r_address0(9),
      I1 => ram_reg_0_3(9),
      I2 => grp_padding2d_fix16_fu_503_output_r_address0(9),
      I3 => MemBank_B_address011_out,
      I4 => Q(7),
      I5 => MemBank_B_address010_out,
      O => \add_ln47_reg_1030_pp1_iter3_reg_reg[9]\
    );
ram_reg_0_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_521_output_r_address0(5),
      I1 => input_r_address0(5),
      I2 => ram_reg_0_7(5),
      I3 => MemBank_B_address011_out,
      I4 => Q(7),
      I5 => MemBank_B_address010_out,
      O => add_ln36_reg_882_reg_6
    );
ram_reg_0_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_521_input_r_address0(8),
      I1 => ram_reg_0_3(8),
      I2 => grp_padding2d_fix16_fu_503_output_r_address0(8),
      I3 => MemBank_B_address011_out,
      I4 => Q(7),
      I5 => MemBank_B_address010_out,
      O => \add_ln47_reg_1030_pp1_iter3_reg_reg[8]\
    );
ram_reg_0_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_521_output_r_address0(4),
      I1 => input_r_address0(4),
      I2 => ram_reg_0_7(4),
      I3 => MemBank_B_address011_out,
      I4 => Q(7),
      I5 => MemBank_B_address010_out,
      O => add_ln36_reg_882_reg_7
    );
ram_reg_0_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_521_input_r_address0(7),
      I1 => ram_reg_0_3(7),
      I2 => grp_padding2d_fix16_fu_503_output_r_address0(7),
      I3 => MemBank_B_address011_out,
      I4 => Q(7),
      I5 => MemBank_B_address010_out,
      O => \add_ln47_reg_1030_pp1_iter3_reg_reg[7]\
    );
ram_reg_0_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_521_output_r_address0(3),
      I1 => input_r_address0(3),
      I2 => ram_reg_0_7(3),
      I3 => MemBank_B_address011_out,
      I4 => Q(7),
      I5 => MemBank_B_address010_out,
      O => add_ln36_reg_882_reg_8
    );
ram_reg_0_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_521_input_r_address0(6),
      I1 => ram_reg_0_3(6),
      I2 => grp_padding2d_fix16_fu_503_output_r_address0(6),
      I3 => MemBank_B_address011_out,
      I4 => Q(7),
      I5 => MemBank_B_address010_out,
      O => \add_ln47_reg_1030_pp1_iter3_reg_reg[6]\
    );
ram_reg_0_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_521_output_r_address0(2),
      I1 => input_r_address0(2),
      I2 => ram_reg_0_7(2),
      I3 => MemBank_B_address011_out,
      I4 => Q(7),
      I5 => MemBank_B_address010_out,
      O => add_ln36_reg_882_reg_9
    );
ram_reg_0_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_521_input_r_address0(5),
      I1 => ram_reg_0_3(5),
      I2 => grp_padding2d_fix16_fu_503_output_r_address0(5),
      I3 => MemBank_B_address011_out,
      I4 => Q(7),
      I5 => MemBank_B_address010_out,
      O => \add_ln47_reg_1030_pp1_iter3_reg_reg[5]\
    );
ram_reg_0_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_521_output_r_address0(1),
      I1 => input_r_address0(1),
      I2 => ram_reg_0_7(1),
      I3 => MemBank_B_address011_out,
      I4 => Q(7),
      I5 => MemBank_B_address010_out,
      O => add_ln36_reg_882_reg_10
    );
ram_reg_0_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_521_input_r_address0(4),
      I1 => ram_reg_0_3(4),
      I2 => grp_padding2d_fix16_fu_503_output_r_address0(4),
      I3 => MemBank_B_address011_out,
      I4 => Q(7),
      I5 => MemBank_B_address010_out,
      O => \add_ln47_reg_1030_pp1_iter3_reg_reg[4]\
    );
ram_reg_0_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_521_output_r_address0(0),
      I1 => input_r_address0(0),
      I2 => ram_reg_0_7(0),
      I3 => MemBank_B_address011_out,
      I4 => Q(7),
      I5 => MemBank_B_address010_out,
      O => add_ln36_reg_882_reg_11
    );
ram_reg_0_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_521_input_r_address0(3),
      I1 => ram_reg_0_3(3),
      I2 => grp_padding2d_fix16_fu_503_output_r_address0(3),
      I3 => MemBank_B_address011_out,
      I4 => Q(7),
      I5 => MemBank_B_address010_out,
      O => \add_ln47_reg_1030_pp1_iter3_reg_reg[3]\
    );
ram_reg_0_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_521_input_r_address0(2),
      I1 => ram_reg_0_3(2),
      I2 => grp_padding2d_fix16_fu_503_output_r_address0(2),
      I3 => MemBank_B_address011_out,
      I4 => Q(7),
      I5 => MemBank_B_address010_out,
      O => \add_ln47_reg_1030_pp1_iter3_reg_reg[2]\
    );
ram_reg_0_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_521_input_r_address0(1),
      I1 => ram_reg_0_3(1),
      I2 => grp_padding2d_fix16_fu_503_output_r_address0(1),
      I3 => MemBank_B_address011_out,
      I4 => Q(7),
      I5 => MemBank_B_address010_out,
      O => \add_ln47_reg_1030_pp1_iter3_reg_reg[1]\
    );
ram_reg_0_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_521_input_r_address0(0),
      I1 => ram_reg_0_3(0),
      I2 => grp_padding2d_fix16_fu_503_output_r_address0(0),
      I3 => MemBank_B_address011_out,
      I4 => Q(7),
      I5 => MemBank_B_address010_out,
      O => \add_ln47_reg_1030_pp1_iter3_reg_reg[0]\
    );
\ram_reg_0_i_92__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => MemBank_B_address011_out,
      I1 => ap_enable_reg_pp0_iter3_reg_n_5,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => icmp_ln19_reg_727_pp0_iter3_reg,
      I4 => Q(6),
      I5 => Q(5),
      O => ap_enable_reg_pp0_iter3_reg_0
    );
\reg_235[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404040FF404040"
    )
        port map (
      I0 => \icmp_ln19_reg_727_pp0_iter2_reg_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter2_reg_n_5,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      O => \reg_235[15]_i_1_n_5\
    );
\reg_235_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_235[15]_i_1_n_5\,
      D => \reg_235_reg[15]_1\(0),
      Q => \^reg_235_reg[15]_0\(0),
      R => '0'
    );
\reg_235_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_235[15]_i_1_n_5\,
      D => \reg_235_reg[15]_1\(10),
      Q => \^reg_235_reg[15]_0\(10),
      R => '0'
    );
\reg_235_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_235[15]_i_1_n_5\,
      D => \reg_235_reg[15]_1\(11),
      Q => \^reg_235_reg[15]_0\(11),
      R => '0'
    );
\reg_235_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_235[15]_i_1_n_5\,
      D => \reg_235_reg[15]_1\(12),
      Q => \^reg_235_reg[15]_0\(12),
      R => '0'
    );
\reg_235_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_235[15]_i_1_n_5\,
      D => \reg_235_reg[15]_1\(13),
      Q => \^reg_235_reg[15]_0\(13),
      R => '0'
    );
\reg_235_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_235[15]_i_1_n_5\,
      D => \reg_235_reg[15]_1\(14),
      Q => \^reg_235_reg[15]_0\(14),
      R => '0'
    );
\reg_235_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_235[15]_i_1_n_5\,
      D => \reg_235_reg[15]_1\(15),
      Q => \^reg_235_reg[15]_0\(15),
      R => '0'
    );
\reg_235_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_235[15]_i_1_n_5\,
      D => \reg_235_reg[15]_1\(1),
      Q => \^reg_235_reg[15]_0\(1),
      R => '0'
    );
\reg_235_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_235[15]_i_1_n_5\,
      D => \reg_235_reg[15]_1\(2),
      Q => \^reg_235_reg[15]_0\(2),
      R => '0'
    );
\reg_235_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_235[15]_i_1_n_5\,
      D => \reg_235_reg[15]_1\(3),
      Q => \^reg_235_reg[15]_0\(3),
      R => '0'
    );
\reg_235_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_235[15]_i_1_n_5\,
      D => \reg_235_reg[15]_1\(4),
      Q => \^reg_235_reg[15]_0\(4),
      R => '0'
    );
\reg_235_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_235[15]_i_1_n_5\,
      D => \reg_235_reg[15]_1\(5),
      Q => \^reg_235_reg[15]_0\(5),
      R => '0'
    );
\reg_235_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_235[15]_i_1_n_5\,
      D => \reg_235_reg[15]_1\(6),
      Q => \^reg_235_reg[15]_0\(6),
      R => '0'
    );
\reg_235_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_235[15]_i_1_n_5\,
      D => \reg_235_reg[15]_1\(7),
      Q => \^reg_235_reg[15]_0\(7),
      R => '0'
    );
\reg_235_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_235[15]_i_1_n_5\,
      D => \reg_235_reg[15]_1\(8),
      Q => \^reg_235_reg[15]_0\(8),
      R => '0'
    );
\reg_235_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_235[15]_i_1_n_5\,
      D => \reg_235_reg[15]_1\(9),
      Q => \^reg_235_reg[15]_0\(9),
      R => '0'
    );
\select_ln19_reg_825[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_d_reg_731(0),
      I1 => icmp_ln21_reg_737,
      I2 => out_d_0_reg_187(0),
      O => select_ln19_fu_525_p3(0)
    );
\select_ln19_reg_825[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_d_reg_731(1),
      I1 => icmp_ln21_reg_737,
      I2 => out_d_0_reg_187(1),
      O => select_ln19_fu_525_p3(1)
    );
\select_ln19_reg_825[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_d_reg_731(2),
      I1 => icmp_ln21_reg_737,
      I2 => out_d_0_reg_187(2),
      O => select_ln19_fu_525_p3(2)
    );
\select_ln19_reg_825[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_d_reg_731(3),
      I1 => icmp_ln21_reg_737,
      I2 => out_d_0_reg_187(3),
      O => select_ln19_fu_525_p3(3)
    );
\select_ln19_reg_825[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_d_reg_731(4),
      I1 => icmp_ln21_reg_737,
      I2 => out_d_0_reg_187(4),
      O => select_ln19_fu_525_p3(4)
    );
\select_ln19_reg_825_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_8460,
      D => select_ln19_fu_525_p3(0),
      Q => select_ln19_reg_825(0),
      R => '0'
    );
\select_ln19_reg_825_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_8460,
      D => select_ln19_fu_525_p3(1),
      Q => select_ln19_reg_825(1),
      R => '0'
    );
\select_ln19_reg_825_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_8460,
      D => select_ln19_fu_525_p3(2),
      Q => select_ln19_reg_825(2),
      R => '0'
    );
\select_ln19_reg_825_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_8460,
      D => select_ln19_fu_525_p3(3),
      Q => select_ln19_reg_825(3),
      R => '0'
    );
\select_ln19_reg_825_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_8460,
      D => select_ln19_fu_525_p3(4),
      Q => select_ln19_reg_825(4),
      R => '0'
    );
\select_ln21_1_reg_851[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten_reg_199(0),
      O => add_ln21_1_fu_557_p2(0)
    );
\select_ln21_1_reg_851[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => indvar_flatten_reg_199(0),
      I1 => indvar_flatten_reg_199(1),
      O => add_ln21_1_fu_557_p2(1)
    );
\select_ln21_1_reg_851[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => indvar_flatten_reg_199(2),
      I1 => indvar_flatten_reg_199(1),
      I2 => indvar_flatten_reg_199(0),
      O => add_ln21_1_fu_557_p2(2)
    );
\select_ln21_1_reg_851[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => indvar_flatten_reg_199(3),
      I1 => indvar_flatten_reg_199(0),
      I2 => indvar_flatten_reg_199(1),
      I3 => indvar_flatten_reg_199(2),
      O => add_ln21_1_fu_557_p2(3)
    );
\select_ln21_1_reg_851[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => indvar_flatten_reg_199(4),
      I1 => indvar_flatten_reg_199(2),
      I2 => indvar_flatten_reg_199(1),
      I3 => indvar_flatten_reg_199(0),
      I4 => indvar_flatten_reg_199(3),
      O => add_ln21_1_fu_557_p2(4)
    );
\select_ln21_1_reg_851[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => indvar_flatten_reg_199(5),
      I1 => indvar_flatten_reg_199(3),
      I2 => indvar_flatten_reg_199(0),
      I3 => indvar_flatten_reg_199(1),
      I4 => indvar_flatten_reg_199(2),
      I5 => indvar_flatten_reg_199(4),
      O => add_ln21_1_fu_557_p2(5)
    );
\select_ln21_1_reg_851[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => indvar_flatten_reg_199(6),
      I1 => \select_ln21_1_reg_851[7]_i_4_n_5\,
      O => add_ln21_1_fu_557_p2(6)
    );
\select_ln21_1_reg_851[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => icmp_ln21_reg_737,
      I1 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage3,
      O => select_ln21_1_reg_851
    );
\select_ln21_1_reg_851[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      O => out_w_reg_8460
    );
\select_ln21_1_reg_851[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => indvar_flatten_reg_199(7),
      I1 => \select_ln21_1_reg_851[7]_i_4_n_5\,
      I2 => indvar_flatten_reg_199(6),
      O => add_ln21_1_fu_557_p2(7)
    );
\select_ln21_1_reg_851[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => indvar_flatten_reg_199(5),
      I1 => indvar_flatten_reg_199(3),
      I2 => indvar_flatten_reg_199(0),
      I3 => indvar_flatten_reg_199(1),
      I4 => indvar_flatten_reg_199(2),
      I5 => indvar_flatten_reg_199(4),
      O => \select_ln21_1_reg_851[7]_i_4_n_5\
    );
\select_ln21_1_reg_851_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => out_w_reg_8460,
      D => add_ln21_1_fu_557_p2(0),
      Q => \select_ln21_1_reg_851_reg_n_5_[0]\,
      S => select_ln21_1_reg_851
    );
\select_ln21_1_reg_851_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_8460,
      D => add_ln21_1_fu_557_p2(1),
      Q => \select_ln21_1_reg_851_reg_n_5_[1]\,
      R => select_ln21_1_reg_851
    );
\select_ln21_1_reg_851_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_8460,
      D => add_ln21_1_fu_557_p2(2),
      Q => \select_ln21_1_reg_851_reg_n_5_[2]\,
      R => select_ln21_1_reg_851
    );
\select_ln21_1_reg_851_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_8460,
      D => add_ln21_1_fu_557_p2(3),
      Q => \select_ln21_1_reg_851_reg_n_5_[3]\,
      R => select_ln21_1_reg_851
    );
\select_ln21_1_reg_851_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_8460,
      D => add_ln21_1_fu_557_p2(4),
      Q => \select_ln21_1_reg_851_reg_n_5_[4]\,
      R => select_ln21_1_reg_851
    );
\select_ln21_1_reg_851_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_8460,
      D => add_ln21_1_fu_557_p2(5),
      Q => \select_ln21_1_reg_851_reg_n_5_[5]\,
      R => select_ln21_1_reg_851
    );
\select_ln21_1_reg_851_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_8460,
      D => add_ln21_1_fu_557_p2(6),
      Q => \select_ln21_1_reg_851_reg_n_5_[6]\,
      R => select_ln21_1_reg_851
    );
\select_ln21_1_reg_851_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_8460,
      D => add_ln21_1_fu_557_p2(7),
      Q => \select_ln21_1_reg_851_reg_n_5_[7]\,
      R => select_ln21_1_reg_851
    );
\select_ln21_reg_830[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_h_reg_758(0),
      I1 => select_ln36_17_reg_751,
      I2 => select_ln36_reg_746(0),
      O => select_ln21_fu_531_p3(0)
    );
\select_ln21_reg_830[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_h_reg_758(1),
      I1 => select_ln36_17_reg_751,
      I2 => select_ln36_reg_746(1),
      O => select_ln21_fu_531_p3(1)
    );
\select_ln21_reg_830[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_h_reg_758(2),
      I1 => select_ln36_17_reg_751,
      I2 => select_ln36_reg_746(2),
      O => select_ln21_fu_531_p3(2)
    );
\select_ln21_reg_830[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_h_reg_758(3),
      I1 => select_ln36_17_reg_751,
      I2 => select_ln36_reg_746(3),
      O => select_ln21_fu_531_p3(3)
    );
\select_ln21_reg_830_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_8460,
      D => select_ln21_fu_531_p3(0),
      Q => select_ln21_reg_830(0),
      R => '0'
    );
\select_ln21_reg_830_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_8460,
      D => select_ln21_fu_531_p3(1),
      Q => select_ln21_reg_830(1),
      R => '0'
    );
\select_ln21_reg_830_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_8460,
      D => select_ln21_fu_531_p3(2),
      Q => select_ln21_reg_830(2),
      R => '0'
    );
\select_ln21_reg_830_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_8460,
      D => select_ln21_fu_531_p3(3),
      Q => select_ln21_reg_830(3),
      R => '0'
    );
\select_ln22_1_reg_764_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => add_ln28_1_fu_499_p2_i_9_n_5,
      Q => select_ln22_1_reg_764(1),
      R => '0'
    );
\select_ln22_1_reg_764_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => add_ln28_1_fu_499_p2_i_8_n_5,
      Q => select_ln22_1_reg_764(2),
      R => '0'
    );
\select_ln22_1_reg_764_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => add_ln28_1_fu_499_p2_i_7_n_5,
      Q => select_ln22_1_reg_764(3),
      R => '0'
    );
\select_ln22_1_reg_764_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => add_ln28_1_fu_499_p2_i_6_n_5,
      Q => select_ln22_1_reg_764(4),
      R => '0'
    );
\select_ln22_1_reg_764_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => add_ln28_1_fu_499_p2_i_5_n_5,
      Q => select_ln22_1_reg_764(5),
      R => '0'
    );
\select_ln22_1_reg_764_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => add_ln28_1_fu_499_p2_i_4_n_5,
      Q => select_ln22_1_reg_764(6),
      R => '0'
    );
\select_ln22_1_reg_764_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => add_ln28_1_fu_499_p2_i_3_n_5,
      Q => select_ln22_1_reg_764(7),
      R => '0'
    );
\select_ln22_1_reg_764_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => add_ln28_1_fu_499_p2_i_2_n_5,
      Q => select_ln22_1_reg_764(8),
      R => '0'
    );
\select_ln22_reg_782[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E00"
    )
        port map (
      I0 => select_ln36_17_reg_751,
      I1 => icmp_ln21_reg_737,
      I2 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I3 => ap_CS_fsm_pp0_stage2,
      O => \select_ln22_reg_782[3]_i_1_n_5\
    );
\select_ln22_reg_782[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      O => add_ln28_1_reg_7980
    );
\select_ln22_reg_782_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => select_ln22_reg_782(0),
      Q => select_ln22_reg_782_pp0_iter1_reg(0),
      R => '0'
    );
\select_ln22_reg_782_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => select_ln22_reg_782(1),
      Q => select_ln22_reg_782_pp0_iter1_reg(1),
      R => '0'
    );
\select_ln22_reg_782_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => select_ln22_reg_782(2),
      Q => select_ln22_reg_782_pp0_iter1_reg(2),
      R => '0'
    );
\select_ln22_reg_782_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => select_ln22_reg_782(3),
      Q => select_ln22_reg_782_pp0_iter1_reg(3),
      R => '0'
    );
\select_ln22_reg_782_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln28_1_reg_7980,
      D => out_w_0_reg_223(0),
      Q => select_ln22_reg_782(0),
      R => \select_ln22_reg_782[3]_i_1_n_5\
    );
\select_ln22_reg_782_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln28_1_reg_7980,
      D => out_w_0_reg_223(1),
      Q => select_ln22_reg_782(1),
      R => \select_ln22_reg_782[3]_i_1_n_5\
    );
\select_ln22_reg_782_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln28_1_reg_7980,
      D => out_w_0_reg_223(2),
      Q => select_ln22_reg_782(2),
      R => \select_ln22_reg_782[3]_i_1_n_5\
    );
\select_ln22_reg_782_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln28_1_reg_7980,
      D => out_w_0_reg_223(3),
      Q => select_ln22_reg_782(3),
      R => \select_ln22_reg_782[3]_i_1_n_5\
    );
\select_ln31_1_reg_861[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln28_2_reg_808_reg_n_110,
      I1 => \select_ln31_1_reg_861_reg[13]_i_3_n_5\,
      I2 => select_ln31_reg_835(0),
      O => select_ln31_1_fu_580_p3(0)
    );
\select_ln31_1_reg_861[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln28_2_reg_808_reg_n_100,
      I1 => \select_ln31_1_reg_861_reg[13]_i_3_n_5\,
      I2 => select_ln31_reg_835(10),
      O => select_ln31_1_fu_580_p3(10)
    );
\select_ln31_1_reg_861[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln28_2_reg_808_reg_n_99,
      I1 => \select_ln31_1_reg_861_reg[13]_i_3_n_5\,
      I2 => select_ln31_reg_835(11),
      O => select_ln31_1_fu_580_p3(11)
    );
\select_ln31_1_reg_861[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln28_2_reg_808_reg_n_98,
      I1 => \select_ln31_1_reg_861_reg[13]_i_3_n_5\,
      I2 => select_ln31_reg_835(12),
      O => select_ln31_1_fu_580_p3(12)
    );
\select_ln31_1_reg_861[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => icmp_ln19_reg_727_pp0_iter1_reg,
      O => select_ln31_1_reg_8610
    );
\select_ln31_1_reg_861[13]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(12),
      I1 => q0(12),
      I2 => q0(13),
      I3 => \^reg_235_reg[15]_0\(13),
      O => \select_ln31_1_reg_861[13]_i_10_n_5\
    );
\select_ln31_1_reg_861[13]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(10),
      I1 => q0(10),
      I2 => q0(11),
      I3 => \^reg_235_reg[15]_0\(11),
      O => \select_ln31_1_reg_861[13]_i_11_n_5\
    );
\select_ln31_1_reg_861[13]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(8),
      I1 => q0(8),
      I2 => q0(9),
      I3 => \^reg_235_reg[15]_0\(9),
      O => \select_ln31_1_reg_861[13]_i_12_n_5\
    );
\select_ln31_1_reg_861[13]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(6),
      I1 => q0(6),
      I2 => q0(7),
      I3 => \^reg_235_reg[15]_0\(7),
      O => \select_ln31_1_reg_861[13]_i_13_n_5\
    );
\select_ln31_1_reg_861[13]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(4),
      I1 => q0(4),
      I2 => q0(5),
      I3 => \^reg_235_reg[15]_0\(5),
      O => \select_ln31_1_reg_861[13]_i_14_n_5\
    );
\select_ln31_1_reg_861[13]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(2),
      I1 => q0(2),
      I2 => q0(3),
      I3 => \^reg_235_reg[15]_0\(3),
      O => \select_ln31_1_reg_861[13]_i_15_n_5\
    );
\select_ln31_1_reg_861[13]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(0),
      I1 => q0(0),
      I2 => q0(1),
      I3 => \^reg_235_reg[15]_0\(1),
      O => \select_ln31_1_reg_861[13]_i_16_n_5\
    );
\select_ln31_1_reg_861[13]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(6),
      I1 => q0(6),
      I2 => q0(7),
      I3 => \^reg_235_reg[15]_0\(7),
      O => \select_ln31_1_reg_861[13]_i_17_n_5\
    );
\select_ln31_1_reg_861[13]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(4),
      I1 => q0(4),
      I2 => q0(5),
      I3 => \^reg_235_reg[15]_0\(5),
      O => \select_ln31_1_reg_861[13]_i_18_n_5\
    );
\select_ln31_1_reg_861[13]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(2),
      I1 => q0(2),
      I2 => q0(3),
      I3 => \^reg_235_reg[15]_0\(3),
      O => \select_ln31_1_reg_861[13]_i_19_n_5\
    );
\select_ln31_1_reg_861[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln28_2_reg_808_reg_n_97,
      I1 => \select_ln31_1_reg_861_reg[13]_i_3_n_5\,
      I2 => select_ln31_reg_835(13),
      O => select_ln31_1_fu_580_p3(13)
    );
\select_ln31_1_reg_861[13]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(0),
      I1 => q0(0),
      I2 => q0(1),
      I3 => \^reg_235_reg[15]_0\(1),
      O => \select_ln31_1_reg_861[13]_i_20_n_5\
    );
\select_ln31_1_reg_861[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(14),
      I1 => q0(14),
      I2 => \^reg_235_reg[15]_0\(15),
      I3 => q0(15),
      O => \select_ln31_1_reg_861[13]_i_5_n_5\
    );
\select_ln31_1_reg_861[13]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(12),
      I1 => q0(12),
      I2 => q0(13),
      I3 => \^reg_235_reg[15]_0\(13),
      O => \select_ln31_1_reg_861[13]_i_6_n_5\
    );
\select_ln31_1_reg_861[13]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(10),
      I1 => q0(10),
      I2 => q0(11),
      I3 => \^reg_235_reg[15]_0\(11),
      O => \select_ln31_1_reg_861[13]_i_7_n_5\
    );
\select_ln31_1_reg_861[13]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(8),
      I1 => q0(8),
      I2 => q0(9),
      I3 => \^reg_235_reg[15]_0\(9),
      O => \select_ln31_1_reg_861[13]_i_8_n_5\
    );
\select_ln31_1_reg_861[13]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(14),
      I1 => q0(14),
      I2 => \^reg_235_reg[15]_0\(15),
      I3 => q0(15),
      O => \select_ln31_1_reg_861[13]_i_9_n_5\
    );
\select_ln31_1_reg_861[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln28_2_reg_808_reg_n_109,
      I1 => \select_ln31_1_reg_861_reg[13]_i_3_n_5\,
      I2 => select_ln31_reg_835(1),
      O => select_ln31_1_fu_580_p3(1)
    );
\select_ln31_1_reg_861[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln28_2_reg_808_reg_n_108,
      I1 => \select_ln31_1_reg_861_reg[13]_i_3_n_5\,
      I2 => select_ln31_reg_835(2),
      O => select_ln31_1_fu_580_p3(2)
    );
\select_ln31_1_reg_861[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln28_2_reg_808_reg_n_107,
      I1 => \select_ln31_1_reg_861_reg[13]_i_3_n_5\,
      I2 => select_ln31_reg_835(3),
      O => select_ln31_1_fu_580_p3(3)
    );
\select_ln31_1_reg_861[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln28_2_reg_808_reg_n_106,
      I1 => \select_ln31_1_reg_861_reg[13]_i_3_n_5\,
      I2 => select_ln31_reg_835(4),
      O => select_ln31_1_fu_580_p3(4)
    );
\select_ln31_1_reg_861[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln28_2_reg_808_reg_n_105,
      I1 => \select_ln31_1_reg_861_reg[13]_i_3_n_5\,
      I2 => select_ln31_reg_835(5),
      O => select_ln31_1_fu_580_p3(5)
    );
\select_ln31_1_reg_861[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln28_2_reg_808_reg_n_104,
      I1 => \select_ln31_1_reg_861_reg[13]_i_3_n_5\,
      I2 => select_ln31_reg_835(6),
      O => select_ln31_1_fu_580_p3(6)
    );
\select_ln31_1_reg_861[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln28_2_reg_808_reg_n_103,
      I1 => \select_ln31_1_reg_861_reg[13]_i_3_n_5\,
      I2 => select_ln31_reg_835(7),
      O => select_ln31_1_fu_580_p3(7)
    );
\select_ln31_1_reg_861[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln28_2_reg_808_reg_n_102,
      I1 => \select_ln31_1_reg_861_reg[13]_i_3_n_5\,
      I2 => select_ln31_reg_835(8),
      O => select_ln31_1_fu_580_p3(8)
    );
\select_ln31_1_reg_861[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln28_2_reg_808_reg_n_101,
      I1 => \select_ln31_1_reg_861_reg[13]_i_3_n_5\,
      I2 => select_ln31_reg_835(9),
      O => select_ln31_1_fu_580_p3(9)
    );
\select_ln31_1_reg_861_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => select_ln31_1_reg_861(0),
      Q => select_ln31_1_reg_861_pp0_iter2_reg(0),
      R => '0'
    );
\select_ln31_1_reg_861_pp0_iter2_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => select_ln31_1_reg_861(10),
      Q => select_ln31_1_reg_861_pp0_iter2_reg(10),
      R => '0'
    );
\select_ln31_1_reg_861_pp0_iter2_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => select_ln31_1_reg_861(11),
      Q => select_ln31_1_reg_861_pp0_iter2_reg(11),
      R => '0'
    );
\select_ln31_1_reg_861_pp0_iter2_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => select_ln31_1_reg_861(12),
      Q => select_ln31_1_reg_861_pp0_iter2_reg(12),
      R => '0'
    );
\select_ln31_1_reg_861_pp0_iter2_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => select_ln31_1_reg_861(13),
      Q => select_ln31_1_reg_861_pp0_iter2_reg(13),
      R => '0'
    );
\select_ln31_1_reg_861_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => select_ln31_1_reg_861(1),
      Q => select_ln31_1_reg_861_pp0_iter2_reg(1),
      R => '0'
    );
\select_ln31_1_reg_861_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => select_ln31_1_reg_861(2),
      Q => select_ln31_1_reg_861_pp0_iter2_reg(2),
      R => '0'
    );
\select_ln31_1_reg_861_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => select_ln31_1_reg_861(3),
      Q => select_ln31_1_reg_861_pp0_iter2_reg(3),
      R => '0'
    );
\select_ln31_1_reg_861_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => select_ln31_1_reg_861(4),
      Q => select_ln31_1_reg_861_pp0_iter2_reg(4),
      R => '0'
    );
\select_ln31_1_reg_861_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => select_ln31_1_reg_861(5),
      Q => select_ln31_1_reg_861_pp0_iter2_reg(5),
      R => '0'
    );
\select_ln31_1_reg_861_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => select_ln31_1_reg_861(6),
      Q => select_ln31_1_reg_861_pp0_iter2_reg(6),
      R => '0'
    );
\select_ln31_1_reg_861_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => select_ln31_1_reg_861(7),
      Q => select_ln31_1_reg_861_pp0_iter2_reg(7),
      R => '0'
    );
\select_ln31_1_reg_861_pp0_iter2_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => select_ln31_1_reg_861(8),
      Q => select_ln31_1_reg_861_pp0_iter2_reg(8),
      R => '0'
    );
\select_ln31_1_reg_861_pp0_iter2_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => select_ln31_1_reg_861(9),
      Q => select_ln31_1_reg_861_pp0_iter2_reg(9),
      R => '0'
    );
\select_ln31_1_reg_861_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln31_1_reg_8610,
      D => select_ln31_1_fu_580_p3(0),
      Q => select_ln31_1_reg_861(0),
      R => '0'
    );
\select_ln31_1_reg_861_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln31_1_reg_8610,
      D => select_ln31_1_fu_580_p3(10),
      Q => select_ln31_1_reg_861(10),
      R => '0'
    );
\select_ln31_1_reg_861_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln31_1_reg_8610,
      D => select_ln31_1_fu_580_p3(11),
      Q => select_ln31_1_reg_861(11),
      R => '0'
    );
\select_ln31_1_reg_861_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln31_1_reg_8610,
      D => select_ln31_1_fu_580_p3(12),
      Q => select_ln31_1_reg_861(12),
      R => '0'
    );
\select_ln31_1_reg_861_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln31_1_reg_8610,
      D => select_ln31_1_fu_580_p3(13),
      Q => select_ln31_1_reg_861(13),
      R => '0'
    );
\select_ln31_1_reg_861_reg[13]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln31_1_reg_861_reg[13]_i_4_n_5\,
      CO(3) => \select_ln31_1_reg_861_reg[13]_i_3_n_5\,
      CO(2) => \select_ln31_1_reg_861_reg[13]_i_3_n_6\,
      CO(1) => \select_ln31_1_reg_861_reg[13]_i_3_n_7\,
      CO(0) => \select_ln31_1_reg_861_reg[13]_i_3_n_8\,
      CYINIT => '0',
      DI(3) => \select_ln31_1_reg_861[13]_i_5_n_5\,
      DI(2) => \select_ln31_1_reg_861[13]_i_6_n_5\,
      DI(1) => \select_ln31_1_reg_861[13]_i_7_n_5\,
      DI(0) => \select_ln31_1_reg_861[13]_i_8_n_5\,
      O(3 downto 0) => \NLW_select_ln31_1_reg_861_reg[13]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \select_ln31_1_reg_861[13]_i_9_n_5\,
      S(2) => \select_ln31_1_reg_861[13]_i_10_n_5\,
      S(1) => \select_ln31_1_reg_861[13]_i_11_n_5\,
      S(0) => \select_ln31_1_reg_861[13]_i_12_n_5\
    );
\select_ln31_1_reg_861_reg[13]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \select_ln31_1_reg_861_reg[13]_i_4_n_5\,
      CO(2) => \select_ln31_1_reg_861_reg[13]_i_4_n_6\,
      CO(1) => \select_ln31_1_reg_861_reg[13]_i_4_n_7\,
      CO(0) => \select_ln31_1_reg_861_reg[13]_i_4_n_8\,
      CYINIT => '0',
      DI(3) => \select_ln31_1_reg_861[13]_i_13_n_5\,
      DI(2) => \select_ln31_1_reg_861[13]_i_14_n_5\,
      DI(1) => \select_ln31_1_reg_861[13]_i_15_n_5\,
      DI(0) => \select_ln31_1_reg_861[13]_i_16_n_5\,
      O(3 downto 0) => \NLW_select_ln31_1_reg_861_reg[13]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \select_ln31_1_reg_861[13]_i_17_n_5\,
      S(2) => \select_ln31_1_reg_861[13]_i_18_n_5\,
      S(1) => \select_ln31_1_reg_861[13]_i_19_n_5\,
      S(0) => \select_ln31_1_reg_861[13]_i_20_n_5\
    );
\select_ln31_1_reg_861_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln31_1_reg_8610,
      D => select_ln31_1_fu_580_p3(1),
      Q => select_ln31_1_reg_861(1),
      R => '0'
    );
\select_ln31_1_reg_861_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln31_1_reg_8610,
      D => select_ln31_1_fu_580_p3(2),
      Q => select_ln31_1_reg_861(2),
      R => '0'
    );
\select_ln31_1_reg_861_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln31_1_reg_8610,
      D => select_ln31_1_fu_580_p3(3),
      Q => select_ln31_1_reg_861(3),
      R => '0'
    );
\select_ln31_1_reg_861_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln31_1_reg_8610,
      D => select_ln31_1_fu_580_p3(4),
      Q => select_ln31_1_reg_861(4),
      R => '0'
    );
\select_ln31_1_reg_861_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln31_1_reg_8610,
      D => select_ln31_1_fu_580_p3(5),
      Q => select_ln31_1_reg_861(5),
      R => '0'
    );
\select_ln31_1_reg_861_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln31_1_reg_8610,
      D => select_ln31_1_fu_580_p3(6),
      Q => select_ln31_1_reg_861(6),
      R => '0'
    );
\select_ln31_1_reg_861_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln31_1_reg_8610,
      D => select_ln31_1_fu_580_p3(7),
      Q => select_ln31_1_reg_861(7),
      R => '0'
    );
\select_ln31_1_reg_861_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln31_1_reg_8610,
      D => select_ln31_1_fu_580_p3(8),
      Q => select_ln31_1_reg_861(8),
      R => '0'
    );
\select_ln31_1_reg_861_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln31_1_reg_8610,
      D => select_ln31_1_fu_580_p3(9),
      Q => select_ln31_1_reg_861(9),
      R => '0'
    );
\select_ln31_2_reg_887[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln28_3_reg_814_pp0_iter2_reg(0),
      I1 => \select_ln31_2_reg_887_reg[13]_1\(0),
      I2 => select_ln31_1_reg_861_pp0_iter2_reg(0),
      O => select_ln31_2_fu_663_p3(0)
    );
\select_ln31_2_reg_887[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln28_3_reg_814_pp0_iter2_reg(10),
      I1 => \select_ln31_2_reg_887_reg[13]_1\(0),
      I2 => select_ln31_1_reg_861_pp0_iter2_reg(10),
      O => select_ln31_2_fu_663_p3(10)
    );
\select_ln31_2_reg_887[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln28_3_reg_814_pp0_iter2_reg(11),
      I1 => \select_ln31_2_reg_887_reg[13]_1\(0),
      I2 => select_ln31_1_reg_861_pp0_iter2_reg(11),
      O => select_ln31_2_fu_663_p3(11)
    );
\select_ln31_2_reg_887[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln28_3_reg_814_pp0_iter2_reg(12),
      I1 => \select_ln31_2_reg_887_reg[13]_1\(0),
      I2 => select_ln31_1_reg_861_pp0_iter2_reg(12),
      O => select_ln31_2_fu_663_p3(12)
    );
\select_ln31_2_reg_887[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \icmp_ln19_reg_727_pp0_iter2_reg_reg_n_5_[0]\,
      O => select_ln31_2_reg_8870
    );
\select_ln31_2_reg_887[13]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(12),
      I1 => q0(12),
      I2 => q0(13),
      I3 => \^reg_235_reg[15]_0\(13),
      O => \reg_235_reg[14]_0\(2)
    );
\select_ln31_2_reg_887[13]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(10),
      I1 => q0(10),
      I2 => q0(11),
      I3 => \^reg_235_reg[15]_0\(11),
      O => \reg_235_reg[14]_0\(1)
    );
\select_ln31_2_reg_887[13]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(8),
      I1 => q0(8),
      I2 => q0(9),
      I3 => \^reg_235_reg[15]_0\(9),
      O => \reg_235_reg[14]_0\(0)
    );
\select_ln31_2_reg_887[13]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(6),
      I1 => q0(6),
      I2 => q0(7),
      I3 => \^reg_235_reg[15]_0\(7),
      O => S(3)
    );
\select_ln31_2_reg_887[13]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(4),
      I1 => q0(4),
      I2 => q0(5),
      I3 => \^reg_235_reg[15]_0\(5),
      O => S(2)
    );
\select_ln31_2_reg_887[13]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(2),
      I1 => q0(2),
      I2 => q0(3),
      I3 => \^reg_235_reg[15]_0\(3),
      O => S(1)
    );
\select_ln31_2_reg_887[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln28_3_reg_814_pp0_iter2_reg(13),
      I1 => \select_ln31_2_reg_887_reg[13]_1\(0),
      I2 => select_ln31_1_reg_861_pp0_iter2_reg(13),
      O => select_ln31_2_fu_663_p3(13)
    );
\select_ln31_2_reg_887[13]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(0),
      I1 => q0(0),
      I2 => q0(1),
      I3 => \^reg_235_reg[15]_0\(1),
      O => S(0)
    );
\select_ln31_2_reg_887[13]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^reg_235_reg[15]_0\(14),
      I1 => q0(14),
      I2 => \^reg_235_reg[15]_0\(15),
      I3 => q0(15),
      O => \reg_235_reg[14]_0\(3)
    );
\select_ln31_2_reg_887[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln28_3_reg_814_pp0_iter2_reg(1),
      I1 => \select_ln31_2_reg_887_reg[13]_1\(0),
      I2 => select_ln31_1_reg_861_pp0_iter2_reg(1),
      O => select_ln31_2_fu_663_p3(1)
    );
\select_ln31_2_reg_887[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln28_3_reg_814_pp0_iter2_reg(2),
      I1 => \select_ln31_2_reg_887_reg[13]_1\(0),
      I2 => select_ln31_1_reg_861_pp0_iter2_reg(2),
      O => select_ln31_2_fu_663_p3(2)
    );
\select_ln31_2_reg_887[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln28_3_reg_814_pp0_iter2_reg(3),
      I1 => \select_ln31_2_reg_887_reg[13]_1\(0),
      I2 => select_ln31_1_reg_861_pp0_iter2_reg(3),
      O => select_ln31_2_fu_663_p3(3)
    );
\select_ln31_2_reg_887[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln28_3_reg_814_pp0_iter2_reg(4),
      I1 => \select_ln31_2_reg_887_reg[13]_1\(0),
      I2 => select_ln31_1_reg_861_pp0_iter2_reg(4),
      O => select_ln31_2_fu_663_p3(4)
    );
\select_ln31_2_reg_887[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln28_3_reg_814_pp0_iter2_reg(5),
      I1 => \select_ln31_2_reg_887_reg[13]_1\(0),
      I2 => select_ln31_1_reg_861_pp0_iter2_reg(5),
      O => select_ln31_2_fu_663_p3(5)
    );
\select_ln31_2_reg_887[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln28_3_reg_814_pp0_iter2_reg(6),
      I1 => \select_ln31_2_reg_887_reg[13]_1\(0),
      I2 => select_ln31_1_reg_861_pp0_iter2_reg(6),
      O => select_ln31_2_fu_663_p3(6)
    );
\select_ln31_2_reg_887[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln28_3_reg_814_pp0_iter2_reg(7),
      I1 => \select_ln31_2_reg_887_reg[13]_1\(0),
      I2 => select_ln31_1_reg_861_pp0_iter2_reg(7),
      O => select_ln31_2_fu_663_p3(7)
    );
\select_ln31_2_reg_887[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln28_3_reg_814_pp0_iter2_reg(8),
      I1 => \select_ln31_2_reg_887_reg[13]_1\(0),
      I2 => select_ln31_1_reg_861_pp0_iter2_reg(8),
      O => select_ln31_2_fu_663_p3(8)
    );
\select_ln31_2_reg_887[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln28_3_reg_814_pp0_iter2_reg(9),
      I1 => \select_ln31_2_reg_887_reg[13]_1\(0),
      I2 => select_ln31_1_reg_861_pp0_iter2_reg(9),
      O => select_ln31_2_fu_663_p3(9)
    );
\select_ln31_2_reg_887_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln31_2_reg_8870,
      D => select_ln31_2_fu_663_p3(0),
      Q => select_ln31_2_reg_887(0),
      R => '0'
    );
\select_ln31_2_reg_887_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln31_2_reg_8870,
      D => select_ln31_2_fu_663_p3(10),
      Q => select_ln31_2_reg_887(10),
      R => '0'
    );
\select_ln31_2_reg_887_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln31_2_reg_8870,
      D => select_ln31_2_fu_663_p3(11),
      Q => select_ln31_2_reg_887(11),
      R => '0'
    );
\select_ln31_2_reg_887_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln31_2_reg_8870,
      D => select_ln31_2_fu_663_p3(12),
      Q => select_ln31_2_reg_887(12),
      R => '0'
    );
\select_ln31_2_reg_887_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln31_2_reg_8870,
      D => select_ln31_2_fu_663_p3(13),
      Q => select_ln31_2_reg_887(13),
      R => '0'
    );
\select_ln31_2_reg_887_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln31_2_reg_8870,
      D => select_ln31_2_fu_663_p3(1),
      Q => select_ln31_2_reg_887(1),
      R => '0'
    );
\select_ln31_2_reg_887_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln31_2_reg_8870,
      D => select_ln31_2_fu_663_p3(2),
      Q => select_ln31_2_reg_887(2),
      R => '0'
    );
\select_ln31_2_reg_887_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln31_2_reg_8870,
      D => select_ln31_2_fu_663_p3(3),
      Q => select_ln31_2_reg_887(3),
      R => '0'
    );
\select_ln31_2_reg_887_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln31_2_reg_8870,
      D => select_ln31_2_fu_663_p3(4),
      Q => select_ln31_2_reg_887(4),
      R => '0'
    );
\select_ln31_2_reg_887_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln31_2_reg_8870,
      D => select_ln31_2_fu_663_p3(5),
      Q => select_ln31_2_reg_887(5),
      R => '0'
    );
\select_ln31_2_reg_887_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln31_2_reg_8870,
      D => select_ln31_2_fu_663_p3(6),
      Q => select_ln31_2_reg_887(6),
      R => '0'
    );
\select_ln31_2_reg_887_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln31_2_reg_8870,
      D => select_ln31_2_fu_663_p3(7),
      Q => select_ln31_2_reg_887(7),
      R => '0'
    );
\select_ln31_2_reg_887_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln31_2_reg_8870,
      D => select_ln31_2_fu_663_p3(8),
      Q => select_ln31_2_reg_887(8),
      R => '0'
    );
\select_ln31_2_reg_887_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln31_2_reg_8870,
      D => select_ln31_2_fu_663_p3(9),
      Q => select_ln31_2_reg_887(9),
      R => '0'
    );
\select_ln31_reg_835[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln28_1_reg_798(0),
      I1 => CO(0),
      I2 => add_ln28_reg_788(0),
      O => select_ln31_fu_542_p3(0)
    );
\select_ln31_reg_835[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln28_1_reg_798(10),
      I1 => CO(0),
      I2 => add_ln28_reg_788(10),
      O => select_ln31_fu_542_p3(10)
    );
\select_ln31_reg_835[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln28_1_reg_798(11),
      I1 => CO(0),
      I2 => add_ln28_reg_788(11),
      O => select_ln31_fu_542_p3(11)
    );
\select_ln31_reg_835[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln28_1_reg_798(12),
      I1 => CO(0),
      I2 => add_ln28_reg_788(12),
      O => select_ln31_fu_542_p3(12)
    );
\select_ln31_reg_835[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      O => select_ln31_reg_8350
    );
\select_ln31_reg_835[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln28_1_reg_798(13),
      I1 => CO(0),
      I2 => add_ln28_reg_788(13),
      O => select_ln31_fu_542_p3(13)
    );
\select_ln31_reg_835[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln28_1_reg_798(1),
      I1 => CO(0),
      I2 => add_ln28_reg_788(1),
      O => select_ln31_fu_542_p3(1)
    );
\select_ln31_reg_835[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln28_1_reg_798(2),
      I1 => CO(0),
      I2 => add_ln28_reg_788(2),
      O => select_ln31_fu_542_p3(2)
    );
\select_ln31_reg_835[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln28_1_reg_798(3),
      I1 => CO(0),
      I2 => add_ln28_reg_788(3),
      O => select_ln31_fu_542_p3(3)
    );
\select_ln31_reg_835[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln28_1_reg_798(4),
      I1 => CO(0),
      I2 => add_ln28_reg_788(4),
      O => select_ln31_fu_542_p3(4)
    );
\select_ln31_reg_835[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln28_1_reg_798(5),
      I1 => CO(0),
      I2 => add_ln28_reg_788(5),
      O => select_ln31_fu_542_p3(5)
    );
\select_ln31_reg_835[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln28_1_reg_798(6),
      I1 => CO(0),
      I2 => add_ln28_reg_788(6),
      O => select_ln31_fu_542_p3(6)
    );
\select_ln31_reg_835[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln28_1_reg_798(7),
      I1 => CO(0),
      I2 => add_ln28_reg_788(7),
      O => select_ln31_fu_542_p3(7)
    );
\select_ln31_reg_835[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln28_1_reg_798(8),
      I1 => CO(0),
      I2 => add_ln28_reg_788(8),
      O => select_ln31_fu_542_p3(8)
    );
\select_ln31_reg_835[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln28_1_reg_798(9),
      I1 => CO(0),
      I2 => add_ln28_reg_788(9),
      O => select_ln31_fu_542_p3(9)
    );
\select_ln31_reg_835_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln31_reg_8350,
      D => select_ln31_fu_542_p3(0),
      Q => select_ln31_reg_835(0),
      R => '0'
    );
\select_ln31_reg_835_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln31_reg_8350,
      D => select_ln31_fu_542_p3(10),
      Q => select_ln31_reg_835(10),
      R => '0'
    );
\select_ln31_reg_835_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln31_reg_8350,
      D => select_ln31_fu_542_p3(11),
      Q => select_ln31_reg_835(11),
      R => '0'
    );
\select_ln31_reg_835_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln31_reg_8350,
      D => select_ln31_fu_542_p3(12),
      Q => select_ln31_reg_835(12),
      R => '0'
    );
\select_ln31_reg_835_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln31_reg_8350,
      D => select_ln31_fu_542_p3(13),
      Q => select_ln31_reg_835(13),
      R => '0'
    );
\select_ln31_reg_835_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln31_reg_8350,
      D => select_ln31_fu_542_p3(1),
      Q => select_ln31_reg_835(1),
      R => '0'
    );
\select_ln31_reg_835_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln31_reg_8350,
      D => select_ln31_fu_542_p3(2),
      Q => select_ln31_reg_835(2),
      R => '0'
    );
\select_ln31_reg_835_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln31_reg_8350,
      D => select_ln31_fu_542_p3(3),
      Q => select_ln31_reg_835(3),
      R => '0'
    );
\select_ln31_reg_835_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln31_reg_8350,
      D => select_ln31_fu_542_p3(4),
      Q => select_ln31_reg_835(4),
      R => '0'
    );
\select_ln31_reg_835_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln31_reg_8350,
      D => select_ln31_fu_542_p3(5),
      Q => select_ln31_reg_835(5),
      R => '0'
    );
\select_ln31_reg_835_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln31_reg_8350,
      D => select_ln31_fu_542_p3(6),
      Q => select_ln31_reg_835(6),
      R => '0'
    );
\select_ln31_reg_835_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln31_reg_8350,
      D => select_ln31_fu_542_p3(7),
      Q => select_ln31_reg_835(7),
      R => '0'
    );
\select_ln31_reg_835_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln31_reg_8350,
      D => select_ln31_fu_542_p3(8),
      Q => select_ln31_reg_835(8),
      R => '0'
    );
\select_ln31_reg_835_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln31_reg_8350,
      D => select_ln31_fu_542_p3(9),
      Q => select_ln31_reg_835(9),
      R => '0'
    );
\select_ln36_17_reg_751[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020200202022002"
    )
        port map (
      I0 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      I1 => \select_ln36_17_reg_751[0]_i_2_n_5\,
      I2 => mul_ln9_reg_712(2),
      I3 => out_w_reg_846(3),
      I4 => \select_ln36_17_reg_751[0]_i_3_n_5\,
      I5 => out_w_0_reg_223(3),
      O => p_1_in
    );
\select_ln36_17_reg_751[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF07F7F7F7"
    )
        port map (
      I0 => out_w_reg_846(2),
      I1 => out_w_reg_846(1),
      I2 => \select_ln36_17_reg_751[0]_i_3_n_5\,
      I3 => out_w_0_reg_223(1),
      I4 => out_w_0_reg_223(2),
      I5 => \select_ln36_17_reg_751[0]_i_4_n_5\,
      O => \select_ln36_17_reg_751[0]_i_2_n_5\
    );
\select_ln36_17_reg_751[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      O => \select_ln36_17_reg_751[0]_i_3_n_5\
    );
\select_ln36_17_reg_751[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55556555AAAA6AAA"
    )
        port map (
      I0 => mul_ln9_reg_712(5),
      I1 => out_w_reg_846(0),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I5 => out_w_0_reg_223(0),
      O => \select_ln36_17_reg_751[0]_i_4_n_5\
    );
\select_ln36_17_reg_751_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => select_ln36_17_reg_751,
      Q => select_ln36_17_reg_751_pp0_iter1_reg,
      R => '0'
    );
\select_ln36_17_reg_751_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => select_ln36_17_reg_751_pp0_iter1_reg,
      Q => select_ln36_17_reg_751_pp0_iter2_reg,
      R => '0'
    );
\select_ln36_17_reg_751_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => p_1_in,
      Q => select_ln36_17_reg_751,
      R => '0'
    );
\select_ln36_reg_746[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8AAA00008000"
    )
        port map (
      I0 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      I1 => select_ln21_reg_830(0),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I5 => out_h_0_reg_211(0),
      O => \select_ln36_reg_746[0]_i_1_n_5\
    );
\select_ln36_reg_746[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      I1 => select_ln21_reg_830(1),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I4 => out_h_0_reg_211(1),
      O => \select_ln36_reg_746[1]_i_1_n_5\
    );
\select_ln36_reg_746[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB080000"
    )
        port map (
      I0 => select_ln21_reg_830(2),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I3 => out_h_0_reg_211(2),
      I4 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      O => \select_ln36_reg_746[2]_i_1_n_5\
    );
\select_ln36_reg_746[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB080000"
    )
        port map (
      I0 => select_ln21_reg_830(3),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln19_reg_727_reg_n_5_[0]\,
      I3 => out_h_0_reg_211(3),
      I4 => \icmp_ln21_reg_737[0]_i_3_n_5\,
      O => \select_ln36_reg_746[3]_i_1_n_5\
    );
\select_ln36_reg_746_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => \select_ln36_reg_746[0]_i_1_n_5\,
      Q => select_ln36_reg_746(0),
      R => '0'
    );
\select_ln36_reg_746_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => \select_ln36_reg_746[1]_i_1_n_5\,
      Q => select_ln36_reg_746(1),
      R => '0'
    );
\select_ln36_reg_746_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => \select_ln36_reg_746[2]_i_1_n_5\,
      Q => select_ln36_reg_746(2),
      R => '0'
    );
\select_ln36_reg_746_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln21_reg_7370,
      D => \select_ln36_reg_746[3]_i_1_n_5\,
      Q => select_ln36_reg_746(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_AXILiteS_s_axi is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done : out STD_LOGIC;
    int_ap_start_reg_0 : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 4 downto 0 );
    interrupt : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    input_data_last_V_tm_fu_600_p1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    output_data_data_V_1_ack_in : in STD_LOGIC;
    int_ap_ready_reg_0 : in STD_LOGIC;
    output_data_strb_V_1_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    output_data_keep_V_1_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    output_data_last_V_1_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    output_data_id_V_1_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    int_ap_ready_reg_1 : in STD_LOGIC;
    output_data_dest_V_1_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    output_data_TREADY : in STD_LOGIC;
    output_data_user_V_1_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_AXILiteS_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_AXILiteS_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_5\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_5\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1_n_5\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_5\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_5\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_done\ : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal int_ap_done_i_1_n_5 : STD_LOGIC;
  signal int_ap_done_i_2_n_5 : STD_LOGIC;
  signal int_ap_ready_i_10_n_5 : STD_LOGIC;
  signal int_ap_ready_i_11_n_5 : STD_LOGIC;
  signal int_ap_ready_i_12_n_5 : STD_LOGIC;
  signal int_ap_ready_i_2_n_5 : STD_LOGIC;
  signal int_ap_ready_i_3_n_5 : STD_LOGIC;
  signal int_ap_ready_i_6_n_5 : STD_LOGIC;
  signal int_ap_ready_i_9_n_5 : STD_LOGIC;
  signal int_ap_start3_out : STD_LOGIC;
  signal int_ap_start_i_1_n_5 : STD_LOGIC;
  signal int_auto_restart_i_1_n_5 : STD_LOGIC;
  signal int_gie_i_1_n_5 : STD_LOGIC;
  signal int_gie_reg_n_5 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_5\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_5\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_5\ : STD_LOGIC;
  signal \int_ier_reg_n_5_[0]\ : STD_LOGIC;
  signal int_isr : STD_LOGIC;
  signal int_isr7_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_5\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_5\ : STD_LOGIC;
  signal \int_isr_reg_n_5_[0]\ : STD_LOGIC;
  signal output_data_id_V_1_state_cmp_full : STD_LOGIC;
  signal output_data_keep_V_1_state_cmp_full : STD_LOGIC;
  signal output_data_last_V_1_state_cmp_full : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC;
  signal rdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rdata[0]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_5\ : STD_LOGIC;
  signal \^s_axi_axilites_bvalid\ : STD_LOGIC;
  signal \^s_axi_axilites_rvalid\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_5_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair383";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__10\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__10\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \i_0_reg_390[0]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of int_ap_done_i_2 : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of int_ap_idle_i_1 : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of int_ap_ready_i_10 : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of int_ap_ready_i_11 : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of int_ap_ready_i_12 : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of int_ap_ready_i_3 : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of int_ap_ready_i_4 : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of int_ap_ready_i_8 : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of int_ap_start_i_1 : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of int_ap_start_i_2 : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of int_gie_i_1 : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of interrupt_INST_0 : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \rdata[0]_i_2\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \rdata[1]_i_2\ : label is "soft_lutpair378";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  SS(0) <= \^ss\(0);
  ap_done <= \^ap_done\;
  s_axi_AXILiteS_BVALID <= \^s_axi_axilites_bvalid\;
  s_axi_AXILiteS_RVALID <= \^s_axi_axilites_rvalid\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FDD"
    )
        port map (
      I0 => \^s_axi_axilites_rvalid\,
      I1 => s_axi_AXILiteS_RREADY,
      I2 => s_axi_AXILiteS_ARVALID,
      I3 => \^fsm_onehot_rstate_reg[1]_0\,
      O => \FSM_onehot_rstate[1]_i_1_n_5\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_AXILiteS_ARVALID,
      I2 => s_axi_AXILiteS_RREADY,
      I3 => \^s_axi_axilites_rvalid\,
      O => \FSM_onehot_rstate[2]_i_1_n_5\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_5\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => \^ss\(0)
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_5\,
      Q => \^s_axi_axilites_rvalid\,
      R => \^ss\(0)
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FFD1D1"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => \^s_axi_axilites_bvalid\,
      I2 => s_axi_AXILiteS_BREADY,
      I3 => s_axi_AXILiteS_AWVALID,
      I4 => \^fsm_onehot_wstate_reg[1]_0\,
      O => \FSM_onehot_wstate[1]_i_1_n_5\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_AXILiteS_AWVALID,
      I2 => s_axi_AXILiteS_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_5\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_AXILiteS_BREADY,
      I1 => \^s_axi_axilites_bvalid\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => s_axi_AXILiteS_WVALID,
      O => \FSM_onehot_wstate[3]_i_1_n_5\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_5\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => \^ss\(0)
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_5\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => \^ss\(0)
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_5\,
      Q => \^s_axi_axilites_bvalid\,
      R => \^ss\(0)
    );
\ap_CS_fsm[0]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => ap_start,
      I1 => Q(0),
      I2 => \^ap_done\,
      I3 => Q(2),
      O => D(0)
    );
\ap_CS_fsm[1]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88F8F8F8"
    )
        port map (
      I0 => ap_start,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \ap_CS_fsm_reg[1]\,
      I4 => input_data_last_V_tm_fu_600_p1,
      O => D(1)
    );
\i_0_reg_390[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_start,
      I1 => Q(0),
      O => int_ap_start_reg_0
    );
\input_data_dest_V_0_state[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ss\(0)
    );
int_ap_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFF00"
    )
        port map (
      I0 => int_ap_done_i_2_n_5,
      I1 => s_axi_AXILiteS_ARVALID,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => \^ap_done\,
      I4 => data0(1),
      O => int_ap_done_i_1_n_5
    );
int_ap_done_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(2),
      I1 => s_axi_AXILiteS_ARADDR(1),
      I2 => s_axi_AXILiteS_ARADDR(0),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => s_axi_AXILiteS_ARADDR(3),
      O => int_ap_done_i_2_n_5
    );
int_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_5,
      Q => data0(1),
      R => \^ss\(0)
    );
int_ap_idle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => ap_start,
      O => ap_idle
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => data0(2),
      R => \^ss\(0)
    );
int_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => Q(2),
      I1 => int_ap_ready_i_2_n_5,
      I2 => int_ap_ready_i_3_n_5,
      I3 => p_1_in,
      I4 => output_data_keep_V_1_state_cmp_full,
      I5 => int_ap_ready_i_6_n_5,
      O => \^ap_done\
    );
int_ap_ready_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => output_data_user_V_1_state(0),
      I1 => output_data_user_V_1_state(1),
      O => int_ap_ready_i_10_n_5
    );
int_ap_ready_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => output_data_id_V_1_state(0),
      I1 => output_data_id_V_1_state(1),
      O => int_ap_ready_i_11_n_5
    );
int_ap_ready_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => int_ap_ready_reg_1,
      I1 => output_data_dest_V_1_state(0),
      O => int_ap_ready_i_12_n_5
    );
int_ap_ready_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44FFFFFFFFFFFF"
    )
        port map (
      I0 => output_data_data_V_1_ack_in,
      I1 => int_ap_ready_reg_0,
      I2 => output_data_strb_V_1_state(1),
      I3 => output_data_strb_V_1_state(0),
      I4 => output_data_last_V_1_state_cmp_full,
      I5 => output_data_id_V_1_state_cmp_full,
      O => int_ap_ready_i_2_n_5
    );
int_ap_ready_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4040FF40"
    )
        port map (
      I0 => output_data_TREADY,
      I1 => int_ap_ready_reg_0,
      I2 => output_data_data_V_1_ack_in,
      I3 => output_data_user_V_1_state(0),
      I4 => output_data_user_V_1_state(1),
      O => int_ap_ready_i_3_n_5
    );
int_ap_ready_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => int_ap_ready_reg_1,
      I1 => output_data_dest_V_1_state(0),
      O => p_1_in
    );
int_ap_ready_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => output_data_keep_V_1_state(1),
      I1 => output_data_keep_V_1_state(0),
      O => output_data_keep_V_1_state_cmp_full
    );
int_ap_ready_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0F080808"
    )
        port map (
      I0 => output_data_keep_V_1_state(1),
      I1 => output_data_keep_V_1_state(0),
      I2 => output_data_TREADY,
      I3 => output_data_strb_V_1_state(1),
      I4 => output_data_strb_V_1_state(0),
      I5 => int_ap_ready_i_9_n_5,
      O => int_ap_ready_i_6_n_5
    );
int_ap_ready_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => output_data_last_V_1_state(1),
      I1 => output_data_last_V_1_state(0),
      O => output_data_last_V_1_state_cmp_full
    );
int_ap_ready_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => output_data_id_V_1_state(1),
      I1 => output_data_id_V_1_state(0),
      O => output_data_id_V_1_state_cmp_full
    );
int_ap_ready_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0000FFEA"
    )
        port map (
      I0 => int_ap_ready_i_10_n_5,
      I1 => output_data_last_V_1_state(1),
      I2 => output_data_last_V_1_state(0),
      I3 => int_ap_ready_i_11_n_5,
      I4 => output_data_TREADY,
      I5 => int_ap_ready_i_12_n_5,
      O => int_ap_ready_i_9_n_5
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done\,
      Q => data0(3),
      R => \^ss\(0)
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => data0(7),
      I1 => \^ap_done\,
      I2 => int_ap_start3_out,
      I3 => ap_start,
      O => int_ap_start_i_1_n_5
    );
int_ap_start_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \waddr_reg_n_5_[2]\,
      I1 => s_axi_AXILiteS_WDATA(0),
      I2 => \waddr_reg_n_5_[3]\,
      I3 => \int_ier[1]_i_2_n_5\,
      O => int_ap_start3_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_5,
      Q => ap_start,
      R => \^ss\(0)
    );
int_auto_restart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(2),
      I1 => \waddr_reg_n_5_[3]\,
      I2 => \waddr_reg_n_5_[2]\,
      I3 => \int_ier[1]_i_2_n_5\,
      I4 => data0(7),
      O => int_auto_restart_i_1_n_5
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_5,
      Q => data0(7),
      R => \^ss\(0)
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => \waddr_reg_n_5_[3]\,
      I2 => \waddr_reg_n_5_[2]\,
      I3 => \int_ier[1]_i_2_n_5\,
      I4 => int_gie_reg_n_5,
      O => int_gie_i_1_n_5
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_5,
      Q => int_gie_reg_n_5,
      R => \^ss\(0)
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => \waddr_reg_n_5_[2]\,
      I2 => \waddr_reg_n_5_[3]\,
      I3 => \int_ier[1]_i_2_n_5\,
      I4 => \int_ier_reg_n_5_[0]\,
      O => \int_ier[0]_i_1_n_5\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => \waddr_reg_n_5_[2]\,
      I2 => \waddr_reg_n_5_[3]\,
      I3 => \int_ier[1]_i_2_n_5\,
      I4 => p_0_in,
      O => \int_ier[1]_i_1_n_5\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[0]\,
      I1 => \waddr_reg_n_5_[1]\,
      I2 => s_axi_AXILiteS_WSTRB(0),
      I3 => \waddr_reg_n_5_[4]\,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      I5 => s_axi_AXILiteS_WVALID,
      O => \int_ier[1]_i_2_n_5\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_5\,
      Q => \int_ier_reg_n_5_[0]\,
      R => \^ss\(0)
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_5\,
      Q => p_0_in,
      R => \^ss\(0)
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFF8000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => \int_ier[1]_i_2_n_5\,
      I2 => \waddr_reg_n_5_[2]\,
      I3 => \waddr_reg_n_5_[3]\,
      I4 => int_isr7_out,
      I5 => \int_isr_reg_n_5_[0]\,
      O => \int_isr[0]_i_1_n_5\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_done\,
      I1 => \int_ier_reg_n_5_[0]\,
      O => int_isr7_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFF8000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => \int_ier[1]_i_2_n_5\,
      I2 => \waddr_reg_n_5_[2]\,
      I3 => \waddr_reg_n_5_[3]\,
      I4 => int_isr,
      I5 => \p_1_in__0\,
      O => \int_isr[1]_i_1_n_5\
    );
\int_isr[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_done\,
      I1 => p_0_in,
      O => int_isr
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_5\,
      Q => \int_isr_reg_n_5_[0]\,
      R => \^ss\(0)
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_5\,
      Q => \p_1_in__0\,
      R => \^ss\(0)
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \int_isr_reg_n_5_[0]\,
      I1 => \p_1_in__0\,
      I2 => int_gie_reg_n_5,
      O => interrupt
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000CA0000"
    )
        port map (
      I0 => ap_start,
      I1 => \int_ier_reg_n_5_[0]\,
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(2),
      I4 => \rdata[1]_i_2_n_5\,
      I5 => \rdata[0]_i_2_n_5\,
      O => rdata(0)
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => int_gie_reg_n_5,
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => \int_isr_reg_n_5_[0]\,
      I3 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata[0]_i_2_n_5\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CE0E0000C2020000"
    )
        port map (
      I0 => data0(1),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => \p_1_in__0\,
      I4 => \rdata[1]_i_2_n_5\,
      I5 => p_0_in,
      O => rdata(1)
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(1),
      I1 => s_axi_AXILiteS_ARADDR(0),
      I2 => s_axi_AXILiteS_ARADDR(4),
      O => \rdata[1]_i_2_n_5\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(3),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => s_axi_AXILiteS_ARADDR(0),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(2),
      I5 => data0(2),
      O => rdata(2)
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(3),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => s_axi_AXILiteS_ARADDR(0),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(2),
      I5 => data0(3),
      O => rdata(3)
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_AXILiteS_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => ar_hs
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(3),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => s_axi_AXILiteS_ARADDR(0),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(2),
      I5 => data0(7),
      O => rdata(7)
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(0),
      Q => s_axi_AXILiteS_RDATA(0),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(1),
      Q => s_axi_AXILiteS_RDATA(1),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(2),
      Q => s_axi_AXILiteS_RDATA(2),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(3),
      Q => s_axi_AXILiteS_RDATA(3),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(7),
      Q => s_axi_AXILiteS_RDATA(4),
      R => '0'
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_AXILiteS_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(0),
      Q => \waddr_reg_n_5_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(1),
      Q => \waddr_reg_n_5_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(2),
      Q => \waddr_reg_n_5_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(3),
      Q => \waddr_reg_n_5_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(4),
      Q => \waddr_reg_n_5_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_A_ram is
  port (
    \ap_CS_fsm_reg[25]\ : out STD_LOGIC;
    MemBank_B_address011_out : out STD_LOGIC;
    \ap_CS_fsm_reg[39]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[25]_0\ : out STD_LOGIC;
    MemBank_A_address01 : out STD_LOGIC;
    MemBank_B_ce01 : out STD_LOGIC;
    \ap_CS_fsm_reg[31]\ : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_0 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_1 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_2 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_3 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_4 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_5 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_6 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_7 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_8 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_9 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_10 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_11 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_12 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_13 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_14 : out STD_LOGIC;
    q0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_2_0 : in STD_LOGIC;
    MemBank_B_address010_out : in STD_LOGIC;
    input_data_data_V_0_sel : in STD_LOGIC;
    ram_reg_7_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_7_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_0_0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_7_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_A_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_A_ram is
  signal \^membank_b_address011_out\ : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 230400;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_0 : label is 16383;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_0 : label is 1;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 16383;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 1;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_0_i_20__0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ram_reg_0_i_86__0\ : label is "soft_lutpair0";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "ram";
  attribute bram_addr_begin of ram_reg_1 : label is 0;
  attribute bram_addr_end of ram_reg_1 : label is 16383;
  attribute bram_slice_begin of ram_reg_1 : label is 2;
  attribute bram_slice_end of ram_reg_1 : label is 3;
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 16383;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 2;
  attribute ram_slice_end of ram_reg_1 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_2 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_2 : label is "ram";
  attribute bram_addr_begin of ram_reg_2 : label is 0;
  attribute bram_addr_end of ram_reg_2 : label is 16383;
  attribute bram_slice_begin of ram_reg_2 : label is 4;
  attribute bram_slice_end of ram_reg_2 : label is 5;
  attribute ram_addr_begin of ram_reg_2 : label is 0;
  attribute ram_addr_end of ram_reg_2 : label is 16383;
  attribute ram_offset of ram_reg_2 : label is 0;
  attribute ram_slice_begin of ram_reg_2 : label is 4;
  attribute ram_slice_end of ram_reg_2 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_3 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_3 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_3 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_3 : label is "ram";
  attribute bram_addr_begin of ram_reg_3 : label is 0;
  attribute bram_addr_end of ram_reg_3 : label is 16383;
  attribute bram_slice_begin of ram_reg_3 : label is 6;
  attribute bram_slice_end of ram_reg_3 : label is 7;
  attribute ram_addr_begin of ram_reg_3 : label is 0;
  attribute ram_addr_end of ram_reg_3 : label is 16383;
  attribute ram_offset of ram_reg_3 : label is 0;
  attribute ram_slice_begin of ram_reg_3 : label is 6;
  attribute ram_slice_end of ram_reg_3 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_4 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_4 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_4 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_4 : label is "ram";
  attribute bram_addr_begin of ram_reg_4 : label is 0;
  attribute bram_addr_end of ram_reg_4 : label is 16383;
  attribute bram_slice_begin of ram_reg_4 : label is 8;
  attribute bram_slice_end of ram_reg_4 : label is 9;
  attribute ram_addr_begin of ram_reg_4 : label is 0;
  attribute ram_addr_end of ram_reg_4 : label is 16383;
  attribute ram_offset of ram_reg_4 : label is 0;
  attribute ram_slice_begin of ram_reg_4 : label is 8;
  attribute ram_slice_end of ram_reg_4 : label is 9;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_5 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_5 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_5 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_5 : label is "ram";
  attribute bram_addr_begin of ram_reg_5 : label is 0;
  attribute bram_addr_end of ram_reg_5 : label is 16383;
  attribute bram_slice_begin of ram_reg_5 : label is 10;
  attribute bram_slice_end of ram_reg_5 : label is 11;
  attribute ram_addr_begin of ram_reg_5 : label is 0;
  attribute ram_addr_end of ram_reg_5 : label is 16383;
  attribute ram_offset of ram_reg_5 : label is 0;
  attribute ram_slice_begin of ram_reg_5 : label is 10;
  attribute ram_slice_end of ram_reg_5 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_6 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_6 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_6 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_6 : label is "ram";
  attribute bram_addr_begin of ram_reg_6 : label is 0;
  attribute bram_addr_end of ram_reg_6 : label is 16383;
  attribute bram_slice_begin of ram_reg_6 : label is 12;
  attribute bram_slice_end of ram_reg_6 : label is 13;
  attribute ram_addr_begin of ram_reg_6 : label is 0;
  attribute ram_addr_end of ram_reg_6 : label is 16383;
  attribute ram_offset of ram_reg_6 : label is 0;
  attribute ram_slice_begin of ram_reg_6 : label is 12;
  attribute ram_slice_end of ram_reg_6 : label is 13;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_7 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_7 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_7 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_7 : label is "ram";
  attribute bram_addr_begin of ram_reg_7 : label is 0;
  attribute bram_addr_end of ram_reg_7 : label is 16383;
  attribute bram_slice_begin of ram_reg_7 : label is 14;
  attribute bram_slice_end of ram_reg_7 : label is 15;
  attribute ram_addr_begin of ram_reg_7 : label is 0;
  attribute ram_addr_end of ram_reg_7 : label is 16383;
  attribute ram_offset of ram_reg_7 : label is 0;
  attribute ram_slice_begin of ram_reg_7 : label is 14;
  attribute ram_slice_end of ram_reg_7 : label is 15;
begin
  MemBank_B_address011_out <= \^membank_b_address011_out\;
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(1 downto 0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => q0(1 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_i_159: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(3),
      I1 => Q(10),
      O => MemBank_B_ce01
    );
\ram_reg_0_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(7),
      I1 => Q(9),
      O => MemBank_A_address01
    );
\ram_reg_0_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(7),
      I1 => Q(9),
      I2 => Q(1),
      I3 => Q(0),
      O => \ap_CS_fsm_reg[25]_0\
    );
\ram_reg_0_i_24__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => MemBank_B_address010_out,
      I1 => Q(11),
      I2 => \^membank_b_address011_out\,
      O => \ap_CS_fsm_reg[39]\
    );
ram_reg_0_i_80: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(2),
      I1 => Q(5),
      O => \^membank_b_address011_out\
    );
ram_reg_0_i_81: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => input_data_data_V_0_sel,
      I1 => ram_reg_7_0(1),
      I2 => ram_reg_7_1(1),
      I3 => Q(0),
      O => input_data_data_V_0_sel_rd_reg_0
    );
\ram_reg_0_i_83__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => input_data_data_V_0_sel,
      I1 => ram_reg_7_0(0),
      I2 => ram_reg_7_1(0),
      I3 => Q(0),
      O => input_data_data_V_0_sel_rd_reg
    );
\ram_reg_0_i_86__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFE"
    )
        port map (
      I0 => Q(7),
      I1 => Q(9),
      I2 => \^membank_b_address011_out\,
      I3 => Q(0),
      I4 => ram_reg_2_0,
      O => \ap_CS_fsm_reg[25]\
    );
\ram_reg_0_i_90__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(8),
      I1 => Q(4),
      I2 => Q(6),
      O => \ap_CS_fsm_reg[31]\
    );
ram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(3 downto 2),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_1_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => q0(3 downto 2),
      DOBDO(31 downto 0) => NLW_ram_reg_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_1_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => input_data_data_V_0_sel,
      I1 => ram_reg_7_0(3),
      I2 => ram_reg_7_1(3),
      I3 => Q(0),
      O => input_data_data_V_0_sel_rd_reg_2
    );
\ram_reg_1_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => input_data_data_V_0_sel,
      I1 => ram_reg_7_0(2),
      I2 => ram_reg_7_1(2),
      I3 => Q(0),
      O => input_data_data_V_0_sel_rd_reg_1
    );
ram_reg_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(5 downto 4),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_2_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => q0(5 downto 4),
      DOBDO(31 downto 0) => NLW_ram_reg_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_2_SBITERR_UNCONNECTED,
      WEA(3) => WEA(1),
      WEA(2 downto 1) => WEA(1 downto 0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_2_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => input_data_data_V_0_sel,
      I1 => ram_reg_7_0(5),
      I2 => ram_reg_7_1(5),
      I3 => Q(0),
      O => input_data_data_V_0_sel_rd_reg_4
    );
\ram_reg_2_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => input_data_data_V_0_sel,
      I1 => ram_reg_7_0(4),
      I2 => ram_reg_7_1(4),
      I3 => Q(0),
      O => input_data_data_V_0_sel_rd_reg_3
    );
ram_reg_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(7 downto 6),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_3_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => q0(7 downto 6),
      DOBDO(31 downto 0) => NLW_ram_reg_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_3_SBITERR_UNCONNECTED,
      WEA(3) => WEA(1),
      WEA(2) => WEA(1),
      WEA(1) => WEA(1),
      WEA(0) => WEA(1),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_3_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => input_data_data_V_0_sel,
      I1 => ram_reg_7_0(7),
      I2 => ram_reg_7_1(7),
      I3 => Q(0),
      O => input_data_data_V_0_sel_rd_reg_6
    );
\ram_reg_3_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => input_data_data_V_0_sel,
      I1 => ram_reg_7_0(6),
      I2 => ram_reg_7_1(6),
      I3 => Q(0),
      O => input_data_data_V_0_sel_rd_reg_5
    );
ram_reg_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(9 downto 8),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_4_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => q0(9 downto 8),
      DOBDO(31 downto 0) => NLW_ram_reg_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_4_SBITERR_UNCONNECTED,
      WEA(3) => WEA(1),
      WEA(2) => WEA(1),
      WEA(1) => WEA(1),
      WEA(0) => WEA(1),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_4_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => input_data_data_V_0_sel,
      I1 => ram_reg_7_0(9),
      I2 => ram_reg_7_1(9),
      I3 => Q(0),
      O => input_data_data_V_0_sel_rd_reg_8
    );
\ram_reg_4_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => input_data_data_V_0_sel,
      I1 => ram_reg_7_0(8),
      I2 => ram_reg_7_1(8),
      I3 => Q(0),
      O => input_data_data_V_0_sel_rd_reg_7
    );
ram_reg_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(11 downto 10),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_5_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => q0(11 downto 10),
      DOBDO(31 downto 0) => NLW_ram_reg_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_5_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_7_2(0),
      WEA(2) => ram_reg_7_2(0),
      WEA(1) => ram_reg_7_2(0),
      WEA(0) => ram_reg_7_2(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_5_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => input_data_data_V_0_sel,
      I1 => ram_reg_7_0(11),
      I2 => ram_reg_7_1(11),
      I3 => Q(0),
      O => input_data_data_V_0_sel_rd_reg_10
    );
\ram_reg_5_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => input_data_data_V_0_sel,
      I1 => ram_reg_7_0(10),
      I2 => ram_reg_7_1(10),
      I3 => Q(0),
      O => input_data_data_V_0_sel_rd_reg_9
    );
ram_reg_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(13 downto 12),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_6_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => q0(13 downto 12),
      DOBDO(31 downto 0) => NLW_ram_reg_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_6_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_7_2(0),
      WEA(2) => ram_reg_7_2(0),
      WEA(1) => ram_reg_7_2(0),
      WEA(0) => ram_reg_7_2(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_6_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => input_data_data_V_0_sel,
      I1 => ram_reg_7_0(13),
      I2 => ram_reg_7_1(13),
      I3 => Q(0),
      O => input_data_data_V_0_sel_rd_reg_12
    );
\ram_reg_6_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => input_data_data_V_0_sel,
      I1 => ram_reg_7_0(12),
      I2 => ram_reg_7_1(12),
      I3 => Q(0),
      O => input_data_data_V_0_sel_rd_reg_11
    );
ram_reg_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(15 downto 14),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 2) => NLW_ram_reg_7_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => q0(15 downto 14),
      DOBDO(31 downto 0) => NLW_ram_reg_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_7_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_7_2(1),
      WEA(2 downto 1) => ram_reg_7_2(1 downto 0),
      WEA(0) => ram_reg_7_2(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_7_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => input_data_data_V_0_sel,
      I1 => ram_reg_7_0(15),
      I2 => ram_reg_7_1(15),
      I3 => Q(0),
      O => input_data_data_V_0_sel_rd_reg_14
    );
\ram_reg_7_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => input_data_data_V_0_sel,
      I1 => ram_reg_7_0(14),
      I2 => ram_reg_7_1(14),
      I3 => Q(0),
      O => input_data_data_V_0_sel_rd_reg_13
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_B_ram is
  port (
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    q0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_7_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_7_1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_7_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_7_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[23]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]_11\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]_12\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]_13\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]_14\ : out STD_LOGIC;
    \ap_CS_fsm_reg[39]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[39]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[39]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[39]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[39]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[39]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[39]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[39]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[39]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[39]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[39]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[39]_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[39]_11\ : out STD_LOGIC;
    \ap_CS_fsm_reg[39]_12\ : out STD_LOGIC;
    \ap_CS_fsm_reg[39]_13\ : out STD_LOGIC;
    \ap_CS_fsm_reg[39]_14\ : out STD_LOGIC;
    \ap_CS_fsm_reg[19]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[39]_15\ : out STD_LOGIC;
    MemBank_B_address010_out : out STD_LOGIC;
    MemBank_B_address01 : out STD_LOGIC;
    \ap_CS_fsm_reg[25]\ : out STD_LOGIC;
    reg_3551 : in STD_LOGIC;
    p : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \select_ln31_2_reg_887_reg[13]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    trunc_ln46_fu_1378_p1 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ram_reg_0_0 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    trunc_ln46_fu_1394_p1 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    trunc_ln46_fu_816_p1 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    MemBank_B_address011_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_0_1 : in STD_LOGIC;
    ram_reg_0_2 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_7_4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_7_5 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_B_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_B_ram is
  signal \^membank_b_address010_out\ : STD_LOGIC;
  signal \^q0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^q1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \select_ln31_2_reg_887[13]_i_13_n_5\ : STD_LOGIC;
  signal \select_ln31_2_reg_887[13]_i_14_n_5\ : STD_LOGIC;
  signal \select_ln31_2_reg_887[13]_i_15_n_5\ : STD_LOGIC;
  signal \select_ln31_2_reg_887[13]_i_16_n_5\ : STD_LOGIC;
  signal \select_ln31_2_reg_887[13]_i_5_n_5\ : STD_LOGIC;
  signal \select_ln31_2_reg_887[13]_i_6_n_5\ : STD_LOGIC;
  signal \select_ln31_2_reg_887[13]_i_7_n_5\ : STD_LOGIC;
  signal \select_ln31_2_reg_887[13]_i_8_n_5\ : STD_LOGIC;
  signal \select_ln31_2_reg_887_reg[13]_i_3_n_6\ : STD_LOGIC;
  signal \select_ln31_2_reg_887_reg[13]_i_3_n_7\ : STD_LOGIC;
  signal \select_ln31_2_reg_887_reg[13]_i_3_n_8\ : STD_LOGIC;
  signal \select_ln31_2_reg_887_reg[13]_i_4_n_5\ : STD_LOGIC;
  signal \select_ln31_2_reg_887_reg[13]_i_4_n_6\ : STD_LOGIC;
  signal \select_ln31_2_reg_887_reg[13]_i_4_n_7\ : STD_LOGIC;
  signal \select_ln31_2_reg_887_reg[13]_i_4_n_8\ : STD_LOGIC;
  signal \select_ln31_reg_835[13]_i_10_n_5\ : STD_LOGIC;
  signal \select_ln31_reg_835[13]_i_11_n_5\ : STD_LOGIC;
  signal \select_ln31_reg_835[13]_i_12_n_5\ : STD_LOGIC;
  signal \select_ln31_reg_835[13]_i_13_n_5\ : STD_LOGIC;
  signal \select_ln31_reg_835[13]_i_14_n_5\ : STD_LOGIC;
  signal \select_ln31_reg_835[13]_i_15_n_5\ : STD_LOGIC;
  signal \select_ln31_reg_835[13]_i_16_n_5\ : STD_LOGIC;
  signal \select_ln31_reg_835[13]_i_17_n_5\ : STD_LOGIC;
  signal \select_ln31_reg_835[13]_i_18_n_5\ : STD_LOGIC;
  signal \select_ln31_reg_835[13]_i_19_n_5\ : STD_LOGIC;
  signal \select_ln31_reg_835[13]_i_20_n_5\ : STD_LOGIC;
  signal \select_ln31_reg_835[13]_i_5_n_5\ : STD_LOGIC;
  signal \select_ln31_reg_835[13]_i_6_n_5\ : STD_LOGIC;
  signal \select_ln31_reg_835[13]_i_7_n_5\ : STD_LOGIC;
  signal \select_ln31_reg_835[13]_i_8_n_5\ : STD_LOGIC;
  signal \select_ln31_reg_835[13]_i_9_n_5\ : STD_LOGIC;
  signal \select_ln31_reg_835_reg[13]_i_3_n_6\ : STD_LOGIC;
  signal \select_ln31_reg_835_reg[13]_i_3_n_7\ : STD_LOGIC;
  signal \select_ln31_reg_835_reg[13]_i_3_n_8\ : STD_LOGIC;
  signal \select_ln31_reg_835_reg[13]_i_4_n_5\ : STD_LOGIC;
  signal \select_ln31_reg_835_reg[13]_i_4_n_6\ : STD_LOGIC;
  signal \select_ln31_reg_835_reg[13]_i_4_n_7\ : STD_LOGIC;
  signal \select_ln31_reg_835_reg[13]_i_4_n_8\ : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal NLW_ram_reg_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_select_ln31_2_reg_887_reg[13]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_select_ln31_2_reg_887_reg[13]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_select_ln31_reg_835_reg[13]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_select_ln31_reg_835_reg[13]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 230400;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_0 : label is 16383;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_0 : label is 1;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 16383;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 1;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ram_reg_0_i_307 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of ram_reg_0_i_309 : label is "soft_lutpair1";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "ram";
  attribute bram_addr_begin of ram_reg_1 : label is 0;
  attribute bram_addr_end of ram_reg_1 : label is 16383;
  attribute bram_slice_begin of ram_reg_1 : label is 2;
  attribute bram_slice_end of ram_reg_1 : label is 3;
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 16383;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 2;
  attribute ram_slice_end of ram_reg_1 : label is 3;
  attribute SOFT_HLUTNM of ram_reg_1_i_10 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of ram_reg_1_i_8 : label is "soft_lutpair4";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_2 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_2 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_2 : label is "ram";
  attribute bram_addr_begin of ram_reg_2 : label is 0;
  attribute bram_addr_end of ram_reg_2 : label is 16383;
  attribute bram_slice_begin of ram_reg_2 : label is 4;
  attribute bram_slice_end of ram_reg_2 : label is 5;
  attribute ram_addr_begin of ram_reg_2 : label is 0;
  attribute ram_addr_end of ram_reg_2 : label is 16383;
  attribute ram_offset of ram_reg_2 : label is 0;
  attribute ram_slice_begin of ram_reg_2 : label is 4;
  attribute ram_slice_end of ram_reg_2 : label is 5;
  attribute SOFT_HLUTNM of ram_reg_2_i_17 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of ram_reg_2_i_19 : label is "soft_lutpair5";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_3 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_3 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_3 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_3 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_3 : label is "ram";
  attribute bram_addr_begin of ram_reg_3 : label is 0;
  attribute bram_addr_end of ram_reg_3 : label is 16383;
  attribute bram_slice_begin of ram_reg_3 : label is 6;
  attribute bram_slice_end of ram_reg_3 : label is 7;
  attribute ram_addr_begin of ram_reg_3 : label is 0;
  attribute ram_addr_end of ram_reg_3 : label is 16383;
  attribute ram_offset of ram_reg_3 : label is 0;
  attribute ram_slice_begin of ram_reg_3 : label is 6;
  attribute ram_slice_end of ram_reg_3 : label is 7;
  attribute SOFT_HLUTNM of ram_reg_3_i_10 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of ram_reg_3_i_8 : label is "soft_lutpair8";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_4 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_4 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_4 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_4 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_4 : label is "ram";
  attribute bram_addr_begin of ram_reg_4 : label is 0;
  attribute bram_addr_end of ram_reg_4 : label is 16383;
  attribute bram_slice_begin of ram_reg_4 : label is 8;
  attribute bram_slice_end of ram_reg_4 : label is 9;
  attribute ram_addr_begin of ram_reg_4 : label is 0;
  attribute ram_addr_end of ram_reg_4 : label is 16383;
  attribute ram_offset of ram_reg_4 : label is 0;
  attribute ram_slice_begin of ram_reg_4 : label is 8;
  attribute ram_slice_end of ram_reg_4 : label is 9;
  attribute SOFT_HLUTNM of ram_reg_4_i_15 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of ram_reg_4_i_17 : label is "soft_lutpair8";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_5 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_5 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_5 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_5 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_5 : label is "ram";
  attribute bram_addr_begin of ram_reg_5 : label is 0;
  attribute bram_addr_end of ram_reg_5 : label is 16383;
  attribute bram_slice_begin of ram_reg_5 : label is 10;
  attribute bram_slice_end of ram_reg_5 : label is 11;
  attribute ram_addr_begin of ram_reg_5 : label is 0;
  attribute ram_addr_end of ram_reg_5 : label is 16383;
  attribute ram_offset of ram_reg_5 : label is 0;
  attribute ram_slice_begin of ram_reg_5 : label is 10;
  attribute ram_slice_end of ram_reg_5 : label is 11;
  attribute SOFT_HLUTNM of ram_reg_5_i_10 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of ram_reg_5_i_12 : label is "soft_lutpair6";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_6 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_6 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_6 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_6 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_6 : label is "ram";
  attribute bram_addr_begin of ram_reg_6 : label is 0;
  attribute bram_addr_end of ram_reg_6 : label is 16383;
  attribute bram_slice_begin of ram_reg_6 : label is 12;
  attribute bram_slice_end of ram_reg_6 : label is 13;
  attribute ram_addr_begin of ram_reg_6 : label is 0;
  attribute ram_addr_end of ram_reg_6 : label is 16383;
  attribute ram_offset of ram_reg_6 : label is 0;
  attribute ram_slice_begin of ram_reg_6 : label is 12;
  attribute ram_slice_end of ram_reg_6 : label is 13;
  attribute SOFT_HLUTNM of ram_reg_6_i_15 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of ram_reg_6_i_17 : label is "soft_lutpair4";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_7 : label is "p0_d2";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_7 : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_7 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_7 : label is 230400;
  attribute RTL_RAM_NAME of ram_reg_7 : label is "ram";
  attribute bram_addr_begin of ram_reg_7 : label is 0;
  attribute bram_addr_end of ram_reg_7 : label is 16383;
  attribute bram_slice_begin of ram_reg_7 : label is 14;
  attribute bram_slice_end of ram_reg_7 : label is 15;
  attribute ram_addr_begin of ram_reg_7 : label is 0;
  attribute ram_addr_end of ram_reg_7 : label is 16383;
  attribute ram_offset of ram_reg_7 : label is 0;
  attribute ram_slice_begin of ram_reg_7 : label is 14;
  attribute ram_slice_end of ram_reg_7 : label is 15;
  attribute SOFT_HLUTNM of ram_reg_7_i_10 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of ram_reg_7_i_12 : label is "soft_lutpair2";
begin
  MemBank_B_address010_out <= \^membank_b_address010_out\;
  q0(15 downto 0) <= \^q0\(15 downto 0);
  q1(15 downto 0) <= \^q1\(15 downto 0);
\p_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(9),
      I1 => p,
      I2 => \^q1\(9),
      O => ram_reg_7_1(9)
    );
\p_i_10__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(9),
      I1 => p,
      I2 => \^q0\(9),
      O => ram_reg_7_2(9)
    );
\p_i_11__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(8),
      I1 => p,
      I2 => \^q1\(8),
      O => ram_reg_7_1(8)
    );
\p_i_11__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(8),
      I1 => p,
      I2 => \^q0\(8),
      O => ram_reg_7_2(8)
    );
\p_i_12__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(7),
      I1 => p,
      I2 => \^q1\(7),
      O => ram_reg_7_1(7)
    );
\p_i_12__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(7),
      I1 => p,
      I2 => \^q0\(7),
      O => ram_reg_7_2(7)
    );
\p_i_13__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(6),
      I1 => p,
      I2 => \^q1\(6),
      O => ram_reg_7_1(6)
    );
\p_i_13__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(6),
      I1 => p,
      I2 => \^q0\(6),
      O => ram_reg_7_2(6)
    );
\p_i_14__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(5),
      I1 => p,
      I2 => \^q1\(5),
      O => ram_reg_7_1(5)
    );
\p_i_14__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(5),
      I1 => p,
      I2 => \^q0\(5),
      O => ram_reg_7_2(5)
    );
\p_i_15__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(4),
      I1 => p,
      I2 => \^q1\(4),
      O => ram_reg_7_1(4)
    );
\p_i_15__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(4),
      I1 => p,
      I2 => \^q0\(4),
      O => ram_reg_7_2(4)
    );
\p_i_16__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(3),
      I1 => p,
      I2 => \^q1\(3),
      O => ram_reg_7_1(3)
    );
\p_i_16__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(3),
      I1 => p,
      I2 => \^q0\(3),
      O => ram_reg_7_2(3)
    );
\p_i_17__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(2),
      I1 => p,
      I2 => \^q1\(2),
      O => ram_reg_7_1(2)
    );
\p_i_17__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(2),
      I1 => p,
      I2 => \^q0\(2),
      O => ram_reg_7_2(2)
    );
\p_i_18__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(15),
      I1 => reg_3551,
      I2 => \^q0\(15),
      O => A(15)
    );
\p_i_18__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(15),
      I1 => reg_3551,
      I2 => \^q1\(15),
      O => ram_reg_7_0(15)
    );
\p_i_18__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(1),
      I1 => p,
      I2 => \^q1\(1),
      O => ram_reg_7_1(1)
    );
\p_i_18__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(1),
      I1 => p,
      I2 => \^q0\(1),
      O => ram_reg_7_2(1)
    );
\p_i_19__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(14),
      I1 => reg_3551,
      I2 => \^q0\(14),
      O => A(14)
    );
\p_i_19__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(14),
      I1 => reg_3551,
      I2 => \^q1\(14),
      O => ram_reg_7_0(14)
    );
\p_i_19__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(0),
      I1 => p,
      I2 => \^q1\(0),
      O => ram_reg_7_1(0)
    );
\p_i_19__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(0),
      I1 => p,
      I2 => \^q0\(0),
      O => ram_reg_7_2(0)
    );
\p_i_20__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(13),
      I1 => reg_3551,
      I2 => \^q0\(13),
      O => A(13)
    );
\p_i_20__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(13),
      I1 => reg_3551,
      I2 => \^q1\(13),
      O => ram_reg_7_0(13)
    );
\p_i_21__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(12),
      I1 => reg_3551,
      I2 => \^q0\(12),
      O => A(12)
    );
\p_i_21__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(12),
      I1 => reg_3551,
      I2 => \^q1\(12),
      O => ram_reg_7_0(12)
    );
\p_i_22__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(11),
      I1 => reg_3551,
      I2 => \^q0\(11),
      O => A(11)
    );
\p_i_22__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(11),
      I1 => reg_3551,
      I2 => \^q1\(11),
      O => ram_reg_7_0(11)
    );
\p_i_23__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(10),
      I1 => reg_3551,
      I2 => \^q0\(10),
      O => A(10)
    );
\p_i_23__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(10),
      I1 => reg_3551,
      I2 => \^q1\(10),
      O => ram_reg_7_0(10)
    );
\p_i_24__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(9),
      I1 => reg_3551,
      I2 => \^q0\(9),
      O => A(9)
    );
\p_i_24__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(9),
      I1 => reg_3551,
      I2 => \^q1\(9),
      O => ram_reg_7_0(9)
    );
\p_i_25__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(8),
      I1 => reg_3551,
      I2 => \^q0\(8),
      O => A(8)
    );
\p_i_25__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(8),
      I1 => reg_3551,
      I2 => \^q1\(8),
      O => ram_reg_7_0(8)
    );
\p_i_26__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(7),
      I1 => reg_3551,
      I2 => \^q0\(7),
      O => A(7)
    );
\p_i_26__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(7),
      I1 => reg_3551,
      I2 => \^q1\(7),
      O => ram_reg_7_0(7)
    );
\p_i_27__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(6),
      I1 => reg_3551,
      I2 => \^q0\(6),
      O => A(6)
    );
\p_i_27__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(6),
      I1 => reg_3551,
      I2 => \^q1\(6),
      O => ram_reg_7_0(6)
    );
\p_i_28__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(5),
      I1 => reg_3551,
      I2 => \^q0\(5),
      O => A(5)
    );
\p_i_28__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(5),
      I1 => reg_3551,
      I2 => \^q1\(5),
      O => ram_reg_7_0(5)
    );
\p_i_29__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(4),
      I1 => reg_3551,
      I2 => \^q0\(4),
      O => A(4)
    );
\p_i_29__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(4),
      I1 => reg_3551,
      I2 => \^q1\(4),
      O => ram_reg_7_0(4)
    );
\p_i_30__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(3),
      I1 => reg_3551,
      I2 => \^q0\(3),
      O => A(3)
    );
\p_i_30__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(3),
      I1 => reg_3551,
      I2 => \^q1\(3),
      O => ram_reg_7_0(3)
    );
\p_i_31__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(2),
      I1 => reg_3551,
      I2 => \^q0\(2),
      O => A(2)
    );
\p_i_31__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(2),
      I1 => reg_3551,
      I2 => \^q1\(2),
      O => ram_reg_7_0(2)
    );
\p_i_32__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(1),
      I1 => reg_3551,
      I2 => \^q0\(1),
      O => A(1)
    );
\p_i_32__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(1),
      I1 => reg_3551,
      I2 => \^q1\(1),
      O => ram_reg_7_0(1)
    );
\p_i_33__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(0),
      I1 => reg_3551,
      I2 => \^q0\(0),
      O => A(0)
    );
\p_i_33__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(0),
      I1 => reg_3551,
      I2 => \^q1\(0),
      O => ram_reg_7_0(0)
    );
\p_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(15),
      I1 => p,
      I2 => \^q1\(15),
      O => ram_reg_7_1(15)
    );
\p_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(15),
      I1 => p,
      I2 => \^q0\(15),
      O => ram_reg_7_2(15)
    );
\p_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(14),
      I1 => p,
      I2 => \^q1\(14),
      O => ram_reg_7_1(14)
    );
\p_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(14),
      I1 => p,
      I2 => \^q0\(14),
      O => ram_reg_7_2(14)
    );
\p_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(13),
      I1 => p,
      I2 => \^q1\(13),
      O => ram_reg_7_1(13)
    );
\p_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(13),
      I1 => p,
      I2 => \^q0\(13),
      O => ram_reg_7_2(13)
    );
\p_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(12),
      I1 => p,
      I2 => \^q1\(12),
      O => ram_reg_7_1(12)
    );
\p_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(12),
      I1 => p,
      I2 => \^q0\(12),
      O => ram_reg_7_2(12)
    );
\p_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(11),
      I1 => p,
      I2 => \^q1\(11),
      O => ram_reg_7_1(11)
    );
\p_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(11),
      I1 => p,
      I2 => \^q0\(11),
      O => ram_reg_7_2(11)
    );
\p_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0\(10),
      I1 => p,
      I2 => \^q1\(10),
      O => ram_reg_7_1(10)
    );
\p_i_9__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(10),
      I1 => p,
      I2 => \^q0\(10),
      O => ram_reg_7_2(10)
    );
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => ADDRBWRADDR(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(1 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => \^q0\(1 downto 0),
      DOBDO(31 downto 2) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => \^q1\(1 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => ram_reg_0_2,
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
ram_reg_0_i_142: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000004040404"
    )
        port map (
      I0 => trunc_ln46_fu_1378_p1(16),
      I1 => trunc_ln46_fu_1378_p1(1),
      I2 => ram_reg_0_0(5),
      I3 => trunc_ln46_fu_1394_p1(16),
      I4 => trunc_ln46_fu_1394_p1(1),
      I5 => ram_reg_0_0(9),
      O => \ap_CS_fsm_reg[23]_0\
    );
ram_reg_0_i_145: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^membank_b_address010_out\,
      I1 => ram_reg_0_0(12),
      I2 => ram_reg_0_0(1),
      O => \ap_CS_fsm_reg[39]_15\
    );
ram_reg_0_i_147: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000004040404"
    )
        port map (
      I0 => trunc_ln46_fu_1378_p1(16),
      I1 => trunc_ln46_fu_1378_p1(0),
      I2 => ram_reg_0_0(5),
      I3 => trunc_ln46_fu_1394_p1(16),
      I4 => trunc_ln46_fu_1394_p1(0),
      I5 => ram_reg_0_0(9),
      O => \ap_CS_fsm_reg[23]\
    );
ram_reg_0_i_307: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => trunc_ln46_fu_816_p1(16),
      I1 => trunc_ln46_fu_816_p1(1),
      I2 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[39]_13\
    );
ram_reg_0_i_309: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => trunc_ln46_fu_816_p1(16),
      I1 => trunc_ln46_fu_816_p1(0),
      I2 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[39]_14\
    );
ram_reg_0_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ram_reg_0_0(6),
      I1 => ram_reg_0_0(10),
      I2 => ram_reg_0_0(1),
      I3 => ram_reg_0_0(13),
      O => \ap_CS_fsm_reg[25]\
    );
\ram_reg_0_i_41__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ram_reg_0_0(11),
      I1 => ram_reg_0_0(2),
      I2 => ram_reg_0_0(7),
      I3 => ram_reg_0_0(0),
      I4 => ram_reg_0_0(3),
      O => \^membank_b_address010_out\
    );
ram_reg_0_i_92: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ram_reg_0_0(3),
      I1 => ram_reg_0_0(0),
      I2 => ram_reg_0_0(7),
      I3 => ram_reg_0_0(2),
      I4 => ram_reg_0_0(11),
      I5 => MemBank_B_address011_out,
      O => \ap_CS_fsm_reg[19]\
    );
\ram_reg_0_i_94__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ram_reg_0_0(4),
      I1 => ram_reg_0_0(8),
      O => MemBank_B_address01
    );
ram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => ADDRBWRADDR(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(3 downto 2),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_ram_reg_1_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => \^q0\(3 downto 2),
      DOBDO(31 downto 2) => NLW_ram_reg_1_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => \^q1\(3 downto 2),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => ram_reg_0_2,
      INJECTDBITERR => NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
ram_reg_1_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => trunc_ln46_fu_816_p1(16),
      I1 => trunc_ln46_fu_816_p1(2),
      I2 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[39]_12\
    );
ram_reg_1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000004040404"
    )
        port map (
      I0 => trunc_ln46_fu_1378_p1(16),
      I1 => trunc_ln46_fu_1378_p1(3),
      I2 => ram_reg_0_0(5),
      I3 => trunc_ln46_fu_1394_p1(16),
      I4 => trunc_ln46_fu_1394_p1(3),
      I5 => ram_reg_0_0(9),
      O => \ap_CS_fsm_reg[23]_2\
    );
ram_reg_1_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000004040404"
    )
        port map (
      I0 => trunc_ln46_fu_1378_p1(16),
      I1 => trunc_ln46_fu_1378_p1(2),
      I2 => ram_reg_0_0(5),
      I3 => trunc_ln46_fu_1394_p1(16),
      I4 => trunc_ln46_fu_1394_p1(2),
      I5 => ram_reg_0_0(9),
      O => \ap_CS_fsm_reg[23]_1\
    );
ram_reg_1_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => trunc_ln46_fu_816_p1(16),
      I1 => trunc_ln46_fu_816_p1(3),
      I2 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[39]_11\
    );
ram_reg_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => ADDRBWRADDR(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(5 downto 4),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_ram_reg_2_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => \^q0\(5 downto 4),
      DOBDO(31 downto 2) => NLW_ram_reg_2_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => \^q1\(5 downto 4),
      DOPADOP(3 downto 0) => NLW_ram_reg_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => ram_reg_0_2,
      INJECTDBITERR => NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_2_SBITERR_UNCONNECTED,
      WEA(3) => WEA(1),
      WEA(2 downto 1) => WEA(1 downto 0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(1),
      WEBWE(2 downto 1) => WEBWE(1 downto 0),
      WEBWE(0) => WEBWE(0)
    );
ram_reg_2_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => trunc_ln46_fu_816_p1(16),
      I1 => trunc_ln46_fu_816_p1(5),
      I2 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[39]_9\
    );
ram_reg_2_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => trunc_ln46_fu_816_p1(16),
      I1 => trunc_ln46_fu_816_p1(4),
      I2 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[39]_10\
    );
ram_reg_2_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000004040404"
    )
        port map (
      I0 => trunc_ln46_fu_1378_p1(16),
      I1 => trunc_ln46_fu_1378_p1(5),
      I2 => ram_reg_0_0(5),
      I3 => trunc_ln46_fu_1394_p1(16),
      I4 => trunc_ln46_fu_1394_p1(5),
      I5 => ram_reg_0_0(9),
      O => \ap_CS_fsm_reg[23]_4\
    );
ram_reg_2_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000004040404"
    )
        port map (
      I0 => trunc_ln46_fu_1378_p1(16),
      I1 => trunc_ln46_fu_1378_p1(4),
      I2 => ram_reg_0_0(5),
      I3 => trunc_ln46_fu_1394_p1(16),
      I4 => trunc_ln46_fu_1394_p1(4),
      I5 => ram_reg_0_0(9),
      O => \ap_CS_fsm_reg[23]_3\
    );
ram_reg_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => ADDRBWRADDR(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(7 downto 6),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_ram_reg_3_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => \^q0\(7 downto 6),
      DOBDO(31 downto 2) => NLW_ram_reg_3_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => \^q1\(7 downto 6),
      DOPADOP(3 downto 0) => NLW_ram_reg_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => ram_reg_0_2,
      INJECTDBITERR => NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_3_SBITERR_UNCONNECTED,
      WEA(3) => WEA(1),
      WEA(2) => WEA(1),
      WEA(1) => WEA(1),
      WEA(0) => WEA(1),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(1),
      WEBWE(2) => WEBWE(1),
      WEBWE(1) => WEBWE(1),
      WEBWE(0) => WEBWE(1)
    );
ram_reg_3_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => trunc_ln46_fu_816_p1(16),
      I1 => trunc_ln46_fu_816_p1(6),
      I2 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[39]_8\
    );
ram_reg_3_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000004040404"
    )
        port map (
      I0 => trunc_ln46_fu_1378_p1(16),
      I1 => trunc_ln46_fu_1378_p1(7),
      I2 => ram_reg_0_0(5),
      I3 => trunc_ln46_fu_1394_p1(16),
      I4 => trunc_ln46_fu_1394_p1(7),
      I5 => ram_reg_0_0(9),
      O => \ap_CS_fsm_reg[23]_6\
    );
ram_reg_3_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000004040404"
    )
        port map (
      I0 => trunc_ln46_fu_1378_p1(16),
      I1 => trunc_ln46_fu_1378_p1(6),
      I2 => ram_reg_0_0(5),
      I3 => trunc_ln46_fu_1394_p1(16),
      I4 => trunc_ln46_fu_1394_p1(6),
      I5 => ram_reg_0_0(9),
      O => \ap_CS_fsm_reg[23]_5\
    );
ram_reg_3_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => trunc_ln46_fu_816_p1(16),
      I1 => trunc_ln46_fu_816_p1(7),
      I2 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[39]_7\
    );
ram_reg_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => ADDRBWRADDR(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(9 downto 8),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_ram_reg_4_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => \^q0\(9 downto 8),
      DOBDO(31 downto 2) => NLW_ram_reg_4_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => \^q1\(9 downto 8),
      DOPADOP(3 downto 0) => NLW_ram_reg_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => ram_reg_0_2,
      INJECTDBITERR => NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_4_SBITERR_UNCONNECTED,
      WEA(3) => WEA(1),
      WEA(2) => WEA(1),
      WEA(1) => WEA(1),
      WEA(0) => WEA(1),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(1),
      WEBWE(2) => WEBWE(1),
      WEBWE(1) => WEBWE(1),
      WEBWE(0) => WEBWE(1)
    );
ram_reg_4_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => trunc_ln46_fu_816_p1(16),
      I1 => trunc_ln46_fu_816_p1(9),
      I2 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[39]_5\
    );
ram_reg_4_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => trunc_ln46_fu_816_p1(16),
      I1 => trunc_ln46_fu_816_p1(8),
      I2 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[39]_6\
    );
ram_reg_4_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000004040404"
    )
        port map (
      I0 => trunc_ln46_fu_1378_p1(16),
      I1 => trunc_ln46_fu_1378_p1(9),
      I2 => ram_reg_0_0(5),
      I3 => trunc_ln46_fu_1394_p1(16),
      I4 => trunc_ln46_fu_1394_p1(9),
      I5 => ram_reg_0_0(9),
      O => \ap_CS_fsm_reg[23]_8\
    );
ram_reg_4_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000004040404"
    )
        port map (
      I0 => trunc_ln46_fu_1378_p1(16),
      I1 => trunc_ln46_fu_1378_p1(8),
      I2 => ram_reg_0_0(5),
      I3 => trunc_ln46_fu_1394_p1(16),
      I4 => trunc_ln46_fu_1394_p1(8),
      I5 => ram_reg_0_0(9),
      O => \ap_CS_fsm_reg[23]_7\
    );
ram_reg_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => ADDRBWRADDR(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(11 downto 10),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_ram_reg_5_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => \^q0\(11 downto 10),
      DOBDO(31 downto 2) => NLW_ram_reg_5_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => \^q1\(11 downto 10),
      DOPADOP(3 downto 0) => NLW_ram_reg_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => ram_reg_0_2,
      INJECTDBITERR => NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_5_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_7_4(0),
      WEA(2) => ram_reg_7_4(0),
      WEA(1) => ram_reg_7_4(0),
      WEA(0) => ram_reg_7_4(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => ram_reg_7_5(0),
      WEBWE(2) => ram_reg_7_5(0),
      WEBWE(1) => ram_reg_7_5(0),
      WEBWE(0) => ram_reg_7_5(0)
    );
ram_reg_5_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => trunc_ln46_fu_816_p1(16),
      I1 => trunc_ln46_fu_816_p1(11),
      I2 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[39]_3\
    );
ram_reg_5_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => trunc_ln46_fu_816_p1(16),
      I1 => trunc_ln46_fu_816_p1(10),
      I2 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[39]_4\
    );
ram_reg_5_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000004040404"
    )
        port map (
      I0 => trunc_ln46_fu_1378_p1(16),
      I1 => trunc_ln46_fu_1378_p1(11),
      I2 => ram_reg_0_0(5),
      I3 => trunc_ln46_fu_1394_p1(16),
      I4 => trunc_ln46_fu_1394_p1(11),
      I5 => ram_reg_0_0(9),
      O => \ap_CS_fsm_reg[23]_10\
    );
ram_reg_5_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000004040404"
    )
        port map (
      I0 => trunc_ln46_fu_1378_p1(16),
      I1 => trunc_ln46_fu_1378_p1(10),
      I2 => ram_reg_0_0(5),
      I3 => trunc_ln46_fu_1394_p1(16),
      I4 => trunc_ln46_fu_1394_p1(10),
      I5 => ram_reg_0_0(9),
      O => \ap_CS_fsm_reg[23]_9\
    );
ram_reg_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => ADDRBWRADDR(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(13 downto 12),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_ram_reg_6_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => \^q0\(13 downto 12),
      DOBDO(31 downto 2) => NLW_ram_reg_6_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => \^q1\(13 downto 12),
      DOPADOP(3 downto 0) => NLW_ram_reg_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => ram_reg_0_2,
      INJECTDBITERR => NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_6_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_7_4(0),
      WEA(2) => ram_reg_7_4(0),
      WEA(1) => ram_reg_7_4(0),
      WEA(0) => ram_reg_7_4(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => ram_reg_7_5(0),
      WEBWE(2) => ram_reg_7_5(0),
      WEBWE(1) => ram_reg_7_5(0),
      WEBWE(0) => ram_reg_7_5(0)
    );
ram_reg_6_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => trunc_ln46_fu_816_p1(16),
      I1 => trunc_ln46_fu_816_p1(13),
      I2 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[39]_1\
    );
ram_reg_6_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => trunc_ln46_fu_816_p1(16),
      I1 => trunc_ln46_fu_816_p1(12),
      I2 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[39]_2\
    );
ram_reg_6_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000004040404"
    )
        port map (
      I0 => trunc_ln46_fu_1378_p1(16),
      I1 => trunc_ln46_fu_1378_p1(13),
      I2 => ram_reg_0_0(5),
      I3 => trunc_ln46_fu_1394_p1(16),
      I4 => trunc_ln46_fu_1394_p1(13),
      I5 => ram_reg_0_0(9),
      O => \ap_CS_fsm_reg[23]_12\
    );
ram_reg_6_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000004040404"
    )
        port map (
      I0 => trunc_ln46_fu_1378_p1(16),
      I1 => trunc_ln46_fu_1378_p1(12),
      I2 => ram_reg_0_0(5),
      I3 => trunc_ln46_fu_1394_p1(16),
      I4 => trunc_ln46_fu_1394_p1(12),
      I5 => ram_reg_0_0(9),
      O => \ap_CS_fsm_reg[23]_11\
    );
ram_reg_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => ADDRARDADDR(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => ADDRBWRADDR(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => d0(15 downto 14),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => NLW_ram_reg_7_DOADO_UNCONNECTED(31 downto 2),
      DOADO(1 downto 0) => \^q0\(15 downto 14),
      DOBDO(31 downto 2) => NLW_ram_reg_7_DOBDO_UNCONNECTED(31 downto 2),
      DOBDO(1 downto 0) => \^q1\(15 downto 14),
      DOPADOP(3 downto 0) => NLW_ram_reg_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_1,
      ENBWREN => ram_reg_0_2,
      INJECTDBITERR => NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_7_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_7_4(1),
      WEA(2 downto 1) => ram_reg_7_4(1 downto 0),
      WEA(0) => ram_reg_7_4(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => ram_reg_7_5(1),
      WEBWE(2 downto 1) => ram_reg_7_5(1 downto 0),
      WEBWE(0) => ram_reg_7_5(0)
    );
ram_reg_7_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => trunc_ln46_fu_816_p1(16),
      I1 => trunc_ln46_fu_816_p1(15),
      I2 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[39]\
    );
ram_reg_7_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => trunc_ln46_fu_816_p1(16),
      I1 => trunc_ln46_fu_816_p1(14),
      I2 => ram_reg_0_0(12),
      O => \ap_CS_fsm_reg[39]_0\
    );
ram_reg_7_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000004040404"
    )
        port map (
      I0 => trunc_ln46_fu_1378_p1(16),
      I1 => trunc_ln46_fu_1378_p1(15),
      I2 => ram_reg_0_0(5),
      I3 => trunc_ln46_fu_1394_p1(16),
      I4 => trunc_ln46_fu_1394_p1(15),
      I5 => ram_reg_0_0(9),
      O => \ap_CS_fsm_reg[23]_14\
    );
ram_reg_7_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000004040404"
    )
        port map (
      I0 => trunc_ln46_fu_1378_p1(16),
      I1 => trunc_ln46_fu_1378_p1(14),
      I2 => ram_reg_0_0(5),
      I3 => trunc_ln46_fu_1394_p1(16),
      I4 => trunc_ln46_fu_1394_p1(14),
      I5 => ram_reg_0_0(9),
      O => \ap_CS_fsm_reg[23]_13\
    );
\select_ln31_2_reg_887[13]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0\(6),
      I1 => Q(6),
      I2 => Q(7),
      I3 => \^q0\(7),
      O => \select_ln31_2_reg_887[13]_i_13_n_5\
    );
\select_ln31_2_reg_887[13]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0\(4),
      I1 => Q(4),
      I2 => Q(5),
      I3 => \^q0\(5),
      O => \select_ln31_2_reg_887[13]_i_14_n_5\
    );
\select_ln31_2_reg_887[13]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0\(2),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \^q0\(3),
      O => \select_ln31_2_reg_887[13]_i_15_n_5\
    );
\select_ln31_2_reg_887[13]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q0\(1),
      O => \select_ln31_2_reg_887[13]_i_16_n_5\
    );
\select_ln31_2_reg_887[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0\(14),
      I1 => Q(14),
      I2 => \^q0\(15),
      I3 => Q(15),
      O => \select_ln31_2_reg_887[13]_i_5_n_5\
    );
\select_ln31_2_reg_887[13]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0\(12),
      I1 => Q(12),
      I2 => Q(13),
      I3 => \^q0\(13),
      O => \select_ln31_2_reg_887[13]_i_6_n_5\
    );
\select_ln31_2_reg_887[13]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0\(10),
      I1 => Q(10),
      I2 => Q(11),
      I3 => \^q0\(11),
      O => \select_ln31_2_reg_887[13]_i_7_n_5\
    );
\select_ln31_2_reg_887[13]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0\(8),
      I1 => Q(8),
      I2 => Q(9),
      I3 => \^q0\(9),
      O => \select_ln31_2_reg_887[13]_i_8_n_5\
    );
\select_ln31_2_reg_887_reg[13]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln31_2_reg_887_reg[13]_i_4_n_5\,
      CO(3) => ram_reg_7_3(0),
      CO(2) => \select_ln31_2_reg_887_reg[13]_i_3_n_6\,
      CO(1) => \select_ln31_2_reg_887_reg[13]_i_3_n_7\,
      CO(0) => \select_ln31_2_reg_887_reg[13]_i_3_n_8\,
      CYINIT => '0',
      DI(3) => \select_ln31_2_reg_887[13]_i_5_n_5\,
      DI(2) => \select_ln31_2_reg_887[13]_i_6_n_5\,
      DI(1) => \select_ln31_2_reg_887[13]_i_7_n_5\,
      DI(0) => \select_ln31_2_reg_887[13]_i_8_n_5\,
      O(3 downto 0) => \NLW_select_ln31_2_reg_887_reg[13]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \select_ln31_2_reg_887_reg[13]\(3 downto 0)
    );
\select_ln31_2_reg_887_reg[13]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \select_ln31_2_reg_887_reg[13]_i_4_n_5\,
      CO(2) => \select_ln31_2_reg_887_reg[13]_i_4_n_6\,
      CO(1) => \select_ln31_2_reg_887_reg[13]_i_4_n_7\,
      CO(0) => \select_ln31_2_reg_887_reg[13]_i_4_n_8\,
      CYINIT => '0',
      DI(3) => \select_ln31_2_reg_887[13]_i_13_n_5\,
      DI(2) => \select_ln31_2_reg_887[13]_i_14_n_5\,
      DI(1) => \select_ln31_2_reg_887[13]_i_15_n_5\,
      DI(0) => \select_ln31_2_reg_887[13]_i_16_n_5\,
      O(3 downto 0) => \NLW_select_ln31_2_reg_887_reg[13]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\select_ln31_reg_835[13]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q1\(13),
      I1 => \^q0\(13),
      I2 => \^q1\(12),
      I3 => \^q0\(12),
      O => \select_ln31_reg_835[13]_i_10_n_5\
    );
\select_ln31_reg_835[13]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q1\(11),
      I1 => \^q0\(11),
      I2 => \^q1\(10),
      I3 => \^q0\(10),
      O => \select_ln31_reg_835[13]_i_11_n_5\
    );
\select_ln31_reg_835[13]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q1\(9),
      I1 => \^q0\(9),
      I2 => \^q1\(8),
      I3 => \^q0\(8),
      O => \select_ln31_reg_835[13]_i_12_n_5\
    );
\select_ln31_reg_835[13]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q0\(7),
      I1 => \^q1\(7),
      I2 => \^q0\(6),
      I3 => \^q1\(6),
      O => \select_ln31_reg_835[13]_i_13_n_5\
    );
\select_ln31_reg_835[13]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q0\(5),
      I1 => \^q1\(5),
      I2 => \^q0\(4),
      I3 => \^q1\(4),
      O => \select_ln31_reg_835[13]_i_14_n_5\
    );
\select_ln31_reg_835[13]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q0\(3),
      I1 => \^q1\(3),
      I2 => \^q0\(2),
      I3 => \^q1\(2),
      O => \select_ln31_reg_835[13]_i_15_n_5\
    );
\select_ln31_reg_835[13]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q0\(1),
      I1 => \^q1\(1),
      I2 => \^q0\(0),
      I3 => \^q1\(0),
      O => \select_ln31_reg_835[13]_i_16_n_5\
    );
\select_ln31_reg_835[13]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q1\(7),
      I1 => \^q0\(7),
      I2 => \^q1\(6),
      I3 => \^q0\(6),
      O => \select_ln31_reg_835[13]_i_17_n_5\
    );
\select_ln31_reg_835[13]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q1\(5),
      I1 => \^q0\(5),
      I2 => \^q1\(4),
      I3 => \^q0\(4),
      O => \select_ln31_reg_835[13]_i_18_n_5\
    );
\select_ln31_reg_835[13]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q1\(3),
      I1 => \^q0\(3),
      I2 => \^q1\(2),
      I3 => \^q0\(2),
      O => \select_ln31_reg_835[13]_i_19_n_5\
    );
\select_ln31_reg_835[13]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q1\(1),
      I1 => \^q0\(1),
      I2 => \^q1\(0),
      I3 => \^q0\(0),
      O => \select_ln31_reg_835[13]_i_20_n_5\
    );
\select_ln31_reg_835[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q1\(15),
      I1 => \^q0\(15),
      I2 => \^q0\(14),
      I3 => \^q1\(14),
      O => \select_ln31_reg_835[13]_i_5_n_5\
    );
\select_ln31_reg_835[13]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q0\(13),
      I1 => \^q1\(13),
      I2 => \^q0\(12),
      I3 => \^q1\(12),
      O => \select_ln31_reg_835[13]_i_6_n_5\
    );
\select_ln31_reg_835[13]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q0\(11),
      I1 => \^q1\(11),
      I2 => \^q0\(10),
      I3 => \^q1\(10),
      O => \select_ln31_reg_835[13]_i_7_n_5\
    );
\select_ln31_reg_835[13]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q0\(9),
      I1 => \^q1\(9),
      I2 => \^q0\(8),
      I3 => \^q1\(8),
      O => \select_ln31_reg_835[13]_i_8_n_5\
    );
\select_ln31_reg_835[13]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0\(15),
      I1 => \^q1\(15),
      I2 => \^q1\(14),
      I3 => \^q0\(14),
      O => \select_ln31_reg_835[13]_i_9_n_5\
    );
\select_ln31_reg_835_reg[13]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln31_reg_835_reg[13]_i_4_n_5\,
      CO(3) => CO(0),
      CO(2) => \select_ln31_reg_835_reg[13]_i_3_n_6\,
      CO(1) => \select_ln31_reg_835_reg[13]_i_3_n_7\,
      CO(0) => \select_ln31_reg_835_reg[13]_i_3_n_8\,
      CYINIT => '0',
      DI(3) => \select_ln31_reg_835[13]_i_5_n_5\,
      DI(2) => \select_ln31_reg_835[13]_i_6_n_5\,
      DI(1) => \select_ln31_reg_835[13]_i_7_n_5\,
      DI(0) => \select_ln31_reg_835[13]_i_8_n_5\,
      O(3 downto 0) => \NLW_select_ln31_reg_835_reg[13]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \select_ln31_reg_835[13]_i_9_n_5\,
      S(2) => \select_ln31_reg_835[13]_i_10_n_5\,
      S(1) => \select_ln31_reg_835[13]_i_11_n_5\,
      S(0) => \select_ln31_reg_835[13]_i_12_n_5\
    );
\select_ln31_reg_835_reg[13]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \select_ln31_reg_835_reg[13]_i_4_n_5\,
      CO(2) => \select_ln31_reg_835_reg[13]_i_4_n_6\,
      CO(1) => \select_ln31_reg_835_reg[13]_i_4_n_7\,
      CO(0) => \select_ln31_reg_835_reg[13]_i_4_n_8\,
      CYINIT => '0',
      DI(3) => \select_ln31_reg_835[13]_i_13_n_5\,
      DI(2) => \select_ln31_reg_835[13]_i_14_n_5\,
      DI(1) => \select_ln31_reg_835[13]_i_15_n_5\,
      DI(0) => \select_ln31_reg_835[13]_i_16_n_5\,
      O(3 downto 0) => \NLW_select_ln31_reg_835_reg[13]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \select_ln31_reg_835[13]_i_17_n_5\,
      S(2) => \select_ln31_reg_835[13]_i_18_n_5\,
      S(1) => \select_ln31_reg_835[13]_i_19_n_5\,
      S(0) => \select_ln31_reg_835[13]_i_20_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_Out_ram is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    icmp_ln197_reg_688_pp0_iter1_reg : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    output_data_data_V_1_ack_in : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_Out_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_Out_ram is
  signal MemBank_Out_address0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal MemBank_Out_ce0 : STD_LOGIC;
  signal \^ap_block_pp0_stage0_subdone\ : STD_LOGIC;
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 12544;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 15;
begin
  ap_block_pp0_stage0_subdone <= \^ap_block_pp0_stage0_subdone\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 4) => MemBank_Out_address0(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => q0(15 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => D(15 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => MemBank_Out_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => Q(0),
      WEA(0) => Q(0),
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg_0(1),
      I1 => ram_reg_1(1),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => Q(1),
      O => MemBank_Out_address0(1)
    );
ram_reg_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg_0(0),
      I1 => ram_reg_1(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => Q(1),
      O => MemBank_Out_address0(0)
    );
ram_reg_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002F22"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_3,
      I2 => icmp_ln197_reg_688_pp0_iter1_reg,
      I3 => ram_reg_4,
      I4 => output_data_data_V_1_ack_in,
      O => \^ap_block_pp0_stage0_subdone\
    );
\ram_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => Q(1),
      O => MemBank_Out_ce0
    );
ram_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg_0(9),
      I1 => ram_reg_1(9),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => Q(1),
      O => MemBank_Out_address0(9)
    );
ram_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg_0(8),
      I1 => ram_reg_1(8),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => Q(1),
      O => MemBank_Out_address0(8)
    );
ram_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg_0(7),
      I1 => ram_reg_1(7),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => Q(1),
      O => MemBank_Out_address0(7)
    );
ram_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg_0(6),
      I1 => ram_reg_1(6),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => Q(1),
      O => MemBank_Out_address0(6)
    );
ram_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg_0(5),
      I1 => ram_reg_1(5),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => Q(1),
      O => MemBank_Out_address0(5)
    );
ram_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg_0(4),
      I1 => ram_reg_1(4),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => Q(1),
      O => MemBank_Out_address0(4)
    );
ram_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg_0(3),
      I1 => ram_reg_1(3),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => Q(1),
      O => MemBank_Out_address0(3)
    );
ram_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg_0(2),
      I1 => ram_reg_1(2),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => Q(1),
      O => MemBank_Out_address0(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_1_w_s_rom is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 13 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_clk : in STD_LOGIC;
    SeparableConv2D_1_w_s_ce0 : in STD_LOGIC;
    SeparableConv2D_1_w_s_ce1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_1_w_s_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_1_w_s_rom is
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d14";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 3584;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "q0";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 13;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 13;
begin
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"016A02C03EEF3F9A3C1600D801B23CD635B7085311F922E63DD5029C011C0C02",
      INIT_01 => X"06BB3A4E09DE27A40F293E28010B3FE4170E035003F403262D49279402C800D7",
      INIT_02 => X"3B5B3F221B613AEB3D4B3C9838F10D723DF51F0502A03E72022A3D8E3E7E283F",
      INIT_03 => X"3DD310423F57092C28A121FD39840F4B02400CB436CB06F737AB3FBD3C373C6F",
      INIT_04 => X"0552375E26BA033C3ECC04132EC130803E4D0614019E3B493C47013D3F3C012E",
      INIT_05 => X"0EEE2C87011D10C338B508BA058C0A1E05B83E343B0809CA397515E907C3369C",
      INIT_06 => X"3D4C3F2902021F643DA206A53BE200CA02813CDD01EC0574029E039A054C0205",
      INIT_07 => X"2A7E0AE503793DC43DA200303AA6005102C33FB43DF43F3B017000C609F3007B",
      INIT_08 => X"065A3EEF057B3B08009B310D0A400AE836A3085D3AB90679300C10693F8100A8",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 4) => ADDRBWRADDR(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0011111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 14) => NLW_q0_reg_DOADO_UNCONNECTED(15 downto 14),
      DOADO(13 downto 0) => DOADO(13 downto 0),
      DOBDO(15 downto 14) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 14),
      DOBDO(13 downto 0) => DOBDO(13 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => SeparableConv2D_1_w_s_ce0,
      ENBWREN => SeparableConv2D_1_w_s_ce1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_2_w_s_rom is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    SeparableConv2D_2_w_s_ce0 : in STD_LOGIC;
    SeparableConv2D_2_w_s_ce1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_2_w_s_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_2_w_s_rom is
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 to 15 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 to 15 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d15";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1920;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "q0";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 14;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 14;
begin
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"7FD67EBF22737BC17FDE7FAC7F777B777AD37C337DF85F717B8A7D157DEB7C32",
      INIT_01 => X"00146A3600117FA300B50DC775BF754605120418717F7FC5064B06A000B87FEA",
      INIT_02 => X"00287F12006E7DB77BA67F5C7E525F937F577F267B1E7D430022001B00027FC0",
      INIT_03 => X"7F55024D02C67FBA7FF618507F50013F04B6032301DB669D02AF7FF503577F57",
      INIT_04 => X"000000000000000000000000000000000024020D7EE40174650A015D7F2B045C",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15) => NLW_q0_reg_DOADO_UNCONNECTED(15),
      DOADO(14 downto 0) => DOADO(14 downto 0),
      DOBDO(15) => NLW_q0_reg_DOBDO_UNCONNECTED(15),
      DOBDO(14 downto 0) => DOBDO(14 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => SeparableConv2D_2_w_s_ce0,
      ENBWREN => SeparableConv2D_2_w_s_ce1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_3_w_s_rom is
  port (
    B : out STD_LOGIC_VECTOR ( 14 downto 0 );
    q0_reg_0 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    q0_reg_1 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    SeparableConv2D_3_w_s_ce0 : in STD_LOGIC;
    SeparableConv2D_3_w_s_ce1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 14 downto 0 );
    reg_3551 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 14 downto 0 );
    p : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_3_w_s_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_3_w_s_rom is
  signal SeparableConv2D_3_w_s_q0 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal SeparableConv2D_3_w_s_q1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 to 15 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 to 15 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d15";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1920;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "q0";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 14;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 14;
begin
\p_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q1(7),
      I1 => DOBDO(7),
      I2 => reg_3551,
      I3 => SeparableConv2D_3_w_s_q0(7),
      I4 => Q(0),
      I5 => DOADO(7),
      O => B(7)
    );
\p_i_10__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(7),
      I1 => Q(0),
      I2 => DOADO(7),
      O => q0_reg_1(7)
    );
\p_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(6),
      I1 => DOADO(6),
      I2 => p(0),
      I3 => SeparableConv2D_3_w_s_q1(6),
      I4 => Q(0),
      I5 => DOBDO(6),
      O => q0_reg_0(6)
    );
\p_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q1(6),
      I1 => DOBDO(6),
      I2 => reg_3551,
      I3 => SeparableConv2D_3_w_s_q0(6),
      I4 => Q(0),
      I5 => DOADO(6),
      O => B(6)
    );
\p_i_11__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(6),
      I1 => Q(0),
      I2 => DOADO(6),
      O => q0_reg_1(6)
    );
\p_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(5),
      I1 => DOADO(5),
      I2 => p(0),
      I3 => SeparableConv2D_3_w_s_q1(5),
      I4 => Q(0),
      I5 => DOBDO(5),
      O => q0_reg_0(5)
    );
\p_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q1(5),
      I1 => DOBDO(5),
      I2 => reg_3551,
      I3 => SeparableConv2D_3_w_s_q0(5),
      I4 => Q(0),
      I5 => DOADO(5),
      O => B(5)
    );
\p_i_12__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(5),
      I1 => Q(0),
      I2 => DOADO(5),
      O => q0_reg_1(5)
    );
\p_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(4),
      I1 => DOADO(4),
      I2 => p(0),
      I3 => SeparableConv2D_3_w_s_q1(4),
      I4 => Q(0),
      I5 => DOBDO(4),
      O => q0_reg_0(4)
    );
\p_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q1(4),
      I1 => DOBDO(4),
      I2 => reg_3551,
      I3 => SeparableConv2D_3_w_s_q0(4),
      I4 => Q(0),
      I5 => DOADO(4),
      O => B(4)
    );
\p_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(3),
      I1 => DOADO(3),
      I2 => p(0),
      I3 => SeparableConv2D_3_w_s_q1(3),
      I4 => Q(0),
      I5 => DOBDO(3),
      O => q0_reg_0(3)
    );
\p_i_13__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(4),
      I1 => Q(0),
      I2 => DOADO(4),
      O => q0_reg_1(4)
    );
\p_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q1(3),
      I1 => DOBDO(3),
      I2 => reg_3551,
      I3 => SeparableConv2D_3_w_s_q0(3),
      I4 => Q(0),
      I5 => DOADO(3),
      O => B(3)
    );
\p_i_14__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(2),
      I1 => DOADO(2),
      I2 => p(0),
      I3 => SeparableConv2D_3_w_s_q1(2),
      I4 => Q(0),
      I5 => DOBDO(2),
      O => q0_reg_0(2)
    );
\p_i_14__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(3),
      I1 => Q(0),
      I2 => DOADO(3),
      O => q0_reg_1(3)
    );
\p_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q1(2),
      I1 => DOBDO(2),
      I2 => reg_3551,
      I3 => SeparableConv2D_3_w_s_q0(2),
      I4 => Q(0),
      I5 => DOADO(2),
      O => B(2)
    );
\p_i_15__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(2),
      I1 => Q(0),
      I2 => DOADO(2),
      O => q0_reg_1(2)
    );
\p_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(1),
      I1 => DOADO(1),
      I2 => p(0),
      I3 => SeparableConv2D_3_w_s_q1(1),
      I4 => Q(0),
      I5 => DOBDO(1),
      O => q0_reg_0(1)
    );
\p_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q1(1),
      I1 => DOBDO(1),
      I2 => reg_3551,
      I3 => SeparableConv2D_3_w_s_q0(1),
      I4 => Q(0),
      I5 => DOADO(1),
      O => B(1)
    );
\p_i_16__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(0),
      I1 => DOADO(0),
      I2 => p(0),
      I3 => SeparableConv2D_3_w_s_q1(0),
      I4 => Q(0),
      I5 => DOBDO(0),
      O => q0_reg_0(0)
    );
\p_i_16__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(1),
      I1 => Q(0),
      I2 => DOADO(1),
      O => q0_reg_1(1)
    );
\p_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q1(0),
      I1 => DOBDO(0),
      I2 => reg_3551,
      I3 => SeparableConv2D_3_w_s_q0(0),
      I4 => Q(0),
      I5 => DOADO(0),
      O => B(0)
    );
\p_i_17__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(0),
      I1 => Q(0),
      I2 => DOADO(0),
      O => q0_reg_1(0)
    );
\p_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(14),
      I1 => DOADO(14),
      I2 => p(0),
      I3 => SeparableConv2D_3_w_s_q1(14),
      I4 => Q(0),
      I5 => DOBDO(14),
      O => q0_reg_0(14)
    );
\p_i_3__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(14),
      I1 => Q(0),
      I2 => DOADO(14),
      O => q0_reg_1(14)
    );
\p_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q1(14),
      I1 => DOBDO(14),
      I2 => reg_3551,
      I3 => SeparableConv2D_3_w_s_q0(14),
      I4 => Q(0),
      I5 => DOADO(14),
      O => B(14)
    );
\p_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(13),
      I1 => DOADO(13),
      I2 => p(0),
      I3 => SeparableConv2D_3_w_s_q1(13),
      I4 => Q(0),
      I5 => DOBDO(13),
      O => q0_reg_0(13)
    );
\p_i_4__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(13),
      I1 => Q(0),
      I2 => DOADO(13),
      O => q0_reg_1(13)
    );
\p_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q1(13),
      I1 => DOBDO(13),
      I2 => reg_3551,
      I3 => SeparableConv2D_3_w_s_q0(13),
      I4 => Q(0),
      I5 => DOADO(13),
      O => B(13)
    );
\p_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(12),
      I1 => DOADO(12),
      I2 => p(0),
      I3 => SeparableConv2D_3_w_s_q1(12),
      I4 => Q(0),
      I5 => DOBDO(12),
      O => q0_reg_0(12)
    );
\p_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q1(12),
      I1 => DOBDO(12),
      I2 => reg_3551,
      I3 => SeparableConv2D_3_w_s_q0(12),
      I4 => Q(0),
      I5 => DOADO(12),
      O => B(12)
    );
\p_i_5__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(12),
      I1 => Q(0),
      I2 => DOADO(12),
      O => q0_reg_1(12)
    );
\p_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(11),
      I1 => DOADO(11),
      I2 => p(0),
      I3 => SeparableConv2D_3_w_s_q1(11),
      I4 => Q(0),
      I5 => DOBDO(11),
      O => q0_reg_0(11)
    );
\p_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q1(11),
      I1 => DOBDO(11),
      I2 => reg_3551,
      I3 => SeparableConv2D_3_w_s_q0(11),
      I4 => Q(0),
      I5 => DOADO(11),
      O => B(11)
    );
\p_i_6__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(11),
      I1 => Q(0),
      I2 => DOADO(11),
      O => q0_reg_1(11)
    );
\p_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(10),
      I1 => DOADO(10),
      I2 => p(0),
      I3 => SeparableConv2D_3_w_s_q1(10),
      I4 => Q(0),
      I5 => DOBDO(10),
      O => q0_reg_0(10)
    );
\p_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q1(10),
      I1 => DOBDO(10),
      I2 => reg_3551,
      I3 => SeparableConv2D_3_w_s_q0(10),
      I4 => Q(0),
      I5 => DOADO(10),
      O => B(10)
    );
\p_i_7__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(10),
      I1 => Q(0),
      I2 => DOADO(10),
      O => q0_reg_1(10)
    );
\p_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(9),
      I1 => DOADO(9),
      I2 => p(0),
      I3 => SeparableConv2D_3_w_s_q1(9),
      I4 => Q(0),
      I5 => DOBDO(9),
      O => q0_reg_0(9)
    );
\p_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q1(9),
      I1 => DOBDO(9),
      I2 => reg_3551,
      I3 => SeparableConv2D_3_w_s_q0(9),
      I4 => Q(0),
      I5 => DOADO(9),
      O => B(9)
    );
\p_i_8__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(9),
      I1 => Q(0),
      I2 => DOADO(9),
      O => q0_reg_1(9)
    );
\p_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(8),
      I1 => DOADO(8),
      I2 => p(0),
      I3 => SeparableConv2D_3_w_s_q1(8),
      I4 => Q(0),
      I5 => DOBDO(8),
      O => q0_reg_0(8)
    );
\p_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q1(8),
      I1 => DOBDO(8),
      I2 => reg_3551,
      I3 => SeparableConv2D_3_w_s_q0(8),
      I4 => Q(0),
      I5 => DOADO(8),
      O => B(8)
    );
\p_i_9__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(8),
      I1 => Q(0),
      I2 => DOADO(8),
      O => q0_reg_1(8)
    );
\p_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_3_w_s_q0(7),
      I1 => DOADO(7),
      I2 => p(0),
      I3 => SeparableConv2D_3_w_s_q1(7),
      I4 => Q(0),
      I5 => DOBDO(7),
      O => q0_reg_0(7)
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"049167DF11900240076D076E7241224900D57F5E7EE77F4E0003018B000A7FFA",
      INIT_01 => X"00F55A517D63057A00D27F7400B87F1502067EA100AA61F001927FBF032B7D9A",
      INIT_02 => X"14E579ED01AE77A401167E3012FA0F447F917AAB6ECC7C3C00D57F9606037FA0",
      INIT_03 => X"00460AD002A706B175E2638F7DE60A2209330780007500E67FD77A7D7D78005B",
      INIT_04 => X"000000000000000000000000000000007E7C1EAC76CB7A147C667F3702630349",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15) => NLW_q0_reg_DOADO_UNCONNECTED(15),
      DOADO(14 downto 0) => SeparableConv2D_3_w_s_q0(14 downto 0),
      DOBDO(15) => NLW_q0_reg_DOBDO_UNCONNECTED(15),
      DOBDO(14 downto 0) => SeparableConv2D_3_w_s_q1(14 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => SeparableConv2D_3_w_s_ce0,
      ENBWREN => SeparableConv2D_3_w_s_ce1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_4_w_s_rom is
  port (
    B : out STD_LOGIC_VECTOR ( 14 downto 0 );
    q0_reg_0 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    q0_reg_1 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    q0_reg_2 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    SeparableConv2D_4_w_s_ce0 : in STD_LOGIC;
    SeparableConv2D_4_w_s_ce1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 13 downto 0 );
    p : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 13 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_4_w_s_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_4_w_s_rom is
  signal SeparableConv2D_4_w_s_q0 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal SeparableConv2D_4_w_s_q1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 to 15 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 to 15 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d15";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 3840;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "q0";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 14;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 14;
begin
p_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(8),
      I1 => DOBDO(8),
      I2 => p,
      I3 => SeparableConv2D_4_w_s_q0(8),
      I4 => Q(0),
      I5 => DOADO(8),
      O => B(8)
    );
\p_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(6),
      I1 => DOBDO(6),
      I2 => p_0(0),
      I3 => SeparableConv2D_4_w_s_q0(6),
      I4 => Q(0),
      I5 => DOADO(6),
      O => q0_reg_0(6)
    );
\p_i_10__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(7),
      I1 => Q(0),
      I2 => DOBDO(7),
      O => q0_reg_2(7)
    );
\p_i_10__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q0(6),
      I1 => Q(0),
      I2 => DOADO(6),
      O => q0_reg_1(6)
    );
p_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(7),
      I1 => DOBDO(7),
      I2 => p,
      I3 => SeparableConv2D_4_w_s_q0(7),
      I4 => Q(0),
      I5 => DOADO(7),
      O => B(7)
    );
\p_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(5),
      I1 => DOBDO(5),
      I2 => p_0(0),
      I3 => SeparableConv2D_4_w_s_q0(5),
      I4 => Q(0),
      I5 => DOADO(5),
      O => q0_reg_0(5)
    );
\p_i_11__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q0(5),
      I1 => Q(0),
      I2 => DOADO(5),
      O => q0_reg_1(5)
    );
\p_i_11__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(6),
      I1 => Q(0),
      I2 => DOBDO(6),
      O => q0_reg_2(6)
    );
p_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(6),
      I1 => DOBDO(6),
      I2 => p,
      I3 => SeparableConv2D_4_w_s_q0(6),
      I4 => Q(0),
      I5 => DOADO(6),
      O => B(6)
    );
\p_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(4),
      I1 => DOBDO(4),
      I2 => p_0(0),
      I3 => SeparableConv2D_4_w_s_q0(4),
      I4 => Q(0),
      I5 => DOADO(4),
      O => q0_reg_0(4)
    );
\p_i_12__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(5),
      I1 => Q(0),
      I2 => DOBDO(5),
      O => q0_reg_2(5)
    );
\p_i_12__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q0(4),
      I1 => Q(0),
      I2 => DOADO(4),
      O => q0_reg_1(4)
    );
p_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(5),
      I1 => DOBDO(5),
      I2 => p,
      I3 => SeparableConv2D_4_w_s_q0(5),
      I4 => Q(0),
      I5 => DOADO(5),
      O => B(5)
    );
\p_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(3),
      I1 => DOBDO(3),
      I2 => p_0(0),
      I3 => SeparableConv2D_4_w_s_q0(3),
      I4 => Q(0),
      I5 => DOADO(3),
      O => q0_reg_0(3)
    );
\p_i_13__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q0(3),
      I1 => Q(0),
      I2 => DOADO(3),
      O => q0_reg_1(3)
    );
\p_i_13__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(4),
      I1 => Q(0),
      I2 => DOBDO(4),
      O => q0_reg_2(4)
    );
p_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(4),
      I1 => DOBDO(4),
      I2 => p,
      I3 => SeparableConv2D_4_w_s_q0(4),
      I4 => Q(0),
      I5 => DOADO(4),
      O => B(4)
    );
\p_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(2),
      I1 => DOBDO(2),
      I2 => p_0(0),
      I3 => SeparableConv2D_4_w_s_q0(2),
      I4 => Q(0),
      I5 => DOADO(2),
      O => q0_reg_0(2)
    );
\p_i_14__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q0(2),
      I1 => Q(0),
      I2 => DOADO(2),
      O => q0_reg_1(2)
    );
\p_i_14__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(3),
      I1 => Q(0),
      I2 => DOBDO(3),
      O => q0_reg_2(3)
    );
p_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(3),
      I1 => DOBDO(3),
      I2 => p,
      I3 => SeparableConv2D_4_w_s_q0(3),
      I4 => Q(0),
      I5 => DOADO(3),
      O => B(3)
    );
\p_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(1),
      I1 => DOBDO(1),
      I2 => p_0(0),
      I3 => SeparableConv2D_4_w_s_q0(1),
      I4 => Q(0),
      I5 => DOADO(1),
      O => q0_reg_0(1)
    );
\p_i_15__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q0(1),
      I1 => Q(0),
      I2 => DOADO(1),
      O => q0_reg_1(1)
    );
\p_i_15__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(2),
      I1 => Q(0),
      I2 => DOBDO(2),
      O => q0_reg_2(2)
    );
p_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(2),
      I1 => DOBDO(2),
      I2 => p,
      I3 => SeparableConv2D_4_w_s_q0(2),
      I4 => Q(0),
      I5 => DOADO(2),
      O => B(2)
    );
\p_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(0),
      I1 => DOBDO(0),
      I2 => p_0(0),
      I3 => SeparableConv2D_4_w_s_q0(0),
      I4 => Q(0),
      I5 => DOADO(0),
      O => q0_reg_0(0)
    );
\p_i_16__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q0(0),
      I1 => Q(0),
      I2 => DOADO(0),
      O => q0_reg_1(0)
    );
\p_i_16__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(1),
      I1 => Q(0),
      I2 => DOBDO(1),
      O => q0_reg_2(1)
    );
p_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(1),
      I1 => DOBDO(1),
      I2 => p,
      I3 => SeparableConv2D_4_w_s_q0(1),
      I4 => Q(0),
      I5 => DOADO(1),
      O => B(1)
    );
\p_i_17__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(0),
      I1 => Q(0),
      I2 => DOBDO(0),
      O => q0_reg_2(0)
    );
p_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(0),
      I1 => DOBDO(0),
      I2 => p,
      I3 => SeparableConv2D_4_w_s_q0(0),
      I4 => Q(0),
      I5 => DOADO(0),
      O => B(0)
    );
\p_i_2__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q0(14),
      I1 => Q(0),
      I2 => DOADO(13),
      O => q0_reg_1(14)
    );
\p_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(14),
      I1 => DOBDO(13),
      I2 => p_0(0),
      I3 => SeparableConv2D_4_w_s_q0(14),
      I4 => Q(0),
      I5 => DOADO(13),
      O => q0_reg_0(14)
    );
\p_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(13),
      I1 => DOBDO(13),
      I2 => p_0(0),
      I3 => SeparableConv2D_4_w_s_q0(13),
      I4 => Q(0),
      I5 => DOADO(13),
      O => q0_reg_0(13)
    );
\p_i_3__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q0(13),
      I1 => Q(0),
      I2 => DOADO(13),
      O => q0_reg_1(13)
    );
\p_i_3__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(14),
      I1 => Q(0),
      I2 => DOBDO(13),
      O => q0_reg_2(14)
    );
p_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(14),
      I1 => DOBDO(13),
      I2 => p,
      I3 => SeparableConv2D_4_w_s_q0(14),
      I4 => Q(0),
      I5 => DOADO(13),
      O => B(14)
    );
\p_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(12),
      I1 => DOBDO(12),
      I2 => p_0(0),
      I3 => SeparableConv2D_4_w_s_q0(12),
      I4 => Q(0),
      I5 => DOADO(12),
      O => q0_reg_0(12)
    );
\p_i_4__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q0(12),
      I1 => Q(0),
      I2 => DOADO(12),
      O => q0_reg_1(12)
    );
\p_i_4__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(13),
      I1 => Q(0),
      I2 => DOBDO(13),
      O => q0_reg_2(13)
    );
p_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(13),
      I1 => DOBDO(13),
      I2 => p,
      I3 => SeparableConv2D_4_w_s_q0(13),
      I4 => Q(0),
      I5 => DOADO(13),
      O => B(13)
    );
\p_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(11),
      I1 => DOBDO(11),
      I2 => p_0(0),
      I3 => SeparableConv2D_4_w_s_q0(11),
      I4 => Q(0),
      I5 => DOADO(11),
      O => q0_reg_0(11)
    );
\p_i_5__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q0(11),
      I1 => Q(0),
      I2 => DOADO(11),
      O => q0_reg_1(11)
    );
\p_i_5__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(12),
      I1 => Q(0),
      I2 => DOBDO(12),
      O => q0_reg_2(12)
    );
p_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(12),
      I1 => DOBDO(12),
      I2 => p,
      I3 => SeparableConv2D_4_w_s_q0(12),
      I4 => Q(0),
      I5 => DOADO(12),
      O => B(12)
    );
\p_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(10),
      I1 => DOBDO(10),
      I2 => p_0(0),
      I3 => SeparableConv2D_4_w_s_q0(10),
      I4 => Q(0),
      I5 => DOADO(10),
      O => q0_reg_0(10)
    );
\p_i_6__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q0(10),
      I1 => Q(0),
      I2 => DOADO(10),
      O => q0_reg_1(10)
    );
\p_i_6__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(11),
      I1 => Q(0),
      I2 => DOBDO(11),
      O => q0_reg_2(11)
    );
p_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(11),
      I1 => DOBDO(11),
      I2 => p,
      I3 => SeparableConv2D_4_w_s_q0(11),
      I4 => Q(0),
      I5 => DOADO(11),
      O => B(11)
    );
\p_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(9),
      I1 => DOBDO(9),
      I2 => p_0(0),
      I3 => SeparableConv2D_4_w_s_q0(9),
      I4 => Q(0),
      I5 => DOADO(9),
      O => q0_reg_0(9)
    );
\p_i_7__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q0(9),
      I1 => Q(0),
      I2 => DOADO(9),
      O => q0_reg_1(9)
    );
\p_i_7__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(10),
      I1 => Q(0),
      I2 => DOBDO(10),
      O => q0_reg_2(10)
    );
p_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(10),
      I1 => DOBDO(10),
      I2 => p,
      I3 => SeparableConv2D_4_w_s_q0(10),
      I4 => Q(0),
      I5 => DOADO(10),
      O => B(10)
    );
\p_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(8),
      I1 => DOBDO(8),
      I2 => p_0(0),
      I3 => SeparableConv2D_4_w_s_q0(8),
      I4 => Q(0),
      I5 => DOADO(8),
      O => q0_reg_0(8)
    );
\p_i_8__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q0(8),
      I1 => Q(0),
      I2 => DOADO(8),
      O => q0_reg_1(8)
    );
\p_i_8__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(9),
      I1 => Q(0),
      I2 => DOBDO(9),
      O => q0_reg_2(9)
    );
p_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(9),
      I1 => DOBDO(9),
      I2 => p,
      I3 => SeparableConv2D_4_w_s_q0(9),
      I4 => Q(0),
      I5 => DOADO(9),
      O => B(9)
    );
\p_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(7),
      I1 => DOBDO(7),
      I2 => p_0(0),
      I3 => SeparableConv2D_4_w_s_q0(7),
      I4 => Q(0),
      I5 => DOADO(7),
      O => q0_reg_0(7)
    );
\p_i_9__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q0(7),
      I1 => Q(0),
      I2 => DOADO(7),
      O => q0_reg_1(7)
    );
\p_i_9__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SeparableConv2D_4_w_s_q1(8),
      I1 => Q(0),
      I2 => DOBDO(8),
      O => q0_reg_2(8)
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"004678137BB8113A7F700F9111997B96055175AC0CF50BEF7CD075317AAA6D95",
      INIT_01 => X"0DB707297E9F064C7C80003076B4076C705965587BB507057AE5067C7C627673",
      INIT_02 => X"106809F7109609621F370C5006AE716508120B0228DD189E7BB807957EB1072C",
      INIT_03 => X"0BEA78A90DC700EB10AF1E360E5602770C73748B6BFA5B237D0F55F879850EEB",
      INIT_04 => X"76AC7F05705859AE73EE015C769F07BA7B657E030D1B79A17D540FC50A330FA7",
      INIT_05 => X"00686F167FA77A6C749E74807E9B7CF2048C764702F00D1C0C0F107320870822",
      INIT_06 => X"77BC7B027A1F102C07296C40013768D062326BFF7BDD6F90010F7B2574F37E85",
      INIT_07 => X"0BC9158D01330043724C0F0502B504757207797376A310757CF8773A7EB76AC2",
      INIT_08 => X"01FE7D6D04AD73107071719903887BF50370186717650A9E17345C520E34116C",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 4) => ADDRBWRADDR(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15) => NLW_q0_reg_DOADO_UNCONNECTED(15),
      DOADO(14 downto 0) => SeparableConv2D_4_w_s_q0(14 downto 0),
      DOBDO(15) => NLW_q0_reg_DOBDO_UNCONNECTED(15),
      DOBDO(14 downto 0) => SeparableConv2D_4_w_s_q1(14 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => SeparableConv2D_4_w_s_ce0,
      ENBWREN => SeparableConv2D_4_w_s_ce1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_11ns_5ns_11s_15_1_1_DSP48_11 is
  port (
    input_r_address0 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    or_ln36_reg_9840 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_w_0_reg_276_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out_w_0_reg_276_reg[2]\ : out STD_LOGIC;
    \icmp_ln31_reg_965_reg[0]\ : out STD_LOGIC;
    \indvar_flatten_reg_265_reg[5]\ : out STD_LOGIC;
    \out_w_0_reg_276_reg[1]\ : out STD_LOGIC;
    \in_d_0_reg_299_reg[4]\ : out STD_LOGIC;
    \out_h_0_reg_254_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \in_d_0_reg_299_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \in_d_0_reg_299_reg[4]_1\ : out STD_LOGIC;
    icmp_ln31_fu_488_p2 : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out_w_0_reg_276_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \out_w_0_reg_276_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \select_ln32_1_reg_974_reg[6]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \in_d_0_reg_299_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    \in_d_0_reg_299_reg[2]_0\ : in STD_LOGIC;
    indvar_flatten18_reg_243_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \in_d_0_reg_299_reg[4]_2\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \in_d_0_reg_299_reg[4]_3\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \select_ln32_1_reg_974_reg[6]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_11ns_5ns_11s_15_1_1_DSP48_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_11ns_5ns_11s_15_1_1_DSP48_11 is
  signal \^a\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln39_fu_482_p2 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \^icmp_ln31_fu_488_p2\ : STD_LOGIC;
  signal \icmp_ln31_reg_965[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln31_reg_965[0]_i_3_n_5\ : STD_LOGIC;
  signal \^icmp_ln31_reg_965_reg[0]\ : STD_LOGIC;
  signal \^in_d_0_reg_299_reg[4]\ : STD_LOGIC;
  signal \^in_d_0_reg_299_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^in_d_0_reg_299_reg[4]_1\ : STD_LOGIC;
  signal \^indvar_flatten_reg_265_reg[5]\ : STD_LOGIC;
  signal \^or_ln36_reg_9840\ : STD_LOGIC;
  signal \^out_h_0_reg_254_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^out_w_0_reg_276_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out_w_0_reg_276_reg[1]\ : STD_LOGIC;
  signal \^out_w_0_reg_276_reg[2]\ : STD_LOGIC;
  signal \^out_w_0_reg_276_reg[4]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_i_11__12_n_5\ : STD_LOGIC;
  signal \p_i_12__7_n_5\ : STD_LOGIC;
  signal \p_i_13__5_n_5\ : STD_LOGIC;
  signal \p_i_14__12_n_5\ : STD_LOGIC;
  signal \p_i_15__12_n_5\ : STD_LOGIC;
  signal \p_i_16__11_n_5\ : STD_LOGIC;
  signal \p_i_17__9_n_5\ : STD_LOGIC;
  signal \p_i_18__7_n_5\ : STD_LOGIC;
  signal \p_i_19__6_n_5\ : STD_LOGIC;
  signal \p_i_20__6_n_5\ : STD_LOGIC;
  signal \p_i_21__5_n_5\ : STD_LOGIC;
  signal \p_i_22__6_n_5\ : STD_LOGIC;
  signal \p_i_23__7_n_5\ : STD_LOGIC;
  signal \p_i_24__7_n_5\ : STD_LOGIC;
  signal \p_i_25__5_n_5\ : STD_LOGIC;
  signal \p_i_26__6_n_5\ : STD_LOGIC;
  signal \p_i_27__4_n_5\ : STD_LOGIC;
  signal \p_i_28__4_n_5\ : STD_LOGIC;
  signal \p_i_29__5_n_7\ : STD_LOGIC;
  signal \p_i_31__5_n_5\ : STD_LOGIC;
  signal \p_i_33__5_n_5\ : STD_LOGIC;
  signal \p_i_34__4_n_5\ : STD_LOGIC;
  signal \p_i_34__4_n_6\ : STD_LOGIC;
  signal \p_i_34__4_n_7\ : STD_LOGIC;
  signal \p_i_34__4_n_8\ : STD_LOGIC;
  signal \p_i_35__1_n_5\ : STD_LOGIC;
  signal \p_i_36__2_n_5\ : STD_LOGIC;
  signal \p_i_37__1_n_5\ : STD_LOGIC;
  signal \p_i_38__1_n_5\ : STD_LOGIC;
  signal \p_i_39__2_n_5\ : STD_LOGIC;
  signal \p_i_40__1_n_5\ : STD_LOGIC;
  signal \p_i_41__0_n_5\ : STD_LOGIC;
  signal \p_i_41__0_n_6\ : STD_LOGIC;
  signal \p_i_41__0_n_7\ : STD_LOGIC;
  signal \p_i_41__0_n_8\ : STD_LOGIC;
  signal \p_i_42__0_n_5\ : STD_LOGIC;
  signal \p_i_43__1_n_5\ : STD_LOGIC;
  signal \p_i_44__1_n_5\ : STD_LOGIC;
  signal \p_i_45__0_n_5\ : STD_LOGIC;
  signal \p_i_46__0_n_5\ : STD_LOGIC;
  signal \p_i_47__0_n_5\ : STD_LOGIC;
  signal \p_i_48__0_n_5\ : STD_LOGIC;
  signal \p_i_49__0_n_5\ : STD_LOGIC;
  signal \p_i_50__0_n_5\ : STD_LOGIC;
  signal p_i_51_n_5 : STD_LOGIC;
  signal p_i_52_n_5 : STD_LOGIC;
  signal \p_i_53__0_n_5\ : STD_LOGIC;
  signal p_i_54_n_5 : STD_LOGIC;
  signal \p_i_7__8_n_11\ : STD_LOGIC;
  signal \p_i_7__8_n_12\ : STD_LOGIC;
  signal \p_i_7__8_n_8\ : STD_LOGIC;
  signal \p_i_8__8_n_10\ : STD_LOGIC;
  signal \p_i_8__8_n_11\ : STD_LOGIC;
  signal \p_i_8__8_n_12\ : STD_LOGIC;
  signal \p_i_8__8_n_5\ : STD_LOGIC;
  signal \p_i_8__8_n_6\ : STD_LOGIC;
  signal \p_i_8__8_n_7\ : STD_LOGIC;
  signal \p_i_8__8_n_8\ : STD_LOGIC;
  signal \p_i_8__8_n_9\ : STD_LOGIC;
  signal \p_i_9__8_n_10\ : STD_LOGIC;
  signal \p_i_9__8_n_11\ : STD_LOGIC;
  signal \p_i_9__8_n_12\ : STD_LOGIC;
  signal \p_i_9__8_n_5\ : STD_LOGIC;
  signal \p_i_9__8_n_6\ : STD_LOGIC;
  signal \p_i_9__8_n_7\ : STD_LOGIC;
  signal \p_i_9__8_n_8\ : STD_LOGIC;
  signal \p_i_9__8_n_9\ : STD_LOGIC;
  signal select_ln36_1_fu_604_p3 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \select_ln36_2_reg_994[4]_i_7_n_5\ : STD_LOGIC;
  signal sub_ln39_fu_472_p2 : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_p_i_29__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_i_29__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_i_7__8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_i_7__8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \in_d_0_reg_299[2]_i_1\ : label is "soft_lutpair317";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \p_i_30__3\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \p_i_32__4\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \p_i_33__5\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \p_i_35__1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \p_i_36__2\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \p_i_37__1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \p_i_38__1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \p_i_39__2\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \p_i_43__1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \select_ln36_2_reg_994[3]_i_2\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \select_ln36_2_reg_994[4]_i_3\ : label is "soft_lutpair317";
begin
  A(0) <= \^a\(0);
  D(3 downto 0) <= \^d\(3 downto 0);
  icmp_ln31_fu_488_p2 <= \^icmp_ln31_fu_488_p2\;
  \icmp_ln31_reg_965_reg[0]\ <= \^icmp_ln31_reg_965_reg[0]\;
  \in_d_0_reg_299_reg[4]\ <= \^in_d_0_reg_299_reg[4]\;
  \in_d_0_reg_299_reg[4]_0\(4 downto 0) <= \^in_d_0_reg_299_reg[4]_0\(4 downto 0);
  \in_d_0_reg_299_reg[4]_1\ <= \^in_d_0_reg_299_reg[4]_1\;
  \indvar_flatten_reg_265_reg[5]\ <= \^indvar_flatten_reg_265_reg[5]\;
  or_ln36_reg_9840 <= \^or_ln36_reg_9840\;
  \out_h_0_reg_254_reg[3]\(3 downto 0) <= \^out_h_0_reg_254_reg[3]\(3 downto 0);
  \out_w_0_reg_276_reg[0]\(0) <= \^out_w_0_reg_276_reg[0]\(0);
  \out_w_0_reg_276_reg[1]\ <= \^out_w_0_reg_276_reg[1]\;
  \out_w_0_reg_276_reg[2]\ <= \^out_w_0_reg_276_reg[2]\;
  \out_w_0_reg_276_reg[4]\(0) <= \^out_w_0_reg_276_reg[4]\(0);
\icmp_ln31_reg_965[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \icmp_ln31_reg_965[0]_i_2_n_5\,
      I1 => \icmp_ln31_reg_965[0]_i_3_n_5\,
      I2 => indvar_flatten18_reg_243_reg(12),
      I3 => indvar_flatten18_reg_243_reg(8),
      I4 => indvar_flatten18_reg_243_reg(10),
      I5 => indvar_flatten18_reg_243_reg(2),
      O => \^icmp_ln31_fu_488_p2\
    );
\icmp_ln31_reg_965[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => indvar_flatten18_reg_243_reg(9),
      I1 => indvar_flatten18_reg_243_reg(11),
      I2 => indvar_flatten18_reg_243_reg(0),
      I3 => indvar_flatten18_reg_243_reg(6),
      I4 => indvar_flatten18_reg_243_reg(5),
      I5 => indvar_flatten18_reg_243_reg(4),
      O => \icmp_ln31_reg_965[0]_i_2_n_5\
    );
\icmp_ln31_reg_965[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => indvar_flatten18_reg_243_reg(7),
      I1 => indvar_flatten18_reg_243_reg(3),
      I2 => indvar_flatten18_reg_243_reg(13),
      I3 => indvar_flatten18_reg_243_reg(1),
      O => \icmp_ln31_reg_965[0]_i_3_n_5\
    );
\in_d_0_reg_299[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \in_d_0_reg_299_reg[4]_3\(0),
      I1 => \in_d_0_reg_299_reg[2]_0\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \in_d_0_reg_299_reg[2]\(0),
      I4 => \in_d_0_reg_299_reg[4]_2\(0),
      O => \^in_d_0_reg_299_reg[4]_0\(0)
    );
\in_d_0_reg_299[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \in_d_0_reg_299_reg[4]_3\(1),
      I1 => \in_d_0_reg_299_reg[2]_0\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \in_d_0_reg_299_reg[2]\(0),
      I4 => \in_d_0_reg_299_reg[4]_2\(1),
      O => \^in_d_0_reg_299_reg[4]_0\(1)
    );
\in_d_0_reg_299[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \in_d_0_reg_299_reg[4]_3\(2),
      I1 => \in_d_0_reg_299_reg[2]_0\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \in_d_0_reg_299_reg[2]\(0),
      I4 => \in_d_0_reg_299_reg[4]_2\(2),
      O => \^in_d_0_reg_299_reg[4]_0\(2)
    );
\in_d_0_reg_299[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \in_d_0_reg_299_reg[4]_3\(3),
      I1 => \in_d_0_reg_299_reg[2]_0\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \in_d_0_reg_299_reg[2]\(0),
      I4 => \in_d_0_reg_299_reg[4]_2\(3),
      O => \^in_d_0_reg_299_reg[4]_0\(3)
    );
\in_d_0_reg_299[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \in_d_0_reg_299_reg[4]_3\(4),
      I1 => \in_d_0_reg_299_reg[2]_0\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \in_d_0_reg_299_reg[2]\(0),
      I4 => \in_d_0_reg_299_reg[4]_2\(4),
      O => \^in_d_0_reg_299_reg[4]_0\(4)
    );
\out_w_0_reg_276[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => Q(4),
      I1 => \in_d_0_reg_299_reg[2]_0\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \in_d_0_reg_299_reg[2]\(0),
      I4 => \out_w_0_reg_276_reg[4]_0\(4),
      O => \^out_w_0_reg_276_reg[4]\(0)
    );
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 5) => B"0000000000000000000000000",
      A(4) => select_ln36_1_fu_604_p3(4),
      A(3 downto 0) => \^d\(3 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000001100010000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \p_i_7__8_n_11\,
      C(46) => \p_i_7__8_n_11\,
      C(45) => \p_i_7__8_n_11\,
      C(44) => \p_i_7__8_n_11\,
      C(43) => \p_i_7__8_n_11\,
      C(42) => \p_i_7__8_n_11\,
      C(41) => \p_i_7__8_n_11\,
      C(40) => \p_i_7__8_n_11\,
      C(39) => \p_i_7__8_n_11\,
      C(38) => \p_i_7__8_n_11\,
      C(37) => \p_i_7__8_n_11\,
      C(36) => \p_i_7__8_n_11\,
      C(35) => \p_i_7__8_n_11\,
      C(34) => \p_i_7__8_n_11\,
      C(33) => \p_i_7__8_n_11\,
      C(32) => \p_i_7__8_n_11\,
      C(31) => \p_i_7__8_n_11\,
      C(30) => \p_i_7__8_n_11\,
      C(29) => \p_i_7__8_n_11\,
      C(28) => \p_i_7__8_n_11\,
      C(27) => \p_i_7__8_n_11\,
      C(26) => \p_i_7__8_n_11\,
      C(25) => \p_i_7__8_n_11\,
      C(24) => \p_i_7__8_n_11\,
      C(23) => \p_i_7__8_n_11\,
      C(22) => \p_i_7__8_n_11\,
      C(21) => \p_i_7__8_n_11\,
      C(20) => \p_i_7__8_n_11\,
      C(19) => \p_i_7__8_n_11\,
      C(18) => \p_i_7__8_n_11\,
      C(17) => \p_i_7__8_n_11\,
      C(16) => \p_i_7__8_n_11\,
      C(15) => \p_i_7__8_n_11\,
      C(14) => \p_i_7__8_n_11\,
      C(13) => \p_i_7__8_n_11\,
      C(12) => \p_i_7__8_n_11\,
      C(11) => \p_i_7__8_n_11\,
      C(10) => \p_i_7__8_n_11\,
      C(9) => \p_i_7__8_n_12\,
      C(8) => \p_i_8__8_n_9\,
      C(7) => \p_i_8__8_n_10\,
      C(6) => \p_i_8__8_n_11\,
      C(5) => \p_i_8__8_n_12\,
      C(4) => \p_i_9__8_n_9\,
      C(3) => \p_i_9__8_n_10\,
      C(2) => \p_i_9__8_n_11\,
      C(1) => \p_i_9__8_n_12\,
      C(0) => \^out_w_0_reg_276_reg[0]\(0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^or_ln36_reg_9840\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => \^or_ln36_reg_9840\,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_p_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => input_r_address0(13 downto 0),
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
\p_i_10__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFD"
    )
        port map (
      I0 => \^in_d_0_reg_299_reg[4]_0\(4),
      I1 => \^in_d_0_reg_299_reg[4]_0\(1),
      I2 => \^in_d_0_reg_299_reg[4]_0\(2),
      I3 => \^in_d_0_reg_299_reg[4]_0\(3),
      I4 => \^in_d_0_reg_299_reg[4]_0\(0),
      I5 => \^indvar_flatten_reg_265_reg[5]\,
      O => \^in_d_0_reg_299_reg[4]_1\
    );
\p_i_11__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_h_0_reg_254_reg[3]\(3),
      I1 => \^in_d_0_reg_299_reg[4]\,
      O => \p_i_11__12_n_5\
    );
\p_i_12__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^in_d_0_reg_299_reg[4]\,
      I1 => \^indvar_flatten_reg_265_reg[5]\,
      I2 => \p_i_29__5_n_7\,
      O => \p_i_12__7_n_5\
    );
\p_i_13__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF30FF22"
    )
        port map (
      I0 => sub_ln39_fu_472_p2(9),
      I1 => \^indvar_flatten_reg_265_reg[5]\,
      I2 => add_ln39_fu_482_p2(9),
      I3 => \p_i_31__5_n_5\,
      I4 => \^in_d_0_reg_299_reg[4]\,
      O => \p_i_13__5_n_5\
    );
\p_i_14__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_h_0_reg_254_reg[3]\(2),
      I1 => \^in_d_0_reg_299_reg[4]\,
      O => \p_i_14__12_n_5\
    );
\p_i_15__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_h_0_reg_254_reg[3]\(1),
      I1 => \^in_d_0_reg_299_reg[4]\,
      O => \p_i_15__12_n_5\
    );
\p_i_16__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_h_0_reg_254_reg[3]\(0),
      I1 => \^in_d_0_reg_299_reg[4]\,
      O => \p_i_16__11_n_5\
    );
\p_i_17__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006666999C"
    )
        port map (
      I0 => \select_ln32_1_reg_974_reg[6]\(0),
      I1 => \select_ln32_1_reg_974_reg[6]\(3),
      I2 => \select_ln32_1_reg_974_reg[6]\(2),
      I3 => \select_ln32_1_reg_974_reg[6]\(1),
      I4 => \^indvar_flatten_reg_265_reg[5]\,
      I5 => \^in_d_0_reg_299_reg[4]\,
      O => \p_i_17__9_n_5\
    );
\p_i_18__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0CACA"
    )
        port map (
      I0 => sub_ln39_fu_472_p2(8),
      I1 => \p_i_33__5_n_5\,
      I2 => \^indvar_flatten_reg_265_reg[5]\,
      I3 => add_ln39_fu_482_p2(8),
      I4 => \^in_d_0_reg_299_reg[4]\,
      O => \p_i_18__7_n_5\
    );
\p_i_19__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0CACA"
    )
        port map (
      I0 => \p_i_35__1_n_5\,
      I1 => \p_i_36__2_n_5\,
      I2 => \^indvar_flatten_reg_265_reg[5]\,
      I3 => add_ln39_fu_482_p2(7),
      I4 => \^in_d_0_reg_299_reg[4]\,
      O => \p_i_19__6_n_5\
    );
\p_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in_d_0_reg_299_reg[2]\(0),
      I1 => \^icmp_ln31_fu_488_p2\,
      O => \^or_ln36_reg_9840\
    );
\p_i_20__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0CACA"
    )
        port map (
      I0 => \p_i_37__1_n_5\,
      I1 => \p_i_38__1_n_5\,
      I2 => \^indvar_flatten_reg_265_reg[5]\,
      I3 => add_ln39_fu_482_p2(6),
      I4 => \^in_d_0_reg_299_reg[4]\,
      O => \p_i_20__6_n_5\
    );
\p_i_21__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CFF3C003CAA3CAA"
    )
        port map (
      I0 => \p_i_39__2_n_5\,
      I1 => \select_ln32_1_reg_974_reg[6]\(0),
      I2 => \select_ln32_1_reg_974_reg[6]\(3),
      I3 => \^indvar_flatten_reg_265_reg[5]\,
      I4 => add_ln39_fu_482_p2(5),
      I5 => \^in_d_0_reg_299_reg[4]\,
      O => \p_i_21__5_n_5\
    );
\p_i_22__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005556"
    )
        port map (
      I0 => \select_ln32_1_reg_974_reg[6]\(2),
      I1 => \select_ln32_1_reg_974_reg[6]\(0),
      I2 => \select_ln32_1_reg_974_reg[6]\(1),
      I3 => \^indvar_flatten_reg_265_reg[5]\,
      I4 => \^in_d_0_reg_299_reg[4]\,
      O => \p_i_22__6_n_5\
    );
\p_i_23__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0056"
    )
        port map (
      I0 => \select_ln32_1_reg_974_reg[6]\(1),
      I1 => \select_ln32_1_reg_974_reg[6]\(0),
      I2 => \^indvar_flatten_reg_265_reg[5]\,
      I3 => \^in_d_0_reg_299_reg[4]\,
      O => \p_i_23__7_n_5\
    );
\p_i_24__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^indvar_flatten_reg_265_reg[5]\,
      I1 => \select_ln32_1_reg_974_reg[6]\(0),
      I2 => \^in_d_0_reg_299_reg[4]\,
      O => \p_i_24__7_n_5\
    );
\p_i_25__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0CF606F3F3F606"
    )
        port map (
      I0 => \p_i_40__1_n_5\,
      I1 => \^a\(0),
      I2 => \^in_d_0_reg_299_reg[4]\,
      I3 => add_ln39_fu_482_p2(4),
      I4 => \^indvar_flatten_reg_265_reg[5]\,
      I5 => \select_ln32_1_reg_974_reg[6]\(2),
      O => \p_i_25__5_n_5\
    );
\p_i_26__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0CF909F3F3F606"
    )
        port map (
      I0 => \select_ln32_1_reg_974_reg[6]\(0),
      I1 => \p_i_42__0_n_5\,
      I2 => \^in_d_0_reg_299_reg[4]\,
      I3 => add_ln39_fu_482_p2(3),
      I4 => \^indvar_flatten_reg_265_reg[5]\,
      I5 => \select_ln32_1_reg_974_reg[6]\(1),
      O => \p_i_26__6_n_5\
    );
\p_i_27__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22D1DDE2"
    )
        port map (
      I0 => \p_i_43__1_n_5\,
      I1 => \^in_d_0_reg_299_reg[4]\,
      I2 => add_ln39_fu_482_p2(2),
      I3 => \^indvar_flatten_reg_265_reg[5]\,
      I4 => \select_ln32_1_reg_974_reg[6]\(0),
      O => \p_i_27__4_n_5\
    );
\p_i_28__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => add_ln39_fu_482_p2(1),
      I1 => \^indvar_flatten_reg_265_reg[5]\,
      I2 => \^in_d_0_reg_299_reg[4]\,
      I3 => \p_i_44__1_n_5\,
      O => \p_i_28__4_n_5\
    );
\p_i_29__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_34__4_n_5\,
      CO(3 downto 2) => \NLW_p_i_29__5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_i_29__5_n_7\,
      CO(0) => \NLW_p_i_29__5_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_p_i_29__5_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln39_fu_482_p2(9),
      S(3 downto 1) => B"001",
      S(0) => \p_i_45__0_n_5\
    );
\p_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF008000000000"
    )
        port map (
      I0 => \in_d_0_reg_299_reg[4]_2\(4),
      I1 => \in_d_0_reg_299_reg[2]\(0),
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \in_d_0_reg_299_reg[2]_0\,
      I4 => \in_d_0_reg_299_reg[4]_3\(4),
      I5 => \^in_d_0_reg_299_reg[4]_1\,
      O => select_ln36_1_fu_604_p3(4)
    );
\p_i_30__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCC888"
    )
        port map (
      I0 => \select_ln32_1_reg_974_reg[6]\(3),
      I1 => \select_ln32_1_reg_974_reg[6]\(4),
      I2 => \select_ln32_1_reg_974_reg[6]\(0),
      I3 => \select_ln32_1_reg_974_reg[6]\(1),
      I4 => \select_ln32_1_reg_974_reg[6]\(2),
      O => sub_ln39_fu_472_p2(9)
    );
\p_i_31__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAA8800000000"
    )
        port map (
      I0 => \select_ln32_1_reg_974_reg[6]\(4),
      I1 => \select_ln32_1_reg_974_reg[6]\(1),
      I2 => \select_ln32_1_reg_974_reg[6]\(0),
      I3 => \select_ln32_1_reg_974_reg[6]\(2),
      I4 => \select_ln32_1_reg_974_reg[6]\(3),
      I5 => \^indvar_flatten_reg_265_reg[5]\,
      O => \p_i_31__5_n_5\
    );
\p_i_32__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8999A8A8"
    )
        port map (
      I0 => \select_ln32_1_reg_974_reg[6]\(3),
      I1 => \select_ln32_1_reg_974_reg[6]\(2),
      I2 => \select_ln32_1_reg_974_reg[6]\(1),
      I3 => \select_ln32_1_reg_974_reg[6]\(0),
      I4 => \select_ln32_1_reg_974_reg[6]\(4),
      O => sub_ln39_fu_472_p2(8)
    );
\p_i_33__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A11FE00"
    )
        port map (
      I0 => \select_ln32_1_reg_974_reg[6]\(2),
      I1 => \select_ln32_1_reg_974_reg[6]\(1),
      I2 => \select_ln32_1_reg_974_reg[6]\(0),
      I3 => \select_ln32_1_reg_974_reg[6]\(3),
      I4 => \select_ln32_1_reg_974_reg[6]\(4),
      O => \p_i_33__5_n_5\
    );
\p_i_34__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_41__0_n_5\,
      CO(3) => \p_i_34__4_n_5\,
      CO(2) => \p_i_34__4_n_6\,
      CO(1) => \p_i_34__4_n_7\,
      CO(0) => \p_i_34__4_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln39_fu_482_p2(8 downto 5),
      S(3) => \p_i_46__0_n_5\,
      S(2) => \p_i_47__0_n_5\,
      S(1) => \p_i_48__0_n_5\,
      S(0) => \p_i_49__0_n_5\
    );
\p_i_35__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50AFD42A"
    )
        port map (
      I0 => \select_ln32_1_reg_974_reg[6]\(4),
      I1 => \select_ln32_1_reg_974_reg[6]\(0),
      I2 => \select_ln32_1_reg_974_reg[6]\(1),
      I3 => \select_ln32_1_reg_974_reg[6]\(2),
      I4 => \select_ln32_1_reg_974_reg[6]\(3),
      O => \p_i_35__1_n_5\
    );
\p_i_36__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"542BF50A"
    )
        port map (
      I0 => \select_ln32_1_reg_974_reg[6]\(4),
      I1 => \select_ln32_1_reg_974_reg[6]\(0),
      I2 => \select_ln32_1_reg_974_reg[6]\(1),
      I3 => \select_ln32_1_reg_974_reg[6]\(2),
      I4 => \select_ln32_1_reg_974_reg[6]\(3),
      O => \p_i_36__2_n_5\
    );
\p_i_37__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F50A0BF4"
    )
        port map (
      I0 => \select_ln32_1_reg_974_reg[6]\(0),
      I1 => \select_ln32_1_reg_974_reg[6]\(2),
      I2 => \select_ln32_1_reg_974_reg[6]\(3),
      I3 => \select_ln32_1_reg_974_reg[6]\(4),
      I4 => \select_ln32_1_reg_974_reg[6]\(1),
      O => \p_i_37__1_n_5\
    );
\p_i_38__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"693C"
    )
        port map (
      I0 => \select_ln32_1_reg_974_reg[6]\(0),
      I1 => \select_ln32_1_reg_974_reg[6]\(1),
      I2 => \select_ln32_1_reg_974_reg[6]\(4),
      I3 => \select_ln32_1_reg_974_reg[6]\(3),
      O => \p_i_38__1_n_5\
    );
\p_i_39__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F01E"
    )
        port map (
      I0 => \select_ln32_1_reg_974_reg[6]\(1),
      I1 => \select_ln32_1_reg_974_reg[6]\(2),
      I2 => \select_ln32_1_reg_974_reg[6]\(3),
      I3 => \select_ln32_1_reg_974_reg[6]\(0),
      O => \p_i_39__2_n_5\
    );
\p_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF008000000000"
    )
        port map (
      I0 => \in_d_0_reg_299_reg[4]_2\(3),
      I1 => \in_d_0_reg_299_reg[2]\(0),
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \in_d_0_reg_299_reg[2]_0\,
      I4 => \in_d_0_reg_299_reg[4]_3\(3),
      I5 => \^in_d_0_reg_299_reg[4]_1\,
      O => \^d\(3)
    );
\p_i_40__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \select_ln32_1_reg_974_reg[6]\(1),
      I1 => \select_ln32_1_reg_974_reg[6]\(0),
      I2 => \select_ln32_1_reg_974_reg[6]\(2),
      O => \p_i_40__1_n_5\
    );
\p_i_41__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_i_41__0_n_5\,
      CO(2) => \p_i_41__0_n_6\,
      CO(1) => \p_i_41__0_n_7\,
      CO(0) => \p_i_41__0_n_8\,
      CYINIT => '0',
      DI(3) => \p_i_40__1_n_5\,
      DI(2) => \p_i_50__0_n_5\,
      DI(1) => \select_ln32_1_reg_974_reg[6]\(0),
      DI(0) => '0',
      O(3 downto 0) => add_ln39_fu_482_p2(4 downto 1),
      S(3) => p_i_51_n_5,
      S(2) => p_i_52_n_5,
      S(1) => \p_i_53__0_n_5\,
      S(0) => p_i_54_n_5
    );
\p_i_42__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA656A"
    )
        port map (
      I0 => \^out_w_0_reg_276_reg[2]\,
      I1 => Q(3),
      I2 => \^icmp_ln31_reg_965_reg[0]\,
      I3 => \out_w_0_reg_276_reg[4]_0\(3),
      I4 => \^indvar_flatten_reg_265_reg[5]\,
      O => \p_i_42__0_n_5\
    );
\p_i_43__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA656A"
    )
        port map (
      I0 => \^out_w_0_reg_276_reg[1]\,
      I1 => Q(2),
      I2 => \^icmp_ln31_reg_965_reg[0]\,
      I3 => \out_w_0_reg_276_reg[4]_0\(2),
      I4 => \^indvar_flatten_reg_265_reg[5]\,
      O => \p_i_43__1_n_5\
    );
\p_i_44__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005A335ACC"
    )
        port map (
      I0 => Q(1),
      I1 => \out_w_0_reg_276_reg[4]_0\(1),
      I2 => Q(0),
      I3 => \^icmp_ln31_reg_965_reg[0]\,
      I4 => \out_w_0_reg_276_reg[4]_0\(0),
      I5 => \^indvar_flatten_reg_265_reg[5]\,
      O => \p_i_44__1_n_5\
    );
\p_i_45__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCC888"
    )
        port map (
      I0 => \select_ln32_1_reg_974_reg[6]\(3),
      I1 => \select_ln32_1_reg_974_reg[6]\(4),
      I2 => \select_ln32_1_reg_974_reg[6]\(0),
      I3 => \select_ln32_1_reg_974_reg[6]\(1),
      I4 => \select_ln32_1_reg_974_reg[6]\(2),
      O => \p_i_45__0_n_5\
    );
\p_i_46__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8999A8A8"
    )
        port map (
      I0 => \select_ln32_1_reg_974_reg[6]\(3),
      I1 => \select_ln32_1_reg_974_reg[6]\(2),
      I2 => \select_ln32_1_reg_974_reg[6]\(1),
      I3 => \select_ln32_1_reg_974_reg[6]\(0),
      I4 => \select_ln32_1_reg_974_reg[6]\(4),
      O => \p_i_46__0_n_5\
    );
\p_i_47__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50AFD42A"
    )
        port map (
      I0 => \select_ln32_1_reg_974_reg[6]\(4),
      I1 => \select_ln32_1_reg_974_reg[6]\(0),
      I2 => \select_ln32_1_reg_974_reg[6]\(1),
      I3 => \select_ln32_1_reg_974_reg[6]\(2),
      I4 => \select_ln32_1_reg_974_reg[6]\(3),
      O => \p_i_47__0_n_5\
    );
\p_i_48__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F50A0BF4"
    )
        port map (
      I0 => \select_ln32_1_reg_974_reg[6]\(0),
      I1 => \select_ln32_1_reg_974_reg[6]\(2),
      I2 => \select_ln32_1_reg_974_reg[6]\(3),
      I3 => \select_ln32_1_reg_974_reg[6]\(4),
      I4 => \select_ln32_1_reg_974_reg[6]\(1),
      O => \p_i_48__0_n_5\
    );
\p_i_49__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F01E"
    )
        port map (
      I0 => \select_ln32_1_reg_974_reg[6]\(1),
      I1 => \select_ln32_1_reg_974_reg[6]\(2),
      I2 => \select_ln32_1_reg_974_reg[6]\(3),
      I3 => \select_ln32_1_reg_974_reg[6]\(0),
      O => \p_i_49__0_n_5\
    );
\p_i_4__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF008000000000"
    )
        port map (
      I0 => \in_d_0_reg_299_reg[4]_2\(2),
      I1 => \in_d_0_reg_299_reg[2]\(0),
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \in_d_0_reg_299_reg[2]_0\,
      I4 => \in_d_0_reg_299_reg[4]_3\(2),
      I5 => \^in_d_0_reg_299_reg[4]_1\,
      O => \^d\(2)
    );
\p_i_50__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \select_ln32_1_reg_974_reg[6]\(0),
      I1 => \select_ln32_1_reg_974_reg[6]\(1),
      O => \p_i_50__0_n_5\
    );
p_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A9A9565656A956"
    )
        port map (
      I0 => \select_ln32_1_reg_974_reg[6]\(2),
      I1 => \select_ln32_1_reg_974_reg[6]\(0),
      I2 => \select_ln32_1_reg_974_reg[6]\(1),
      I3 => \out_w_0_reg_276_reg[4]_0\(4),
      I4 => \^icmp_ln31_reg_965_reg[0]\,
      I5 => Q(4),
      O => p_i_51_n_5
    );
p_i_52: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => \select_ln32_1_reg_974_reg[6]\(1),
      I1 => \select_ln32_1_reg_974_reg[6]\(0),
      I2 => \out_w_0_reg_276_reg[4]_0\(3),
      I3 => \^icmp_ln31_reg_965_reg[0]\,
      I4 => Q(3),
      O => p_i_52_n_5
    );
\p_i_53__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55556555AAAA6AAA"
    )
        port map (
      I0 => \select_ln32_1_reg_974_reg[6]\(0),
      I1 => \out_w_0_reg_276_reg[4]_0\(2),
      I2 => \in_d_0_reg_299_reg[2]\(0),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => \in_d_0_reg_299_reg[2]_0\,
      I5 => Q(2),
      O => \p_i_53__0_n_5\
    );
p_i_54: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => Q(1),
      I1 => \in_d_0_reg_299_reg[2]_0\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \in_d_0_reg_299_reg[2]\(0),
      I4 => \out_w_0_reg_276_reg[4]_0\(1),
      O => p_i_54_n_5
    );
\p_i_5__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF008000000000"
    )
        port map (
      I0 => \in_d_0_reg_299_reg[4]_2\(1),
      I1 => \in_d_0_reg_299_reg[2]\(0),
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \in_d_0_reg_299_reg[2]_0\,
      I4 => \in_d_0_reg_299_reg[4]_3\(1),
      I5 => \^in_d_0_reg_299_reg[4]_1\,
      O => \^d\(1)
    );
\p_i_6__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF008000000000"
    )
        port map (
      I0 => \in_d_0_reg_299_reg[4]_2\(0),
      I1 => \in_d_0_reg_299_reg[2]\(0),
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \in_d_0_reg_299_reg[2]_0\,
      I4 => \in_d_0_reg_299_reg[4]_3\(0),
      I5 => \^in_d_0_reg_299_reg[4]_1\,
      O => \^d\(0)
    );
\p_i_7__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_8__8_n_5\,
      CO(3 downto 1) => \NLW_p_i_7__8_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p_i_7__8_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \p_i_11__12_n_5\,
      O(3 downto 2) => \NLW_p_i_7__8_O_UNCONNECTED\(3 downto 2),
      O(1) => \p_i_7__8_n_11\,
      O(0) => \p_i_7__8_n_12\,
      S(3 downto 2) => B"00",
      S(1) => \p_i_12__7_n_5\,
      S(0) => \p_i_13__5_n_5\
    );
\p_i_8__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_9__8_n_5\,
      CO(3) => \p_i_8__8_n_5\,
      CO(2) => \p_i_8__8_n_6\,
      CO(1) => \p_i_8__8_n_7\,
      CO(0) => \p_i_8__8_n_8\,
      CYINIT => '0',
      DI(3) => \p_i_14__12_n_5\,
      DI(2) => \p_i_15__12_n_5\,
      DI(1) => \p_i_16__11_n_5\,
      DI(0) => \p_i_17__9_n_5\,
      O(3) => \p_i_8__8_n_9\,
      O(2) => \p_i_8__8_n_10\,
      O(1) => \p_i_8__8_n_11\,
      O(0) => \p_i_8__8_n_12\,
      S(3) => \p_i_18__7_n_5\,
      S(2) => \p_i_19__6_n_5\,
      S(1) => \p_i_20__6_n_5\,
      S(0) => \p_i_21__5_n_5\
    );
\p_i_9__8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_i_9__8_n_5\,
      CO(2) => \p_i_9__8_n_6\,
      CO(1) => \p_i_9__8_n_7\,
      CO(0) => \p_i_9__8_n_8\,
      CYINIT => '0',
      DI(3) => \p_i_22__6_n_5\,
      DI(2) => \p_i_23__7_n_5\,
      DI(1) => \p_i_24__7_n_5\,
      DI(0) => '0',
      O(3) => \p_i_9__8_n_9\,
      O(2) => \p_i_9__8_n_10\,
      O(1) => \p_i_9__8_n_11\,
      O(0) => \p_i_9__8_n_12\,
      S(3) => \p_i_25__5_n_5\,
      S(2) => \p_i_26__6_n_5\,
      S(1) => \p_i_27__4_n_5\,
      S(0) => \p_i_28__4_n_5\
    );
\select_ln32_1_reg_974[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"771188EE88EF7710"
    )
        port map (
      I0 => \^indvar_flatten_reg_265_reg[5]\,
      I1 => \select_ln32_1_reg_974_reg[6]\(0),
      I2 => \select_ln32_1_reg_974_reg[6]\(2),
      I3 => \select_ln32_1_reg_974_reg[6]\(3),
      I4 => \select_ln32_1_reg_974_reg[6]\(4),
      I5 => \select_ln32_1_reg_974_reg[6]\(1),
      O => \^out_h_0_reg_254_reg[3]\(0)
    );
\select_ln32_1_reg_974[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33204CDFFB3204CC"
    )
        port map (
      I0 => \^indvar_flatten_reg_265_reg[5]\,
      I1 => \select_ln32_1_reg_974_reg[6]\(4),
      I2 => \select_ln32_1_reg_974_reg[6]\(0),
      I3 => \select_ln32_1_reg_974_reg[6]\(1),
      I4 => \select_ln32_1_reg_974_reg[6]\(2),
      I5 => \select_ln32_1_reg_974_reg[6]\(3),
      O => \^out_h_0_reg_254_reg[3]\(1)
    );
\select_ln32_1_reg_974[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"48C3C1C3CCC8CCC0"
    )
        port map (
      I0 => \^indvar_flatten_reg_265_reg[5]\,
      I1 => \select_ln32_1_reg_974_reg[6]\(3),
      I2 => \select_ln32_1_reg_974_reg[6]\(2),
      I3 => \select_ln32_1_reg_974_reg[6]\(1),
      I4 => \select_ln32_1_reg_974_reg[6]\(0),
      I5 => \select_ln32_1_reg_974_reg[6]\(4),
      O => \^out_h_0_reg_254_reg[3]\(2)
    );
\select_ln32_1_reg_974[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70F0F0F0F0E0C0C0"
    )
        port map (
      I0 => \^indvar_flatten_reg_265_reg[5]\,
      I1 => \select_ln32_1_reg_974_reg[6]\(3),
      I2 => \select_ln32_1_reg_974_reg[6]\(4),
      I3 => \select_ln32_1_reg_974_reg[6]\(0),
      I4 => \select_ln32_1_reg_974_reg[6]\(1),
      I5 => \select_ln32_1_reg_974_reg[6]\(2),
      O => \^out_h_0_reg_254_reg[3]\(3)
    );
\select_ln36_2_reg_994[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55559A95"
    )
        port map (
      I0 => \^in_d_0_reg_299_reg[4]\,
      I1 => Q(0),
      I2 => \^icmp_ln31_reg_965_reg[0]\,
      I3 => \out_w_0_reg_276_reg[4]_0\(0),
      I4 => \^indvar_flatten_reg_265_reg[5]\,
      O => \^out_w_0_reg_276_reg[0]\(0)
    );
\select_ln36_2_reg_994[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0CCA000"
    )
        port map (
      I0 => Q(1),
      I1 => \out_w_0_reg_276_reg[4]_0\(1),
      I2 => Q(0),
      I3 => \^icmp_ln31_reg_965_reg[0]\,
      I4 => \out_w_0_reg_276_reg[4]_0\(0),
      I5 => \^indvar_flatten_reg_265_reg[5]\,
      O => \^out_w_0_reg_276_reg[1]\
    );
\select_ln36_2_reg_994[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => \^out_w_0_reg_276_reg[1]\,
      I1 => Q(2),
      I2 => \^icmp_ln31_reg_965_reg[0]\,
      I3 => \out_w_0_reg_276_reg[4]_0\(2),
      I4 => \^indvar_flatten_reg_265_reg[5]\,
      O => \^out_w_0_reg_276_reg[2]\
    );
\select_ln36_2_reg_994[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \in_d_0_reg_299_reg[2]_0\,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => \in_d_0_reg_299_reg[2]\(0),
      O => \^icmp_ln31_reg_965_reg[0]\
    );
\select_ln36_2_reg_994[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \select_ln32_1_reg_974_reg[6]_0\(5),
      I1 => \select_ln32_1_reg_974_reg[6]_0\(9),
      I2 => \select_ln32_1_reg_974_reg[6]_0\(6),
      I3 => \select_ln32_1_reg_974_reg[6]_0\(2),
      I4 => \select_ln36_2_reg_994[4]_i_7_n_5\,
      O => \^indvar_flatten_reg_265_reg[5]\
    );
\select_ln36_2_reg_994[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \^in_d_0_reg_299_reg[4]_0\(4),
      I1 => \^in_d_0_reg_299_reg[4]_0\(1),
      I2 => \^in_d_0_reg_299_reg[4]_0\(2),
      I3 => \^in_d_0_reg_299_reg[4]_0\(3),
      I4 => \^in_d_0_reg_299_reg[4]_0\(0),
      I5 => \^indvar_flatten_reg_265_reg[5]\,
      O => \^in_d_0_reg_299_reg[4]\
    );
\select_ln36_2_reg_994[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001DFF0000E200"
    )
        port map (
      I0 => \out_w_0_reg_276_reg[4]_0\(3),
      I1 => \^icmp_ln31_reg_965_reg[0]\,
      I2 => Q(3),
      I3 => \^out_w_0_reg_276_reg[2]\,
      I4 => \^indvar_flatten_reg_265_reg[5]\,
      I5 => \^out_w_0_reg_276_reg[4]\(0),
      O => \^a\(0)
    );
\select_ln36_2_reg_994[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \select_ln32_1_reg_974_reg[6]_0\(1),
      I1 => \select_ln32_1_reg_974_reg[6]_0\(0),
      I2 => \select_ln32_1_reg_974_reg[6]_0\(3),
      I3 => \select_ln32_1_reg_974_reg[6]_0\(8),
      I4 => \select_ln32_1_reg_974_reg[6]_0\(4),
      I5 => \select_ln32_1_reg_974_reg[6]_0\(7),
      O => \select_ln36_2_reg_994[4]_i_7_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_4ns_7ns_7s_10_1_1_DSP48_6 is
  port (
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[25]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \indvar_flatten_reg_391_reg[6]\ : out STD_LOGIC;
    \select_ln36_8_reg_1293_reg[0]\ : out STD_LOGIC;
    icmp_ln31_fu_760_p2 : out STD_LOGIC;
    \in_d_0_reg_423_reg[2]\ : out STD_LOGIC;
    \out_w_0_reg_402_reg[1]\ : out STD_LOGIC;
    \icmp_ln31_reg_1258_reg[0]\ : out STD_LOGIC;
    \out_w_0_reg_402_reg[2]\ : out STD_LOGIC;
    \in_d_0_reg_423_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_0_0 : in STD_LOGIC;
    ram_reg_0_1 : in STD_LOGIC;
    ram_reg_0_2 : in STD_LOGIC;
    ram_reg_0_3 : in STD_LOGIC;
    ram_reg_0_4 : in STD_LOGIC;
    ram_reg_0_5 : in STD_LOGIC;
    ram_reg_0_6 : in STD_LOGIC;
    ram_reg_0_7 : in STD_LOGIC;
    ram_reg_0_8 : in STD_LOGIC;
    ram_reg_0_9 : in STD_LOGIC;
    ram_reg_0_10 : in STD_LOGIC;
    ram_reg_0_11 : in STD_LOGIC;
    ram_reg_0_12 : in STD_LOGIC;
    ram_reg_0_13 : in STD_LOGIC;
    ram_reg_0_14 : in STD_LOGIC;
    ram_reg_0_15 : in STD_LOGIC;
    ram_reg_0_16 : in STD_LOGIC;
    ram_reg_0_17 : in STD_LOGIC;
    ram_reg_0_18 : in STD_LOGIC;
    ram_reg_0_19 : in STD_LOGIC;
    ram_reg_0_20 : in STD_LOGIC;
    ram_reg_0_21 : in STD_LOGIC;
    ram_reg_0_22 : in STD_LOGIC;
    ram_reg_0_23 : in STD_LOGIC;
    ram_reg_0_24 : in STD_LOGIC;
    ram_reg_0_25 : in STD_LOGIC;
    ram_reg_0_26 : in STD_LOGIC;
    ram_reg_0_27 : in STD_LOGIC;
    ram_reg_0_28 : in STD_LOGIC;
    ram_reg_0_29 : in STD_LOGIC;
    ram_reg_0_30 : in STD_LOGIC;
    ram_reg_0_31 : in STD_LOGIC;
    ram_reg_0_32 : in STD_LOGIC;
    ram_reg_0_33 : in STD_LOGIC;
    ram_reg_0_34 : in STD_LOGIC;
    ram_reg_0_35 : in STD_LOGIC;
    ram_reg_0_36 : in STD_LOGIC;
    ram_reg_0_37 : in STD_LOGIC;
    ram_reg_0_38 : in STD_LOGIC;
    ram_reg_0_39 : in STD_LOGIC;
    ram_reg_0_40 : in STD_LOGIC;
    ram_reg_0_41 : in STD_LOGIC;
    ram_reg_0_42 : in STD_LOGIC;
    ram_reg_0_43 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ram_reg_0_44 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    zext_ln39_11_fu_740_p1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \select_ln36_8_reg_1293_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in_d_0_reg_423_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    \in_d_0_reg_423_reg[3]_1\ : in STD_LOGIC;
    \select_ln36_8_reg_1293_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln31_reg_1258_reg[0]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \in_d_0_reg_423_reg[3]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in_d_0_reg_423_reg[3]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln33_reg_1267_reg[0]\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_4ns_7ns_7s_10_1_1_DSP48_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_4ns_7ns_7s_10_1_1_DSP48_6 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ap_cs_fsm_reg[4]\ : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_491_input_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^icmp_ln31_fu_760_p2\ : STD_LOGIC;
  signal \icmp_ln31_reg_1258[0]_i_2_n_5\ : STD_LOGIC;
  signal \^icmp_ln31_reg_1258_reg[0]\ : STD_LOGIC;
  signal \icmp_ln33_reg_1267[0]_i_2_n_5\ : STD_LOGIC;
  signal \^in_d_0_reg_423_reg[2]\ : STD_LOGIC;
  signal \^in_d_0_reg_423_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^indvar_flatten_reg_391_reg[6]\ : STD_LOGIC;
  signal \^out_w_0_reg_402_reg[1]\ : STD_LOGIC;
  signal \^out_w_0_reg_402_reg[2]\ : STD_LOGIC;
  signal \p_i_13__11_n_5\ : STD_LOGIC;
  signal \p_i_14__5_n_5\ : STD_LOGIC;
  signal \p_i_15__6_n_5\ : STD_LOGIC;
  signal \p_i_16__6_n_5\ : STD_LOGIC;
  signal \p_i_17__5_n_5\ : STD_LOGIC;
  signal \p_i_18__6_n_5\ : STD_LOGIC;
  signal \p_i_19__9_n_5\ : STD_LOGIC;
  signal \p_i_20__5_n_5\ : STD_LOGIC;
  signal \p_i_21__4_n_5\ : STD_LOGIC;
  signal \p_i_22__4_n_5\ : STD_LOGIC;
  signal \p_i_23__4_n_5\ : STD_LOGIC;
  signal \p_i_24__5_n_5\ : STD_LOGIC;
  signal \p_i_25__4_n_5\ : STD_LOGIC;
  signal \p_i_26__5_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_23__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_31__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_35__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_39__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_43__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_47__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_51__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_55__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_59__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_63__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_67__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_71__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_75__0_n_5\ : STD_LOGIC;
  signal \^select_ln36_8_reg_1293_reg[0]\ : STD_LOGIC;
  signal select_ln36_9_fu_894_p3 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 10 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \out_w_0_reg_402[1]_i_1\ : label is "soft_lutpair252";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \p_i_12__6\ : label is "soft_lutpair252";
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  \ap_CS_fsm_reg[4]\ <= \^ap_cs_fsm_reg[4]\;
  icmp_ln31_fu_760_p2 <= \^icmp_ln31_fu_760_p2\;
  \icmp_ln31_reg_1258_reg[0]\ <= \^icmp_ln31_reg_1258_reg[0]\;
  \in_d_0_reg_423_reg[2]\ <= \^in_d_0_reg_423_reg[2]\;
  \in_d_0_reg_423_reg[3]\(3 downto 0) <= \^in_d_0_reg_423_reg[3]\(3 downto 0);
  \indvar_flatten_reg_391_reg[6]\ <= \^indvar_flatten_reg_391_reg[6]\;
  \out_w_0_reg_402_reg[1]\ <= \^out_w_0_reg_402_reg[1]\;
  \out_w_0_reg_402_reg[2]\ <= \^out_w_0_reg_402_reg[2]\;
  \select_ln36_8_reg_1293_reg[0]\ <= \^select_ln36_8_reg_1293_reg[0]\;
\and_ln32_reg_1277[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \^in_d_0_reg_423_reg[3]\(2),
      I1 => \^indvar_flatten_reg_391_reg[6]\,
      I2 => \^in_d_0_reg_423_reg[3]\(0),
      I3 => \^in_d_0_reg_423_reg[3]\(3),
      I4 => \^in_d_0_reg_423_reg[3]\(1),
      O => \^in_d_0_reg_423_reg[2]\
    );
\icmp_ln31_reg_1258[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \icmp_ln31_reg_1258_reg[0]_0\(6),
      I1 => \icmp_ln31_reg_1258_reg[0]_0\(3),
      I2 => \icmp_ln31_reg_1258_reg[0]_0\(2),
      I3 => \icmp_ln31_reg_1258[0]_i_2_n_5\,
      O => \^icmp_ln31_fu_760_p2\
    );
\icmp_ln31_reg_1258[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => \icmp_ln31_reg_1258_reg[0]_0\(1),
      I1 => \icmp_ln31_reg_1258_reg[0]_0\(0),
      I2 => \icmp_ln31_reg_1258_reg[0]_0\(7),
      I3 => \icmp_ln31_reg_1258_reg[0]_0\(8),
      I4 => \icmp_ln31_reg_1258_reg[0]_0\(4),
      I5 => \icmp_ln31_reg_1258_reg[0]_0\(5),
      O => \icmp_ln31_reg_1258[0]_i_2_n_5\
    );
\icmp_ln33_reg_1267[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \icmp_ln33_reg_1267_reg[0]\(6),
      I1 => \icmp_ln33_reg_1267_reg[0]\(3),
      I2 => \icmp_ln33_reg_1267_reg[0]\(5),
      I3 => \icmp_ln33_reg_1267[0]_i_2_n_5\,
      O => \^indvar_flatten_reg_391_reg[6]\
    );
\icmp_ln33_reg_1267[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \icmp_ln33_reg_1267_reg[0]\(1),
      I1 => \icmp_ln33_reg_1267_reg[0]\(0),
      I2 => \icmp_ln33_reg_1267_reg[0]\(4),
      I3 => \icmp_ln33_reg_1267_reg[0]\(2),
      O => \icmp_ln33_reg_1267[0]_i_2_n_5\
    );
\in_d_0_reg_423[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \in_d_0_reg_423_reg[3]_3\(0),
      I1 => \in_d_0_reg_423_reg[3]_1\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \in_d_0_reg_423_reg[3]_0\(0),
      I4 => \in_d_0_reg_423_reg[3]_2\(0),
      O => \^in_d_0_reg_423_reg[3]\(0)
    );
\in_d_0_reg_423[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \in_d_0_reg_423_reg[3]_3\(1),
      I1 => \in_d_0_reg_423_reg[3]_1\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \in_d_0_reg_423_reg[3]_0\(0),
      I4 => \in_d_0_reg_423_reg[3]_2\(1),
      O => \^in_d_0_reg_423_reg[3]\(1)
    );
\in_d_0_reg_423[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \in_d_0_reg_423_reg[3]_3\(2),
      I1 => \in_d_0_reg_423_reg[3]_1\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \in_d_0_reg_423_reg[3]_0\(0),
      I4 => \in_d_0_reg_423_reg[3]_2\(2),
      O => \^in_d_0_reg_423_reg[3]\(2)
    );
\in_d_0_reg_423[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \in_d_0_reg_423_reg[3]_3\(3),
      I1 => \in_d_0_reg_423_reg[3]_1\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \in_d_0_reg_423_reg[3]_0\(0),
      I4 => \in_d_0_reg_423_reg[3]_2\(3),
      O => \^in_d_0_reg_423_reg[3]\(3)
    );
\out_w_0_reg_402[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \select_ln36_8_reg_1293_reg[2]_0\(1),
      I1 => \in_d_0_reg_423_reg[3]_1\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \in_d_0_reg_423_reg[3]_0\(0),
      I4 => \select_ln36_8_reg_1293_reg[2]\(1),
      O => \^out_w_0_reg_402_reg[1]\
    );
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 4) => B"00000000000000000000000000",
      A(3 downto 0) => \^d\(3 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000110001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 6) => B"000000000000000000000000000000000000000000",
      C(5 downto 0) => select_ln36_9_fu_894_p3(5 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^ap_cs_fsm_reg[4]\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => \^ap_cs_fsm_reg[4]\,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 10) => NLW_p_P_UNCONNECTED(47 downto 10),
      P(9) => grp_pointwise_conv2d_fix_2_fu_491_input_r_address0(13),
      P(8 downto 0) => grp_pointwise_conv2d_fix_2_fu_491_input_r_address0(8 downto 0),
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
\p_i_10__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10EF8A7523DCB946"
    )
        port map (
      I0 => \^in_d_0_reg_423_reg[2]\,
      I1 => \^indvar_flatten_reg_391_reg[6]\,
      I2 => \p_i_22__4_n_5\,
      I3 => zext_ln39_11_fu_740_p1(1),
      I4 => zext_ln39_11_fu_740_p1(0),
      I5 => \^out_w_0_reg_402_reg[1]\,
      O => select_ln36_9_fu_894_p3(1)
    );
\p_i_11__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA999A955566656"
    )
        port map (
      I0 => \^in_d_0_reg_423_reg[2]\,
      I1 => \^indvar_flatten_reg_391_reg[6]\,
      I2 => \select_ln36_8_reg_1293_reg[2]\(0),
      I3 => \^icmp_ln31_reg_1258_reg[0]\,
      I4 => \select_ln36_8_reg_1293_reg[2]_0\(0),
      I5 => zext_ln39_11_fu_740_p1(0),
      O => select_ln36_9_fu_894_p3(0)
    );
\p_i_12__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \in_d_0_reg_423_reg[3]_1\,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => \in_d_0_reg_423_reg[3]_0\(0),
      O => \^icmp_ln31_reg_1258_reg[0]\
    );
\p_i_13__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD44FFFFFFFFD44F"
    )
        port map (
      I0 => \p_i_23__4_n_5\,
      I1 => \p_i_24__5_n_5\,
      I2 => zext_ln39_11_fu_740_p1(1),
      I3 => zext_ln39_11_fu_740_p1(2),
      I4 => zext_ln39_11_fu_740_p1(0),
      I5 => \^indvar_flatten_reg_391_reg[6]\,
      O => \p_i_13__11_n_5\
    );
\p_i_14__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F5B"
    )
        port map (
      I0 => zext_ln39_11_fu_740_p1(0),
      I1 => zext_ln39_11_fu_740_p1(2),
      I2 => zext_ln39_11_fu_740_p1(1),
      I3 => \^indvar_flatten_reg_391_reg[6]\,
      O => \p_i_14__5_n_5\
    );
\p_i_15__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77770000EEEF0000"
    )
        port map (
      I0 => zext_ln39_11_fu_740_p1(1),
      I1 => zext_ln39_11_fu_740_p1(0),
      I2 => \p_i_25__4_n_5\,
      I3 => \^in_d_0_reg_423_reg[2]\,
      I4 => zext_ln39_11_fu_740_p1(2),
      I5 => \^indvar_flatten_reg_391_reg[6]\,
      O => \p_i_15__6_n_5\
    );
\p_i_16__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5BFB0400"
    )
        port map (
      I0 => \^indvar_flatten_reg_391_reg[6]\,
      I1 => \p_i_25__4_n_5\,
      I2 => zext_ln39_11_fu_740_p1(0),
      I3 => zext_ln39_11_fu_740_p1(2),
      I4 => zext_ln39_11_fu_740_p1(1),
      O => \p_i_16__6_n_5\
    );
\p_i_17__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F402FD0F402FD00"
    )
        port map (
      I0 => \p_i_24__5_n_5\,
      I1 => \p_i_23__4_n_5\,
      I2 => \^indvar_flatten_reg_391_reg[6]\,
      I3 => zext_ln39_11_fu_740_p1(1),
      I4 => zext_ln39_11_fu_740_p1(2),
      I5 => zext_ln39_11_fu_740_p1(0),
      O => \p_i_17__5_n_5\
    );
\p_i_18__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14B4B4B1"
    )
        port map (
      I0 => \^indvar_flatten_reg_391_reg[6]\,
      I1 => \p_i_25__4_n_5\,
      I2 => zext_ln39_11_fu_740_p1(0),
      I3 => zext_ln39_11_fu_740_p1(2),
      I4 => zext_ln39_11_fu_740_p1(1),
      O => \p_i_18__6_n_5\
    );
\p_i_19__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C316698A69833CE"
    )
        port map (
      I0 => \p_i_23__4_n_5\,
      I1 => \^indvar_flatten_reg_391_reg[6]\,
      I2 => zext_ln39_11_fu_740_p1(1),
      I3 => zext_ln39_11_fu_740_p1(0),
      I4 => zext_ln39_11_fu_740_p1(2),
      I5 => \p_i_24__5_n_5\,
      O => \p_i_19__9_n_5\
    );
\p_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in_d_0_reg_423_reg[3]_0\(0),
      I1 => \^icmp_ln31_fu_760_p2\,
      O => \^ap_cs_fsm_reg[4]\
    );
\p_i_20__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B4B4B1E1E1E1E4B"
    )
        port map (
      I0 => \^indvar_flatten_reg_391_reg[6]\,
      I1 => \p_i_26__5_n_5\,
      I2 => zext_ln39_11_fu_740_p1(2),
      I3 => zext_ln39_11_fu_740_p1(0),
      I4 => zext_ln39_11_fu_740_p1(1),
      I5 => \^out_w_0_reg_402_reg[2]\,
      O => \p_i_20__5_n_5\
    );
\p_i_21__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999666666669"
    )
        port map (
      I0 => \p_i_23__4_n_5\,
      I1 => \p_i_24__5_n_5\,
      I2 => \^indvar_flatten_reg_391_reg[6]\,
      I3 => zext_ln39_11_fu_740_p1(1),
      I4 => zext_ln39_11_fu_740_p1(0),
      I5 => zext_ln39_11_fu_740_p1(2),
      O => \p_i_21__4_n_5\
    );
\p_i_22__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => \select_ln36_8_reg_1293_reg[2]_0\(0),
      I1 => \in_d_0_reg_423_reg[3]_1\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \in_d_0_reg_423_reg[3]_0\(0),
      I4 => \select_ln36_8_reg_1293_reg[2]\(0),
      O => \p_i_22__4_n_5\
    );
\p_i_23__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D1C232C"
    )
        port map (
      I0 => \^out_w_0_reg_402_reg[1]\,
      I1 => \^indvar_flatten_reg_391_reg[6]\,
      I2 => zext_ln39_11_fu_740_p1(1),
      I3 => zext_ln39_11_fu_740_p1(0),
      I4 => \^select_ln36_8_reg_1293_reg[0]\,
      O => \p_i_23__4_n_5\
    );
\p_i_24__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF57F7A808"
    )
        port map (
      I0 => \^out_w_0_reg_402_reg[1]\,
      I1 => \select_ln36_8_reg_1293_reg[2]\(0),
      I2 => \^icmp_ln31_reg_1258_reg[0]\,
      I3 => \select_ln36_8_reg_1293_reg[2]_0\(0),
      I4 => \^out_w_0_reg_402_reg[2]\,
      I5 => \^indvar_flatten_reg_391_reg[6]\,
      O => \p_i_24__5_n_5\
    );
\p_i_25__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA83AA03FEABEE8B"
    )
        port map (
      I0 => \^out_w_0_reg_402_reg[2]\,
      I1 => zext_ln39_11_fu_740_p1(1),
      I2 => zext_ln39_11_fu_740_p1(0),
      I3 => zext_ln39_11_fu_740_p1(2),
      I4 => \p_i_22__4_n_5\,
      I5 => \^out_w_0_reg_402_reg[1]\,
      O => \p_i_25__4_n_5\
    );
\p_i_26__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD5D0000AAAAA808"
    )
        port map (
      I0 => zext_ln39_11_fu_740_p1(0),
      I1 => \select_ln36_8_reg_1293_reg[2]\(0),
      I2 => \^icmp_ln31_reg_1258_reg[0]\,
      I3 => \select_ln36_8_reg_1293_reg[2]_0\(0),
      I4 => \^out_w_0_reg_402_reg[1]\,
      I5 => zext_ln39_11_fu_740_p1(1),
      O => \p_i_26__5_n_5\
    );
\p_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \in_d_0_reg_423_reg[3]_2\(3),
      I1 => \^icmp_ln31_reg_1258_reg[0]\,
      I2 => \in_d_0_reg_423_reg[3]_3\(3),
      I3 => \^in_d_0_reg_423_reg[2]\,
      I4 => \^indvar_flatten_reg_391_reg[6]\,
      O => \^d\(3)
    );
\p_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \in_d_0_reg_423_reg[3]_2\(2),
      I1 => \^icmp_ln31_reg_1258_reg[0]\,
      I2 => \in_d_0_reg_423_reg[3]_3\(2),
      I3 => \^in_d_0_reg_423_reg[2]\,
      I4 => \^indvar_flatten_reg_391_reg[6]\,
      O => \^d\(2)
    );
\p_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFBF0080"
    )
        port map (
      I0 => \in_d_0_reg_423_reg[3]_2\(1),
      I1 => \in_d_0_reg_423_reg[3]_0\(0),
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \in_d_0_reg_423_reg[3]_1\,
      I4 => \in_d_0_reg_423_reg[3]_3\(1),
      I5 => \^indvar_flatten_reg_391_reg[6]\,
      O => \^d\(1)
    );
\p_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFBF0080"
    )
        port map (
      I0 => \in_d_0_reg_423_reg[3]_2\(0),
      I1 => \in_d_0_reg_423_reg[3]_0\(0),
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \in_d_0_reg_423_reg[3]_1\,
      I4 => \in_d_0_reg_423_reg[3]_3\(0),
      I5 => \^indvar_flatten_reg_391_reg[6]\,
      O => \^d\(0)
    );
\p_i_6__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \p_i_13__11_n_5\,
      I1 => \p_i_14__5_n_5\,
      I2 => \^in_d_0_reg_423_reg[2]\,
      I3 => \p_i_15__6_n_5\,
      O => select_ln36_9_fu_894_p3(5)
    );
\p_i_7__7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_i_16__6_n_5\,
      I1 => \p_i_17__5_n_5\,
      O => select_ln36_9_fu_894_p3(4),
      S => \^in_d_0_reg_423_reg[2]\
    );
\p_i_8__7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_i_18__6_n_5\,
      I1 => \p_i_19__9_n_5\,
      O => select_ln36_9_fu_894_p3(3),
      S => \^in_d_0_reg_423_reg[2]\
    );
\p_i_9__7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_i_20__5_n_5\,
      I1 => \p_i_21__4_n_5\,
      O => select_ln36_9_fu_894_p3(2),
      S => \^in_d_0_reg_423_reg[2]\
    );
\ram_reg_0_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => \ram_reg_0_i_55__0_n_5\,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_25,
      I4 => ram_reg_0_26,
      I5 => ram_reg_0_27,
      O => \ap_CS_fsm_reg[25]\(5)
    );
\ram_reg_0_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => \ram_reg_0_i_59__0_n_5\,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_28,
      I4 => ram_reg_0_29,
      I5 => ram_reg_0_30,
      O => \ap_CS_fsm_reg[25]\(4)
    );
\ram_reg_0_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => \ram_reg_0_i_63__0_n_5\,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_31,
      I4 => ram_reg_0_32,
      I5 => ram_reg_0_33,
      O => \ap_CS_fsm_reg[25]\(3)
    );
\ram_reg_0_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => \ram_reg_0_i_67__0_n_5\,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_34,
      I4 => ram_reg_0_35,
      I5 => ram_reg_0_36,
      O => \ap_CS_fsm_reg[25]\(2)
    );
\ram_reg_0_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => \ram_reg_0_i_71__0_n_5\,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_37,
      I4 => ram_reg_0_38,
      I5 => ram_reg_0_39,
      O => \ap_CS_fsm_reg[25]\(1)
    );
\ram_reg_0_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => \ram_reg_0_i_75__0_n_5\,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_40,
      I4 => ram_reg_0_41,
      I5 => ram_reg_0_42,
      O => \ap_CS_fsm_reg[25]\(0)
    );
\ram_reg_0_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_2_fu_491_input_r_address0(13),
      I1 => ram_reg_0_43(12),
      I2 => ram_reg_0_44(11),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => \ram_reg_0_i_23__0_n_5\
    );
\ram_reg_0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => \ram_reg_0_i_23__0_n_5\,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_1,
      I4 => ram_reg_0_2,
      I5 => ram_reg_0_3,
      O => \ap_CS_fsm_reg[25]\(13)
    );
\ram_reg_0_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_2_fu_491_input_r_address0(13),
      I1 => ram_reg_0_43(11),
      I2 => ram_reg_0_44(11),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => \ram_reg_0_i_31__0_n_5\
    );
\ram_reg_0_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_2_fu_491_input_r_address0(13),
      I1 => ram_reg_0_43(10),
      I2 => ram_reg_0_44(10),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => \ram_reg_0_i_35__0_n_5\
    );
\ram_reg_0_i_39__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_2_fu_491_input_r_address0(13),
      I1 => ram_reg_0_43(9),
      I2 => ram_reg_0_44(9),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => \ram_reg_0_i_39__0_n_5\
    );
\ram_reg_0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => \ram_reg_0_i_23__0_n_5\,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_4,
      I4 => ram_reg_0_5,
      I5 => ram_reg_0_6,
      O => \ap_CS_fsm_reg[25]\(12)
    );
\ram_reg_0_i_43__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_2_fu_491_input_r_address0(8),
      I1 => ram_reg_0_43(8),
      I2 => ram_reg_0_44(8),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => \ram_reg_0_i_43__0_n_5\
    );
\ram_reg_0_i_47__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_2_fu_491_input_r_address0(7),
      I1 => ram_reg_0_43(7),
      I2 => ram_reg_0_44(7),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => \ram_reg_0_i_47__0_n_5\
    );
\ram_reg_0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => \ram_reg_0_i_31__0_n_5\,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_7,
      I4 => ram_reg_0_8,
      I5 => ram_reg_0_9,
      O => \ap_CS_fsm_reg[25]\(11)
    );
\ram_reg_0_i_51__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_2_fu_491_input_r_address0(6),
      I1 => ram_reg_0_43(6),
      I2 => ram_reg_0_44(6),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => \ram_reg_0_i_51__0_n_5\
    );
\ram_reg_0_i_55__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_2_fu_491_input_r_address0(5),
      I1 => ram_reg_0_43(5),
      I2 => ram_reg_0_44(5),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => \ram_reg_0_i_55__0_n_5\
    );
\ram_reg_0_i_59__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_2_fu_491_input_r_address0(4),
      I1 => ram_reg_0_43(4),
      I2 => ram_reg_0_44(4),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => \ram_reg_0_i_59__0_n_5\
    );
\ram_reg_0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => \ram_reg_0_i_35__0_n_5\,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_10,
      I4 => ram_reg_0_11,
      I5 => ram_reg_0_12,
      O => \ap_CS_fsm_reg[25]\(10)
    );
\ram_reg_0_i_63__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_2_fu_491_input_r_address0(3),
      I1 => ram_reg_0_43(3),
      I2 => ram_reg_0_44(3),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => \ram_reg_0_i_63__0_n_5\
    );
\ram_reg_0_i_67__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_2_fu_491_input_r_address0(2),
      I1 => ram_reg_0_43(2),
      I2 => ram_reg_0_44(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => \ram_reg_0_i_67__0_n_5\
    );
\ram_reg_0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => \ram_reg_0_i_39__0_n_5\,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_13,
      I4 => ram_reg_0_14,
      I5 => ram_reg_0_15,
      O => \ap_CS_fsm_reg[25]\(9)
    );
\ram_reg_0_i_71__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_2_fu_491_input_r_address0(1),
      I1 => ram_reg_0_43(1),
      I2 => ram_reg_0_44(1),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => \ram_reg_0_i_71__0_n_5\
    );
\ram_reg_0_i_75__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_2_fu_491_input_r_address0(0),
      I1 => ram_reg_0_43(0),
      I2 => ram_reg_0_44(0),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => \ram_reg_0_i_75__0_n_5\
    );
\ram_reg_0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => \ram_reg_0_i_43__0_n_5\,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_16,
      I4 => ram_reg_0_17,
      I5 => ram_reg_0_18,
      O => \ap_CS_fsm_reg[25]\(8)
    );
\ram_reg_0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => \ram_reg_0_i_47__0_n_5\,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_19,
      I4 => ram_reg_0_20,
      I5 => ram_reg_0_21,
      O => \ap_CS_fsm_reg[25]\(7)
    );
\ram_reg_0_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => \ram_reg_0_i_51__0_n_5\,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_22,
      I4 => ram_reg_0_23,
      I5 => ram_reg_0_24,
      O => \ap_CS_fsm_reg[25]\(6)
    );
\select_ln36_8_reg_1293[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555455500004000"
    )
        port map (
      I0 => \^indvar_flatten_reg_391_reg[6]\,
      I1 => \select_ln36_8_reg_1293_reg[2]\(0),
      I2 => \in_d_0_reg_423_reg[3]_0\(0),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => \in_d_0_reg_423_reg[3]_1\,
      I5 => \select_ln36_8_reg_1293_reg[2]_0\(0),
      O => \^select_ln36_8_reg_1293_reg[0]\
    );
\select_ln36_8_reg_1293[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => \select_ln36_8_reg_1293_reg[2]_0\(2),
      I1 => \in_d_0_reg_423_reg[3]_1\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \in_d_0_reg_423_reg[3]_0\(0),
      I4 => \select_ln36_8_reg_1293_reg[2]\(2),
      O => \^out_w_0_reg_402_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_4ns_9ns_9s_12_1_1_DSP48_10 is
  port (
    input_r_address0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \in_d_reg_1620_reg[1]\ : out STD_LOGIC;
    \indvar_flatten_reg_547_reg[0]\ : out STD_LOGIC;
    \icmp_ln31_reg_1574_reg[0]\ : out STD_LOGIC;
    \out_w_0_reg_558_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln36_5_reg_1609_reg[1]\ : out STD_LOGIC;
    icmp_ln31_fu_1068_p2 : out STD_LOGIC;
    ap_phi_mux_in_d_0_phi_fu_583_p4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    out_w_0_reg_558 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln31_reg_1574_reg[0]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \in_d_0_reg_579_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    in_d_0_reg_579 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \select_ln36_4_reg_1603_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln33_reg_1583_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_4ns_9ns_9s_12_1_1_DSP48_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_4ns_9ns_9s_12_1_1_DSP48_10 is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln39_fu_1062_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^ap_phi_mux_in_d_0_phi_fu_583_p4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^icmp_ln31_fu_1068_p2\ : STD_LOGIC;
  signal \icmp_ln31_reg_1574[0]_i_2_n_5\ : STD_LOGIC;
  signal \^icmp_ln31_reg_1574_reg[0]\ : STD_LOGIC;
  signal \icmp_ln33_reg_1583[0]_i_2_n_5\ : STD_LOGIC;
  signal \^in_d_reg_1620_reg[1]\ : STD_LOGIC;
  signal \^indvar_flatten_reg_547_reg[0]\ : STD_LOGIC;
  signal \^out_w_0_reg_558_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_i_10__6_n_5\ : STD_LOGIC;
  signal \p_i_11__5_n_5\ : STD_LOGIC;
  signal \p_i_12__5_n_5\ : STD_LOGIC;
  signal \p_i_13__12_n_5\ : STD_LOGIC;
  signal \p_i_14__11_n_5\ : STD_LOGIC;
  signal \p_i_15__11_n_5\ : STD_LOGIC;
  signal \p_i_16__10_n_5\ : STD_LOGIC;
  signal \p_i_17__10_n_5\ : STD_LOGIC;
  signal \p_i_18__5_n_5\ : STD_LOGIC;
  signal \p_i_19__5_n_5\ : STD_LOGIC;
  signal \p_i_20__4_n_5\ : STD_LOGIC;
  signal \p_i_21__3_n_6\ : STD_LOGIC;
  signal \p_i_21__3_n_7\ : STD_LOGIC;
  signal \p_i_21__3_n_8\ : STD_LOGIC;
  signal \p_i_22__3_n_5\ : STD_LOGIC;
  signal \p_i_23__6_n_5\ : STD_LOGIC;
  signal \p_i_24__4_n_5\ : STD_LOGIC;
  signal \p_i_25__7_n_5\ : STD_LOGIC;
  signal \p_i_26__4_n_5\ : STD_LOGIC;
  signal \p_i_27__6_n_5\ : STD_LOGIC;
  signal \p_i_29__4_n_5\ : STD_LOGIC;
  signal \p_i_29__4_n_6\ : STD_LOGIC;
  signal \p_i_29__4_n_7\ : STD_LOGIC;
  signal \p_i_29__4_n_8\ : STD_LOGIC;
  signal \p_i_30__6_n_5\ : STD_LOGIC;
  signal \p_i_34__3_n_5\ : STD_LOGIC;
  signal \p_i_35__2_n_5\ : STD_LOGIC;
  signal \p_i_36__1_n_5\ : STD_LOGIC;
  signal \p_i_37__0_n_5\ : STD_LOGIC;
  signal \p_i_38__0_n_5\ : STD_LOGIC;
  signal \p_i_39__0_n_5\ : STD_LOGIC;
  signal \p_i_6__6_n_12\ : STD_LOGIC;
  signal \p_i_7__6_n_10\ : STD_LOGIC;
  signal \p_i_7__6_n_11\ : STD_LOGIC;
  signal \p_i_7__6_n_12\ : STD_LOGIC;
  signal \p_i_7__6_n_5\ : STD_LOGIC;
  signal \p_i_7__6_n_6\ : STD_LOGIC;
  signal \p_i_7__6_n_7\ : STD_LOGIC;
  signal \p_i_7__6_n_8\ : STD_LOGIC;
  signal \p_i_7__6_n_9\ : STD_LOGIC;
  signal \p_i_8__6_n_10\ : STD_LOGIC;
  signal \p_i_8__6_n_11\ : STD_LOGIC;
  signal \p_i_8__6_n_12\ : STD_LOGIC;
  signal \p_i_8__6_n_5\ : STD_LOGIC;
  signal \p_i_8__6_n_6\ : STD_LOGIC;
  signal \p_i_8__6_n_7\ : STD_LOGIC;
  signal \p_i_8__6_n_8\ : STD_LOGIC;
  signal \p_i_8__6_n_9\ : STD_LOGIC;
  signal \p_i_9__6_n_5\ : STD_LOGIC;
  signal select_ln32_fu_1092_p3 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal select_ln36_4_fu_1184_p3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^select_ln36_5_reg_1609_reg[1]\ : STD_LOGIC;
  signal sub_ln39_fu_1052_p2 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_p_i_6__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_i_6__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \out_w_0_reg_558[3]_i_1\ : label is "soft_lutpair284";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \p_i_23__6\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \p_i_24__4\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \p_i_25__7\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \p_i_26__4\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \p_i_27__6\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \p_i_28__3\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \select_ln36_4_reg_1603[0]_i_1\ : label is "soft_lutpair284";
begin
  DI(0) <= \^di\(0);
  E(0) <= \^e\(0);
  ap_phi_mux_in_d_0_phi_fu_583_p4(3 downto 0) <= \^ap_phi_mux_in_d_0_phi_fu_583_p4\(3 downto 0);
  icmp_ln31_fu_1068_p2 <= \^icmp_ln31_fu_1068_p2\;
  \icmp_ln31_reg_1574_reg[0]\ <= \^icmp_ln31_reg_1574_reg[0]\;
  \in_d_reg_1620_reg[1]\ <= \^in_d_reg_1620_reg[1]\;
  \indvar_flatten_reg_547_reg[0]\ <= \^indvar_flatten_reg_547_reg[0]\;
  \out_w_0_reg_558_reg[0]\(0) <= \^out_w_0_reg_558_reg[0]\(0);
  \select_ln36_5_reg_1609_reg[1]\ <= \^select_ln36_5_reg_1609_reg[1]\;
\and_ln32_reg_1593[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^ap_phi_mux_in_d_0_phi_fu_583_p4\(1),
      I1 => \^ap_phi_mux_in_d_0_phi_fu_583_p4\(3),
      I2 => \^ap_phi_mux_in_d_0_phi_fu_583_p4\(2),
      I3 => \^ap_phi_mux_in_d_0_phi_fu_583_p4\(0),
      I4 => \^indvar_flatten_reg_547_reg[0]\,
      O => \^in_d_reg_1620_reg[1]\
    );
\icmp_ln31_reg_1574[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \icmp_ln31_reg_1574_reg[0]_0\(10),
      I1 => \icmp_ln31_reg_1574_reg[0]_0\(6),
      I2 => \icmp_ln31_reg_1574[0]_i_2_n_5\,
      I3 => \icmp_ln31_reg_1574_reg[0]_0\(8),
      I4 => \icmp_ln31_reg_1574_reg[0]_0\(7),
      I5 => \icmp_ln31_reg_1574_reg[0]_0\(9),
      O => \^icmp_ln31_fu_1068_p2\
    );
\icmp_ln31_reg_1574[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \icmp_ln31_reg_1574_reg[0]_0\(3),
      I1 => \icmp_ln31_reg_1574_reg[0]_0\(0),
      I2 => \icmp_ln31_reg_1574_reg[0]_0\(1),
      I3 => \icmp_ln31_reg_1574_reg[0]_0\(2),
      I4 => \icmp_ln31_reg_1574_reg[0]_0\(5),
      I5 => \icmp_ln31_reg_1574_reg[0]_0\(4),
      O => \icmp_ln31_reg_1574[0]_i_2_n_5\
    );
\icmp_ln33_reg_1583[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \icmp_ln33_reg_1583_reg[0]\(0),
      I1 => \icmp_ln33_reg_1583_reg[0]\(1),
      I2 => \icmp_ln33_reg_1583_reg[0]\(2),
      I3 => \icmp_ln33_reg_1583_reg[0]\(7),
      I4 => \icmp_ln33_reg_1583[0]_i_2_n_5\,
      O => \^indvar_flatten_reg_547_reg[0]\
    );
\icmp_ln33_reg_1583[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \icmp_ln33_reg_1583_reg[0]\(6),
      I1 => \icmp_ln33_reg_1583_reg[0]\(3),
      I2 => \icmp_ln33_reg_1583_reg[0]\(5),
      I3 => \icmp_ln33_reg_1583_reg[0]\(4),
      O => \icmp_ln33_reg_1583[0]_i_2_n_5\
    );
\out_w_0_reg_558[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \in_d_0_reg_579_reg[0]\,
      I1 => p_1(0),
      I2 => ap_enable_reg_pp1_iter1,
      O => \^icmp_ln31_reg_1574_reg[0]\
    );
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 4) => B"00000000000000000000000000",
      A(3 downto 0) => select_ln36_4_fu_1184_p3(3 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000011000100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \p_i_6__6_n_12\,
      C(46) => \p_i_6__6_n_12\,
      C(45) => \p_i_6__6_n_12\,
      C(44) => \p_i_6__6_n_12\,
      C(43) => \p_i_6__6_n_12\,
      C(42) => \p_i_6__6_n_12\,
      C(41) => \p_i_6__6_n_12\,
      C(40) => \p_i_6__6_n_12\,
      C(39) => \p_i_6__6_n_12\,
      C(38) => \p_i_6__6_n_12\,
      C(37) => \p_i_6__6_n_12\,
      C(36) => \p_i_6__6_n_12\,
      C(35) => \p_i_6__6_n_12\,
      C(34) => \p_i_6__6_n_12\,
      C(33) => \p_i_6__6_n_12\,
      C(32) => \p_i_6__6_n_12\,
      C(31) => \p_i_6__6_n_12\,
      C(30) => \p_i_6__6_n_12\,
      C(29) => \p_i_6__6_n_12\,
      C(28) => \p_i_6__6_n_12\,
      C(27) => \p_i_6__6_n_12\,
      C(26) => \p_i_6__6_n_12\,
      C(25) => \p_i_6__6_n_12\,
      C(24) => \p_i_6__6_n_12\,
      C(23) => \p_i_6__6_n_12\,
      C(22) => \p_i_6__6_n_12\,
      C(21) => \p_i_6__6_n_12\,
      C(20) => \p_i_6__6_n_12\,
      C(19) => \p_i_6__6_n_12\,
      C(18) => \p_i_6__6_n_12\,
      C(17) => \p_i_6__6_n_12\,
      C(16) => \p_i_6__6_n_12\,
      C(15) => \p_i_6__6_n_12\,
      C(14) => \p_i_6__6_n_12\,
      C(13) => \p_i_6__6_n_12\,
      C(12) => \p_i_6__6_n_12\,
      C(11) => \p_i_6__6_n_12\,
      C(10) => \p_i_6__6_n_12\,
      C(9) => \p_i_6__6_n_12\,
      C(8) => \p_i_6__6_n_12\,
      C(7) => \p_i_7__6_n_9\,
      C(6) => \p_i_7__6_n_10\,
      C(5) => \p_i_7__6_n_11\,
      C(4) => \p_i_7__6_n_12\,
      C(3) => \p_i_8__6_n_9\,
      C(2) => \p_i_8__6_n_10\,
      C(1) => \p_i_8__6_n_11\,
      C(0) => \p_i_8__6_n_12\,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^e\(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => \^e\(0),
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => input_r_address0(11 downto 0),
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
\p_i_10__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F7F4F"
    )
        port map (
      I0 => \p_i_22__3_n_5\,
      I1 => \^in_d_reg_1620_reg[1]\,
      I2 => \p_i_23__6_n_5\,
      I3 => add_ln39_fu_1062_p2(7),
      I4 => \^indvar_flatten_reg_547_reg[0]\,
      O => \p_i_10__6_n_5\
    );
\p_i_11__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F7F4F"
    )
        port map (
      I0 => \p_i_24__4_n_5\,
      I1 => \^in_d_reg_1620_reg[1]\,
      I2 => \p_i_25__7_n_5\,
      I3 => add_ln39_fu_1062_p2(6),
      I4 => \^indvar_flatten_reg_547_reg[0]\,
      O => \p_i_11__5_n_5\
    );
\p_i_12__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F7F4F"
    )
        port map (
      I0 => \p_i_26__4_n_5\,
      I1 => \^in_d_reg_1620_reg[1]\,
      I2 => \p_i_27__6_n_5\,
      I3 => add_ln39_fu_1062_p2(5),
      I4 => \^indvar_flatten_reg_547_reg[0]\,
      O => \p_i_12__5_n_5\
    );
\p_i_13__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F606F6F6F606060"
    )
        port map (
      I0 => p_0(3),
      I1 => p_0(0),
      I2 => \^indvar_flatten_reg_547_reg[0]\,
      I3 => sub_ln39_fu_1052_p2(4),
      I4 => \^in_d_reg_1620_reg[1]\,
      I5 => add_ln39_fu_1062_p2(4),
      O => \p_i_13__12_n_5\
    );
\p_i_14__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1D00E200000000"
    )
        port map (
      I0 => out_w_0_reg_558(2),
      I1 => \^icmp_ln31_reg_1574_reg[0]\,
      I2 => Q(2),
      I3 => \^indvar_flatten_reg_547_reg[0]\,
      I4 => \^select_ln36_5_reg_1609_reg[1]\,
      I5 => \^in_d_reg_1620_reg[1]\,
      O => \p_i_14__11_n_5\
    );
\p_i_15__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1D00E200000000"
    )
        port map (
      I0 => out_w_0_reg_558(1),
      I1 => \^icmp_ln31_reg_1574_reg[0]\,
      I2 => Q(1),
      I3 => \^indvar_flatten_reg_547_reg[0]\,
      I4 => \^out_w_0_reg_558_reg[0]\(0),
      I5 => \^in_d_reg_1620_reg[1]\,
      O => \p_i_15__11_n_5\
    );
\p_i_16__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A888AAA"
    )
        port map (
      I0 => \^in_d_reg_1620_reg[1]\,
      I1 => \^indvar_flatten_reg_547_reg[0]\,
      I2 => Q(0),
      I3 => \^icmp_ln31_reg_1574_reg[0]\,
      I4 => out_w_0_reg_558(0),
      O => \p_i_16__10_n_5\
    );
\p_i_17__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"878787B4B4B487B4"
    )
        port map (
      I0 => p_0(2),
      I1 => \^indvar_flatten_reg_547_reg[0]\,
      I2 => \^di\(0),
      I3 => add_ln39_fu_1062_p2(3),
      I4 => \^in_d_reg_1620_reg[1]\,
      I5 => \p_i_30__6_n_5\,
      O => \p_i_17__10_n_5\
    );
\p_i_18__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9955669A9A5656"
    )
        port map (
      I0 => \p_i_14__11_n_5\,
      I1 => \^indvar_flatten_reg_547_reg[0]\,
      I2 => add_ln39_fu_1062_p2(2),
      I3 => p_0(0),
      I4 => p_0(1),
      I5 => \^in_d_reg_1620_reg[1]\,
      O => \p_i_18__5_n_5\
    );
\p_i_19__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99669A56"
    )
        port map (
      I0 => \p_i_15__11_n_5\,
      I1 => \^indvar_flatten_reg_547_reg[0]\,
      I2 => add_ln39_fu_1062_p2(1),
      I3 => p_0(0),
      I4 => \^in_d_reg_1620_reg[1]\,
      O => \p_i_19__5_n_5\
    );
\p_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1(0),
      I1 => \^icmp_ln31_fu_1068_p2\,
      O => \^e\(0)
    );
\p_i_20__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF001DFF1D00"
    )
        port map (
      I0 => out_w_0_reg_558(0),
      I1 => \^icmp_ln31_reg_1574_reg[0]\,
      I2 => Q(0),
      I3 => \^in_d_reg_1620_reg[1]\,
      I4 => add_ln39_fu_1062_p2(0),
      I5 => \^indvar_flatten_reg_547_reg[0]\,
      O => \p_i_20__4_n_5\
    );
\p_i_21__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_29__4_n_5\,
      CO(3) => add_ln39_fu_1062_p2(8),
      CO(2) => \p_i_21__3_n_6\,
      CO(1) => \p_i_21__3_n_7\,
      CO(0) => \p_i_21__3_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln39_fu_1062_p2(7 downto 4),
      S(3 downto 1) => sub_ln39_fu_1052_p2(7 downto 5),
      S(0) => \p_i_34__3_n_5\
    );
\p_i_22__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => p_0(2),
      I1 => p_0(1),
      I2 => p_0(3),
      O => \p_i_22__3_n_5\
    );
\p_i_23__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"81FFFFFF"
    )
        port map (
      I0 => p_0(1),
      I1 => p_0(0),
      I2 => p_0(2),
      I3 => p_0(3),
      I4 => \^indvar_flatten_reg_547_reg[0]\,
      O => \p_i_23__6_n_5\
    );
\p_i_24__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45BB"
    )
        port map (
      I0 => p_0(1),
      I1 => p_0(3),
      I2 => p_0(0),
      I3 => p_0(2),
      O => \p_i_24__4_n_5\
    );
\p_i_25__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9E0FFFFF"
    )
        port map (
      I0 => p_0(0),
      I1 => p_0(1),
      I2 => p_0(2),
      I3 => p_0(3),
      I4 => \^indvar_flatten_reg_547_reg[0]\,
      O => \p_i_25__7_n_5\
    );
\p_i_26__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F30D"
    )
        port map (
      I0 => p_0(2),
      I1 => p_0(0),
      I2 => p_0(3),
      I3 => p_0(1),
      O => \p_i_26__4_n_5\
    );
\p_i_27__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E363FFFF"
    )
        port map (
      I0 => p_0(0),
      I1 => p_0(1),
      I2 => p_0(3),
      I3 => p_0(2),
      I4 => \^indvar_flatten_reg_547_reg[0]\,
      O => \p_i_27__6_n_5\
    );
\p_i_28__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F01E"
    )
        port map (
      I0 => p_0(2),
      I1 => p_0(1),
      I2 => p_0(3),
      I3 => p_0(0),
      O => sub_ln39_fu_1052_p2(4)
    );
\p_i_29__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_i_29__4_n_5\,
      CO(2) => \p_i_29__4_n_6\,
      CO(1) => \p_i_29__4_n_7\,
      CO(0) => \p_i_29__4_n_8\,
      CYINIT => '0',
      DI(3) => \p_i_30__6_n_5\,
      DI(2) => \p_i_35__2_n_5\,
      DI(1) => p_0(0),
      DI(0) => '0',
      O(3 downto 0) => add_ln39_fu_1062_p2(3 downto 0),
      S(3) => \p_i_36__1_n_5\,
      S(2) => \p_i_37__0_n_5\,
      S(1) => \p_i_38__0_n_5\,
      S(0) => \p_i_39__0_n_5\
    );
\p_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => in_d_0_reg_579(3),
      I1 => \^icmp_ln31_reg_1574_reg[0]\,
      I2 => \select_ln36_4_reg_1603_reg[3]\(3),
      I3 => \^in_d_reg_1620_reg[1]\,
      I4 => \^indvar_flatten_reg_547_reg[0]\,
      O => select_ln36_4_fu_1184_p3(3)
    );
\p_i_30__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => p_0(0),
      I1 => p_0(1),
      I2 => p_0(2),
      O => \p_i_30__6_n_5\
    );
\p_i_31__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => p_0(3),
      I1 => p_0(1),
      I2 => p_0(2),
      O => sub_ln39_fu_1052_p2(7)
    );
\p_i_32__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA58"
    )
        port map (
      I0 => p_0(2),
      I1 => p_0(0),
      I2 => p_0(3),
      I3 => p_0(1),
      O => sub_ln39_fu_1052_p2(6)
    );
\p_i_33__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6564"
    )
        port map (
      I0 => p_0(1),
      I1 => p_0(3),
      I2 => p_0(0),
      I3 => p_0(2),
      O => sub_ln39_fu_1052_p2(5)
    );
\p_i_34__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F01E"
    )
        port map (
      I0 => p_0(2),
      I1 => p_0(1),
      I2 => p_0(3),
      I3 => p_0(0),
      O => \p_i_34__3_n_5\
    );
\p_i_35__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0(0),
      I1 => p_0(1),
      O => \p_i_35__2_n_5\
    );
\p_i_36__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A9A95656A95656"
    )
        port map (
      I0 => p_0(2),
      I1 => p_0(1),
      I2 => p_0(0),
      I3 => \^icmp_ln31_reg_1574_reg[0]\,
      I4 => out_w_0_reg_558(3),
      I5 => Q(3),
      O => \p_i_36__1_n_5\
    );
\p_i_37__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966966"
    )
        port map (
      I0 => p_0(1),
      I1 => p_0(0),
      I2 => \^icmp_ln31_reg_1574_reg[0]\,
      I3 => out_w_0_reg_558(2),
      I4 => Q(2),
      O => \p_i_37__0_n_5\
    );
\p_i_38__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AA6A5595AAAA"
    )
        port map (
      I0 => p_0(0),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => p_1(0),
      I3 => \in_d_0_reg_579_reg[0]\,
      I4 => out_w_0_reg_558(1),
      I5 => Q(1),
      O => \p_i_38__0_n_5\
    );
\p_i_39__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACCCCCC"
    )
        port map (
      I0 => Q(0),
      I1 => out_w_0_reg_558(0),
      I2 => \in_d_0_reg_579_reg[0]\,
      I3 => p_1(0),
      I4 => ap_enable_reg_pp1_iter1,
      O => \p_i_39__0_n_5\
    );
\p_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => in_d_0_reg_579(2),
      I1 => \^icmp_ln31_reg_1574_reg[0]\,
      I2 => \select_ln36_4_reg_1603_reg[3]\(2),
      I3 => \^in_d_reg_1620_reg[1]\,
      I4 => \^indvar_flatten_reg_547_reg[0]\,
      O => select_ln36_4_fu_1184_p3(2)
    );
\p_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => in_d_0_reg_579(1),
      I1 => \^icmp_ln31_reg_1574_reg[0]\,
      I2 => \select_ln36_4_reg_1603_reg[3]\(1),
      I3 => \^in_d_reg_1620_reg[1]\,
      I4 => \^indvar_flatten_reg_547_reg[0]\,
      O => select_ln36_4_fu_1184_p3(1)
    );
\p_i_5__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => in_d_0_reg_579(0),
      I1 => \^icmp_ln31_reg_1574_reg[0]\,
      I2 => \select_ln36_4_reg_1603_reg[3]\(0),
      I3 => \^in_d_reg_1620_reg[1]\,
      I4 => \^indvar_flatten_reg_547_reg[0]\,
      O => select_ln36_4_fu_1184_p3(0)
    );
\p_i_6__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_7__6_n_5\,
      CO(3 downto 0) => \NLW_p_i_6__6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_p_i_6__6_O_UNCONNECTED\(3 downto 1),
      O(0) => \p_i_6__6_n_12\,
      S(3 downto 1) => B"000",
      S(0) => \p_i_9__6_n_5\
    );
\p_i_7__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_8__6_n_5\,
      CO(3) => \p_i_7__6_n_5\,
      CO(2) => \p_i_7__6_n_6\,
      CO(1) => \p_i_7__6_n_7\,
      CO(0) => \p_i_7__6_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \p_i_7__6_n_9\,
      O(2) => \p_i_7__6_n_10\,
      O(1) => \p_i_7__6_n_11\,
      O(0) => \p_i_7__6_n_12\,
      S(3) => \p_i_10__6_n_5\,
      S(2) => \p_i_11__5_n_5\,
      S(1) => \p_i_12__5_n_5\,
      S(0) => \p_i_13__12_n_5\
    );
\p_i_8__6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_i_8__6_n_5\,
      CO(2) => \p_i_8__6_n_6\,
      CO(1) => \p_i_8__6_n_7\,
      CO(0) => \p_i_8__6_n_8\,
      CYINIT => '0',
      DI(3) => \^di\(0),
      DI(2) => \p_i_14__11_n_5\,
      DI(1) => \p_i_15__11_n_5\,
      DI(0) => \p_i_16__10_n_5\,
      O(3) => \p_i_8__6_n_9\,
      O(2) => \p_i_8__6_n_10\,
      O(1) => \p_i_8__6_n_11\,
      O(0) => \p_i_8__6_n_12\,
      S(3) => \p_i_17__10_n_5\,
      S(2) => \p_i_18__5_n_5\,
      S(1) => \p_i_19__5_n_5\,
      S(0) => \p_i_20__4_n_5\
    );
\p_i_9__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^in_d_reg_1620_reg[1]\,
      I1 => add_ln39_fu_1062_p2(8),
      I2 => \^indvar_flatten_reg_547_reg[0]\,
      O => \p_i_9__6_n_5\
    );
\select_ln36_4_reg_1603[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \select_ln36_4_reg_1603_reg[3]\(0),
      I1 => \in_d_0_reg_579_reg[0]\,
      I2 => p_1(0),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => in_d_0_reg_579(0),
      O => \^ap_phi_mux_in_d_0_phi_fu_583_p4\(0)
    );
\select_ln36_4_reg_1603[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \select_ln36_4_reg_1603_reg[3]\(1),
      I1 => \in_d_0_reg_579_reg[0]\,
      I2 => p_1(0),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => in_d_0_reg_579(1),
      O => \^ap_phi_mux_in_d_0_phi_fu_583_p4\(1)
    );
\select_ln36_4_reg_1603[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \select_ln36_4_reg_1603_reg[3]\(2),
      I1 => \in_d_0_reg_579_reg[0]\,
      I2 => p_1(0),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => in_d_0_reg_579(2),
      O => \^ap_phi_mux_in_d_0_phi_fu_583_p4\(2)
    );
\select_ln36_4_reg_1603[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \select_ln36_4_reg_1603_reg[3]\(3),
      I1 => \in_d_0_reg_579_reg[0]\,
      I2 => p_1(0),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => in_d_0_reg_579(3),
      O => \^ap_phi_mux_in_d_0_phi_fu_583_p4\(3)
    );
\select_ln36_5_reg_1609[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEAAA2A"
    )
        port map (
      I0 => out_w_0_reg_558(0),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => p_1(0),
      I3 => \in_d_0_reg_579_reg[0]\,
      I4 => Q(0),
      I5 => \^indvar_flatten_reg_547_reg[0]\,
      O => \^out_w_0_reg_558_reg[0]\(0)
    );
\select_ln36_5_reg_1609[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A000C0C0A000000"
    )
        port map (
      I0 => Q(1),
      I1 => out_w_0_reg_558(1),
      I2 => \^indvar_flatten_reg_547_reg[0]\,
      I3 => Q(0),
      I4 => \^icmp_ln31_reg_1574_reg[0]\,
      I5 => out_w_0_reg_558(0),
      O => \^select_ln36_5_reg_1609_reg[1]\
    );
\select_ln36_5_reg_1609[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => select_ln32_fu_1092_p3(3),
      I1 => select_ln32_fu_1092_p3(2),
      I2 => \^select_ln36_5_reg_1609_reg[1]\,
      I3 => \^in_d_reg_1620_reg[1]\,
      O => \^di\(0)
    );
\select_ln36_5_reg_1609[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEAAA2A"
    )
        port map (
      I0 => out_w_0_reg_558(3),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => p_1(0),
      I3 => \in_d_0_reg_579_reg[0]\,
      I4 => Q(3),
      I5 => \^indvar_flatten_reg_547_reg[0]\,
      O => select_ln32_fu_1092_p3(3)
    );
\select_ln36_5_reg_1609[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEAAA2A"
    )
        port map (
      I0 => out_w_0_reg_558(2),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => p_1(0),
      I3 => \in_d_0_reg_579_reg[0]\,
      I4 => Q(2),
      I5 => \^indvar_flatten_reg_547_reg[0]\,
      O => select_ln32_fu_1092_p3(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_8ns_5ns_4ns_12_1_1_DSP48_8 is
  port (
    input_r_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 0 to 0 );
    C : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0 : out STD_LOGIC;
    p_1 : out STD_LOGIC;
    p_2 : out STD_LOGIC;
    p_3 : out STD_LOGIC;
    p_4 : out STD_LOGIC;
    p_5 : out STD_LOGIC;
    p_6 : out STD_LOGIC;
    p_7 : out STD_LOGIC;
    p_8 : out STD_LOGIC;
    p_9 : out STD_LOGIC;
    p_10 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out_w_0_reg_159_reg[3]\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ln18_2_fu_308_p2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    output_r_address0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    MemBank_A_address01 : in STD_LOGIC;
    zext_ln18_reg_537_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_d_0_reg_126_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_11 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar_flatten_reg_137_reg[9]_i_4_0\ : in STD_LOGIC;
    mul_ln6_reg_531 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \indvar_flatten_reg_137_reg[9]_i_4_1\ : in STD_LOGIC;
    \indvar_flatten_reg_137_reg[9]_i_4_2\ : in STD_LOGIC;
    \indvar_flatten_reg_137_reg[9]_i_4_3\ : in STD_LOGIC;
    \indvar_flatten_reg_137_reg[9]_i_4_4\ : in STD_LOGIC;
    \indvar_flatten_reg_137_reg[9]_i_4_5\ : in STD_LOGIC;
    \indvar_flatten_reg_137_reg[9]_i_4_6\ : in STD_LOGIC;
    \indvar_flatten_reg_137_reg[9]_i_4_7\ : in STD_LOGIC;
    \indvar_flatten_reg_137_reg[9]_i_4_8\ : in STD_LOGIC;
    \indvar_flatten_reg_137_reg[9]_i_4_9\ : in STD_LOGIC;
    tmp_mid1_fu_408_p2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_fu_258_p2 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_8ns_5ns_4ns_12_1_1_DSP48_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_8ns_5ns_4ns_12_1_1_DSP48_8 is
  signal \^b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^c\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^ap_cs_fsm_reg[2]\ : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_548_input_r_address0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \indvar_flatten_reg_137[9]_i_6_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_137[9]_i_7_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_137[9]_i_8_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_137[9]_i_9_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_137_reg[9]_i_4_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_137_reg[9]_i_4_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_137_reg[9]_i_4_n_8\ : STD_LOGIC;
  signal \^mul_ln18_2_fu_308_p2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^out_w_0_reg_159_reg[3]\ : STD_LOGIC;
  signal \p_i_17__6_n_8\ : STD_LOGIC;
  signal \p_i_19__7_n_5\ : STD_LOGIC;
  signal \p_i_19__7_n_6\ : STD_LOGIC;
  signal \p_i_19__7_n_7\ : STD_LOGIC;
  signal \p_i_19__7_n_8\ : STD_LOGIC;
  signal \p_i_22__5_n_10\ : STD_LOGIC;
  signal \p_i_22__5_n_5\ : STD_LOGIC;
  signal \p_i_22__5_n_6\ : STD_LOGIC;
  signal \p_i_22__5_n_7\ : STD_LOGIC;
  signal \p_i_22__5_n_8\ : STD_LOGIC;
  signal \p_i_22__5_n_9\ : STD_LOGIC;
  signal \p_i_27__5_n_5\ : STD_LOGIC;
  signal \p_i_28__5_n_5\ : STD_LOGIC;
  signal \p_i_29__6_n_5\ : STD_LOGIC;
  signal \p_i_30__5_n_5\ : STD_LOGIC;
  signal \p_i_33__6_n_5\ : STD_LOGIC;
  signal \p_i_34__5_n_10\ : STD_LOGIC;
  signal \p_i_34__5_n_11\ : STD_LOGIC;
  signal \p_i_34__5_n_12\ : STD_LOGIC;
  signal \p_i_34__5_n_5\ : STD_LOGIC;
  signal \p_i_34__5_n_7\ : STD_LOGIC;
  signal \p_i_34__5_n_8\ : STD_LOGIC;
  signal \p_i_35__3_n_5\ : STD_LOGIC;
  signal \p_i_36__3_n_5\ : STD_LOGIC;
  signal \p_i_37__2_n_5\ : STD_LOGIC;
  signal \p_i_51__0_n_5\ : STD_LOGIC;
  signal \p_i_52__0_n_5\ : STD_LOGIC;
  signal p_i_53_n_5 : STD_LOGIC;
  signal \p_i_54__0_n_5\ : STD_LOGIC;
  signal p_i_55_n_5 : STD_LOGIC;
  signal p_i_56_n_5 : STD_LOGIC;
  signal p_i_57_n_5 : STD_LOGIC;
  signal p_i_66_n_5 : STD_LOGIC;
  signal p_i_67_n_5 : STD_LOGIC;
  signal p_i_68_n_5 : STD_LOGIC;
  signal p_i_69_n_5 : STD_LOGIC;
  signal p_i_70_n_5 : STD_LOGIC;
  signal p_i_71_n_5 : STD_LOGIC;
  signal \NLW_indvar_flatten_reg_137_reg[9]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_p_i_17__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_i_17__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_i_34__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_p_i_34__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \out_d_0_reg_126[3]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \out_d_0_reg_126[4]_i_2\ : label is "soft_lutpair362";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p : label is "{SYNTH-11 {cell *THIS*}}";
begin
  B(0) <= \^b\(0);
  C(3 downto 0) <= \^c\(3 downto 0);
  CO(0) <= \^co\(0);
  D(2 downto 0) <= \^d\(2 downto 0);
  \ap_CS_fsm_reg[2]\ <= \^ap_cs_fsm_reg[2]\;
  mul_ln18_2_fu_308_p2(7 downto 0) <= \^mul_ln18_2_fu_308_p2\(7 downto 0);
  \out_w_0_reg_159_reg[3]\ <= \^out_w_0_reg_159_reg[3]\;
\indvar_flatten_reg_137[9]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mul_ln6_reg_531(1),
      I1 => \indvar_flatten_reg_137_reg[9]_i_4_3\,
      O => \indvar_flatten_reg_137[9]_i_6_n_5\
    );
\indvar_flatten_reg_137[9]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000041"
    )
        port map (
      I0 => \indvar_flatten_reg_137_reg[9]_i_4_7\,
      I1 => mul_ln6_reg_531(1),
      I2 => \indvar_flatten_reg_137_reg[9]_i_4_8\,
      I3 => mul_ln6_reg_531(0),
      I4 => \indvar_flatten_reg_137_reg[9]_i_4_9\,
      O => \indvar_flatten_reg_137[9]_i_7_n_5\
    );
\indvar_flatten_reg_137[9]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0041"
    )
        port map (
      I0 => \indvar_flatten_reg_137_reg[9]_i_4_4\,
      I1 => mul_ln6_reg_531(1),
      I2 => \indvar_flatten_reg_137_reg[9]_i_4_5\,
      I3 => \indvar_flatten_reg_137_reg[9]_i_4_6\,
      O => \indvar_flatten_reg_137[9]_i_8_n_5\
    );
\indvar_flatten_reg_137[9]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0041"
    )
        port map (
      I0 => \indvar_flatten_reg_137_reg[9]_i_4_0\,
      I1 => mul_ln6_reg_531(0),
      I2 => \indvar_flatten_reg_137_reg[9]_i_4_1\,
      I3 => \indvar_flatten_reg_137_reg[9]_i_4_2\,
      O => \indvar_flatten_reg_137[9]_i_9_n_5\
    );
\indvar_flatten_reg_137_reg[9]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^co\(0),
      CO(2) => \indvar_flatten_reg_137_reg[9]_i_4_n_6\,
      CO(1) => \indvar_flatten_reg_137_reg[9]_i_4_n_7\,
      CO(0) => \indvar_flatten_reg_137_reg[9]_i_4_n_8\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_indvar_flatten_reg_137_reg[9]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \indvar_flatten_reg_137[9]_i_6_n_5\,
      S(2) => \indvar_flatten_reg_137[9]_i_7_n_5\,
      S(1) => \indvar_flatten_reg_137[9]_i_8_n_5\,
      S(0) => \indvar_flatten_reg_137[9]_i_9_n_5\
    );
\out_d_0_reg_126[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \out_d_0_reg_126_reg[4]\(0),
      I1 => \out_d_0_reg_126_reg[4]\(1),
      I2 => \out_d_0_reg_126_reg[4]\(2),
      O => \^d\(0)
    );
\out_d_0_reg_126[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \out_d_0_reg_126_reg[4]\(1),
      I1 => \out_d_0_reg_126_reg[4]\(0),
      I2 => \out_d_0_reg_126_reg[4]\(2),
      I3 => \out_d_0_reg_126_reg[4]\(3),
      O => \^d\(1)
    );
\out_d_0_reg_126[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \out_d_0_reg_126_reg[4]\(2),
      I1 => \out_d_0_reg_126_reg[4]\(0),
      I2 => \out_d_0_reg_126_reg[4]\(1),
      I3 => \out_d_0_reg_126_reg[4]\(3),
      I4 => \out_d_0_reg_126_reg[4]\(4),
      O => \^d\(2)
    );
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => \out\(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 4) => B"00000000000000",
      B(3) => ram_reg_0(2),
      B(2 downto 1) => B"11",
      B(0) => \^b\(0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 4) => B"00000000000000000000000000000000000000000000",
      C(3 downto 0) => \^c\(3 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^ap_cs_fsm_reg[2]\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => \^ap_cs_fsm_reg[2]\,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_P_UNCONNECTED(47 downto 12),
      P(11) => input_r_address0(0),
      P(10 downto 0) => grp_up_sampling2d_fix16_fu_548_input_r_address0(10 downto 0),
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
\p_i_10__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_mid1_fu_408_p2(0),
      I1 => \^out_w_0_reg_159_reg[3]\,
      I2 => \^mul_ln18_2_fu_308_p2\(0),
      I3 => \^co\(0),
      I4 => tmp_fu_258_p2(0),
      O => \out\(0)
    );
\p_i_11__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_11(4),
      I1 => \^co\(0),
      I2 => \^out_w_0_reg_159_reg[3]\,
      O => \^c\(3)
    );
\p_i_12__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_11(3),
      I1 => \^co\(0),
      I2 => \^out_w_0_reg_159_reg[3]\,
      O => \^c\(2)
    );
\p_i_13__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_11(2),
      I1 => \^co\(0),
      I2 => \^out_w_0_reg_159_reg[3]\,
      O => \^c\(1)
    );
\p_i_14__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_11(1),
      I1 => \^co\(0),
      I2 => \^out_w_0_reg_159_reg[3]\,
      O => \^c\(0)
    );
\p_i_16__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \p_i_27__5_n_5\,
      I1 => p_11(3),
      I2 => \^co\(0),
      O => \^out_w_0_reg_159_reg[3]\
    );
\p_i_17__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_19__7_n_5\,
      CO(3 downto 1) => \NLW_p_i_17__6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p_i_17__6_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \p_i_28__5_n_5\,
      O(3 downto 2) => \NLW_p_i_17__6_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^mul_ln18_2_fu_308_p2\(7 downto 6),
      S(3 downto 2) => B"00",
      S(1) => \p_i_29__6_n_5\,
      S(0) => \p_i_30__5_n_5\
    );
\p_i_19__7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_i_19__7_n_5\,
      CO(2) => \p_i_19__7_n_6\,
      CO(1) => \p_i_19__7_n_7\,
      CO(0) => \p_i_19__7_n_8\,
      CYINIT => '0',
      DI(3) => \p_i_33__6_n_5\,
      DI(2) => \p_i_34__5_n_12\,
      DI(1) => \p_i_22__5_n_9\,
      DI(0) => '0',
      O(3 downto 0) => \^mul_ln18_2_fu_308_p2\(5 downto 2),
      S(3) => \p_i_35__3_n_5\,
      S(2) => \p_i_36__3_n_5\,
      S(1) => \p_i_37__2_n_5\,
      S(0) => \p_i_22__5_n_10\
    );
\p_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => p_12(0),
      O => \^ap_cs_fsm_reg[2]\
    );
\p_i_22__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_i_22__5_n_5\,
      CO(2) => \p_i_22__5_n_6\,
      CO(1) => \p_i_22__5_n_7\,
      CO(0) => \p_i_22__5_n_8\,
      CYINIT => '0',
      DI(3) => \p_i_51__0_n_5\,
      DI(2) => \p_i_52__0_n_5\,
      DI(1) => p_i_53_n_5,
      DI(0) => '0',
      O(3) => \p_i_22__5_n_9\,
      O(2) => \p_i_22__5_n_10\,
      O(1 downto 0) => \^mul_ln18_2_fu_308_p2\(1 downto 0),
      S(3) => \p_i_54__0_n_5\,
      S(2) => p_i_55_n_5,
      S(1) => p_i_56_n_5,
      S(0) => p_i_57_n_5
    );
\p_i_27__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0900000900000000"
    )
        port map (
      I0 => p_11(4),
      I1 => mul_ln6_reg_531(1),
      I2 => p_11(0),
      I3 => p_11(1),
      I4 => mul_ln6_reg_531(0),
      I5 => p_11(2),
      O => \p_i_27__5_n_5\
    );
\p_i_28__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28880000"
    )
        port map (
      I0 => \p_i_34__5_n_11\,
      I1 => \out_d_0_reg_126_reg[4]\(2),
      I2 => \out_d_0_reg_126_reg[4]\(1),
      I3 => \out_d_0_reg_126_reg[4]\(0),
      I4 => zext_ln18_reg_537_reg(1),
      O => \p_i_28__5_n_5\
    );
\p_i_29__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8778F0F0"
    )
        port map (
      I0 => \p_i_34__5_n_10\,
      I1 => \^d\(1),
      I2 => \p_i_34__5_n_5\,
      I3 => \^d\(2),
      I4 => zext_ln18_reg_537_reg(1),
      O => \p_i_29__6_n_5\
    );
\p_i_2__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0(2),
      O => \^b\(0)
    );
\p_i_30__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8778F0F0"
    )
        port map (
      I0 => \p_i_34__5_n_11\,
      I1 => \^d\(0),
      I2 => \p_i_34__5_n_10\,
      I3 => \^d\(1),
      I4 => zext_ln18_reg_537_reg(1),
      O => \p_i_30__5_n_5\
    );
\p_i_33__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D57F2A80"
    )
        port map (
      I0 => zext_ln18_reg_537_reg(1),
      I1 => \out_d_0_reg_126_reg[4]\(0),
      I2 => \out_d_0_reg_126_reg[4]\(1),
      I3 => \out_d_0_reg_126_reg[4]\(2),
      I4 => \p_i_34__5_n_11\,
      O => \p_i_33__6_n_5\
    );
\p_i_34__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_22__5_n_5\,
      CO(3) => \p_i_34__5_n_5\,
      CO(2) => \NLW_p_i_34__5_CO_UNCONNECTED\(2),
      CO(1) => \p_i_34__5_n_7\,
      CO(0) => \p_i_34__5_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => p_i_66_n_5,
      DI(1) => p_i_67_n_5,
      DI(0) => p_i_68_n_5,
      O(3) => \NLW_p_i_34__5_O_UNCONNECTED\(3),
      O(2) => \p_i_34__5_n_10\,
      O(1) => \p_i_34__5_n_11\,
      O(0) => \p_i_34__5_n_12\,
      S(3) => '1',
      S(2) => p_i_69_n_5,
      S(1) => p_i_70_n_5,
      S(0) => p_i_71_n_5
    );
\p_i_35__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D57F2A80"
    )
        port map (
      I0 => zext_ln18_reg_537_reg(1),
      I1 => \out_d_0_reg_126_reg[4]\(0),
      I2 => \out_d_0_reg_126_reg[4]\(1),
      I3 => \out_d_0_reg_126_reg[4]\(2),
      I4 => \p_i_34__5_n_11\,
      O => \p_i_35__3_n_5\
    );
\p_i_36__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \p_i_34__5_n_12\,
      I1 => zext_ln18_reg_537_reg(1),
      I2 => \out_d_0_reg_126_reg[4]\(0),
      I3 => \out_d_0_reg_126_reg[4]\(1),
      O => \p_i_36__3_n_5\
    );
\p_i_37__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => \p_i_22__5_n_9\,
      I1 => zext_ln18_reg_537_reg(1),
      I2 => \out_d_0_reg_126_reg[4]\(0),
      O => \p_i_37__2_n_5\
    );
\p_i_3__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_mid1_fu_408_p2(7),
      I1 => \^out_w_0_reg_159_reg[3]\,
      I2 => \^mul_ln18_2_fu_308_p2\(7),
      I3 => \^co\(0),
      I4 => tmp_fu_258_p2(7),
      O => \out\(7)
    );
\p_i_4__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_mid1_fu_408_p2(6),
      I1 => \^out_w_0_reg_159_reg[3]\,
      I2 => \^mul_ln18_2_fu_308_p2\(6),
      I3 => \^co\(0),
      I4 => tmp_fu_258_p2(6),
      O => \out\(6)
    );
\p_i_51__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"29D65656"
    )
        port map (
      I0 => \out_d_0_reg_126_reg[4]\(2),
      I1 => \out_d_0_reg_126_reg[4]\(1),
      I2 => \out_d_0_reg_126_reg[4]\(0),
      I3 => \out_d_0_reg_126_reg[4]\(3),
      I4 => zext_ln18_reg_537_reg(0),
      O => \p_i_51__0_n_5\
    );
\p_i_52__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_d_0_reg_126_reg[4]\(1),
      O => \p_i_52__0_n_5\
    );
p_i_53: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => zext_ln18_reg_537_reg(0),
      I1 => \out_d_0_reg_126_reg[4]\(0),
      I2 => \out_d_0_reg_126_reg[4]\(1),
      O => p_i_53_n_5
    );
\p_i_54__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"356A956A"
    )
        port map (
      I0 => \out_d_0_reg_126_reg[4]\(2),
      I1 => \out_d_0_reg_126_reg[4]\(3),
      I2 => zext_ln18_reg_537_reg(0),
      I3 => \out_d_0_reg_126_reg[4]\(0),
      I4 => \out_d_0_reg_126_reg[4]\(1),
      O => \p_i_54__0_n_5\
    );
p_i_55: unisim.vcomponents.LUT4
    generic map(
      INIT => X"258F"
    )
        port map (
      I0 => zext_ln18_reg_537_reg(0),
      I1 => \out_d_0_reg_126_reg[4]\(0),
      I2 => \out_d_0_reg_126_reg[4]\(1),
      I3 => \out_d_0_reg_126_reg[4]\(2),
      O => p_i_55_n_5
    );
p_i_56: unisim.vcomponents.LUT3
    generic map(
      INIT => X"27"
    )
        port map (
      I0 => zext_ln18_reg_537_reg(0),
      I1 => \out_d_0_reg_126_reg[4]\(1),
      I2 => \out_d_0_reg_126_reg[4]\(0),
      O => p_i_56_n_5
    );
p_i_57: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln18_reg_537_reg(0),
      I1 => \out_d_0_reg_126_reg[4]\(0),
      O => p_i_57_n_5
    );
\p_i_5__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_mid1_fu_408_p2(5),
      I1 => \^out_w_0_reg_159_reg[3]\,
      I2 => \^mul_ln18_2_fu_308_p2\(5),
      I3 => \^co\(0),
      I4 => tmp_fu_258_p2(5),
      O => \out\(5)
    );
p_i_66: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \out_d_0_reg_126_reg[4]\(4),
      I1 => \out_d_0_reg_126_reg[4]\(3),
      I2 => \out_d_0_reg_126_reg[4]\(1),
      I3 => \out_d_0_reg_126_reg[4]\(0),
      I4 => \out_d_0_reg_126_reg[4]\(2),
      O => p_i_66_n_5
    );
p_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EEE288828882888"
    )
        port map (
      I0 => \out_d_0_reg_126_reg[4]\(3),
      I1 => \out_d_0_reg_126_reg[4]\(2),
      I2 => \out_d_0_reg_126_reg[4]\(0),
      I3 => \out_d_0_reg_126_reg[4]\(1),
      I4 => zext_ln18_reg_537_reg(0),
      I5 => \out_d_0_reg_126_reg[4]\(4),
      O => p_i_67_n_5
    );
p_i_68: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E282828"
    )
        port map (
      I0 => \out_d_0_reg_126_reg[4]\(2),
      I1 => \out_d_0_reg_126_reg[4]\(1),
      I2 => \out_d_0_reg_126_reg[4]\(0),
      I3 => zext_ln18_reg_537_reg(0),
      I4 => \out_d_0_reg_126_reg[4]\(3),
      O => p_i_68_n_5
    );
p_i_69: unisim.vcomponents.LUT5
    generic map(
      INIT => X"42222222"
    )
        port map (
      I0 => \out_d_0_reg_126_reg[4]\(4),
      I1 => \out_d_0_reg_126_reg[4]\(3),
      I2 => \out_d_0_reg_126_reg[4]\(1),
      I3 => \out_d_0_reg_126_reg[4]\(0),
      I4 => \out_d_0_reg_126_reg[4]\(2),
      O => p_i_69_n_5
    );
\p_i_6__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_mid1_fu_408_p2(4),
      I1 => \^out_w_0_reg_159_reg[3]\,
      I2 => \^mul_ln18_2_fu_308_p2\(4),
      I3 => \^co\(0),
      I4 => tmp_fu_258_p2(4),
      O => \out\(4)
    );
p_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FEA957FC03FC000"
    )
        port map (
      I0 => zext_ln18_reg_537_reg(0),
      I1 => \out_d_0_reg_126_reg[4]\(1),
      I2 => \out_d_0_reg_126_reg[4]\(0),
      I3 => \out_d_0_reg_126_reg[4]\(2),
      I4 => \out_d_0_reg_126_reg[4]\(3),
      I5 => \out_d_0_reg_126_reg[4]\(4),
      O => p_i_70_n_5
    );
p_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0771F88E5AA65AA6"
    )
        port map (
      I0 => \out_d_0_reg_126_reg[4]\(3),
      I1 => \out_d_0_reg_126_reg[4]\(2),
      I2 => \out_d_0_reg_126_reg[4]\(1),
      I3 => \out_d_0_reg_126_reg[4]\(0),
      I4 => \out_d_0_reg_126_reg[4]\(4),
      I5 => zext_ln18_reg_537_reg(0),
      O => p_i_71_n_5
    );
\p_i_7__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_mid1_fu_408_p2(3),
      I1 => \^out_w_0_reg_159_reg[3]\,
      I2 => \^mul_ln18_2_fu_308_p2\(3),
      I3 => \^co\(0),
      I4 => tmp_fu_258_p2(3),
      O => \out\(3)
    );
\p_i_8__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_mid1_fu_408_p2(2),
      I1 => \^out_w_0_reg_159_reg[3]\,
      I2 => \^mul_ln18_2_fu_308_p2\(2),
      I3 => \^co\(0),
      I4 => tmp_fu_258_p2(2),
      O => \out\(2)
    );
\p_i_9__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_mid1_fu_408_p2(1),
      I1 => \^out_w_0_reg_159_reg[3]\,
      I2 => \^mul_ln18_2_fu_308_p2\(1),
      I3 => \^co\(0),
      I4 => tmp_fu_258_p2(1),
      O => \out\(1)
    );
ram_reg_0_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C0C0C0C0C0A00"
    )
        port map (
      I0 => output_r_address0(10),
      I1 => grp_up_sampling2d_fix16_fu_548_input_r_address0(10),
      I2 => ram_reg_0(3),
      I3 => ram_reg_0(0),
      I4 => ram_reg_0(2),
      I5 => ram_reg_0(1),
      O => p_0
    );
ram_reg_0_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_548_input_r_address0(9),
      I1 => output_r_address0(9),
      I2 => ram_reg_0_0(9),
      I3 => ram_reg_0(3),
      I4 => ram_reg_0(0),
      I5 => MemBank_A_address01,
      O => p_1
    );
ram_reg_0_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_548_input_r_address0(8),
      I1 => output_r_address0(8),
      I2 => ram_reg_0_0(8),
      I3 => ram_reg_0(3),
      I4 => ram_reg_0(0),
      I5 => MemBank_A_address01,
      O => p_2
    );
ram_reg_0_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_548_input_r_address0(7),
      I1 => output_r_address0(7),
      I2 => ram_reg_0_0(7),
      I3 => ram_reg_0(3),
      I4 => ram_reg_0(0),
      I5 => MemBank_A_address01,
      O => p_3
    );
ram_reg_0_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_548_input_r_address0(6),
      I1 => output_r_address0(6),
      I2 => ram_reg_0_0(6),
      I3 => ram_reg_0(3),
      I4 => ram_reg_0(0),
      I5 => MemBank_A_address01,
      O => p_4
    );
ram_reg_0_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_548_input_r_address0(5),
      I1 => output_r_address0(5),
      I2 => ram_reg_0_0(5),
      I3 => ram_reg_0(3),
      I4 => ram_reg_0(0),
      I5 => MemBank_A_address01,
      O => p_5
    );
ram_reg_0_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_548_input_r_address0(4),
      I1 => output_r_address0(4),
      I2 => ram_reg_0_0(4),
      I3 => ram_reg_0(3),
      I4 => ram_reg_0(0),
      I5 => MemBank_A_address01,
      O => p_6
    );
\ram_reg_0_i_79__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_548_input_r_address0(3),
      I1 => output_r_address0(3),
      I2 => ram_reg_0_0(3),
      I3 => ram_reg_0(3),
      I4 => ram_reg_0(0),
      I5 => MemBank_A_address01,
      O => p_7
    );
ram_reg_0_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_548_input_r_address0(2),
      I1 => output_r_address0(2),
      I2 => ram_reg_0_0(2),
      I3 => ram_reg_0(3),
      I4 => ram_reg_0(0),
      I5 => MemBank_A_address01,
      O => p_8
    );
\ram_reg_0_i_87__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_548_input_r_address0(1),
      I1 => output_r_address0(1),
      I2 => ram_reg_0_0(1),
      I3 => ram_reg_0(3),
      I4 => ram_reg_0(0),
      I5 => MemBank_A_address01,
      O => p_9
    );
\ram_reg_0_i_91__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_548_input_r_address0(0),
      I1 => output_r_address0(0),
      I2 => ram_reg_0_0(0),
      I3 => ram_reg_0(3),
      I4 => ram_reg_0(0),
      I5 => MemBank_A_address01,
      O => p_10
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_9ns_5ns_9s_13_1_1_DSP48_4 is
  port (
    input_r_address0 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar_flatten_reg_531_reg[6]\ : out STD_LOGIC;
    \in_d_reg_1617_reg[0]\ : out STD_LOGIC;
    indvar_flatten18_reg_509_reg_9_sp_1 : out STD_LOGIC;
    \select_ln36_11_reg_1601_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln31_reg_1567_reg[0]\ : out STD_LOGIC;
    \select_ln36_11_reg_1601_reg[1]\ : out STD_LOGIC;
    ap_phi_mux_in_d_0_phi_fu_567_p4 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    indvar_flatten18_reg_509_reg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \select_ln36_11_reg_1601_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    out_w_0_reg_542 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in_d_0_reg_563_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    in_d_0_reg_563 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \icmp_ln33_reg_1576_reg[0]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_9ns_5ns_9s_13_1_1_DSP48_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_9ns_5ns_9s_13_1_1_DSP48_4 is
  signal A : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln39_fu_1039_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^ap_phi_mux_in_d_0_phi_fu_567_p4\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \icmp_ln31_reg_1567[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln31_reg_1567[0]_i_3_n_5\ : STD_LOGIC;
  signal \^icmp_ln31_reg_1567_reg[0]\ : STD_LOGIC;
  signal \icmp_ln33_reg_1576[0]_i_2_n_5\ : STD_LOGIC;
  signal \^in_d_reg_1617_reg[0]\ : STD_LOGIC;
  signal indvar_flatten18_reg_509_reg_9_sn_1 : STD_LOGIC;
  signal \^indvar_flatten_reg_531_reg[6]\ : STD_LOGIC;
  signal \p_i_10__5_n_5\ : STD_LOGIC;
  signal \p_i_11__11_n_5\ : STD_LOGIC;
  signal \p_i_12__12_n_5\ : STD_LOGIC;
  signal \p_i_13__10_n_5\ : STD_LOGIC;
  signal \p_i_14__10_n_5\ : STD_LOGIC;
  signal \p_i_15__5_n_5\ : STD_LOGIC;
  signal \p_i_16__5_n_5\ : STD_LOGIC;
  signal \p_i_17__4_n_5\ : STD_LOGIC;
  signal \p_i_18__9_n_5\ : STD_LOGIC;
  signal \p_i_19__8_n_5\ : STD_LOGIC;
  signal \p_i_20__8_n_5\ : STD_LOGIC;
  signal \p_i_21__7_n_5\ : STD_LOGIC;
  signal \p_i_22__7_n_5\ : STD_LOGIC;
  signal \p_i_23__3_n_5\ : STD_LOGIC;
  signal \p_i_24__3_n_5\ : STD_LOGIC;
  signal \p_i_25__3_n_5\ : STD_LOGIC;
  signal \p_i_26__3_n_6\ : STD_LOGIC;
  signal \p_i_26__3_n_7\ : STD_LOGIC;
  signal \p_i_26__3_n_8\ : STD_LOGIC;
  signal \p_i_27__3_n_5\ : STD_LOGIC;
  signal \p_i_28__6_n_5\ : STD_LOGIC;
  signal \p_i_29__3_n_5\ : STD_LOGIC;
  signal \p_i_30__4_n_5\ : STD_LOGIC;
  signal \p_i_31__3_n_5\ : STD_LOGIC;
  signal \p_i_32__6_n_5\ : STD_LOGIC;
  signal \p_i_34__6_n_5\ : STD_LOGIC;
  signal \p_i_35__0_n_5\ : STD_LOGIC;
  signal \p_i_35__0_n_6\ : STD_LOGIC;
  signal \p_i_35__0_n_7\ : STD_LOGIC;
  signal \p_i_35__0_n_8\ : STD_LOGIC;
  signal p_i_41_n_5 : STD_LOGIC;
  signal \p_i_42__1_n_5\ : STD_LOGIC;
  signal p_i_43_n_5 : STD_LOGIC;
  signal p_i_44_n_5 : STD_LOGIC;
  signal p_i_45_n_5 : STD_LOGIC;
  signal p_i_46_n_5 : STD_LOGIC;
  signal \p_i_7__5_n_12\ : STD_LOGIC;
  signal \p_i_8__5_n_10\ : STD_LOGIC;
  signal \p_i_8__5_n_11\ : STD_LOGIC;
  signal \p_i_8__5_n_12\ : STD_LOGIC;
  signal \p_i_8__5_n_5\ : STD_LOGIC;
  signal \p_i_8__5_n_6\ : STD_LOGIC;
  signal \p_i_8__5_n_7\ : STD_LOGIC;
  signal \p_i_8__5_n_8\ : STD_LOGIC;
  signal \p_i_8__5_n_9\ : STD_LOGIC;
  signal \p_i_9__5_n_10\ : STD_LOGIC;
  signal \p_i_9__5_n_11\ : STD_LOGIC;
  signal \p_i_9__5_n_12\ : STD_LOGIC;
  signal \p_i_9__5_n_5\ : STD_LOGIC;
  signal \p_i_9__5_n_6\ : STD_LOGIC;
  signal \p_i_9__5_n_7\ : STD_LOGIC;
  signal \p_i_9__5_n_8\ : STD_LOGIC;
  signal \p_i_9__5_n_9\ : STD_LOGIC;
  signal select_ln32_fu_1069_p3 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal select_ln36_10_fu_1161_p3 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^select_ln36_11_reg_1601_reg[1]\ : STD_LOGIC;
  signal \^select_ln36_11_reg_1601_reg[3]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sub_ln39_fu_1029_p2 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_p_i_7__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_i_7__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \out_w_0_reg_542[3]_i_1\ : label is "soft_lutpair223";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \p_i_28__6\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \p_i_29__3\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \p_i_30__4\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \p_i_31__3\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \p_i_32__6\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \p_i_33__3\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \trunc_ln39_reg_1612[2]_i_1\ : label is "soft_lutpair223";
begin
  E(0) <= \^e\(0);
  ap_phi_mux_in_d_0_phi_fu_567_p4(4 downto 0) <= \^ap_phi_mux_in_d_0_phi_fu_567_p4\(4 downto 0);
  \icmp_ln31_reg_1567_reg[0]\ <= \^icmp_ln31_reg_1567_reg[0]\;
  \in_d_reg_1617_reg[0]\ <= \^in_d_reg_1617_reg[0]\;
  indvar_flatten18_reg_509_reg_9_sp_1 <= indvar_flatten18_reg_509_reg_9_sn_1;
  \indvar_flatten_reg_531_reg[6]\ <= \^indvar_flatten_reg_531_reg[6]\;
  \select_ln36_11_reg_1601_reg[1]\ <= \^select_ln36_11_reg_1601_reg[1]\;
  \select_ln36_11_reg_1601_reg[3]\(0) <= \^select_ln36_11_reg_1601_reg[3]\(0);
\and_ln32_reg_1586[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \^ap_phi_mux_in_d_0_phi_fu_567_p4\(0),
      I1 => \^ap_phi_mux_in_d_0_phi_fu_567_p4\(3),
      I2 => \^ap_phi_mux_in_d_0_phi_fu_567_p4\(1),
      I3 => \^ap_phi_mux_in_d_0_phi_fu_567_p4\(2),
      I4 => \^ap_phi_mux_in_d_0_phi_fu_567_p4\(4),
      I5 => \^indvar_flatten_reg_531_reg[6]\,
      O => \^in_d_reg_1617_reg[0]\
    );
\icmp_ln31_reg_1567[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => indvar_flatten18_reg_509_reg(9),
      I1 => \icmp_ln31_reg_1567[0]_i_2_n_5\,
      I2 => indvar_flatten18_reg_509_reg(11),
      I3 => indvar_flatten18_reg_509_reg(10),
      O => indvar_flatten18_reg_509_reg_9_sn_1
    );
\icmp_ln31_reg_1567[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \icmp_ln31_reg_1567[0]_i_3_n_5\,
      I1 => indvar_flatten18_reg_509_reg(6),
      I2 => indvar_flatten18_reg_509_reg(8),
      I3 => indvar_flatten18_reg_509_reg(7),
      O => \icmp_ln31_reg_1567[0]_i_2_n_5\
    );
\icmp_ln31_reg_1567[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => indvar_flatten18_reg_509_reg(3),
      I1 => indvar_flatten18_reg_509_reg(0),
      I2 => indvar_flatten18_reg_509_reg(1),
      I3 => indvar_flatten18_reg_509_reg(2),
      I4 => indvar_flatten18_reg_509_reg(5),
      I5 => indvar_flatten18_reg_509_reg(4),
      O => \icmp_ln31_reg_1567[0]_i_3_n_5\
    );
\icmp_ln33_reg_1576[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \icmp_ln33_reg_1576_reg[0]\(6),
      I1 => \icmp_ln33_reg_1576[0]_i_2_n_5\,
      I2 => \icmp_ln33_reg_1576_reg[0]\(8),
      I3 => \icmp_ln33_reg_1576_reg[0]\(2),
      I4 => \icmp_ln33_reg_1576_reg[0]\(1),
      I5 => \icmp_ln33_reg_1576_reg[0]\(0),
      O => \^indvar_flatten_reg_531_reg[6]\
    );
\icmp_ln33_reg_1576[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \icmp_ln33_reg_1576_reg[0]\(3),
      I1 => \icmp_ln33_reg_1576_reg[0]\(4),
      I2 => \icmp_ln33_reg_1576_reg[0]\(5),
      I3 => \icmp_ln33_reg_1576_reg[0]\(7),
      O => \icmp_ln33_reg_1576[0]_i_2_n_5\
    );
\in_d_reg_1617[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => p_1(4),
      I1 => \in_d_0_reg_563_reg[0]\,
      I2 => p_0(0),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => in_d_0_reg_563(4),
      O => \^ap_phi_mux_in_d_0_phi_fu_567_p4\(4)
    );
\out_w_0_reg_542[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \in_d_0_reg_563_reg[0]\,
      I1 => p_0(0),
      I2 => ap_enable_reg_pp1_iter1,
      O => \^icmp_ln31_reg_1567_reg[0]\
    );
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 5) => B"0000000000000000000000000",
      A(4 downto 0) => select_ln36_10_fu_1161_p3(4 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000011000100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \p_i_7__5_n_12\,
      C(46) => \p_i_7__5_n_12\,
      C(45) => \p_i_7__5_n_12\,
      C(44) => \p_i_7__5_n_12\,
      C(43) => \p_i_7__5_n_12\,
      C(42) => \p_i_7__5_n_12\,
      C(41) => \p_i_7__5_n_12\,
      C(40) => \p_i_7__5_n_12\,
      C(39) => \p_i_7__5_n_12\,
      C(38) => \p_i_7__5_n_12\,
      C(37) => \p_i_7__5_n_12\,
      C(36) => \p_i_7__5_n_12\,
      C(35) => \p_i_7__5_n_12\,
      C(34) => \p_i_7__5_n_12\,
      C(33) => \p_i_7__5_n_12\,
      C(32) => \p_i_7__5_n_12\,
      C(31) => \p_i_7__5_n_12\,
      C(30) => \p_i_7__5_n_12\,
      C(29) => \p_i_7__5_n_12\,
      C(28) => \p_i_7__5_n_12\,
      C(27) => \p_i_7__5_n_12\,
      C(26) => \p_i_7__5_n_12\,
      C(25) => \p_i_7__5_n_12\,
      C(24) => \p_i_7__5_n_12\,
      C(23) => \p_i_7__5_n_12\,
      C(22) => \p_i_7__5_n_12\,
      C(21) => \p_i_7__5_n_12\,
      C(20) => \p_i_7__5_n_12\,
      C(19) => \p_i_7__5_n_12\,
      C(18) => \p_i_7__5_n_12\,
      C(17) => \p_i_7__5_n_12\,
      C(16) => \p_i_7__5_n_12\,
      C(15) => \p_i_7__5_n_12\,
      C(14) => \p_i_7__5_n_12\,
      C(13) => \p_i_7__5_n_12\,
      C(12) => \p_i_7__5_n_12\,
      C(11) => \p_i_7__5_n_12\,
      C(10) => \p_i_7__5_n_12\,
      C(9) => \p_i_7__5_n_12\,
      C(8) => \p_i_7__5_n_12\,
      C(7) => \p_i_8__5_n_9\,
      C(6) => \p_i_8__5_n_10\,
      C(5) => \p_i_8__5_n_11\,
      C(4) => \p_i_8__5_n_12\,
      C(3) => \p_i_9__5_n_9\,
      C(2) => \p_i_9__5_n_10\,
      C(1) => \p_i_9__5_n_11\,
      C(0) => \p_i_9__5_n_12\,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^e\(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => \^e\(0),
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_P_UNCONNECTED(47 downto 13),
      P(12 downto 0) => input_r_address0(12 downto 0),
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
\p_i_10__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^in_d_reg_1617_reg[0]\,
      I1 => add_ln39_fu_1039_p2(8),
      I2 => \^indvar_flatten_reg_531_reg[6]\,
      O => \p_i_10__5_n_5\
    );
\p_i_11__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4CCCC8C000000000"
    )
        port map (
      I0 => \^indvar_flatten_reg_531_reg[6]\,
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => \^in_d_reg_1617_reg[0]\,
      O => \p_i_11__11_n_5\
    );
\p_i_12__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4CCC93C800000000"
    )
        port map (
      I0 => \^indvar_flatten_reg_531_reg[6]\,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(1),
      I5 => \^in_d_reg_1617_reg[0]\,
      O => \p_i_12__12_n_5\
    );
\p_i_13__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1C399C3800000000"
    )
        port map (
      I0 => \^indvar_flatten_reg_531_reg[6]\,
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(2),
      I5 => \^in_d_reg_1617_reg[0]\,
      O => \p_i_13__10_n_5\
    );
\p_i_14__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969697800000000"
    )
        port map (
      I0 => \^indvar_flatten_reg_531_reg[6]\,
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \^in_d_reg_1617_reg[0]\,
      O => \p_i_14__10_n_5\
    );
\p_i_15__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F7F4F"
    )
        port map (
      I0 => \p_i_27__3_n_5\,
      I1 => \^in_d_reg_1617_reg[0]\,
      I2 => \p_i_28__6_n_5\,
      I3 => add_ln39_fu_1039_p2(7),
      I4 => \^indvar_flatten_reg_531_reg[6]\,
      O => \p_i_15__5_n_5\
    );
\p_i_16__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F7F4F"
    )
        port map (
      I0 => \p_i_29__3_n_5\,
      I1 => \^in_d_reg_1617_reg[0]\,
      I2 => \p_i_30__4_n_5\,
      I3 => add_ln39_fu_1039_p2(6),
      I4 => \^indvar_flatten_reg_531_reg[6]\,
      O => \p_i_16__5_n_5\
    );
\p_i_17__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F7F4F"
    )
        port map (
      I0 => \p_i_31__3_n_5\,
      I1 => \^in_d_reg_1617_reg[0]\,
      I2 => \p_i_32__6_n_5\,
      I3 => add_ln39_fu_1039_p2(5),
      I4 => \^indvar_flatten_reg_531_reg[6]\,
      O => \p_i_17__4_n_5\
    );
\p_i_18__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F606F6F6F606060"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => \^indvar_flatten_reg_531_reg[6]\,
      I3 => sub_ln39_fu_1029_p2(4),
      I4 => \^in_d_reg_1617_reg[0]\,
      I5 => add_ln39_fu_1039_p2(4),
      O => \p_i_18__9_n_5\
    );
\p_i_19__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33360000"
    )
        port map (
      I0 => \^indvar_flatten_reg_531_reg[6]\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \^in_d_reg_1617_reg[0]\,
      O => \p_i_19__8_n_5\
    );
\p_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0(0),
      I1 => indvar_flatten18_reg_509_reg_9_sn_1,
      O => \^e\(0)
    );
\p_i_20__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3600"
    )
        port map (
      I0 => \^indvar_flatten_reg_531_reg[6]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^in_d_reg_1617_reg[0]\,
      O => \p_i_20__8_n_5\
    );
\p_i_21__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^indvar_flatten_reg_531_reg[6]\,
      I1 => Q(0),
      I2 => \^in_d_reg_1617_reg[0]\,
      O => \p_i_21__7_n_5\
    );
\p_i_22__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B774474747744"
    )
        port map (
      I0 => Q(2),
      I1 => \^indvar_flatten_reg_531_reg[6]\,
      I2 => \p_i_34__6_n_5\,
      I3 => add_ln39_fu_1039_p2(3),
      I4 => \^in_d_reg_1617_reg[0]\,
      I5 => \^select_ln36_11_reg_1601_reg[3]\(0),
      O => \p_i_22__7_n_5\
    );
\p_i_23__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0544EE05FA44EE"
    )
        port map (
      I0 => \^indvar_flatten_reg_531_reg[6]\,
      I1 => add_ln39_fu_1039_p2(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \^in_d_reg_1617_reg[0]\,
      I5 => A(2),
      O => \p_i_23__3_n_5\
    );
\p_i_24__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A54E5A4E"
    )
        port map (
      I0 => \^indvar_flatten_reg_531_reg[6]\,
      I1 => add_ln39_fu_1039_p2(1),
      I2 => Q(0),
      I3 => \^in_d_reg_1617_reg[0]\,
      I4 => A(1),
      O => \p_i_24__3_n_5\
    );
\p_i_25__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0047FF4700"
    )
        port map (
      I0 => \select_ln36_11_reg_1601_reg[3]_0\(0),
      I1 => \^icmp_ln31_reg_1567_reg[0]\,
      I2 => out_w_0_reg_542(0),
      I3 => \^in_d_reg_1617_reg[0]\,
      I4 => add_ln39_fu_1039_p2(0),
      I5 => \^indvar_flatten_reg_531_reg[6]\,
      O => \p_i_25__3_n_5\
    );
\p_i_26__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_35__0_n_5\,
      CO(3) => add_ln39_fu_1039_p2(8),
      CO(2) => \p_i_26__3_n_6\,
      CO(1) => \p_i_26__3_n_7\,
      CO(0) => \p_i_26__3_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln39_fu_1039_p2(7 downto 4),
      S(3 downto 1) => sub_ln39_fu_1029_p2(7 downto 5),
      S(0) => p_i_41_n_5
    );
\p_i_27__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(3),
      O => \p_i_27__3_n_5\
    );
\p_i_28__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"81FFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \^indvar_flatten_reg_531_reg[6]\,
      O => \p_i_28__6_n_5\
    );
\p_i_29__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45BB"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(2),
      O => \p_i_29__3_n_5\
    );
\p_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => in_d_0_reg_563(4),
      I1 => \^icmp_ln31_reg_1567_reg[0]\,
      I2 => p_1(4),
      I3 => \^in_d_reg_1617_reg[0]\,
      I4 => \^indvar_flatten_reg_531_reg[6]\,
      O => select_ln36_10_fu_1161_p3(4)
    );
\p_i_30__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9E0FFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \^indvar_flatten_reg_531_reg[6]\,
      O => \p_i_30__4_n_5\
    );
\p_i_31__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F30D"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      O => \p_i_31__3_n_5\
    );
\p_i_32__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E363FFFF"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \^indvar_flatten_reg_531_reg[6]\,
      O => \p_i_32__6_n_5\
    );
\p_i_33__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F01E"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(0),
      O => sub_ln39_fu_1029_p2(4)
    );
\p_i_34__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      O => \p_i_34__6_n_5\
    );
\p_i_35__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_i_35__0_n_5\,
      CO(2) => \p_i_35__0_n_6\,
      CO(1) => \p_i_35__0_n_7\,
      CO(0) => \p_i_35__0_n_8\,
      CYINIT => '0',
      DI(3) => \p_i_34__6_n_5\,
      DI(2) => \p_i_42__1_n_5\,
      DI(1) => Q(0),
      DI(0) => '0',
      O(3 downto 0) => add_ln39_fu_1039_p2(3 downto 0),
      S(3) => p_i_43_n_5,
      S(2) => p_i_44_n_5,
      S(1) => p_i_45_n_5,
      S(0) => p_i_46_n_5
    );
\p_i_36__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \^select_ln36_11_reg_1601_reg[1]\,
      I1 => \^indvar_flatten_reg_531_reg[6]\,
      I2 => \select_ln36_11_reg_1601_reg[3]_0\(2),
      I3 => \^icmp_ln31_reg_1567_reg[0]\,
      I4 => out_w_0_reg_542(2),
      O => A(2)
    );
p_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"050A0303050A0C0C"
    )
        port map (
      I0 => \select_ln36_11_reg_1601_reg[3]_0\(0),
      I1 => out_w_0_reg_542(0),
      I2 => \^indvar_flatten_reg_531_reg[6]\,
      I3 => \select_ln36_11_reg_1601_reg[3]_0\(1),
      I4 => \^icmp_ln31_reg_1567_reg[0]\,
      I5 => out_w_0_reg_542(1),
      O => A(1)
    );
p_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(2),
      O => sub_ln39_fu_1029_p2(7)
    );
p_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA58"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      O => sub_ln39_fu_1029_p2(6)
    );
\p_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => in_d_0_reg_563(3),
      I1 => \^icmp_ln31_reg_1567_reg[0]\,
      I2 => p_1(3),
      I3 => \^in_d_reg_1617_reg[0]\,
      I4 => \^indvar_flatten_reg_531_reg[6]\,
      O => select_ln36_10_fu_1161_p3(3)
    );
p_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6564"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(2),
      O => sub_ln39_fu_1029_p2(5)
    );
p_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F01E"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(0),
      O => p_i_41_n_5
    );
\p_i_42__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \p_i_42__1_n_5\
    );
p_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A9A95656A95656"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^icmp_ln31_reg_1567_reg[0]\,
      I4 => out_w_0_reg_542(3),
      I5 => \select_ln36_11_reg_1601_reg[3]_0\(3),
      O => p_i_43_n_5
    );
p_i_44: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966966"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \^icmp_ln31_reg_1567_reg[0]\,
      I3 => out_w_0_reg_542(2),
      I4 => \select_ln36_11_reg_1601_reg[3]_0\(2),
      O => p_i_44_n_5
    );
p_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AA6A5595AAAA"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => p_0(0),
      I3 => \in_d_0_reg_563_reg[0]\,
      I4 => out_w_0_reg_542(1),
      I5 => \select_ln36_11_reg_1601_reg[3]_0\(1),
      O => p_i_45_n_5
    );
p_i_46: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACCCCCC"
    )
        port map (
      I0 => \select_ln36_11_reg_1601_reg[3]_0\(0),
      I1 => out_w_0_reg_542(0),
      I2 => \in_d_0_reg_563_reg[0]\,
      I3 => p_0(0),
      I4 => ap_enable_reg_pp1_iter1,
      O => p_i_46_n_5
    );
\p_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => in_d_0_reg_563(2),
      I1 => \^icmp_ln31_reg_1567_reg[0]\,
      I2 => p_1(2),
      I3 => \^in_d_reg_1617_reg[0]\,
      I4 => \^indvar_flatten_reg_531_reg[6]\,
      O => select_ln36_10_fu_1161_p3(2)
    );
\p_i_5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => in_d_0_reg_563(1),
      I1 => \^icmp_ln31_reg_1567_reg[0]\,
      I2 => p_1(1),
      I3 => \^in_d_reg_1617_reg[0]\,
      I4 => \^indvar_flatten_reg_531_reg[6]\,
      O => select_ln36_10_fu_1161_p3(1)
    );
\p_i_6__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => in_d_0_reg_563(0),
      I1 => \^icmp_ln31_reg_1567_reg[0]\,
      I2 => p_1(0),
      I3 => \^in_d_reg_1617_reg[0]\,
      I4 => \^indvar_flatten_reg_531_reg[6]\,
      O => select_ln36_10_fu_1161_p3(0)
    );
\p_i_7__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_8__5_n_5\,
      CO(3 downto 0) => \NLW_p_i_7__5_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_p_i_7__5_O_UNCONNECTED\(3 downto 1),
      O(0) => \p_i_7__5_n_12\,
      S(3 downto 1) => B"000",
      S(0) => \p_i_10__5_n_5\
    );
\p_i_8__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_9__5_n_5\,
      CO(3) => \p_i_8__5_n_5\,
      CO(2) => \p_i_8__5_n_6\,
      CO(1) => \p_i_8__5_n_7\,
      CO(0) => \p_i_8__5_n_8\,
      CYINIT => '0',
      DI(3) => \p_i_11__11_n_5\,
      DI(2) => \p_i_12__12_n_5\,
      DI(1) => \p_i_13__10_n_5\,
      DI(0) => \p_i_14__10_n_5\,
      O(3) => \p_i_8__5_n_9\,
      O(2) => \p_i_8__5_n_10\,
      O(1) => \p_i_8__5_n_11\,
      O(0) => \p_i_8__5_n_12\,
      S(3) => \p_i_15__5_n_5\,
      S(2) => \p_i_16__5_n_5\,
      S(1) => \p_i_17__4_n_5\,
      S(0) => \p_i_18__9_n_5\
    );
\p_i_9__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_i_9__5_n_5\,
      CO(2) => \p_i_9__5_n_6\,
      CO(1) => \p_i_9__5_n_7\,
      CO(0) => \p_i_9__5_n_8\,
      CYINIT => '0',
      DI(3) => \p_i_19__8_n_5\,
      DI(2) => \p_i_20__8_n_5\,
      DI(1) => \p_i_21__7_n_5\,
      DI(0) => '0',
      O(3) => \p_i_9__5_n_9\,
      O(2) => \p_i_9__5_n_10\,
      O(1) => \p_i_9__5_n_11\,
      O(0) => \p_i_9__5_n_12\,
      S(3) => \p_i_22__7_n_5\,
      S(2) => \p_i_23__3_n_5\,
      S(1) => \p_i_24__3_n_5\,
      S(0) => \p_i_25__3_n_5\
    );
\select_ln36_11_reg_1601[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A000C0C0A000000"
    )
        port map (
      I0 => \select_ln36_11_reg_1601_reg[3]_0\(1),
      I1 => out_w_0_reg_542(1),
      I2 => \^indvar_flatten_reg_531_reg[6]\,
      I3 => \select_ln36_11_reg_1601_reg[3]_0\(0),
      I4 => \^icmp_ln31_reg_1567_reg[0]\,
      I5 => out_w_0_reg_542(0),
      O => \^select_ln36_11_reg_1601_reg[1]\
    );
\select_ln36_11_reg_1601[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8788878787888888"
    )
        port map (
      I0 => \^select_ln36_11_reg_1601_reg[1]\,
      I1 => select_ln32_fu_1069_p3(2),
      I2 => \^indvar_flatten_reg_531_reg[6]\,
      I3 => \select_ln36_11_reg_1601_reg[3]_0\(3),
      I4 => \^icmp_ln31_reg_1567_reg[0]\,
      I5 => out_w_0_reg_542(3),
      O => \^select_ln36_11_reg_1601_reg[3]\(0)
    );
\select_ln36_11_reg_1601[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEAAA2A"
    )
        port map (
      I0 => out_w_0_reg_542(2),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => p_0(0),
      I3 => \in_d_0_reg_563_reg[0]\,
      I4 => \select_ln36_11_reg_1601_reg[3]_0\(2),
      I5 => \^indvar_flatten_reg_531_reg[6]\,
      O => select_ln32_fu_1069_p3(2)
    );
\trunc_ln39_reg_1612[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => p_1(0),
      I1 => \in_d_0_reg_563_reg[0]\,
      I2 => p_0(0),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => in_d_0_reg_563(0),
      O => \^ap_phi_mux_in_d_0_phi_fu_567_p4\(0)
    );
\trunc_ln39_reg_1612[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => p_1(1),
      I1 => \in_d_0_reg_563_reg[0]\,
      I2 => p_0(0),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => in_d_0_reg_563(1),
      O => \^ap_phi_mux_in_d_0_phi_fu_567_p4\(1)
    );
\trunc_ln39_reg_1612[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => p_1(2),
      I1 => \in_d_0_reg_563_reg[0]\,
      I2 => p_0(0),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => in_d_0_reg_563(2),
      O => \^ap_phi_mux_in_d_0_phi_fu_567_p4\(2)
    );
\trunc_ln39_reg_1612[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => p_1(3),
      I1 => \in_d_0_reg_563_reg[0]\,
      I2 => p_0(0),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => in_d_0_reg_563(3),
      O => \^ap_phi_mux_in_d_0_phi_fu_567_p4\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_DSP48_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0 : in STD_LOGIC;
    SeparableConv2D_0_w_s_ce1 : in STD_LOGIC;
    reg_3310 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 12 downto 0 );
    p_1 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_DSP48_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_DSP48_0 is
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p : label is "{SYNTH-11 {cell *THIS*}}";
begin
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => p_1(15),
      A(28) => p_1(15),
      A(27) => p_1(15),
      A(26) => p_1(15),
      A(25) => p_1(15),
      A(24) => p_1(15),
      A(23) => p_1(15),
      A(22) => p_1(15),
      A(21) => p_1(15),
      A(20) => p_1(15),
      A(19) => p_1(15),
      A(18) => p_1(15),
      A(17) => p_1(15),
      A(16) => p_1(15),
      A(15 downto 0) => p_1(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(12),
      B(16) => B(12),
      B(15) => B(12),
      B(14) => B(12),
      B(13) => B(12),
      B(12 downto 0) => B(12 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => SeparableConv2D_0_w_s_ce1,
      CEB2 => reg_3310,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_P_UNCONNECTED(47 downto 29),
      P(28 downto 13) => D(15 downto 0),
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_DSP48_0_15 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reg_3310 : out STD_LOGIC;
    p_0 : in STD_LOGIC;
    SeparableConv2D_0_w_s_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 12 downto 0 );
    p_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_DSP48_0_15 : entity is "network_mul_mul_16s_13s_29_1_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_DSP48_0_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_DSP48_0_15 is
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal \^reg_3310\ : STD_LOGIC;
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p : label is "{SYNTH-11 {cell *THIS*}}";
begin
  reg_3310 <= \^reg_3310\;
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => p_1(15),
      A(28) => p_1(15),
      A(27) => p_1(15),
      A(26) => p_1(15),
      A(25) => p_1(15),
      A(24) => p_1(15),
      A(23) => p_1(15),
      A(22) => p_1(15),
      A(21) => p_1(15),
      A(20) => p_1(15),
      A(19) => p_1(15),
      A(18) => p_1(15),
      A(17) => p_1(15),
      A(16) => p_1(15),
      A(15 downto 0) => p_1(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(12),
      B(16) => B(12),
      B(15) => B(12),
      B(14) => B(12),
      B(13) => B(12),
      B(12 downto 0) => B(12 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => SeparableConv2D_0_w_s_ce0,
      CEB2 => \^reg_3310\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_P_UNCONNECTED(47 downto 29),
      P(28 downto 13) => D(15 downto 0),
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
\p_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3020"
    )
        port map (
      I0 => Q(1),
      I1 => p_2,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => Q(0),
      O => \^reg_3310\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_DSP48_0_16 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SeparableConv2D_0_w_s_ce1 : out STD_LOGIC;
    reg_3230 : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \select_ln24_23_reg_1542_reg[0]\ : out STD_LOGIC;
    \indvar_flatten_reg_288_reg[7]\ : out STD_LOGIC;
    \icmp_ln24_reg_1407_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    p_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    icmp_ln32_reg_1416 : in STD_LOGIC;
    or_ln27_1_fu_1086_p3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    select_ln24_23_reg_1542 : in STD_LOGIC;
    p_2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    p_3 : in STD_LOGIC;
    \icmp_ln32_reg_1416[0]_i_3_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \icmp_ln32_reg_1416[0]_i_3_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    xor_ln24_2_reg_1477 : in STD_LOGIC;
    g0_b0_i_2_0 : in STD_LOGIC;
    g0_b0_i_1_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_DSP48_0_16 : entity is "network_mul_mul_16s_13s_29_1_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_DSP48_0_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_DSP48_0_16 is
  signal \^b\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal SeparableConv2D_0_w_s_address1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^separableconv2d_0_w_s_ce1\ : STD_LOGIC;
  signal g0_b0_i_4_n_5 : STD_LOGIC;
  signal g0_b0_i_5_n_5 : STD_LOGIC;
  signal g0_b0_i_6_n_5 : STD_LOGIC;
  signal \^icmp_ln24_reg_1407_reg[0]\ : STD_LOGIC;
  signal \icmp_ln32_reg_1416[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln32_reg_1416[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln32_reg_1416[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln32_reg_1416[0]_i_7_n_5\ : STD_LOGIC;
  signal \^indvar_flatten_reg_288_reg[7]\ : STD_LOGIC;
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal \^reg_3230\ : STD_LOGIC;
  signal \^select_ln24_23_reg_1542_reg[0]\ : STD_LOGIC;
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p : label is "{SYNTH-11 {cell *THIS*}}";
begin
  B(12 downto 0) <= \^b\(12 downto 0);
  SeparableConv2D_0_w_s_ce1 <= \^separableconv2d_0_w_s_ce1\;
  \icmp_ln24_reg_1407_reg[0]\ <= \^icmp_ln24_reg_1407_reg[0]\;
  \indvar_flatten_reg_288_reg[7]\ <= \^indvar_flatten_reg_288_reg[7]\;
  reg_3230 <= \^reg_3230\;
  \select_ln24_23_reg_1542_reg[0]\ <= \^select_ln24_23_reg_1542_reg[0]\;
g0_b0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"272700D8"
    )
        port map (
      I0 => Q(3),
      I1 => xor_ln24_2_reg_1477,
      I2 => Q(2),
      I3 => SeparableConv2D_0_w_s_address1(0),
      I4 => SeparableConv2D_0_w_s_address1(1),
      O => \^b\(0)
    );
g0_b0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCDCDCDCDCDCFCDC"
    )
        port map (
      I0 => \^select_ln24_23_reg_1542_reg[0]\,
      I1 => g0_b0_i_4_n_5,
      I2 => g0_b0_i_5_n_5,
      I3 => Q(1),
      I4 => icmp_ln32_reg_1416,
      I5 => or_ln27_1_fu_1086_p3(0),
      O => SeparableConv2D_0_w_s_address1(0)
    );
g0_b0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000090"
    )
        port map (
      I0 => or_ln27_1_fu_1086_p3(0),
      I1 => icmp_ln32_reg_1416,
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(3),
      I5 => g0_b0_i_6_n_5,
      O => SeparableConv2D_0_w_s_address1(1)
    );
g0_b0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA959"
    )
        port map (
      I0 => \^indvar_flatten_reg_288_reg[7]\,
      I1 => select_ln24_23_reg_1542,
      I2 => \^icmp_ln24_reg_1407_reg[0]\,
      I3 => or_ln27_1_fu_1086_p3(0),
      I4 => Q(1),
      O => \^select_ln24_23_reg_1542_reg[0]\
    );
g0_b0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB800B8FF000000"
    )
        port map (
      I0 => or_ln27_1_fu_1086_p3(0),
      I1 => icmp_ln32_reg_1416,
      I2 => g0_b0_i_1_0,
      I3 => Q(3),
      I4 => xor_ln24_2_reg_1477,
      I5 => Q(2),
      O => g0_b0_i_4_n_5
    );
g0_b0_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => g0_b0_i_5_n_5
    );
g0_b0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA3FAA00AA30AA00"
    )
        port map (
      I0 => xor_ln24_2_reg_1477,
      I1 => or_ln27_1_fu_1086_p3(0),
      I2 => icmp_ln32_reg_1416,
      I3 => Q(3),
      I4 => Q(2),
      I5 => g0_b0_i_2_0,
      O => g0_b0_i_6_n_5
    );
g0_b1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD800"
    )
        port map (
      I0 => Q(3),
      I1 => xor_ln24_2_reg_1477,
      I2 => Q(2),
      I3 => SeparableConv2D_0_w_s_address1(0),
      I4 => SeparableConv2D_0_w_s_address1(1),
      O => \^b\(1)
    );
g0_b10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"27D8"
    )
        port map (
      I0 => Q(3),
      I1 => xor_ln24_2_reg_1477,
      I2 => Q(2),
      I3 => SeparableConv2D_0_w_s_address1(1),
      O => \^b\(10)
    );
g0_b11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D82700D8"
    )
        port map (
      I0 => Q(3),
      I1 => xor_ln24_2_reg_1477,
      I2 => Q(2),
      I3 => SeparableConv2D_0_w_s_address1(0),
      I4 => SeparableConv2D_0_w_s_address1(1),
      O => \^b\(11)
    );
g0_b12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00270000"
    )
        port map (
      I0 => Q(3),
      I1 => xor_ln24_2_reg_1477,
      I2 => Q(2),
      I3 => SeparableConv2D_0_w_s_address1(0),
      I4 => SeparableConv2D_0_w_s_address1(1),
      O => \^b\(12)
    );
g0_b2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D8FF00D8"
    )
        port map (
      I0 => Q(3),
      I1 => xor_ln24_2_reg_1477,
      I2 => Q(2),
      I3 => SeparableConv2D_0_w_s_address1(0),
      I4 => SeparableConv2D_0_w_s_address1(1),
      O => \^b\(2)
    );
g0_b3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D8FF"
    )
        port map (
      I0 => Q(3),
      I1 => xor_ln24_2_reg_1477,
      I2 => Q(2),
      I3 => SeparableConv2D_0_w_s_address1(1),
      O => \^b\(3)
    );
g0_b4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD82727"
    )
        port map (
      I0 => Q(3),
      I1 => xor_ln24_2_reg_1477,
      I2 => Q(2),
      I3 => SeparableConv2D_0_w_s_address1(0),
      I4 => SeparableConv2D_0_w_s_address1(1),
      O => \^b\(4)
    );
g0_b5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"27FF"
    )
        port map (
      I0 => Q(3),
      I1 => xor_ln24_2_reg_1477,
      I2 => Q(2),
      I3 => SeparableConv2D_0_w_s_address1(1),
      O => \^b\(5)
    );
g0_b6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"27FFFFFF"
    )
        port map (
      I0 => Q(3),
      I1 => xor_ln24_2_reg_1477,
      I2 => Q(2),
      I3 => SeparableConv2D_0_w_s_address1(0),
      I4 => SeparableConv2D_0_w_s_address1(1),
      O => \^b\(6)
    );
g0_b7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"27FF"
    )
        port map (
      I0 => Q(3),
      I1 => xor_ln24_2_reg_1477,
      I2 => Q(2),
      I3 => SeparableConv2D_0_w_s_address1(0),
      O => \^b\(7)
    );
g0_b8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"27FF2727"
    )
        port map (
      I0 => Q(3),
      I1 => xor_ln24_2_reg_1477,
      I2 => Q(2),
      I3 => SeparableConv2D_0_w_s_address1(0),
      I4 => SeparableConv2D_0_w_s_address1(1),
      O => \^b\(8)
    );
g0_b9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002727D8"
    )
        port map (
      I0 => Q(3),
      I1 => xor_ln24_2_reg_1477,
      I2 => Q(2),
      I3 => SeparableConv2D_0_w_s_address1(0),
      I4 => SeparableConv2D_0_w_s_address1(1),
      O => \^b\(9)
    );
\icmp_ln32_reg_1416[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F707F7F"
    )
        port map (
      I0 => \icmp_ln32_reg_1416[0]_i_4_n_5\,
      I1 => \icmp_ln32_reg_1416[0]_i_5_n_5\,
      I2 => \^icmp_ln24_reg_1407_reg[0]\,
      I3 => \icmp_ln32_reg_1416[0]_i_6_n_5\,
      I4 => \icmp_ln32_reg_1416[0]_i_7_n_5\,
      O => \^indvar_flatten_reg_288_reg[7]\
    );
\icmp_ln32_reg_1416[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \icmp_ln32_reg_1416[0]_i_3_1\(7),
      I1 => \icmp_ln32_reg_1416[0]_i_3_1\(2),
      I2 => \icmp_ln32_reg_1416[0]_i_3_1\(8),
      I3 => \icmp_ln32_reg_1416[0]_i_3_1\(5),
      O => \icmp_ln32_reg_1416[0]_i_4_n_5\
    );
\icmp_ln32_reg_1416[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \icmp_ln32_reg_1416[0]_i_3_1\(1),
      I1 => \icmp_ln32_reg_1416[0]_i_3_1\(0),
      I2 => \icmp_ln32_reg_1416[0]_i_3_1\(6),
      I3 => \icmp_ln32_reg_1416[0]_i_3_1\(9),
      I4 => \icmp_ln32_reg_1416[0]_i_3_1\(3),
      I5 => \icmp_ln32_reg_1416[0]_i_3_1\(4),
      O => \icmp_ln32_reg_1416[0]_i_5_n_5\
    );
\icmp_ln32_reg_1416[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \icmp_ln32_reg_1416[0]_i_3_0\(8),
      I1 => \icmp_ln32_reg_1416[0]_i_3_0\(7),
      I2 => \icmp_ln32_reg_1416[0]_i_3_0\(4),
      I3 => \icmp_ln32_reg_1416[0]_i_3_0\(2),
      O => \icmp_ln32_reg_1416[0]_i_6_n_5\
    );
\icmp_ln32_reg_1416[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \icmp_ln32_reg_1416[0]_i_3_0\(5),
      I1 => \icmp_ln32_reg_1416[0]_i_3_0\(9),
      I2 => \icmp_ln32_reg_1416[0]_i_3_0\(3),
      I3 => \icmp_ln32_reg_1416[0]_i_3_0\(6),
      I4 => \icmp_ln32_reg_1416[0]_i_3_0\(0),
      I5 => \icmp_ln32_reg_1416[0]_i_3_0\(1),
      O => \icmp_ln32_reg_1416[0]_i_7_n_5\
    );
\out_h_reg_1459[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => p_2,
      I1 => p_3,
      I2 => Q(0),
      O => \^icmp_ln24_reg_1407_reg[0]\
    );
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => p_1(15),
      A(28) => p_1(15),
      A(27) => p_1(15),
      A(26) => p_1(15),
      A(25) => p_1(15),
      A(24) => p_1(15),
      A(23) => p_1(15),
      A(22) => p_1(15),
      A(21) => p_1(15),
      A(20) => p_1(15),
      A(19) => p_1(15),
      A(18) => p_1(15),
      A(17) => p_1(15),
      A(16) => p_1(15),
      A(15 downto 0) => p_1(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \^b\(12),
      B(16) => \^b\(12),
      B(15) => \^b\(12),
      B(14) => \^b\(12),
      B(13) => \^b\(12),
      B(12 downto 0) => \^b\(12 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^separableconv2d_0_w_s_ce1\,
      CEB2 => \^reg_3230\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_P_UNCONNECTED(47 downto 29),
      P(28 downto 13) => D(15 downto 0),
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
\p_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => p_2,
      O => \^reg_3230\
    );
\p_i_20__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCDFFCDFFCDFF"
    )
        port map (
      I0 => Q(4),
      I1 => p_2,
      I2 => Q(3),
      I3 => ap_enable_reg_pp0_iter0,
      I4 => p_3,
      I5 => Q(0),
      O => \ap_CS_fsm_reg[5]\
    );
\p_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC8"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      O => \^separableconv2d_0_w_s_ce1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_DSP48_0_17 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    SeparableConv2D_0_w_s_ce0 : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 12 downto 0 );
    select_ln24_19_fu_784_p3 : out STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    reg_3230 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    select_ln24_17_reg_1467_reg : in STD_LOGIC;
    \g0_b0__0_i_1_0\ : in STD_LOGIC;
    p_1 : in STD_LOGIC;
    p_2 : in STD_LOGIC;
    p_3 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    p_4 : in STD_LOGIC;
    p_shl13_cast_mid170_c_fu_832_p1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln32_reg_1416 : in STD_LOGIC;
    or_ln27_1_fu_1086_p3 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_DSP48_0_17 : entity is "network_mul_mul_16s_13s_29_1_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_DSP48_0_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_DSP48_0_17 is
  signal \^b\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^separableconv2d_0_w_s_ce0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[2]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[4]\ : STD_LOGIC;
  signal \g0_b0__0_i_1_n_5\ : STD_LOGIC;
  signal \g0_b0__0_i_2_n_5\ : STD_LOGIC;
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal \^select_ln24_19_fu_784_p3\ : STD_LOGIC;
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p : label is "{SYNTH-11 {cell *THIS*}}";
begin
  B(12 downto 0) <= \^b\(12 downto 0);
  SeparableConv2D_0_w_s_ce0 <= \^separableconv2d_0_w_s_ce0\;
  \ap_CS_fsm_reg[2]\ <= \^ap_cs_fsm_reg[2]\;
  \ap_CS_fsm_reg[4]\ <= \^ap_cs_fsm_reg[4]\;
  select_ln24_19_fu_784_p3 <= \^select_ln24_19_fu_784_p3\;
\g0_b0__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100BBBA"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \g0_b0__0_i_1_n_5\,
      O => \^b\(0)
    );
\g0_b0__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAF8AA08"
    )
        port map (
      I0 => \^select_ln24_19_fu_784_p3\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(4),
      I4 => select_ln24_17_reg_1467_reg,
      I5 => \g0_b0__0_i_2_n_5\,
      O => \g0_b0__0_i_1_n_5\
    );
\g0_b0__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000A2"
    )
        port map (
      I0 => \g0_b0__0_i_1_0\,
      I1 => Q(1),
      I2 => \^select_ln24_19_fu_784_p3\,
      I3 => Q(4),
      I4 => Q(3),
      I5 => Q(2),
      O => \g0_b0__0_i_2_n_5\
    );
\g0_b10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      O => \^b\(10)
    );
\g0_b11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44441110"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \g0_b0__0_i_1_n_5\,
      O => \^b\(11)
    );
\g0_b12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \g0_b0__0_i_1_n_5\,
      O => \^b\(12)
    );
\g0_b1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5554EFEE"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \g0_b0__0_i_1_n_5\,
      O => \^b\(1)
    );
\g0_b2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44445554"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \g0_b0__0_i_1_n_5\,
      O => \^b\(2)
    );
\g0_b3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5455"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      O => \^b\(3)
    );
\g0_b4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45454445"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \g0_b0__0_i_1_n_5\,
      O => \^b\(4)
    );
\g0_b5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => \g0_b0__0_i_1_n_5\,
      O => \^b\(5)
    );
\g0_b6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => \g0_b0__0_i_1_n_5\,
      O => \^b\(6)
    );
\g0_b7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0155"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => \g0_b0__0_i_1_n_5\,
      O => \^b\(7)
    );
\g0_b8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01EF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => \g0_b0__0_i_1_n_5\,
      O => \^b\(8)
    );
\g0_b9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001BBBA"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \g0_b0__0_i_1_n_5\,
      O => \^b\(9)
    );
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => p_0(15),
      A(28) => p_0(15),
      A(27) => p_0(15),
      A(26) => p_0(15),
      A(25) => p_0(15),
      A(24) => p_0(15),
      A(23) => p_0(15),
      A(22) => p_0(15),
      A(21) => p_0(15),
      A(20) => p_0(15),
      A(19) => p_0(15),
      A(18) => p_0(15),
      A(17) => p_0(15),
      A(16) => p_0(15),
      A(15 downto 0) => p_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \^b\(12),
      B(16) => \^b\(12),
      B(15) => \^b\(12),
      B(14) => \^b\(12),
      B(13) => \^b\(12),
      B(12 downto 0) => \^b\(12 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^ap_cs_fsm_reg[2]\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^separableconv2d_0_w_s_ce0\,
      CEB2 => reg_3230,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_P_UNCONNECTED(47 downto 29),
      P(28 downto 13) => D(15 downto 0),
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
\p_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]\,
      I1 => Q(1),
      I2 => p_1,
      I3 => p_2,
      O => \^ap_cs_fsm_reg[2]\
    );
\p_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333FF333333FB33"
    )
        port map (
      I0 => Q(3),
      I1 => p_3,
      I2 => Q(2),
      I3 => ap_enable_reg_pp0_iter0,
      I4 => p_4,
      I5 => Q(4),
      O => \^ap_cs_fsm_reg[4]\
    );
\p_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F0F0E0"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(3),
      O => \^separableconv2d_0_w_s_ce0\
    );
\select_ln24_17_reg_1467[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_shl13_cast_mid170_c_fu_832_p1(0),
      I1 => icmp_ln32_reg_1416,
      I2 => or_ln27_1_fu_1086_p3(0),
      O => \^select_ln24_19_fu_784_p3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_DSP48_0_18 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0 : in STD_LOGIC;
    SeparableConv2D_0_w_s_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 12 downto 0 );
    p_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_2 : in STD_LOGIC;
    p_3 : in STD_LOGIC;
    p_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_DSP48_0_18 : entity is "network_mul_mul_16s_13s_29_1_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_DSP48_0_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_DSP48_0_18 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal trunc_ln48_8_reg_17040 : STD_LOGIC;
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  E(0) <= \^e\(0);
\indvar_flatten80_reg_265[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(0),
      I1 => p_2,
      I2 => p_3,
      O => \^e\(0)
    );
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => p_1(15),
      A(28) => p_1(15),
      A(27) => p_1(15),
      A(26) => p_1(15),
      A(25) => p_1(15),
      A(24) => p_1(15),
      A(23) => p_1(15),
      A(22) => p_1(15),
      A(21) => p_1(15),
      A(20) => p_1(15),
      A(19) => p_1(15),
      A(18) => p_1(15),
      A(17) => p_1(15),
      A(16) => p_1(15),
      A(15 downto 0) => p_1(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(12),
      B(16) => B(12),
      B(15) => B(12),
      B(14) => B(12),
      B(13) => B(12),
      B(12 downto 0) => B(12 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => SeparableConv2D_0_w_s_ce0,
      CEB2 => \^e\(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => trunc_ln48_8_reg_17040,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28 downto 13) => P(15 downto 0),
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
\p_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => p_4,
      O => trunc_ln48_8_reg_17040
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0 : in STD_LOGIC;
    reg_374 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 14 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_1 : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2 is
  signal p_7_in : STD_LOGIC;
  signal \p_i_20__0_n_5\ : STD_LOGIC;
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_79 : STD_LOGIC;
  signal p_n_80 : STD_LOGIC;
  signal p_n_81 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => \p_i_20__0_n_5\,
      A(23) => \p_i_20__0_n_5\,
      A(22) => \p_i_20__0_n_5\,
      A(21) => \p_i_20__0_n_5\,
      A(20) => \p_i_20__0_n_5\,
      A(19) => \p_i_20__0_n_5\,
      A(18) => \p_i_20__0_n_5\,
      A(17) => \p_i_20__0_n_5\,
      A(16) => \p_i_20__0_n_5\,
      A(15) => \p_i_20__0_n_5\,
      A(14 downto 0) => A(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(14),
      B(16) => B(14),
      B(15) => B(14),
      B(14 downto 0) => B(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => reg_374,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => p_7_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_RnM_P_UNCONNECTED(47 downto 32),
      P(31) => p_n_79,
      P(30) => p_n_80,
      P(29) => p_n_81,
      P(28 downto 13) => P(15 downto 0),
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
\p_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => p_1,
      I4 => p_2,
      I5 => D(0),
      O => \p_i_20__0_n_5\
    );
p_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => p_1,
      O => p_7_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_27 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0 : in STD_LOGIC;
    reg_3700 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_27 : entity is "network_mul_mul_16s_16s_29_1_1_DSP48_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_27 is
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_79 : STD_LOGIC;
  signal p_n_80 : STD_LOGIC;
  signal p_n_81 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_1(14),
      B(16) => p_1(14),
      B(15) => p_1(14),
      B(14 downto 0) => p_1(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => reg_3700,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => E(0),
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_RnM_P_UNCONNECTED(47 downto 32),
      P(31) => p_n_79,
      P(30) => p_n_80,
      P(29) => p_n_81,
      P(28 downto 13) => P(15 downto 0),
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_28 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    add_ln48_5_reg_15440 : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0 : in STD_LOGIC;
    reg_3660 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    p_2 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_3 : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_4 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_28 : entity is "network_mul_mul_16s_16s_29_1_1_DSP48_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_28 is
  signal \^a\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^add_ln48_5_reg_15440\ : STD_LOGIC;
  signal \p_i_17__0_n_5\ : STD_LOGIC;
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_79 : STD_LOGIC;
  signal p_n_80 : STD_LOGIC;
  signal p_n_81 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  A(0) <= \^a\(0);
  add_ln48_5_reg_15440 <= \^add_ln48_5_reg_15440\;
add_ln48_reg_1554_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => p_3,
      O => \^add_ln48_5_reg_15440\
    );
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \^a\(0),
      A(28) => \^a\(0),
      A(27) => \^a\(0),
      A(26) => \^a\(0),
      A(25) => \^a\(0),
      A(24) => \p_i_17__0_n_5\,
      A(23) => \p_i_17__0_n_5\,
      A(22) => \p_i_17__0_n_5\,
      A(21) => \p_i_17__0_n_5\,
      A(20) => \p_i_17__0_n_5\,
      A(19) => \p_i_17__0_n_5\,
      A(18) => \p_i_17__0_n_5\,
      A(17) => \p_i_17__0_n_5\,
      A(16) => \p_i_17__0_n_5\,
      A(15) => \p_i_17__0_n_5\,
      A(14 downto 0) => p_2(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_1(14),
      B(16) => p_1(14),
      B(15) => p_1(14),
      B(14 downto 0) => p_1(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => reg_3660,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^add_ln48_5_reg_15440\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_RnM_P_UNCONNECTED(47 downto 32),
      P(31) => p_n_79,
      P(30) => p_n_80,
      P(29) => p_n_81,
      P(28 downto 13) => P(15 downto 0),
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
\p_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => p_3,
      I4 => p_4,
      I5 => D(0),
      O => \p_i_17__0_n_5\
    );
\p_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => p_3,
      I4 => p_4,
      I5 => D(0),
      O => \^a\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_29 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0 : in STD_LOGIC;
    reg_361 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_29 : entity is "network_mul_mul_16s_16s_29_1_1_DSP48_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_29 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_79 : STD_LOGIC;
  signal p_n_80 : STD_LOGIC;
  signal p_n_81 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  E(0) <= \^e\(0);
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_1(14),
      B(16) => p_1(14),
      B(15) => p_1(14),
      B(14 downto 0) => p_1(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => reg_361,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^e\(0),
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_RnM_P_UNCONNECTED(47 downto 32),
      P(31) => p_n_79,
      P(30) => p_n_80,
      P(29) => p_n_81,
      P(28 downto 13) => P(15 downto 0),
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
\p_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => p_2,
      O => \^e\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_30 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    A : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    p_2 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    p_3 : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_4 : in STD_LOGIC;
    p_5 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_30 : entity is "network_mul_mul_16s_16s_29_1_1_DSP48_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_30 is
  signal \^a\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_i_3__1_n_5\ : STD_LOGIC;
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_79 : STD_LOGIC;
  signal p_n_80 : STD_LOGIC;
  signal p_n_81 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal reg_3791 : STD_LOGIC;
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  A(0) <= \^a\(0);
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \p_i_3__1_n_5\,
      A(28) => \p_i_3__1_n_5\,
      A(27) => \p_i_3__1_n_5\,
      A(26) => \p_i_3__1_n_5\,
      A(25) => \p_i_3__1_n_5\,
      A(24) => \p_i_3__1_n_5\,
      A(23) => \p_i_3__1_n_5\,
      A(22) => \p_i_3__1_n_5\,
      A(21) => \p_i_3__1_n_5\,
      A(20) => \p_i_3__1_n_5\,
      A(19) => \^a\(0),
      A(18) => \^a\(0),
      A(17) => \^a\(0),
      A(16) => \^a\(0),
      A(15) => \^a\(0),
      A(14 downto 0) => p_2(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_1(14),
      B(16) => p_1(14),
      B(15) => p_1(14),
      B(14 downto 0) => p_1(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => reg_3791,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => E(0),
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_RnM_P_UNCONNECTED(47 downto 32),
      P(31) => p_n_79,
      P(30) => p_n_80,
      P(29) => p_n_81,
      P(28 downto 13) => P(15 downto 0),
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
\p_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(2),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => p_3,
      O => reg_3791
    );
\p_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => p_4,
      I4 => p_5,
      I5 => D(0),
      O => \p_i_3__1_n_5\
    );
\p_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => p_4,
      I4 => p_5,
      I5 => D(0),
      O => \^a\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_31 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reg_374 : out STD_LOGIC;
    add_ln40_10_reg_15040 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    p_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 14 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    p_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_31 : entity is "network_mul_mul_16s_16s_29_1_1_DSP48_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_31 is
  signal \^add_ln40_10_reg_15040\ : STD_LOGIC;
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_79 : STD_LOGIC;
  signal p_n_80 : STD_LOGIC;
  signal p_n_81 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal \^reg_374\ : STD_LOGIC;
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  add_ln40_10_reg_15040 <= \^add_ln40_10_reg_15040\;
  reg_374 <= \^reg_374\;
\add_ln32_1_reg_1317[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(0),
      I1 => p_2,
      O => \ap_CS_fsm_reg[1]\
    );
add_ln40_10_reg_1504_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => p_1,
      O => \^add_ln40_10_reg_15040\
    );
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(14),
      B(16) => B(14),
      B(15) => B(14),
      B(14 downto 0) => B(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^reg_374\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^add_ln40_10_reg_15040\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_RnM_P_UNCONNECTED(47 downto 32),
      P(31) => p_n_79,
      P(30) => p_n_80,
      P(29) => p_n_81,
      P(28 downto 13) => P(15 downto 0),
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
p_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F888"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => Q(1),
      I2 => Q(0),
      I3 => p_2,
      I4 => p_1,
      O => \^reg_374\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_32 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reg_3700 : out STD_LOGIC;
    p_0 : in STD_LOGIC;
    add_ln40_10_reg_15040 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    p_2 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    p_3 : in STD_LOGIC;
    p_4 : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_5 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_32 : entity is "network_mul_mul_16s_16s_29_1_1_DSP48_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_32 is
  signal \p_i_1__6_n_5\ : STD_LOGIC;
  signal \p_i_2__3_n_5\ : STD_LOGIC;
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_79 : STD_LOGIC;
  signal p_n_80 : STD_LOGIC;
  signal p_n_81 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal \^reg_3700\ : STD_LOGIC;
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  reg_3700 <= \^reg_3700\;
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \p_i_1__6_n_5\,
      A(28) => \p_i_1__6_n_5\,
      A(27) => \p_i_1__6_n_5\,
      A(26) => \p_i_1__6_n_5\,
      A(25) => \p_i_1__6_n_5\,
      A(24) => \p_i_1__6_n_5\,
      A(23) => \p_i_1__6_n_5\,
      A(22) => \p_i_1__6_n_5\,
      A(21) => \p_i_1__6_n_5\,
      A(20) => \p_i_1__6_n_5\,
      A(19) => \p_i_2__3_n_5\,
      A(18) => \p_i_2__3_n_5\,
      A(17) => \p_i_2__3_n_5\,
      A(16) => \p_i_2__3_n_5\,
      A(15) => \p_i_2__3_n_5\,
      A(14 downto 0) => p_2(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_1(14),
      B(16) => p_1(14),
      B(15) => p_1(14),
      B(14 downto 0) => p_1(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^reg_3700\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => add_ln40_10_reg_15040,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_RnM_P_UNCONNECTED(47 downto 32),
      P(31) => p_n_79,
      P(30) => p_n_80,
      P(29) => p_n_81,
      P(28 downto 13) => P(15 downto 0),
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
\p_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => p_5,
      I4 => p_3,
      I5 => D(0),
      O => \p_i_1__6_n_5\
    );
\p_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F888"
    )
        port map (
      I0 => Q(2),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => Q(0),
      I3 => p_3,
      I4 => p_4,
      O => \^reg_3700\
    );
\p_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => p_5,
      I4 => p_3,
      I5 => D(0),
      O => \p_i_2__3_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_33 is
  port (
    p_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \icmp_ln23_reg_1243_reg[0]\ : out STD_LOGIC;
    reg_3660 : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    p_1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    p_2 : in STD_LOGIC;
    p_3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_4 : in STD_LOGIC;
    p_5 : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_33 : entity is "network_mul_mul_16s_16s_29_1_1_DSP48_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_33 is
  signal \^a\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ap_cs_fsm_reg[5]\ : STD_LOGIC;
  signal \^icmp_ln23_reg_1243_reg[0]\ : STD_LOGIC;
  signal \p_i_34__0_n_5\ : STD_LOGIC;
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_79 : STD_LOGIC;
  signal p_n_80 : STD_LOGIC;
  signal p_n_81 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal \^reg_3660\ : STD_LOGIC;
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  A(15 downto 0) <= \^a\(15 downto 0);
  \ap_CS_fsm_reg[5]\ <= \^ap_cs_fsm_reg[5]\;
  \icmp_ln23_reg_1243_reg[0]\ <= \^icmp_ln23_reg_1243_reg[0]\;
  reg_3660 <= \^reg_3660\;
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \^a\(15),
      A(28) => \^a\(15),
      A(27) => \^a\(15),
      A(26) => \^a\(15),
      A(25) => \^a\(15),
      A(24) => \^a\(15),
      A(23) => \^a\(15),
      A(22) => \^a\(15),
      A(21) => \^a\(15),
      A(20) => \^a\(15),
      A(19) => \^a\(15),
      A(18) => \^a\(15),
      A(17) => \^a\(15),
      A(16) => \^a\(15),
      A(15 downto 0) => \^a\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_1(14),
      B(16) => p_1(14),
      B(15) => p_1(14),
      B(14 downto 0) => p_1(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^icmp_ln23_reg_1243_reg[0]\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^reg_3660\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^ap_cs_fsm_reg[5]\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_P_UNCONNECTED(47 downto 32),
      P(31) => p_n_79,
      P(30) => p_n_80,
      P(29) => p_n_81,
      P(28 downto 13) => p_0(15 downto 0),
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
p_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBABABBBABABAB"
    )
        port map (
      I0 => \p_i_34__0_n_5\,
      I1 => p_2,
      I2 => p_3,
      I3 => Q(3),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => Q(2),
      O => \^icmp_ln23_reg_1243_reg[0]\
    );
\p_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => D(15),
      I1 => Q(0),
      I2 => p_4,
      I3 => p_5,
      I4 => q0(15),
      O => \^a\(15)
    );
p_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => D(14),
      I1 => Q(0),
      I2 => p_4,
      I3 => p_5,
      I4 => q0(14),
      O => \^a\(14)
    );
\p_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => p_2,
      O => \^ap_cs_fsm_reg[5]\
    );
\p_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => p_2,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => Q(1),
      I3 => Q(3),
      O => \^reg_3660\
    );
p_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => D(13),
      I1 => Q(0),
      I2 => p_4,
      I3 => p_5,
      I4 => q0(13),
      O => \^a\(13)
    );
\p_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => D(12),
      I1 => Q(0),
      I2 => p_4,
      I3 => p_5,
      I4 => q0(12),
      O => \^a\(12)
    );
\p_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => D(11),
      I1 => Q(0),
      I2 => p_4,
      I3 => p_5,
      I4 => q0(11),
      O => \^a\(11)
    );
\p_i_23__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => D(10),
      I1 => Q(0),
      I2 => p_4,
      I3 => p_5,
      I4 => q0(10),
      O => \^a\(10)
    );
\p_i_24__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => D(9),
      I1 => Q(0),
      I2 => p_4,
      I3 => p_5,
      I4 => q0(9),
      O => \^a\(9)
    );
\p_i_25__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => D(8),
      I1 => Q(0),
      I2 => p_4,
      I3 => p_5,
      I4 => q0(8),
      O => \^a\(8)
    );
\p_i_26__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => D(7),
      I1 => Q(0),
      I2 => p_4,
      I3 => p_5,
      I4 => q0(7),
      O => \^a\(7)
    );
\p_i_27__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => D(6),
      I1 => Q(0),
      I2 => p_4,
      I3 => p_5,
      I4 => q0(6),
      O => \^a\(6)
    );
\p_i_28__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => D(5),
      I1 => Q(0),
      I2 => p_4,
      I3 => p_5,
      I4 => q0(5),
      O => \^a\(5)
    );
\p_i_29__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => D(4),
      I1 => Q(0),
      I2 => p_4,
      I3 => p_5,
      I4 => q0(4),
      O => \^a\(4)
    );
\p_i_30__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => D(3),
      I1 => Q(0),
      I2 => p_4,
      I3 => p_5,
      I4 => q0(3),
      O => \^a\(3)
    );
\p_i_31__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => D(2),
      I1 => Q(0),
      I2 => p_4,
      I3 => p_5,
      I4 => q0(2),
      O => \^a\(2)
    );
\p_i_32__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => D(1),
      I1 => Q(0),
      I2 => p_4,
      I3 => p_5,
      I4 => q0(1),
      O => \^a\(1)
    );
\p_i_33__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => D(0),
      I1 => Q(0),
      I2 => p_4,
      I3 => p_5,
      I4 => q0(0),
      O => \^a\(0)
    );
\p_i_34__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(0),
      I1 => p_4,
      I2 => p_5,
      O => \p_i_34__0_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_34 is
  port (
    P : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \icmp_ln23_reg_1243_reg[0]\ : out STD_LOGIC;
    reg_361 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_3 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_4 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    A : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_5 : in STD_LOGIC;
    p_6 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_7 : in STD_LOGIC;
    p_8 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln48_4_reg_1524_reg[15]_i_9\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_34 : entity is "network_mul_mul_16s_16s_29_1_1_DSP48_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_34 is
  signal \^p\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^icmp_ln23_reg_1243_reg[0]\ : STD_LOGIC;
  signal \p_i_1__5_n_5\ : STD_LOGIC;
  signal p_i_36_n_5 : STD_LOGIC;
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_79 : STD_LOGIC;
  signal p_n_80 : STD_LOGIC;
  signal p_n_81 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal \^ram_reg_7\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^reg_361\ : STD_LOGIC;
  signal trunc_ln_reg_1454 : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  P(13 downto 0) <= \^p\(13 downto 0);
  \icmp_ln23_reg_1243_reg[0]\ <= \^icmp_ln23_reg_1243_reg[0]\;
  ram_reg_7(14 downto 0) <= \^ram_reg_7\(14 downto 0);
  reg_361 <= \^reg_361\;
\add_ln48_4_reg_1524[11]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^p\(6),
      I1 => \add_ln48_4_reg_1524_reg[15]_i_9\(6),
      I2 => \add_ln48_4_reg_1524_reg[15]_i_9\(7),
      I3 => \^p\(7),
      O => p_0(3)
    );
\add_ln48_4_reg_1524[11]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^p\(5),
      I1 => \add_ln48_4_reg_1524_reg[15]_i_9\(5),
      I2 => \add_ln48_4_reg_1524_reg[15]_i_9\(6),
      I3 => \^p\(6),
      O => p_0(2)
    );
\add_ln48_4_reg_1524[11]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^p\(4),
      I1 => \add_ln48_4_reg_1524_reg[15]_i_9\(4),
      I2 => \add_ln48_4_reg_1524_reg[15]_i_9\(5),
      I3 => \^p\(5),
      O => p_0(1)
    );
\add_ln48_4_reg_1524[11]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^p\(3),
      I1 => \add_ln48_4_reg_1524_reg[15]_i_9\(3),
      I2 => \add_ln48_4_reg_1524_reg[15]_i_9\(4),
      I3 => \^p\(4),
      O => p_0(0)
    );
\add_ln48_4_reg_1524[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => trunc_ln_reg_1454(14),
      I1 => \add_ln48_4_reg_1524_reg[15]_i_9\(14),
      I2 => \add_ln48_4_reg_1524_reg[15]_i_9\(15),
      I3 => trunc_ln_reg_1454(15),
      O => p_2(3)
    );
\add_ln48_4_reg_1524[15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^p\(13),
      I1 => \add_ln48_4_reg_1524_reg[15]_i_9\(13),
      I2 => \add_ln48_4_reg_1524_reg[15]_i_9\(14),
      I3 => trunc_ln_reg_1454(14),
      O => p_2(2)
    );
\add_ln48_4_reg_1524[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^p\(12),
      I1 => \add_ln48_4_reg_1524_reg[15]_i_9\(12),
      I2 => \add_ln48_4_reg_1524_reg[15]_i_9\(13),
      I3 => \^p\(13),
      O => p_2(1)
    );
\add_ln48_4_reg_1524[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^p\(11),
      I1 => \add_ln48_4_reg_1524_reg[15]_i_9\(11),
      I2 => \add_ln48_4_reg_1524_reg[15]_i_9\(12),
      I3 => \^p\(12),
      O => p_2(0)
    );
\add_ln48_4_reg_1524[15]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^p\(10),
      I1 => \add_ln48_4_reg_1524_reg[15]_i_9\(10),
      I2 => \add_ln48_4_reg_1524_reg[15]_i_9\(11),
      I3 => \^p\(11),
      O => p_1(3)
    );
\add_ln48_4_reg_1524[15]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^p\(9),
      I1 => \add_ln48_4_reg_1524_reg[15]_i_9\(9),
      I2 => \add_ln48_4_reg_1524_reg[15]_i_9\(10),
      I3 => \^p\(10),
      O => p_1(2)
    );
\add_ln48_4_reg_1524[15]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^p\(8),
      I1 => \add_ln48_4_reg_1524_reg[15]_i_9\(8),
      I2 => \add_ln48_4_reg_1524_reg[15]_i_9\(9),
      I3 => \^p\(9),
      O => p_1(1)
    );
\add_ln48_4_reg_1524[15]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^p\(7),
      I1 => \add_ln48_4_reg_1524_reg[15]_i_9\(7),
      I2 => \add_ln48_4_reg_1524_reg[15]_i_9\(8),
      I3 => \^p\(8),
      O => p_1(0)
    );
\add_ln48_4_reg_1524[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^p\(2),
      I1 => \add_ln48_4_reg_1524_reg[15]_i_9\(2),
      I2 => \add_ln48_4_reg_1524_reg[15]_i_9\(3),
      I3 => \^p\(3),
      O => S(2)
    );
\add_ln48_4_reg_1524[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^p\(1),
      I1 => \add_ln48_4_reg_1524_reg[15]_i_9\(1),
      I2 => \add_ln48_4_reg_1524_reg[15]_i_9\(2),
      I3 => \^p\(2),
      O => S(1)
    );
\add_ln48_4_reg_1524[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^p\(0),
      I1 => \add_ln48_4_reg_1524_reg[15]_i_9\(0),
      I2 => \add_ln48_4_reg_1524_reg[15]_i_9\(1),
      I3 => \^p\(1),
      O => S(0)
    );
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(0),
      A(28) => A(0),
      A(27) => A(0),
      A(26) => A(0),
      A(25) => A(0),
      A(24) => \p_i_1__5_n_5\,
      A(23) => \p_i_1__5_n_5\,
      A(22) => \p_i_1__5_n_5\,
      A(21) => \p_i_1__5_n_5\,
      A(20) => \p_i_1__5_n_5\,
      A(19) => \p_i_1__5_n_5\,
      A(18) => \p_i_1__5_n_5\,
      A(17) => \p_i_1__5_n_5\,
      A(16) => \p_i_1__5_n_5\,
      A(15) => \p_i_1__5_n_5\,
      A(14 downto 0) => \^ram_reg_7\(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_4(14),
      B(16) => p_4(14),
      B(15) => p_4(14),
      B(14 downto 0) => p_4(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^icmp_ln23_reg_1243_reg[0]\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^reg_361\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => p_3,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_RnM_P_UNCONNECTED(47 downto 32),
      P(31) => p_n_79,
      P(30) => p_n_80,
      P(29) => p_n_81,
      P(28 downto 27) => trunc_ln_reg_1454(15 downto 14),
      P(26 downto 13) => \^p\(13 downto 0),
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
\p_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55115111"
    )
        port map (
      I0 => p_5,
      I1 => p_6,
      I2 => Q(3),
      I3 => ap_enable_reg_pp0_iter0,
      I4 => Q(2),
      I5 => p_i_36_n_5,
      O => \^icmp_ln23_reg_1243_reg[0]\
    );
\p_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => p_5,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => Q(0),
      I3 => Q(3),
      O => \^reg_361\
    );
\p_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(15),
      I1 => Q(0),
      I2 => Q(1),
      I3 => p_7,
      I4 => p_8,
      I5 => D(15),
      O => \p_i_1__5_n_5\
    );
p_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(14),
      I1 => Q(0),
      I2 => Q(1),
      I3 => p_7,
      I4 => p_8,
      I5 => D(14),
      O => \^ram_reg_7\(14)
    );
p_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(13),
      I1 => Q(0),
      I2 => Q(1),
      I3 => p_7,
      I4 => p_8,
      I5 => D(13),
      O => \^ram_reg_7\(13)
    );
p_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(12),
      I1 => Q(0),
      I2 => Q(1),
      I3 => p_7,
      I4 => p_8,
      I5 => D(12),
      O => \^ram_reg_7\(12)
    );
p_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(11),
      I1 => Q(0),
      I2 => Q(1),
      I3 => p_7,
      I4 => p_8,
      I5 => D(11),
      O => \^ram_reg_7\(11)
    );
p_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(10),
      I1 => Q(0),
      I2 => Q(1),
      I3 => p_7,
      I4 => p_8,
      I5 => D(10),
      O => \^ram_reg_7\(10)
    );
p_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(9),
      I1 => Q(0),
      I2 => Q(1),
      I3 => p_7,
      I4 => p_8,
      I5 => D(9),
      O => \^ram_reg_7\(9)
    );
p_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(8),
      I1 => Q(0),
      I2 => Q(1),
      I3 => p_7,
      I4 => p_8,
      I5 => D(8),
      O => \^ram_reg_7\(8)
    );
p_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(7),
      I1 => Q(0),
      I2 => Q(1),
      I3 => p_7,
      I4 => p_8,
      I5 => D(7),
      O => \^ram_reg_7\(7)
    );
p_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(6),
      I1 => Q(0),
      I2 => Q(1),
      I3 => p_7,
      I4 => p_8,
      I5 => D(6),
      O => \^ram_reg_7\(6)
    );
p_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(5),
      I1 => Q(0),
      I2 => Q(1),
      I3 => p_7,
      I4 => p_8,
      I5 => D(5),
      O => \^ram_reg_7\(5)
    );
p_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => p_7,
      I4 => p_8,
      I5 => D(4),
      O => \^ram_reg_7\(4)
    );
p_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => p_7,
      I4 => p_8,
      I5 => D(3),
      O => \^ram_reg_7\(3)
    );
p_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => p_7,
      I4 => p_8,
      I5 => D(2),
      O => \^ram_reg_7\(2)
    );
p_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(1),
      I1 => Q(0),
      I2 => Q(1),
      I3 => p_7,
      I4 => p_8,
      I5 => D(1),
      O => \^ram_reg_7\(1)
    );
p_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => q0(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => p_7,
      I4 => p_8,
      I5 => D(0),
      O => \^ram_reg_7\(0)
    );
p_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E00"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => p_7,
      I3 => p_8,
      O => p_i_36_n_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_40 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0 : in STD_LOGIC;
    reg_3600 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_40 : entity is "network_mul_mul_16s_16s_29_1_1_DSP48_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_40 is
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_79 : STD_LOGIC;
  signal p_n_80 : STD_LOGIC;
  signal p_n_81 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p : label is "{SYNTH-11 {cell *THIS*}}";
begin
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_1(14),
      B(16) => p_1(14),
      B(15) => p_1(14),
      B(14 downto 0) => p_1(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => reg_3600,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_P_UNCONNECTED(47 downto 32),
      P(31) => p_n_79,
      P(30) => p_n_80,
      P(29) => p_n_81,
      P(28 downto 13) => D(15 downto 0),
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_41 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0 : in STD_LOGIC;
    p_1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 14 downto 0 );
    p_2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_41 : entity is "network_mul_mul_16s_16s_29_1_1_DSP48_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_41;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_41 is
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_79 : STD_LOGIC;
  signal p_n_80 : STD_LOGIC;
  signal p_n_81 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p : label is "{SYNTH-11 {cell *THIS*}}";
begin
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => p_2(15),
      A(28) => p_2(15),
      A(27) => p_2(15),
      A(26) => p_2(15),
      A(25) => p_2(15),
      A(24) => p_2(15),
      A(23) => p_2(15),
      A(22) => p_2(15),
      A(21) => p_2(15),
      A(20) => p_2(15),
      A(19) => p_2(15),
      A(18) => p_2(15),
      A(17) => p_2(15),
      A(16) => p_2(15),
      A(15 downto 0) => p_2(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(14),
      B(16) => B(14),
      B(15) => B(14),
      B(14 downto 0) => B(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_P_UNCONNECTED(47 downto 32),
      P(31) => p_n_79,
      P(30) => p_n_80,
      P(29) => p_n_81,
      P(28 downto 13) => D(15 downto 0),
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_42 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    p_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_42 : entity is "network_mul_mul_16s_16s_29_1_1_DSP48_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_42;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_42 is
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_79 : STD_LOGIC;
  signal p_n_80 : STD_LOGIC;
  signal p_n_81 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal reg_364 : STD_LOGIC;
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p : label is "{SYNTH-11 {cell *THIS*}}";
begin
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_1(14),
      B(16) => p_1(14),
      B(15) => p_1(14),
      B(14 downto 0) => p_1(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => reg_364,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_P_UNCONNECTED(47 downto 32),
      P(31) => p_n_79,
      P(30) => p_n_80,
      P(29) => p_n_81,
      P(28 downto 13) => D(15 downto 0),
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
\p_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => p_2,
      O => reg_364
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_43 is
  port (
    P : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    reg_3600 : out STD_LOGIC;
    indvar_flatten48_reg_2980 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \add_ln48_10_reg_1514_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_11_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_3 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    p_4 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_d_0_reg_310_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    \out_d_0_reg_310_reg[0]_0\ : in STD_LOGIC;
    \add_ln48_12_reg_1529[15]_i_5_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \add_ln48_12_reg_1529[15]_i_5_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_43 : entity is "network_mul_mul_16s_16s_29_1_1_DSP48_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_43;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_43 is
  signal \^p\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \add_ln48_12_reg_1529[15]_i_9_n_5\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]\ : STD_LOGIC;
  signal \^indvar_flatten48_reg_2980\ : STD_LOGIC;
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_79 : STD_LOGIC;
  signal p_n_80 : STD_LOGIC;
  signal p_n_81 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal \^reg_3600\ : STD_LOGIC;
  signal trunc_ln48_9_reg_1428 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  P(14 downto 0) <= \^p\(14 downto 0);
  \ap_CS_fsm_reg[5]\ <= \^ap_cs_fsm_reg[5]\;
  indvar_flatten48_reg_2980 <= \^indvar_flatten48_reg_2980\;
  reg_3600 <= \^reg_3600\;
\add_ln48_12_reg_1529[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE282828"
    )
        port map (
      I0 => \add_ln48_12_reg_1529[15]_i_5_0\(9),
      I1 => \add_ln48_12_reg_1529[15]_i_5_1\(10),
      I2 => \^p\(10),
      I3 => \^p\(9),
      I4 => \add_ln48_12_reg_1529[15]_i_5_1\(9),
      O => p_1(3)
    );
\add_ln48_12_reg_1529[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE282828"
    )
        port map (
      I0 => \add_ln48_12_reg_1529[15]_i_5_0\(8),
      I1 => \add_ln48_12_reg_1529[15]_i_5_1\(9),
      I2 => \^p\(9),
      I3 => \^p\(8),
      I4 => \add_ln48_12_reg_1529[15]_i_5_1\(8),
      O => p_1(2)
    );
\add_ln48_12_reg_1529[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE282828"
    )
        port map (
      I0 => \add_ln48_12_reg_1529[15]_i_5_0\(7),
      I1 => \add_ln48_12_reg_1529[15]_i_5_1\(8),
      I2 => \^p\(8),
      I3 => \^p\(7),
      I4 => \add_ln48_12_reg_1529[15]_i_5_1\(7),
      O => p_1(1)
    );
\add_ln48_12_reg_1529[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE282828"
    )
        port map (
      I0 => \add_ln48_12_reg_1529[15]_i_5_0\(6),
      I1 => \add_ln48_12_reg_1529[15]_i_5_1\(7),
      I2 => \^p\(7),
      I3 => \^p\(6),
      I4 => \add_ln48_12_reg_1529[15]_i_5_1\(6),
      O => p_1(0)
    );
\add_ln48_12_reg_1529[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE282828"
    )
        port map (
      I0 => \add_ln48_12_reg_1529[15]_i_5_0\(12),
      I1 => \add_ln48_12_reg_1529[15]_i_5_1\(13),
      I2 => \^p\(13),
      I3 => \^p\(12),
      I4 => \add_ln48_12_reg_1529[15]_i_5_1\(12),
      O => p_2(2)
    );
\add_ln48_12_reg_1529[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE282828"
    )
        port map (
      I0 => \add_ln48_12_reg_1529[15]_i_5_0\(11),
      I1 => \add_ln48_12_reg_1529[15]_i_5_1\(12),
      I2 => \^p\(12),
      I3 => \^p\(11),
      I4 => \add_ln48_12_reg_1529[15]_i_5_1\(11),
      O => p_2(1)
    );
\add_ln48_12_reg_1529[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE282828"
    )
        port map (
      I0 => \add_ln48_12_reg_1529[15]_i_5_0\(10),
      I1 => \add_ln48_12_reg_1529[15]_i_5_1\(11),
      I2 => \^p\(11),
      I3 => \^p\(10),
      I4 => \add_ln48_12_reg_1529[15]_i_5_1\(10),
      O => p_2(0)
    );
\add_ln48_12_reg_1529[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7007F77F8FF80880"
    )
        port map (
      I0 => \add_ln48_12_reg_1529[15]_i_5_1\(13),
      I1 => \^p\(13),
      I2 => \^p\(14),
      I3 => \add_ln48_12_reg_1529[15]_i_5_1\(14),
      I4 => \add_ln48_12_reg_1529[15]_i_5_0\(13),
      I5 => \add_ln48_12_reg_1529[15]_i_9_n_5\,
      O => \add_ln48_10_reg_1514_reg[13]\(0)
    );
\add_ln48_12_reg_1529[15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => \^p\(14),
      I1 => \add_ln48_12_reg_1529[15]_i_5_1\(14),
      I2 => \add_ln48_12_reg_1529[15]_i_5_0\(14),
      I3 => trunc_ln48_9_reg_1428(15),
      I4 => \add_ln48_12_reg_1529[15]_i_5_1\(15),
      O => \add_ln48_12_reg_1529[15]_i_9_n_5\
    );
\add_ln48_12_reg_1529[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE282828"
    )
        port map (
      I0 => \add_ln48_12_reg_1529[15]_i_5_0\(1),
      I1 => \add_ln48_12_reg_1529[15]_i_5_1\(2),
      I2 => \^p\(2),
      I3 => \^p\(1),
      I4 => \add_ln48_12_reg_1529[15]_i_5_1\(1),
      O => DI(1)
    );
\add_ln48_12_reg_1529[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => \^p\(1),
      I1 => \add_ln48_12_reg_1529[15]_i_5_1\(1),
      I2 => \add_ln48_12_reg_1529[15]_i_5_0\(1),
      I3 => \^p\(2),
      I4 => \add_ln48_12_reg_1529[15]_i_5_1\(2),
      O => DI(0)
    );
\add_ln48_12_reg_1529[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \add_ln48_12_reg_1529[15]_i_5_0\(0),
      I1 => \^p\(1),
      I2 => \add_ln48_12_reg_1529[15]_i_5_1\(1),
      I3 => \^p\(0),
      I4 => \add_ln48_12_reg_1529[15]_i_5_1\(0),
      O => S(0)
    );
\add_ln48_12_reg_1529[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE282828"
    )
        port map (
      I0 => \add_ln48_12_reg_1529[15]_i_5_0\(5),
      I1 => \add_ln48_12_reg_1529[15]_i_5_1\(6),
      I2 => \^p\(6),
      I3 => \^p\(5),
      I4 => \add_ln48_12_reg_1529[15]_i_5_1\(5),
      O => p_0(3)
    );
\add_ln48_12_reg_1529[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE282828"
    )
        port map (
      I0 => \add_ln48_12_reg_1529[15]_i_5_0\(4),
      I1 => \add_ln48_12_reg_1529[15]_i_5_1\(5),
      I2 => \^p\(5),
      I3 => \^p\(4),
      I4 => \add_ln48_12_reg_1529[15]_i_5_1\(4),
      O => p_0(2)
    );
\add_ln48_12_reg_1529[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE282828"
    )
        port map (
      I0 => \add_ln48_12_reg_1529[15]_i_5_0\(3),
      I1 => \add_ln48_12_reg_1529[15]_i_5_1\(4),
      I2 => \^p\(4),
      I3 => \^p\(3),
      I4 => \add_ln48_12_reg_1529[15]_i_5_1\(3),
      O => p_0(1)
    );
\add_ln48_12_reg_1529[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE282828"
    )
        port map (
      I0 => \add_ln48_12_reg_1529[15]_i_5_0\(2),
      I1 => \add_ln48_12_reg_1529[15]_i_5_1\(3),
      I2 => \^p\(3),
      I3 => \^p\(2),
      I4 => \add_ln48_12_reg_1529[15]_i_5_1\(2),
      O => p_0(0)
    );
\indvar_flatten48_reg_298[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(0),
      I1 => \out_d_0_reg_310_reg[0]\,
      I2 => \out_d_0_reg_310_reg[0]_0\,
      O => \^indvar_flatten48_reg_2980\
    );
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => p_4(15),
      A(28) => p_4(15),
      A(27) => p_4(15),
      A(26) => p_4(15),
      A(25) => p_4(15),
      A(24) => p_4(15),
      A(23) => p_4(15),
      A(22) => p_4(15),
      A(21) => p_4(15),
      A(20) => p_4(15),
      A(19) => p_4(15),
      A(18) => p_4(15),
      A(17) => p_4(15),
      A(16) => p_4(15),
      A(15 downto 0) => p_4(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_3(14),
      B(16) => p_3(14),
      B(15) => p_3(14),
      B(14 downto 0) => p_3(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^ap_cs_fsm_reg[5]\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^reg_3600\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => p_11_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_RnM_P_UNCONNECTED(47 downto 32),
      P(31) => p_n_79,
      P(30) => p_n_80,
      P(29) => p_n_81,
      P(28) => trunc_ln48_9_reg_1428(15),
      P(27 downto 13) => \^p\(14 downto 0),
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
\p_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0FFFEF0F0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \^indvar_flatten48_reg_2980\,
      I3 => Q(1),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => \out_d_0_reg_310_reg[0]_0\,
      O => \^ap_cs_fsm_reg[5]\
    );
\p_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF88888"
    )
        port map (
      I0 => Q(0),
      I1 => \out_d_0_reg_310_reg[0]\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => \out_d_0_reg_310_reg[0]_0\,
      O => \^reg_3600\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_44 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    p_11_in : out STD_LOGIC;
    reg_3551 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 14 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_0 : in STD_LOGIC;
    p_1 : in STD_LOGIC;
    p_2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    indvar_flatten48_reg_2980 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_44 : entity is "network_mul_mul_16s_16s_29_1_1_DSP48_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_44;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_44 is
  signal \^ap_cs_fsm_reg[2]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[2]_0\ : STD_LOGIC;
  signal \^p_11_in\ : STD_LOGIC;
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_110 : STD_LOGIC;
  signal p_n_79 : STD_LOGIC;
  signal p_n_80 : STD_LOGIC;
  signal p_n_81 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal \^reg_3551\ : STD_LOGIC;
  signal reg_3691 : STD_LOGIC;
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  \ap_CS_fsm_reg[2]\ <= \^ap_cs_fsm_reg[2]\;
  \ap_CS_fsm_reg[2]_0\ <= \^ap_cs_fsm_reg[2]_0\;
  p_11_in <= \^p_11_in\;
  reg_3551 <= \^reg_3551\;
add_ln48_reg_1544_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => p_2,
      O => \^p_11_in\
    );
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(14),
      B(16) => B(14),
      B(15) => B(14),
      B(14 downto 0) => B(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^ap_cs_fsm_reg[2]\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^ap_cs_fsm_reg[2]_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^p_11_in\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_RnM_P_UNCONNECTED(47 downto 32),
      P(31) => p_n_79,
      P(30) => p_n_80,
      P(29) => p_n_81,
      P(28 downto 13) => P(15 downto 0),
      P(12) => p_n_98,
      P(11) => p_n_99,
      P(10) => p_n_100,
      P(9) => p_n_101,
      P(8) => p_n_102,
      P(7) => p_n_103,
      P(6) => p_n_104,
      P(5) => p_n_105,
      P(4) => p_n_106,
      P(3) => p_n_107,
      P(2) => p_n_108,
      P(1) => p_n_109,
      P(0) => p_n_110,
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
\p_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAEA"
    )
        port map (
      I0 => reg_3691,
      I1 => Q(1),
      I2 => p_0,
      I3 => p_1,
      I4 => \^reg_3551\,
      O => \^ap_cs_fsm_reg[2]\
    );
\p_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF30303020"
    )
        port map (
      I0 => Q(1),
      I1 => p_2,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => Q(4),
      I4 => Q(3),
      I5 => indvar_flatten48_reg_2980,
      O => \^ap_cs_fsm_reg[2]_0\
    );
\p_i_34__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF88888"
    )
        port map (
      I0 => Q(0),
      I1 => p_0,
      I2 => Q(3),
      I3 => Q(4),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => p_2,
      O => \^reg_3551\
    );
\p_i_34__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_2,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => Q(2),
      O => reg_3691
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mux_164_32_1_1 is
  port (
    A : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln39_fu_777_p2_i_18_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln39_fu_777_p2_i_18_1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln39_fu_777_p2_i_18_2 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln39_fu_777_p2_i_18_3 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln39_fu_777_p2_i_18_4 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln39_fu_777_p2_i_18_5 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln39_fu_777_p2_i_18_6 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln39_fu_777_p2_i_18_7 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln39_fu_777_p2_i_17_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln39_fu_777_p2_i_17_1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln39_fu_777_p2_i_17_2 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln39_fu_777_p2_i_17_3 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln39_fu_777_p2_i_17_4 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln39_fu_777_p2_i_17_5 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln39_fu_777_p2_i_17_6 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln39_fu_777_p2_i_17_7 : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mux_164_32_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mux_164_32_1_1 is
  signal \mux_2_0__2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mux_2_1__2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mux_2_2__2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mux_2_3__2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mux_3_0__2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mux_3_1__2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
mul_ln39_fu_777_p2_i_10: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__2\(6),
      I1 => \mux_3_1__2\(6),
      O => A(6),
      S => Q(3)
    );
mul_ln39_fu_777_p2_i_100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_17_0(1),
      I1 => mul_ln39_fu_777_p2_i_17_1(1),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_17_2(1),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_17_3(1),
      O => \mux_2_1__2\(1)
    );
mul_ln39_fu_777_p2_i_101: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_18_4(1),
      I1 => mul_ln39_fu_777_p2_i_18_5(1),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_18_6(1),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_18_7(1),
      O => \mux_2_2__2\(1)
    );
mul_ln39_fu_777_p2_i_102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_18_0(1),
      I1 => mul_ln39_fu_777_p2_i_18_1(1),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_18_2(1),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_18_3(1),
      O => \mux_2_3__2\(1)
    );
mul_ln39_fu_777_p2_i_103: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_17_4(0),
      I1 => mul_ln39_fu_777_p2_i_17_5(0),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_17_6(0),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_17_7(0),
      O => \mux_2_0__2\(0)
    );
mul_ln39_fu_777_p2_i_104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_17_0(0),
      I1 => mul_ln39_fu_777_p2_i_17_1(0),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_17_2(0),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_17_3(0),
      O => \mux_2_1__2\(0)
    );
mul_ln39_fu_777_p2_i_105: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_18_4(0),
      I1 => mul_ln39_fu_777_p2_i_18_5(0),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_18_6(0),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_18_7(0),
      O => \mux_2_2__2\(0)
    );
mul_ln39_fu_777_p2_i_106: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_18_0(0),
      I1 => mul_ln39_fu_777_p2_i_18_1(0),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_18_2(0),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_18_3(0),
      O => \mux_2_3__2\(0)
    );
mul_ln39_fu_777_p2_i_11: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__2\(5),
      I1 => \mux_3_1__2\(5),
      O => A(5),
      S => Q(3)
    );
mul_ln39_fu_777_p2_i_12: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__2\(4),
      I1 => \mux_3_1__2\(4),
      O => A(4),
      S => Q(3)
    );
mul_ln39_fu_777_p2_i_13: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__2\(3),
      I1 => \mux_3_1__2\(3),
      O => A(3),
      S => Q(3)
    );
mul_ln39_fu_777_p2_i_14: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__2\(2),
      I1 => \mux_3_1__2\(2),
      O => A(2),
      S => Q(3)
    );
mul_ln39_fu_777_p2_i_15: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__2\(1),
      I1 => \mux_3_1__2\(1),
      O => A(1),
      S => Q(3)
    );
mul_ln39_fu_777_p2_i_16: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__2\(0),
      I1 => \mux_3_1__2\(0),
      O => A(0),
      S => Q(3)
    );
mul_ln39_fu_777_p2_i_17: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__2\(31),
      I1 => \mux_2_1__2\(31),
      O => \mux_3_0__2\(31),
      S => Q(2)
    );
mul_ln39_fu_777_p2_i_18: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__2\(31),
      I1 => \mux_2_3__2\(31),
      O => \mux_3_1__2\(31),
      S => Q(2)
    );
mul_ln39_fu_777_p2_i_19: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__2\(13),
      I1 => \mux_2_1__2\(13),
      O => \mux_3_0__2\(13),
      S => Q(2)
    );
mul_ln39_fu_777_p2_i_2: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__2\(31),
      I1 => \mux_3_1__2\(31),
      O => A(14),
      S => Q(3)
    );
mul_ln39_fu_777_p2_i_20: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__2\(13),
      I1 => \mux_2_3__2\(13),
      O => \mux_3_1__2\(13),
      S => Q(2)
    );
mul_ln39_fu_777_p2_i_21: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__2\(12),
      I1 => \mux_2_1__2\(12),
      O => \mux_3_0__2\(12),
      S => Q(2)
    );
mul_ln39_fu_777_p2_i_22: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__2\(12),
      I1 => \mux_2_3__2\(12),
      O => \mux_3_1__2\(12),
      S => Q(2)
    );
mul_ln39_fu_777_p2_i_23: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__2\(11),
      I1 => \mux_2_1__2\(11),
      O => \mux_3_0__2\(11),
      S => Q(2)
    );
mul_ln39_fu_777_p2_i_24: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__2\(11),
      I1 => \mux_2_3__2\(11),
      O => \mux_3_1__2\(11),
      S => Q(2)
    );
mul_ln39_fu_777_p2_i_25: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__2\(10),
      I1 => \mux_2_1__2\(10),
      O => \mux_3_0__2\(10),
      S => Q(2)
    );
mul_ln39_fu_777_p2_i_26: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__2\(10),
      I1 => \mux_2_3__2\(10),
      O => \mux_3_1__2\(10),
      S => Q(2)
    );
mul_ln39_fu_777_p2_i_27: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__2\(9),
      I1 => \mux_2_1__2\(9),
      O => \mux_3_0__2\(9),
      S => Q(2)
    );
mul_ln39_fu_777_p2_i_28: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__2\(9),
      I1 => \mux_2_3__2\(9),
      O => \mux_3_1__2\(9),
      S => Q(2)
    );
mul_ln39_fu_777_p2_i_29: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__2\(8),
      I1 => \mux_2_1__2\(8),
      O => \mux_3_0__2\(8),
      S => Q(2)
    );
mul_ln39_fu_777_p2_i_3: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__2\(13),
      I1 => \mux_3_1__2\(13),
      O => A(13),
      S => Q(3)
    );
mul_ln39_fu_777_p2_i_30: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__2\(8),
      I1 => \mux_2_3__2\(8),
      O => \mux_3_1__2\(8),
      S => Q(2)
    );
mul_ln39_fu_777_p2_i_31: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__2\(7),
      I1 => \mux_2_1__2\(7),
      O => \mux_3_0__2\(7),
      S => Q(2)
    );
mul_ln39_fu_777_p2_i_32: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__2\(7),
      I1 => \mux_2_3__2\(7),
      O => \mux_3_1__2\(7),
      S => Q(2)
    );
mul_ln39_fu_777_p2_i_33: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__2\(6),
      I1 => \mux_2_1__2\(6),
      O => \mux_3_0__2\(6),
      S => Q(2)
    );
mul_ln39_fu_777_p2_i_34: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__2\(6),
      I1 => \mux_2_3__2\(6),
      O => \mux_3_1__2\(6),
      S => Q(2)
    );
mul_ln39_fu_777_p2_i_35: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__2\(5),
      I1 => \mux_2_1__2\(5),
      O => \mux_3_0__2\(5),
      S => Q(2)
    );
mul_ln39_fu_777_p2_i_36: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__2\(5),
      I1 => \mux_2_3__2\(5),
      O => \mux_3_1__2\(5),
      S => Q(2)
    );
mul_ln39_fu_777_p2_i_37: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__2\(4),
      I1 => \mux_2_1__2\(4),
      O => \mux_3_0__2\(4),
      S => Q(2)
    );
mul_ln39_fu_777_p2_i_38: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__2\(4),
      I1 => \mux_2_3__2\(4),
      O => \mux_3_1__2\(4),
      S => Q(2)
    );
mul_ln39_fu_777_p2_i_39: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__2\(3),
      I1 => \mux_2_1__2\(3),
      O => \mux_3_0__2\(3),
      S => Q(2)
    );
mul_ln39_fu_777_p2_i_4: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__2\(12),
      I1 => \mux_3_1__2\(12),
      O => A(12),
      S => Q(3)
    );
mul_ln39_fu_777_p2_i_40: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__2\(3),
      I1 => \mux_2_3__2\(3),
      O => \mux_3_1__2\(3),
      S => Q(2)
    );
mul_ln39_fu_777_p2_i_41: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__2\(2),
      I1 => \mux_2_1__2\(2),
      O => \mux_3_0__2\(2),
      S => Q(2)
    );
mul_ln39_fu_777_p2_i_42: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__2\(2),
      I1 => \mux_2_3__2\(2),
      O => \mux_3_1__2\(2),
      S => Q(2)
    );
mul_ln39_fu_777_p2_i_43: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__2\(1),
      I1 => \mux_2_1__2\(1),
      O => \mux_3_0__2\(1),
      S => Q(2)
    );
mul_ln39_fu_777_p2_i_44: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__2\(1),
      I1 => \mux_2_3__2\(1),
      O => \mux_3_1__2\(1),
      S => Q(2)
    );
mul_ln39_fu_777_p2_i_45: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__2\(0),
      I1 => \mux_2_1__2\(0),
      O => \mux_3_0__2\(0),
      S => Q(2)
    );
mul_ln39_fu_777_p2_i_46: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__2\(0),
      I1 => \mux_2_3__2\(0),
      O => \mux_3_1__2\(0),
      S => Q(2)
    );
mul_ln39_fu_777_p2_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_17_4(14),
      I1 => mul_ln39_fu_777_p2_i_17_5(14),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_17_6(14),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_17_7(14),
      O => \mux_2_0__2\(31)
    );
mul_ln39_fu_777_p2_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_17_0(14),
      I1 => mul_ln39_fu_777_p2_i_17_1(14),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_17_2(14),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_17_3(14),
      O => \mux_2_1__2\(31)
    );
mul_ln39_fu_777_p2_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_18_4(14),
      I1 => mul_ln39_fu_777_p2_i_18_5(14),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_18_6(14),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_18_7(14),
      O => \mux_2_2__2\(31)
    );
mul_ln39_fu_777_p2_i_5: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__2\(11),
      I1 => \mux_3_1__2\(11),
      O => A(11),
      S => Q(3)
    );
mul_ln39_fu_777_p2_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_18_0(14),
      I1 => mul_ln39_fu_777_p2_i_18_1(14),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_18_2(14),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_18_3(14),
      O => \mux_2_3__2\(31)
    );
mul_ln39_fu_777_p2_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_17_4(13),
      I1 => mul_ln39_fu_777_p2_i_17_5(13),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_17_6(13),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_17_7(13),
      O => \mux_2_0__2\(13)
    );
mul_ln39_fu_777_p2_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_17_0(13),
      I1 => mul_ln39_fu_777_p2_i_17_1(13),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_17_2(13),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_17_3(13),
      O => \mux_2_1__2\(13)
    );
mul_ln39_fu_777_p2_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_18_4(13),
      I1 => mul_ln39_fu_777_p2_i_18_5(13),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_18_6(13),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_18_7(13),
      O => \mux_2_2__2\(13)
    );
mul_ln39_fu_777_p2_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_18_0(13),
      I1 => mul_ln39_fu_777_p2_i_18_1(13),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_18_2(13),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_18_3(13),
      O => \mux_2_3__2\(13)
    );
mul_ln39_fu_777_p2_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_17_4(12),
      I1 => mul_ln39_fu_777_p2_i_17_5(12),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_17_6(12),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_17_7(12),
      O => \mux_2_0__2\(12)
    );
mul_ln39_fu_777_p2_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_17_0(12),
      I1 => mul_ln39_fu_777_p2_i_17_1(12),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_17_2(12),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_17_3(12),
      O => \mux_2_1__2\(12)
    );
mul_ln39_fu_777_p2_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_18_4(12),
      I1 => mul_ln39_fu_777_p2_i_18_5(12),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_18_6(12),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_18_7(12),
      O => \mux_2_2__2\(12)
    );
mul_ln39_fu_777_p2_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_18_0(12),
      I1 => mul_ln39_fu_777_p2_i_18_1(12),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_18_2(12),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_18_3(12),
      O => \mux_2_3__2\(12)
    );
mul_ln39_fu_777_p2_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_17_4(11),
      I1 => mul_ln39_fu_777_p2_i_17_5(11),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_17_6(11),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_17_7(11),
      O => \mux_2_0__2\(11)
    );
mul_ln39_fu_777_p2_i_6: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__2\(10),
      I1 => \mux_3_1__2\(10),
      O => A(10),
      S => Q(3)
    );
mul_ln39_fu_777_p2_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_17_0(11),
      I1 => mul_ln39_fu_777_p2_i_17_1(11),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_17_2(11),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_17_3(11),
      O => \mux_2_1__2\(11)
    );
mul_ln39_fu_777_p2_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_18_4(11),
      I1 => mul_ln39_fu_777_p2_i_18_5(11),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_18_6(11),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_18_7(11),
      O => \mux_2_2__2\(11)
    );
mul_ln39_fu_777_p2_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_18_0(11),
      I1 => mul_ln39_fu_777_p2_i_18_1(11),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_18_2(11),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_18_3(11),
      O => \mux_2_3__2\(11)
    );
mul_ln39_fu_777_p2_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_17_4(10),
      I1 => mul_ln39_fu_777_p2_i_17_5(10),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_17_6(10),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_17_7(10),
      O => \mux_2_0__2\(10)
    );
mul_ln39_fu_777_p2_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_17_0(10),
      I1 => mul_ln39_fu_777_p2_i_17_1(10),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_17_2(10),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_17_3(10),
      O => \mux_2_1__2\(10)
    );
mul_ln39_fu_777_p2_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_18_4(10),
      I1 => mul_ln39_fu_777_p2_i_18_5(10),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_18_6(10),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_18_7(10),
      O => \mux_2_2__2\(10)
    );
mul_ln39_fu_777_p2_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_18_0(10),
      I1 => mul_ln39_fu_777_p2_i_18_1(10),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_18_2(10),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_18_3(10),
      O => \mux_2_3__2\(10)
    );
mul_ln39_fu_777_p2_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_17_4(9),
      I1 => mul_ln39_fu_777_p2_i_17_5(9),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_17_6(9),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_17_7(9),
      O => \mux_2_0__2\(9)
    );
mul_ln39_fu_777_p2_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_17_0(9),
      I1 => mul_ln39_fu_777_p2_i_17_1(9),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_17_2(9),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_17_3(9),
      O => \mux_2_1__2\(9)
    );
mul_ln39_fu_777_p2_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_18_4(9),
      I1 => mul_ln39_fu_777_p2_i_18_5(9),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_18_6(9),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_18_7(9),
      O => \mux_2_2__2\(9)
    );
mul_ln39_fu_777_p2_i_7: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__2\(9),
      I1 => \mux_3_1__2\(9),
      O => A(9),
      S => Q(3)
    );
mul_ln39_fu_777_p2_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_18_0(9),
      I1 => mul_ln39_fu_777_p2_i_18_1(9),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_18_2(9),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_18_3(9),
      O => \mux_2_3__2\(9)
    );
mul_ln39_fu_777_p2_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_17_4(8),
      I1 => mul_ln39_fu_777_p2_i_17_5(8),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_17_6(8),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_17_7(8),
      O => \mux_2_0__2\(8)
    );
mul_ln39_fu_777_p2_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_17_0(8),
      I1 => mul_ln39_fu_777_p2_i_17_1(8),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_17_2(8),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_17_3(8),
      O => \mux_2_1__2\(8)
    );
mul_ln39_fu_777_p2_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_18_4(8),
      I1 => mul_ln39_fu_777_p2_i_18_5(8),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_18_6(8),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_18_7(8),
      O => \mux_2_2__2\(8)
    );
mul_ln39_fu_777_p2_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_18_0(8),
      I1 => mul_ln39_fu_777_p2_i_18_1(8),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_18_2(8),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_18_3(8),
      O => \mux_2_3__2\(8)
    );
mul_ln39_fu_777_p2_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_17_4(7),
      I1 => mul_ln39_fu_777_p2_i_17_5(7),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_17_6(7),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_17_7(7),
      O => \mux_2_0__2\(7)
    );
mul_ln39_fu_777_p2_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_17_0(7),
      I1 => mul_ln39_fu_777_p2_i_17_1(7),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_17_2(7),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_17_3(7),
      O => \mux_2_1__2\(7)
    );
mul_ln39_fu_777_p2_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_18_4(7),
      I1 => mul_ln39_fu_777_p2_i_18_5(7),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_18_6(7),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_18_7(7),
      O => \mux_2_2__2\(7)
    );
mul_ln39_fu_777_p2_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_18_0(7),
      I1 => mul_ln39_fu_777_p2_i_18_1(7),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_18_2(7),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_18_3(7),
      O => \mux_2_3__2\(7)
    );
mul_ln39_fu_777_p2_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_17_4(6),
      I1 => mul_ln39_fu_777_p2_i_17_5(6),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_17_6(6),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_17_7(6),
      O => \mux_2_0__2\(6)
    );
mul_ln39_fu_777_p2_i_8: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__2\(8),
      I1 => \mux_3_1__2\(8),
      O => A(8),
      S => Q(3)
    );
mul_ln39_fu_777_p2_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_17_0(6),
      I1 => mul_ln39_fu_777_p2_i_17_1(6),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_17_2(6),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_17_3(6),
      O => \mux_2_1__2\(6)
    );
mul_ln39_fu_777_p2_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_18_4(6),
      I1 => mul_ln39_fu_777_p2_i_18_5(6),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_18_6(6),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_18_7(6),
      O => \mux_2_2__2\(6)
    );
mul_ln39_fu_777_p2_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_18_0(6),
      I1 => mul_ln39_fu_777_p2_i_18_1(6),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_18_2(6),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_18_3(6),
      O => \mux_2_3__2\(6)
    );
mul_ln39_fu_777_p2_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_17_4(5),
      I1 => mul_ln39_fu_777_p2_i_17_5(5),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_17_6(5),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_17_7(5),
      O => \mux_2_0__2\(5)
    );
mul_ln39_fu_777_p2_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_17_0(5),
      I1 => mul_ln39_fu_777_p2_i_17_1(5),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_17_2(5),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_17_3(5),
      O => \mux_2_1__2\(5)
    );
mul_ln39_fu_777_p2_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_18_4(5),
      I1 => mul_ln39_fu_777_p2_i_18_5(5),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_18_6(5),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_18_7(5),
      O => \mux_2_2__2\(5)
    );
mul_ln39_fu_777_p2_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_18_0(5),
      I1 => mul_ln39_fu_777_p2_i_18_1(5),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_18_2(5),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_18_3(5),
      O => \mux_2_3__2\(5)
    );
mul_ln39_fu_777_p2_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_17_4(4),
      I1 => mul_ln39_fu_777_p2_i_17_5(4),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_17_6(4),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_17_7(4),
      O => \mux_2_0__2\(4)
    );
mul_ln39_fu_777_p2_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_17_0(4),
      I1 => mul_ln39_fu_777_p2_i_17_1(4),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_17_2(4),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_17_3(4),
      O => \mux_2_1__2\(4)
    );
mul_ln39_fu_777_p2_i_89: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_18_4(4),
      I1 => mul_ln39_fu_777_p2_i_18_5(4),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_18_6(4),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_18_7(4),
      O => \mux_2_2__2\(4)
    );
mul_ln39_fu_777_p2_i_9: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__2\(7),
      I1 => \mux_3_1__2\(7),
      O => A(7),
      S => Q(3)
    );
mul_ln39_fu_777_p2_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_18_0(4),
      I1 => mul_ln39_fu_777_p2_i_18_1(4),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_18_2(4),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_18_3(4),
      O => \mux_2_3__2\(4)
    );
mul_ln39_fu_777_p2_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_17_4(3),
      I1 => mul_ln39_fu_777_p2_i_17_5(3),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_17_6(3),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_17_7(3),
      O => \mux_2_0__2\(3)
    );
mul_ln39_fu_777_p2_i_92: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_17_0(3),
      I1 => mul_ln39_fu_777_p2_i_17_1(3),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_17_2(3),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_17_3(3),
      O => \mux_2_1__2\(3)
    );
mul_ln39_fu_777_p2_i_93: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_18_4(3),
      I1 => mul_ln39_fu_777_p2_i_18_5(3),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_18_6(3),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_18_7(3),
      O => \mux_2_2__2\(3)
    );
mul_ln39_fu_777_p2_i_94: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_18_0(3),
      I1 => mul_ln39_fu_777_p2_i_18_1(3),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_18_2(3),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_18_3(3),
      O => \mux_2_3__2\(3)
    );
mul_ln39_fu_777_p2_i_95: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_17_4(2),
      I1 => mul_ln39_fu_777_p2_i_17_5(2),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_17_6(2),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_17_7(2),
      O => \mux_2_0__2\(2)
    );
mul_ln39_fu_777_p2_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_17_0(2),
      I1 => mul_ln39_fu_777_p2_i_17_1(2),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_17_2(2),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_17_3(2),
      O => \mux_2_1__2\(2)
    );
mul_ln39_fu_777_p2_i_97: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_18_4(2),
      I1 => mul_ln39_fu_777_p2_i_18_5(2),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_18_6(2),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_18_7(2),
      O => \mux_2_2__2\(2)
    );
mul_ln39_fu_777_p2_i_98: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_18_0(2),
      I1 => mul_ln39_fu_777_p2_i_18_1(2),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_18_2(2),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_18_3(2),
      O => \mux_2_3__2\(2)
    );
mul_ln39_fu_777_p2_i_99: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_777_p2_i_17_4(1),
      I1 => mul_ln39_fu_777_p2_i_17_5(1),
      I2 => Q(1),
      I3 => mul_ln39_fu_777_p2_i_17_6(1),
      I4 => Q(0),
      I5 => mul_ln39_fu_777_p2_i_17_7(1),
      O => \mux_2_0__2\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mux_164_32_1_1_10 is
  port (
    A : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln39_fu_1334_p2_i_18_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln39_fu_1334_p2_i_18_1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln39_fu_1334_p2_i_18_2 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln39_fu_1334_p2_i_18_3 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln39_fu_1334_p2_i_18_4 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln39_fu_1334_p2_i_18_5 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln39_fu_1334_p2_i_18_6 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln39_fu_1334_p2_i_18_7 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln39_fu_1334_p2_i_17_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln39_fu_1334_p2_i_17_1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln39_fu_1334_p2_i_17_2 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln39_fu_1334_p2_i_17_3 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln39_fu_1334_p2_i_17_4 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln39_fu_1334_p2_i_17_5 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln39_fu_1334_p2_i_17_6 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln39_fu_1334_p2_i_17_7 : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mux_164_32_1_1_10 : entity is "network_mux_164_32_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mux_164_32_1_1_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mux_164_32_1_1_10 is
  signal mux_2_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mux_2_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mux_2_2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mux_2_3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mux_3_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mux_3_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
mul_ln39_fu_1334_p2_i_10: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(6),
      I1 => mux_3_1(6),
      O => A(6),
      S => Q(3)
    );
mul_ln39_fu_1334_p2_i_100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_17_0(1),
      I1 => mul_ln39_fu_1334_p2_i_17_1(1),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_17_2(1),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_17_3(1),
      O => mux_2_1(1)
    );
mul_ln39_fu_1334_p2_i_101: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_18_4(1),
      I1 => mul_ln39_fu_1334_p2_i_18_5(1),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_18_6(1),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_18_7(1),
      O => mux_2_2(1)
    );
mul_ln39_fu_1334_p2_i_102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_18_0(1),
      I1 => mul_ln39_fu_1334_p2_i_18_1(1),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_18_2(1),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_18_3(1),
      O => mux_2_3(1)
    );
mul_ln39_fu_1334_p2_i_103: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_17_4(0),
      I1 => mul_ln39_fu_1334_p2_i_17_5(0),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_17_6(0),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_17_7(0),
      O => mux_2_0(0)
    );
mul_ln39_fu_1334_p2_i_104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_17_0(0),
      I1 => mul_ln39_fu_1334_p2_i_17_1(0),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_17_2(0),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_17_3(0),
      O => mux_2_1(0)
    );
mul_ln39_fu_1334_p2_i_105: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_18_4(0),
      I1 => mul_ln39_fu_1334_p2_i_18_5(0),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_18_6(0),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_18_7(0),
      O => mux_2_2(0)
    );
mul_ln39_fu_1334_p2_i_106: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_18_0(0),
      I1 => mul_ln39_fu_1334_p2_i_18_1(0),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_18_2(0),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_18_3(0),
      O => mux_2_3(0)
    );
mul_ln39_fu_1334_p2_i_11: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(5),
      I1 => mux_3_1(5),
      O => A(5),
      S => Q(3)
    );
mul_ln39_fu_1334_p2_i_12: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(4),
      I1 => mux_3_1(4),
      O => A(4),
      S => Q(3)
    );
mul_ln39_fu_1334_p2_i_13: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(3),
      I1 => mux_3_1(3),
      O => A(3),
      S => Q(3)
    );
mul_ln39_fu_1334_p2_i_14: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(2),
      I1 => mux_3_1(2),
      O => A(2),
      S => Q(3)
    );
mul_ln39_fu_1334_p2_i_15: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(1),
      I1 => mux_3_1(1),
      O => A(1),
      S => Q(3)
    );
mul_ln39_fu_1334_p2_i_16: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(0),
      I1 => mux_3_1(0),
      O => A(0),
      S => Q(3)
    );
mul_ln39_fu_1334_p2_i_17: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(31),
      I1 => mux_2_1(31),
      O => mux_3_0(31),
      S => Q(2)
    );
mul_ln39_fu_1334_p2_i_18: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(31),
      I1 => mux_2_3(31),
      O => mux_3_1(31),
      S => Q(2)
    );
mul_ln39_fu_1334_p2_i_19: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(13),
      I1 => mux_2_1(13),
      O => mux_3_0(13),
      S => Q(2)
    );
mul_ln39_fu_1334_p2_i_2: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(31),
      I1 => mux_3_1(31),
      O => A(14),
      S => Q(3)
    );
mul_ln39_fu_1334_p2_i_20: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(13),
      I1 => mux_2_3(13),
      O => mux_3_1(13),
      S => Q(2)
    );
mul_ln39_fu_1334_p2_i_21: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(12),
      I1 => mux_2_1(12),
      O => mux_3_0(12),
      S => Q(2)
    );
mul_ln39_fu_1334_p2_i_22: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(12),
      I1 => mux_2_3(12),
      O => mux_3_1(12),
      S => Q(2)
    );
mul_ln39_fu_1334_p2_i_23: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(11),
      I1 => mux_2_1(11),
      O => mux_3_0(11),
      S => Q(2)
    );
mul_ln39_fu_1334_p2_i_24: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(11),
      I1 => mux_2_3(11),
      O => mux_3_1(11),
      S => Q(2)
    );
mul_ln39_fu_1334_p2_i_25: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(10),
      I1 => mux_2_1(10),
      O => mux_3_0(10),
      S => Q(2)
    );
mul_ln39_fu_1334_p2_i_26: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(10),
      I1 => mux_2_3(10),
      O => mux_3_1(10),
      S => Q(2)
    );
mul_ln39_fu_1334_p2_i_27: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(9),
      I1 => mux_2_1(9),
      O => mux_3_0(9),
      S => Q(2)
    );
mul_ln39_fu_1334_p2_i_28: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(9),
      I1 => mux_2_3(9),
      O => mux_3_1(9),
      S => Q(2)
    );
mul_ln39_fu_1334_p2_i_29: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(8),
      I1 => mux_2_1(8),
      O => mux_3_0(8),
      S => Q(2)
    );
mul_ln39_fu_1334_p2_i_3: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(13),
      I1 => mux_3_1(13),
      O => A(13),
      S => Q(3)
    );
mul_ln39_fu_1334_p2_i_30: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(8),
      I1 => mux_2_3(8),
      O => mux_3_1(8),
      S => Q(2)
    );
mul_ln39_fu_1334_p2_i_31: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(7),
      I1 => mux_2_1(7),
      O => mux_3_0(7),
      S => Q(2)
    );
mul_ln39_fu_1334_p2_i_32: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(7),
      I1 => mux_2_3(7),
      O => mux_3_1(7),
      S => Q(2)
    );
mul_ln39_fu_1334_p2_i_33: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(6),
      I1 => mux_2_1(6),
      O => mux_3_0(6),
      S => Q(2)
    );
mul_ln39_fu_1334_p2_i_34: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(6),
      I1 => mux_2_3(6),
      O => mux_3_1(6),
      S => Q(2)
    );
mul_ln39_fu_1334_p2_i_35: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(5),
      I1 => mux_2_1(5),
      O => mux_3_0(5),
      S => Q(2)
    );
mul_ln39_fu_1334_p2_i_36: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(5),
      I1 => mux_2_3(5),
      O => mux_3_1(5),
      S => Q(2)
    );
mul_ln39_fu_1334_p2_i_37: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(4),
      I1 => mux_2_1(4),
      O => mux_3_0(4),
      S => Q(2)
    );
mul_ln39_fu_1334_p2_i_38: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(4),
      I1 => mux_2_3(4),
      O => mux_3_1(4),
      S => Q(2)
    );
mul_ln39_fu_1334_p2_i_39: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(3),
      I1 => mux_2_1(3),
      O => mux_3_0(3),
      S => Q(2)
    );
mul_ln39_fu_1334_p2_i_4: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(12),
      I1 => mux_3_1(12),
      O => A(12),
      S => Q(3)
    );
mul_ln39_fu_1334_p2_i_40: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(3),
      I1 => mux_2_3(3),
      O => mux_3_1(3),
      S => Q(2)
    );
mul_ln39_fu_1334_p2_i_41: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(2),
      I1 => mux_2_1(2),
      O => mux_3_0(2),
      S => Q(2)
    );
mul_ln39_fu_1334_p2_i_42: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(2),
      I1 => mux_2_3(2),
      O => mux_3_1(2),
      S => Q(2)
    );
mul_ln39_fu_1334_p2_i_43: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(1),
      I1 => mux_2_1(1),
      O => mux_3_0(1),
      S => Q(2)
    );
mul_ln39_fu_1334_p2_i_44: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(1),
      I1 => mux_2_3(1),
      O => mux_3_1(1),
      S => Q(2)
    );
mul_ln39_fu_1334_p2_i_45: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(0),
      I1 => mux_2_1(0),
      O => mux_3_0(0),
      S => Q(2)
    );
mul_ln39_fu_1334_p2_i_46: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(0),
      I1 => mux_2_3(0),
      O => mux_3_1(0),
      S => Q(2)
    );
mul_ln39_fu_1334_p2_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_17_4(14),
      I1 => mul_ln39_fu_1334_p2_i_17_5(14),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_17_6(14),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_17_7(14),
      O => mux_2_0(31)
    );
mul_ln39_fu_1334_p2_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_17_0(14),
      I1 => mul_ln39_fu_1334_p2_i_17_1(14),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_17_2(14),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_17_3(14),
      O => mux_2_1(31)
    );
mul_ln39_fu_1334_p2_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_18_4(14),
      I1 => mul_ln39_fu_1334_p2_i_18_5(14),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_18_6(14),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_18_7(14),
      O => mux_2_2(31)
    );
mul_ln39_fu_1334_p2_i_5: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(11),
      I1 => mux_3_1(11),
      O => A(11),
      S => Q(3)
    );
mul_ln39_fu_1334_p2_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_18_0(14),
      I1 => mul_ln39_fu_1334_p2_i_18_1(14),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_18_2(14),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_18_3(14),
      O => mux_2_3(31)
    );
mul_ln39_fu_1334_p2_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_17_4(13),
      I1 => mul_ln39_fu_1334_p2_i_17_5(13),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_17_6(13),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_17_7(13),
      O => mux_2_0(13)
    );
mul_ln39_fu_1334_p2_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_17_0(13),
      I1 => mul_ln39_fu_1334_p2_i_17_1(13),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_17_2(13),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_17_3(13),
      O => mux_2_1(13)
    );
mul_ln39_fu_1334_p2_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_18_4(13),
      I1 => mul_ln39_fu_1334_p2_i_18_5(13),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_18_6(13),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_18_7(13),
      O => mux_2_2(13)
    );
mul_ln39_fu_1334_p2_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_18_0(13),
      I1 => mul_ln39_fu_1334_p2_i_18_1(13),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_18_2(13),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_18_3(13),
      O => mux_2_3(13)
    );
mul_ln39_fu_1334_p2_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_17_4(12),
      I1 => mul_ln39_fu_1334_p2_i_17_5(12),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_17_6(12),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_17_7(12),
      O => mux_2_0(12)
    );
mul_ln39_fu_1334_p2_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_17_0(12),
      I1 => mul_ln39_fu_1334_p2_i_17_1(12),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_17_2(12),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_17_3(12),
      O => mux_2_1(12)
    );
mul_ln39_fu_1334_p2_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_18_4(12),
      I1 => mul_ln39_fu_1334_p2_i_18_5(12),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_18_6(12),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_18_7(12),
      O => mux_2_2(12)
    );
mul_ln39_fu_1334_p2_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_18_0(12),
      I1 => mul_ln39_fu_1334_p2_i_18_1(12),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_18_2(12),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_18_3(12),
      O => mux_2_3(12)
    );
mul_ln39_fu_1334_p2_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_17_4(11),
      I1 => mul_ln39_fu_1334_p2_i_17_5(11),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_17_6(11),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_17_7(11),
      O => mux_2_0(11)
    );
mul_ln39_fu_1334_p2_i_6: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(10),
      I1 => mux_3_1(10),
      O => A(10),
      S => Q(3)
    );
mul_ln39_fu_1334_p2_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_17_0(11),
      I1 => mul_ln39_fu_1334_p2_i_17_1(11),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_17_2(11),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_17_3(11),
      O => mux_2_1(11)
    );
mul_ln39_fu_1334_p2_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_18_4(11),
      I1 => mul_ln39_fu_1334_p2_i_18_5(11),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_18_6(11),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_18_7(11),
      O => mux_2_2(11)
    );
mul_ln39_fu_1334_p2_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_18_0(11),
      I1 => mul_ln39_fu_1334_p2_i_18_1(11),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_18_2(11),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_18_3(11),
      O => mux_2_3(11)
    );
mul_ln39_fu_1334_p2_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_17_4(10),
      I1 => mul_ln39_fu_1334_p2_i_17_5(10),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_17_6(10),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_17_7(10),
      O => mux_2_0(10)
    );
mul_ln39_fu_1334_p2_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_17_0(10),
      I1 => mul_ln39_fu_1334_p2_i_17_1(10),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_17_2(10),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_17_3(10),
      O => mux_2_1(10)
    );
mul_ln39_fu_1334_p2_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_18_4(10),
      I1 => mul_ln39_fu_1334_p2_i_18_5(10),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_18_6(10),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_18_7(10),
      O => mux_2_2(10)
    );
mul_ln39_fu_1334_p2_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_18_0(10),
      I1 => mul_ln39_fu_1334_p2_i_18_1(10),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_18_2(10),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_18_3(10),
      O => mux_2_3(10)
    );
mul_ln39_fu_1334_p2_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_17_4(9),
      I1 => mul_ln39_fu_1334_p2_i_17_5(9),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_17_6(9),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_17_7(9),
      O => mux_2_0(9)
    );
mul_ln39_fu_1334_p2_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_17_0(9),
      I1 => mul_ln39_fu_1334_p2_i_17_1(9),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_17_2(9),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_17_3(9),
      O => mux_2_1(9)
    );
mul_ln39_fu_1334_p2_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_18_4(9),
      I1 => mul_ln39_fu_1334_p2_i_18_5(9),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_18_6(9),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_18_7(9),
      O => mux_2_2(9)
    );
mul_ln39_fu_1334_p2_i_7: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(9),
      I1 => mux_3_1(9),
      O => A(9),
      S => Q(3)
    );
mul_ln39_fu_1334_p2_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_18_0(9),
      I1 => mul_ln39_fu_1334_p2_i_18_1(9),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_18_2(9),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_18_3(9),
      O => mux_2_3(9)
    );
mul_ln39_fu_1334_p2_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_17_4(8),
      I1 => mul_ln39_fu_1334_p2_i_17_5(8),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_17_6(8),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_17_7(8),
      O => mux_2_0(8)
    );
mul_ln39_fu_1334_p2_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_17_0(8),
      I1 => mul_ln39_fu_1334_p2_i_17_1(8),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_17_2(8),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_17_3(8),
      O => mux_2_1(8)
    );
mul_ln39_fu_1334_p2_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_18_4(8),
      I1 => mul_ln39_fu_1334_p2_i_18_5(8),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_18_6(8),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_18_7(8),
      O => mux_2_2(8)
    );
mul_ln39_fu_1334_p2_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_18_0(8),
      I1 => mul_ln39_fu_1334_p2_i_18_1(8),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_18_2(8),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_18_3(8),
      O => mux_2_3(8)
    );
mul_ln39_fu_1334_p2_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_17_4(7),
      I1 => mul_ln39_fu_1334_p2_i_17_5(7),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_17_6(7),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_17_7(7),
      O => mux_2_0(7)
    );
mul_ln39_fu_1334_p2_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_17_0(7),
      I1 => mul_ln39_fu_1334_p2_i_17_1(7),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_17_2(7),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_17_3(7),
      O => mux_2_1(7)
    );
mul_ln39_fu_1334_p2_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_18_4(7),
      I1 => mul_ln39_fu_1334_p2_i_18_5(7),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_18_6(7),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_18_7(7),
      O => mux_2_2(7)
    );
mul_ln39_fu_1334_p2_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_18_0(7),
      I1 => mul_ln39_fu_1334_p2_i_18_1(7),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_18_2(7),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_18_3(7),
      O => mux_2_3(7)
    );
mul_ln39_fu_1334_p2_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_17_4(6),
      I1 => mul_ln39_fu_1334_p2_i_17_5(6),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_17_6(6),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_17_7(6),
      O => mux_2_0(6)
    );
mul_ln39_fu_1334_p2_i_8: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(8),
      I1 => mux_3_1(8),
      O => A(8),
      S => Q(3)
    );
mul_ln39_fu_1334_p2_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_17_0(6),
      I1 => mul_ln39_fu_1334_p2_i_17_1(6),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_17_2(6),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_17_3(6),
      O => mux_2_1(6)
    );
mul_ln39_fu_1334_p2_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_18_4(6),
      I1 => mul_ln39_fu_1334_p2_i_18_5(6),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_18_6(6),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_18_7(6),
      O => mux_2_2(6)
    );
mul_ln39_fu_1334_p2_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_18_0(6),
      I1 => mul_ln39_fu_1334_p2_i_18_1(6),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_18_2(6),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_18_3(6),
      O => mux_2_3(6)
    );
mul_ln39_fu_1334_p2_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_17_4(5),
      I1 => mul_ln39_fu_1334_p2_i_17_5(5),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_17_6(5),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_17_7(5),
      O => mux_2_0(5)
    );
mul_ln39_fu_1334_p2_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_17_0(5),
      I1 => mul_ln39_fu_1334_p2_i_17_1(5),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_17_2(5),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_17_3(5),
      O => mux_2_1(5)
    );
mul_ln39_fu_1334_p2_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_18_4(5),
      I1 => mul_ln39_fu_1334_p2_i_18_5(5),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_18_6(5),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_18_7(5),
      O => mux_2_2(5)
    );
mul_ln39_fu_1334_p2_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_18_0(5),
      I1 => mul_ln39_fu_1334_p2_i_18_1(5),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_18_2(5),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_18_3(5),
      O => mux_2_3(5)
    );
mul_ln39_fu_1334_p2_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_17_4(4),
      I1 => mul_ln39_fu_1334_p2_i_17_5(4),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_17_6(4),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_17_7(4),
      O => mux_2_0(4)
    );
mul_ln39_fu_1334_p2_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_17_0(4),
      I1 => mul_ln39_fu_1334_p2_i_17_1(4),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_17_2(4),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_17_3(4),
      O => mux_2_1(4)
    );
mul_ln39_fu_1334_p2_i_89: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_18_4(4),
      I1 => mul_ln39_fu_1334_p2_i_18_5(4),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_18_6(4),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_18_7(4),
      O => mux_2_2(4)
    );
mul_ln39_fu_1334_p2_i_9: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(7),
      I1 => mux_3_1(7),
      O => A(7),
      S => Q(3)
    );
mul_ln39_fu_1334_p2_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_18_0(4),
      I1 => mul_ln39_fu_1334_p2_i_18_1(4),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_18_2(4),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_18_3(4),
      O => mux_2_3(4)
    );
mul_ln39_fu_1334_p2_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_17_4(3),
      I1 => mul_ln39_fu_1334_p2_i_17_5(3),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_17_6(3),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_17_7(3),
      O => mux_2_0(3)
    );
mul_ln39_fu_1334_p2_i_92: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_17_0(3),
      I1 => mul_ln39_fu_1334_p2_i_17_1(3),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_17_2(3),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_17_3(3),
      O => mux_2_1(3)
    );
mul_ln39_fu_1334_p2_i_93: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_18_4(3),
      I1 => mul_ln39_fu_1334_p2_i_18_5(3),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_18_6(3),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_18_7(3),
      O => mux_2_2(3)
    );
mul_ln39_fu_1334_p2_i_94: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_18_0(3),
      I1 => mul_ln39_fu_1334_p2_i_18_1(3),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_18_2(3),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_18_3(3),
      O => mux_2_3(3)
    );
mul_ln39_fu_1334_p2_i_95: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_17_4(2),
      I1 => mul_ln39_fu_1334_p2_i_17_5(2),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_17_6(2),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_17_7(2),
      O => mux_2_0(2)
    );
mul_ln39_fu_1334_p2_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_17_0(2),
      I1 => mul_ln39_fu_1334_p2_i_17_1(2),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_17_2(2),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_17_3(2),
      O => mux_2_1(2)
    );
mul_ln39_fu_1334_p2_i_97: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_18_4(2),
      I1 => mul_ln39_fu_1334_p2_i_18_5(2),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_18_6(2),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_18_7(2),
      O => mux_2_2(2)
    );
mul_ln39_fu_1334_p2_i_98: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_18_0(2),
      I1 => mul_ln39_fu_1334_p2_i_18_1(2),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_18_2(2),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_18_3(2),
      O => mux_2_3(2)
    );
mul_ln39_fu_1334_p2_i_99: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1334_p2_i_17_4(1),
      I1 => mul_ln39_fu_1334_p2_i_17_5(1),
      I2 => Q(1),
      I3 => mul_ln39_fu_1334_p2_i_17_6(1),
      I4 => Q(0),
      I5 => mul_ln39_fu_1334_p2_i_17_7(1),
      O => mux_2_0(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mux_164_32_1_1_8 is
  port (
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln39_fu_1350_p2_i_19_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mul_ln39_fu_1350_p2_i_19_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mul_ln39_fu_1350_p2_i_19_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mul_ln39_fu_1350_p2_i_19_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mul_ln39_fu_1350_p2_i_19_4 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mul_ln39_fu_1350_p2_i_19_5 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mul_ln39_fu_1350_p2_i_19_6 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mul_ln39_fu_1350_p2_i_18_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mul_ln39_fu_1350_p2_i_18_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mul_ln39_fu_1350_p2_i_18_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mul_ln39_fu_1350_p2_i_18_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mul_ln39_fu_1350_p2_i_18_4 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mul_ln39_fu_1350_p2_i_18_5 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mul_ln39_fu_1350_p2_i_18_6 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mul_ln39_fu_1350_p2_i_18_7 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mux_164_32_1_1_8 : entity is "network_mux_164_32_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mux_164_32_1_1_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mux_164_32_1_1_8 is
  signal \mux_2_0__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mux_2_1__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mux_2_2__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mux_2_3__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mux_3_0__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mux_3_1__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
mul_ln39_fu_1350_p2_i_10: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__0\(7),
      I1 => \mux_3_1__0\(7),
      O => A(7),
      S => Q(3)
    );
mul_ln39_fu_1350_p2_i_100: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_19_4(3),
      I1 => mul_ln39_fu_1350_p2_i_19_5(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln39_fu_1350_p2_i_19_6(3),
      O => \mux_2_2__0\(3)
    );
mul_ln39_fu_1350_p2_i_101: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_19_0(3),
      I1 => mul_ln39_fu_1350_p2_i_19_1(3),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_19_2(3),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_19_3(3),
      O => \mux_2_3__0\(3)
    );
mul_ln39_fu_1350_p2_i_102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_18_4(2),
      I1 => mul_ln39_fu_1350_p2_i_18_5(2),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_18_6(2),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_18_7(2),
      O => \mux_2_0__0\(2)
    );
mul_ln39_fu_1350_p2_i_103: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_18_0(2),
      I1 => mul_ln39_fu_1350_p2_i_18_1(2),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_18_2(2),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_18_3(2),
      O => \mux_2_1__0\(2)
    );
mul_ln39_fu_1350_p2_i_104: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_19_4(2),
      I1 => mul_ln39_fu_1350_p2_i_19_5(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln39_fu_1350_p2_i_19_6(2),
      O => \mux_2_2__0\(2)
    );
mul_ln39_fu_1350_p2_i_105: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_19_0(2),
      I1 => mul_ln39_fu_1350_p2_i_19_1(2),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_19_2(2),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_19_3(2),
      O => \mux_2_3__0\(2)
    );
mul_ln39_fu_1350_p2_i_106: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_18_4(1),
      I1 => mul_ln39_fu_1350_p2_i_18_5(1),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_18_6(1),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_18_7(1),
      O => \mux_2_0__0\(1)
    );
mul_ln39_fu_1350_p2_i_107: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_18_0(1),
      I1 => mul_ln39_fu_1350_p2_i_18_1(1),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_18_2(1),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_18_3(1),
      O => \mux_2_1__0\(1)
    );
mul_ln39_fu_1350_p2_i_108: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_19_4(1),
      I1 => mul_ln39_fu_1350_p2_i_19_5(1),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln39_fu_1350_p2_i_19_6(1),
      O => \mux_2_2__0\(1)
    );
mul_ln39_fu_1350_p2_i_109: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_19_0(1),
      I1 => mul_ln39_fu_1350_p2_i_19_1(1),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_19_2(1),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_19_3(1),
      O => \mux_2_3__0\(1)
    );
mul_ln39_fu_1350_p2_i_11: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__0\(6),
      I1 => \mux_3_1__0\(6),
      O => A(6),
      S => Q(3)
    );
mul_ln39_fu_1350_p2_i_110: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_18_4(0),
      I1 => mul_ln39_fu_1350_p2_i_18_5(0),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_18_6(0),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_18_7(0),
      O => \mux_2_0__0\(0)
    );
mul_ln39_fu_1350_p2_i_111: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_18_0(0),
      I1 => mul_ln39_fu_1350_p2_i_18_1(0),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_18_2(0),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_18_3(0),
      O => \mux_2_1__0\(0)
    );
mul_ln39_fu_1350_p2_i_112: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_19_4(0),
      I1 => mul_ln39_fu_1350_p2_i_19_5(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln39_fu_1350_p2_i_19_6(0),
      O => \mux_2_2__0\(0)
    );
mul_ln39_fu_1350_p2_i_113: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_19_0(0),
      I1 => mul_ln39_fu_1350_p2_i_19_1(0),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_19_2(0),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_19_3(0),
      O => \mux_2_3__0\(0)
    );
mul_ln39_fu_1350_p2_i_12: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__0\(5),
      I1 => \mux_3_1__0\(5),
      O => A(5),
      S => Q(3)
    );
mul_ln39_fu_1350_p2_i_13: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__0\(4),
      I1 => \mux_3_1__0\(4),
      O => A(4),
      S => Q(3)
    );
mul_ln39_fu_1350_p2_i_14: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__0\(3),
      I1 => \mux_3_1__0\(3),
      O => A(3),
      S => Q(3)
    );
mul_ln39_fu_1350_p2_i_15: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__0\(2),
      I1 => \mux_3_1__0\(2),
      O => A(2),
      S => Q(3)
    );
mul_ln39_fu_1350_p2_i_16: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__0\(1),
      I1 => \mux_3_1__0\(1),
      O => A(1),
      S => Q(3)
    );
mul_ln39_fu_1350_p2_i_17: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__0\(0),
      I1 => \mux_3_1__0\(0),
      O => A(0),
      S => Q(3)
    );
mul_ln39_fu_1350_p2_i_18: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__0\(31),
      I1 => \mux_2_1__0\(31),
      O => \mux_3_0__0\(31),
      S => Q(2)
    );
mul_ln39_fu_1350_p2_i_19: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__0\(31),
      I1 => \mux_2_3__0\(31),
      O => \mux_3_1__0\(31),
      S => Q(2)
    );
mul_ln39_fu_1350_p2_i_2: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__0\(31),
      I1 => \mux_3_1__0\(31),
      O => A(15),
      S => Q(3)
    );
mul_ln39_fu_1350_p2_i_20: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__0\(14),
      I1 => \mux_2_1__0\(14),
      O => \mux_3_0__0\(14),
      S => Q(2)
    );
mul_ln39_fu_1350_p2_i_21: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__0\(14),
      I1 => \mux_2_3__0\(14),
      O => \mux_3_1__0\(14),
      S => Q(2)
    );
mul_ln39_fu_1350_p2_i_22: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__0\(13),
      I1 => \mux_2_1__0\(13),
      O => \mux_3_0__0\(13),
      S => Q(2)
    );
mul_ln39_fu_1350_p2_i_23: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__0\(13),
      I1 => \mux_2_3__0\(13),
      O => \mux_3_1__0\(13),
      S => Q(2)
    );
mul_ln39_fu_1350_p2_i_24: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__0\(12),
      I1 => \mux_2_1__0\(12),
      O => \mux_3_0__0\(12),
      S => Q(2)
    );
mul_ln39_fu_1350_p2_i_25: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__0\(12),
      I1 => \mux_2_3__0\(12),
      O => \mux_3_1__0\(12),
      S => Q(2)
    );
mul_ln39_fu_1350_p2_i_26: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__0\(11),
      I1 => \mux_2_1__0\(11),
      O => \mux_3_0__0\(11),
      S => Q(2)
    );
mul_ln39_fu_1350_p2_i_27: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__0\(11),
      I1 => \mux_2_3__0\(11),
      O => \mux_3_1__0\(11),
      S => Q(2)
    );
mul_ln39_fu_1350_p2_i_28: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__0\(10),
      I1 => \mux_2_1__0\(10),
      O => \mux_3_0__0\(10),
      S => Q(2)
    );
mul_ln39_fu_1350_p2_i_29: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__0\(10),
      I1 => \mux_2_3__0\(10),
      O => \mux_3_1__0\(10),
      S => Q(2)
    );
mul_ln39_fu_1350_p2_i_3: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__0\(14),
      I1 => \mux_3_1__0\(14),
      O => A(14),
      S => Q(3)
    );
mul_ln39_fu_1350_p2_i_30: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__0\(9),
      I1 => \mux_2_1__0\(9),
      O => \mux_3_0__0\(9),
      S => Q(2)
    );
mul_ln39_fu_1350_p2_i_31: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__0\(9),
      I1 => \mux_2_3__0\(9),
      O => \mux_3_1__0\(9),
      S => Q(2)
    );
mul_ln39_fu_1350_p2_i_32: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__0\(8),
      I1 => \mux_2_1__0\(8),
      O => \mux_3_0__0\(8),
      S => Q(2)
    );
mul_ln39_fu_1350_p2_i_33: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__0\(8),
      I1 => \mux_2_3__0\(8),
      O => \mux_3_1__0\(8),
      S => Q(2)
    );
mul_ln39_fu_1350_p2_i_34: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__0\(7),
      I1 => \mux_2_1__0\(7),
      O => \mux_3_0__0\(7),
      S => Q(2)
    );
mul_ln39_fu_1350_p2_i_35: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__0\(7),
      I1 => \mux_2_3__0\(7),
      O => \mux_3_1__0\(7),
      S => Q(2)
    );
mul_ln39_fu_1350_p2_i_36: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__0\(6),
      I1 => \mux_2_1__0\(6),
      O => \mux_3_0__0\(6),
      S => Q(2)
    );
mul_ln39_fu_1350_p2_i_37: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__0\(6),
      I1 => \mux_2_3__0\(6),
      O => \mux_3_1__0\(6),
      S => Q(2)
    );
mul_ln39_fu_1350_p2_i_38: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__0\(5),
      I1 => \mux_2_1__0\(5),
      O => \mux_3_0__0\(5),
      S => Q(2)
    );
mul_ln39_fu_1350_p2_i_39: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__0\(5),
      I1 => \mux_2_3__0\(5),
      O => \mux_3_1__0\(5),
      S => Q(2)
    );
mul_ln39_fu_1350_p2_i_4: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__0\(13),
      I1 => \mux_3_1__0\(13),
      O => A(13),
      S => Q(3)
    );
mul_ln39_fu_1350_p2_i_40: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__0\(4),
      I1 => \mux_2_1__0\(4),
      O => \mux_3_0__0\(4),
      S => Q(2)
    );
mul_ln39_fu_1350_p2_i_41: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__0\(4),
      I1 => \mux_2_3__0\(4),
      O => \mux_3_1__0\(4),
      S => Q(2)
    );
mul_ln39_fu_1350_p2_i_42: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__0\(3),
      I1 => \mux_2_1__0\(3),
      O => \mux_3_0__0\(3),
      S => Q(2)
    );
mul_ln39_fu_1350_p2_i_43: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__0\(3),
      I1 => \mux_2_3__0\(3),
      O => \mux_3_1__0\(3),
      S => Q(2)
    );
mul_ln39_fu_1350_p2_i_44: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__0\(2),
      I1 => \mux_2_1__0\(2),
      O => \mux_3_0__0\(2),
      S => Q(2)
    );
mul_ln39_fu_1350_p2_i_45: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__0\(2),
      I1 => \mux_2_3__0\(2),
      O => \mux_3_1__0\(2),
      S => Q(2)
    );
mul_ln39_fu_1350_p2_i_46: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__0\(1),
      I1 => \mux_2_1__0\(1),
      O => \mux_3_0__0\(1),
      S => Q(2)
    );
mul_ln39_fu_1350_p2_i_47: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__0\(1),
      I1 => \mux_2_3__0\(1),
      O => \mux_3_1__0\(1),
      S => Q(2)
    );
mul_ln39_fu_1350_p2_i_48: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__0\(0),
      I1 => \mux_2_1__0\(0),
      O => \mux_3_0__0\(0),
      S => Q(2)
    );
mul_ln39_fu_1350_p2_i_49: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__0\(0),
      I1 => \mux_2_3__0\(0),
      O => \mux_3_1__0\(0),
      S => Q(2)
    );
mul_ln39_fu_1350_p2_i_5: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__0\(12),
      I1 => \mux_3_1__0\(12),
      O => A(12),
      S => Q(3)
    );
mul_ln39_fu_1350_p2_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_18_4(15),
      I1 => mul_ln39_fu_1350_p2_i_18_5(15),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_18_6(15),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_18_7(15),
      O => \mux_2_0__0\(31)
    );
mul_ln39_fu_1350_p2_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_18_0(15),
      I1 => mul_ln39_fu_1350_p2_i_18_1(15),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_18_2(15),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_18_3(15),
      O => \mux_2_1__0\(31)
    );
mul_ln39_fu_1350_p2_i_52: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_19_4(15),
      I1 => mul_ln39_fu_1350_p2_i_19_5(15),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln39_fu_1350_p2_i_19_6(15),
      O => \mux_2_2__0\(31)
    );
mul_ln39_fu_1350_p2_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_19_0(15),
      I1 => mul_ln39_fu_1350_p2_i_19_1(15),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_19_2(15),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_19_3(15),
      O => \mux_2_3__0\(31)
    );
mul_ln39_fu_1350_p2_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_18_4(14),
      I1 => mul_ln39_fu_1350_p2_i_18_5(14),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_18_6(14),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_18_7(14),
      O => \mux_2_0__0\(14)
    );
mul_ln39_fu_1350_p2_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_18_0(14),
      I1 => mul_ln39_fu_1350_p2_i_18_1(14),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_18_2(14),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_18_3(14),
      O => \mux_2_1__0\(14)
    );
mul_ln39_fu_1350_p2_i_56: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_19_4(14),
      I1 => mul_ln39_fu_1350_p2_i_19_5(14),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln39_fu_1350_p2_i_19_6(14),
      O => \mux_2_2__0\(14)
    );
mul_ln39_fu_1350_p2_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_19_0(14),
      I1 => mul_ln39_fu_1350_p2_i_19_1(14),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_19_2(14),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_19_3(14),
      O => \mux_2_3__0\(14)
    );
mul_ln39_fu_1350_p2_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_18_4(13),
      I1 => mul_ln39_fu_1350_p2_i_18_5(13),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_18_6(13),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_18_7(13),
      O => \mux_2_0__0\(13)
    );
mul_ln39_fu_1350_p2_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_18_0(13),
      I1 => mul_ln39_fu_1350_p2_i_18_1(13),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_18_2(13),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_18_3(13),
      O => \mux_2_1__0\(13)
    );
mul_ln39_fu_1350_p2_i_6: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__0\(11),
      I1 => \mux_3_1__0\(11),
      O => A(11),
      S => Q(3)
    );
mul_ln39_fu_1350_p2_i_60: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_19_4(13),
      I1 => mul_ln39_fu_1350_p2_i_19_5(13),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln39_fu_1350_p2_i_19_6(13),
      O => \mux_2_2__0\(13)
    );
mul_ln39_fu_1350_p2_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_19_0(13),
      I1 => mul_ln39_fu_1350_p2_i_19_1(13),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_19_2(13),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_19_3(13),
      O => \mux_2_3__0\(13)
    );
mul_ln39_fu_1350_p2_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_18_4(12),
      I1 => mul_ln39_fu_1350_p2_i_18_5(12),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_18_6(12),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_18_7(12),
      O => \mux_2_0__0\(12)
    );
mul_ln39_fu_1350_p2_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_18_0(12),
      I1 => mul_ln39_fu_1350_p2_i_18_1(12),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_18_2(12),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_18_3(12),
      O => \mux_2_1__0\(12)
    );
mul_ln39_fu_1350_p2_i_64: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_19_4(12),
      I1 => mul_ln39_fu_1350_p2_i_19_5(12),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln39_fu_1350_p2_i_19_6(12),
      O => \mux_2_2__0\(12)
    );
mul_ln39_fu_1350_p2_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_19_0(12),
      I1 => mul_ln39_fu_1350_p2_i_19_1(12),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_19_2(12),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_19_3(12),
      O => \mux_2_3__0\(12)
    );
mul_ln39_fu_1350_p2_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_18_4(11),
      I1 => mul_ln39_fu_1350_p2_i_18_5(11),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_18_6(11),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_18_7(11),
      O => \mux_2_0__0\(11)
    );
mul_ln39_fu_1350_p2_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_18_0(11),
      I1 => mul_ln39_fu_1350_p2_i_18_1(11),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_18_2(11),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_18_3(11),
      O => \mux_2_1__0\(11)
    );
mul_ln39_fu_1350_p2_i_68: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_19_4(11),
      I1 => mul_ln39_fu_1350_p2_i_19_5(11),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln39_fu_1350_p2_i_19_6(11),
      O => \mux_2_2__0\(11)
    );
mul_ln39_fu_1350_p2_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_19_0(11),
      I1 => mul_ln39_fu_1350_p2_i_19_1(11),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_19_2(11),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_19_3(11),
      O => \mux_2_3__0\(11)
    );
mul_ln39_fu_1350_p2_i_7: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__0\(10),
      I1 => \mux_3_1__0\(10),
      O => A(10),
      S => Q(3)
    );
mul_ln39_fu_1350_p2_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_18_4(10),
      I1 => mul_ln39_fu_1350_p2_i_18_5(10),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_18_6(10),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_18_7(10),
      O => \mux_2_0__0\(10)
    );
mul_ln39_fu_1350_p2_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_18_0(10),
      I1 => mul_ln39_fu_1350_p2_i_18_1(10),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_18_2(10),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_18_3(10),
      O => \mux_2_1__0\(10)
    );
mul_ln39_fu_1350_p2_i_72: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_19_4(10),
      I1 => mul_ln39_fu_1350_p2_i_19_5(10),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln39_fu_1350_p2_i_19_6(10),
      O => \mux_2_2__0\(10)
    );
mul_ln39_fu_1350_p2_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_19_0(10),
      I1 => mul_ln39_fu_1350_p2_i_19_1(10),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_19_2(10),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_19_3(10),
      O => \mux_2_3__0\(10)
    );
mul_ln39_fu_1350_p2_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_18_4(9),
      I1 => mul_ln39_fu_1350_p2_i_18_5(9),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_18_6(9),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_18_7(9),
      O => \mux_2_0__0\(9)
    );
mul_ln39_fu_1350_p2_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_18_0(9),
      I1 => mul_ln39_fu_1350_p2_i_18_1(9),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_18_2(9),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_18_3(9),
      O => \mux_2_1__0\(9)
    );
mul_ln39_fu_1350_p2_i_76: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_19_4(9),
      I1 => mul_ln39_fu_1350_p2_i_19_5(9),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln39_fu_1350_p2_i_19_6(9),
      O => \mux_2_2__0\(9)
    );
mul_ln39_fu_1350_p2_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_19_0(9),
      I1 => mul_ln39_fu_1350_p2_i_19_1(9),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_19_2(9),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_19_3(9),
      O => \mux_2_3__0\(9)
    );
mul_ln39_fu_1350_p2_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_18_4(8),
      I1 => mul_ln39_fu_1350_p2_i_18_5(8),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_18_6(8),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_18_7(8),
      O => \mux_2_0__0\(8)
    );
mul_ln39_fu_1350_p2_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_18_0(8),
      I1 => mul_ln39_fu_1350_p2_i_18_1(8),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_18_2(8),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_18_3(8),
      O => \mux_2_1__0\(8)
    );
mul_ln39_fu_1350_p2_i_8: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__0\(9),
      I1 => \mux_3_1__0\(9),
      O => A(9),
      S => Q(3)
    );
mul_ln39_fu_1350_p2_i_80: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_19_4(8),
      I1 => mul_ln39_fu_1350_p2_i_19_5(8),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln39_fu_1350_p2_i_19_6(8),
      O => \mux_2_2__0\(8)
    );
mul_ln39_fu_1350_p2_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_19_0(8),
      I1 => mul_ln39_fu_1350_p2_i_19_1(8),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_19_2(8),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_19_3(8),
      O => \mux_2_3__0\(8)
    );
mul_ln39_fu_1350_p2_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_18_4(7),
      I1 => mul_ln39_fu_1350_p2_i_18_5(7),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_18_6(7),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_18_7(7),
      O => \mux_2_0__0\(7)
    );
mul_ln39_fu_1350_p2_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_18_0(7),
      I1 => mul_ln39_fu_1350_p2_i_18_1(7),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_18_2(7),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_18_3(7),
      O => \mux_2_1__0\(7)
    );
mul_ln39_fu_1350_p2_i_84: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_19_4(7),
      I1 => mul_ln39_fu_1350_p2_i_19_5(7),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln39_fu_1350_p2_i_19_6(7),
      O => \mux_2_2__0\(7)
    );
mul_ln39_fu_1350_p2_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_19_0(7),
      I1 => mul_ln39_fu_1350_p2_i_19_1(7),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_19_2(7),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_19_3(7),
      O => \mux_2_3__0\(7)
    );
mul_ln39_fu_1350_p2_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_18_4(6),
      I1 => mul_ln39_fu_1350_p2_i_18_5(6),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_18_6(6),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_18_7(6),
      O => \mux_2_0__0\(6)
    );
mul_ln39_fu_1350_p2_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_18_0(6),
      I1 => mul_ln39_fu_1350_p2_i_18_1(6),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_18_2(6),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_18_3(6),
      O => \mux_2_1__0\(6)
    );
mul_ln39_fu_1350_p2_i_88: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_19_4(6),
      I1 => mul_ln39_fu_1350_p2_i_19_5(6),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln39_fu_1350_p2_i_19_6(6),
      O => \mux_2_2__0\(6)
    );
mul_ln39_fu_1350_p2_i_89: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_19_0(6),
      I1 => mul_ln39_fu_1350_p2_i_19_1(6),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_19_2(6),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_19_3(6),
      O => \mux_2_3__0\(6)
    );
mul_ln39_fu_1350_p2_i_9: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__0\(8),
      I1 => \mux_3_1__0\(8),
      O => A(8),
      S => Q(3)
    );
mul_ln39_fu_1350_p2_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_18_4(5),
      I1 => mul_ln39_fu_1350_p2_i_18_5(5),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_18_6(5),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_18_7(5),
      O => \mux_2_0__0\(5)
    );
mul_ln39_fu_1350_p2_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_18_0(5),
      I1 => mul_ln39_fu_1350_p2_i_18_1(5),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_18_2(5),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_18_3(5),
      O => \mux_2_1__0\(5)
    );
mul_ln39_fu_1350_p2_i_92: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_19_4(5),
      I1 => mul_ln39_fu_1350_p2_i_19_5(5),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln39_fu_1350_p2_i_19_6(5),
      O => \mux_2_2__0\(5)
    );
mul_ln39_fu_1350_p2_i_93: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_19_0(5),
      I1 => mul_ln39_fu_1350_p2_i_19_1(5),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_19_2(5),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_19_3(5),
      O => \mux_2_3__0\(5)
    );
mul_ln39_fu_1350_p2_i_94: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_18_4(4),
      I1 => mul_ln39_fu_1350_p2_i_18_5(4),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_18_6(4),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_18_7(4),
      O => \mux_2_0__0\(4)
    );
mul_ln39_fu_1350_p2_i_95: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_18_0(4),
      I1 => mul_ln39_fu_1350_p2_i_18_1(4),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_18_2(4),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_18_3(4),
      O => \mux_2_1__0\(4)
    );
mul_ln39_fu_1350_p2_i_96: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_19_4(4),
      I1 => mul_ln39_fu_1350_p2_i_19_5(4),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln39_fu_1350_p2_i_19_6(4),
      O => \mux_2_2__0\(4)
    );
mul_ln39_fu_1350_p2_i_97: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_19_0(4),
      I1 => mul_ln39_fu_1350_p2_i_19_1(4),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_19_2(4),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_19_3(4),
      O => \mux_2_3__0\(4)
    );
mul_ln39_fu_1350_p2_i_98: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_18_4(3),
      I1 => mul_ln39_fu_1350_p2_i_18_5(3),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_18_6(3),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_18_7(3),
      O => \mux_2_0__0\(3)
    );
mul_ln39_fu_1350_p2_i_99: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1350_p2_i_18_0(3),
      I1 => mul_ln39_fu_1350_p2_i_18_1(3),
      I2 => Q(1),
      I3 => mul_ln39_fu_1350_p2_i_18_2(3),
      I4 => Q(0),
      I5 => mul_ln39_fu_1350_p2_i_18_3(3),
      O => \mux_2_1__0\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mux_164_32_1_1_9 is
  port (
    A : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_ln39_fu_1034_p2_i_18_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln39_fu_1034_p2_i_18_1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln39_fu_1034_p2_i_18_2 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln39_fu_1034_p2_i_18_3 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln39_fu_1034_p2_i_18_4 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln39_fu_1034_p2_i_18_5 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln39_fu_1034_p2_i_18_6 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln39_fu_1034_p2_i_17_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln39_fu_1034_p2_i_17_1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln39_fu_1034_p2_i_17_2 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln39_fu_1034_p2_i_17_3 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln39_fu_1034_p2_i_17_4 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln39_fu_1034_p2_i_17_5 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln39_fu_1034_p2_i_17_6 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mul_ln39_fu_1034_p2_i_17_7 : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mux_164_32_1_1_9 : entity is "network_mux_164_32_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mux_164_32_1_1_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mux_164_32_1_1_9 is
  signal \mux_2_0__1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mux_2_1__1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mux_2_2__1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mux_2_3__1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mux_3_0__1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mux_3_1__1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
mul_ln39_fu_1034_p2_i_10: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__1\(6),
      I1 => \mux_3_1__1\(6),
      O => A(6),
      S => Q(3)
    );
mul_ln39_fu_1034_p2_i_100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_17_0(1),
      I1 => mul_ln39_fu_1034_p2_i_17_1(1),
      I2 => Q(1),
      I3 => mul_ln39_fu_1034_p2_i_17_2(1),
      I4 => Q(0),
      I5 => mul_ln39_fu_1034_p2_i_17_3(1),
      O => \mux_2_1__1\(1)
    );
mul_ln39_fu_1034_p2_i_101: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_18_4(1),
      I1 => mul_ln39_fu_1034_p2_i_18_5(1),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln39_fu_1034_p2_i_18_6(1),
      O => \mux_2_2__1\(1)
    );
mul_ln39_fu_1034_p2_i_102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_18_0(1),
      I1 => mul_ln39_fu_1034_p2_i_18_1(1),
      I2 => Q(1),
      I3 => mul_ln39_fu_1034_p2_i_18_2(1),
      I4 => Q(0),
      I5 => mul_ln39_fu_1034_p2_i_18_3(1),
      O => \mux_2_3__1\(1)
    );
mul_ln39_fu_1034_p2_i_103: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_17_4(0),
      I1 => mul_ln39_fu_1034_p2_i_17_5(0),
      I2 => Q(1),
      I3 => mul_ln39_fu_1034_p2_i_17_6(0),
      I4 => Q(0),
      I5 => mul_ln39_fu_1034_p2_i_17_7(0),
      O => \mux_2_0__1\(0)
    );
mul_ln39_fu_1034_p2_i_104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_17_0(0),
      I1 => mul_ln39_fu_1034_p2_i_17_1(0),
      I2 => Q(1),
      I3 => mul_ln39_fu_1034_p2_i_17_2(0),
      I4 => Q(0),
      I5 => mul_ln39_fu_1034_p2_i_17_3(0),
      O => \mux_2_1__1\(0)
    );
mul_ln39_fu_1034_p2_i_105: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_18_4(0),
      I1 => mul_ln39_fu_1034_p2_i_18_5(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln39_fu_1034_p2_i_18_6(0),
      O => \mux_2_2__1\(0)
    );
mul_ln39_fu_1034_p2_i_106: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_18_0(0),
      I1 => mul_ln39_fu_1034_p2_i_18_1(0),
      I2 => Q(1),
      I3 => mul_ln39_fu_1034_p2_i_18_2(0),
      I4 => Q(0),
      I5 => mul_ln39_fu_1034_p2_i_18_3(0),
      O => \mux_2_3__1\(0)
    );
mul_ln39_fu_1034_p2_i_11: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__1\(5),
      I1 => \mux_3_1__1\(5),
      O => A(5),
      S => Q(3)
    );
mul_ln39_fu_1034_p2_i_12: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__1\(4),
      I1 => \mux_3_1__1\(4),
      O => A(4),
      S => Q(3)
    );
mul_ln39_fu_1034_p2_i_13: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__1\(3),
      I1 => \mux_3_1__1\(3),
      O => A(3),
      S => Q(3)
    );
mul_ln39_fu_1034_p2_i_14: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__1\(2),
      I1 => \mux_3_1__1\(2),
      O => A(2),
      S => Q(3)
    );
mul_ln39_fu_1034_p2_i_15: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__1\(1),
      I1 => \mux_3_1__1\(1),
      O => A(1),
      S => Q(3)
    );
mul_ln39_fu_1034_p2_i_16: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__1\(0),
      I1 => \mux_3_1__1\(0),
      O => A(0),
      S => Q(3)
    );
mul_ln39_fu_1034_p2_i_17: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__1\(31),
      I1 => \mux_2_1__1\(31),
      O => \mux_3_0__1\(31),
      S => Q(2)
    );
mul_ln39_fu_1034_p2_i_18: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__1\(31),
      I1 => \mux_2_3__1\(31),
      O => \mux_3_1__1\(31),
      S => Q(2)
    );
mul_ln39_fu_1034_p2_i_19: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__1\(13),
      I1 => \mux_2_1__1\(13),
      O => \mux_3_0__1\(13),
      S => Q(2)
    );
mul_ln39_fu_1034_p2_i_2: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__1\(31),
      I1 => \mux_3_1__1\(31),
      O => A(14),
      S => Q(3)
    );
mul_ln39_fu_1034_p2_i_20: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__1\(13),
      I1 => \mux_2_3__1\(13),
      O => \mux_3_1__1\(13),
      S => Q(2)
    );
mul_ln39_fu_1034_p2_i_21: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__1\(12),
      I1 => \mux_2_1__1\(12),
      O => \mux_3_0__1\(12),
      S => Q(2)
    );
mul_ln39_fu_1034_p2_i_22: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__1\(12),
      I1 => \mux_2_3__1\(12),
      O => \mux_3_1__1\(12),
      S => Q(2)
    );
mul_ln39_fu_1034_p2_i_23: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__1\(11),
      I1 => \mux_2_1__1\(11),
      O => \mux_3_0__1\(11),
      S => Q(2)
    );
mul_ln39_fu_1034_p2_i_24: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__1\(11),
      I1 => \mux_2_3__1\(11),
      O => \mux_3_1__1\(11),
      S => Q(2)
    );
mul_ln39_fu_1034_p2_i_25: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__1\(10),
      I1 => \mux_2_1__1\(10),
      O => \mux_3_0__1\(10),
      S => Q(2)
    );
mul_ln39_fu_1034_p2_i_26: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__1\(10),
      I1 => \mux_2_3__1\(10),
      O => \mux_3_1__1\(10),
      S => Q(2)
    );
mul_ln39_fu_1034_p2_i_27: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__1\(9),
      I1 => \mux_2_1__1\(9),
      O => \mux_3_0__1\(9),
      S => Q(2)
    );
mul_ln39_fu_1034_p2_i_28: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__1\(9),
      I1 => \mux_2_3__1\(9),
      O => \mux_3_1__1\(9),
      S => Q(2)
    );
mul_ln39_fu_1034_p2_i_29: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__1\(8),
      I1 => \mux_2_1__1\(8),
      O => \mux_3_0__1\(8),
      S => Q(2)
    );
mul_ln39_fu_1034_p2_i_3: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__1\(13),
      I1 => \mux_3_1__1\(13),
      O => A(13),
      S => Q(3)
    );
mul_ln39_fu_1034_p2_i_30: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__1\(8),
      I1 => \mux_2_3__1\(8),
      O => \mux_3_1__1\(8),
      S => Q(2)
    );
mul_ln39_fu_1034_p2_i_31: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__1\(7),
      I1 => \mux_2_1__1\(7),
      O => \mux_3_0__1\(7),
      S => Q(2)
    );
mul_ln39_fu_1034_p2_i_32: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__1\(7),
      I1 => \mux_2_3__1\(7),
      O => \mux_3_1__1\(7),
      S => Q(2)
    );
mul_ln39_fu_1034_p2_i_33: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__1\(6),
      I1 => \mux_2_1__1\(6),
      O => \mux_3_0__1\(6),
      S => Q(2)
    );
mul_ln39_fu_1034_p2_i_34: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__1\(6),
      I1 => \mux_2_3__1\(6),
      O => \mux_3_1__1\(6),
      S => Q(2)
    );
mul_ln39_fu_1034_p2_i_35: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__1\(5),
      I1 => \mux_2_1__1\(5),
      O => \mux_3_0__1\(5),
      S => Q(2)
    );
mul_ln39_fu_1034_p2_i_36: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__1\(5),
      I1 => \mux_2_3__1\(5),
      O => \mux_3_1__1\(5),
      S => Q(2)
    );
mul_ln39_fu_1034_p2_i_37: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__1\(4),
      I1 => \mux_2_1__1\(4),
      O => \mux_3_0__1\(4),
      S => Q(2)
    );
mul_ln39_fu_1034_p2_i_38: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__1\(4),
      I1 => \mux_2_3__1\(4),
      O => \mux_3_1__1\(4),
      S => Q(2)
    );
mul_ln39_fu_1034_p2_i_39: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__1\(3),
      I1 => \mux_2_1__1\(3),
      O => \mux_3_0__1\(3),
      S => Q(2)
    );
mul_ln39_fu_1034_p2_i_4: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__1\(12),
      I1 => \mux_3_1__1\(12),
      O => A(12),
      S => Q(3)
    );
mul_ln39_fu_1034_p2_i_40: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__1\(3),
      I1 => \mux_2_3__1\(3),
      O => \mux_3_1__1\(3),
      S => Q(2)
    );
mul_ln39_fu_1034_p2_i_41: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__1\(2),
      I1 => \mux_2_1__1\(2),
      O => \mux_3_0__1\(2),
      S => Q(2)
    );
mul_ln39_fu_1034_p2_i_42: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__1\(2),
      I1 => \mux_2_3__1\(2),
      O => \mux_3_1__1\(2),
      S => Q(2)
    );
mul_ln39_fu_1034_p2_i_43: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__1\(1),
      I1 => \mux_2_1__1\(1),
      O => \mux_3_0__1\(1),
      S => Q(2)
    );
mul_ln39_fu_1034_p2_i_44: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__1\(1),
      I1 => \mux_2_3__1\(1),
      O => \mux_3_1__1\(1),
      S => Q(2)
    );
mul_ln39_fu_1034_p2_i_45: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__1\(0),
      I1 => \mux_2_1__1\(0),
      O => \mux_3_0__1\(0),
      S => Q(2)
    );
mul_ln39_fu_1034_p2_i_46: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__1\(0),
      I1 => \mux_2_3__1\(0),
      O => \mux_3_1__1\(0),
      S => Q(2)
    );
mul_ln39_fu_1034_p2_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_17_4(14),
      I1 => mul_ln39_fu_1034_p2_i_17_5(14),
      I2 => Q(1),
      I3 => mul_ln39_fu_1034_p2_i_17_6(14),
      I4 => Q(0),
      I5 => mul_ln39_fu_1034_p2_i_17_7(14),
      O => \mux_2_0__1\(31)
    );
mul_ln39_fu_1034_p2_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_17_0(14),
      I1 => mul_ln39_fu_1034_p2_i_17_1(14),
      I2 => Q(1),
      I3 => mul_ln39_fu_1034_p2_i_17_2(14),
      I4 => Q(0),
      I5 => mul_ln39_fu_1034_p2_i_17_3(14),
      O => \mux_2_1__1\(31)
    );
mul_ln39_fu_1034_p2_i_49: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_18_4(14),
      I1 => mul_ln39_fu_1034_p2_i_18_5(14),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln39_fu_1034_p2_i_18_6(14),
      O => \mux_2_2__1\(31)
    );
mul_ln39_fu_1034_p2_i_5: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__1\(11),
      I1 => \mux_3_1__1\(11),
      O => A(11),
      S => Q(3)
    );
mul_ln39_fu_1034_p2_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_18_0(14),
      I1 => mul_ln39_fu_1034_p2_i_18_1(14),
      I2 => Q(1),
      I3 => mul_ln39_fu_1034_p2_i_18_2(14),
      I4 => Q(0),
      I5 => mul_ln39_fu_1034_p2_i_18_3(14),
      O => \mux_2_3__1\(31)
    );
mul_ln39_fu_1034_p2_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_17_4(13),
      I1 => mul_ln39_fu_1034_p2_i_17_5(13),
      I2 => Q(1),
      I3 => mul_ln39_fu_1034_p2_i_17_6(13),
      I4 => Q(0),
      I5 => mul_ln39_fu_1034_p2_i_17_7(13),
      O => \mux_2_0__1\(13)
    );
mul_ln39_fu_1034_p2_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_17_0(13),
      I1 => mul_ln39_fu_1034_p2_i_17_1(13),
      I2 => Q(1),
      I3 => mul_ln39_fu_1034_p2_i_17_2(13),
      I4 => Q(0),
      I5 => mul_ln39_fu_1034_p2_i_17_3(13),
      O => \mux_2_1__1\(13)
    );
mul_ln39_fu_1034_p2_i_53: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_18_4(13),
      I1 => mul_ln39_fu_1034_p2_i_18_5(13),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln39_fu_1034_p2_i_18_6(13),
      O => \mux_2_2__1\(13)
    );
mul_ln39_fu_1034_p2_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_18_0(13),
      I1 => mul_ln39_fu_1034_p2_i_18_1(13),
      I2 => Q(1),
      I3 => mul_ln39_fu_1034_p2_i_18_2(13),
      I4 => Q(0),
      I5 => mul_ln39_fu_1034_p2_i_18_3(13),
      O => \mux_2_3__1\(13)
    );
mul_ln39_fu_1034_p2_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_17_4(12),
      I1 => mul_ln39_fu_1034_p2_i_17_5(12),
      I2 => Q(1),
      I3 => mul_ln39_fu_1034_p2_i_17_6(12),
      I4 => Q(0),
      I5 => mul_ln39_fu_1034_p2_i_17_7(12),
      O => \mux_2_0__1\(12)
    );
mul_ln39_fu_1034_p2_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_17_0(12),
      I1 => mul_ln39_fu_1034_p2_i_17_1(12),
      I2 => Q(1),
      I3 => mul_ln39_fu_1034_p2_i_17_2(12),
      I4 => Q(0),
      I5 => mul_ln39_fu_1034_p2_i_17_3(12),
      O => \mux_2_1__1\(12)
    );
mul_ln39_fu_1034_p2_i_57: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_18_4(12),
      I1 => mul_ln39_fu_1034_p2_i_18_5(12),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln39_fu_1034_p2_i_18_6(12),
      O => \mux_2_2__1\(12)
    );
mul_ln39_fu_1034_p2_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_18_0(12),
      I1 => mul_ln39_fu_1034_p2_i_18_1(12),
      I2 => Q(1),
      I3 => mul_ln39_fu_1034_p2_i_18_2(12),
      I4 => Q(0),
      I5 => mul_ln39_fu_1034_p2_i_18_3(12),
      O => \mux_2_3__1\(12)
    );
mul_ln39_fu_1034_p2_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_17_4(11),
      I1 => mul_ln39_fu_1034_p2_i_17_5(11),
      I2 => Q(1),
      I3 => mul_ln39_fu_1034_p2_i_17_6(11),
      I4 => Q(0),
      I5 => mul_ln39_fu_1034_p2_i_17_7(11),
      O => \mux_2_0__1\(11)
    );
mul_ln39_fu_1034_p2_i_6: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__1\(10),
      I1 => \mux_3_1__1\(10),
      O => A(10),
      S => Q(3)
    );
mul_ln39_fu_1034_p2_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_17_0(11),
      I1 => mul_ln39_fu_1034_p2_i_17_1(11),
      I2 => Q(1),
      I3 => mul_ln39_fu_1034_p2_i_17_2(11),
      I4 => Q(0),
      I5 => mul_ln39_fu_1034_p2_i_17_3(11),
      O => \mux_2_1__1\(11)
    );
mul_ln39_fu_1034_p2_i_61: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_18_4(11),
      I1 => mul_ln39_fu_1034_p2_i_18_5(11),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln39_fu_1034_p2_i_18_6(11),
      O => \mux_2_2__1\(11)
    );
mul_ln39_fu_1034_p2_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_18_0(11),
      I1 => mul_ln39_fu_1034_p2_i_18_1(11),
      I2 => Q(1),
      I3 => mul_ln39_fu_1034_p2_i_18_2(11),
      I4 => Q(0),
      I5 => mul_ln39_fu_1034_p2_i_18_3(11),
      O => \mux_2_3__1\(11)
    );
mul_ln39_fu_1034_p2_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_17_4(10),
      I1 => mul_ln39_fu_1034_p2_i_17_5(10),
      I2 => Q(1),
      I3 => mul_ln39_fu_1034_p2_i_17_6(10),
      I4 => Q(0),
      I5 => mul_ln39_fu_1034_p2_i_17_7(10),
      O => \mux_2_0__1\(10)
    );
mul_ln39_fu_1034_p2_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_17_0(10),
      I1 => mul_ln39_fu_1034_p2_i_17_1(10),
      I2 => Q(1),
      I3 => mul_ln39_fu_1034_p2_i_17_2(10),
      I4 => Q(0),
      I5 => mul_ln39_fu_1034_p2_i_17_3(10),
      O => \mux_2_1__1\(10)
    );
mul_ln39_fu_1034_p2_i_65: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_18_4(10),
      I1 => mul_ln39_fu_1034_p2_i_18_5(10),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln39_fu_1034_p2_i_18_6(10),
      O => \mux_2_2__1\(10)
    );
mul_ln39_fu_1034_p2_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_18_0(10),
      I1 => mul_ln39_fu_1034_p2_i_18_1(10),
      I2 => Q(1),
      I3 => mul_ln39_fu_1034_p2_i_18_2(10),
      I4 => Q(0),
      I5 => mul_ln39_fu_1034_p2_i_18_3(10),
      O => \mux_2_3__1\(10)
    );
mul_ln39_fu_1034_p2_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_17_4(9),
      I1 => mul_ln39_fu_1034_p2_i_17_5(9),
      I2 => Q(1),
      I3 => mul_ln39_fu_1034_p2_i_17_6(9),
      I4 => Q(0),
      I5 => mul_ln39_fu_1034_p2_i_17_7(9),
      O => \mux_2_0__1\(9)
    );
mul_ln39_fu_1034_p2_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_17_0(9),
      I1 => mul_ln39_fu_1034_p2_i_17_1(9),
      I2 => Q(1),
      I3 => mul_ln39_fu_1034_p2_i_17_2(9),
      I4 => Q(0),
      I5 => mul_ln39_fu_1034_p2_i_17_3(9),
      O => \mux_2_1__1\(9)
    );
mul_ln39_fu_1034_p2_i_69: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_18_4(9),
      I1 => mul_ln39_fu_1034_p2_i_18_5(9),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln39_fu_1034_p2_i_18_6(9),
      O => \mux_2_2__1\(9)
    );
mul_ln39_fu_1034_p2_i_7: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__1\(9),
      I1 => \mux_3_1__1\(9),
      O => A(9),
      S => Q(3)
    );
mul_ln39_fu_1034_p2_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_18_0(9),
      I1 => mul_ln39_fu_1034_p2_i_18_1(9),
      I2 => Q(1),
      I3 => mul_ln39_fu_1034_p2_i_18_2(9),
      I4 => Q(0),
      I5 => mul_ln39_fu_1034_p2_i_18_3(9),
      O => \mux_2_3__1\(9)
    );
mul_ln39_fu_1034_p2_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_17_4(8),
      I1 => mul_ln39_fu_1034_p2_i_17_5(8),
      I2 => Q(1),
      I3 => mul_ln39_fu_1034_p2_i_17_6(8),
      I4 => Q(0),
      I5 => mul_ln39_fu_1034_p2_i_17_7(8),
      O => \mux_2_0__1\(8)
    );
mul_ln39_fu_1034_p2_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_17_0(8),
      I1 => mul_ln39_fu_1034_p2_i_17_1(8),
      I2 => Q(1),
      I3 => mul_ln39_fu_1034_p2_i_17_2(8),
      I4 => Q(0),
      I5 => mul_ln39_fu_1034_p2_i_17_3(8),
      O => \mux_2_1__1\(8)
    );
mul_ln39_fu_1034_p2_i_73: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_18_4(8),
      I1 => mul_ln39_fu_1034_p2_i_18_5(8),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln39_fu_1034_p2_i_18_6(8),
      O => \mux_2_2__1\(8)
    );
mul_ln39_fu_1034_p2_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_18_0(8),
      I1 => mul_ln39_fu_1034_p2_i_18_1(8),
      I2 => Q(1),
      I3 => mul_ln39_fu_1034_p2_i_18_2(8),
      I4 => Q(0),
      I5 => mul_ln39_fu_1034_p2_i_18_3(8),
      O => \mux_2_3__1\(8)
    );
mul_ln39_fu_1034_p2_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_17_4(7),
      I1 => mul_ln39_fu_1034_p2_i_17_5(7),
      I2 => Q(1),
      I3 => mul_ln39_fu_1034_p2_i_17_6(7),
      I4 => Q(0),
      I5 => mul_ln39_fu_1034_p2_i_17_7(7),
      O => \mux_2_0__1\(7)
    );
mul_ln39_fu_1034_p2_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_17_0(7),
      I1 => mul_ln39_fu_1034_p2_i_17_1(7),
      I2 => Q(1),
      I3 => mul_ln39_fu_1034_p2_i_17_2(7),
      I4 => Q(0),
      I5 => mul_ln39_fu_1034_p2_i_17_3(7),
      O => \mux_2_1__1\(7)
    );
mul_ln39_fu_1034_p2_i_77: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_18_4(7),
      I1 => mul_ln39_fu_1034_p2_i_18_5(7),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln39_fu_1034_p2_i_18_6(7),
      O => \mux_2_2__1\(7)
    );
mul_ln39_fu_1034_p2_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_18_0(7),
      I1 => mul_ln39_fu_1034_p2_i_18_1(7),
      I2 => Q(1),
      I3 => mul_ln39_fu_1034_p2_i_18_2(7),
      I4 => Q(0),
      I5 => mul_ln39_fu_1034_p2_i_18_3(7),
      O => \mux_2_3__1\(7)
    );
mul_ln39_fu_1034_p2_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_17_4(6),
      I1 => mul_ln39_fu_1034_p2_i_17_5(6),
      I2 => Q(1),
      I3 => mul_ln39_fu_1034_p2_i_17_6(6),
      I4 => Q(0),
      I5 => mul_ln39_fu_1034_p2_i_17_7(6),
      O => \mux_2_0__1\(6)
    );
mul_ln39_fu_1034_p2_i_8: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__1\(8),
      I1 => \mux_3_1__1\(8),
      O => A(8),
      S => Q(3)
    );
mul_ln39_fu_1034_p2_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_17_0(6),
      I1 => mul_ln39_fu_1034_p2_i_17_1(6),
      I2 => Q(1),
      I3 => mul_ln39_fu_1034_p2_i_17_2(6),
      I4 => Q(0),
      I5 => mul_ln39_fu_1034_p2_i_17_3(6),
      O => \mux_2_1__1\(6)
    );
mul_ln39_fu_1034_p2_i_81: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_18_4(6),
      I1 => mul_ln39_fu_1034_p2_i_18_5(6),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln39_fu_1034_p2_i_18_6(6),
      O => \mux_2_2__1\(6)
    );
mul_ln39_fu_1034_p2_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_18_0(6),
      I1 => mul_ln39_fu_1034_p2_i_18_1(6),
      I2 => Q(1),
      I3 => mul_ln39_fu_1034_p2_i_18_2(6),
      I4 => Q(0),
      I5 => mul_ln39_fu_1034_p2_i_18_3(6),
      O => \mux_2_3__1\(6)
    );
mul_ln39_fu_1034_p2_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_17_4(5),
      I1 => mul_ln39_fu_1034_p2_i_17_5(5),
      I2 => Q(1),
      I3 => mul_ln39_fu_1034_p2_i_17_6(5),
      I4 => Q(0),
      I5 => mul_ln39_fu_1034_p2_i_17_7(5),
      O => \mux_2_0__1\(5)
    );
mul_ln39_fu_1034_p2_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_17_0(5),
      I1 => mul_ln39_fu_1034_p2_i_17_1(5),
      I2 => Q(1),
      I3 => mul_ln39_fu_1034_p2_i_17_2(5),
      I4 => Q(0),
      I5 => mul_ln39_fu_1034_p2_i_17_3(5),
      O => \mux_2_1__1\(5)
    );
mul_ln39_fu_1034_p2_i_85: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_18_4(5),
      I1 => mul_ln39_fu_1034_p2_i_18_5(5),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln39_fu_1034_p2_i_18_6(5),
      O => \mux_2_2__1\(5)
    );
mul_ln39_fu_1034_p2_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_18_0(5),
      I1 => mul_ln39_fu_1034_p2_i_18_1(5),
      I2 => Q(1),
      I3 => mul_ln39_fu_1034_p2_i_18_2(5),
      I4 => Q(0),
      I5 => mul_ln39_fu_1034_p2_i_18_3(5),
      O => \mux_2_3__1\(5)
    );
mul_ln39_fu_1034_p2_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_17_4(4),
      I1 => mul_ln39_fu_1034_p2_i_17_5(4),
      I2 => Q(1),
      I3 => mul_ln39_fu_1034_p2_i_17_6(4),
      I4 => Q(0),
      I5 => mul_ln39_fu_1034_p2_i_17_7(4),
      O => \mux_2_0__1\(4)
    );
mul_ln39_fu_1034_p2_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_17_0(4),
      I1 => mul_ln39_fu_1034_p2_i_17_1(4),
      I2 => Q(1),
      I3 => mul_ln39_fu_1034_p2_i_17_2(4),
      I4 => Q(0),
      I5 => mul_ln39_fu_1034_p2_i_17_3(4),
      O => \mux_2_1__1\(4)
    );
mul_ln39_fu_1034_p2_i_89: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_18_4(4),
      I1 => mul_ln39_fu_1034_p2_i_18_5(4),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln39_fu_1034_p2_i_18_6(4),
      O => \mux_2_2__1\(4)
    );
mul_ln39_fu_1034_p2_i_9: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_3_0__1\(7),
      I1 => \mux_3_1__1\(7),
      O => A(7),
      S => Q(3)
    );
mul_ln39_fu_1034_p2_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_18_0(4),
      I1 => mul_ln39_fu_1034_p2_i_18_1(4),
      I2 => Q(1),
      I3 => mul_ln39_fu_1034_p2_i_18_2(4),
      I4 => Q(0),
      I5 => mul_ln39_fu_1034_p2_i_18_3(4),
      O => \mux_2_3__1\(4)
    );
mul_ln39_fu_1034_p2_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_17_4(3),
      I1 => mul_ln39_fu_1034_p2_i_17_5(3),
      I2 => Q(1),
      I3 => mul_ln39_fu_1034_p2_i_17_6(3),
      I4 => Q(0),
      I5 => mul_ln39_fu_1034_p2_i_17_7(3),
      O => \mux_2_0__1\(3)
    );
mul_ln39_fu_1034_p2_i_92: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_17_0(3),
      I1 => mul_ln39_fu_1034_p2_i_17_1(3),
      I2 => Q(1),
      I3 => mul_ln39_fu_1034_p2_i_17_2(3),
      I4 => Q(0),
      I5 => mul_ln39_fu_1034_p2_i_17_3(3),
      O => \mux_2_1__1\(3)
    );
mul_ln39_fu_1034_p2_i_93: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_18_4(3),
      I1 => mul_ln39_fu_1034_p2_i_18_5(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln39_fu_1034_p2_i_18_6(3),
      O => \mux_2_2__1\(3)
    );
mul_ln39_fu_1034_p2_i_94: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_18_0(3),
      I1 => mul_ln39_fu_1034_p2_i_18_1(3),
      I2 => Q(1),
      I3 => mul_ln39_fu_1034_p2_i_18_2(3),
      I4 => Q(0),
      I5 => mul_ln39_fu_1034_p2_i_18_3(3),
      O => \mux_2_3__1\(3)
    );
mul_ln39_fu_1034_p2_i_95: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_17_4(2),
      I1 => mul_ln39_fu_1034_p2_i_17_5(2),
      I2 => Q(1),
      I3 => mul_ln39_fu_1034_p2_i_17_6(2),
      I4 => Q(0),
      I5 => mul_ln39_fu_1034_p2_i_17_7(2),
      O => \mux_2_0__1\(2)
    );
mul_ln39_fu_1034_p2_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_17_0(2),
      I1 => mul_ln39_fu_1034_p2_i_17_1(2),
      I2 => Q(1),
      I3 => mul_ln39_fu_1034_p2_i_17_2(2),
      I4 => Q(0),
      I5 => mul_ln39_fu_1034_p2_i_17_3(2),
      O => \mux_2_1__1\(2)
    );
mul_ln39_fu_1034_p2_i_97: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_18_4(2),
      I1 => mul_ln39_fu_1034_p2_i_18_5(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => mul_ln39_fu_1034_p2_i_18_6(2),
      O => \mux_2_2__1\(2)
    );
mul_ln39_fu_1034_p2_i_98: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_18_0(2),
      I1 => mul_ln39_fu_1034_p2_i_18_1(2),
      I2 => Q(1),
      I3 => mul_ln39_fu_1034_p2_i_18_2(2),
      I4 => Q(0),
      I5 => mul_ln39_fu_1034_p2_i_18_3(2),
      O => \mux_2_3__1\(2)
    );
mul_ln39_fu_1034_p2_i_99: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mul_ln39_fu_1034_p2_i_17_4(1),
      I1 => mul_ln39_fu_1034_p2_i_17_5(1),
      I2 => Q(1),
      I3 => mul_ln39_fu_1034_p2_i_17_6(1),
      I4 => Q(0),
      I5 => mul_ln39_fu_1034_p2_i_17_7(1),
      O => \mux_2_0__1\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_keep_V_ram is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    sig_buffer_dest_V_ce0 : in STD_LOGIC;
    sig_buffer_dest_V_address0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    input_data_data_V_0_ack_out : in STD_LOGIC;
    input_data_strb_V_0_payload_B : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_strb_V_0_payload_A : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_strb_V_0_sel : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_keep_V_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_keep_V_ram is
  signal input_data_strb_V_0_data_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 1568;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 1;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 1;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 4) => sig_buffer_dest_V_address0(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 2) => B"00000000000000",
      DIADI(1 downto 0) => input_data_strb_V_0_data_out(1 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 2) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 2),
      DOADO(1 downto 0) => D(1 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => sig_buffer_dest_V_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => input_data_data_V_0_ack_out,
      WEA(0) => input_data_data_V_0_ack_out,
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => input_data_strb_V_0_payload_B(1),
      I1 => input_data_strb_V_0_payload_A(1),
      I2 => input_data_strb_V_0_sel,
      O => input_data_strb_V_0_data_out(1)
    );
\ram_reg_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => input_data_strb_V_0_payload_B(0),
      I1 => input_data_strb_V_0_payload_A(0),
      I2 => input_data_strb_V_0_sel,
      O => input_data_strb_V_0_data_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_keep_V_ram_5 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    sig_buffer_dest_V_ce0 : in STD_LOGIC;
    sig_buffer_dest_V_address0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    input_data_data_V_0_ack_out : in STD_LOGIC;
    input_data_keep_V_0_payload_B : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_keep_V_0_payload_A : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_keep_V_0_sel : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_keep_V_ram_5 : entity is "network_sig_buffer_keep_V_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_keep_V_ram_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_keep_V_ram_5 is
  signal input_data_keep_V_0_data_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 1568;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 1;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 1;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 4) => sig_buffer_dest_V_address0(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 2) => B"00000000000000",
      DIADI(1 downto 0) => input_data_keep_V_0_data_out(1 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 2) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 2),
      DOADO(1 downto 0) => D(1 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => sig_buffer_dest_V_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => input_data_data_V_0_ack_out,
      WEA(0) => input_data_data_V_0_ack_out,
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => input_data_keep_V_0_payload_B(1),
      I1 => input_data_keep_V_0_payload_A(1),
      I2 => input_data_keep_V_0_sel,
      O => input_data_keep_V_0_data_out(1)
    );
ram_reg_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => input_data_keep_V_0_payload_B(0),
      I1 => input_data_keep_V_0_payload_A(0),
      I2 => input_data_keep_V_0_sel,
      O => input_data_keep_V_0_data_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_ram is
  port (
    \q0_reg[0]_0\ : out STD_LOGIC;
    \q0_reg[0]_1\ : out STD_LOGIC;
    input_data_user_V_0_payload_B : in STD_LOGIC;
    input_data_user_V_0_payload_A : in STD_LOGIC;
    input_data_user_V_0_sel : in STD_LOGIC;
    output_data_user_V_1_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    output_data_user_V_1_sel_wr : in STD_LOGIC;
    output_data_user_V_1_payload_A : in STD_LOGIC;
    output_data_user_V_1_payload_B : in STD_LOGIC;
    sig_buffer_dest_V_address0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0[0]_i_2_0\ : in STD_LOGIC;
    sig_buffer_dest_V_ce0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_ram is
  signal input_data_user_V_0_data_out : STD_LOGIC;
  signal q00 : STD_LOGIC;
  signal \q0[0]_i_2_n_5\ : STD_LOGIC;
  signal \q0_reg_n_5_[0]\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_5 : STD_LOGIC;
  signal ram_reg_0_255_0_0_n_5 : STD_LOGIC;
  signal ram_reg_256_511_0_0_n_5 : STD_LOGIC;
  signal ram_reg_512_767_0_0_n_5 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_255_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_255_0_0 : label is 255;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_255_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_256_511_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin of ram_reg_256_511_0_0 : label is 256;
  attribute ram_addr_end of ram_reg_256_511_0_0 : label is 511;
  attribute ram_offset of ram_reg_256_511_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_256_511_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_256_511_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_512_767_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin of ram_reg_512_767_0_0 : label is 512;
  attribute ram_addr_end of ram_reg_512_767_0_0 : label is 767;
  attribute ram_offset of ram_reg_512_767_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_512_767_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_512_767_0_0 : label is 0;
begin
\output_data_user_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \q0_reg_n_5_[0]\,
      I1 => output_data_user_V_1_state(0),
      I2 => output_data_user_V_1_state(1),
      I3 => output_data_user_V_1_sel_wr,
      I4 => output_data_user_V_1_payload_A,
      O => \q0_reg[0]_0\
    );
\output_data_user_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => \q0_reg_n_5_[0]\,
      I1 => output_data_user_V_1_state(0),
      I2 => output_data_user_V_1_state(1),
      I3 => output_data_user_V_1_sel_wr,
      I4 => output_data_user_V_1_payload_B,
      O => \q0_reg[0]_1\
    );
\q0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0[0]_i_2_n_5\,
      I1 => ram_reg_512_767_0_0_n_5,
      I2 => sig_buffer_dest_V_address0(9),
      I3 => ram_reg_256_511_0_0_n_5,
      I4 => sig_buffer_dest_V_address0(8),
      I5 => ram_reg_0_255_0_0_n_5,
      O => q00
    );
\q0[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sig_buffer_dest_V_address0(6),
      I1 => sig_buffer_dest_V_address0(4),
      I2 => ram_reg_0_15_0_0_n_5,
      I3 => sig_buffer_dest_V_address0(5),
      I4 => sig_buffer_dest_V_address0(7),
      O => \q0[0]_i_2_n_5\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sig_buffer_dest_V_ce0,
      D => q00,
      Q => \q0_reg_n_5_[0]\,
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => sig_buffer_dest_V_address0(0),
      A1 => sig_buffer_dest_V_address0(1),
      A2 => sig_buffer_dest_V_address0(2),
      A3 => sig_buffer_dest_V_address0(3),
      A4 => '0',
      D => input_data_user_V_0_data_out,
      O => ram_reg_0_15_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0[0]_i_2_0\
    );
ram_reg_0_255_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => sig_buffer_dest_V_address0(7 downto 0),
      D => input_data_user_V_0_data_out,
      O => ram_reg_0_255_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
\ram_reg_0_255_0_0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => input_data_user_V_0_payload_B,
      I1 => input_data_user_V_0_payload_A,
      I2 => input_data_user_V_0_sel,
      O => input_data_user_V_0_data_out
    );
ram_reg_256_511_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => sig_buffer_dest_V_address0(7 downto 0),
      D => input_data_user_V_0_data_out,
      O => ram_reg_256_511_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0_reg[0]_3\
    );
ram_reg_512_767_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => sig_buffer_dest_V_address0(7 downto 0),
      D => input_data_user_V_0_data_out,
      O => ram_reg_512_767_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0_reg[0]_4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_ram_4 is
  port (
    sig_buffer_dest_V_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    input_data_last_V_tm_fu_600_p1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : out STD_LOGIC;
    \q0_reg[0]_1\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    i_0_reg_390_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_data_last_V_0_payload_B : in STD_LOGIC;
    input_data_last_V_0_payload_A : in STD_LOGIC;
    input_data_last_V_0_sel : in STD_LOGIC;
    output_data_last_V_1_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    output_data_last_V_1_sel_wr : in STD_LOGIC;
    output_data_last_V_1_payload_A : in STD_LOGIC;
    output_data_last_V_1_payload_B : in STD_LOGIC;
    input_data_data_V_0_ack_out : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0_reg[0]_5\ : in STD_LOGIC;
    sig_buffer_dest_V_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_ram_4 : entity is "network_sig_buffer_user_V_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_ram_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_ram_4 is
  signal \^ap_enable_reg_pp0_iter0_reg\ : STD_LOGIC;
  signal \^input_data_last_v_tm_fu_600_p1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \q0[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \q0[0]_i_2__2_n_5\ : STD_LOGIC;
  signal \q0_reg_n_5_[0]\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_2_n_5 : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_5 : STD_LOGIC;
  signal ram_reg_0_255_0_0_n_5 : STD_LOGIC;
  signal ram_reg_256_511_0_0_n_5 : STD_LOGIC;
  signal ram_reg_512_767_0_0_n_5 : STD_LOGIC;
  signal \^sig_buffer_dest_v_address0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_255_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_255_0_0 : label is 255;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_255_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_256_511_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin of ram_reg_256_511_0_0 : label is 256;
  attribute ram_addr_end of ram_reg_256_511_0_0 : label is 511;
  attribute ram_offset of ram_reg_256_511_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_256_511_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_256_511_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_512_767_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin of ram_reg_512_767_0_0 : label is 512;
  attribute ram_addr_end of ram_reg_512_767_0_0 : label is 767;
  attribute ram_offset of ram_reg_512_767_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_512_767_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_512_767_0_0 : label is 0;
begin
  ap_enable_reg_pp0_iter0_reg <= \^ap_enable_reg_pp0_iter0_reg\;
  input_data_last_V_tm_fu_600_p1(0) <= \^input_data_last_v_tm_fu_600_p1\(0);
  sig_buffer_dest_V_address0(3 downto 0) <= \^sig_buffer_dest_v_address0\(3 downto 0);
\output_data_last_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \q0_reg_n_5_[0]\,
      I1 => output_data_last_V_1_state(0),
      I2 => output_data_last_V_1_state(1),
      I3 => output_data_last_V_1_sel_wr,
      I4 => output_data_last_V_1_payload_A,
      O => \q0_reg[0]_0\
    );
\output_data_last_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => \q0_reg_n_5_[0]\,
      I1 => output_data_last_V_1_state(0),
      I2 => output_data_last_V_1_state(1),
      I3 => output_data_last_V_1_sel_wr,
      I4 => output_data_last_V_1_payload_B,
      O => \q0_reg[0]_1\
    );
\q0[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0[0]_i_2__2_n_5\,
      I1 => ram_reg_512_767_0_0_n_5,
      I2 => \q0_reg[0]_2\(5),
      I3 => ram_reg_256_511_0_0_n_5,
      I4 => \q0_reg[0]_2\(4),
      I5 => ram_reg_0_255_0_0_n_5,
      O => \q0[0]_i_1__0_n_5\
    );
\q0[0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^sig_buffer_dest_v_address0\(2),
      I1 => \^sig_buffer_dest_v_address0\(0),
      I2 => ram_reg_0_15_0_0_n_5,
      I3 => \^sig_buffer_dest_v_address0\(1),
      I4 => \^sig_buffer_dest_v_address0\(3),
      O => \q0[0]_i_2__2_n_5\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sig_buffer_dest_V_ce0,
      D => \q0[0]_i_1__0_n_5\,
      Q => \q0_reg_n_5_[0]\,
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[0]_2\(0),
      A1 => \q0_reg[0]_2\(1),
      A2 => \q0_reg[0]_2\(2),
      A3 => \q0_reg[0]_2\(3),
      A4 => '0',
      D => \^input_data_last_v_tm_fu_600_p1\(0),
      O => ram_reg_0_15_0_0_n_5,
      WCLK => ap_clk,
      WE => \^ap_enable_reg_pp0_iter0_reg\
    );
ram_reg_0_15_0_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => ram_reg_0_15_0_0_i_2_n_5,
      I1 => \^sig_buffer_dest_v_address0\(1),
      I2 => \^sig_buffer_dest_v_address0\(0),
      I3 => \^sig_buffer_dest_v_address0\(3),
      I4 => \^sig_buffer_dest_v_address0\(2),
      O => \^ap_enable_reg_pp0_iter0_reg\
    );
ram_reg_0_15_0_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF8FFF7FFFFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ram_reg(0),
      I2 => input_data_data_V_0_ack_out,
      I3 => \q0_reg[0]_2\(4),
      I4 => Q(4),
      I5 => i_0_reg_390_reg(4),
      O => ram_reg_0_15_0_0_i_2_n_5
    );
ram_reg_0_255_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 4) => \^sig_buffer_dest_v_address0\(3 downto 0),
      A(3 downto 0) => \q0_reg[0]_2\(3 downto 0),
      D => \^input_data_last_v_tm_fu_600_p1\(0),
      O => ram_reg_0_255_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0_reg[0]_3\
    );
ram_reg_0_255_0_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => input_data_last_V_0_payload_B,
      I1 => input_data_last_V_0_payload_A,
      I2 => input_data_last_V_0_sel,
      O => \^input_data_last_v_tm_fu_600_p1\(0)
    );
ram_reg_256_511_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 4) => \^sig_buffer_dest_v_address0\(3 downto 0),
      A(3 downto 0) => \q0_reg[0]_2\(3 downto 0),
      D => \^input_data_last_v_tm_fu_600_p1\(0),
      O => ram_reg_256_511_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0_reg[0]_4\
    );
ram_reg_512_767_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 4) => \^sig_buffer_dest_v_address0\(3 downto 0),
      A(3 downto 0) => \q0_reg[0]_2\(3 downto 0),
      D => \^input_data_last_v_tm_fu_600_p1\(0),
      O => ram_reg_512_767_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0_reg[0]_5\
    );
\ram_reg_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => Q(3),
      I1 => i_0_reg_390_reg(3),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ram_reg(0),
      O => \^sig_buffer_dest_v_address0\(3)
    );
\ram_reg_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => Q(2),
      I1 => i_0_reg_390_reg(2),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ram_reg(0),
      O => \^sig_buffer_dest_v_address0\(2)
    );
\ram_reg_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => Q(1),
      I1 => i_0_reg_390_reg(1),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ram_reg(0),
      O => \^sig_buffer_dest_v_address0\(1)
    );
\ram_reg_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => Q(0),
      I1 => i_0_reg_390_reg(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ram_reg(0),
      O => \^sig_buffer_dest_v_address0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_ram_6 is
  port (
    \q0_reg[0]_0\ : out STD_LOGIC;
    \q0_reg[0]_1\ : out STD_LOGIC;
    input_data_id_V_0_payload_B : in STD_LOGIC;
    input_data_id_V_0_payload_A : in STD_LOGIC;
    input_data_id_V_0_sel : in STD_LOGIC;
    output_data_id_V_1_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    output_data_id_V_1_sel_wr : in STD_LOGIC;
    output_data_id_V_1_payload_A : in STD_LOGIC;
    output_data_id_V_1_payload_B : in STD_LOGIC;
    sig_buffer_dest_V_address0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0[0]_i_2__1_0\ : in STD_LOGIC;
    sig_buffer_dest_V_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_ram_6 : entity is "network_sig_buffer_user_V_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_ram_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_ram_6 is
  signal input_data_id_V_0_data_out : STD_LOGIC;
  signal \q0[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \q0[0]_i_2__1_n_5\ : STD_LOGIC;
  signal \q0_reg_n_5_[0]\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_5 : STD_LOGIC;
  signal ram_reg_0_255_0_0_n_5 : STD_LOGIC;
  signal ram_reg_256_511_0_0_n_5 : STD_LOGIC;
  signal ram_reg_512_767_0_0_n_5 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_255_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_255_0_0 : label is 255;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_255_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_256_511_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin of ram_reg_256_511_0_0 : label is 256;
  attribute ram_addr_end of ram_reg_256_511_0_0 : label is 511;
  attribute ram_offset of ram_reg_256_511_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_256_511_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_256_511_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_512_767_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin of ram_reg_512_767_0_0 : label is 512;
  attribute ram_addr_end of ram_reg_512_767_0_0 : label is 767;
  attribute ram_offset of ram_reg_512_767_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_512_767_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_512_767_0_0 : label is 0;
begin
\output_data_id_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \q0_reg_n_5_[0]\,
      I1 => output_data_id_V_1_state(0),
      I2 => output_data_id_V_1_state(1),
      I3 => output_data_id_V_1_sel_wr,
      I4 => output_data_id_V_1_payload_A,
      O => \q0_reg[0]_0\
    );
\output_data_id_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => \q0_reg_n_5_[0]\,
      I1 => output_data_id_V_1_state(0),
      I2 => output_data_id_V_1_state(1),
      I3 => output_data_id_V_1_sel_wr,
      I4 => output_data_id_V_1_payload_B,
      O => \q0_reg[0]_1\
    );
\q0[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0[0]_i_2__1_n_5\,
      I1 => ram_reg_512_767_0_0_n_5,
      I2 => sig_buffer_dest_V_address0(9),
      I3 => ram_reg_256_511_0_0_n_5,
      I4 => sig_buffer_dest_V_address0(8),
      I5 => ram_reg_0_255_0_0_n_5,
      O => \q0[0]_i_1__1_n_5\
    );
\q0[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sig_buffer_dest_V_address0(6),
      I1 => sig_buffer_dest_V_address0(4),
      I2 => ram_reg_0_15_0_0_n_5,
      I3 => sig_buffer_dest_V_address0(5),
      I4 => sig_buffer_dest_V_address0(7),
      O => \q0[0]_i_2__1_n_5\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sig_buffer_dest_V_ce0,
      D => \q0[0]_i_1__1_n_5\,
      Q => \q0_reg_n_5_[0]\,
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => sig_buffer_dest_V_address0(0),
      A1 => sig_buffer_dest_V_address0(1),
      A2 => sig_buffer_dest_V_address0(2),
      A3 => sig_buffer_dest_V_address0(3),
      A4 => '0',
      D => input_data_id_V_0_data_out,
      O => ram_reg_0_15_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0[0]_i_2__1_0\
    );
ram_reg_0_255_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => sig_buffer_dest_V_address0(7 downto 0),
      D => input_data_id_V_0_data_out,
      O => ram_reg_0_255_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
\ram_reg_0_255_0_0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => input_data_id_V_0_payload_B,
      I1 => input_data_id_V_0_payload_A,
      I2 => input_data_id_V_0_sel,
      O => input_data_id_V_0_data_out
    );
ram_reg_256_511_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => sig_buffer_dest_V_address0(7 downto 0),
      D => input_data_id_V_0_data_out,
      O => ram_reg_256_511_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0_reg[0]_3\
    );
ram_reg_512_767_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => sig_buffer_dest_V_address0(7 downto 0),
      D => input_data_id_V_0_data_out,
      O => ram_reg_512_767_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0_reg[0]_4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_ram_7 is
  port (
    sig_buffer_dest_V_ce0 : out STD_LOGIC;
    \input_data_data_V_0_state_reg[0]\ : out STD_LOGIC;
    sig_buffer_dest_V_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_2_reg_412_reg[8]\ : out STD_LOGIC;
    \i_2_reg_412_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : out STD_LOGIC;
    \q0_reg[0]_1\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_0_reg_390_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    input_data_dest_V_0_payload_B : in STD_LOGIC;
    input_data_dest_V_0_payload_A : in STD_LOGIC;
    input_data_dest_V_0_sel : in STD_LOGIC;
    output_data_dest_V_1_sel_wr : in STD_LOGIC;
    output_data_dest_V_1_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    \output_data_dest_V_1_payload_B_reg[0]\ : in STD_LOGIC;
    output_data_dest_V_1_payload_A : in STD_LOGIC;
    output_data_dest_V_1_payload_B : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    \q0[0]_i_2__0_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_ram_7 : entity is "network_sig_buffer_user_V_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_ram_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_ram_7 is
  signal \^ap_enable_reg_pp0_iter0_reg\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter0_reg_0\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter0_reg_1\ : STD_LOGIC;
  signal \^i_2_reg_412_reg[8]\ : STD_LOGIC;
  signal \^i_2_reg_412_reg[9]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^input_data_data_v_0_state_reg[0]\ : STD_LOGIC;
  signal input_data_dest_V_0_data_out : STD_LOGIC;
  signal \q0[0]_i_1__2_n_5\ : STD_LOGIC;
  signal \q0[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \q0_reg_n_5_[0]\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_5 : STD_LOGIC;
  signal ram_reg_0_255_0_0_n_5 : STD_LOGIC;
  signal ram_reg_256_511_0_0_n_5 : STD_LOGIC;
  signal ram_reg_512_767_0_0_n_5 : STD_LOGIC;
  signal \^sig_buffer_dest_v_address0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_buffer_dest_v_ce0\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_255_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_255_0_0 : label is 255;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_255_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_256_511_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin of ram_reg_256_511_0_0 : label is 256;
  attribute ram_addr_end of ram_reg_256_511_0_0 : label is 511;
  attribute ram_offset of ram_reg_256_511_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_256_511_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_256_511_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_512_767_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute ram_addr_begin of ram_reg_512_767_0_0 : label is 512;
  attribute ram_addr_end of ram_reg_512_767_0_0 : label is 767;
  attribute ram_offset of ram_reg_512_767_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_512_767_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_512_767_0_0 : label is 0;
begin
  ap_enable_reg_pp0_iter0_reg <= \^ap_enable_reg_pp0_iter0_reg\;
  ap_enable_reg_pp0_iter0_reg_0 <= \^ap_enable_reg_pp0_iter0_reg_0\;
  ap_enable_reg_pp0_iter0_reg_1 <= \^ap_enable_reg_pp0_iter0_reg_1\;
  \i_2_reg_412_reg[8]\ <= \^i_2_reg_412_reg[8]\;
  \i_2_reg_412_reg[9]\(0) <= \^i_2_reg_412_reg[9]\(0);
  \input_data_data_V_0_state_reg[0]\ <= \^input_data_data_v_0_state_reg[0]\;
  sig_buffer_dest_V_address0(3 downto 0) <= \^sig_buffer_dest_v_address0\(3 downto 0);
  sig_buffer_dest_V_ce0 <= \^sig_buffer_dest_v_ce0\;
\output_data_dest_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \q0_reg_n_5_[0]\,
      I1 => output_data_dest_V_1_sel_wr,
      I2 => output_data_dest_V_1_state(0),
      I3 => \output_data_dest_V_1_payload_B_reg[0]\,
      I4 => output_data_dest_V_1_payload_A,
      O => \q0_reg[0]_0\
    );
\output_data_dest_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => \q0_reg_n_5_[0]\,
      I1 => output_data_dest_V_1_sel_wr,
      I2 => output_data_dest_V_1_state(0),
      I3 => \output_data_dest_V_1_payload_B_reg[0]\,
      I4 => output_data_dest_V_1_payload_B,
      O => \q0_reg[0]_1\
    );
\q0[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0[0]_i_2__0_n_5\,
      I1 => ram_reg_512_767_0_0_n_5,
      I2 => \^i_2_reg_412_reg[9]\(0),
      I3 => ram_reg_256_511_0_0_n_5,
      I4 => \^i_2_reg_412_reg[8]\,
      I5 => ram_reg_0_255_0_0_n_5,
      O => \q0[0]_i_1__2_n_5\
    );
\q0[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \q0_reg[0]_2\(2),
      I1 => \q0_reg[0]_2\(0),
      I2 => ram_reg_0_15_0_0_n_5,
      I3 => \q0_reg[0]_2\(1),
      I4 => \q0_reg[0]_2\(3),
      O => \q0[0]_i_2__0_n_5\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sig_buffer_dest_v_ce0\,
      D => \q0[0]_i_1__2_n_5\,
      Q => \q0_reg_n_5_[0]\,
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^sig_buffer_dest_v_address0\(0),
      A1 => \^sig_buffer_dest_v_address0\(1),
      A2 => \^sig_buffer_dest_v_address0\(2),
      A3 => \^sig_buffer_dest_v_address0\(3),
      A4 => '0',
      D => input_data_dest_V_0_data_out,
      O => ram_reg_0_15_0_0_n_5,
      WCLK => ap_clk,
      WE => \q0[0]_i_2__0_0\
    );
ram_reg_0_255_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 4) => \q0_reg[0]_2\(3 downto 0),
      A(3 downto 0) => \^sig_buffer_dest_v_address0\(3 downto 0),
      D => input_data_dest_V_0_data_out,
      O => ram_reg_0_255_0_0_n_5,
      WCLK => ap_clk,
      WE => \^ap_enable_reg_pp0_iter0_reg_1\
    );
\ram_reg_0_255_0_0_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => input_data_dest_V_0_payload_B,
      I1 => input_data_dest_V_0_payload_A,
      I2 => input_data_dest_V_0_sel,
      O => input_data_dest_V_0_data_out
    );
ram_reg_0_255_0_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000080007000F0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => Q(1),
      I2 => \^input_data_data_v_0_state_reg[0]\,
      I3 => \^i_2_reg_412_reg[8]\,
      I4 => ram_reg_0(5),
      I5 => i_0_reg_390_reg(5),
      O => \^ap_enable_reg_pp0_iter0_reg_1\
    );
ram_reg_256_511_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 4) => \q0_reg[0]_2\(3 downto 0),
      A(3 downto 0) => \^sig_buffer_dest_v_address0\(3 downto 0),
      D => input_data_dest_V_0_data_out,
      O => ram_reg_256_511_0_0_n_5,
      WCLK => ap_clk,
      WE => \^ap_enable_reg_pp0_iter0_reg_0\
    );
ram_reg_256_511_0_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"078F000000000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => Q(1),
      I2 => i_0_reg_390_reg(5),
      I3 => ram_reg_0(5),
      I4 => \^i_2_reg_412_reg[8]\,
      I5 => \^input_data_data_v_0_state_reg[0]\,
      O => \^ap_enable_reg_pp0_iter0_reg_0\
    );
ram_reg_512_767_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 4) => \q0_reg[0]_2\(3 downto 0),
      A(3 downto 0) => \^sig_buffer_dest_v_address0\(3 downto 0),
      D => input_data_dest_V_0_data_out,
      O => ram_reg_512_767_0_0_n_5,
      WCLK => ap_clk,
      WE => \^ap_enable_reg_pp0_iter0_reg\
    );
ram_reg_512_767_0_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F07080000000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => Q(1),
      I2 => \^i_2_reg_412_reg[8]\,
      I3 => ram_reg_0(5),
      I4 => i_0_reg_390_reg(5),
      I5 => \^input_data_data_v_0_state_reg[0]\,
      O => \^ap_enable_reg_pp0_iter0_reg\
    );
ram_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F888888"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => Q(1),
      O => \^sig_buffer_dest_v_ce0\
    );
\ram_reg_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg_0(1),
      I1 => i_0_reg_390_reg(1),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => Q(1),
      O => \^sig_buffer_dest_v_address0\(1)
    );
\ram_reg_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg_0(0),
      I1 => i_0_reg_390_reg(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => Q(1),
      O => \^sig_buffer_dest_v_address0\(0)
    );
ram_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg,
      I1 => Q(0),
      O => \^input_data_data_v_0_state_reg[0]\
    );
\ram_reg_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg_0(5),
      I1 => i_0_reg_390_reg(5),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => Q(1),
      O => \^i_2_reg_412_reg[9]\(0)
    );
\ram_reg_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg_0(4),
      I1 => i_0_reg_390_reg(4),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => Q(1),
      O => \^i_2_reg_412_reg[8]\
    );
\ram_reg_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg_0(3),
      I1 => i_0_reg_390_reg(3),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => Q(1),
      O => \^sig_buffer_dest_v_address0\(3)
    );
\ram_reg_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => ram_reg_0(2),
      I1 => i_0_reg_390_reg(2),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => Q(1),
      O => \^sig_buffer_dest_v_address0\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_padding2d_fix16 is
  port (
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC;
    \o_count_1_reg_232_reg[10]_0\ : out STD_LOGIC;
    \o_count_1_reg_232_reg[11]_0\ : out STD_LOGIC;
    \o_count_1_reg_232_reg[12]_0\ : out STD_LOGIC;
    \o_count_1_reg_232_reg[13]_0\ : out STD_LOGIC;
    \o_count_5_reg_307_reg[0]_0\ : out STD_LOGIC;
    \o_count_5_reg_307_reg[11]_0\ : out STD_LOGIC;
    \o_count_5_reg_307_reg[12]_0\ : out STD_LOGIC;
    \o_count_5_reg_307_reg[13]_0\ : out STD_LOGIC;
    \i_count_2_reg_297_reg[13]_0\ : out STD_LOGIC;
    input_r_address0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \i_count_2_reg_297_reg[12]_0\ : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[7]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_11\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_12\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_13\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_14\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_15\ : out STD_LOGIC;
    grp_padding2d_fix16_fu_503_ap_start_reg_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    grp_padding2d_fix16_fu_503_output_r_we0 : out STD_LOGIC;
    grp_padding2d_fix16_fu_503_output_r_address0 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    grp_padding2d_fix16_fu_503_output_r_ce0 : out STD_LOGIC;
    grp_padding2d_fix16_fu_503_input_r_ce0 : out STD_LOGIC;
    grp_padding2d_fix16_fu_503_output_r_address1 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    MemBank_B_address010_out : in STD_LOGIC;
    MemBank_B_address011_out : in STD_LOGIC;
    grp_max_pooling2d_fix16_fu_521_input_r_ce1 : in STD_LOGIC;
    grp_max_pooling2d_fix16_fu_521_input_r_address1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_0_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_padding2d_fix16_fu_503_ap_start_reg0 : in STD_LOGIC;
    grp_padding2d_fix16_fu_503_ap_start_reg : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_padding2d_fix16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_padding2d_fix16 is
  signal A : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln13_11_fu_614_p2 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal add_ln13_12_fu_619_p2 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal add_ln13_2_fu_417_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln13_6_fu_604_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln13_7_fu_609_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln13_9_reg_724 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \add_ln13_9_reg_724[1]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln13_9_reg_724[2]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln13_9_reg_724[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln13_9_reg_724[4]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln13_9_reg_724[4]_i_2_n_5\ : STD_LOGIC;
  signal add_ln13_reg_642 : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal \add_ln13_reg_642[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln13_reg_642[4]_i_1_n_5\ : STD_LOGIC;
  signal add_ln24_1_fu_525_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln24_1_reg_777 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \add_ln24_1_reg_777[13]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln24_1_reg_777[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln24_1_reg_777[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln24_1_reg_777[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln24_1_reg_777[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln24_1_reg_777[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln24_1_reg_777_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln24_1_reg_777_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln24_1_reg_777_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln24_1_reg_777_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln24_1_reg_777_reg[13]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln24_1_reg_777_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln24_1_reg_777_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln24_1_reg_777_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln24_1_reg_777_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln24_1_reg_777_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln24_1_reg_777_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln24_1_reg_777_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln24_1_reg_777_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal add_ln27_1_fu_504_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln27_1_reg_757 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \add_ln27_1_reg_757[11]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln27_1_reg_757[11]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln27_1_reg_757[11]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln27_1_reg_757[11]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln27_1_reg_757[11]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln27_1_reg_757[11]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln27_1_reg_757[11]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln27_1_reg_757[11]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln27_1_reg_757[13]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln27_1_reg_757[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln27_1_reg_757[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln27_1_reg_757[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln27_1_reg_757[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln27_1_reg_757[3]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln27_1_reg_757[3]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln27_1_reg_757[3]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln27_1_reg_757[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln27_1_reg_757[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln27_1_reg_757[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln27_1_reg_757[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln27_1_reg_757[7]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln27_1_reg_757[7]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln27_1_reg_757[7]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln27_1_reg_757[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln27_1_reg_757_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln27_1_reg_757_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln27_1_reg_757_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln27_1_reg_757_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln27_1_reg_757_reg[13]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln27_1_reg_757_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln27_1_reg_757_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln27_1_reg_757_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln27_1_reg_757_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln27_1_reg_757_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln27_1_reg_757_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln27_1_reg_757_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln27_1_reg_757_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal add_ln36_1_fu_540_p2 : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal add_ln36_fu_520_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln36_reg_772 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \add_ln36_reg_772[13]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln36_reg_772[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln36_reg_772[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln36_reg_772[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln36_reg_772[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln36_reg_772[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln36_reg_772_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln36_reg_772_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln36_reg_772_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln36_reg_772_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln36_reg_772_reg[13]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln36_reg_772_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln36_reg_772_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln36_reg_772_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln36_reg_772_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln36_reg_772_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln36_reg_772_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln36_reg_772_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln36_reg_772_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal add_ln45_fu_567_p2 : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal \ap_CS_fsm[4]_i_1__7_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_10_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_11_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_12_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_13_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_14_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_15_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_16_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_17_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_18_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_5_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_6_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_7_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_8_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_1__0_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_3_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_3_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_i_3_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ap_NS_fsm11_out : STD_LOGIC;
  signal ap_NS_fsm12_out : STD_LOGIC;
  signal ap_NS_fsm13_out : STD_LOGIC;
  signal ap_NS_fsm15_out : STD_LOGIC;
  signal ap_condition_pp1_exit_iter0_state7 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter0_i_1__3_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter1_i_1__3_n_5\ : STD_LOGIC;
  signal ap_phi_mux_o_count_3_phi_fu_289_p41 : STD_LOGIC;
  signal ap_phi_mux_o_count_3_phi_fu_289_p427_out : STD_LOGIC;
  signal data : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal depth_0_reg_221 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal depth_fu_467_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal depth_reg_739 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal empty_36_fu_399_p2 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal empty_reg_652 : STD_LOGIC_VECTOR ( 9 downto 5 );
  signal \empty_reg_652[5]_i_2_n_5\ : STD_LOGIC;
  signal \empty_reg_652[5]_i_3_n_5\ : STD_LOGIC;
  signal \empty_reg_652[5]_i_4_n_5\ : STD_LOGIC;
  signal \empty_reg_652[5]_i_5_n_5\ : STD_LOGIC;
  signal \empty_reg_652[5]_i_6_n_5\ : STD_LOGIC;
  signal \empty_reg_652[6]_i_2_n_5\ : STD_LOGIC;
  signal \empty_reg_652[6]_i_3_n_5\ : STD_LOGIC;
  signal \empty_reg_652[6]_i_4_n_5\ : STD_LOGIC;
  signal \empty_reg_652[6]_i_5_n_5\ : STD_LOGIC;
  signal \empty_reg_652[6]_i_6_n_5\ : STD_LOGIC;
  signal \empty_reg_652[6]_i_7_n_5\ : STD_LOGIC;
  signal \empty_reg_652[6]_i_8_n_5\ : STD_LOGIC;
  signal \empty_reg_652[6]_i_9_n_5\ : STD_LOGIC;
  signal \empty_reg_652_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \empty_reg_652_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \empty_reg_652_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \empty_reg_652_reg[5]_i_1_n_8\ : STD_LOGIC;
  signal \empty_reg_652_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \empty_reg_652_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \empty_reg_652_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \empty_reg_652_reg[6]_i_1_n_8\ : STD_LOGIC;
  signal grp_padding2d_fix16_fu_503_ap_ready : STD_LOGIC;
  signal grp_padding2d_fix16_fu_503_input_depth : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_padding2d_fix16_fu_503_input_height : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal grp_padding2d_fix16_fu_503_input_r_address0 : STD_LOGIC_VECTOR ( 13 downto 12 );
  signal height_0_reg_275 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal height_fu_514_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal height_reg_767 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal i_count_0_reg_209 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal i_count_1_reg_264 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal i_count_2_reg_2971 : STD_LOGIC;
  signal \i_count_2_reg_297[0]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_297[10]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_297[11]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_297[12]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_297[13]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_297[13]_i_2_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_297[1]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_297[2]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_297[3]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_297[4]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_297[5]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_297[6]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_297[7]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_297[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_297[9]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_297_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_297_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \i_count_2_reg_297_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \i_count_2_reg_297_reg[12]_i_2_n_8\ : STD_LOGIC;
  signal \i_count_2_reg_297_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_297_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \i_count_2_reg_297_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \i_count_2_reg_297_reg[4]_i_2_n_8\ : STD_LOGIC;
  signal \i_count_2_reg_297_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \i_count_2_reg_297_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \i_count_2_reg_297_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \i_count_2_reg_297_reg[8]_i_2_n_8\ : STD_LOGIC;
  signal i_count_fu_494_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal i_count_reg_752 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \i_count_reg_752[11]_i_2_n_5\ : STD_LOGIC;
  signal \i_count_reg_752[11]_i_3_n_5\ : STD_LOGIC;
  signal \i_count_reg_752[11]_i_4_n_5\ : STD_LOGIC;
  signal \i_count_reg_752[3]_i_2_n_5\ : STD_LOGIC;
  signal \i_count_reg_752[3]_i_3_n_5\ : STD_LOGIC;
  signal \i_count_reg_752[3]_i_4_n_5\ : STD_LOGIC;
  signal \i_count_reg_752[3]_i_5_n_5\ : STD_LOGIC;
  signal \i_count_reg_752[7]_i_2_n_5\ : STD_LOGIC;
  signal \i_count_reg_752[7]_i_3_n_5\ : STD_LOGIC;
  signal \i_count_reg_752[7]_i_4_n_5\ : STD_LOGIC;
  signal \i_count_reg_752[7]_i_5_n_5\ : STD_LOGIC;
  signal \i_count_reg_752_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_reg_752_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \i_count_reg_752_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \i_count_reg_752_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \i_count_reg_752_reg[13]_i_1_n_8\ : STD_LOGIC;
  signal \i_count_reg_752_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_reg_752_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \i_count_reg_752_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \i_count_reg_752_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \i_count_reg_752_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \i_count_reg_752_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \i_count_reg_752_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \i_count_reg_752_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal icmp_ln31_reg_782 : STD_LOGIC;
  signal \icmp_ln31_reg_782[0]_i_1_n_5\ : STD_LOGIC;
  signal indvars_iv10_reg_187 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \indvars_iv10_reg_187[0]_i_1_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_187[11]_i_2_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_187[11]_i_3_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_187[1]_i_1_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_187[2]_i_1_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_187[3]_i_1_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_187[4]_i_1_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_187[7]_i_10_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_187[7]_i_3_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_187[7]_i_4_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_187[7]_i_5_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_187[7]_i_6_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_187[7]_i_7_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_187[7]_i_8_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_187[7]_i_9_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_187_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_187_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \indvars_iv10_reg_187_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \indvars_iv10_reg_187_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \indvars_iv10_reg_187_reg[13]_i_1_n_8\ : STD_LOGIC;
  signal \indvars_iv10_reg_187_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_187_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \indvars_iv10_reg_187_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \indvars_iv10_reg_187_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \indvars_iv10_reg_187_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \indvars_iv10_reg_187_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \indvars_iv10_reg_187_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \indvars_iv10_reg_187_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \indvars_iv2_reg_157[2]_i_2_n_5\ : STD_LOGIC;
  signal \indvars_iv2_reg_157[3]_i_2_n_5\ : STD_LOGIC;
  signal indvars_iv2_reg_157_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \indvars_iv_reg_167[1]_i_2_n_5\ : STD_LOGIC;
  signal \indvars_iv_reg_167[2]_i_2_n_5\ : STD_LOGIC;
  signal \indvars_iv_reg_167[3]_i_2_n_5\ : STD_LOGIC;
  signal indvars_iv_reg_167_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^input_r_address0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal mul_ln13_1_reg_647 : STD_LOGIC_VECTOR ( 11 downto 10 );
  signal \mul_ln13_1_reg_647[11]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln13_1_reg_647[11]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln13_1_reg_647[11]_i_7_n_5\ : STD_LOGIC;
  signal \mul_ln13_1_reg_647_reg[11]_i_2_n_8\ : STD_LOGIC;
  signal \mul_ln13_1_reg_647_reg[11]_i_3_n_8\ : STD_LOGIC;
  signal \mul_ln13_1_reg_647_reg[11]_i_5_n_10\ : STD_LOGIC;
  signal \mul_ln13_1_reg_647_reg[11]_i_5_n_11\ : STD_LOGIC;
  signal \mul_ln13_1_reg_647_reg[11]_i_5_n_12\ : STD_LOGIC;
  signal \mul_ln13_1_reg_647_reg[11]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln13_1_reg_647_reg[11]_i_5_n_6\ : STD_LOGIC;
  signal \mul_ln13_1_reg_647_reg[11]_i_5_n_7\ : STD_LOGIC;
  signal \mul_ln13_1_reg_647_reg[11]_i_5_n_8\ : STD_LOGIC;
  signal \mul_ln13_1_reg_647_reg[11]_i_5_n_9\ : STD_LOGIC;
  signal mul_ln13_fu_369_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal mul_ln13_reg_678 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \mul_ln13_reg_678[10]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_678[10]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_678[10]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_678[10]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_678[10]_i_7_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_678[10]_i_8_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_678[10]_i_9_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_678[2]_i_2_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_678[2]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_678[2]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_678[2]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_678[2]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_678[2]_i_7_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_678[3]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_678[3]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_678[3]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_678[3]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_678[3]_i_7_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_678[3]_i_8_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_678[3]_i_9_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_678[6]_i_10_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_678[6]_i_11_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_678[6]_i_12_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_678[6]_i_2_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_678[6]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_678[6]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_678[6]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_678[6]_i_7_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_678[6]_i_8_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_678[6]_i_9_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_678_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln13_reg_678_reg[10]_i_1_n_8\ : STD_LOGIC;
  signal \mul_ln13_reg_678_reg[10]_i_2_n_11\ : STD_LOGIC;
  signal \mul_ln13_reg_678_reg[10]_i_2_n_12\ : STD_LOGIC;
  signal \mul_ln13_reg_678_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \mul_ln13_reg_678_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \mul_ln13_reg_678_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_678_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln13_reg_678_reg[2]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln13_reg_678_reg[2]_i_1_n_8\ : STD_LOGIC;
  signal \mul_ln13_reg_678_reg[2]_i_1_n_9\ : STD_LOGIC;
  signal \mul_ln13_reg_678_reg[3]_i_2_n_10\ : STD_LOGIC;
  signal \mul_ln13_reg_678_reg[3]_i_2_n_11\ : STD_LOGIC;
  signal \mul_ln13_reg_678_reg[3]_i_2_n_12\ : STD_LOGIC;
  signal \mul_ln13_reg_678_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_678_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \mul_ln13_reg_678_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \mul_ln13_reg_678_reg[3]_i_2_n_8\ : STD_LOGIC;
  signal \mul_ln13_reg_678_reg[3]_i_2_n_9\ : STD_LOGIC;
  signal \mul_ln13_reg_678_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_678_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln13_reg_678_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln13_reg_678_reg[6]_i_1_n_8\ : STD_LOGIC;
  signal \mul_ln13_reg_678_reg[6]_i_3_n_10\ : STD_LOGIC;
  signal \mul_ln13_reg_678_reg[6]_i_3_n_11\ : STD_LOGIC;
  signal \mul_ln13_reg_678_reg[6]_i_3_n_12\ : STD_LOGIC;
  signal \mul_ln13_reg_678_reg[6]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln13_reg_678_reg[6]_i_3_n_7\ : STD_LOGIC;
  signal \mul_ln13_reg_678_reg[6]_i_3_n_8\ : STD_LOGIC;
  signal o_count_0_reg_197 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \o_count_1_reg_232[0]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_232[0]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_232[0]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_232[0]_i_5_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_232[0]_i_6_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_232[0]_i_7_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_232[0]_i_8_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_232[12]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_232[12]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_232[4]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_232[4]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_232[4]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_232[4]_i_5_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_232[8]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_232[8]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_232[8]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_232[8]_i_5_n_5\ : STD_LOGIC;
  signal o_count_1_reg_232_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \o_count_1_reg_232_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \o_count_1_reg_232_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \o_count_1_reg_232_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \o_count_1_reg_232_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_232_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \o_count_1_reg_232_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \o_count_1_reg_232_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \o_count_1_reg_232_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \o_count_1_reg_232_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_1_reg_232_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_1_reg_232_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_1_reg_232_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_1_reg_232_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_1_reg_232_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_1_reg_232_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_232_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_1_reg_232_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_1_reg_232_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_1_reg_232_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \o_count_1_reg_232_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_1_reg_232_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_1_reg_232_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_1_reg_232_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_1_reg_232_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_1_reg_232_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_1_reg_232_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_1_reg_232_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \o_count_2_reg_253[0]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_2_reg_253[0]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_2_reg_253[0]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_2_reg_253[0]_i_5_n_5\ : STD_LOGIC;
  signal \o_count_2_reg_253[0]_i_6_n_5\ : STD_LOGIC;
  signal \o_count_2_reg_253[0]_i_7_n_5\ : STD_LOGIC;
  signal \o_count_2_reg_253[0]_i_8_n_5\ : STD_LOGIC;
  signal \o_count_2_reg_253[0]_i_9_n_5\ : STD_LOGIC;
  signal \o_count_2_reg_253[12]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_2_reg_253[12]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_2_reg_253[4]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_2_reg_253[4]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_2_reg_253[4]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_2_reg_253[4]_i_5_n_5\ : STD_LOGIC;
  signal \o_count_2_reg_253[4]_i_6_n_5\ : STD_LOGIC;
  signal \o_count_2_reg_253[8]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_2_reg_253[8]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_2_reg_253[8]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_2_reg_253[8]_i_5_n_5\ : STD_LOGIC;
  signal o_count_2_reg_253_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \o_count_2_reg_253_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_2_reg_253_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_2_reg_253_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_2_reg_253_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_2_reg_253_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_2_reg_253_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_2_reg_253_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_2_reg_253_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \o_count_2_reg_253_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_2_reg_253_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_2_reg_253_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_2_reg_253_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_2_reg_253_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_2_reg_253_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_2_reg_253_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_2_reg_253_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_2_reg_253_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_2_reg_253_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_2_reg_253_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \o_count_2_reg_253_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_2_reg_253_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_2_reg_253_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_2_reg_253_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_2_reg_253_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_2_reg_253_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_2_reg_253_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_2_reg_253_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal o_count_3_reg_286 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \o_count_3_reg_286[0]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_286[10]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_286[11]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_286[12]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_286[13]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_286[13]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_286[1]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_286[2]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_286[3]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_286[4]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_286[5]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_286[6]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_286[7]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_286[8]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_3_reg_286[9]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_307[0]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_307[0]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_307[0]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_307[0]_i_5_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_307[0]_i_6_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_307[0]_i_7_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_307[12]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_307[12]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_307[4]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_307[4]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_307[4]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_307[4]_i_5_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_307[8]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_307[8]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_307[8]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_307[8]_i_5_n_5\ : STD_LOGIC;
  signal o_count_5_reg_307_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \o_count_5_reg_307_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \o_count_5_reg_307_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \o_count_5_reg_307_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \o_count_5_reg_307_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_307_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \o_count_5_reg_307_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \o_count_5_reg_307_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \o_count_5_reg_307_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \o_count_5_reg_307_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_5_reg_307_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_5_reg_307_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_5_reg_307_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_5_reg_307_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_5_reg_307_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_5_reg_307_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_307_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_5_reg_307_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_5_reg_307_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_5_reg_307_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \o_count_5_reg_307_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_5_reg_307_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_5_reg_307_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_5_reg_307_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_5_reg_307_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_5_reg_307_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_5_reg_307_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_5_reg_307_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \o_count_6_reg_796[0]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_6_reg_796[0]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_6_reg_796[0]_i_5_n_5\ : STD_LOGIC;
  signal \o_count_6_reg_796[0]_i_6_n_5\ : STD_LOGIC;
  signal \o_count_6_reg_796[12]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_6_reg_796[12]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_6_reg_796[4]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_6_reg_796[4]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_6_reg_796[4]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_6_reg_796[4]_i_5_n_5\ : STD_LOGIC;
  signal \o_count_6_reg_796[8]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_6_reg_796[8]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_6_reg_796[8]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_6_reg_796[8]_i_5_n_5\ : STD_LOGIC;
  signal o_count_6_reg_796_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \o_count_6_reg_796_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \o_count_6_reg_796_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \o_count_6_reg_796_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \o_count_6_reg_796_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_6_reg_796_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \o_count_6_reg_796_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \o_count_6_reg_796_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \o_count_6_reg_796_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \o_count_6_reg_796_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_6_reg_796_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_6_reg_796_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_6_reg_796_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_6_reg_796_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_6_reg_796_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_6_reg_796_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_6_reg_796_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_6_reg_796_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_6_reg_796_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_6_reg_796_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \o_count_6_reg_796_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_6_reg_796_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_6_reg_796_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_6_reg_796_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_6_reg_796_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_6_reg_796_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_6_reg_796_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_6_reg_796_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \o_count_reg_242[0]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_reg_242[0]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_reg_242[0]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_reg_242[0]_i_5_n_5\ : STD_LOGIC;
  signal \o_count_reg_242[0]_i_6_n_5\ : STD_LOGIC;
  signal \o_count_reg_242[0]_i_7_n_5\ : STD_LOGIC;
  signal \o_count_reg_242[0]_i_8_n_5\ : STD_LOGIC;
  signal \o_count_reg_242[0]_i_9_n_5\ : STD_LOGIC;
  signal \o_count_reg_242[12]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_reg_242[12]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_reg_242[4]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_reg_242[4]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_reg_242[4]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_reg_242[4]_i_5_n_5\ : STD_LOGIC;
  signal \o_count_reg_242[4]_i_6_n_5\ : STD_LOGIC;
  signal \o_count_reg_242[8]_i_2_n_5\ : STD_LOGIC;
  signal \o_count_reg_242[8]_i_3_n_5\ : STD_LOGIC;
  signal \o_count_reg_242[8]_i_4_n_5\ : STD_LOGIC;
  signal \o_count_reg_242[8]_i_5_n_5\ : STD_LOGIC;
  signal o_count_reg_242_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \o_count_reg_242_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_reg_242_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_reg_242_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_reg_242_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_reg_242_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_reg_242_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_reg_242_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_reg_242_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \o_count_reg_242_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_reg_242_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_reg_242_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_reg_242_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_reg_242_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_reg_242_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_reg_242_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_reg_242_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_reg_242_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_reg_242_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_reg_242_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \o_count_reg_242_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \o_count_reg_242_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \o_count_reg_242_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \o_count_reg_242_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \o_count_reg_242_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \o_count_reg_242_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \o_count_reg_242_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \o_count_reg_242_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_cast5_reg_703_reg : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal p_cast9_reg_693 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \phi_ln13_reg_177[0]_i_1_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_177[11]_i_2_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_177[11]_i_3_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_177[1]_i_1_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_177[2]_i_1_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_177[3]_i_1_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_177[3]_i_2_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_177[3]_i_3_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_177[4]_i_1_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_177[5]_i_1_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_177[5]_i_2_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_177[7]_i_10_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_177[7]_i_3_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_177[7]_i_4_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_177[7]_i_5_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_177[7]_i_6_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_177[7]_i_7_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_177[7]_i_8_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_177[7]_i_9_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_177_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_177_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \phi_ln13_reg_177_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \phi_ln13_reg_177_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \phi_ln13_reg_177_reg[13]_i_1_n_8\ : STD_LOGIC;
  signal \phi_ln13_reg_177_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_177_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \phi_ln13_reg_177_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \phi_ln13_reg_177_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \phi_ln13_reg_177_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \phi_ln13_reg_177_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \phi_ln13_reg_177_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \phi_ln13_reg_177_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \phi_ln13_reg_177_reg_n_5_[0]\ : STD_LOGIC;
  signal \phi_ln13_reg_177_reg_n_5_[10]\ : STD_LOGIC;
  signal \phi_ln13_reg_177_reg_n_5_[11]\ : STD_LOGIC;
  signal \phi_ln13_reg_177_reg_n_5_[12]\ : STD_LOGIC;
  signal \phi_ln13_reg_177_reg_n_5_[13]\ : STD_LOGIC;
  signal \phi_ln13_reg_177_reg_n_5_[1]\ : STD_LOGIC;
  signal \phi_ln13_reg_177_reg_n_5_[2]\ : STD_LOGIC;
  signal \phi_ln13_reg_177_reg_n_5_[3]\ : STD_LOGIC;
  signal \phi_ln13_reg_177_reg_n_5_[4]\ : STD_LOGIC;
  signal \phi_ln13_reg_177_reg_n_5_[5]\ : STD_LOGIC;
  signal \phi_ln13_reg_177_reg_n_5_[6]\ : STD_LOGIC;
  signal \phi_ln13_reg_177_reg_n_5_[7]\ : STD_LOGIC;
  signal \phi_ln13_reg_177_reg_n_5_[8]\ : STD_LOGIC;
  signal \phi_ln13_reg_177_reg_n_5_[9]\ : STD_LOGIC;
  signal ram_reg_0_i_251_n_5 : STD_LOGIC;
  signal ram_reg_0_i_251_n_6 : STD_LOGIC;
  signal ram_reg_0_i_251_n_7 : STD_LOGIC;
  signal ram_reg_0_i_251_n_8 : STD_LOGIC;
  signal ram_reg_0_i_270_n_5 : STD_LOGIC;
  signal ram_reg_0_i_270_n_6 : STD_LOGIC;
  signal ram_reg_0_i_270_n_7 : STD_LOGIC;
  signal ram_reg_0_i_270_n_8 : STD_LOGIC;
  signal ram_reg_0_i_281_n_5 : STD_LOGIC;
  signal ram_reg_0_i_281_n_6 : STD_LOGIC;
  signal ram_reg_0_i_281_n_7 : STD_LOGIC;
  signal ram_reg_0_i_281_n_8 : STD_LOGIC;
  signal ram_reg_0_i_313_n_5 : STD_LOGIC;
  signal trunc_ln13_1_fu_348_p1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal trunc_ln13_1_reg_657 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \trunc_ln13_1_reg_657[0]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln13_1_reg_657[0]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln13_1_reg_657[0]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln13_1_reg_657[0]_i_5_n_5\ : STD_LOGIC;
  signal \trunc_ln13_1_reg_657[0]_i_6_n_5\ : STD_LOGIC;
  signal \trunc_ln13_1_reg_657_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \trunc_ln13_1_reg_657_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln13_1_reg_657_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln13_1_reg_657_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln13_1_reg_657_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln13_1_reg_657_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal trunc_ln13_2_reg_730 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \trunc_ln13_2_reg_730[3]_i_1_n_5\ : STD_LOGIC;
  signal trunc_ln27_reg_662 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal zext_ln13_2_reg_673 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal zext_ln13_5_reg_683_reg : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal zext_ln13_6_reg_708 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \zext_ln13_6_reg_708[3]_i_2_n_5\ : STD_LOGIC;
  signal \zext_ln13_6_reg_708[3]_i_3_n_5\ : STD_LOGIC;
  signal \zext_ln13_6_reg_708[3]_i_4_n_5\ : STD_LOGIC;
  signal \zext_ln13_6_reg_708[3]_i_5_n_5\ : STD_LOGIC;
  signal \zext_ln13_6_reg_708[3]_i_6_n_5\ : STD_LOGIC;
  signal \zext_ln13_6_reg_708[3]_i_7_n_5\ : STD_LOGIC;
  signal \zext_ln13_6_reg_708[3]_i_8_n_5\ : STD_LOGIC;
  signal \zext_ln13_6_reg_708[7]_i_2_n_5\ : STD_LOGIC;
  signal \zext_ln13_6_reg_708[7]_i_3_n_5\ : STD_LOGIC;
  signal \zext_ln13_6_reg_708[7]_i_4_n_5\ : STD_LOGIC;
  signal \zext_ln13_6_reg_708_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln13_6_reg_708_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \zext_ln13_6_reg_708_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \zext_ln13_6_reg_708_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \zext_ln13_6_reg_708_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln13_6_reg_708_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \zext_ln13_6_reg_708_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \zext_ln13_6_reg_708_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \zext_ln13_6_reg_708_reg[9]_i_1_n_8\ : STD_LOGIC;
  signal \NLW_add_ln24_1_reg_777_reg[13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln24_1_reg_777_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln27_1_reg_757_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln27_1_reg_757_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln36_reg_772_reg[13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln36_reg_772_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ap_CS_fsm_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ap_CS_fsm_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[7]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_count_2_reg_297_reg[13]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_count_2_reg_297_reg[13]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i_count_reg_752_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i_count_reg_752_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_indvars_iv10_reg_187_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_indvars_iv10_reg_187_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mul_ln13_1_reg_647_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mul_ln13_1_reg_647_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mul_ln13_1_reg_647_reg[11]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mul_ln13_1_reg_647_reg[11]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul_ln13_reg_678_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_mul_ln13_reg_678_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mul_ln13_reg_678_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mul_ln13_reg_678_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mul_ln13_reg_678_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_mul_ln13_reg_678_reg[6]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_mul_ln13_reg_678_reg[6]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_o_count_1_reg_232_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_o_count_1_reg_232_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_o_count_2_reg_253_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_o_count_2_reg_253_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_o_count_5_reg_307_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_o_count_5_reg_307_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_o_count_6_reg_796_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_o_count_6_reg_796_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_o_count_reg_242_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_o_count_reg_242_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_phi_ln13_reg_177_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_phi_ln13_reg_177_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_i_249_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_i_249_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_zext_ln13_6_reg_708_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_zext_ln13_6_reg_708_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln13_9_reg_724[1]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \add_ln13_9_reg_724[2]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \add_ln13_9_reg_724[3]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \add_ln13_9_reg_724[4]_i_2\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \add_ln13_reg_642[3]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \add_ln24_1_reg_777[13]_i_3\ : label is "soft_lutpair182";
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln27_1_reg_757[3]_i_2\ : label is "lutpair119";
  attribute HLUTNM of \add_ln27_1_reg_757[3]_i_3\ : label is "lutpair118";
  attribute HLUTNM of \add_ln27_1_reg_757[3]_i_4\ : label is "lutpair117";
  attribute HLUTNM of \add_ln27_1_reg_757[3]_i_5\ : label is "lutpair120";
  attribute HLUTNM of \add_ln27_1_reg_757[3]_i_6\ : label is "lutpair119";
  attribute HLUTNM of \add_ln27_1_reg_757[3]_i_7\ : label is "lutpair118";
  attribute HLUTNM of \add_ln27_1_reg_757[3]_i_8\ : label is "lutpair117";
  attribute HLUTNM of \add_ln27_1_reg_757[7]_i_5\ : label is "lutpair120";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__6\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \ap_CS_fsm[11]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \ap_CS_fsm[12]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \ap_CS_fsm[19]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \ap_CS_fsm[20]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \ap_CS_fsm[27]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \ap_CS_fsm[28]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \ap_CS_fsm[35]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \ap_CS_fsm[36]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__6\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__7\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__8\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_9\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_1__0\ : label is "soft_lutpair192";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \depth_reg_739[1]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \depth_reg_739[2]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \depth_reg_739[3]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \depth_reg_739[4]_i_1\ : label is "soft_lutpair175";
  attribute HLUTNM of \empty_reg_652[5]_i_4\ : label is "lutpair129";
  attribute HLUTNM of \empty_reg_652[6]_i_4\ : label is "lutpair116";
  attribute HLUTNM of \empty_reg_652[6]_i_5\ : label is "lutpair129";
  attribute HLUTNM of \empty_reg_652[6]_i_9\ : label is "lutpair116";
  attribute SOFT_HLUTNM of grp_padding2d_fix16_fu_503_ap_start_reg_i_1 : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \height_reg_767[0]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \height_reg_767[1]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \height_reg_767[2]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \height_reg_767[3]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \height_reg_767[4]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \i_count_1_reg_264[0]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \i_count_1_reg_264[10]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \i_count_1_reg_264[11]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \i_count_1_reg_264[12]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \i_count_1_reg_264[13]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \i_count_1_reg_264[1]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \i_count_1_reg_264[2]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \i_count_1_reg_264[3]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \i_count_1_reg_264[4]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \i_count_1_reg_264[5]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \i_count_1_reg_264[6]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \i_count_1_reg_264[7]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \i_count_1_reg_264[8]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \i_count_1_reg_264[9]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \i_count_2_reg_297[4]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \icmp_ln31_reg_782[0]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \indvars_iv10_reg_187[0]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \indvars_iv10_reg_187[1]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \indvars_iv10_reg_187[2]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \indvars_iv10_reg_187[3]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \indvars_iv2_reg_157[0]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \indvars_iv_reg_167[0]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \indvars_iv_reg_167[1]_i_2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \o_count_3_reg_286[6]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \p_cast5_reg_703[1]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \p_cast5_reg_703[2]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \p_cast5_reg_703[3]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \p_cast5_reg_703[4]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \p_cast9_reg_693[1]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \p_cast9_reg_693[2]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \p_cast9_reg_693[3]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \p_cast9_reg_693[4]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \phi_ln13_reg_177[0]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \phi_ln13_reg_177[3]_i_2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \phi_ln13_reg_177[3]_i_3\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of ram_reg_0_i_101 : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of ram_reg_0_i_105 : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of ram_reg_0_i_109 : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of ram_reg_0_i_113 : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of ram_reg_0_i_117 : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of ram_reg_0_i_121 : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of ram_reg_0_i_125 : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of ram_reg_0_i_129 : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of ram_reg_0_i_133 : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of ram_reg_0_i_137 : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of ram_reg_0_i_156 : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of ram_reg_0_i_306 : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of ram_reg_0_i_308 : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of ram_reg_0_i_312 : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of ram_reg_0_i_346 : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of ram_reg_0_i_95 : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of ram_reg_1_i_7 : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of ram_reg_1_i_9 : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of ram_reg_2_i_16 : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of ram_reg_2_i_18 : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of ram_reg_3_i_7 : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of ram_reg_3_i_9 : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of ram_reg_4_i_14 : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of ram_reg_4_i_16 : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of ram_reg_5_i_11 : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of ram_reg_5_i_9 : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of ram_reg_6_i_14 : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of ram_reg_6_i_16 : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of ram_reg_7_i_11 : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of ram_reg_7_i_9 : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \trunc_ln13_2_reg_730[0]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \trunc_ln13_2_reg_730[4]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \zext_ln13_2_reg_673[1]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \zext_ln13_2_reg_673[3]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \zext_ln13_2_reg_673[4]_i_1\ : label is "soft_lutpair206";
  attribute HLUTNM of \zext_ln13_6_reg_708[3]_i_2\ : label is "lutpair122";
  attribute HLUTNM of \zext_ln13_6_reg_708[3]_i_3\ : label is "lutpair121";
  attribute HLUTNM of \zext_ln13_6_reg_708[3]_i_4\ : label is "lutpair130";
  attribute HLUTNM of \zext_ln13_6_reg_708[3]_i_5\ : label is "lutpair123";
  attribute HLUTNM of \zext_ln13_6_reg_708[3]_i_6\ : label is "lutpair122";
  attribute HLUTNM of \zext_ln13_6_reg_708[3]_i_7\ : label is "lutpair121";
  attribute HLUTNM of \zext_ln13_6_reg_708[3]_i_8\ : label is "lutpair130";
  attribute HLUTNM of \zext_ln13_6_reg_708[7]_i_2\ : label is "lutpair123";
begin
  input_r_address0(11 downto 0) <= \^input_r_address0\(11 downto 0);
\add_ln13_9_reg_724[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln27_reg_662(0),
      I1 => trunc_ln13_1_reg_657(1),
      O => \add_ln13_9_reg_724[1]_i_1_n_5\
    );
\add_ln13_9_reg_724[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => trunc_ln27_reg_662(0),
      I1 => trunc_ln13_1_reg_657(1),
      I2 => trunc_ln27_reg_662(1),
      I3 => trunc_ln13_1_reg_657(2),
      O => \add_ln13_9_reg_724[2]_i_1_n_5\
    );
\add_ln13_9_reg_724[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80F807"
    )
        port map (
      I0 => trunc_ln13_1_reg_657(1),
      I1 => trunc_ln27_reg_662(0),
      I2 => trunc_ln27_reg_662(1),
      I3 => trunc_ln13_1_reg_657(3),
      I4 => trunc_ln13_1_reg_657(2),
      O => \add_ln13_9_reg_724[3]_i_1_n_5\
    );
\add_ln13_9_reg_724[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7887E11E"
    )
        port map (
      I0 => \add_ln13_9_reg_724[4]_i_2_n_5\,
      I1 => trunc_ln13_1_reg_657(2),
      I2 => trunc_ln27_reg_662(3),
      I3 => trunc_ln13_1_reg_657(4),
      I4 => trunc_ln13_1_reg_657(3),
      O => \add_ln13_9_reg_724[4]_i_1_n_5\
    );
\add_ln13_9_reg_724[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D444"
    )
        port map (
      I0 => trunc_ln13_1_reg_657(2),
      I1 => trunc_ln27_reg_662(1),
      I2 => trunc_ln27_reg_662(0),
      I3 => trunc_ln13_1_reg_657(1),
      O => \add_ln13_9_reg_724[4]_i_2_n_5\
    );
\add_ln13_9_reg_724_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln13_1_reg_657(0),
      Q => add_ln13_9_reg_724(0),
      R => '0'
    );
\add_ln13_9_reg_724_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \add_ln13_9_reg_724[1]_i_1_n_5\,
      Q => add_ln13_9_reg_724(1),
      R => '0'
    );
\add_ln13_9_reg_724_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \add_ln13_9_reg_724[2]_i_1_n_5\,
      Q => add_ln13_9_reg_724(2),
      R => '0'
    );
\add_ln13_9_reg_724_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \add_ln13_9_reg_724[3]_i_1_n_5\,
      Q => add_ln13_9_reg_724(3),
      R => '0'
    );
\add_ln13_9_reg_724_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \add_ln13_9_reg_724[4]_i_1_n_5\,
      Q => add_ln13_9_reg_724(4),
      R => '0'
    );
\add_ln13_reg_642[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => Q(3),
      I1 => Q(7),
      I2 => Q(5),
      O => \add_ln13_reg_642[3]_i_1_n_5\
    );
\add_ln13_reg_642[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => \add_ln13_reg_642[4]_i_1_n_5\
    );
\add_ln13_reg_642_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => \add_ln13_reg_642[3]_i_1_n_5\,
      Q => add_ln13_reg_642(3),
      R => '0'
    );
\add_ln13_reg_642_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => \add_ln13_reg_642[4]_i_1_n_5\,
      Q => add_ln13_reg_642(4),
      R => '0'
    );
\add_ln24_1_reg_777[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200000000008200"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => height_0_reg_275(4),
      I2 => trunc_ln27_reg_662(4),
      I3 => \add_ln24_1_reg_777[13]_i_3_n_5\,
      I4 => trunc_ln27_reg_662(3),
      I5 => height_0_reg_275(3),
      O => ap_NS_fsm11_out
    );
\add_ln24_1_reg_777[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => height_0_reg_275(0),
      I1 => trunc_ln27_reg_662(0),
      I2 => height_0_reg_275(2),
      I3 => trunc_ln27_reg_662(1),
      I4 => height_0_reg_275(1),
      O => \add_ln24_1_reg_777[13]_i_3_n_5\
    );
\add_ln24_1_reg_777[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln27_1_reg_757(3),
      I1 => p_cast5_reg_703_reg(3),
      O => \add_ln24_1_reg_777[3]_i_2_n_5\
    );
\add_ln24_1_reg_777[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln27_1_reg_757(2),
      I1 => p_cast5_reg_703_reg(2),
      O => \add_ln24_1_reg_777[3]_i_3_n_5\
    );
\add_ln24_1_reg_777[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln27_1_reg_757(1),
      I1 => p_cast5_reg_703_reg(1),
      O => \add_ln24_1_reg_777[3]_i_4_n_5\
    );
\add_ln24_1_reg_777[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln27_1_reg_757(0),
      I1 => p_cast9_reg_693(0),
      O => \add_ln24_1_reg_777[3]_i_5_n_5\
    );
\add_ln24_1_reg_777[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln27_1_reg_757(4),
      I1 => p_cast5_reg_703_reg(4),
      O => \add_ln24_1_reg_777[7]_i_2_n_5\
    );
\add_ln24_1_reg_777_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln24_1_fu_525_p2(0),
      Q => add_ln24_1_reg_777(0),
      R => '0'
    );
\add_ln24_1_reg_777_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln24_1_fu_525_p2(10),
      Q => add_ln24_1_reg_777(10),
      R => '0'
    );
\add_ln24_1_reg_777_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln24_1_fu_525_p2(11),
      Q => add_ln24_1_reg_777(11),
      R => '0'
    );
\add_ln24_1_reg_777_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln24_1_reg_777_reg[7]_i_1_n_5\,
      CO(3) => \add_ln24_1_reg_777_reg[11]_i_1_n_5\,
      CO(2) => \add_ln24_1_reg_777_reg[11]_i_1_n_6\,
      CO(1) => \add_ln24_1_reg_777_reg[11]_i_1_n_7\,
      CO(0) => \add_ln24_1_reg_777_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln27_1_reg_757(11 downto 8),
      O(3 downto 0) => add_ln24_1_fu_525_p2(11 downto 8),
      S(3 downto 0) => add_ln27_1_reg_757(11 downto 8)
    );
\add_ln24_1_reg_777_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln24_1_fu_525_p2(12),
      Q => add_ln24_1_reg_777(12),
      R => '0'
    );
\add_ln24_1_reg_777_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln24_1_fu_525_p2(13),
      Q => add_ln24_1_reg_777(13),
      R => '0'
    );
\add_ln24_1_reg_777_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln24_1_reg_777_reg[11]_i_1_n_5\,
      CO(3 downto 1) => \NLW_add_ln24_1_reg_777_reg[13]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln24_1_reg_777_reg[13]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => add_ln27_1_reg_757(12),
      O(3 downto 2) => \NLW_add_ln24_1_reg_777_reg[13]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln24_1_fu_525_p2(13 downto 12),
      S(3 downto 2) => B"00",
      S(1 downto 0) => add_ln27_1_reg_757(13 downto 12)
    );
\add_ln24_1_reg_777_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln24_1_fu_525_p2(1),
      Q => add_ln24_1_reg_777(1),
      R => '0'
    );
\add_ln24_1_reg_777_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln24_1_fu_525_p2(2),
      Q => add_ln24_1_reg_777(2),
      R => '0'
    );
\add_ln24_1_reg_777_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln24_1_fu_525_p2(3),
      Q => add_ln24_1_reg_777(3),
      R => '0'
    );
\add_ln24_1_reg_777_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln24_1_reg_777_reg[3]_i_1_n_5\,
      CO(2) => \add_ln24_1_reg_777_reg[3]_i_1_n_6\,
      CO(1) => \add_ln24_1_reg_777_reg[3]_i_1_n_7\,
      CO(0) => \add_ln24_1_reg_777_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln27_1_reg_757(3 downto 0),
      O(3 downto 0) => add_ln24_1_fu_525_p2(3 downto 0),
      S(3) => \add_ln24_1_reg_777[3]_i_2_n_5\,
      S(2) => \add_ln24_1_reg_777[3]_i_3_n_5\,
      S(1) => \add_ln24_1_reg_777[3]_i_4_n_5\,
      S(0) => \add_ln24_1_reg_777[3]_i_5_n_5\
    );
\add_ln24_1_reg_777_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln24_1_fu_525_p2(4),
      Q => add_ln24_1_reg_777(4),
      R => '0'
    );
\add_ln24_1_reg_777_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln24_1_fu_525_p2(5),
      Q => add_ln24_1_reg_777(5),
      R => '0'
    );
\add_ln24_1_reg_777_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln24_1_fu_525_p2(6),
      Q => add_ln24_1_reg_777(6),
      R => '0'
    );
\add_ln24_1_reg_777_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln24_1_fu_525_p2(7),
      Q => add_ln24_1_reg_777(7),
      R => '0'
    );
\add_ln24_1_reg_777_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln24_1_reg_777_reg[3]_i_1_n_5\,
      CO(3) => \add_ln24_1_reg_777_reg[7]_i_1_n_5\,
      CO(2) => \add_ln24_1_reg_777_reg[7]_i_1_n_6\,
      CO(1) => \add_ln24_1_reg_777_reg[7]_i_1_n_7\,
      CO(0) => \add_ln24_1_reg_777_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln27_1_reg_757(7 downto 4),
      O(3 downto 0) => add_ln24_1_fu_525_p2(7 downto 4),
      S(3 downto 1) => add_ln27_1_reg_757(7 downto 5),
      S(0) => \add_ln24_1_reg_777[7]_i_2_n_5\
    );
\add_ln24_1_reg_777_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln24_1_fu_525_p2(8),
      Q => add_ln24_1_reg_777(8),
      R => '0'
    );
\add_ln24_1_reg_777_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln24_1_fu_525_p2(9),
      Q => add_ln24_1_reg_777(9),
      R => '0'
    );
\add_ln27_1_reg_757[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln13_5_reg_683_reg(10),
      I1 => o_count_0_reg_197(10),
      O => \add_ln27_1_reg_757[11]_i_2_n_5\
    );
\add_ln27_1_reg_757[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln13_5_reg_683_reg(9),
      I1 => o_count_0_reg_197(9),
      O => \add_ln27_1_reg_757[11]_i_3_n_5\
    );
\add_ln27_1_reg_757[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln13_5_reg_683_reg(8),
      I1 => o_count_0_reg_197(8),
      O => \add_ln27_1_reg_757[11]_i_4_n_5\
    );
\add_ln27_1_reg_757[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln13_5_reg_683_reg(7),
      I1 => o_count_0_reg_197(7),
      O => \add_ln27_1_reg_757[11]_i_5_n_5\
    );
\add_ln27_1_reg_757[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => zext_ln13_5_reg_683_reg(10),
      I1 => o_count_0_reg_197(10),
      I2 => o_count_0_reg_197(11),
      I3 => zext_ln13_5_reg_683_reg(11),
      O => \add_ln27_1_reg_757[11]_i_6_n_5\
    );
\add_ln27_1_reg_757[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => zext_ln13_5_reg_683_reg(9),
      I1 => o_count_0_reg_197(9),
      I2 => o_count_0_reg_197(10),
      I3 => zext_ln13_5_reg_683_reg(10),
      O => \add_ln27_1_reg_757[11]_i_7_n_5\
    );
\add_ln27_1_reg_757[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => zext_ln13_5_reg_683_reg(8),
      I1 => o_count_0_reg_197(8),
      I2 => o_count_0_reg_197(9),
      I3 => zext_ln13_5_reg_683_reg(9),
      O => \add_ln27_1_reg_757[11]_i_8_n_5\
    );
\add_ln27_1_reg_757[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => zext_ln13_5_reg_683_reg(7),
      I1 => o_count_0_reg_197(7),
      I2 => o_count_0_reg_197(8),
      I3 => zext_ln13_5_reg_683_reg(8),
      O => \add_ln27_1_reg_757[11]_i_9_n_5\
    );
\add_ln27_1_reg_757[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => zext_ln13_5_reg_683_reg(11),
      I1 => o_count_0_reg_197(11),
      I2 => o_count_0_reg_197(12),
      O => \add_ln27_1_reg_757[13]_i_2_n_5\
    );
\add_ln27_1_reg_757[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => o_count_0_reg_197(2),
      I1 => zext_ln13_5_reg_683_reg(2),
      I2 => p_cast9_reg_693(2),
      O => \add_ln27_1_reg_757[3]_i_2_n_5\
    );
\add_ln27_1_reg_757[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => o_count_0_reg_197(1),
      I1 => zext_ln13_5_reg_683_reg(1),
      I2 => p_cast9_reg_693(1),
      O => \add_ln27_1_reg_757[3]_i_3_n_5\
    );
\add_ln27_1_reg_757[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => o_count_0_reg_197(0),
      I1 => add_ln13_9_reg_724(0),
      I2 => p_cast9_reg_693(0),
      O => \add_ln27_1_reg_757[3]_i_4_n_5\
    );
\add_ln27_1_reg_757[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => o_count_0_reg_197(3),
      I1 => zext_ln13_5_reg_683_reg(3),
      I2 => p_cast9_reg_693(3),
      I3 => \add_ln27_1_reg_757[3]_i_2_n_5\,
      O => \add_ln27_1_reg_757[3]_i_5_n_5\
    );
\add_ln27_1_reg_757[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => o_count_0_reg_197(2),
      I1 => zext_ln13_5_reg_683_reg(2),
      I2 => p_cast9_reg_693(2),
      I3 => \add_ln27_1_reg_757[3]_i_3_n_5\,
      O => \add_ln27_1_reg_757[3]_i_6_n_5\
    );
\add_ln27_1_reg_757[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => o_count_0_reg_197(1),
      I1 => zext_ln13_5_reg_683_reg(1),
      I2 => p_cast9_reg_693(1),
      I3 => \add_ln27_1_reg_757[3]_i_4_n_5\,
      O => \add_ln27_1_reg_757[3]_i_7_n_5\
    );
\add_ln27_1_reg_757[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => o_count_0_reg_197(0),
      I1 => add_ln13_9_reg_724(0),
      I2 => p_cast9_reg_693(0),
      O => \add_ln27_1_reg_757[3]_i_8_n_5\
    );
\add_ln27_1_reg_757[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln13_5_reg_683_reg(6),
      I1 => o_count_0_reg_197(6),
      O => \add_ln27_1_reg_757[7]_i_2_n_5\
    );
\add_ln27_1_reg_757[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln13_5_reg_683_reg(5),
      I1 => o_count_0_reg_197(5),
      O => \add_ln27_1_reg_757[7]_i_3_n_5\
    );
\add_ln27_1_reg_757[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => o_count_0_reg_197(4),
      I1 => zext_ln13_5_reg_683_reg(4),
      I2 => p_cast9_reg_693(4),
      O => \add_ln27_1_reg_757[7]_i_4_n_5\
    );
\add_ln27_1_reg_757[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => o_count_0_reg_197(3),
      I1 => zext_ln13_5_reg_683_reg(3),
      I2 => p_cast9_reg_693(3),
      O => \add_ln27_1_reg_757[7]_i_5_n_5\
    );
\add_ln27_1_reg_757[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => zext_ln13_5_reg_683_reg(6),
      I1 => o_count_0_reg_197(6),
      I2 => o_count_0_reg_197(7),
      I3 => zext_ln13_5_reg_683_reg(7),
      O => \add_ln27_1_reg_757[7]_i_6_n_5\
    );
\add_ln27_1_reg_757[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => zext_ln13_5_reg_683_reg(5),
      I1 => o_count_0_reg_197(5),
      I2 => o_count_0_reg_197(6),
      I3 => zext_ln13_5_reg_683_reg(6),
      O => \add_ln27_1_reg_757[7]_i_7_n_5\
    );
\add_ln27_1_reg_757[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => p_cast9_reg_693(4),
      I1 => zext_ln13_5_reg_683_reg(4),
      I2 => o_count_0_reg_197(4),
      I3 => o_count_0_reg_197(5),
      I4 => zext_ln13_5_reg_683_reg(5),
      O => \add_ln27_1_reg_757[7]_i_8_n_5\
    );
\add_ln27_1_reg_757[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln27_1_reg_757[7]_i_5_n_5\,
      I1 => zext_ln13_5_reg_683_reg(4),
      I2 => o_count_0_reg_197(4),
      I3 => p_cast9_reg_693(4),
      O => \add_ln27_1_reg_757[7]_i_9_n_5\
    );
\add_ln27_1_reg_757_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln27_1_fu_504_p2(0),
      Q => add_ln27_1_reg_757(0),
      R => '0'
    );
\add_ln27_1_reg_757_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln27_1_fu_504_p2(10),
      Q => add_ln27_1_reg_757(10),
      R => '0'
    );
\add_ln27_1_reg_757_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln27_1_fu_504_p2(11),
      Q => add_ln27_1_reg_757(11),
      R => '0'
    );
\add_ln27_1_reg_757_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln27_1_reg_757_reg[7]_i_1_n_5\,
      CO(3) => \add_ln27_1_reg_757_reg[11]_i_1_n_5\,
      CO(2) => \add_ln27_1_reg_757_reg[11]_i_1_n_6\,
      CO(1) => \add_ln27_1_reg_757_reg[11]_i_1_n_7\,
      CO(0) => \add_ln27_1_reg_757_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln27_1_reg_757[11]_i_2_n_5\,
      DI(2) => \add_ln27_1_reg_757[11]_i_3_n_5\,
      DI(1) => \add_ln27_1_reg_757[11]_i_4_n_5\,
      DI(0) => \add_ln27_1_reg_757[11]_i_5_n_5\,
      O(3 downto 0) => add_ln27_1_fu_504_p2(11 downto 8),
      S(3) => \add_ln27_1_reg_757[11]_i_6_n_5\,
      S(2) => \add_ln27_1_reg_757[11]_i_7_n_5\,
      S(1) => \add_ln27_1_reg_757[11]_i_8_n_5\,
      S(0) => \add_ln27_1_reg_757[11]_i_9_n_5\
    );
\add_ln27_1_reg_757_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln27_1_fu_504_p2(12),
      Q => add_ln27_1_reg_757(12),
      R => '0'
    );
\add_ln27_1_reg_757_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln27_1_fu_504_p2(13),
      Q => add_ln27_1_reg_757(13),
      R => '0'
    );
\add_ln27_1_reg_757_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln27_1_reg_757_reg[11]_i_1_n_5\,
      CO(3 downto 1) => \NLW_add_ln27_1_reg_757_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln27_1_reg_757_reg[13]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => o_count_0_reg_197(12),
      O(3 downto 2) => \NLW_add_ln27_1_reg_757_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln27_1_fu_504_p2(13 downto 12),
      S(3 downto 2) => B"00",
      S(1) => o_count_0_reg_197(13),
      S(0) => \add_ln27_1_reg_757[13]_i_2_n_5\
    );
\add_ln27_1_reg_757_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln27_1_fu_504_p2(1),
      Q => add_ln27_1_reg_757(1),
      R => '0'
    );
\add_ln27_1_reg_757_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln27_1_fu_504_p2(2),
      Q => add_ln27_1_reg_757(2),
      R => '0'
    );
\add_ln27_1_reg_757_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln27_1_fu_504_p2(3),
      Q => add_ln27_1_reg_757(3),
      R => '0'
    );
\add_ln27_1_reg_757_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln27_1_reg_757_reg[3]_i_1_n_5\,
      CO(2) => \add_ln27_1_reg_757_reg[3]_i_1_n_6\,
      CO(1) => \add_ln27_1_reg_757_reg[3]_i_1_n_7\,
      CO(0) => \add_ln27_1_reg_757_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln27_1_reg_757[3]_i_2_n_5\,
      DI(2) => \add_ln27_1_reg_757[3]_i_3_n_5\,
      DI(1) => \add_ln27_1_reg_757[3]_i_4_n_5\,
      DI(0) => '0',
      O(3 downto 0) => add_ln27_1_fu_504_p2(3 downto 0),
      S(3) => \add_ln27_1_reg_757[3]_i_5_n_5\,
      S(2) => \add_ln27_1_reg_757[3]_i_6_n_5\,
      S(1) => \add_ln27_1_reg_757[3]_i_7_n_5\,
      S(0) => \add_ln27_1_reg_757[3]_i_8_n_5\
    );
\add_ln27_1_reg_757_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln27_1_fu_504_p2(4),
      Q => add_ln27_1_reg_757(4),
      R => '0'
    );
\add_ln27_1_reg_757_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln27_1_fu_504_p2(5),
      Q => add_ln27_1_reg_757(5),
      R => '0'
    );
\add_ln27_1_reg_757_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln27_1_fu_504_p2(6),
      Q => add_ln27_1_reg_757(6),
      R => '0'
    );
\add_ln27_1_reg_757_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln27_1_fu_504_p2(7),
      Q => add_ln27_1_reg_757(7),
      R => '0'
    );
\add_ln27_1_reg_757_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln27_1_reg_757_reg[3]_i_1_n_5\,
      CO(3) => \add_ln27_1_reg_757_reg[7]_i_1_n_5\,
      CO(2) => \add_ln27_1_reg_757_reg[7]_i_1_n_6\,
      CO(1) => \add_ln27_1_reg_757_reg[7]_i_1_n_7\,
      CO(0) => \add_ln27_1_reg_757_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln27_1_reg_757[7]_i_2_n_5\,
      DI(2) => \add_ln27_1_reg_757[7]_i_3_n_5\,
      DI(1) => \add_ln27_1_reg_757[7]_i_4_n_5\,
      DI(0) => \add_ln27_1_reg_757[7]_i_5_n_5\,
      O(3 downto 0) => add_ln27_1_fu_504_p2(7 downto 4),
      S(3) => \add_ln27_1_reg_757[7]_i_6_n_5\,
      S(2) => \add_ln27_1_reg_757[7]_i_7_n_5\,
      S(1) => \add_ln27_1_reg_757[7]_i_8_n_5\,
      S(0) => \add_ln27_1_reg_757[7]_i_9_n_5\
    );
\add_ln27_1_reg_757_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln27_1_fu_504_p2(8),
      Q => add_ln27_1_reg_757(8),
      R => '0'
    );
\add_ln27_1_reg_757_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => add_ln27_1_fu_504_p2(9),
      Q => add_ln27_1_reg_757(9),
      R => '0'
    );
\add_ln36_reg_772[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28AAAAAAAAAA28AA"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => height_0_reg_275(4),
      I2 => trunc_ln27_reg_662(4),
      I3 => \add_ln24_1_reg_777[13]_i_3_n_5\,
      I4 => trunc_ln27_reg_662(3),
      I5 => height_0_reg_275(3),
      O => \add_ln36_reg_772[13]_i_1_n_5\
    );
\add_ln36_reg_772[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_2_reg_673(3),
      I1 => i_count_1_reg_264(3),
      O => \add_ln36_reg_772[3]_i_2_n_5\
    );
\add_ln36_reg_772[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_count_1_reg_264(2),
      O => \add_ln36_reg_772[3]_i_3_n_5\
    );
\add_ln36_reg_772[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_2_reg_673(1),
      I1 => i_count_1_reg_264(1),
      O => \add_ln36_reg_772[3]_i_4_n_5\
    );
\add_ln36_reg_772[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_2_reg_673(0),
      I1 => i_count_1_reg_264(0),
      O => \add_ln36_reg_772[3]_i_5_n_5\
    );
\add_ln36_reg_772[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_2_reg_673(4),
      I1 => i_count_1_reg_264(4),
      O => \add_ln36_reg_772[7]_i_2_n_5\
    );
\add_ln36_reg_772_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln36_reg_772[13]_i_1_n_5\,
      D => add_ln36_fu_520_p2(0),
      Q => add_ln36_reg_772(0),
      R => '0'
    );
\add_ln36_reg_772_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln36_reg_772[13]_i_1_n_5\,
      D => add_ln36_fu_520_p2(10),
      Q => add_ln36_reg_772(10),
      R => '0'
    );
\add_ln36_reg_772_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln36_reg_772[13]_i_1_n_5\,
      D => add_ln36_fu_520_p2(11),
      Q => add_ln36_reg_772(11),
      R => '0'
    );
\add_ln36_reg_772_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln36_reg_772_reg[7]_i_1_n_5\,
      CO(3) => \add_ln36_reg_772_reg[11]_i_1_n_5\,
      CO(2) => \add_ln36_reg_772_reg[11]_i_1_n_6\,
      CO(1) => \add_ln36_reg_772_reg[11]_i_1_n_7\,
      CO(0) => \add_ln36_reg_772_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln36_fu_520_p2(11 downto 8),
      S(3 downto 0) => i_count_1_reg_264(11 downto 8)
    );
\add_ln36_reg_772_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln36_reg_772[13]_i_1_n_5\,
      D => add_ln36_fu_520_p2(12),
      Q => add_ln36_reg_772(12),
      R => '0'
    );
\add_ln36_reg_772_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln36_reg_772[13]_i_1_n_5\,
      D => add_ln36_fu_520_p2(13),
      Q => add_ln36_reg_772(13),
      R => '0'
    );
\add_ln36_reg_772_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln36_reg_772_reg[11]_i_1_n_5\,
      CO(3 downto 1) => \NLW_add_ln36_reg_772_reg[13]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln36_reg_772_reg[13]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_add_ln36_reg_772_reg[13]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln36_fu_520_p2(13 downto 12),
      S(3 downto 2) => B"00",
      S(1 downto 0) => i_count_1_reg_264(13 downto 12)
    );
\add_ln36_reg_772_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln36_reg_772[13]_i_1_n_5\,
      D => add_ln36_fu_520_p2(1),
      Q => add_ln36_reg_772(1),
      R => '0'
    );
\add_ln36_reg_772_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln36_reg_772[13]_i_1_n_5\,
      D => add_ln36_fu_520_p2(2),
      Q => add_ln36_reg_772(2),
      R => '0'
    );
\add_ln36_reg_772_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln36_reg_772[13]_i_1_n_5\,
      D => add_ln36_fu_520_p2(3),
      Q => add_ln36_reg_772(3),
      R => '0'
    );
\add_ln36_reg_772_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln36_reg_772_reg[3]_i_1_n_5\,
      CO(2) => \add_ln36_reg_772_reg[3]_i_1_n_6\,
      CO(1) => \add_ln36_reg_772_reg[3]_i_1_n_7\,
      CO(0) => \add_ln36_reg_772_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => zext_ln13_2_reg_673(3),
      DI(2) => '1',
      DI(1 downto 0) => zext_ln13_2_reg_673(1 downto 0),
      O(3 downto 0) => add_ln36_fu_520_p2(3 downto 0),
      S(3) => \add_ln36_reg_772[3]_i_2_n_5\,
      S(2) => \add_ln36_reg_772[3]_i_3_n_5\,
      S(1) => \add_ln36_reg_772[3]_i_4_n_5\,
      S(0) => \add_ln36_reg_772[3]_i_5_n_5\
    );
\add_ln36_reg_772_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln36_reg_772[13]_i_1_n_5\,
      D => add_ln36_fu_520_p2(4),
      Q => add_ln36_reg_772(4),
      R => '0'
    );
\add_ln36_reg_772_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln36_reg_772[13]_i_1_n_5\,
      D => add_ln36_fu_520_p2(5),
      Q => add_ln36_reg_772(5),
      R => '0'
    );
\add_ln36_reg_772_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln36_reg_772[13]_i_1_n_5\,
      D => add_ln36_fu_520_p2(6),
      Q => add_ln36_reg_772(6),
      R => '0'
    );
\add_ln36_reg_772_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln36_reg_772[13]_i_1_n_5\,
      D => add_ln36_fu_520_p2(7),
      Q => add_ln36_reg_772(7),
      R => '0'
    );
\add_ln36_reg_772_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln36_reg_772_reg[3]_i_1_n_5\,
      CO(3) => \add_ln36_reg_772_reg[7]_i_1_n_5\,
      CO(2) => \add_ln36_reg_772_reg[7]_i_1_n_6\,
      CO(1) => \add_ln36_reg_772_reg[7]_i_1_n_7\,
      CO(0) => \add_ln36_reg_772_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => zext_ln13_2_reg_673(4),
      O(3 downto 0) => add_ln36_fu_520_p2(7 downto 4),
      S(3 downto 1) => i_count_1_reg_264(7 downto 5),
      S(0) => \add_ln36_reg_772[7]_i_2_n_5\
    );
\add_ln36_reg_772_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln36_reg_772[13]_i_1_n_5\,
      D => add_ln36_fu_520_p2(8),
      Q => add_ln36_reg_772(8),
      R => '0'
    );
\add_ln36_reg_772_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln36_reg_772[13]_i_1_n_5\,
      D => add_ln36_fu_520_p2(9),
      Q => add_ln36_reg_772(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_padding2d_fix16_fu_503_ap_start_reg,
      I2 => grp_padding2d_fix16_fu_503_ap_ready,
      I3 => ap_CS_fsm_state3,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0BFF00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_503_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_padding2d_fix16_fu_503_ap_ready,
      I3 => Q(2),
      I4 => Q(3),
      O => D(2)
    );
\ap_CS_fsm[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F400"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_503_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_padding2d_fix16_fu_503_ap_ready,
      I3 => Q(3),
      O => D(3)
    );
\ap_CS_fsm[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0BFF00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_503_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_padding2d_fix16_fu_503_ap_ready,
      I3 => Q(4),
      I4 => Q(5),
      O => D(4)
    );
\ap_CS_fsm[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_503_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F400"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_503_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_padding2d_fix16_fu_503_ap_ready,
      I3 => Q(5),
      O => D(5)
    );
\ap_CS_fsm[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0BFF00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_503_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_padding2d_fix16_fu_503_ap_ready,
      I3 => Q(6),
      I4 => Q(7),
      O => D(6)
    );
\ap_CS_fsm[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F400"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_503_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_padding2d_fix16_fu_503_ap_ready,
      I3 => Q(7),
      O => D(7)
    );
\ap_CS_fsm[2]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_CS_fsm_state11,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0BFF00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_503_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_padding2d_fix16_fu_503_ap_ready,
      I3 => Q(8),
      I4 => Q(9),
      O => D(8)
    );
\ap_CS_fsm[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F400"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_503_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_padding2d_fix16_fu_503_ap_ready,
      I3 => Q(9),
      O => D(9)
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_503_ap_ready,
      I1 => ap_CS_fsm_state3,
      I2 => ap_NS_fsm15_out,
      I3 => ap_CS_fsm_state4,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0BFF00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_503_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_padding2d_fix16_fu_503_ap_ready,
      I3 => Q(0),
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8008"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \o_count_1_reg_232[0]_i_3_n_5\,
      I2 => trunc_ln13_2_reg_730(3),
      I3 => depth_0_reg_221(3),
      O => grp_padding2d_fix16_fu_503_ap_ready
    );
\ap_CS_fsm[4]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ap_NS_fsm15_out,
      O => \ap_CS_fsm[4]_i_1__7_n_5\
    );
\ap_CS_fsm[4]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F400"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_503_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_padding2d_fix16_fu_503_ap_ready,
      I3 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28AAAAAAAAAA28AA"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => o_count_1_reg_232_reg(4),
      I2 => indvars_iv2_reg_157_reg(4),
      I3 => \ap_CS_fsm[4]_i_3_n_5\,
      I4 => indvars_iv2_reg_157_reg(3),
      I5 => o_count_1_reg_232_reg(3),
      O => ap_NS_fsm15_out
    );
\ap_CS_fsm[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => o_count_1_reg_232_reg(0),
      I1 => indvars_iv2_reg_157_reg(0),
      I2 => indvars_iv2_reg_157_reg(2),
      I3 => o_count_1_reg_232_reg(2),
      I4 => indvars_iv2_reg_157_reg(1),
      I5 => o_count_1_reg_232_reg(1),
      O => \ap_CS_fsm[4]_i_3_n_5\
    );
\ap_CS_fsm[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => ap_CS_fsm_state9,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4FFF4444"
    )
        port map (
      I0 => ap_NS_fsm11_out,
      I1 => ap_CS_fsm_state6,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ap_condition_pp1_exit_iter0_state7,
      I4 => ap_CS_fsm_pp1_stage0,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_condition_pp1_exit_iter0_state7,
      I2 => ap_enable_reg_pp1_iter0,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA9AAA65555555"
    )
        port map (
      I0 => o_count_reg_242_reg(13),
      I1 => icmp_ln31_reg_782,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => o_count_6_reg_796_reg(13),
      I5 => o_count_3_reg_286(13),
      O => \ap_CS_fsm[7]_i_10_n_5\
    );
\ap_CS_fsm[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA9AAA65555555"
    )
        port map (
      I0 => o_count_reg_242_reg(11),
      I1 => icmp_ln31_reg_782,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => o_count_6_reg_796_reg(11),
      I5 => o_count_3_reg_286(11),
      O => \ap_CS_fsm[7]_i_11_n_5\
    );
\ap_CS_fsm[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA9AAA65555555"
    )
        port map (
      I0 => o_count_reg_242_reg(10),
      I1 => icmp_ln31_reg_782,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => o_count_6_reg_796_reg(10),
      I5 => o_count_3_reg_286(10),
      O => \ap_CS_fsm[7]_i_12_n_5\
    );
\ap_CS_fsm[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA9AAA65555555"
    )
        port map (
      I0 => o_count_reg_242_reg(8),
      I1 => icmp_ln31_reg_782,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => o_count_6_reg_796_reg(8),
      I5 => o_count_3_reg_286(8),
      O => \ap_CS_fsm[7]_i_13_n_5\
    );
\ap_CS_fsm[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA9AAA65555555"
    )
        port map (
      I0 => o_count_reg_242_reg(7),
      I1 => icmp_ln31_reg_782,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => o_count_6_reg_796_reg(7),
      I5 => o_count_3_reg_286(7),
      O => \ap_CS_fsm[7]_i_14_n_5\
    );
\ap_CS_fsm[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA9AAA65555555"
    )
        port map (
      I0 => o_count_reg_242_reg(5),
      I1 => icmp_ln31_reg_782,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => o_count_6_reg_796_reg(5),
      I5 => o_count_3_reg_286(5),
      O => \ap_CS_fsm[7]_i_15_n_5\
    );
\ap_CS_fsm[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA9AAA65555555"
    )
        port map (
      I0 => o_count_reg_242_reg(4),
      I1 => icmp_ln31_reg_782,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => o_count_6_reg_796_reg(4),
      I5 => o_count_3_reg_286(4),
      O => \ap_CS_fsm[7]_i_16_n_5\
    );
\ap_CS_fsm[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA9AAA65555555"
    )
        port map (
      I0 => o_count_reg_242_reg(2),
      I1 => icmp_ln31_reg_782,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => o_count_6_reg_796_reg(2),
      I5 => o_count_3_reg_286(2),
      O => \ap_CS_fsm[7]_i_17_n_5\
    );
\ap_CS_fsm[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA9AAA65555555"
    )
        port map (
      I0 => o_count_reg_242_reg(1),
      I1 => icmp_ln31_reg_782,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => o_count_6_reg_796_reg(1),
      I5 => o_count_3_reg_286(1),
      O => \ap_CS_fsm[7]_i_18_n_5\
    );
\ap_CS_fsm[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CA350000"
    )
        port map (
      I0 => o_count_3_reg_286(12),
      I1 => o_count_6_reg_796_reg(12),
      I2 => ap_phi_mux_o_count_3_phi_fu_289_p41,
      I3 => o_count_reg_242_reg(12),
      I4 => \ap_CS_fsm[7]_i_10_n_5\,
      O => \ap_CS_fsm[7]_i_4_n_5\
    );
\ap_CS_fsm[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA35000000000000"
    )
        port map (
      I0 => o_count_3_reg_286(9),
      I1 => o_count_6_reg_796_reg(9),
      I2 => ap_phi_mux_o_count_3_phi_fu_289_p41,
      I3 => o_count_reg_242_reg(9),
      I4 => \ap_CS_fsm[7]_i_11_n_5\,
      I5 => \ap_CS_fsm[7]_i_12_n_5\,
      O => \ap_CS_fsm[7]_i_5_n_5\
    );
\ap_CS_fsm[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA35000000000000"
    )
        port map (
      I0 => o_count_3_reg_286(6),
      I1 => o_count_6_reg_796_reg(6),
      I2 => ap_phi_mux_o_count_3_phi_fu_289_p41,
      I3 => o_count_reg_242_reg(6),
      I4 => \ap_CS_fsm[7]_i_13_n_5\,
      I5 => \ap_CS_fsm[7]_i_14_n_5\,
      O => \ap_CS_fsm[7]_i_6_n_5\
    );
\ap_CS_fsm[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA35000000000000"
    )
        port map (
      I0 => o_count_3_reg_286(3),
      I1 => o_count_6_reg_796_reg(3),
      I2 => ap_phi_mux_o_count_3_phi_fu_289_p41,
      I3 => o_count_reg_242_reg(3),
      I4 => \ap_CS_fsm[7]_i_15_n_5\,
      I5 => \ap_CS_fsm[7]_i_16_n_5\,
      O => \ap_CS_fsm[7]_i_7_n_5\
    );
\ap_CS_fsm[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA35000000000000"
    )
        port map (
      I0 => o_count_3_reg_286(0),
      I1 => o_count_6_reg_796_reg(0),
      I2 => ap_phi_mux_o_count_3_phi_fu_289_p41,
      I3 => o_count_reg_242_reg(0),
      I4 => \ap_CS_fsm[7]_i_17_n_5\,
      I5 => \ap_CS_fsm[7]_i_18_n_5\,
      O => \ap_CS_fsm[7]_i_8_n_5\
    );
\ap_CS_fsm[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => icmp_ln31_reg_782,
      O => ap_phi_mux_o_count_3_phi_fu_289_p41
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ap_NS_fsm11_out,
      I1 => ap_CS_fsm_state6,
      I2 => ap_NS_fsm13_out,
      I3 => ap_CS_fsm_state10,
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => ap_NS_fsm13_out,
      O => \ap_CS_fsm[9]_i_1__0_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[4]_i_1__7_n_5\,
      Q => ap_CS_fsm_state5,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => SS(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_pp1_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state9,
      R => SS(0)
    );
\ap_CS_fsm_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[7]_i_3_n_5\,
      CO(3 downto 1) => \NLW_ap_CS_fsm_reg[7]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ap_condition_pp1_exit_iter0_state7,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ap_CS_fsm[7]_i_4_n_5\
    );
\ap_CS_fsm_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[7]_i_3_n_5\,
      CO(2) => \ap_CS_fsm_reg[7]_i_3_n_6\,
      CO(1) => \ap_CS_fsm_reg[7]_i_3_n_7\,
      CO(0) => \ap_CS_fsm_reg[7]_i_3_n_8\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[7]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[7]_i_5_n_5\,
      S(2) => \ap_CS_fsm[7]_i_6_n_5\,
      S(1) => \ap_CS_fsm[7]_i_7_n_5\,
      S(0) => \ap_CS_fsm[7]_i_8_n_5\
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state10,
      R => SS(0)
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[9]_i_1__0_n_5\,
      Q => ap_CS_fsm_state11,
      R => SS(0)
    );
\ap_enable_reg_pp1_iter0_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => \add_ln36_reg_772[13]_i_1_n_5\,
      I2 => ap_rst_n,
      I3 => ap_condition_pp1_exit_iter0_state7,
      I4 => ap_CS_fsm_pp1_stage0,
      O => \ap_enable_reg_pp1_iter0_i_1__3_n_5\
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp1_iter0_i_1__3_n_5\,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
\ap_enable_reg_pp1_iter1_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => ap_condition_pp1_exit_iter0_state7,
      O => \ap_enable_reg_pp1_iter1_i_1__3_n_5\
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp1_iter1_i_1__3_n_5\,
      Q => ap_enable_reg_pp1_iter1,
      R => SS(0)
    );
\depth_0_reg_221_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => depth_reg_739(0),
      Q => depth_0_reg_221(0),
      R => ap_CS_fsm_state2
    );
\depth_0_reg_221_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => depth_reg_739(1),
      Q => depth_0_reg_221(1),
      R => ap_CS_fsm_state2
    );
\depth_0_reg_221_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => depth_reg_739(2),
      Q => depth_0_reg_221(2),
      R => ap_CS_fsm_state2
    );
\depth_0_reg_221_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => depth_reg_739(3),
      Q => depth_0_reg_221(3),
      R => ap_CS_fsm_state2
    );
\depth_0_reg_221_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => depth_reg_739(4),
      Q => depth_0_reg_221(4),
      R => ap_CS_fsm_state2
    );
\depth_reg_739[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => depth_0_reg_221(0),
      O => depth_fu_467_p2(0)
    );
\depth_reg_739[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => depth_0_reg_221(0),
      I1 => depth_0_reg_221(1),
      O => depth_fu_467_p2(1)
    );
\depth_reg_739[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => depth_0_reg_221(0),
      I1 => depth_0_reg_221(1),
      I2 => depth_0_reg_221(2),
      O => depth_fu_467_p2(2)
    );
\depth_reg_739[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => depth_0_reg_221(1),
      I1 => depth_0_reg_221(0),
      I2 => depth_0_reg_221(2),
      I3 => depth_0_reg_221(3),
      O => depth_fu_467_p2(3)
    );
\depth_reg_739[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => depth_0_reg_221(2),
      I1 => depth_0_reg_221(0),
      I2 => depth_0_reg_221(1),
      I3 => depth_0_reg_221(3),
      I4 => depth_0_reg_221(4),
      O => depth_fu_467_p2(4)
    );
\depth_reg_739_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => depth_fu_467_p2(0),
      Q => depth_reg_739(0),
      R => '0'
    );
\depth_reg_739_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => depth_fu_467_p2(1),
      Q => depth_reg_739(1),
      R => '0'
    );
\depth_reg_739_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => depth_fu_467_p2(2),
      Q => depth_reg_739(2),
      R => '0'
    );
\depth_reg_739_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => depth_fu_467_p2(3),
      Q => depth_reg_739(3),
      R => '0'
    );
\depth_reg_739_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => depth_fu_467_p2(4),
      Q => depth_reg_739(4),
      R => '0'
    );
\empty_reg_652[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mul_ln13_1_reg_647_reg[11]_i_5_n_11\,
      O => \empty_reg_652[5]_i_2_n_5\
    );
\empty_reg_652[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mul_ln13_1_reg_647_reg[11]_i_5_n_12\,
      O => \empty_reg_652[5]_i_3_n_5\
    );
\empty_reg_652[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mul_ln13_1_reg_647_reg[11]_i_5_n_11\,
      O => \empty_reg_652[5]_i_4_n_5\
    );
\empty_reg_652[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln13_1_reg_647_reg[11]_i_5_n_12\,
      I1 => Q(5),
      O => \empty_reg_652[5]_i_5_n_5\
    );
\empty_reg_652[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln13_1_reg_657_reg[0]_i_1_n_9\,
      I1 => Q(5),
      O => \empty_reg_652[5]_i_6_n_5\
    );
\empty_reg_652[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      I2 => Q(7),
      I3 => \mul_ln13_1_reg_647_reg[11]_i_3_n_8\,
      O => \empty_reg_652[6]_i_2_n_5\
    );
\empty_reg_652[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \mul_ln13_1_reg_647_reg[11]_i_3_n_8\,
      I1 => Q(7),
      I2 => Q(3),
      I3 => Q(5),
      O => \empty_reg_652[6]_i_3_n_5\
    );
\empty_reg_652[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F01"
    )
        port map (
      I0 => Q(7),
      I1 => Q(3),
      I2 => Q(5),
      I3 => \mul_ln13_1_reg_647_reg[11]_i_5_n_10\,
      O => \empty_reg_652[6]_i_4_n_5\
    );
\empty_reg_652[6]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mul_ln13_1_reg_647_reg[11]_i_5_n_11\,
      O => \empty_reg_652[6]_i_5_n_5\
    );
\empty_reg_652[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => \mul_ln13_1_reg_647_reg[11]_i_3_n_8\,
      I1 => Q(5),
      I2 => Q(3),
      I3 => Q(7),
      O => \empty_reg_652[6]_i_6_n_5\
    );
\empty_reg_652[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55559995"
    )
        port map (
      I0 => \mul_ln13_1_reg_647_reg[11]_i_3_n_8\,
      I1 => \mul_ln13_1_reg_647_reg[11]_i_5_n_9\,
      I2 => Q(7),
      I3 => Q(3),
      I4 => Q(5),
      O => \empty_reg_652[6]_i_7_n_5\
    );
\empty_reg_652[6]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6665999A"
    )
        port map (
      I0 => \empty_reg_652[6]_i_4_n_5\,
      I1 => Q(5),
      I2 => Q(3),
      I3 => Q(7),
      I4 => \mul_ln13_1_reg_647_reg[11]_i_5_n_9\,
      O => \empty_reg_652[6]_i_8_n_5\
    );
\empty_reg_652[6]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EF1F10E"
    )
        port map (
      I0 => Q(7),
      I1 => Q(3),
      I2 => Q(5),
      I3 => \mul_ln13_1_reg_647_reg[11]_i_5_n_10\,
      I4 => \empty_reg_652[6]_i_5_n_5\,
      O => \empty_reg_652[6]_i_9_n_5\
    );
\empty_reg_652_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => trunc_ln13_1_fu_348_p1(5),
      Q => empty_reg_652(5),
      R => '0'
    );
\empty_reg_652_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \empty_reg_652_reg[5]_i_1_n_5\,
      CO(2) => \empty_reg_652_reg[5]_i_1_n_6\,
      CO(1) => \empty_reg_652_reg[5]_i_1_n_7\,
      CO(0) => \empty_reg_652_reg[5]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \empty_reg_652[5]_i_2_n_5\,
      DI(2) => \empty_reg_652[5]_i_3_n_5\,
      DI(1) => \trunc_ln13_1_reg_657_reg[0]_i_1_n_9\,
      DI(0) => '0',
      O(3 downto 0) => trunc_ln13_1_fu_348_p1(5 downto 2),
      S(3) => \empty_reg_652[5]_i_4_n_5\,
      S(2) => \empty_reg_652[5]_i_5_n_5\,
      S(1) => \empty_reg_652[5]_i_6_n_5\,
      S(0) => \trunc_ln13_1_reg_657_reg[0]_i_1_n_10\
    );
\empty_reg_652_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => trunc_ln13_1_fu_348_p1(6),
      Q => empty_reg_652(6),
      R => '0'
    );
\empty_reg_652_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \empty_reg_652_reg[5]_i_1_n_5\,
      CO(3) => \empty_reg_652_reg[6]_i_1_n_5\,
      CO(2) => \empty_reg_652_reg[6]_i_1_n_6\,
      CO(1) => \empty_reg_652_reg[6]_i_1_n_7\,
      CO(0) => \empty_reg_652_reg[6]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \empty_reg_652[6]_i_2_n_5\,
      DI(2) => \empty_reg_652[6]_i_3_n_5\,
      DI(1) => \empty_reg_652[6]_i_4_n_5\,
      DI(0) => \empty_reg_652[6]_i_5_n_5\,
      O(3 downto 0) => trunc_ln13_1_fu_348_p1(9 downto 6),
      S(3) => \empty_reg_652[6]_i_6_n_5\,
      S(2) => \empty_reg_652[6]_i_7_n_5\,
      S(1) => \empty_reg_652[6]_i_8_n_5\,
      S(0) => \empty_reg_652[6]_i_9_n_5\
    );
\empty_reg_652_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => trunc_ln13_1_fu_348_p1(7),
      Q => empty_reg_652(7),
      R => '0'
    );
\empty_reg_652_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => trunc_ln13_1_fu_348_p1(8),
      Q => empty_reg_652(8),
      R => '0'
    );
\empty_reg_652_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => trunc_ln13_1_fu_348_p1(9),
      Q => empty_reg_652(9),
      R => '0'
    );
grp_padding2d_fix16_fu_503_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_503_ap_ready,
      I1 => grp_padding2d_fix16_fu_503_ap_start_reg0,
      I2 => grp_padding2d_fix16_fu_503_ap_start_reg,
      O => grp_padding2d_fix16_fu_503_ap_start_reg_reg
    );
\height_0_reg_275_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => height_reg_767(0),
      Q => height_0_reg_275(0),
      R => ap_CS_fsm_state5
    );
\height_0_reg_275_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => height_reg_767(1),
      Q => height_0_reg_275(1),
      R => ap_CS_fsm_state5
    );
\height_0_reg_275_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => height_reg_767(2),
      Q => height_0_reg_275(2),
      R => ap_CS_fsm_state5
    );
\height_0_reg_275_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => height_reg_767(3),
      Q => height_0_reg_275(3),
      R => ap_CS_fsm_state5
    );
\height_0_reg_275_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => height_reg_767(4),
      Q => height_0_reg_275(4),
      R => ap_CS_fsm_state5
    );
\height_reg_767[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => height_0_reg_275(0),
      O => height_fu_514_p2(0)
    );
\height_reg_767[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => height_0_reg_275(0),
      I1 => height_0_reg_275(1),
      O => height_fu_514_p2(1)
    );
\height_reg_767[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => height_0_reg_275(0),
      I1 => height_0_reg_275(1),
      I2 => height_0_reg_275(2),
      O => height_fu_514_p2(2)
    );
\height_reg_767[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => height_0_reg_275(1),
      I1 => height_0_reg_275(0),
      I2 => height_0_reg_275(2),
      I3 => height_0_reg_275(3),
      O => height_fu_514_p2(3)
    );
\height_reg_767[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => height_0_reg_275(2),
      I1 => height_0_reg_275(0),
      I2 => height_0_reg_275(1),
      I3 => height_0_reg_275(3),
      I4 => height_0_reg_275(4),
      O => height_fu_514_p2(4)
    );
\height_reg_767_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => height_fu_514_p2(0),
      Q => height_reg_767(0),
      R => '0'
    );
\height_reg_767_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => height_fu_514_p2(1),
      Q => height_reg_767(1),
      R => '0'
    );
\height_reg_767_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => height_fu_514_p2(2),
      Q => height_reg_767(2),
      R => '0'
    );
\height_reg_767_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => height_fu_514_p2(3),
      Q => height_reg_767(3),
      R => '0'
    );
\height_reg_767_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => height_fu_514_p2(4),
      Q => height_reg_767(4),
      R => '0'
    );
\i_count_0_reg_209_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => i_count_reg_752(0),
      Q => i_count_0_reg_209(0),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_209_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => i_count_reg_752(10),
      Q => i_count_0_reg_209(10),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_209_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => i_count_reg_752(11),
      Q => i_count_0_reg_209(11),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_209_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => i_count_reg_752(12),
      Q => i_count_0_reg_209(12),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_209_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => i_count_reg_752(13),
      Q => i_count_0_reg_209(13),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_209_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => i_count_reg_752(1),
      Q => i_count_0_reg_209(1),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_209_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => i_count_reg_752(2),
      Q => i_count_0_reg_209(2),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_209_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => i_count_reg_752(3),
      Q => i_count_0_reg_209(3),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_209_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => i_count_reg_752(4),
      Q => i_count_0_reg_209(4),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_209_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => i_count_reg_752(5),
      Q => i_count_0_reg_209(5),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_209_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => i_count_reg_752(6),
      Q => i_count_0_reg_209(6),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_209_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => i_count_reg_752(7),
      Q => i_count_0_reg_209(7),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_209_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => i_count_reg_752(8),
      Q => i_count_0_reg_209(8),
      R => ap_CS_fsm_state2
    );
\i_count_0_reg_209_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => i_count_reg_752(9),
      Q => i_count_0_reg_209(9),
      R => ap_CS_fsm_state2
    );
\i_count_1_reg_264[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_count_0_reg_209(0),
      I1 => add_ln36_reg_772(0),
      I2 => ap_CS_fsm_state5,
      O => p_0_in(0)
    );
\i_count_1_reg_264[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_count_0_reg_209(10),
      I1 => add_ln36_reg_772(10),
      I2 => ap_CS_fsm_state5,
      O => p_0_in(10)
    );
\i_count_1_reg_264[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_count_0_reg_209(11),
      I1 => add_ln36_reg_772(11),
      I2 => ap_CS_fsm_state5,
      O => p_0_in(11)
    );
\i_count_1_reg_264[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_count_0_reg_209(12),
      I1 => add_ln36_reg_772(12),
      I2 => ap_CS_fsm_state5,
      O => p_0_in(12)
    );
\i_count_1_reg_264[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_count_0_reg_209(13),
      I1 => add_ln36_reg_772(13),
      I2 => ap_CS_fsm_state5,
      O => p_0_in(13)
    );
\i_count_1_reg_264[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_count_0_reg_209(1),
      I1 => add_ln36_reg_772(1),
      I2 => ap_CS_fsm_state5,
      O => p_0_in(1)
    );
\i_count_1_reg_264[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_count_0_reg_209(2),
      I1 => add_ln36_reg_772(2),
      I2 => ap_CS_fsm_state5,
      O => p_0_in(2)
    );
\i_count_1_reg_264[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_count_0_reg_209(3),
      I1 => add_ln36_reg_772(3),
      I2 => ap_CS_fsm_state5,
      O => p_0_in(3)
    );
\i_count_1_reg_264[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_count_0_reg_209(4),
      I1 => add_ln36_reg_772(4),
      I2 => ap_CS_fsm_state5,
      O => p_0_in(4)
    );
\i_count_1_reg_264[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_count_0_reg_209(5),
      I1 => add_ln36_reg_772(5),
      I2 => ap_CS_fsm_state5,
      O => p_0_in(5)
    );
\i_count_1_reg_264[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_count_0_reg_209(6),
      I1 => add_ln36_reg_772(6),
      I2 => ap_CS_fsm_state5,
      O => p_0_in(6)
    );
\i_count_1_reg_264[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_count_0_reg_209(7),
      I1 => add_ln36_reg_772(7),
      I2 => ap_CS_fsm_state5,
      O => p_0_in(7)
    );
\i_count_1_reg_264[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_count_0_reg_209(8),
      I1 => add_ln36_reg_772(8),
      I2 => ap_CS_fsm_state5,
      O => p_0_in(8)
    );
\i_count_1_reg_264[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_count_0_reg_209(9),
      I1 => add_ln36_reg_772(9),
      I2 => ap_CS_fsm_state5,
      O => p_0_in(9)
    );
\i_count_1_reg_264_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => p_0_in(0),
      Q => i_count_1_reg_264(0),
      R => '0'
    );
\i_count_1_reg_264_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => p_0_in(10),
      Q => i_count_1_reg_264(10),
      R => '0'
    );
\i_count_1_reg_264_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => p_0_in(11),
      Q => i_count_1_reg_264(11),
      R => '0'
    );
\i_count_1_reg_264_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => p_0_in(12),
      Q => i_count_1_reg_264(12),
      R => '0'
    );
\i_count_1_reg_264_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => p_0_in(13),
      Q => i_count_1_reg_264(13),
      R => '0'
    );
\i_count_1_reg_264_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => p_0_in(1),
      Q => i_count_1_reg_264(1),
      R => '0'
    );
\i_count_1_reg_264_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => p_0_in(2),
      Q => i_count_1_reg_264(2),
      R => '0'
    );
\i_count_1_reg_264_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => p_0_in(3),
      Q => i_count_1_reg_264(3),
      R => '0'
    );
\i_count_1_reg_264_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => p_0_in(4),
      Q => i_count_1_reg_264(4),
      R => '0'
    );
\i_count_1_reg_264_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => p_0_in(5),
      Q => i_count_1_reg_264(5),
      R => '0'
    );
\i_count_1_reg_264_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => p_0_in(6),
      Q => i_count_1_reg_264(6),
      R => '0'
    );
\i_count_1_reg_264_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => p_0_in(7),
      Q => i_count_1_reg_264(7),
      R => '0'
    );
\i_count_1_reg_264_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => p_0_in(8),
      Q => i_count_1_reg_264(8),
      R => '0'
    );
\i_count_1_reg_264_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => p_0_in(9),
      Q => i_count_1_reg_264(9),
      R => '0'
    );
\i_count_2_reg_297[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCC5CCC"
    )
        port map (
      I0 => \^input_r_address0\(0),
      I1 => i_count_1_reg_264(0),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter0,
      I4 => ap_condition_pp1_exit_iter0_state7,
      O => \i_count_2_reg_297[0]_i_1_n_5\
    );
\i_count_2_reg_297[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => add_ln36_1_fu_540_p2(10),
      I1 => i_count_1_reg_264(10),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter0,
      I4 => ap_condition_pp1_exit_iter0_state7,
      O => \i_count_2_reg_297[10]_i_1_n_5\
    );
\i_count_2_reg_297[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => add_ln36_1_fu_540_p2(11),
      I1 => i_count_1_reg_264(11),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter0,
      I4 => ap_condition_pp1_exit_iter0_state7,
      O => \i_count_2_reg_297[11]_i_1_n_5\
    );
\i_count_2_reg_297[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => add_ln36_1_fu_540_p2(12),
      I1 => i_count_1_reg_264(12),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter0,
      I4 => ap_condition_pp1_exit_iter0_state7,
      O => \i_count_2_reg_297[12]_i_1_n_5\
    );
\i_count_2_reg_297[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => ap_condition_pp1_exit_iter0_state7,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => \add_ln36_reg_772[13]_i_1_n_5\,
      O => \i_count_2_reg_297[13]_i_1_n_5\
    );
\i_count_2_reg_297[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => add_ln36_1_fu_540_p2(13),
      I1 => i_count_1_reg_264(13),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter0,
      I4 => ap_condition_pp1_exit_iter0_state7,
      O => \i_count_2_reg_297[13]_i_2_n_5\
    );
\i_count_2_reg_297[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => add_ln36_1_fu_540_p2(1),
      I1 => i_count_1_reg_264(1),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter0,
      I4 => ap_condition_pp1_exit_iter0_state7,
      O => \i_count_2_reg_297[1]_i_1_n_5\
    );
\i_count_2_reg_297[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => add_ln36_1_fu_540_p2(2),
      I1 => i_count_1_reg_264(2),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter0,
      I4 => ap_condition_pp1_exit_iter0_state7,
      O => \i_count_2_reg_297[2]_i_1_n_5\
    );
\i_count_2_reg_297[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => add_ln36_1_fu_540_p2(3),
      I1 => i_count_1_reg_264(3),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter0,
      I4 => ap_condition_pp1_exit_iter0_state7,
      O => \i_count_2_reg_297[3]_i_1_n_5\
    );
\i_count_2_reg_297[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => add_ln36_1_fu_540_p2(4),
      I1 => i_count_1_reg_264(4),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter0,
      I4 => ap_condition_pp1_exit_iter0_state7,
      O => \i_count_2_reg_297[4]_i_1_n_5\
    );
\i_count_2_reg_297[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => add_ln36_1_fu_540_p2(5),
      I1 => i_count_1_reg_264(5),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter0,
      I4 => ap_condition_pp1_exit_iter0_state7,
      O => \i_count_2_reg_297[5]_i_1_n_5\
    );
\i_count_2_reg_297[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => add_ln36_1_fu_540_p2(6),
      I1 => i_count_1_reg_264(6),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter0,
      I4 => ap_condition_pp1_exit_iter0_state7,
      O => \i_count_2_reg_297[6]_i_1_n_5\
    );
\i_count_2_reg_297[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => add_ln36_1_fu_540_p2(7),
      I1 => i_count_1_reg_264(7),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter0,
      I4 => ap_condition_pp1_exit_iter0_state7,
      O => \i_count_2_reg_297[7]_i_1_n_5\
    );
\i_count_2_reg_297[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => add_ln36_1_fu_540_p2(8),
      I1 => i_count_1_reg_264(8),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter0,
      I4 => ap_condition_pp1_exit_iter0_state7,
      O => \i_count_2_reg_297[8]_i_1_n_5\
    );
\i_count_2_reg_297[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => add_ln36_1_fu_540_p2(9),
      I1 => i_count_1_reg_264(9),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter0,
      I4 => ap_condition_pp1_exit_iter0_state7,
      O => \i_count_2_reg_297[9]_i_1_n_5\
    );
\i_count_2_reg_297_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_count_2_reg_297[13]_i_1_n_5\,
      D => \i_count_2_reg_297[0]_i_1_n_5\,
      Q => \^input_r_address0\(0),
      R => '0'
    );
\i_count_2_reg_297_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_count_2_reg_297[13]_i_1_n_5\,
      D => \i_count_2_reg_297[10]_i_1_n_5\,
      Q => \^input_r_address0\(10),
      R => '0'
    );
\i_count_2_reg_297_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_count_2_reg_297[13]_i_1_n_5\,
      D => \i_count_2_reg_297[11]_i_1_n_5\,
      Q => \^input_r_address0\(11),
      R => '0'
    );
\i_count_2_reg_297_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_count_2_reg_297[13]_i_1_n_5\,
      D => \i_count_2_reg_297[12]_i_1_n_5\,
      Q => grp_padding2d_fix16_fu_503_input_r_address0(12),
      R => '0'
    );
\i_count_2_reg_297_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_count_2_reg_297_reg[8]_i_2_n_5\,
      CO(3) => \i_count_2_reg_297_reg[12]_i_2_n_5\,
      CO(2) => \i_count_2_reg_297_reg[12]_i_2_n_6\,
      CO(1) => \i_count_2_reg_297_reg[12]_i_2_n_7\,
      CO(0) => \i_count_2_reg_297_reg[12]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln36_1_fu_540_p2(12 downto 9),
      S(3) => grp_padding2d_fix16_fu_503_input_r_address0(12),
      S(2 downto 0) => \^input_r_address0\(11 downto 9)
    );
\i_count_2_reg_297_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_count_2_reg_297[13]_i_1_n_5\,
      D => \i_count_2_reg_297[13]_i_2_n_5\,
      Q => grp_padding2d_fix16_fu_503_input_r_address0(13),
      R => '0'
    );
\i_count_2_reg_297_reg[13]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_count_2_reg_297_reg[12]_i_2_n_5\,
      CO(3 downto 0) => \NLW_i_count_2_reg_297_reg[13]_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_i_count_2_reg_297_reg[13]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln36_1_fu_540_p2(13),
      S(3 downto 1) => B"000",
      S(0) => grp_padding2d_fix16_fu_503_input_r_address0(13)
    );
\i_count_2_reg_297_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_count_2_reg_297[13]_i_1_n_5\,
      D => \i_count_2_reg_297[1]_i_1_n_5\,
      Q => \^input_r_address0\(1),
      R => '0'
    );
\i_count_2_reg_297_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_count_2_reg_297[13]_i_1_n_5\,
      D => \i_count_2_reg_297[2]_i_1_n_5\,
      Q => \^input_r_address0\(2),
      R => '0'
    );
\i_count_2_reg_297_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_count_2_reg_297[13]_i_1_n_5\,
      D => \i_count_2_reg_297[3]_i_1_n_5\,
      Q => \^input_r_address0\(3),
      R => '0'
    );
\i_count_2_reg_297_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_count_2_reg_297[13]_i_1_n_5\,
      D => \i_count_2_reg_297[4]_i_1_n_5\,
      Q => \^input_r_address0\(4),
      R => '0'
    );
\i_count_2_reg_297_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_count_2_reg_297_reg[4]_i_2_n_5\,
      CO(2) => \i_count_2_reg_297_reg[4]_i_2_n_6\,
      CO(1) => \i_count_2_reg_297_reg[4]_i_2_n_7\,
      CO(0) => \i_count_2_reg_297_reg[4]_i_2_n_8\,
      CYINIT => \^input_r_address0\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln36_1_fu_540_p2(4 downto 1),
      S(3 downto 0) => \^input_r_address0\(4 downto 1)
    );
\i_count_2_reg_297_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_count_2_reg_297[13]_i_1_n_5\,
      D => \i_count_2_reg_297[5]_i_1_n_5\,
      Q => \^input_r_address0\(5),
      R => '0'
    );
\i_count_2_reg_297_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_count_2_reg_297[13]_i_1_n_5\,
      D => \i_count_2_reg_297[6]_i_1_n_5\,
      Q => \^input_r_address0\(6),
      R => '0'
    );
\i_count_2_reg_297_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_count_2_reg_297[13]_i_1_n_5\,
      D => \i_count_2_reg_297[7]_i_1_n_5\,
      Q => \^input_r_address0\(7),
      R => '0'
    );
\i_count_2_reg_297_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_count_2_reg_297[13]_i_1_n_5\,
      D => \i_count_2_reg_297[8]_i_1_n_5\,
      Q => \^input_r_address0\(8),
      R => '0'
    );
\i_count_2_reg_297_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_count_2_reg_297_reg[4]_i_2_n_5\,
      CO(3) => \i_count_2_reg_297_reg[8]_i_2_n_5\,
      CO(2) => \i_count_2_reg_297_reg[8]_i_2_n_6\,
      CO(1) => \i_count_2_reg_297_reg[8]_i_2_n_7\,
      CO(0) => \i_count_2_reg_297_reg[8]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln36_1_fu_540_p2(8 downto 5),
      S(3 downto 0) => \^input_r_address0\(8 downto 5)
    );
\i_count_2_reg_297_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_count_2_reg_297[13]_i_1_n_5\,
      D => \i_count_2_reg_297[9]_i_1_n_5\,
      Q => \^input_r_address0\(9),
      R => '0'
    );
\i_count_reg_752[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln13_reg_678(10),
      I1 => i_count_0_reg_209(10),
      O => \i_count_reg_752[11]_i_2_n_5\
    );
\i_count_reg_752[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln13_reg_678(9),
      I1 => i_count_0_reg_209(9),
      O => \i_count_reg_752[11]_i_3_n_5\
    );
\i_count_reg_752[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln13_reg_678(8),
      I1 => i_count_0_reg_209(8),
      O => \i_count_reg_752[11]_i_4_n_5\
    );
\i_count_reg_752[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln13_reg_678(3),
      I1 => i_count_0_reg_209(3),
      O => \i_count_reg_752[3]_i_2_n_5\
    );
\i_count_reg_752[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln13_reg_678(2),
      I1 => i_count_0_reg_209(2),
      O => \i_count_reg_752[3]_i_3_n_5\
    );
\i_count_reg_752[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln13_reg_678(1),
      I1 => i_count_0_reg_209(1),
      O => \i_count_reg_752[3]_i_4_n_5\
    );
\i_count_reg_752[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln13_reg_678(0),
      I1 => i_count_0_reg_209(0),
      O => \i_count_reg_752[3]_i_5_n_5\
    );
\i_count_reg_752[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln13_reg_678(7),
      I1 => i_count_0_reg_209(7),
      O => \i_count_reg_752[7]_i_2_n_5\
    );
\i_count_reg_752[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln13_reg_678(6),
      I1 => i_count_0_reg_209(6),
      O => \i_count_reg_752[7]_i_3_n_5\
    );
\i_count_reg_752[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln13_reg_678(5),
      I1 => i_count_0_reg_209(5),
      O => \i_count_reg_752[7]_i_4_n_5\
    );
\i_count_reg_752[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln13_reg_678(4),
      I1 => i_count_0_reg_209(4),
      O => \i_count_reg_752[7]_i_5_n_5\
    );
\i_count_reg_752_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_count_fu_494_p2(0),
      Q => i_count_reg_752(0),
      R => '0'
    );
\i_count_reg_752_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_count_fu_494_p2(10),
      Q => i_count_reg_752(10),
      R => '0'
    );
\i_count_reg_752_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_count_fu_494_p2(11),
      Q => i_count_reg_752(11),
      R => '0'
    );
\i_count_reg_752_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_count_reg_752_reg[7]_i_1_n_5\,
      CO(3) => \i_count_reg_752_reg[11]_i_1_n_5\,
      CO(2) => \i_count_reg_752_reg[11]_i_1_n_6\,
      CO(1) => \i_count_reg_752_reg[11]_i_1_n_7\,
      CO(0) => \i_count_reg_752_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => mul_ln13_reg_678(10 downto 8),
      O(3 downto 0) => i_count_fu_494_p2(11 downto 8),
      S(3) => i_count_0_reg_209(11),
      S(2) => \i_count_reg_752[11]_i_2_n_5\,
      S(1) => \i_count_reg_752[11]_i_3_n_5\,
      S(0) => \i_count_reg_752[11]_i_4_n_5\
    );
\i_count_reg_752_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_count_fu_494_p2(12),
      Q => i_count_reg_752(12),
      R => '0'
    );
\i_count_reg_752_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_count_fu_494_p2(13),
      Q => i_count_reg_752(13),
      R => '0'
    );
\i_count_reg_752_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_count_reg_752_reg[11]_i_1_n_5\,
      CO(3 downto 1) => \NLW_i_count_reg_752_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \i_count_reg_752_reg[13]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_i_count_reg_752_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => i_count_fu_494_p2(13 downto 12),
      S(3 downto 2) => B"00",
      S(1 downto 0) => i_count_0_reg_209(13 downto 12)
    );
\i_count_reg_752_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_count_fu_494_p2(1),
      Q => i_count_reg_752(1),
      R => '0'
    );
\i_count_reg_752_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_count_fu_494_p2(2),
      Q => i_count_reg_752(2),
      R => '0'
    );
\i_count_reg_752_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_count_fu_494_p2(3),
      Q => i_count_reg_752(3),
      R => '0'
    );
\i_count_reg_752_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_count_reg_752_reg[3]_i_1_n_5\,
      CO(2) => \i_count_reg_752_reg[3]_i_1_n_6\,
      CO(1) => \i_count_reg_752_reg[3]_i_1_n_7\,
      CO(0) => \i_count_reg_752_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln13_reg_678(3 downto 0),
      O(3 downto 0) => i_count_fu_494_p2(3 downto 0),
      S(3) => \i_count_reg_752[3]_i_2_n_5\,
      S(2) => \i_count_reg_752[3]_i_3_n_5\,
      S(1) => \i_count_reg_752[3]_i_4_n_5\,
      S(0) => \i_count_reg_752[3]_i_5_n_5\
    );
\i_count_reg_752_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_count_fu_494_p2(4),
      Q => i_count_reg_752(4),
      R => '0'
    );
\i_count_reg_752_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_count_fu_494_p2(5),
      Q => i_count_reg_752(5),
      R => '0'
    );
\i_count_reg_752_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_count_fu_494_p2(6),
      Q => i_count_reg_752(6),
      R => '0'
    );
\i_count_reg_752_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_count_fu_494_p2(7),
      Q => i_count_reg_752(7),
      R => '0'
    );
\i_count_reg_752_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_count_reg_752_reg[3]_i_1_n_5\,
      CO(3) => \i_count_reg_752_reg[7]_i_1_n_5\,
      CO(2) => \i_count_reg_752_reg[7]_i_1_n_6\,
      CO(1) => \i_count_reg_752_reg[7]_i_1_n_7\,
      CO(0) => \i_count_reg_752_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln13_reg_678(7 downto 4),
      O(3 downto 0) => i_count_fu_494_p2(7 downto 4),
      S(3) => \i_count_reg_752[7]_i_2_n_5\,
      S(2) => \i_count_reg_752[7]_i_3_n_5\,
      S(1) => \i_count_reg_752[7]_i_4_n_5\,
      S(0) => \i_count_reg_752[7]_i_5_n_5\
    );
\i_count_reg_752_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_count_fu_494_p2(8),
      Q => i_count_reg_752(8),
      R => '0'
    );
\i_count_reg_752_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_count_fu_494_p2(9),
      Q => i_count_reg_752(9),
      R => '0'
    );
\icmp_ln31_reg_782[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_condition_pp1_exit_iter0_state7,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => icmp_ln31_reg_782,
      O => \icmp_ln31_reg_782[0]_i_1_n_5\
    );
\icmp_ln31_reg_782_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln31_reg_782[0]_i_1_n_5\,
      Q => icmp_ln31_reg_782,
      R => '0'
    );
\indvars_iv10_reg_187[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5C"
    )
        port map (
      I0 => trunc_ln27_reg_662(0),
      I1 => add_ln13_6_fu_604_p2(0),
      I2 => ap_CS_fsm_state2,
      O => \indvars_iv10_reg_187[0]_i_1_n_5\
    );
\indvars_iv10_reg_187[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_708(9),
      I1 => indvars_iv10_reg_187(9),
      O => \indvars_iv10_reg_187[11]_i_2_n_5\
    );
\indvars_iv10_reg_187[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_708(8),
      I1 => indvars_iv10_reg_187(8),
      O => \indvars_iv10_reg_187[11]_i_3_n_5\
    );
\indvars_iv10_reg_187[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"99F0"
    )
        port map (
      I0 => trunc_ln27_reg_662(0),
      I1 => trunc_ln27_reg_662(1),
      I2 => add_ln13_6_fu_604_p2(1),
      I3 => ap_CS_fsm_state2,
      O => \indvars_iv10_reg_187[1]_i_1_n_5\
    );
\indvars_iv10_reg_187[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11F0"
    )
        port map (
      I0 => trunc_ln27_reg_662(0),
      I1 => trunc_ln27_reg_662(1),
      I2 => add_ln13_6_fu_604_p2(2),
      I3 => ap_CS_fsm_state2,
      O => \indvars_iv10_reg_187[2]_i_1_n_5\
    );
\indvars_iv10_reg_187[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E1EFF00"
    )
        port map (
      I0 => trunc_ln27_reg_662(1),
      I1 => trunc_ln27_reg_662(0),
      I2 => trunc_ln27_reg_662(3),
      I3 => add_ln13_6_fu_604_p2(3),
      I4 => ap_CS_fsm_state2,
      O => \indvars_iv10_reg_187[3]_i_1_n_5\
    );
\indvars_iv10_reg_187[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE01FE0FFFF0000"
    )
        port map (
      I0 => trunc_ln27_reg_662(0),
      I1 => trunc_ln27_reg_662(1),
      I2 => trunc_ln27_reg_662(3),
      I3 => trunc_ln27_reg_662(4),
      I4 => add_ln13_6_fu_604_p2(4),
      I5 => ap_CS_fsm_state2,
      O => \indvars_iv10_reg_187[4]_i_1_n_5\
    );
\indvars_iv10_reg_187[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_708(0),
      I1 => indvars_iv10_reg_187(0),
      O => \indvars_iv10_reg_187[7]_i_10_n_5\
    );
\indvars_iv10_reg_187[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_708(7),
      I1 => indvars_iv10_reg_187(7),
      O => \indvars_iv10_reg_187[7]_i_3_n_5\
    );
\indvars_iv10_reg_187[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_708(6),
      I1 => indvars_iv10_reg_187(6),
      O => \indvars_iv10_reg_187[7]_i_4_n_5\
    );
\indvars_iv10_reg_187[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_708(5),
      I1 => indvars_iv10_reg_187(5),
      O => \indvars_iv10_reg_187[7]_i_5_n_5\
    );
\indvars_iv10_reg_187[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_708(4),
      I1 => indvars_iv10_reg_187(4),
      O => \indvars_iv10_reg_187[7]_i_6_n_5\
    );
\indvars_iv10_reg_187[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_708(3),
      I1 => indvars_iv10_reg_187(3),
      O => \indvars_iv10_reg_187[7]_i_7_n_5\
    );
\indvars_iv10_reg_187[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_708(2),
      I1 => indvars_iv10_reg_187(2),
      O => \indvars_iv10_reg_187[7]_i_8_n_5\
    );
\indvars_iv10_reg_187[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_708(1),
      I1 => indvars_iv10_reg_187(1),
      O => \indvars_iv10_reg_187[7]_i_9_n_5\
    );
\indvars_iv10_reg_187_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \indvars_iv10_reg_187[0]_i_1_n_5\,
      Q => indvars_iv10_reg_187(0),
      R => '0'
    );
\indvars_iv10_reg_187_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln13_6_fu_604_p2(10),
      Q => indvars_iv10_reg_187(10),
      R => ap_CS_fsm_state2
    );
\indvars_iv10_reg_187_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln13_6_fu_604_p2(11),
      Q => indvars_iv10_reg_187(11),
      R => ap_CS_fsm_state2
    );
\indvars_iv10_reg_187_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvars_iv10_reg_187_reg[7]_i_1_n_5\,
      CO(3) => \indvars_iv10_reg_187_reg[11]_i_1_n_5\,
      CO(2) => \indvars_iv10_reg_187_reg[11]_i_1_n_6\,
      CO(1) => \indvars_iv10_reg_187_reg[11]_i_1_n_7\,
      CO(0) => \indvars_iv10_reg_187_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => zext_ln13_6_reg_708(9 downto 8),
      O(3 downto 0) => add_ln13_6_fu_604_p2(11 downto 8),
      S(3 downto 2) => indvars_iv10_reg_187(11 downto 10),
      S(1) => \indvars_iv10_reg_187[11]_i_2_n_5\,
      S(0) => \indvars_iv10_reg_187[11]_i_3_n_5\
    );
\indvars_iv10_reg_187_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln13_6_fu_604_p2(12),
      Q => indvars_iv10_reg_187(12),
      R => ap_CS_fsm_state2
    );
\indvars_iv10_reg_187_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln13_6_fu_604_p2(13),
      Q => indvars_iv10_reg_187(13),
      R => ap_CS_fsm_state2
    );
\indvars_iv10_reg_187_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvars_iv10_reg_187_reg[11]_i_1_n_5\,
      CO(3 downto 1) => \NLW_indvars_iv10_reg_187_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \indvars_iv10_reg_187_reg[13]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_indvars_iv10_reg_187_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln13_6_fu_604_p2(13 downto 12),
      S(3 downto 2) => B"00",
      S(1 downto 0) => indvars_iv10_reg_187(13 downto 12)
    );
\indvars_iv10_reg_187_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \indvars_iv10_reg_187[1]_i_1_n_5\,
      Q => indvars_iv10_reg_187(1),
      R => '0'
    );
\indvars_iv10_reg_187_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \indvars_iv10_reg_187[2]_i_1_n_5\,
      Q => indvars_iv10_reg_187(2),
      R => '0'
    );
\indvars_iv10_reg_187_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \indvars_iv10_reg_187[3]_i_1_n_5\,
      Q => indvars_iv10_reg_187(3),
      R => '0'
    );
\indvars_iv10_reg_187_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \indvars_iv10_reg_187[4]_i_1_n_5\,
      Q => indvars_iv10_reg_187(4),
      R => '0'
    );
\indvars_iv10_reg_187_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln13_6_fu_604_p2(5),
      Q => indvars_iv10_reg_187(5),
      R => ap_CS_fsm_state2
    );
\indvars_iv10_reg_187_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln13_6_fu_604_p2(6),
      Q => indvars_iv10_reg_187(6),
      R => ap_CS_fsm_state2
    );
\indvars_iv10_reg_187_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln13_6_fu_604_p2(7),
      Q => indvars_iv10_reg_187(7),
      R => ap_CS_fsm_state2
    );
\indvars_iv10_reg_187_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvars_iv10_reg_187_reg[7]_i_2_n_5\,
      CO(3) => \indvars_iv10_reg_187_reg[7]_i_1_n_5\,
      CO(2) => \indvars_iv10_reg_187_reg[7]_i_1_n_6\,
      CO(1) => \indvars_iv10_reg_187_reg[7]_i_1_n_7\,
      CO(0) => \indvars_iv10_reg_187_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln13_6_reg_708(7 downto 4),
      O(3 downto 0) => add_ln13_6_fu_604_p2(7 downto 4),
      S(3) => \indvars_iv10_reg_187[7]_i_3_n_5\,
      S(2) => \indvars_iv10_reg_187[7]_i_4_n_5\,
      S(1) => \indvars_iv10_reg_187[7]_i_5_n_5\,
      S(0) => \indvars_iv10_reg_187[7]_i_6_n_5\
    );
\indvars_iv10_reg_187_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvars_iv10_reg_187_reg[7]_i_2_n_5\,
      CO(2) => \indvars_iv10_reg_187_reg[7]_i_2_n_6\,
      CO(1) => \indvars_iv10_reg_187_reg[7]_i_2_n_7\,
      CO(0) => \indvars_iv10_reg_187_reg[7]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln13_6_reg_708(3 downto 0),
      O(3 downto 0) => add_ln13_6_fu_604_p2(3 downto 0),
      S(3) => \indvars_iv10_reg_187[7]_i_7_n_5\,
      S(2) => \indvars_iv10_reg_187[7]_i_8_n_5\,
      S(1) => \indvars_iv10_reg_187[7]_i_9_n_5\,
      S(0) => \indvars_iv10_reg_187[7]_i_10_n_5\
    );
\indvars_iv10_reg_187_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln13_6_fu_604_p2(8),
      Q => indvars_iv10_reg_187(8),
      R => ap_CS_fsm_state2
    );
\indvars_iv10_reg_187_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln13_6_fu_604_p2(9),
      Q => indvars_iv10_reg_187(9),
      R => ap_CS_fsm_state2
    );
\indvars_iv2_reg_157[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4774"
    )
        port map (
      I0 => trunc_ln27_reg_662(0),
      I1 => ap_CS_fsm_state2,
      I2 => add_ln13_9_reg_724(0),
      I3 => indvars_iv2_reg_157_reg(0),
      O => \p_0_in__0\(0)
    );
\indvars_iv2_reg_157[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7444477747777444"
    )
        port map (
      I0 => empty_36_fu_399_p2(1),
      I1 => ap_CS_fsm_state2,
      I2 => add_ln13_9_reg_724(0),
      I3 => indvars_iv2_reg_157_reg(0),
      I4 => indvars_iv2_reg_157_reg(1),
      I5 => add_ln13_9_reg_724(1),
      O => \p_0_in__0\(1)
    );
\indvars_iv2_reg_157[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F10101F101F1F10"
    )
        port map (
      I0 => trunc_ln27_reg_662(1),
      I1 => trunc_ln27_reg_662(0),
      I2 => ap_CS_fsm_state2,
      I3 => \indvars_iv2_reg_157[2]_i_2_n_5\,
      I4 => indvars_iv2_reg_157_reg(2),
      I5 => add_ln13_9_reg_724(2),
      O => \p_0_in__0\(2)
    );
\indvars_iv2_reg_157[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => indvars_iv2_reg_157_reg(1),
      I1 => add_ln13_9_reg_724(1),
      I2 => add_ln13_9_reg_724(0),
      I3 => indvars_iv2_reg_157_reg(0),
      O => \indvars_iv2_reg_157[2]_i_2_n_5\
    );
\indvars_iv2_reg_157[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60606F606F6F60"
    )
        port map (
      I0 => \phi_ln13_reg_177[3]_i_3_n_5\,
      I1 => trunc_ln27_reg_662(3),
      I2 => ap_CS_fsm_state2,
      I3 => \indvars_iv2_reg_157[3]_i_2_n_5\,
      I4 => indvars_iv2_reg_157_reg(3),
      I5 => add_ln13_9_reg_724(3),
      O => \p_0_in__0\(3)
    );
\indvars_iv2_reg_157[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => indvars_iv2_reg_157_reg(2),
      I1 => add_ln13_9_reg_724(2),
      I2 => indvars_iv2_reg_157_reg(0),
      I3 => add_ln13_9_reg_724(0),
      I4 => add_ln13_9_reg_724(1),
      I5 => indvars_iv2_reg_157_reg(1),
      O => \indvars_iv2_reg_157[3]_i_2_n_5\
    );
\indvars_iv2_reg_157[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0FFFF1FE00000"
    )
        port map (
      I0 => trunc_ln27_reg_662(0),
      I1 => trunc_ln27_reg_662(1),
      I2 => trunc_ln27_reg_662(3),
      I3 => trunc_ln27_reg_662(4),
      I4 => ap_CS_fsm_state2,
      I5 => add_ln13_12_fu_619_p2(4),
      O => \p_0_in__0\(4)
    );
\indvars_iv2_reg_157[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \indvars_iv2_reg_157[3]_i_2_n_5\,
      I1 => add_ln13_9_reg_724(3),
      I2 => indvars_iv2_reg_157_reg(3),
      I3 => indvars_iv2_reg_157_reg(4),
      I4 => add_ln13_9_reg_724(4),
      O => add_ln13_12_fu_619_p2(4)
    );
\indvars_iv2_reg_157_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_0_in__0\(0),
      Q => indvars_iv2_reg_157_reg(0),
      R => '0'
    );
\indvars_iv2_reg_157_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_0_in__0\(1),
      Q => indvars_iv2_reg_157_reg(1),
      R => '0'
    );
\indvars_iv2_reg_157_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_0_in__0\(2),
      Q => indvars_iv2_reg_157_reg(2),
      R => '0'
    );
\indvars_iv2_reg_157_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_0_in__0\(3),
      Q => indvars_iv2_reg_157_reg(3),
      R => '0'
    );
\indvars_iv2_reg_157_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_0_in__0\(4),
      Q => indvars_iv2_reg_157_reg(4),
      R => '0'
    );
\indvars_iv_reg_167[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => trunc_ln13_1_reg_657(0),
      I1 => ap_CS_fsm_state2,
      I2 => add_ln13_9_reg_724(0),
      I3 => indvars_iv_reg_167_reg(0),
      O => \p_0_in__1\(0)
    );
\indvars_iv_reg_167[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60606F606F6F60"
    )
        port map (
      I0 => trunc_ln27_reg_662(0),
      I1 => trunc_ln13_1_reg_657(1),
      I2 => ap_CS_fsm_state2,
      I3 => \indvars_iv_reg_167[1]_i_2_n_5\,
      I4 => indvars_iv_reg_167_reg(1),
      I5 => add_ln13_9_reg_724(1),
      O => \p_0_in__1\(1)
    );
\indvars_iv_reg_167[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => indvars_iv_reg_167_reg(0),
      I1 => add_ln13_9_reg_724(0),
      O => \indvars_iv_reg_167[1]_i_2_n_5\
    );
\indvars_iv_reg_167[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88B8BB8"
    )
        port map (
      I0 => \add_ln13_9_reg_724[2]_i_1_n_5\,
      I1 => ap_CS_fsm_state2,
      I2 => \indvars_iv_reg_167[2]_i_2_n_5\,
      I3 => indvars_iv_reg_167_reg(2),
      I4 => add_ln13_9_reg_724(2),
      O => \p_0_in__1\(2)
    );
\indvars_iv_reg_167[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => indvars_iv_reg_167_reg(1),
      I1 => add_ln13_9_reg_724(1),
      I2 => add_ln13_9_reg_724(0),
      I3 => indvars_iv_reg_167_reg(0),
      O => \indvars_iv_reg_167[2]_i_2_n_5\
    );
\indvars_iv_reg_167[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88B8BB8"
    )
        port map (
      I0 => \add_ln13_9_reg_724[3]_i_1_n_5\,
      I1 => ap_CS_fsm_state2,
      I2 => \indvars_iv_reg_167[3]_i_2_n_5\,
      I3 => indvars_iv_reg_167_reg(3),
      I4 => add_ln13_9_reg_724(3),
      O => \p_0_in__1\(3)
    );
\indvars_iv_reg_167[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => indvars_iv_reg_167_reg(2),
      I1 => add_ln13_9_reg_724(2),
      I2 => indvars_iv_reg_167_reg(0),
      I3 => add_ln13_9_reg_724(0),
      I4 => add_ln13_9_reg_724(1),
      I5 => indvars_iv_reg_167_reg(1),
      O => \indvars_iv_reg_167[3]_i_2_n_5\
    );
\indvars_iv_reg_167[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \add_ln13_9_reg_724[4]_i_1_n_5\,
      I1 => ap_CS_fsm_state2,
      I2 => add_ln13_11_fu_614_p2(4),
      O => \p_0_in__1\(4)
    );
\indvars_iv_reg_167[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \indvars_iv_reg_167[3]_i_2_n_5\,
      I1 => add_ln13_9_reg_724(3),
      I2 => indvars_iv_reg_167_reg(3),
      I3 => indvars_iv_reg_167_reg(4),
      I4 => add_ln13_9_reg_724(4),
      O => add_ln13_11_fu_614_p2(4)
    );
\indvars_iv_reg_167_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_0_in__1\(0),
      Q => indvars_iv_reg_167_reg(0),
      R => '0'
    );
\indvars_iv_reg_167_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_0_in__1\(1),
      Q => indvars_iv_reg_167_reg(1),
      R => '0'
    );
\indvars_iv_reg_167_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_0_in__1\(2),
      Q => indvars_iv_reg_167_reg(2),
      R => '0'
    );
\indvars_iv_reg_167_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_0_in__1\(3),
      Q => indvars_iv_reg_167_reg(3),
      R => '0'
    );
\indvars_iv_reg_167_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_0_in__1\(4),
      Q => indvars_iv_reg_167_reg(4),
      R => '0'
    );
\mul_ln13_1_reg_647[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_padding2d_fix16_fu_503_ap_start_reg,
      O => ap_NS_fsm12_out
    );
\mul_ln13_1_reg_647[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      I2 => Q(7),
      I3 => \mul_ln13_1_reg_647_reg[11]_i_3_n_8\,
      O => \mul_ln13_1_reg_647[11]_i_4_n_5\
    );
\mul_ln13_1_reg_647[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      I2 => Q(7),
      O => \mul_ln13_1_reg_647[11]_i_6_n_5\
    );
\mul_ln13_1_reg_647[11]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      I2 => Q(7),
      O => \mul_ln13_1_reg_647[11]_i_7_n_5\
    );
\mul_ln13_1_reg_647_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => trunc_ln13_1_fu_348_p1(10),
      Q => mul_ln13_1_reg_647(10),
      R => '0'
    );
\mul_ln13_1_reg_647_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => trunc_ln13_1_fu_348_p1(11),
      Q => mul_ln13_1_reg_647(11),
      R => '0'
    );
\mul_ln13_1_reg_647_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \empty_reg_652_reg[6]_i_1_n_5\,
      CO(3 downto 1) => \NLW_mul_ln13_1_reg_647_reg[11]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mul_ln13_1_reg_647_reg[11]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mul_ln13_1_reg_647_reg[11]_i_3_n_8\,
      O(3 downto 2) => \NLW_mul_ln13_1_reg_647_reg[11]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => trunc_ln13_1_fu_348_p1(11 downto 10),
      S(3 downto 1) => B"001",
      S(0) => \mul_ln13_1_reg_647[11]_i_4_n_5\
    );
\mul_ln13_1_reg_647_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln13_1_reg_647_reg[11]_i_5_n_5\,
      CO(3 downto 1) => \NLW_mul_ln13_1_reg_647_reg[11]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mul_ln13_1_reg_647_reg[11]_i_3_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_mul_ln13_1_reg_647_reg[11]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\mul_ln13_1_reg_647_reg[11]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln13_1_reg_657_reg[0]_i_1_n_5\,
      CO(3) => \mul_ln13_1_reg_647_reg[11]_i_5_n_5\,
      CO(2) => \mul_ln13_1_reg_647_reg[11]_i_5_n_6\,
      CO(1) => \mul_ln13_1_reg_647_reg[11]_i_5_n_7\,
      CO(0) => \mul_ln13_1_reg_647_reg[11]_i_5_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"1100",
      O(3) => \mul_ln13_1_reg_647_reg[11]_i_5_n_9\,
      O(2) => \mul_ln13_1_reg_647_reg[11]_i_5_n_10\,
      O(1) => \mul_ln13_1_reg_647_reg[11]_i_5_n_11\,
      O(0) => \mul_ln13_1_reg_647_reg[11]_i_5_n_12\,
      S(3) => \mul_ln13_1_reg_647[11]_i_6_n_5\,
      S(2) => '0',
      S(1) => \mul_ln13_1_reg_647[11]_i_7_n_5\,
      S(0) => '0'
    );
\mul_ln13_reg_678[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln13_reg_678_reg[6]_i_3_n_5\,
      I1 => \mul_ln13_reg_678_reg[10]_i_2_n_12\,
      O => \mul_ln13_reg_678[10]_i_3_n_5\
    );
\mul_ln13_reg_678[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \mul_ln13_reg_678_reg[6]_i_3_n_5\,
      I1 => \mul_ln13_reg_678_reg[10]_i_2_n_12\,
      I2 => \mul_ln13_reg_678_reg[10]_i_2_n_11\,
      O => \mul_ln13_reg_678[10]_i_4_n_5\
    );
\mul_ln13_reg_678[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \mul_ln13_reg_678_reg[10]_i_2_n_12\,
      I1 => \mul_ln13_reg_678_reg[6]_i_3_n_5\,
      I2 => \mul_ln13_reg_678_reg[6]_i_3_n_10\,
      I3 => \mul_ln13_reg_678_reg[3]_i_2_n_9\,
      O => \mul_ln13_reg_678[10]_i_5_n_5\
    );
\mul_ln13_reg_678[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => Q(5),
      I1 => trunc_ln27_reg_662(4),
      I2 => Q(3),
      I3 => Q(7),
      I4 => trunc_ln27_reg_662(3),
      O => \mul_ln13_reg_678[10]_i_6_n_5\
    );
\mul_ln13_reg_678[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => Q(5),
      I1 => trunc_ln27_reg_662(3),
      I2 => Q(7),
      I3 => Q(3),
      O => \mul_ln13_reg_678[10]_i_7_n_5\
    );
\mul_ln13_reg_678[10]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => trunc_ln27_reg_662(3),
      I1 => trunc_ln27_reg_662(4),
      I2 => Q(7),
      I3 => Q(3),
      I4 => Q(5),
      O => \mul_ln13_reg_678[10]_i_8_n_5\
    );
\mul_ln13_reg_678[10]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => Q(5),
      I1 => trunc_ln27_reg_662(4),
      O => \mul_ln13_reg_678[10]_i_9_n_5\
    );
\mul_ln13_reg_678[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AB5401FE"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      I2 => Q(7),
      I3 => trunc_ln27_reg_662(1),
      I4 => trunc_ln27_reg_662(3),
      O => \mul_ln13_reg_678[2]_i_2_n_5\
    );
\mul_ln13_reg_678[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(5),
      I1 => trunc_ln27_reg_662(1),
      O => \mul_ln13_reg_678[2]_i_3_n_5\
    );
\mul_ln13_reg_678[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F5F5C9393939C"
    )
        port map (
      I0 => trunc_ln27_reg_662(3),
      I1 => trunc_ln27_reg_662(1),
      I2 => Q(5),
      I3 => Q(3),
      I4 => Q(7),
      I5 => trunc_ln27_reg_662(0),
      O => \mul_ln13_reg_678[2]_i_4_n_5\
    );
\mul_ln13_reg_678[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9999666A"
    )
        port map (
      I0 => trunc_ln27_reg_662(0),
      I1 => trunc_ln27_reg_662(1),
      I2 => Q(3),
      I3 => Q(7),
      I4 => Q(5),
      O => \mul_ln13_reg_678[2]_i_5_n_5\
    );
\mul_ln13_reg_678[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FCAA00"
    )
        port map (
      I0 => trunc_ln27_reg_662(1),
      I1 => Q(7),
      I2 => Q(3),
      I3 => Q(5),
      I4 => trunc_ln27_reg_662(0),
      O => \mul_ln13_reg_678[2]_i_6_n_5\
    );
\mul_ln13_reg_678[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln27_reg_662(0),
      I1 => Q(5),
      O => \mul_ln13_reg_678[2]_i_7_n_5\
    );
\mul_ln13_reg_678[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln13_reg_678_reg[2]_i_1_n_9\,
      I1 => \mul_ln13_reg_678_reg[3]_i_2_n_12\,
      O => mul_ln13_fu_369_p2(3)
    );
\mul_ln13_reg_678[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2221"
    )
        port map (
      I0 => trunc_ln27_reg_662(3),
      I1 => Q(5),
      I2 => Q(3),
      I3 => Q(7),
      O => \mul_ln13_reg_678[3]_i_3_n_5\
    );
\mul_ln13_reg_678[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => \mul_ln13_reg_678[3]_i_4_n_5\
    );
\mul_ln13_reg_678[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln27_reg_662(1),
      I1 => Q(5),
      O => \mul_ln13_reg_678[3]_i_5_n_5\
    );
\mul_ln13_reg_678[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2221"
    )
        port map (
      I0 => trunc_ln27_reg_662(3),
      I1 => Q(5),
      I2 => Q(3),
      I3 => Q(7),
      O => \mul_ln13_reg_678[3]_i_6_n_5\
    );
\mul_ln13_reg_678[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => trunc_ln27_reg_662(1),
      I1 => Q(7),
      I2 => Q(3),
      I3 => Q(5),
      O => \mul_ln13_reg_678[3]_i_7_n_5\
    );
\mul_ln13_reg_678[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAA6"
    )
        port map (
      I0 => trunc_ln27_reg_662(1),
      I1 => trunc_ln27_reg_662(0),
      I2 => Q(7),
      I3 => Q(3),
      I4 => Q(5),
      O => \mul_ln13_reg_678[3]_i_8_n_5\
    );
\mul_ln13_reg_678[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln27_reg_662(0),
      I1 => Q(5),
      O => \mul_ln13_reg_678[3]_i_9_n_5\
    );
\mul_ln13_reg_678[6]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55570000"
    )
        port map (
      I0 => trunc_ln27_reg_662(3),
      I1 => Q(5),
      I2 => Q(3),
      I3 => Q(7),
      I4 => trunc_ln27_reg_662(4),
      O => \mul_ln13_reg_678[6]_i_10_n_5\
    );
\mul_ln13_reg_678[6]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C8C8C8A"
    )
        port map (
      I0 => trunc_ln27_reg_662(3),
      I1 => trunc_ln27_reg_662(4),
      I2 => Q(5),
      I3 => Q(3),
      I4 => Q(7),
      O => \mul_ln13_reg_678[6]_i_11_n_5\
    );
\mul_ln13_reg_678[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2929292FD9D9D9DF"
    )
        port map (
      I0 => trunc_ln27_reg_662(1),
      I1 => trunc_ln27_reg_662(3),
      I2 => Q(5),
      I3 => Q(3),
      I4 => Q(7),
      I5 => trunc_ln27_reg_662(4),
      O => \mul_ln13_reg_678[6]_i_12_n_5\
    );
\mul_ln13_reg_678[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln13_reg_678_reg[6]_i_3_n_10\,
      I1 => \mul_ln13_reg_678_reg[3]_i_2_n_9\,
      O => \mul_ln13_reg_678[6]_i_2_n_5\
    );
\mul_ln13_reg_678[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln13_reg_678_reg[6]_i_3_n_10\,
      I1 => \mul_ln13_reg_678_reg[3]_i_2_n_9\,
      O => \mul_ln13_reg_678[6]_i_4_n_5\
    );
\mul_ln13_reg_678[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln13_reg_678_reg[6]_i_3_n_11\,
      I1 => \mul_ln13_reg_678_reg[3]_i_2_n_10\,
      O => \mul_ln13_reg_678[6]_i_5_n_5\
    );
\mul_ln13_reg_678[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln13_reg_678_reg[6]_i_3_n_12\,
      I1 => \mul_ln13_reg_678_reg[3]_i_2_n_11\,
      O => \mul_ln13_reg_678[6]_i_6_n_5\
    );
\mul_ln13_reg_678[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln13_reg_678_reg[2]_i_1_n_9\,
      I1 => \mul_ln13_reg_678_reg[3]_i_2_n_12\,
      O => \mul_ln13_reg_678[6]_i_7_n_5\
    );
\mul_ln13_reg_678[6]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEECAAA8"
    )
        port map (
      I0 => trunc_ln27_reg_662(3),
      I1 => Q(5),
      I2 => Q(3),
      I3 => Q(7),
      I4 => trunc_ln27_reg_662(4),
      O => \mul_ln13_reg_678[6]_i_8_n_5\
    );
\mul_ln13_reg_678[6]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEECAAA8"
    )
        port map (
      I0 => trunc_ln27_reg_662(1),
      I1 => Q(5),
      I2 => Q(3),
      I3 => Q(7),
      I4 => trunc_ln27_reg_662(3),
      O => \mul_ln13_reg_678[6]_i_9_n_5\
    );
\mul_ln13_reg_678_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_fu_369_p2(0),
      Q => mul_ln13_reg_678(0),
      R => '0'
    );
\mul_ln13_reg_678_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_fu_369_p2(10),
      Q => mul_ln13_reg_678(10),
      R => '0'
    );
\mul_ln13_reg_678_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln13_reg_678_reg[6]_i_1_n_5\,
      CO(3) => mul_ln13_fu_369_p2(10),
      CO(2) => \NLW_mul_ln13_reg_678_reg[10]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \mul_ln13_reg_678_reg[10]_i_1_n_7\,
      CO(0) => \mul_ln13_reg_678_reg[10]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \mul_ln13_reg_678_reg[10]_i_2_n_11\,
      DI(0) => \mul_ln13_reg_678[10]_i_3_n_5\,
      O(3) => \NLW_mul_ln13_reg_678_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => mul_ln13_fu_369_p2(9 downto 7),
      S(3) => '1',
      S(2) => \mul_ln13_reg_678_reg[10]_i_2_n_6\,
      S(1) => \mul_ln13_reg_678[10]_i_4_n_5\,
      S(0) => \mul_ln13_reg_678[10]_i_5_n_5\
    );
\mul_ln13_reg_678_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln13_reg_678_reg[3]_i_2_n_5\,
      CO(3) => \NLW_mul_ln13_reg_678_reg[10]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \mul_ln13_reg_678_reg[10]_i_2_n_6\,
      CO(1) => \NLW_mul_ln13_reg_678_reg[10]_i_2_CO_UNCONNECTED\(1),
      CO(0) => \mul_ln13_reg_678_reg[10]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \mul_ln13_reg_678[10]_i_6_n_5\,
      DI(0) => \mul_ln13_reg_678[10]_i_7_n_5\,
      O(3 downto 2) => \NLW_mul_ln13_reg_678_reg[10]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \mul_ln13_reg_678_reg[10]_i_2_n_11\,
      O(0) => \mul_ln13_reg_678_reg[10]_i_2_n_12\,
      S(3 downto 2) => B"01",
      S(1) => \mul_ln13_reg_678[10]_i_8_n_5\,
      S(0) => \mul_ln13_reg_678[10]_i_9_n_5\
    );
\mul_ln13_reg_678_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_fu_369_p2(1),
      Q => mul_ln13_reg_678(1),
      R => '0'
    );
\mul_ln13_reg_678_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_fu_369_p2(2),
      Q => mul_ln13_reg_678(2),
      R => '0'
    );
\mul_ln13_reg_678_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln13_reg_678_reg[2]_i_1_n_5\,
      CO(2) => \mul_ln13_reg_678_reg[2]_i_1_n_6\,
      CO(1) => \mul_ln13_reg_678_reg[2]_i_1_n_7\,
      CO(0) => \mul_ln13_reg_678_reg[2]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \mul_ln13_reg_678[2]_i_2_n_5\,
      DI(2) => Q(5),
      DI(1) => \mul_ln13_reg_678[2]_i_3_n_5\,
      DI(0) => '0',
      O(3) => \mul_ln13_reg_678_reg[2]_i_1_n_9\,
      O(2 downto 0) => mul_ln13_fu_369_p2(2 downto 0),
      S(3) => \mul_ln13_reg_678[2]_i_4_n_5\,
      S(2) => \mul_ln13_reg_678[2]_i_5_n_5\,
      S(1) => \mul_ln13_reg_678[2]_i_6_n_5\,
      S(0) => \mul_ln13_reg_678[2]_i_7_n_5\
    );
\mul_ln13_reg_678_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_fu_369_p2(3),
      Q => mul_ln13_reg_678(3),
      R => '0'
    );
\mul_ln13_reg_678_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln13_reg_678_reg[3]_i_2_n_5\,
      CO(2) => \mul_ln13_reg_678_reg[3]_i_2_n_6\,
      CO(1) => \mul_ln13_reg_678_reg[3]_i_2_n_7\,
      CO(0) => \mul_ln13_reg_678_reg[3]_i_2_n_8\,
      CYINIT => '0',
      DI(3) => \mul_ln13_reg_678[3]_i_3_n_5\,
      DI(2) => \mul_ln13_reg_678[3]_i_4_n_5\,
      DI(1) => \mul_ln13_reg_678[3]_i_5_n_5\,
      DI(0) => '0',
      O(3) => \mul_ln13_reg_678_reg[3]_i_2_n_9\,
      O(2) => \mul_ln13_reg_678_reg[3]_i_2_n_10\,
      O(1) => \mul_ln13_reg_678_reg[3]_i_2_n_11\,
      O(0) => \mul_ln13_reg_678_reg[3]_i_2_n_12\,
      S(3) => \mul_ln13_reg_678[3]_i_6_n_5\,
      S(2) => \mul_ln13_reg_678[3]_i_7_n_5\,
      S(1) => \mul_ln13_reg_678[3]_i_8_n_5\,
      S(0) => \mul_ln13_reg_678[3]_i_9_n_5\
    );
\mul_ln13_reg_678_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_fu_369_p2(4),
      Q => mul_ln13_reg_678(4),
      R => '0'
    );
\mul_ln13_reg_678_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_fu_369_p2(5),
      Q => mul_ln13_reg_678(5),
      R => '0'
    );
\mul_ln13_reg_678_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_fu_369_p2(6),
      Q => mul_ln13_reg_678(6),
      R => '0'
    );
\mul_ln13_reg_678_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln13_reg_678_reg[6]_i_1_n_5\,
      CO(2) => \mul_ln13_reg_678_reg[6]_i_1_n_6\,
      CO(1) => \mul_ln13_reg_678_reg[6]_i_1_n_7\,
      CO(0) => \mul_ln13_reg_678_reg[6]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \mul_ln13_reg_678[6]_i_2_n_5\,
      DI(2) => \mul_ln13_reg_678_reg[6]_i_3_n_11\,
      DI(1) => \mul_ln13_reg_678_reg[6]_i_3_n_12\,
      DI(0) => \mul_ln13_reg_678_reg[2]_i_1_n_9\,
      O(3 downto 1) => mul_ln13_fu_369_p2(6 downto 4),
      O(0) => \NLW_mul_ln13_reg_678_reg[6]_i_1_O_UNCONNECTED\(0),
      S(3) => \mul_ln13_reg_678[6]_i_4_n_5\,
      S(2) => \mul_ln13_reg_678[6]_i_5_n_5\,
      S(1) => \mul_ln13_reg_678[6]_i_6_n_5\,
      S(0) => \mul_ln13_reg_678[6]_i_7_n_5\
    );
\mul_ln13_reg_678_reg[6]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln13_reg_678_reg[2]_i_1_n_5\,
      CO(3) => \mul_ln13_reg_678_reg[6]_i_3_n_5\,
      CO(2) => \NLW_mul_ln13_reg_678_reg[6]_i_3_CO_UNCONNECTED\(2),
      CO(1) => \mul_ln13_reg_678_reg[6]_i_3_n_7\,
      CO(0) => \mul_ln13_reg_678_reg[6]_i_3_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => trunc_ln27_reg_662(4),
      DI(1) => \mul_ln13_reg_678[6]_i_8_n_5\,
      DI(0) => \mul_ln13_reg_678[6]_i_9_n_5\,
      O(3) => \NLW_mul_ln13_reg_678_reg[6]_i_3_O_UNCONNECTED\(3),
      O(2) => \mul_ln13_reg_678_reg[6]_i_3_n_10\,
      O(1) => \mul_ln13_reg_678_reg[6]_i_3_n_11\,
      O(0) => \mul_ln13_reg_678_reg[6]_i_3_n_12\,
      S(3) => '1',
      S(2) => \mul_ln13_reg_678[6]_i_10_n_5\,
      S(1) => \mul_ln13_reg_678[6]_i_11_n_5\,
      S(0) => \mul_ln13_reg_678[6]_i_12_n_5\
    );
\mul_ln13_reg_678_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_fu_369_p2(7),
      Q => mul_ln13_reg_678(7),
      R => '0'
    );
\mul_ln13_reg_678_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_fu_369_p2(8),
      Q => mul_ln13_reg_678(8),
      R => '0'
    );
\mul_ln13_reg_678_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_fu_369_p2(9),
      Q => mul_ln13_reg_678(9),
      R => '0'
    );
\o_count_0_reg_197_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln24_1_reg_777(0),
      Q => o_count_0_reg_197(0),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_197_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln24_1_reg_777(10),
      Q => o_count_0_reg_197(10),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_197_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln24_1_reg_777(11),
      Q => o_count_0_reg_197(11),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_197_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln24_1_reg_777(12),
      Q => o_count_0_reg_197(12),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_197_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln24_1_reg_777(13),
      Q => o_count_0_reg_197(13),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_197_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln24_1_reg_777(1),
      Q => o_count_0_reg_197(1),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_197_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln24_1_reg_777(2),
      Q => o_count_0_reg_197(2),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_197_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln24_1_reg_777(3),
      Q => o_count_0_reg_197(3),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_197_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln24_1_reg_777(4),
      Q => o_count_0_reg_197(4),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_197_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln24_1_reg_777(5),
      Q => o_count_0_reg_197(5),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_197_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln24_1_reg_777(6),
      Q => o_count_0_reg_197(6),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_197_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln24_1_reg_777(7),
      Q => o_count_0_reg_197(7),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_197_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln24_1_reg_777(8),
      Q => o_count_0_reg_197(8),
      R => ap_CS_fsm_state2
    );
\o_count_0_reg_197_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln24_1_reg_777(9),
      Q => o_count_0_reg_197(9),
      R => ap_CS_fsm_state2
    );
\o_count_1_reg_232[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6FFF00"
    )
        port map (
      I0 => depth_0_reg_221(3),
      I1 => trunc_ln13_2_reg_730(3),
      I2 => \o_count_1_reg_232[0]_i_3_n_5\,
      I3 => ap_NS_fsm15_out,
      I4 => ap_CS_fsm_state3,
      O => \o_count_1_reg_232[0]_i_1_n_5\
    );
\o_count_1_reg_232[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0009000000000009"
    )
        port map (
      I0 => depth_0_reg_221(4),
      I1 => trunc_ln13_2_reg_730(4),
      I2 => depth_0_reg_221(1),
      I3 => depth_0_reg_221(2),
      I4 => trunc_ln13_2_reg_730(0),
      I5 => depth_0_reg_221(0),
      O => \o_count_1_reg_232[0]_i_3_n_5\
    );
\o_count_1_reg_232[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_1_reg_232_reg(0),
      I1 => ap_NS_fsm15_out,
      I2 => o_count_0_reg_197(0),
      O => \o_count_1_reg_232[0]_i_4_n_5\
    );
\o_count_1_reg_232[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_1_reg_232_reg(3),
      I1 => ap_NS_fsm15_out,
      I2 => o_count_0_reg_197(3),
      O => \o_count_1_reg_232[0]_i_5_n_5\
    );
\o_count_1_reg_232[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_1_reg_232_reg(2),
      I1 => ap_NS_fsm15_out,
      I2 => o_count_0_reg_197(2),
      O => \o_count_1_reg_232[0]_i_6_n_5\
    );
\o_count_1_reg_232[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_1_reg_232_reg(1),
      I1 => ap_NS_fsm15_out,
      I2 => o_count_0_reg_197(1),
      O => \o_count_1_reg_232[0]_i_7_n_5\
    );
\o_count_1_reg_232[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => o_count_0_reg_197(0),
      I1 => o_count_1_reg_232_reg(0),
      I2 => ap_NS_fsm15_out,
      O => \o_count_1_reg_232[0]_i_8_n_5\
    );
\o_count_1_reg_232[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_1_reg_232_reg(13),
      I1 => ap_NS_fsm15_out,
      I2 => o_count_0_reg_197(13),
      O => \o_count_1_reg_232[12]_i_2_n_5\
    );
\o_count_1_reg_232[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_1_reg_232_reg(12),
      I1 => ap_NS_fsm15_out,
      I2 => o_count_0_reg_197(12),
      O => \o_count_1_reg_232[12]_i_3_n_5\
    );
\o_count_1_reg_232[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_1_reg_232_reg(7),
      I1 => ap_NS_fsm15_out,
      I2 => o_count_0_reg_197(7),
      O => \o_count_1_reg_232[4]_i_2_n_5\
    );
\o_count_1_reg_232[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_1_reg_232_reg(6),
      I1 => ap_NS_fsm15_out,
      I2 => o_count_0_reg_197(6),
      O => \o_count_1_reg_232[4]_i_3_n_5\
    );
\o_count_1_reg_232[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_1_reg_232_reg(5),
      I1 => ap_NS_fsm15_out,
      I2 => o_count_0_reg_197(5),
      O => \o_count_1_reg_232[4]_i_4_n_5\
    );
\o_count_1_reg_232[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_1_reg_232_reg(4),
      I1 => ap_NS_fsm15_out,
      I2 => o_count_0_reg_197(4),
      O => \o_count_1_reg_232[4]_i_5_n_5\
    );
\o_count_1_reg_232[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_1_reg_232_reg(11),
      I1 => ap_NS_fsm15_out,
      I2 => o_count_0_reg_197(11),
      O => \o_count_1_reg_232[8]_i_2_n_5\
    );
\o_count_1_reg_232[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_1_reg_232_reg(10),
      I1 => ap_NS_fsm15_out,
      I2 => o_count_0_reg_197(10),
      O => \o_count_1_reg_232[8]_i_3_n_5\
    );
\o_count_1_reg_232[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_1_reg_232_reg(9),
      I1 => ap_NS_fsm15_out,
      I2 => o_count_0_reg_197(9),
      O => \o_count_1_reg_232[8]_i_4_n_5\
    );
\o_count_1_reg_232[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_1_reg_232_reg(8),
      I1 => ap_NS_fsm15_out,
      I2 => o_count_0_reg_197(8),
      O => \o_count_1_reg_232[8]_i_5_n_5\
    );
\o_count_1_reg_232_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_232[0]_i_1_n_5\,
      D => \o_count_1_reg_232_reg[0]_i_2_n_12\,
      Q => o_count_1_reg_232_reg(0),
      R => '0'
    );
\o_count_1_reg_232_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_count_1_reg_232_reg[0]_i_2_n_5\,
      CO(2) => \o_count_1_reg_232_reg[0]_i_2_n_6\,
      CO(1) => \o_count_1_reg_232_reg[0]_i_2_n_7\,
      CO(0) => \o_count_1_reg_232_reg[0]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \o_count_1_reg_232[0]_i_4_n_5\,
      O(3) => \o_count_1_reg_232_reg[0]_i_2_n_9\,
      O(2) => \o_count_1_reg_232_reg[0]_i_2_n_10\,
      O(1) => \o_count_1_reg_232_reg[0]_i_2_n_11\,
      O(0) => \o_count_1_reg_232_reg[0]_i_2_n_12\,
      S(3) => \o_count_1_reg_232[0]_i_5_n_5\,
      S(2) => \o_count_1_reg_232[0]_i_6_n_5\,
      S(1) => \o_count_1_reg_232[0]_i_7_n_5\,
      S(0) => \o_count_1_reg_232[0]_i_8_n_5\
    );
\o_count_1_reg_232_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_232[0]_i_1_n_5\,
      D => \o_count_1_reg_232_reg[8]_i_1_n_10\,
      Q => o_count_1_reg_232_reg(10),
      R => '0'
    );
\o_count_1_reg_232_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_232[0]_i_1_n_5\,
      D => \o_count_1_reg_232_reg[8]_i_1_n_9\,
      Q => o_count_1_reg_232_reg(11),
      R => '0'
    );
\o_count_1_reg_232_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_232[0]_i_1_n_5\,
      D => \o_count_1_reg_232_reg[12]_i_1_n_12\,
      Q => o_count_1_reg_232_reg(12),
      R => '0'
    );
\o_count_1_reg_232_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_1_reg_232_reg[8]_i_1_n_5\,
      CO(3 downto 1) => \NLW_o_count_1_reg_232_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \o_count_1_reg_232_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_o_count_1_reg_232_reg[12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \o_count_1_reg_232_reg[12]_i_1_n_11\,
      O(0) => \o_count_1_reg_232_reg[12]_i_1_n_12\,
      S(3 downto 2) => B"00",
      S(1) => \o_count_1_reg_232[12]_i_2_n_5\,
      S(0) => \o_count_1_reg_232[12]_i_3_n_5\
    );
\o_count_1_reg_232_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_232[0]_i_1_n_5\,
      D => \o_count_1_reg_232_reg[12]_i_1_n_11\,
      Q => o_count_1_reg_232_reg(13),
      R => '0'
    );
\o_count_1_reg_232_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_232[0]_i_1_n_5\,
      D => \o_count_1_reg_232_reg[0]_i_2_n_11\,
      Q => o_count_1_reg_232_reg(1),
      R => '0'
    );
\o_count_1_reg_232_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_232[0]_i_1_n_5\,
      D => \o_count_1_reg_232_reg[0]_i_2_n_10\,
      Q => o_count_1_reg_232_reg(2),
      R => '0'
    );
\o_count_1_reg_232_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_232[0]_i_1_n_5\,
      D => \o_count_1_reg_232_reg[0]_i_2_n_9\,
      Q => o_count_1_reg_232_reg(3),
      R => '0'
    );
\o_count_1_reg_232_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_232[0]_i_1_n_5\,
      D => \o_count_1_reg_232_reg[4]_i_1_n_12\,
      Q => o_count_1_reg_232_reg(4),
      R => '0'
    );
\o_count_1_reg_232_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_1_reg_232_reg[0]_i_2_n_5\,
      CO(3) => \o_count_1_reg_232_reg[4]_i_1_n_5\,
      CO(2) => \o_count_1_reg_232_reg[4]_i_1_n_6\,
      CO(1) => \o_count_1_reg_232_reg[4]_i_1_n_7\,
      CO(0) => \o_count_1_reg_232_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \o_count_1_reg_232_reg[4]_i_1_n_9\,
      O(2) => \o_count_1_reg_232_reg[4]_i_1_n_10\,
      O(1) => \o_count_1_reg_232_reg[4]_i_1_n_11\,
      O(0) => \o_count_1_reg_232_reg[4]_i_1_n_12\,
      S(3) => \o_count_1_reg_232[4]_i_2_n_5\,
      S(2) => \o_count_1_reg_232[4]_i_3_n_5\,
      S(1) => \o_count_1_reg_232[4]_i_4_n_5\,
      S(0) => \o_count_1_reg_232[4]_i_5_n_5\
    );
\o_count_1_reg_232_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_232[0]_i_1_n_5\,
      D => \o_count_1_reg_232_reg[4]_i_1_n_11\,
      Q => o_count_1_reg_232_reg(5),
      R => '0'
    );
\o_count_1_reg_232_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_232[0]_i_1_n_5\,
      D => \o_count_1_reg_232_reg[4]_i_1_n_10\,
      Q => o_count_1_reg_232_reg(6),
      R => '0'
    );
\o_count_1_reg_232_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_232[0]_i_1_n_5\,
      D => \o_count_1_reg_232_reg[4]_i_1_n_9\,
      Q => o_count_1_reg_232_reg(7),
      R => '0'
    );
\o_count_1_reg_232_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_232[0]_i_1_n_5\,
      D => \o_count_1_reg_232_reg[8]_i_1_n_12\,
      Q => o_count_1_reg_232_reg(8),
      R => '0'
    );
\o_count_1_reg_232_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_1_reg_232_reg[4]_i_1_n_5\,
      CO(3) => \o_count_1_reg_232_reg[8]_i_1_n_5\,
      CO(2) => \o_count_1_reg_232_reg[8]_i_1_n_6\,
      CO(1) => \o_count_1_reg_232_reg[8]_i_1_n_7\,
      CO(0) => \o_count_1_reg_232_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \o_count_1_reg_232_reg[8]_i_1_n_9\,
      O(2) => \o_count_1_reg_232_reg[8]_i_1_n_10\,
      O(1) => \o_count_1_reg_232_reg[8]_i_1_n_11\,
      O(0) => \o_count_1_reg_232_reg[8]_i_1_n_12\,
      S(3) => \o_count_1_reg_232[8]_i_2_n_5\,
      S(2) => \o_count_1_reg_232[8]_i_3_n_5\,
      S(1) => \o_count_1_reg_232[8]_i_4_n_5\,
      S(0) => \o_count_1_reg_232[8]_i_5_n_5\
    );
\o_count_1_reg_232_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_1_reg_232[0]_i_1_n_5\,
      D => \o_count_1_reg_232_reg[8]_i_1_n_11\,
      Q => o_count_1_reg_232_reg(9),
      R => '0'
    );
\o_count_2_reg_253[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A(3),
      I1 => ap_CS_fsm_state5,
      O => \o_count_2_reg_253[0]_i_2_n_5\
    );
\o_count_2_reg_253[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A(2),
      I1 => ap_CS_fsm_state5,
      O => \o_count_2_reg_253[0]_i_3_n_5\
    );
\o_count_2_reg_253[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A(2),
      I1 => ap_CS_fsm_state5,
      O => \o_count_2_reg_253[0]_i_4_n_5\
    );
\o_count_2_reg_253[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A(0),
      I1 => ap_CS_fsm_state5,
      O => \o_count_2_reg_253[0]_i_5_n_5\
    );
\o_count_2_reg_253[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => A(3),
      I1 => o_count_2_reg_253_reg(3),
      I2 => ap_CS_fsm_state5,
      I3 => indvars_iv10_reg_187(3),
      O => \o_count_2_reg_253[0]_i_6_n_5\
    );
\o_count_2_reg_253[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => A(2),
      I1 => o_count_2_reg_253_reg(2),
      I2 => ap_CS_fsm_state5,
      I3 => indvars_iv10_reg_187(2),
      O => \o_count_2_reg_253[0]_i_7_n_5\
    );
\o_count_2_reg_253[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => A(2),
      I1 => o_count_2_reg_253_reg(1),
      I2 => ap_CS_fsm_state5,
      I3 => indvars_iv10_reg_187(1),
      O => \o_count_2_reg_253[0]_i_8_n_5\
    );
\o_count_2_reg_253[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => A(0),
      I1 => o_count_2_reg_253_reg(0),
      I2 => ap_CS_fsm_state5,
      I3 => indvars_iv10_reg_187(0),
      O => \o_count_2_reg_253[0]_i_9_n_5\
    );
\o_count_2_reg_253[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv10_reg_187(13),
      I1 => ap_CS_fsm_state5,
      I2 => o_count_2_reg_253_reg(13),
      O => \o_count_2_reg_253[12]_i_2_n_5\
    );
\o_count_2_reg_253[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv10_reg_187(12),
      I1 => ap_CS_fsm_state5,
      I2 => o_count_2_reg_253_reg(12),
      O => \o_count_2_reg_253[12]_i_3_n_5\
    );
\o_count_2_reg_253[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A(4),
      I1 => ap_CS_fsm_state5,
      O => \o_count_2_reg_253[4]_i_2_n_5\
    );
\o_count_2_reg_253[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv10_reg_187(7),
      I1 => ap_CS_fsm_state5,
      I2 => o_count_2_reg_253_reg(7),
      O => \o_count_2_reg_253[4]_i_3_n_5\
    );
\o_count_2_reg_253[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv10_reg_187(6),
      I1 => ap_CS_fsm_state5,
      I2 => o_count_2_reg_253_reg(6),
      O => \o_count_2_reg_253[4]_i_4_n_5\
    );
\o_count_2_reg_253[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv10_reg_187(5),
      I1 => ap_CS_fsm_state5,
      I2 => o_count_2_reg_253_reg(5),
      O => \o_count_2_reg_253[4]_i_5_n_5\
    );
\o_count_2_reg_253[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => A(4),
      I1 => o_count_2_reg_253_reg(4),
      I2 => ap_CS_fsm_state5,
      I3 => indvars_iv10_reg_187(4),
      O => \o_count_2_reg_253[4]_i_6_n_5\
    );
\o_count_2_reg_253[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv10_reg_187(11),
      I1 => ap_CS_fsm_state5,
      I2 => o_count_2_reg_253_reg(11),
      O => \o_count_2_reg_253[8]_i_2_n_5\
    );
\o_count_2_reg_253[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv10_reg_187(10),
      I1 => ap_CS_fsm_state5,
      I2 => o_count_2_reg_253_reg(10),
      O => \o_count_2_reg_253[8]_i_3_n_5\
    );
\o_count_2_reg_253[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv10_reg_187(9),
      I1 => ap_CS_fsm_state5,
      I2 => o_count_2_reg_253_reg(9),
      O => \o_count_2_reg_253[8]_i_4_n_5\
    );
\o_count_2_reg_253[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indvars_iv10_reg_187(8),
      I1 => ap_CS_fsm_state5,
      I2 => o_count_2_reg_253_reg(8),
      O => \o_count_2_reg_253[8]_i_5_n_5\
    );
\o_count_2_reg_253_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_2_reg_253_reg[0]_i_1_n_12\,
      Q => o_count_2_reg_253_reg(0),
      R => '0'
    );
\o_count_2_reg_253_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_count_2_reg_253_reg[0]_i_1_n_5\,
      CO(2) => \o_count_2_reg_253_reg[0]_i_1_n_6\,
      CO(1) => \o_count_2_reg_253_reg[0]_i_1_n_7\,
      CO(0) => \o_count_2_reg_253_reg[0]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \o_count_2_reg_253[0]_i_2_n_5\,
      DI(2) => \o_count_2_reg_253[0]_i_3_n_5\,
      DI(1) => \o_count_2_reg_253[0]_i_4_n_5\,
      DI(0) => \o_count_2_reg_253[0]_i_5_n_5\,
      O(3) => \o_count_2_reg_253_reg[0]_i_1_n_9\,
      O(2) => \o_count_2_reg_253_reg[0]_i_1_n_10\,
      O(1) => \o_count_2_reg_253_reg[0]_i_1_n_11\,
      O(0) => \o_count_2_reg_253_reg[0]_i_1_n_12\,
      S(3) => \o_count_2_reg_253[0]_i_6_n_5\,
      S(2) => \o_count_2_reg_253[0]_i_7_n_5\,
      S(1) => \o_count_2_reg_253[0]_i_8_n_5\,
      S(0) => \o_count_2_reg_253[0]_i_9_n_5\
    );
\o_count_2_reg_253_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_2_reg_253_reg[8]_i_1_n_10\,
      Q => o_count_2_reg_253_reg(10),
      R => '0'
    );
\o_count_2_reg_253_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_2_reg_253_reg[8]_i_1_n_9\,
      Q => o_count_2_reg_253_reg(11),
      R => '0'
    );
\o_count_2_reg_253_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_2_reg_253_reg[12]_i_1_n_12\,
      Q => o_count_2_reg_253_reg(12),
      R => '0'
    );
\o_count_2_reg_253_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_2_reg_253_reg[8]_i_1_n_5\,
      CO(3 downto 1) => \NLW_o_count_2_reg_253_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \o_count_2_reg_253_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_o_count_2_reg_253_reg[12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \o_count_2_reg_253_reg[12]_i_1_n_11\,
      O(0) => \o_count_2_reg_253_reg[12]_i_1_n_12\,
      S(3 downto 2) => B"00",
      S(1) => \o_count_2_reg_253[12]_i_2_n_5\,
      S(0) => \o_count_2_reg_253[12]_i_3_n_5\
    );
\o_count_2_reg_253_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_2_reg_253_reg[12]_i_1_n_11\,
      Q => o_count_2_reg_253_reg(13),
      R => '0'
    );
\o_count_2_reg_253_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_2_reg_253_reg[0]_i_1_n_11\,
      Q => o_count_2_reg_253_reg(1),
      R => '0'
    );
\o_count_2_reg_253_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_2_reg_253_reg[0]_i_1_n_10\,
      Q => o_count_2_reg_253_reg(2),
      R => '0'
    );
\o_count_2_reg_253_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_2_reg_253_reg[0]_i_1_n_9\,
      Q => o_count_2_reg_253_reg(3),
      R => '0'
    );
\o_count_2_reg_253_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_2_reg_253_reg[4]_i_1_n_12\,
      Q => o_count_2_reg_253_reg(4),
      R => '0'
    );
\o_count_2_reg_253_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_2_reg_253_reg[0]_i_1_n_5\,
      CO(3) => \o_count_2_reg_253_reg[4]_i_1_n_5\,
      CO(2) => \o_count_2_reg_253_reg[4]_i_1_n_6\,
      CO(1) => \o_count_2_reg_253_reg[4]_i_1_n_7\,
      CO(0) => \o_count_2_reg_253_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \o_count_2_reg_253[4]_i_2_n_5\,
      O(3) => \o_count_2_reg_253_reg[4]_i_1_n_9\,
      O(2) => \o_count_2_reg_253_reg[4]_i_1_n_10\,
      O(1) => \o_count_2_reg_253_reg[4]_i_1_n_11\,
      O(0) => \o_count_2_reg_253_reg[4]_i_1_n_12\,
      S(3) => \o_count_2_reg_253[4]_i_3_n_5\,
      S(2) => \o_count_2_reg_253[4]_i_4_n_5\,
      S(1) => \o_count_2_reg_253[4]_i_5_n_5\,
      S(0) => \o_count_2_reg_253[4]_i_6_n_5\
    );
\o_count_2_reg_253_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_2_reg_253_reg[4]_i_1_n_11\,
      Q => o_count_2_reg_253_reg(5),
      R => '0'
    );
\o_count_2_reg_253_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_2_reg_253_reg[4]_i_1_n_10\,
      Q => o_count_2_reg_253_reg(6),
      R => '0'
    );
\o_count_2_reg_253_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_2_reg_253_reg[4]_i_1_n_9\,
      Q => o_count_2_reg_253_reg(7),
      R => '0'
    );
\o_count_2_reg_253_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_2_reg_253_reg[8]_i_1_n_12\,
      Q => o_count_2_reg_253_reg(8),
      R => '0'
    );
\o_count_2_reg_253_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_2_reg_253_reg[4]_i_1_n_5\,
      CO(3) => \o_count_2_reg_253_reg[8]_i_1_n_5\,
      CO(2) => \o_count_2_reg_253_reg[8]_i_1_n_6\,
      CO(1) => \o_count_2_reg_253_reg[8]_i_1_n_7\,
      CO(0) => \o_count_2_reg_253_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \o_count_2_reg_253_reg[8]_i_1_n_9\,
      O(2) => \o_count_2_reg_253_reg[8]_i_1_n_10\,
      O(1) => \o_count_2_reg_253_reg[8]_i_1_n_11\,
      O(0) => \o_count_2_reg_253_reg[8]_i_1_n_12\,
      S(3) => \o_count_2_reg_253[8]_i_2_n_5\,
      S(2) => \o_count_2_reg_253[8]_i_3_n_5\,
      S(1) => \o_count_2_reg_253[8]_i_4_n_5\,
      S(0) => \o_count_2_reg_253[8]_i_5_n_5\
    );
\o_count_2_reg_253_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_2_reg_253_reg[8]_i_1_n_11\,
      Q => o_count_2_reg_253_reg(9),
      R => '0'
    );
\o_count_3_reg_286[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => o_count_6_reg_796_reg(0),
      I1 => o_count_2_reg_253_reg(0),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => icmp_ln31_reg_782,
      O => \o_count_3_reg_286[0]_i_1_n_5\
    );
\o_count_3_reg_286[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => o_count_6_reg_796_reg(10),
      I1 => o_count_2_reg_253_reg(10),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => icmp_ln31_reg_782,
      O => \o_count_3_reg_286[10]_i_1_n_5\
    );
\o_count_3_reg_286[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => o_count_6_reg_796_reg(11),
      I1 => o_count_2_reg_253_reg(11),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => icmp_ln31_reg_782,
      O => \o_count_3_reg_286[11]_i_1_n_5\
    );
\o_count_3_reg_286[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => o_count_6_reg_796_reg(12),
      I1 => o_count_2_reg_253_reg(12),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => icmp_ln31_reg_782,
      O => \o_count_3_reg_286[12]_i_1_n_5\
    );
\o_count_3_reg_286[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => icmp_ln31_reg_782,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => \add_ln36_reg_772[13]_i_1_n_5\,
      O => \o_count_3_reg_286[13]_i_1_n_5\
    );
\o_count_3_reg_286[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => o_count_6_reg_796_reg(13),
      I1 => o_count_2_reg_253_reg(13),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => icmp_ln31_reg_782,
      O => \o_count_3_reg_286[13]_i_2_n_5\
    );
\o_count_3_reg_286[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => o_count_6_reg_796_reg(1),
      I1 => o_count_2_reg_253_reg(1),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => icmp_ln31_reg_782,
      O => \o_count_3_reg_286[1]_i_1_n_5\
    );
\o_count_3_reg_286[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => o_count_6_reg_796_reg(2),
      I1 => o_count_2_reg_253_reg(2),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => icmp_ln31_reg_782,
      O => \o_count_3_reg_286[2]_i_1_n_5\
    );
\o_count_3_reg_286[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => o_count_6_reg_796_reg(3),
      I1 => o_count_2_reg_253_reg(3),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => icmp_ln31_reg_782,
      O => \o_count_3_reg_286[3]_i_1_n_5\
    );
\o_count_3_reg_286[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => o_count_6_reg_796_reg(4),
      I1 => o_count_2_reg_253_reg(4),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => icmp_ln31_reg_782,
      O => \o_count_3_reg_286[4]_i_1_n_5\
    );
\o_count_3_reg_286[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => o_count_6_reg_796_reg(5),
      I1 => o_count_2_reg_253_reg(5),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => icmp_ln31_reg_782,
      O => \o_count_3_reg_286[5]_i_1_n_5\
    );
\o_count_3_reg_286[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => o_count_6_reg_796_reg(6),
      I1 => o_count_2_reg_253_reg(6),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => icmp_ln31_reg_782,
      O => \o_count_3_reg_286[6]_i_1_n_5\
    );
\o_count_3_reg_286[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => o_count_6_reg_796_reg(7),
      I1 => o_count_2_reg_253_reg(7),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => icmp_ln31_reg_782,
      O => \o_count_3_reg_286[7]_i_1_n_5\
    );
\o_count_3_reg_286[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => o_count_6_reg_796_reg(8),
      I1 => o_count_2_reg_253_reg(8),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => icmp_ln31_reg_782,
      O => \o_count_3_reg_286[8]_i_1_n_5\
    );
\o_count_3_reg_286[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCACCC"
    )
        port map (
      I0 => o_count_6_reg_796_reg(9),
      I1 => o_count_2_reg_253_reg(9),
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => icmp_ln31_reg_782,
      O => \o_count_3_reg_286[9]_i_1_n_5\
    );
\o_count_3_reg_286_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_3_reg_286[13]_i_1_n_5\,
      D => \o_count_3_reg_286[0]_i_1_n_5\,
      Q => o_count_3_reg_286(0),
      R => '0'
    );
\o_count_3_reg_286_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_3_reg_286[13]_i_1_n_5\,
      D => \o_count_3_reg_286[10]_i_1_n_5\,
      Q => o_count_3_reg_286(10),
      R => '0'
    );
\o_count_3_reg_286_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_3_reg_286[13]_i_1_n_5\,
      D => \o_count_3_reg_286[11]_i_1_n_5\,
      Q => o_count_3_reg_286(11),
      R => '0'
    );
\o_count_3_reg_286_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_3_reg_286[13]_i_1_n_5\,
      D => \o_count_3_reg_286[12]_i_1_n_5\,
      Q => o_count_3_reg_286(12),
      R => '0'
    );
\o_count_3_reg_286_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_3_reg_286[13]_i_1_n_5\,
      D => \o_count_3_reg_286[13]_i_2_n_5\,
      Q => o_count_3_reg_286(13),
      R => '0'
    );
\o_count_3_reg_286_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_3_reg_286[13]_i_1_n_5\,
      D => \o_count_3_reg_286[1]_i_1_n_5\,
      Q => o_count_3_reg_286(1),
      R => '0'
    );
\o_count_3_reg_286_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_3_reg_286[13]_i_1_n_5\,
      D => \o_count_3_reg_286[2]_i_1_n_5\,
      Q => o_count_3_reg_286(2),
      R => '0'
    );
\o_count_3_reg_286_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_3_reg_286[13]_i_1_n_5\,
      D => \o_count_3_reg_286[3]_i_1_n_5\,
      Q => o_count_3_reg_286(3),
      R => '0'
    );
\o_count_3_reg_286_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_3_reg_286[13]_i_1_n_5\,
      D => \o_count_3_reg_286[4]_i_1_n_5\,
      Q => o_count_3_reg_286(4),
      R => '0'
    );
\o_count_3_reg_286_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_3_reg_286[13]_i_1_n_5\,
      D => \o_count_3_reg_286[5]_i_1_n_5\,
      Q => o_count_3_reg_286(5),
      R => '0'
    );
\o_count_3_reg_286_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_3_reg_286[13]_i_1_n_5\,
      D => \o_count_3_reg_286[6]_i_1_n_5\,
      Q => o_count_3_reg_286(6),
      R => '0'
    );
\o_count_3_reg_286_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_3_reg_286[13]_i_1_n_5\,
      D => \o_count_3_reg_286[7]_i_1_n_5\,
      Q => o_count_3_reg_286(7),
      R => '0'
    );
\o_count_3_reg_286_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_3_reg_286[13]_i_1_n_5\,
      D => \o_count_3_reg_286[8]_i_1_n_5\,
      Q => o_count_3_reg_286(8),
      R => '0'
    );
\o_count_3_reg_286_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_3_reg_286[13]_i_1_n_5\,
      D => \o_count_3_reg_286[9]_i_1_n_5\,
      Q => o_count_3_reg_286(9),
      R => '0'
    );
\o_count_5_reg_307[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_NS_fsm13_out,
      I1 => ap_NS_fsm11_out,
      O => \o_count_5_reg_307[0]_i_1_n_5\
    );
\o_count_5_reg_307[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_307_reg(0),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln27_1_reg_757(0),
      O => \o_count_5_reg_307[0]_i_3_n_5\
    );
\o_count_5_reg_307[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_307_reg(3),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln27_1_reg_757(3),
      O => \o_count_5_reg_307[0]_i_4_n_5\
    );
\o_count_5_reg_307[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_307_reg(2),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln27_1_reg_757(2),
      O => \o_count_5_reg_307[0]_i_5_n_5\
    );
\o_count_5_reg_307[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_307_reg(1),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln27_1_reg_757(1),
      O => \o_count_5_reg_307[0]_i_6_n_5\
    );
\o_count_5_reg_307[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => add_ln27_1_reg_757(0),
      I1 => o_count_5_reg_307_reg(0),
      I2 => ap_NS_fsm13_out,
      O => \o_count_5_reg_307[0]_i_7_n_5\
    );
\o_count_5_reg_307[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_307_reg(13),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln27_1_reg_757(13),
      O => \o_count_5_reg_307[12]_i_2_n_5\
    );
\o_count_5_reg_307[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_307_reg(12),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln27_1_reg_757(12),
      O => \o_count_5_reg_307[12]_i_3_n_5\
    );
\o_count_5_reg_307[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_307_reg(7),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln27_1_reg_757(7),
      O => \o_count_5_reg_307[4]_i_2_n_5\
    );
\o_count_5_reg_307[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_307_reg(6),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln27_1_reg_757(6),
      O => \o_count_5_reg_307[4]_i_3_n_5\
    );
\o_count_5_reg_307[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_307_reg(5),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln27_1_reg_757(5),
      O => \o_count_5_reg_307[4]_i_4_n_5\
    );
\o_count_5_reg_307[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_307_reg(4),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln27_1_reg_757(4),
      O => \o_count_5_reg_307[4]_i_5_n_5\
    );
\o_count_5_reg_307[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_307_reg(11),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln27_1_reg_757(11),
      O => \o_count_5_reg_307[8]_i_2_n_5\
    );
\o_count_5_reg_307[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_307_reg(10),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln27_1_reg_757(10),
      O => \o_count_5_reg_307[8]_i_3_n_5\
    );
\o_count_5_reg_307[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_307_reg(9),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln27_1_reg_757(9),
      O => \o_count_5_reg_307[8]_i_4_n_5\
    );
\o_count_5_reg_307[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_307_reg(8),
      I1 => ap_NS_fsm13_out,
      I2 => add_ln27_1_reg_757(8),
      O => \o_count_5_reg_307[8]_i_5_n_5\
    );
\o_count_5_reg_307_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_5_reg_307[0]_i_1_n_5\,
      D => \o_count_5_reg_307_reg[0]_i_2_n_12\,
      Q => o_count_5_reg_307_reg(0),
      R => '0'
    );
\o_count_5_reg_307_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_count_5_reg_307_reg[0]_i_2_n_5\,
      CO(2) => \o_count_5_reg_307_reg[0]_i_2_n_6\,
      CO(1) => \o_count_5_reg_307_reg[0]_i_2_n_7\,
      CO(0) => \o_count_5_reg_307_reg[0]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \o_count_5_reg_307[0]_i_3_n_5\,
      O(3) => \o_count_5_reg_307_reg[0]_i_2_n_9\,
      O(2) => \o_count_5_reg_307_reg[0]_i_2_n_10\,
      O(1) => \o_count_5_reg_307_reg[0]_i_2_n_11\,
      O(0) => \o_count_5_reg_307_reg[0]_i_2_n_12\,
      S(3) => \o_count_5_reg_307[0]_i_4_n_5\,
      S(2) => \o_count_5_reg_307[0]_i_5_n_5\,
      S(1) => \o_count_5_reg_307[0]_i_6_n_5\,
      S(0) => \o_count_5_reg_307[0]_i_7_n_5\
    );
\o_count_5_reg_307_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_5_reg_307[0]_i_1_n_5\,
      D => \o_count_5_reg_307_reg[8]_i_1_n_10\,
      Q => o_count_5_reg_307_reg(10),
      R => '0'
    );
\o_count_5_reg_307_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_5_reg_307[0]_i_1_n_5\,
      D => \o_count_5_reg_307_reg[8]_i_1_n_9\,
      Q => o_count_5_reg_307_reg(11),
      R => '0'
    );
\o_count_5_reg_307_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_5_reg_307[0]_i_1_n_5\,
      D => \o_count_5_reg_307_reg[12]_i_1_n_12\,
      Q => o_count_5_reg_307_reg(12),
      R => '0'
    );
\o_count_5_reg_307_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_5_reg_307_reg[8]_i_1_n_5\,
      CO(3 downto 1) => \NLW_o_count_5_reg_307_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \o_count_5_reg_307_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_o_count_5_reg_307_reg[12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \o_count_5_reg_307_reg[12]_i_1_n_11\,
      O(0) => \o_count_5_reg_307_reg[12]_i_1_n_12\,
      S(3 downto 2) => B"00",
      S(1) => \o_count_5_reg_307[12]_i_2_n_5\,
      S(0) => \o_count_5_reg_307[12]_i_3_n_5\
    );
\o_count_5_reg_307_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_5_reg_307[0]_i_1_n_5\,
      D => \o_count_5_reg_307_reg[12]_i_1_n_11\,
      Q => o_count_5_reg_307_reg(13),
      R => '0'
    );
\o_count_5_reg_307_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_5_reg_307[0]_i_1_n_5\,
      D => \o_count_5_reg_307_reg[0]_i_2_n_11\,
      Q => o_count_5_reg_307_reg(1),
      R => '0'
    );
\o_count_5_reg_307_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_5_reg_307[0]_i_1_n_5\,
      D => \o_count_5_reg_307_reg[0]_i_2_n_10\,
      Q => o_count_5_reg_307_reg(2),
      R => '0'
    );
\o_count_5_reg_307_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_5_reg_307[0]_i_1_n_5\,
      D => \o_count_5_reg_307_reg[0]_i_2_n_9\,
      Q => o_count_5_reg_307_reg(3),
      R => '0'
    );
\o_count_5_reg_307_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_5_reg_307[0]_i_1_n_5\,
      D => \o_count_5_reg_307_reg[4]_i_1_n_12\,
      Q => o_count_5_reg_307_reg(4),
      R => '0'
    );
\o_count_5_reg_307_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_5_reg_307_reg[0]_i_2_n_5\,
      CO(3) => \o_count_5_reg_307_reg[4]_i_1_n_5\,
      CO(2) => \o_count_5_reg_307_reg[4]_i_1_n_6\,
      CO(1) => \o_count_5_reg_307_reg[4]_i_1_n_7\,
      CO(0) => \o_count_5_reg_307_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \o_count_5_reg_307_reg[4]_i_1_n_9\,
      O(2) => \o_count_5_reg_307_reg[4]_i_1_n_10\,
      O(1) => \o_count_5_reg_307_reg[4]_i_1_n_11\,
      O(0) => \o_count_5_reg_307_reg[4]_i_1_n_12\,
      S(3) => \o_count_5_reg_307[4]_i_2_n_5\,
      S(2) => \o_count_5_reg_307[4]_i_3_n_5\,
      S(1) => \o_count_5_reg_307[4]_i_4_n_5\,
      S(0) => \o_count_5_reg_307[4]_i_5_n_5\
    );
\o_count_5_reg_307_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_5_reg_307[0]_i_1_n_5\,
      D => \o_count_5_reg_307_reg[4]_i_1_n_11\,
      Q => o_count_5_reg_307_reg(5),
      R => '0'
    );
\o_count_5_reg_307_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_5_reg_307[0]_i_1_n_5\,
      D => \o_count_5_reg_307_reg[4]_i_1_n_10\,
      Q => o_count_5_reg_307_reg(6),
      R => '0'
    );
\o_count_5_reg_307_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_5_reg_307[0]_i_1_n_5\,
      D => \o_count_5_reg_307_reg[4]_i_1_n_9\,
      Q => o_count_5_reg_307_reg(7),
      R => '0'
    );
\o_count_5_reg_307_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_5_reg_307[0]_i_1_n_5\,
      D => \o_count_5_reg_307_reg[8]_i_1_n_12\,
      Q => o_count_5_reg_307_reg(8),
      R => '0'
    );
\o_count_5_reg_307_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_5_reg_307_reg[4]_i_1_n_5\,
      CO(3) => \o_count_5_reg_307_reg[8]_i_1_n_5\,
      CO(2) => \o_count_5_reg_307_reg[8]_i_1_n_6\,
      CO(1) => \o_count_5_reg_307_reg[8]_i_1_n_7\,
      CO(0) => \o_count_5_reg_307_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \o_count_5_reg_307_reg[8]_i_1_n_9\,
      O(2) => \o_count_5_reg_307_reg[8]_i_1_n_10\,
      O(1) => \o_count_5_reg_307_reg[8]_i_1_n_11\,
      O(0) => \o_count_5_reg_307_reg[8]_i_1_n_12\,
      S(3) => \o_count_5_reg_307[8]_i_2_n_5\,
      S(2) => \o_count_5_reg_307[8]_i_3_n_5\,
      S(1) => \o_count_5_reg_307[8]_i_4_n_5\,
      S(0) => \o_count_5_reg_307[8]_i_5_n_5\
    );
\o_count_5_reg_307_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \o_count_5_reg_307[0]_i_1_n_5\,
      D => \o_count_5_reg_307_reg[8]_i_1_n_11\,
      Q => o_count_5_reg_307_reg(9),
      R => '0'
    );
\o_count_6_reg_796[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_condition_pp1_exit_iter0_state7,
      O => i_count_2_reg_2971
    );
\o_count_6_reg_796[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => o_count_6_reg_796_reg(3),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => icmp_ln31_reg_782,
      I4 => o_count_3_reg_286(3),
      O => \o_count_6_reg_796[0]_i_3_n_5\
    );
\o_count_6_reg_796[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => o_count_6_reg_796_reg(2),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => icmp_ln31_reg_782,
      I4 => o_count_3_reg_286(2),
      O => \o_count_6_reg_796[0]_i_4_n_5\
    );
\o_count_6_reg_796[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => o_count_6_reg_796_reg(1),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => icmp_ln31_reg_782,
      I4 => o_count_3_reg_286(1),
      O => \o_count_6_reg_796[0]_i_5_n_5\
    );
\o_count_6_reg_796[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => o_count_3_reg_286(0),
      I1 => icmp_ln31_reg_782,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => o_count_6_reg_796_reg(0),
      O => \o_count_6_reg_796[0]_i_6_n_5\
    );
\o_count_6_reg_796[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => o_count_6_reg_796_reg(13),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => icmp_ln31_reg_782,
      I4 => o_count_3_reg_286(13),
      O => \o_count_6_reg_796[12]_i_2_n_5\
    );
\o_count_6_reg_796[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => o_count_6_reg_796_reg(12),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => icmp_ln31_reg_782,
      I4 => o_count_3_reg_286(12),
      O => \o_count_6_reg_796[12]_i_3_n_5\
    );
\o_count_6_reg_796[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => o_count_6_reg_796_reg(7),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => icmp_ln31_reg_782,
      I4 => o_count_3_reg_286(7),
      O => \o_count_6_reg_796[4]_i_2_n_5\
    );
\o_count_6_reg_796[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => o_count_6_reg_796_reg(6),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => icmp_ln31_reg_782,
      I4 => o_count_3_reg_286(6),
      O => \o_count_6_reg_796[4]_i_3_n_5\
    );
\o_count_6_reg_796[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => o_count_6_reg_796_reg(5),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => icmp_ln31_reg_782,
      I4 => o_count_3_reg_286(5),
      O => \o_count_6_reg_796[4]_i_4_n_5\
    );
\o_count_6_reg_796[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => o_count_6_reg_796_reg(4),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => icmp_ln31_reg_782,
      I4 => o_count_3_reg_286(4),
      O => \o_count_6_reg_796[4]_i_5_n_5\
    );
\o_count_6_reg_796[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => o_count_6_reg_796_reg(11),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => icmp_ln31_reg_782,
      I4 => o_count_3_reg_286(11),
      O => \o_count_6_reg_796[8]_i_2_n_5\
    );
\o_count_6_reg_796[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => o_count_6_reg_796_reg(10),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => icmp_ln31_reg_782,
      I4 => o_count_3_reg_286(10),
      O => \o_count_6_reg_796[8]_i_3_n_5\
    );
\o_count_6_reg_796[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => o_count_6_reg_796_reg(9),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => icmp_ln31_reg_782,
      I4 => o_count_3_reg_286(9),
      O => \o_count_6_reg_796[8]_i_4_n_5\
    );
\o_count_6_reg_796[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => o_count_6_reg_796_reg(8),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => icmp_ln31_reg_782,
      I4 => o_count_3_reg_286(8),
      O => \o_count_6_reg_796[8]_i_5_n_5\
    );
\o_count_6_reg_796_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_2971,
      D => \o_count_6_reg_796_reg[0]_i_2_n_12\,
      Q => o_count_6_reg_796_reg(0),
      R => '0'
    );
\o_count_6_reg_796_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_count_6_reg_796_reg[0]_i_2_n_5\,
      CO(2) => \o_count_6_reg_796_reg[0]_i_2_n_6\,
      CO(1) => \o_count_6_reg_796_reg[0]_i_2_n_7\,
      CO(0) => \o_count_6_reg_796_reg[0]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \o_count_6_reg_796_reg[0]_i_2_n_9\,
      O(2) => \o_count_6_reg_796_reg[0]_i_2_n_10\,
      O(1) => \o_count_6_reg_796_reg[0]_i_2_n_11\,
      O(0) => \o_count_6_reg_796_reg[0]_i_2_n_12\,
      S(3) => \o_count_6_reg_796[0]_i_3_n_5\,
      S(2) => \o_count_6_reg_796[0]_i_4_n_5\,
      S(1) => \o_count_6_reg_796[0]_i_5_n_5\,
      S(0) => \o_count_6_reg_796[0]_i_6_n_5\
    );
\o_count_6_reg_796_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_2971,
      D => \o_count_6_reg_796_reg[8]_i_1_n_10\,
      Q => o_count_6_reg_796_reg(10),
      R => '0'
    );
\o_count_6_reg_796_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_2971,
      D => \o_count_6_reg_796_reg[8]_i_1_n_9\,
      Q => o_count_6_reg_796_reg(11),
      R => '0'
    );
\o_count_6_reg_796_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_2971,
      D => \o_count_6_reg_796_reg[12]_i_1_n_12\,
      Q => o_count_6_reg_796_reg(12),
      R => '0'
    );
\o_count_6_reg_796_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_6_reg_796_reg[8]_i_1_n_5\,
      CO(3 downto 1) => \NLW_o_count_6_reg_796_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \o_count_6_reg_796_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_o_count_6_reg_796_reg[12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \o_count_6_reg_796_reg[12]_i_1_n_11\,
      O(0) => \o_count_6_reg_796_reg[12]_i_1_n_12\,
      S(3 downto 2) => B"00",
      S(1) => \o_count_6_reg_796[12]_i_2_n_5\,
      S(0) => \o_count_6_reg_796[12]_i_3_n_5\
    );
\o_count_6_reg_796_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_2971,
      D => \o_count_6_reg_796_reg[12]_i_1_n_11\,
      Q => o_count_6_reg_796_reg(13),
      R => '0'
    );
\o_count_6_reg_796_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_2971,
      D => \o_count_6_reg_796_reg[0]_i_2_n_11\,
      Q => o_count_6_reg_796_reg(1),
      R => '0'
    );
\o_count_6_reg_796_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_2971,
      D => \o_count_6_reg_796_reg[0]_i_2_n_10\,
      Q => o_count_6_reg_796_reg(2),
      R => '0'
    );
\o_count_6_reg_796_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_2971,
      D => \o_count_6_reg_796_reg[0]_i_2_n_9\,
      Q => o_count_6_reg_796_reg(3),
      R => '0'
    );
\o_count_6_reg_796_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_2971,
      D => \o_count_6_reg_796_reg[4]_i_1_n_12\,
      Q => o_count_6_reg_796_reg(4),
      R => '0'
    );
\o_count_6_reg_796_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_6_reg_796_reg[0]_i_2_n_5\,
      CO(3) => \o_count_6_reg_796_reg[4]_i_1_n_5\,
      CO(2) => \o_count_6_reg_796_reg[4]_i_1_n_6\,
      CO(1) => \o_count_6_reg_796_reg[4]_i_1_n_7\,
      CO(0) => \o_count_6_reg_796_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \o_count_6_reg_796_reg[4]_i_1_n_9\,
      O(2) => \o_count_6_reg_796_reg[4]_i_1_n_10\,
      O(1) => \o_count_6_reg_796_reg[4]_i_1_n_11\,
      O(0) => \o_count_6_reg_796_reg[4]_i_1_n_12\,
      S(3) => \o_count_6_reg_796[4]_i_2_n_5\,
      S(2) => \o_count_6_reg_796[4]_i_3_n_5\,
      S(1) => \o_count_6_reg_796[4]_i_4_n_5\,
      S(0) => \o_count_6_reg_796[4]_i_5_n_5\
    );
\o_count_6_reg_796_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_2971,
      D => \o_count_6_reg_796_reg[4]_i_1_n_11\,
      Q => o_count_6_reg_796_reg(5),
      R => '0'
    );
\o_count_6_reg_796_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_2971,
      D => \o_count_6_reg_796_reg[4]_i_1_n_10\,
      Q => o_count_6_reg_796_reg(6),
      R => '0'
    );
\o_count_6_reg_796_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_2971,
      D => \o_count_6_reg_796_reg[4]_i_1_n_9\,
      Q => o_count_6_reg_796_reg(7),
      R => '0'
    );
\o_count_6_reg_796_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_2971,
      D => \o_count_6_reg_796_reg[8]_i_1_n_12\,
      Q => o_count_6_reg_796_reg(8),
      R => '0'
    );
\o_count_6_reg_796_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_6_reg_796_reg[4]_i_1_n_5\,
      CO(3) => \o_count_6_reg_796_reg[8]_i_1_n_5\,
      CO(2) => \o_count_6_reg_796_reg[8]_i_1_n_6\,
      CO(1) => \o_count_6_reg_796_reg[8]_i_1_n_7\,
      CO(0) => \o_count_6_reg_796_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \o_count_6_reg_796_reg[8]_i_1_n_9\,
      O(2) => \o_count_6_reg_796_reg[8]_i_1_n_10\,
      O(1) => \o_count_6_reg_796_reg[8]_i_1_n_11\,
      O(0) => \o_count_6_reg_796_reg[8]_i_1_n_12\,
      S(3) => \o_count_6_reg_796[8]_i_2_n_5\,
      S(2) => \o_count_6_reg_796[8]_i_3_n_5\,
      S(1) => \o_count_6_reg_796[8]_i_4_n_5\,
      S(0) => \o_count_6_reg_796[8]_i_5_n_5\
    );
\o_count_6_reg_796_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_count_2_reg_2971,
      D => \o_count_6_reg_796_reg[8]_i_1_n_11\,
      Q => o_count_6_reg_796_reg(9),
      R => '0'
    );
\o_count_reg_242[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A(3),
      I1 => ap_CS_fsm_state5,
      O => \o_count_reg_242[0]_i_2_n_5\
    );
\o_count_reg_242[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A(2),
      I1 => ap_CS_fsm_state5,
      O => \o_count_reg_242[0]_i_3_n_5\
    );
\o_count_reg_242[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A(2),
      I1 => ap_CS_fsm_state5,
      O => \o_count_reg_242[0]_i_4_n_5\
    );
\o_count_reg_242[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A(0),
      I1 => ap_CS_fsm_state5,
      O => \o_count_reg_242[0]_i_5_n_5\
    );
\o_count_reg_242[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => A(3),
      I1 => o_count_reg_242_reg(3),
      I2 => ap_CS_fsm_state5,
      I3 => \phi_ln13_reg_177_reg_n_5_[3]\,
      O => \o_count_reg_242[0]_i_6_n_5\
    );
\o_count_reg_242[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => A(2),
      I1 => o_count_reg_242_reg(2),
      I2 => ap_CS_fsm_state5,
      I3 => \phi_ln13_reg_177_reg_n_5_[2]\,
      O => \o_count_reg_242[0]_i_7_n_5\
    );
\o_count_reg_242[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => A(2),
      I1 => o_count_reg_242_reg(1),
      I2 => ap_CS_fsm_state5,
      I3 => \phi_ln13_reg_177_reg_n_5_[1]\,
      O => \o_count_reg_242[0]_i_8_n_5\
    );
\o_count_reg_242[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => A(0),
      I1 => o_count_reg_242_reg(0),
      I2 => ap_CS_fsm_state5,
      I3 => \phi_ln13_reg_177_reg_n_5_[0]\,
      O => \o_count_reg_242[0]_i_9_n_5\
    );
\o_count_reg_242[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \phi_ln13_reg_177_reg_n_5_[13]\,
      I1 => ap_CS_fsm_state5,
      I2 => o_count_reg_242_reg(13),
      O => \o_count_reg_242[12]_i_2_n_5\
    );
\o_count_reg_242[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \phi_ln13_reg_177_reg_n_5_[12]\,
      I1 => ap_CS_fsm_state5,
      I2 => o_count_reg_242_reg(12),
      O => \o_count_reg_242[12]_i_3_n_5\
    );
\o_count_reg_242[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A(4),
      I1 => ap_CS_fsm_state5,
      O => \o_count_reg_242[4]_i_2_n_5\
    );
\o_count_reg_242[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \phi_ln13_reg_177_reg_n_5_[7]\,
      I1 => ap_CS_fsm_state5,
      I2 => o_count_reg_242_reg(7),
      O => \o_count_reg_242[4]_i_3_n_5\
    );
\o_count_reg_242[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \phi_ln13_reg_177_reg_n_5_[6]\,
      I1 => ap_CS_fsm_state5,
      I2 => o_count_reg_242_reg(6),
      O => \o_count_reg_242[4]_i_4_n_5\
    );
\o_count_reg_242[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \phi_ln13_reg_177_reg_n_5_[5]\,
      I1 => ap_CS_fsm_state5,
      I2 => o_count_reg_242_reg(5),
      O => \o_count_reg_242[4]_i_5_n_5\
    );
\o_count_reg_242[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => A(4),
      I1 => o_count_reg_242_reg(4),
      I2 => ap_CS_fsm_state5,
      I3 => \phi_ln13_reg_177_reg_n_5_[4]\,
      O => \o_count_reg_242[4]_i_6_n_5\
    );
\o_count_reg_242[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \phi_ln13_reg_177_reg_n_5_[11]\,
      I1 => ap_CS_fsm_state5,
      I2 => o_count_reg_242_reg(11),
      O => \o_count_reg_242[8]_i_2_n_5\
    );
\o_count_reg_242[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \phi_ln13_reg_177_reg_n_5_[10]\,
      I1 => ap_CS_fsm_state5,
      I2 => o_count_reg_242_reg(10),
      O => \o_count_reg_242[8]_i_3_n_5\
    );
\o_count_reg_242[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \phi_ln13_reg_177_reg_n_5_[9]\,
      I1 => ap_CS_fsm_state5,
      I2 => o_count_reg_242_reg(9),
      O => \o_count_reg_242[8]_i_4_n_5\
    );
\o_count_reg_242[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \phi_ln13_reg_177_reg_n_5_[8]\,
      I1 => ap_CS_fsm_state5,
      I2 => o_count_reg_242_reg(8),
      O => \o_count_reg_242[8]_i_5_n_5\
    );
\o_count_reg_242_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_reg_242_reg[0]_i_1_n_12\,
      Q => o_count_reg_242_reg(0),
      R => '0'
    );
\o_count_reg_242_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_count_reg_242_reg[0]_i_1_n_5\,
      CO(2) => \o_count_reg_242_reg[0]_i_1_n_6\,
      CO(1) => \o_count_reg_242_reg[0]_i_1_n_7\,
      CO(0) => \o_count_reg_242_reg[0]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \o_count_reg_242[0]_i_2_n_5\,
      DI(2) => \o_count_reg_242[0]_i_3_n_5\,
      DI(1) => \o_count_reg_242[0]_i_4_n_5\,
      DI(0) => \o_count_reg_242[0]_i_5_n_5\,
      O(3) => \o_count_reg_242_reg[0]_i_1_n_9\,
      O(2) => \o_count_reg_242_reg[0]_i_1_n_10\,
      O(1) => \o_count_reg_242_reg[0]_i_1_n_11\,
      O(0) => \o_count_reg_242_reg[0]_i_1_n_12\,
      S(3) => \o_count_reg_242[0]_i_6_n_5\,
      S(2) => \o_count_reg_242[0]_i_7_n_5\,
      S(1) => \o_count_reg_242[0]_i_8_n_5\,
      S(0) => \o_count_reg_242[0]_i_9_n_5\
    );
\o_count_reg_242_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_reg_242_reg[8]_i_1_n_10\,
      Q => o_count_reg_242_reg(10),
      R => '0'
    );
\o_count_reg_242_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_reg_242_reg[8]_i_1_n_9\,
      Q => o_count_reg_242_reg(11),
      R => '0'
    );
\o_count_reg_242_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_reg_242_reg[12]_i_1_n_12\,
      Q => o_count_reg_242_reg(12),
      R => '0'
    );
\o_count_reg_242_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_reg_242_reg[8]_i_1_n_5\,
      CO(3 downto 1) => \NLW_o_count_reg_242_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \o_count_reg_242_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_o_count_reg_242_reg[12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \o_count_reg_242_reg[12]_i_1_n_11\,
      O(0) => \o_count_reg_242_reg[12]_i_1_n_12\,
      S(3 downto 2) => B"00",
      S(1) => \o_count_reg_242[12]_i_2_n_5\,
      S(0) => \o_count_reg_242[12]_i_3_n_5\
    );
\o_count_reg_242_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_reg_242_reg[12]_i_1_n_11\,
      Q => o_count_reg_242_reg(13),
      R => '0'
    );
\o_count_reg_242_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_reg_242_reg[0]_i_1_n_11\,
      Q => o_count_reg_242_reg(1),
      R => '0'
    );
\o_count_reg_242_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_reg_242_reg[0]_i_1_n_10\,
      Q => o_count_reg_242_reg(2),
      R => '0'
    );
\o_count_reg_242_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_reg_242_reg[0]_i_1_n_9\,
      Q => o_count_reg_242_reg(3),
      R => '0'
    );
\o_count_reg_242_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_reg_242_reg[4]_i_1_n_12\,
      Q => o_count_reg_242_reg(4),
      R => '0'
    );
\o_count_reg_242_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_reg_242_reg[0]_i_1_n_5\,
      CO(3) => \o_count_reg_242_reg[4]_i_1_n_5\,
      CO(2) => \o_count_reg_242_reg[4]_i_1_n_6\,
      CO(1) => \o_count_reg_242_reg[4]_i_1_n_7\,
      CO(0) => \o_count_reg_242_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \o_count_reg_242[4]_i_2_n_5\,
      O(3) => \o_count_reg_242_reg[4]_i_1_n_9\,
      O(2) => \o_count_reg_242_reg[4]_i_1_n_10\,
      O(1) => \o_count_reg_242_reg[4]_i_1_n_11\,
      O(0) => \o_count_reg_242_reg[4]_i_1_n_12\,
      S(3) => \o_count_reg_242[4]_i_3_n_5\,
      S(2) => \o_count_reg_242[4]_i_4_n_5\,
      S(1) => \o_count_reg_242[4]_i_5_n_5\,
      S(0) => \o_count_reg_242[4]_i_6_n_5\
    );
\o_count_reg_242_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_reg_242_reg[4]_i_1_n_11\,
      Q => o_count_reg_242_reg(5),
      R => '0'
    );
\o_count_reg_242_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_reg_242_reg[4]_i_1_n_10\,
      Q => o_count_reg_242_reg(6),
      R => '0'
    );
\o_count_reg_242_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_reg_242_reg[4]_i_1_n_9\,
      Q => o_count_reg_242_reg(7),
      R => '0'
    );
\o_count_reg_242_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_reg_242_reg[8]_i_1_n_12\,
      Q => o_count_reg_242_reg(8),
      R => '0'
    );
\o_count_reg_242_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_count_reg_242_reg[4]_i_1_n_5\,
      CO(3) => \o_count_reg_242_reg[8]_i_1_n_5\,
      CO(2) => \o_count_reg_242_reg[8]_i_1_n_6\,
      CO(1) => \o_count_reg_242_reg[8]_i_1_n_7\,
      CO(0) => \o_count_reg_242_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \o_count_reg_242_reg[8]_i_1_n_9\,
      O(2) => \o_count_reg_242_reg[8]_i_1_n_10\,
      O(1) => \o_count_reg_242_reg[8]_i_1_n_11\,
      O(0) => \o_count_reg_242_reg[8]_i_1_n_12\,
      S(3) => \o_count_reg_242[8]_i_2_n_5\,
      S(2) => \o_count_reg_242[8]_i_3_n_5\,
      S(1) => \o_count_reg_242[8]_i_4_n_5\,
      S(0) => \o_count_reg_242[8]_i_5_n_5\
    );
\o_count_reg_242_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \o_count_reg_242_reg[8]_i_1_n_11\,
      Q => o_count_reg_242_reg(9),
      R => '0'
    );
\p_cast5_reg_703[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln27_reg_662(0),
      I1 => trunc_ln27_reg_662(1),
      O => empty_36_fu_399_p2(1)
    );
\p_cast5_reg_703[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => trunc_ln27_reg_662(0),
      I1 => trunc_ln27_reg_662(1),
      O => empty_36_fu_399_p2(2)
    );
\p_cast5_reg_703[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => trunc_ln27_reg_662(0),
      I1 => trunc_ln27_reg_662(1),
      I2 => trunc_ln27_reg_662(3),
      O => empty_36_fu_399_p2(3)
    );
\p_cast5_reg_703[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => trunc_ln27_reg_662(1),
      I1 => trunc_ln27_reg_662(0),
      I2 => trunc_ln27_reg_662(3),
      I3 => trunc_ln27_reg_662(4),
      O => empty_36_fu_399_p2(4)
    );
\p_cast5_reg_703_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => empty_36_fu_399_p2(1),
      Q => p_cast5_reg_703_reg(1),
      R => '0'
    );
\p_cast5_reg_703_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => empty_36_fu_399_p2(2),
      Q => p_cast5_reg_703_reg(2),
      R => '0'
    );
\p_cast5_reg_703_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => empty_36_fu_399_p2(3),
      Q => p_cast5_reg_703_reg(3),
      R => '0'
    );
\p_cast5_reg_703_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => empty_36_fu_399_p2(4),
      Q => p_cast5_reg_703_reg(4),
      R => '0'
    );
\p_cast9_reg_693[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln27_reg_662(0),
      O => data(0)
    );
\p_cast9_reg_693[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln27_reg_662(1),
      I1 => trunc_ln27_reg_662(0),
      O => data(1)
    );
\p_cast9_reg_693[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln27_reg_662(1),
      I1 => trunc_ln27_reg_662(0),
      O => data(2)
    );
\p_cast9_reg_693[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => trunc_ln27_reg_662(1),
      I1 => trunc_ln27_reg_662(0),
      I2 => trunc_ln27_reg_662(3),
      O => data(3)
    );
\p_cast9_reg_693[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => trunc_ln27_reg_662(0),
      I1 => trunc_ln27_reg_662(1),
      I2 => trunc_ln27_reg_662(3),
      I3 => trunc_ln27_reg_662(4),
      O => data(4)
    );
\p_cast9_reg_693_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => data(0),
      Q => p_cast9_reg_693(0),
      R => '0'
    );
\p_cast9_reg_693_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => data(1),
      Q => p_cast9_reg_693(1),
      R => '0'
    );
\p_cast9_reg_693_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => data(2),
      Q => p_cast9_reg_693(2),
      R => '0'
    );
\p_cast9_reg_693_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => data(3),
      Q => p_cast9_reg_693(3),
      R => '0'
    );
\p_cast9_reg_693_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => data(4),
      Q => p_cast9_reg_693(4),
      R => '0'
    );
\phi_ln13_reg_177[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"99F0"
    )
        port map (
      I0 => Q(5),
      I1 => trunc_ln27_reg_662(0),
      I2 => add_ln13_7_fu_609_p2(0),
      I3 => ap_CS_fsm_state2,
      O => \phi_ln13_reg_177[0]_i_1_n_5\
    );
\phi_ln13_reg_177[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_708(9),
      I1 => \phi_ln13_reg_177_reg_n_5_[9]\,
      O => \phi_ln13_reg_177[11]_i_2_n_5\
    );
\phi_ln13_reg_177[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_708(8),
      I1 => \phi_ln13_reg_177_reg_n_5_[8]\,
      O => \phi_ln13_reg_177[11]_i_3_n_5\
    );
\phi_ln13_reg_177[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EE11EE1FFFF0000"
    )
        port map (
      I0 => Q(5),
      I1 => trunc_ln27_reg_662(0),
      I2 => trunc_ln27_reg_662(1),
      I3 => grp_padding2d_fix16_fu_503_input_height(1),
      I4 => add_ln13_7_fu_609_p2(1),
      I5 => ap_CS_fsm_state2,
      O => \phi_ln13_reg_177[1]_i_1_n_5\
    );
\phi_ln13_reg_177[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F7E3F7EFFFF0000"
    )
        port map (
      I0 => Q(5),
      I1 => grp_padding2d_fix16_fu_503_input_height(1),
      I2 => trunc_ln27_reg_662(1),
      I3 => trunc_ln27_reg_662(0),
      I4 => add_ln13_7_fu_609_p2(2),
      I5 => ap_CS_fsm_state2,
      O => \phi_ln13_reg_177[2]_i_1_n_5\
    );
\phi_ln13_reg_177[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96699669FFFF0000"
    )
        port map (
      I0 => \phi_ln13_reg_177[3]_i_2_n_5\,
      I1 => \phi_ln13_reg_177[3]_i_3_n_5\,
      I2 => trunc_ln27_reg_662(3),
      I3 => Q(5),
      I4 => add_ln13_7_fu_609_p2(3),
      I5 => ap_CS_fsm_state2,
      O => \phi_ln13_reg_177[3]_i_1_n_5\
    );
\phi_ln13_reg_177[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDD9991"
    )
        port map (
      I0 => trunc_ln27_reg_662(0),
      I1 => trunc_ln27_reg_662(1),
      I2 => Q(7),
      I3 => Q(3),
      I4 => Q(5),
      O => \phi_ln13_reg_177[3]_i_2_n_5\
    );
\phi_ln13_reg_177[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => trunc_ln27_reg_662(0),
      I1 => trunc_ln27_reg_662(1),
      O => \phi_ln13_reg_177[3]_i_3_n_5\
    );
\phi_ln13_reg_177[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6969FF00"
    )
        port map (
      I0 => \phi_ln13_reg_177[5]_i_2_n_5\,
      I1 => data(4),
      I2 => grp_padding2d_fix16_fu_503_input_height(1),
      I3 => add_ln13_7_fu_609_p2(4),
      I4 => ap_CS_fsm_state2,
      O => \phi_ln13_reg_177[4]_i_1_n_5\
    );
\phi_ln13_reg_177[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D4D4FF00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_503_input_height(1),
      I1 => data(4),
      I2 => \phi_ln13_reg_177[5]_i_2_n_5\,
      I3 => add_ln13_7_fu_609_p2(5),
      I4 => ap_CS_fsm_state2,
      O => \phi_ln13_reg_177[5]_i_1_n_5\
    );
\phi_ln13_reg_177[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"731D731D731D331D"
    )
        port map (
      I0 => Q(5),
      I1 => trunc_ln27_reg_662(3),
      I2 => trunc_ln27_reg_662(0),
      I3 => trunc_ln27_reg_662(1),
      I4 => Q(3),
      I5 => Q(7),
      O => \phi_ln13_reg_177[5]_i_2_n_5\
    );
\phi_ln13_reg_177[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_708(0),
      I1 => \phi_ln13_reg_177_reg_n_5_[0]\,
      O => \phi_ln13_reg_177[7]_i_10_n_5\
    );
\phi_ln13_reg_177[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_708(7),
      I1 => \phi_ln13_reg_177_reg_n_5_[7]\,
      O => \phi_ln13_reg_177[7]_i_3_n_5\
    );
\phi_ln13_reg_177[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_708(6),
      I1 => \phi_ln13_reg_177_reg_n_5_[6]\,
      O => \phi_ln13_reg_177[7]_i_4_n_5\
    );
\phi_ln13_reg_177[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_708(5),
      I1 => \phi_ln13_reg_177_reg_n_5_[5]\,
      O => \phi_ln13_reg_177[7]_i_5_n_5\
    );
\phi_ln13_reg_177[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_708(4),
      I1 => \phi_ln13_reg_177_reg_n_5_[4]\,
      O => \phi_ln13_reg_177[7]_i_6_n_5\
    );
\phi_ln13_reg_177[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_708(3),
      I1 => \phi_ln13_reg_177_reg_n_5_[3]\,
      O => \phi_ln13_reg_177[7]_i_7_n_5\
    );
\phi_ln13_reg_177[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_708(2),
      I1 => \phi_ln13_reg_177_reg_n_5_[2]\,
      O => \phi_ln13_reg_177[7]_i_8_n_5\
    );
\phi_ln13_reg_177[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_6_reg_708(1),
      I1 => \phi_ln13_reg_177_reg_n_5_[1]\,
      O => \phi_ln13_reg_177[7]_i_9_n_5\
    );
\phi_ln13_reg_177_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \phi_ln13_reg_177[0]_i_1_n_5\,
      Q => \phi_ln13_reg_177_reg_n_5_[0]\,
      R => '0'
    );
\phi_ln13_reg_177_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln13_7_fu_609_p2(10),
      Q => \phi_ln13_reg_177_reg_n_5_[10]\,
      R => ap_CS_fsm_state2
    );
\phi_ln13_reg_177_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln13_7_fu_609_p2(11),
      Q => \phi_ln13_reg_177_reg_n_5_[11]\,
      R => ap_CS_fsm_state2
    );
\phi_ln13_reg_177_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \phi_ln13_reg_177_reg[7]_i_1_n_5\,
      CO(3) => \phi_ln13_reg_177_reg[11]_i_1_n_5\,
      CO(2) => \phi_ln13_reg_177_reg[11]_i_1_n_6\,
      CO(1) => \phi_ln13_reg_177_reg[11]_i_1_n_7\,
      CO(0) => \phi_ln13_reg_177_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => zext_ln13_6_reg_708(9 downto 8),
      O(3 downto 0) => add_ln13_7_fu_609_p2(11 downto 8),
      S(3) => \phi_ln13_reg_177_reg_n_5_[11]\,
      S(2) => \phi_ln13_reg_177_reg_n_5_[10]\,
      S(1) => \phi_ln13_reg_177[11]_i_2_n_5\,
      S(0) => \phi_ln13_reg_177[11]_i_3_n_5\
    );
\phi_ln13_reg_177_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln13_7_fu_609_p2(12),
      Q => \phi_ln13_reg_177_reg_n_5_[12]\,
      R => ap_CS_fsm_state2
    );
\phi_ln13_reg_177_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln13_7_fu_609_p2(13),
      Q => \phi_ln13_reg_177_reg_n_5_[13]\,
      R => ap_CS_fsm_state2
    );
\phi_ln13_reg_177_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \phi_ln13_reg_177_reg[11]_i_1_n_5\,
      CO(3 downto 1) => \NLW_phi_ln13_reg_177_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \phi_ln13_reg_177_reg[13]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_phi_ln13_reg_177_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln13_7_fu_609_p2(13 downto 12),
      S(3 downto 2) => B"00",
      S(1) => \phi_ln13_reg_177_reg_n_5_[13]\,
      S(0) => \phi_ln13_reg_177_reg_n_5_[12]\
    );
\phi_ln13_reg_177_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \phi_ln13_reg_177[1]_i_1_n_5\,
      Q => \phi_ln13_reg_177_reg_n_5_[1]\,
      R => '0'
    );
\phi_ln13_reg_177_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \phi_ln13_reg_177[2]_i_1_n_5\,
      Q => \phi_ln13_reg_177_reg_n_5_[2]\,
      R => '0'
    );
\phi_ln13_reg_177_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \phi_ln13_reg_177[3]_i_1_n_5\,
      Q => \phi_ln13_reg_177_reg_n_5_[3]\,
      R => '0'
    );
\phi_ln13_reg_177_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \phi_ln13_reg_177[4]_i_1_n_5\,
      Q => \phi_ln13_reg_177_reg_n_5_[4]\,
      R => '0'
    );
\phi_ln13_reg_177_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \phi_ln13_reg_177[5]_i_1_n_5\,
      Q => \phi_ln13_reg_177_reg_n_5_[5]\,
      R => '0'
    );
\phi_ln13_reg_177_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln13_7_fu_609_p2(6),
      Q => \phi_ln13_reg_177_reg_n_5_[6]\,
      R => ap_CS_fsm_state2
    );
\phi_ln13_reg_177_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln13_7_fu_609_p2(7),
      Q => \phi_ln13_reg_177_reg_n_5_[7]\,
      R => ap_CS_fsm_state2
    );
\phi_ln13_reg_177_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \phi_ln13_reg_177_reg[7]_i_2_n_5\,
      CO(3) => \phi_ln13_reg_177_reg[7]_i_1_n_5\,
      CO(2) => \phi_ln13_reg_177_reg[7]_i_1_n_6\,
      CO(1) => \phi_ln13_reg_177_reg[7]_i_1_n_7\,
      CO(0) => \phi_ln13_reg_177_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln13_6_reg_708(7 downto 4),
      O(3 downto 0) => add_ln13_7_fu_609_p2(7 downto 4),
      S(3) => \phi_ln13_reg_177[7]_i_3_n_5\,
      S(2) => \phi_ln13_reg_177[7]_i_4_n_5\,
      S(1) => \phi_ln13_reg_177[7]_i_5_n_5\,
      S(0) => \phi_ln13_reg_177[7]_i_6_n_5\
    );
\phi_ln13_reg_177_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \phi_ln13_reg_177_reg[7]_i_2_n_5\,
      CO(2) => \phi_ln13_reg_177_reg[7]_i_2_n_6\,
      CO(1) => \phi_ln13_reg_177_reg[7]_i_2_n_7\,
      CO(0) => \phi_ln13_reg_177_reg[7]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln13_6_reg_708(3 downto 0),
      O(3 downto 0) => add_ln13_7_fu_609_p2(3 downto 0),
      S(3) => \phi_ln13_reg_177[7]_i_7_n_5\,
      S(2) => \phi_ln13_reg_177[7]_i_8_n_5\,
      S(1) => \phi_ln13_reg_177[7]_i_9_n_5\,
      S(0) => \phi_ln13_reg_177[7]_i_10_n_5\
    );
\phi_ln13_reg_177_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln13_7_fu_609_p2(8),
      Q => \phi_ln13_reg_177_reg_n_5_[8]\,
      R => ap_CS_fsm_state2
    );
\phi_ln13_reg_177_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => add_ln13_7_fu_609_p2(9),
      Q => \phi_ln13_reg_177_reg_n_5_[9]\,
      R => ap_CS_fsm_state2
    );
ram_reg_0_i_101: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_307_reg(10),
      I1 => ap_CS_fsm_state10,
      I2 => add_ln45_fu_567_p2(10),
      O => grp_padding2d_fix16_fu_503_output_r_address1(9)
    );
ram_reg_0_i_105: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_307_reg(9),
      I1 => ap_CS_fsm_state10,
      I2 => add_ln45_fu_567_p2(9),
      O => grp_padding2d_fix16_fu_503_output_r_address1(8)
    );
ram_reg_0_i_109: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_307_reg(8),
      I1 => ap_CS_fsm_state10,
      I2 => add_ln45_fu_567_p2(8),
      O => grp_padding2d_fix16_fu_503_output_r_address1(7)
    );
ram_reg_0_i_113: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_307_reg(7),
      I1 => ap_CS_fsm_state10,
      I2 => add_ln45_fu_567_p2(7),
      O => grp_padding2d_fix16_fu_503_output_r_address1(6)
    );
ram_reg_0_i_117: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_307_reg(6),
      I1 => ap_CS_fsm_state10,
      I2 => add_ln45_fu_567_p2(6),
      O => grp_padding2d_fix16_fu_503_output_r_address1(5)
    );
ram_reg_0_i_121: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_307_reg(5),
      I1 => ap_CS_fsm_state10,
      I2 => add_ln45_fu_567_p2(5),
      O => grp_padding2d_fix16_fu_503_output_r_address1(4)
    );
ram_reg_0_i_125: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_307_reg(4),
      I1 => ap_CS_fsm_state10,
      I2 => add_ln45_fu_567_p2(4),
      O => grp_padding2d_fix16_fu_503_output_r_address1(3)
    );
ram_reg_0_i_129: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_307_reg(3),
      I1 => ap_CS_fsm_state10,
      I2 => add_ln45_fu_567_p2(3),
      O => grp_padding2d_fix16_fu_503_output_r_address1(2)
    );
ram_reg_0_i_133: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_307_reg(2),
      I1 => ap_CS_fsm_state10,
      I2 => add_ln45_fu_567_p2(2),
      O => grp_padding2d_fix16_fu_503_output_r_address1(1)
    );
ram_reg_0_i_137: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_count_5_reg_307_reg(1),
      I1 => ap_CS_fsm_state10,
      I2 => add_ln45_fu_567_p2(1),
      O => grp_padding2d_fix16_fu_503_output_r_address1(0)
    );
ram_reg_0_i_141: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAC0CFAAAA0000"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_521_input_r_address1(0),
      I1 => o_count_5_reg_307_reg(0),
      I2 => ap_CS_fsm_state10,
      I3 => o_count_reg_242_reg(0),
      I4 => MemBank_B_address011_out,
      I5 => MemBank_B_address010_out,
      O => \o_count_5_reg_307_reg[0]_0\
    );
ram_reg_0_i_151: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28AAAAAAAAAA28AA"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => o_count_5_reg_307_reg(4),
      I2 => indvars_iv_reg_167_reg(4),
      I3 => ram_reg_0_i_313_n_5,
      I4 => indvars_iv_reg_167_reg(3),
      I5 => o_count_5_reg_307_reg(3),
      O => ap_NS_fsm13_out
    );
ram_reg_0_i_156: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state4,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      O => grp_padding2d_fix16_fu_503_output_r_ce0
    );
ram_reg_0_i_183: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => o_count_1_reg_232_reg(10),
      I1 => ap_phi_mux_o_count_3_phi_fu_289_p427_out,
      I2 => o_count_3_reg_286(10),
      I3 => ap_CS_fsm_state9,
      I4 => o_count_reg_242_reg(10),
      I5 => MemBank_B_address010_out,
      O => \o_count_1_reg_232_reg[10]_0\
    );
ram_reg_0_i_191: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => o_count_reg_242_reg(9),
      I1 => ap_CS_fsm_state9,
      I2 => o_count_3_reg_286(9),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => o_count_1_reg_232_reg(9),
      O => grp_padding2d_fix16_fu_503_output_r_address0(9)
    );
ram_reg_0_i_196: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => o_count_reg_242_reg(8),
      I1 => ap_CS_fsm_state9,
      I2 => o_count_3_reg_286(8),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => o_count_1_reg_232_reg(8),
      O => grp_padding2d_fix16_fu_503_output_r_address0(8)
    );
ram_reg_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEF20E0E0E02"
    )
        port map (
      I0 => ram_reg_0,
      I1 => MemBank_B_address010_out,
      I2 => MemBank_B_address011_out,
      I3 => ap_CS_fsm_state9,
      I4 => ap_CS_fsm_state10,
      I5 => grp_max_pooling2d_fix16_fu_521_input_r_ce1,
      O => \ap_CS_fsm_reg[7]_0\
    );
ram_reg_0_i_204: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => o_count_reg_242_reg(7),
      I1 => ap_CS_fsm_state9,
      I2 => o_count_3_reg_286(7),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => o_count_1_reg_232_reg(7),
      O => grp_padding2d_fix16_fu_503_output_r_address0(7)
    );
ram_reg_0_i_209: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => o_count_reg_242_reg(6),
      I1 => ap_CS_fsm_state9,
      I2 => o_count_3_reg_286(6),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => o_count_1_reg_232_reg(6),
      O => grp_padding2d_fix16_fu_503_output_r_address0(6)
    );
ram_reg_0_i_214: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => o_count_reg_242_reg(5),
      I1 => ap_CS_fsm_state9,
      I2 => o_count_3_reg_286(5),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => o_count_1_reg_232_reg(5),
      O => grp_padding2d_fix16_fu_503_output_r_address0(5)
    );
ram_reg_0_i_219: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => o_count_reg_242_reg(4),
      I1 => ap_CS_fsm_state9,
      I2 => o_count_3_reg_286(4),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => o_count_1_reg_232_reg(4),
      O => grp_padding2d_fix16_fu_503_output_r_address0(4)
    );
ram_reg_0_i_227: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => o_count_reg_242_reg(3),
      I1 => ap_CS_fsm_state9,
      I2 => o_count_3_reg_286(3),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => o_count_1_reg_232_reg(3),
      O => grp_padding2d_fix16_fu_503_output_r_address0(3)
    );
ram_reg_0_i_233: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => o_count_reg_242_reg(2),
      I1 => ap_CS_fsm_state9,
      I2 => o_count_3_reg_286(2),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => o_count_1_reg_232_reg(2),
      O => grp_padding2d_fix16_fu_503_output_r_address0(2)
    );
ram_reg_0_i_238: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => o_count_reg_242_reg(1),
      I1 => ap_CS_fsm_state9,
      I2 => o_count_3_reg_286(1),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => o_count_1_reg_232_reg(1),
      O => grp_padding2d_fix16_fu_503_output_r_address0(1)
    );
ram_reg_0_i_243: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => o_count_reg_242_reg(0),
      I1 => ap_CS_fsm_state9,
      I2 => o_count_3_reg_286(0),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => o_count_1_reg_232_reg(0),
      O => grp_padding2d_fix16_fu_503_output_r_address0(0)
    );
ram_reg_0_i_249: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_251_n_5,
      CO(3 downto 0) => NLW_ram_reg_0_i_249_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_ram_reg_0_i_249_O_UNCONNECTED(3 downto 1),
      O(0) => add_ln45_fu_567_p2(13),
      S(3 downto 1) => B"000",
      S(0) => o_count_reg_242_reg(13)
    );
ram_reg_0_i_251: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_270_n_5,
      CO(3) => ram_reg_0_i_251_n_5,
      CO(2) => ram_reg_0_i_251_n_6,
      CO(1) => ram_reg_0_i_251_n_7,
      CO(0) => ram_reg_0_i_251_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln45_fu_567_p2(12 downto 9),
      S(3 downto 0) => o_count_reg_242_reg(12 downto 9)
    );
\ram_reg_0_i_26__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A0C00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_503_input_r_address0(13),
      I1 => ram_reg_0_0(1),
      I2 => MemBank_B_address011_out,
      I3 => Q(10),
      I4 => MemBank_B_address010_out,
      O => \i_count_2_reg_297_reg[13]_0\
    );
ram_reg_0_i_270: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_281_n_5,
      CO(3) => ram_reg_0_i_270_n_5,
      CO(2) => ram_reg_0_i_270_n_6,
      CO(1) => ram_reg_0_i_270_n_7,
      CO(0) => ram_reg_0_i_270_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln45_fu_567_p2(8 downto 5),
      S(3 downto 0) => o_count_reg_242_reg(8 downto 5)
    );
ram_reg_0_i_281: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_281_n_5,
      CO(2) => ram_reg_0_i_281_n_6,
      CO(1) => ram_reg_0_i_281_n_7,
      CO(0) => ram_reg_0_i_281_n_8,
      CYINIT => o_count_reg_242_reg(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln45_fu_567_p2(4 downto 1),
      S(3 downto 0) => o_count_reg_242_reg(4 downto 1)
    );
\ram_reg_0_i_29__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A0C00"
    )
        port map (
      I0 => grp_padding2d_fix16_fu_503_input_r_address0(12),
      I1 => ram_reg_0_0(0),
      I2 => MemBank_B_address011_out,
      I3 => Q(10),
      I4 => MemBank_B_address010_out,
      O => \i_count_2_reg_297_reg[12]_0\
    );
ram_reg_0_i_306: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => q0(1),
      O => \ap_CS_fsm_reg[6]_14\
    );
ram_reg_0_i_308: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => q0(0),
      O => \ap_CS_fsm_reg[6]_15\
    );
ram_reg_0_i_312: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAEA"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => icmp_ln31_reg_782,
      I4 => ap_NS_fsm15_out,
      O => grp_padding2d_fix16_fu_503_output_r_we0
    );
ram_reg_0_i_313: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => o_count_5_reg_307_reg(0),
      I1 => indvars_iv_reg_167_reg(0),
      I2 => indvars_iv_reg_167_reg(2),
      I3 => o_count_5_reg_307_reg(2),
      I4 => indvars_iv_reg_167_reg(1),
      I5 => o_count_5_reg_307_reg(1),
      O => ram_reg_0_i_313_n_5
    );
ram_reg_0_i_320: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => o_count_1_reg_232_reg(13),
      I1 => ap_phi_mux_o_count_3_phi_fu_289_p427_out,
      I2 => o_count_3_reg_286(13),
      I3 => ap_CS_fsm_state9,
      I4 => o_count_reg_242_reg(13),
      I5 => MemBank_B_address010_out,
      O => \o_count_1_reg_232_reg[13]_0\
    );
ram_reg_0_i_322: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => o_count_1_reg_232_reg(12),
      I1 => ap_phi_mux_o_count_3_phi_fu_289_p427_out,
      I2 => o_count_3_reg_286(12),
      I3 => ap_CS_fsm_state9,
      I4 => o_count_reg_242_reg(12),
      I5 => MemBank_B_address010_out,
      O => \o_count_1_reg_232_reg[12]_0\
    );
ram_reg_0_i_325: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => o_count_1_reg_232_reg(11),
      I1 => ap_phi_mux_o_count_3_phi_fu_289_p427_out,
      I2 => o_count_3_reg_286(11),
      I3 => ap_CS_fsm_state9,
      I4 => o_count_reg_242_reg(11),
      I5 => MemBank_B_address010_out,
      O => \o_count_1_reg_232_reg[11]_0\
    );
ram_reg_0_i_346: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1,
      I1 => ap_CS_fsm_pp1_stage0,
      O => ap_phi_mux_o_count_3_phi_fu_289_p427_out
    );
\ram_reg_0_i_34__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => MemBank_B_address010_out,
      I1 => ap_NS_fsm13_out,
      I2 => ap_CS_fsm_state9,
      O => WEBWE(0)
    );
ram_reg_0_i_95: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => ap_CS_fsm_pp1_stage0,
      O => grp_padding2d_fix16_fu_503_input_r_ce0
    );
\ram_reg_0_i_96__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACFC0AAAA0000"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_521_input_r_address1(3),
      I1 => o_count_5_reg_307_reg(13),
      I2 => ap_CS_fsm_state10,
      I3 => add_ln45_fu_567_p2(13),
      I4 => MemBank_B_address011_out,
      I5 => MemBank_B_address010_out,
      O => \o_count_5_reg_307_reg[13]_0\
    );
ram_reg_0_i_97: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACFC0AAAA0000"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_521_input_r_address1(2),
      I1 => o_count_5_reg_307_reg(12),
      I2 => ap_CS_fsm_state10,
      I3 => add_ln45_fu_567_p2(12),
      I4 => MemBank_B_address011_out,
      I5 => MemBank_B_address010_out,
      O => \o_count_5_reg_307_reg[12]_0\
    );
ram_reg_0_i_99: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACFC0AAAA0000"
    )
        port map (
      I0 => grp_max_pooling2d_fix16_fu_521_input_r_address1(1),
      I1 => o_count_5_reg_307_reg(11),
      I2 => ap_CS_fsm_state10,
      I3 => add_ln45_fu_567_p2(11),
      I4 => MemBank_B_address011_out,
      I5 => MemBank_B_address010_out,
      O => \o_count_5_reg_307_reg[11]_0\
    );
ram_reg_1_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => q0(3),
      O => \ap_CS_fsm_reg[6]_12\
    );
ram_reg_1_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => q0(2),
      O => \ap_CS_fsm_reg[6]_13\
    );
ram_reg_2_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => q0(5),
      O => \ap_CS_fsm_reg[6]_10\
    );
ram_reg_2_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => q0(4),
      O => \ap_CS_fsm_reg[6]_11\
    );
\ram_reg_2_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => MemBank_B_address010_out,
      I1 => ap_NS_fsm13_out,
      I2 => ap_CS_fsm_state9,
      O => WEBWE(1)
    );
ram_reg_3_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => q0(7),
      O => \ap_CS_fsm_reg[6]_8\
    );
ram_reg_3_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => q0(6),
      O => \ap_CS_fsm_reg[6]_9\
    );
ram_reg_4_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => q0(9),
      O => \ap_CS_fsm_reg[6]_6\
    );
ram_reg_4_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => q0(8),
      O => \ap_CS_fsm_reg[6]_7\
    );
ram_reg_5_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => q0(10),
      O => \ap_CS_fsm_reg[6]_5\
    );
\ram_reg_5_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => MemBank_B_address010_out,
      I1 => ap_NS_fsm13_out,
      I2 => ap_CS_fsm_state9,
      O => \ap_CS_fsm_reg[7]_1\(0)
    );
ram_reg_5_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => q0(11),
      O => \ap_CS_fsm_reg[6]_4\
    );
ram_reg_6_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => q0(13),
      O => \ap_CS_fsm_reg[6]_2\
    );
ram_reg_6_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => q0(12),
      O => \ap_CS_fsm_reg[6]_3\
    );
ram_reg_7_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => q0(14),
      O => \ap_CS_fsm_reg[6]_1\
    );
\ram_reg_7_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => MemBank_B_address010_out,
      I1 => ap_NS_fsm13_out,
      I2 => ap_CS_fsm_state9,
      O => \ap_CS_fsm_reg[7]_1\(1)
    );
ram_reg_7_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => q0(15),
      O => \ap_CS_fsm_reg[6]_0\
    );
\trunc_ln13_1_reg_657[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      I2 => Q(7),
      O => \trunc_ln13_1_reg_657[0]_i_2_n_5\
    );
\trunc_ln13_1_reg_657[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(5),
      O => \trunc_ln13_1_reg_657[0]_i_3_n_5\
    );
\trunc_ln13_1_reg_657[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      I2 => Q(7),
      O => \trunc_ln13_1_reg_657[0]_i_4_n_5\
    );
\trunc_ln13_1_reg_657[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(5),
      O => \trunc_ln13_1_reg_657[0]_i_5_n_5\
    );
\trunc_ln13_1_reg_657[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(5),
      O => \trunc_ln13_1_reg_657[0]_i_6_n_5\
    );
\trunc_ln13_1_reg_657_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => trunc_ln13_1_fu_348_p1(0),
      Q => trunc_ln13_1_reg_657(0),
      R => '0'
    );
\trunc_ln13_1_reg_657_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln13_1_reg_657_reg[0]_i_1_n_5\,
      CO(2) => \trunc_ln13_1_reg_657_reg[0]_i_1_n_6\,
      CO(1) => \trunc_ln13_1_reg_657_reg[0]_i_1_n_7\,
      CO(0) => \trunc_ln13_1_reg_657_reg[0]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \trunc_ln13_1_reg_657[0]_i_2_n_5\,
      DI(2) => Q(5),
      DI(1) => \trunc_ln13_1_reg_657[0]_i_3_n_5\,
      DI(0) => '0',
      O(3) => \trunc_ln13_1_reg_657_reg[0]_i_1_n_9\,
      O(2) => \trunc_ln13_1_reg_657_reg[0]_i_1_n_10\,
      O(1 downto 0) => trunc_ln13_1_fu_348_p1(1 downto 0),
      S(3) => \trunc_ln13_1_reg_657[0]_i_4_n_5\,
      S(2) => \trunc_ln13_1_reg_657[0]_i_5_n_5\,
      S(1) => \trunc_ln13_1_reg_657[0]_i_6_n_5\,
      S(0) => Q(5)
    );
\trunc_ln13_1_reg_657_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => trunc_ln13_1_fu_348_p1(1),
      Q => trunc_ln13_1_reg_657(1),
      R => '0'
    );
\trunc_ln13_1_reg_657_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => trunc_ln13_1_fu_348_p1(2),
      Q => trunc_ln13_1_reg_657(2),
      R => '0'
    );
\trunc_ln13_1_reg_657_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => trunc_ln13_1_fu_348_p1(3),
      Q => trunc_ln13_1_reg_657(3),
      R => '0'
    );
\trunc_ln13_1_reg_657_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => trunc_ln13_1_fu_348_p1(4),
      Q => trunc_ln13_1_reg_657(4),
      R => '0'
    );
\trunc_ln13_2_reg_730[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(7),
      I1 => Q(5),
      I2 => Q(3),
      I3 => Q(9),
      O => grp_padding2d_fix16_fu_503_input_depth(0)
    );
\trunc_ln13_2_reg_730[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(5),
      I1 => Q(7),
      O => \trunc_ln13_2_reg_730[3]_i_1_n_5\
    );
\trunc_ln13_2_reg_730[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => Q(3),
      I1 => Q(9),
      I2 => Q(7),
      I3 => Q(5),
      O => grp_padding2d_fix16_fu_503_input_depth(4)
    );
\trunc_ln13_2_reg_730_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_padding2d_fix16_fu_503_input_depth(0),
      Q => trunc_ln13_2_reg_730(0),
      R => '0'
    );
\trunc_ln13_2_reg_730_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \trunc_ln13_2_reg_730[3]_i_1_n_5\,
      Q => trunc_ln13_2_reg_730(3),
      R => '0'
    );
\trunc_ln13_2_reg_730_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_padding2d_fix16_fu_503_input_depth(4),
      Q => trunc_ln13_2_reg_730(4),
      R => '0'
    );
\trunc_ln27_reg_662_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => Q(5),
      Q => trunc_ln27_reg_662(0),
      R => '0'
    );
\trunc_ln27_reg_662_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_padding2d_fix16_fu_503_input_height(1),
      Q => trunc_ln27_reg_662(1),
      R => '0'
    );
\trunc_ln27_reg_662_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_padding2d_fix16_fu_503_input_height(3),
      Q => trunc_ln27_reg_662(3),
      R => '0'
    );
\trunc_ln27_reg_662_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm12_out,
      D => grp_padding2d_fix16_fu_503_input_height(4),
      Q => trunc_ln27_reg_662(4),
      R => '0'
    );
\zext_ln13_2_reg_673[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(7),
      I1 => Q(3),
      I2 => Q(5),
      O => grp_padding2d_fix16_fu_503_input_height(1)
    );
\zext_ln13_2_reg_673[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => grp_padding2d_fix16_fu_503_input_height(3)
    );
\zext_ln13_2_reg_673[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      I2 => Q(7),
      O => grp_padding2d_fix16_fu_503_input_height(4)
    );
\zext_ln13_2_reg_673_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => Q(5),
      Q => zext_ln13_2_reg_673(0),
      R => '0'
    );
\zext_ln13_2_reg_673_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_padding2d_fix16_fu_503_input_height(1),
      Q => zext_ln13_2_reg_673(1),
      R => '0'
    );
\zext_ln13_2_reg_673_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_padding2d_fix16_fu_503_input_height(3),
      Q => zext_ln13_2_reg_673(3),
      R => '0'
    );
\zext_ln13_2_reg_673_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_padding2d_fix16_fu_503_input_height(4),
      Q => zext_ln13_2_reg_673(4),
      R => '0'
    );
\zext_ln13_5_reg_683_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_1_reg_647(10),
      Q => zext_ln13_5_reg_683_reg(10),
      R => '0'
    );
\zext_ln13_5_reg_683_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln13_1_reg_647(11),
      Q => zext_ln13_5_reg_683_reg(11),
      R => '0'
    );
\zext_ln13_5_reg_683_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln13_1_reg_657(1),
      Q => zext_ln13_5_reg_683_reg(1),
      R => '0'
    );
\zext_ln13_5_reg_683_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln13_1_reg_657(2),
      Q => zext_ln13_5_reg_683_reg(2),
      R => '0'
    );
\zext_ln13_5_reg_683_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln13_1_reg_657(3),
      Q => zext_ln13_5_reg_683_reg(3),
      R => '0'
    );
\zext_ln13_5_reg_683_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln13_1_reg_657(4),
      Q => zext_ln13_5_reg_683_reg(4),
      R => '0'
    );
\zext_ln13_5_reg_683_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => empty_reg_652(5),
      Q => zext_ln13_5_reg_683_reg(5),
      R => '0'
    );
\zext_ln13_5_reg_683_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => empty_reg_652(6),
      Q => zext_ln13_5_reg_683_reg(6),
      R => '0'
    );
\zext_ln13_5_reg_683_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => empty_reg_652(7),
      Q => zext_ln13_5_reg_683_reg(7),
      R => '0'
    );
\zext_ln13_5_reg_683_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => empty_reg_652(8),
      Q => zext_ln13_5_reg_683_reg(8),
      R => '0'
    );
\zext_ln13_5_reg_683_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => empty_reg_652(9),
      Q => zext_ln13_5_reg_683_reg(9),
      R => '0'
    );
\zext_ln13_6_reg_708[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => trunc_ln27_reg_662(1),
      I1 => trunc_ln27_reg_662(0),
      I2 => trunc_ln13_1_reg_657(2),
      O => \zext_ln13_6_reg_708[3]_i_2_n_5\
    );
\zext_ln13_6_reg_708[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln13_1_reg_657(1),
      O => \zext_ln13_6_reg_708[3]_i_3_n_5\
    );
\zext_ln13_6_reg_708[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln27_reg_662(0),
      O => \zext_ln13_6_reg_708[3]_i_4_n_5\
    );
\zext_ln13_6_reg_708[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln27_reg_662(0),
      I1 => trunc_ln27_reg_662(1),
      I2 => trunc_ln13_1_reg_657(3),
      I3 => \zext_ln13_6_reg_708[3]_i_2_n_5\,
      O => \zext_ln13_6_reg_708[3]_i_5_n_5\
    );
\zext_ln13_6_reg_708[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln27_reg_662(1),
      I1 => trunc_ln27_reg_662(0),
      I2 => trunc_ln13_1_reg_657(2),
      I3 => \zext_ln13_6_reg_708[3]_i_3_n_5\,
      O => \zext_ln13_6_reg_708[3]_i_6_n_5\
    );
\zext_ln13_6_reg_708[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln13_1_reg_657(1),
      I1 => \zext_ln13_6_reg_708[3]_i_4_n_5\,
      O => \zext_ln13_6_reg_708[3]_i_7_n_5\
    );
\zext_ln13_6_reg_708[3]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln13_1_reg_657(0),
      O => \zext_ln13_6_reg_708[3]_i_8_n_5\
    );
\zext_ln13_6_reg_708[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E42"
    )
        port map (
      I0 => trunc_ln27_reg_662(3),
      I1 => trunc_ln27_reg_662(0),
      I2 => trunc_ln27_reg_662(1),
      I3 => trunc_ln13_1_reg_657(3),
      O => \zext_ln13_6_reg_708[7]_i_2_n_5\
    );
\zext_ln13_6_reg_708[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D40017FF2BFFE800"
    )
        port map (
      I0 => trunc_ln13_1_reg_657(4),
      I1 => trunc_ln27_reg_662(0),
      I2 => trunc_ln27_reg_662(1),
      I3 => trunc_ln27_reg_662(3),
      I4 => trunc_ln27_reg_662(4),
      I5 => empty_reg_652(5),
      O => \zext_ln13_6_reg_708[7]_i_3_n_5\
    );
\zext_ln13_6_reg_708[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66969666"
    )
        port map (
      I0 => \zext_ln13_6_reg_708[7]_i_2_n_5\,
      I1 => trunc_ln13_1_reg_657(4),
      I2 => trunc_ln27_reg_662(3),
      I3 => trunc_ln27_reg_662(1),
      I4 => trunc_ln27_reg_662(0),
      O => \zext_ln13_6_reg_708[7]_i_4_n_5\
    );
\zext_ln13_6_reg_708_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_2_fu_417_p2(0),
      Q => zext_ln13_6_reg_708(0),
      R => '0'
    );
\zext_ln13_6_reg_708_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_2_fu_417_p2(1),
      Q => zext_ln13_6_reg_708(1),
      R => '0'
    );
\zext_ln13_6_reg_708_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_2_fu_417_p2(2),
      Q => zext_ln13_6_reg_708(2),
      R => '0'
    );
\zext_ln13_6_reg_708_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_2_fu_417_p2(3),
      Q => zext_ln13_6_reg_708(3),
      R => '0'
    );
\zext_ln13_6_reg_708_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \zext_ln13_6_reg_708_reg[3]_i_1_n_5\,
      CO(2) => \zext_ln13_6_reg_708_reg[3]_i_1_n_6\,
      CO(1) => \zext_ln13_6_reg_708_reg[3]_i_1_n_7\,
      CO(0) => \zext_ln13_6_reg_708_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \zext_ln13_6_reg_708[3]_i_2_n_5\,
      DI(2) => \zext_ln13_6_reg_708[3]_i_3_n_5\,
      DI(1) => \zext_ln13_6_reg_708[3]_i_4_n_5\,
      DI(0) => '0',
      O(3 downto 0) => add_ln13_2_fu_417_p2(3 downto 0),
      S(3) => \zext_ln13_6_reg_708[3]_i_5_n_5\,
      S(2) => \zext_ln13_6_reg_708[3]_i_6_n_5\,
      S(1) => \zext_ln13_6_reg_708[3]_i_7_n_5\,
      S(0) => \zext_ln13_6_reg_708[3]_i_8_n_5\
    );
\zext_ln13_6_reg_708_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_2_fu_417_p2(4),
      Q => zext_ln13_6_reg_708(4),
      R => '0'
    );
\zext_ln13_6_reg_708_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_2_fu_417_p2(5),
      Q => zext_ln13_6_reg_708(5),
      R => '0'
    );
\zext_ln13_6_reg_708_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_2_fu_417_p2(6),
      Q => zext_ln13_6_reg_708(6),
      R => '0'
    );
\zext_ln13_6_reg_708_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_2_fu_417_p2(7),
      Q => zext_ln13_6_reg_708(7),
      R => '0'
    );
\zext_ln13_6_reg_708_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \zext_ln13_6_reg_708_reg[3]_i_1_n_5\,
      CO(3) => \zext_ln13_6_reg_708_reg[7]_i_1_n_5\,
      CO(2) => \zext_ln13_6_reg_708_reg[7]_i_1_n_6\,
      CO(1) => \zext_ln13_6_reg_708_reg[7]_i_1_n_7\,
      CO(0) => \zext_ln13_6_reg_708_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => empty_reg_652(5),
      DI(0) => \zext_ln13_6_reg_708[7]_i_2_n_5\,
      O(3 downto 0) => add_ln13_2_fu_417_p2(7 downto 4),
      S(3 downto 2) => empty_reg_652(7 downto 6),
      S(1) => \zext_ln13_6_reg_708[7]_i_3_n_5\,
      S(0) => \zext_ln13_6_reg_708[7]_i_4_n_5\
    );
\zext_ln13_6_reg_708_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_2_fu_417_p2(8),
      Q => zext_ln13_6_reg_708(8),
      R => '0'
    );
\zext_ln13_6_reg_708_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_2_fu_417_p2(9),
      Q => zext_ln13_6_reg_708(9),
      R => '0'
    );
\zext_ln13_6_reg_708_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \zext_ln13_6_reg_708_reg[7]_i_1_n_5\,
      CO(3 downto 1) => \NLW_zext_ln13_6_reg_708_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \zext_ln13_6_reg_708_reg[9]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_zext_ln13_6_reg_708_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln13_2_fu_417_p2(9 downto 8),
      S(3 downto 2) => B"00",
      S(1 downto 0) => empty_reg_652(9 downto 8)
    );
\zext_ln13_reg_667_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln27_reg_662(0),
      Q => A(0),
      R => '0'
    );
\zext_ln13_reg_667_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln27_reg_662(4),
      Q => A(2),
      R => '0'
    );
\zext_ln13_reg_667_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_reg_642(3),
      Q => A(3),
      R => '0'
    );
\zext_ln13_reg_667_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln13_reg_642(4),
      Q => A(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix is
  port (
    d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    grp_pointwise_conv2d_fix_fu_542_input_r_address0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_r_address0 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    trunc_ln46_fu_1078_p1 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ram_reg_0_0 : in STD_LOGIC;
    ram_reg_0_1 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_1_0 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_2_0 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_3_0 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_4_0 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_5_0 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_6_0 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_7_0 : in STD_LOGIC;
    MemBank_B_address010_out : in STD_LOGIC;
    ram_reg_7_1 : in STD_LOGIC;
    ram_reg_7_2 : in STD_LOGIC;
    ram_reg_7_3 : in STD_LOGIC;
    ram_reg_7_4 : in STD_LOGIC;
    ram_reg_6_1 : in STD_LOGIC;
    ram_reg_6_2 : in STD_LOGIC;
    ram_reg_6_3 : in STD_LOGIC;
    ram_reg_6_4 : in STD_LOGIC;
    ram_reg_5_1 : in STD_LOGIC;
    ram_reg_5_2 : in STD_LOGIC;
    ram_reg_5_3 : in STD_LOGIC;
    ram_reg_5_4 : in STD_LOGIC;
    ram_reg_4_1 : in STD_LOGIC;
    ram_reg_4_2 : in STD_LOGIC;
    ram_reg_4_3 : in STD_LOGIC;
    ram_reg_4_4 : in STD_LOGIC;
    ram_reg_3_1 : in STD_LOGIC;
    ram_reg_3_2 : in STD_LOGIC;
    ram_reg_3_3 : in STD_LOGIC;
    ram_reg_3_4 : in STD_LOGIC;
    ram_reg_2_1 : in STD_LOGIC;
    ram_reg_2_2 : in STD_LOGIC;
    ram_reg_2_3 : in STD_LOGIC;
    ram_reg_2_4 : in STD_LOGIC;
    ram_reg_1_1 : in STD_LOGIC;
    ram_reg_1_2 : in STD_LOGIC;
    ram_reg_1_3 : in STD_LOGIC;
    ram_reg_1_4 : in STD_LOGIC;
    ram_reg_0_2 : in STD_LOGIC;
    ram_reg_0_3 : in STD_LOGIC;
    ram_reg_0_4 : in STD_LOGIC;
    ram_reg_0_5 : in STD_LOGIC;
    grp_pointwise_conv2d_fix_fu_542_ap_start_reg : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix is
  signal CEA2 : STD_LOGIC;
  signal CEB2 : STD_LOGIC;
  signal add_ln24_fu_249_p2 : STD_LOGIC_VECTOR ( 13 downto 3 );
  signal add_ln24_reg_584 : STD_LOGIC_VECTOR ( 13 downto 3 );
  signal \add_ln24_reg_584[10]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln24_reg_584[10]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln24_reg_584[6]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln24_reg_584_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln24_reg_584_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln24_reg_584_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln24_reg_584_reg[10]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln24_reg_584_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln24_reg_584_reg[13]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln24_reg_584_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln24_reg_584_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln24_reg_584_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln24_reg_584_reg[6]_i_1_n_8\ : STD_LOGIC;
  signal add_ln31_fu_396_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln31_reg_606 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \add_ln31_reg_606[9]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln39_reg_621[10]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln39_reg_621[2]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln39_reg_621[2]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln39_reg_621[2]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln39_reg_621[2]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln39_reg_621[2]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln39_reg_621[2]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln39_reg_621[2]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln39_reg_621[6]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln39_reg_621[6]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln39_reg_621[6]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln39_reg_621[6]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln39_reg_621[6]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln39_reg_621[6]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln39_reg_621[6]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln39_reg_621[6]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln39_reg_621_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln39_reg_621_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln39_reg_621_reg[2]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln39_reg_621_reg[2]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln39_reg_621_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln39_reg_621_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln39_reg_621_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln39_reg_621_reg[6]_i_1_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2__1_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[4]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__3_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__3_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal \buffer_0_reg_222[0]_i_10_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_222[0]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_222[0]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_222[0]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_222[0]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_222[0]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_222[0]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_222[0]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_222[12]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_222[12]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_222[12]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_222[12]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_222[12]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_222[12]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_222[12]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_222[12]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_222[16]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_222[16]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_222[16]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_222[16]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_222[16]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_222[16]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_222[16]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_222[4]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_222[4]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_222[4]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_222[4]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_222[4]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_222[4]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_222[4]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_222[4]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_222[8]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_222[8]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_222[8]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_222[8]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_222[8]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_222[8]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_222[8]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_222[8]_i_9_n_5\ : STD_LOGIC;
  signal buffer_0_reg_222_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \buffer_0_reg_222_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_222_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_222_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_222_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_222_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_222_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_222_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_222_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \buffer_0_reg_222_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_222_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_222_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_222_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_222_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_222_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_222_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_222_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \buffer_0_reg_222_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_222_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_222_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_222_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_222_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_222_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_222_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \buffer_0_reg_222_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_222_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_222_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_222_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_222_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_222_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_222_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_222_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \buffer_0_reg_222_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_222_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_222_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_222_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_222_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_222_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_222_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_222_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \buffer_0_reg_222_reg_n_5_[16]\ : STD_LOGIC;
  signal \buffer_0_reg_222_reg_n_5_[17]\ : STD_LOGIC;
  signal \buffer_0_reg_222_reg_n_5_[18]\ : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_542_ap_done : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_542_ap_ready : STD_LOGIC;
  signal \^grp_pointwise_conv2d_fix_fu_542_input_r_address0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal in_d_0_reg_232 : STD_LOGIC;
  signal \in_d_0_reg_232[0]_i_1_n_5\ : STD_LOGIC;
  signal in_d_0_reg_232_pp0_iter1_reg : STD_LOGIC;
  signal \in_d_0_reg_232_pp0_iter1_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal in_d_0_reg_232_pp0_iter2_reg : STD_LOGIC;
  signal indvar_flatten_reg_189 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal load : STD_LOGIC;
  signal mul_ln39_fu_493_p2_i_10_n_5 : STD_LOGIC;
  signal mul_ln39_fu_493_p2_i_11_n_5 : STD_LOGIC;
  signal mul_ln39_fu_493_p2_i_12_n_5 : STD_LOGIC;
  signal mul_ln39_fu_493_p2_i_13_n_5 : STD_LOGIC;
  signal mul_ln39_fu_493_p2_i_14_n_5 : STD_LOGIC;
  signal mul_ln39_fu_493_p2_i_15_n_5 : STD_LOGIC;
  signal mul_ln39_fu_493_p2_i_16_n_5 : STD_LOGIC;
  signal mul_ln39_fu_493_p2_i_2_n_5 : STD_LOGIC;
  signal mul_ln39_fu_493_p2_i_3_n_5 : STD_LOGIC;
  signal mul_ln39_fu_493_p2_i_4_n_5 : STD_LOGIC;
  signal mul_ln39_fu_493_p2_i_5_n_5 : STD_LOGIC;
  signal mul_ln39_fu_493_p2_i_6_n_5 : STD_LOGIC;
  signal mul_ln39_fu_493_p2_i_7_n_5 : STD_LOGIC;
  signal mul_ln39_fu_493_p2_i_8_n_5 : STD_LOGIC;
  signal mul_ln39_fu_493_p2_i_9_n_5 : STD_LOGIC;
  signal mul_ln39_fu_493_p2_n_100 : STD_LOGIC;
  signal mul_ln39_fu_493_p2_n_101 : STD_LOGIC;
  signal mul_ln39_fu_493_p2_n_102 : STD_LOGIC;
  signal mul_ln39_fu_493_p2_n_103 : STD_LOGIC;
  signal mul_ln39_fu_493_p2_n_104 : STD_LOGIC;
  signal mul_ln39_fu_493_p2_n_105 : STD_LOGIC;
  signal mul_ln39_fu_493_p2_n_106 : STD_LOGIC;
  signal mul_ln39_fu_493_p2_n_107 : STD_LOGIC;
  signal mul_ln39_fu_493_p2_n_108 : STD_LOGIC;
  signal mul_ln39_fu_493_p2_n_109 : STD_LOGIC;
  signal mul_ln39_fu_493_p2_n_110 : STD_LOGIC;
  signal mul_ln39_fu_493_p2_n_78 : STD_LOGIC;
  signal mul_ln39_fu_493_p2_n_98 : STD_LOGIC;
  signal mul_ln39_fu_493_p2_n_99 : STD_LOGIC;
  signal mux_4_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \network_mux_164_16_1_1_U19/mux_2_0\ : STD_LOGIC_VECTOR ( 11 to 11 );
  signal out_d_0_reg_167 : STD_LOGIC;
  signal \out_d_0_reg_167_reg_n_5_[0]\ : STD_LOGIC;
  signal \out_d_0_reg_167_reg_n_5_[1]\ : STD_LOGIC;
  signal \out_d_0_reg_167_reg_n_5_[3]\ : STD_LOGIC;
  signal \out_d_0_reg_167_reg_n_5_[4]\ : STD_LOGIC;
  signal out_d_fu_261_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_d_reg_592 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_h_0_reg_200 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_w_0_reg_211 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_w_fu_568_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_2_in : STD_LOGIC;
  signal phi_mul_reg_178 : STD_LOGIC_VECTOR ( 13 downto 3 );
  signal ram_reg_0_i_146_n_5 : STD_LOGIC;
  signal ram_reg_0_i_148_n_5 : STD_LOGIC;
  signal ram_reg_0_i_165_n_5 : STD_LOGIC;
  signal ram_reg_0_i_166_n_5 : STD_LOGIC;
  signal ram_reg_0_i_172_n_5 : STD_LOGIC;
  signal ram_reg_0_i_172_n_6 : STD_LOGIC;
  signal ram_reg_0_i_172_n_7 : STD_LOGIC;
  signal ram_reg_0_i_172_n_8 : STD_LOGIC;
  signal ram_reg_0_i_173_n_5 : STD_LOGIC;
  signal ram_reg_0_i_174_n_5 : STD_LOGIC;
  signal ram_reg_0_i_175_n_5 : STD_LOGIC;
  signal ram_reg_0_i_176_n_5 : STD_LOGIC;
  signal ram_reg_0_i_177_n_5 : STD_LOGIC;
  signal ram_reg_0_i_228_n_5 : STD_LOGIC;
  signal ram_reg_0_i_228_n_6 : STD_LOGIC;
  signal ram_reg_0_i_228_n_7 : STD_LOGIC;
  signal ram_reg_0_i_228_n_8 : STD_LOGIC;
  signal ram_reg_0_i_327_n_5 : STD_LOGIC;
  signal ram_reg_0_i_328_n_5 : STD_LOGIC;
  signal ram_reg_0_i_329_n_5 : STD_LOGIC;
  signal ram_reg_0_i_330_n_5 : STD_LOGIC;
  signal ram_reg_0_i_402_n_5 : STD_LOGIC;
  signal ram_reg_0_i_403_n_5 : STD_LOGIC;
  signal ram_reg_0_i_404_n_5 : STD_LOGIC;
  signal ram_reg_0_i_405_n_5 : STD_LOGIC;
  signal ram_reg_0_i_44_n_8 : STD_LOGIC;
  signal ram_reg_0_i_47_n_5 : STD_LOGIC;
  signal ram_reg_0_i_47_n_6 : STD_LOGIC;
  signal ram_reg_0_i_47_n_7 : STD_LOGIC;
  signal ram_reg_0_i_47_n_8 : STD_LOGIC;
  signal ram_reg_1_i_4_n_5 : STD_LOGIC;
  signal ram_reg_1_i_6_n_5 : STD_LOGIC;
  signal ram_reg_2_i_7_n_5 : STD_LOGIC;
  signal ram_reg_2_i_9_n_5 : STD_LOGIC;
  signal ram_reg_3_i_4_n_5 : STD_LOGIC;
  signal ram_reg_3_i_6_n_5 : STD_LOGIC;
  signal ram_reg_4_i_5_n_5 : STD_LOGIC;
  signal ram_reg_4_i_7_n_5 : STD_LOGIC;
  signal ram_reg_5_i_6_n_5 : STD_LOGIC;
  signal ram_reg_5_i_8_n_5 : STD_LOGIC;
  signal ram_reg_6_i_5_n_5 : STD_LOGIC;
  signal ram_reg_6_i_7_n_5 : STD_LOGIC;
  signal ram_reg_7_i_6_n_5 : STD_LOGIC;
  signal ram_reg_7_i_8_n_5 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal select_ln31_fu_460_p3 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal select_ln31_reg_616 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \select_ln31_reg_616[4]_i_2_n_5\ : STD_LOGIC;
  signal select_ln32_reg_611 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \select_ln32_reg_611[4]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln32_reg_611[4]_i_3_n_5\ : STD_LOGIC;
  signal sext_ln34_reg_597 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sext_ln39_1_fu_478_p1 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal trunc_ln_reg_636 : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal zext_ln24_reg_579_reg : STD_LOGIC_VECTOR ( 13 downto 3 );
  signal \NLW_add_ln24_reg_584_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln24_reg_584_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln39_reg_621_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln39_reg_621_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buffer_0_reg_222_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_mul_ln39_fu_493_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_fu_493_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_fu_493_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_fu_493_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_fu_493_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_fu_493_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_fu_493_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln39_fu_493_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln39_fu_493_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln39_fu_493_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal NLW_mul_ln39_fu_493_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_ram_reg_0_i_44_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_i_44_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln31_reg_606[1]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \add_ln31_reg_606[2]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \add_ln31_reg_606[3]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \add_ln31_reg_606[4]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \add_ln31_reg_606[6]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \add_ln31_reg_606[7]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \add_ln31_reg_606[8]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \add_ln31_reg_606[9]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_3\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1__0\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1__0\ : label is "soft_lutpair343";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute SOFT_HLUTNM of \in_d_0_reg_232[0]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \in_d_0_reg_232_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \out_d_reg_592[0]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \out_d_reg_592[1]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \out_d_reg_592[2]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \out_d_reg_592[3]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \out_d_reg_592[4]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \out_w_0_reg_211[1]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \out_w_0_reg_211[2]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \out_w_0_reg_211[3]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \out_w_0_reg_211[4]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \select_ln31_reg_616[2]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \select_ln31_reg_616[3]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \sext_ln34_reg_597[0]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \sext_ln34_reg_597[10]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \sext_ln34_reg_597[11]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \sext_ln34_reg_597[12]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \sext_ln34_reg_597[15]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \sext_ln34_reg_597[1]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \sext_ln34_reg_597[2]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \sext_ln34_reg_597[3]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \sext_ln34_reg_597[4]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \sext_ln34_reg_597[5]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \sext_ln34_reg_597[6]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \sext_ln34_reg_597[7]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \sext_ln34_reg_597[8]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \sext_ln34_reg_597[9]_i_1\ : label is "soft_lutpair356";
begin
  \ap_CS_fsm_reg[4]_0\(0) <= \^ap_cs_fsm_reg[4]_0\(0);
  grp_pointwise_conv2d_fix_fu_542_input_r_address0(10 downto 0) <= \^grp_pointwise_conv2d_fix_fu_542_input_r_address0\(10 downto 0);
\add_ln24_reg_584[10]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_178(9),
      O => \add_ln24_reg_584[10]_i_2_n_5\
    );
\add_ln24_reg_584[10]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_178(8),
      O => \add_ln24_reg_584[10]_i_3_n_5\
    );
\add_ln24_reg_584[6]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_178(4),
      O => \add_ln24_reg_584[6]_i_2_n_5\
    );
\add_ln24_reg_584_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_249_p2(10),
      Q => add_ln24_reg_584(10),
      R => '0'
    );
\add_ln24_reg_584_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln24_reg_584_reg[6]_i_1_n_5\,
      CO(3) => \add_ln24_reg_584_reg[10]_i_1_n_5\,
      CO(2) => \add_ln24_reg_584_reg[10]_i_1_n_6\,
      CO(1) => \add_ln24_reg_584_reg[10]_i_1_n_7\,
      CO(0) => \add_ln24_reg_584_reg[10]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => phi_mul_reg_178(9 downto 8),
      DI(0) => '0',
      O(3 downto 0) => add_ln24_fu_249_p2(10 downto 7),
      S(3) => phi_mul_reg_178(10),
      S(2) => \add_ln24_reg_584[10]_i_2_n_5\,
      S(1) => \add_ln24_reg_584[10]_i_3_n_5\,
      S(0) => phi_mul_reg_178(7)
    );
\add_ln24_reg_584_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_249_p2(11),
      Q => add_ln24_reg_584(11),
      R => '0'
    );
\add_ln24_reg_584_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_249_p2(12),
      Q => add_ln24_reg_584(12),
      R => '0'
    );
\add_ln24_reg_584_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_249_p2(13),
      Q => add_ln24_reg_584(13),
      R => '0'
    );
\add_ln24_reg_584_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln24_reg_584_reg[10]_i_1_n_5\,
      CO(3 downto 2) => \NLW_add_ln24_reg_584_reg[13]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln24_reg_584_reg[13]_i_1_n_7\,
      CO(0) => \add_ln24_reg_584_reg[13]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln24_reg_584_reg[13]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln24_fu_249_p2(13 downto 11),
      S(3) => '0',
      S(2 downto 0) => phi_mul_reg_178(13 downto 11)
    );
\add_ln24_reg_584_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_249_p2(3),
      Q => add_ln24_reg_584(3),
      R => '0'
    );
\add_ln24_reg_584_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_249_p2(4),
      Q => add_ln24_reg_584(4),
      R => '0'
    );
\add_ln24_reg_584_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_249_p2(5),
      Q => add_ln24_reg_584(5),
      R => '0'
    );
\add_ln24_reg_584_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_249_p2(6),
      Q => add_ln24_reg_584(6),
      R => '0'
    );
\add_ln24_reg_584_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln24_reg_584_reg[6]_i_1_n_5\,
      CO(2) => \add_ln24_reg_584_reg[6]_i_1_n_6\,
      CO(1) => \add_ln24_reg_584_reg[6]_i_1_n_7\,
      CO(0) => \add_ln24_reg_584_reg[6]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => phi_mul_reg_178(4),
      DI(0) => '0',
      O(3 downto 0) => add_ln24_fu_249_p2(6 downto 3),
      S(3 downto 2) => phi_mul_reg_178(6 downto 5),
      S(1) => \add_ln24_reg_584[6]_i_2_n_5\,
      S(0) => phi_mul_reg_178(3)
    );
\add_ln24_reg_584_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_249_p2(7),
      Q => add_ln24_reg_584(7),
      R => '0'
    );
\add_ln24_reg_584_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_249_p2(8),
      Q => add_ln24_reg_584(8),
      R => '0'
    );
\add_ln24_reg_584_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_249_p2(9),
      Q => add_ln24_reg_584(9),
      R => '0'
    );
\add_ln31_reg_606[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten_reg_189(0),
      O => add_ln31_fu_396_p2(0)
    );
\add_ln31_reg_606[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => indvar_flatten_reg_189(0),
      I1 => indvar_flatten_reg_189(1),
      O => add_ln31_fu_396_p2(1)
    );
\add_ln31_reg_606[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => indvar_flatten_reg_189(1),
      I1 => indvar_flatten_reg_189(0),
      I2 => indvar_flatten_reg_189(2),
      O => add_ln31_fu_396_p2(2)
    );
\add_ln31_reg_606[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => indvar_flatten_reg_189(2),
      I1 => indvar_flatten_reg_189(0),
      I2 => indvar_flatten_reg_189(1),
      I3 => indvar_flatten_reg_189(3),
      O => add_ln31_fu_396_p2(3)
    );
\add_ln31_reg_606[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => indvar_flatten_reg_189(3),
      I1 => indvar_flatten_reg_189(1),
      I2 => indvar_flatten_reg_189(0),
      I3 => indvar_flatten_reg_189(2),
      I4 => indvar_flatten_reg_189(4),
      O => add_ln31_fu_396_p2(4)
    );
\add_ln31_reg_606[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => indvar_flatten_reg_189(2),
      I1 => indvar_flatten_reg_189(0),
      I2 => indvar_flatten_reg_189(1),
      I3 => indvar_flatten_reg_189(3),
      I4 => indvar_flatten_reg_189(4),
      I5 => indvar_flatten_reg_189(5),
      O => add_ln31_fu_396_p2(5)
    );
\add_ln31_reg_606[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln31_reg_606[9]_i_2_n_5\,
      I1 => indvar_flatten_reg_189(6),
      O => add_ln31_fu_396_p2(6)
    );
\add_ln31_reg_606[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln31_reg_606[9]_i_2_n_5\,
      I1 => indvar_flatten_reg_189(6),
      I2 => indvar_flatten_reg_189(7),
      O => add_ln31_fu_396_p2(7)
    );
\add_ln31_reg_606[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => indvar_flatten_reg_189(7),
      I1 => indvar_flatten_reg_189(6),
      I2 => \add_ln31_reg_606[9]_i_2_n_5\,
      I3 => indvar_flatten_reg_189(8),
      O => add_ln31_fu_396_p2(8)
    );
\add_ln31_reg_606[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => indvar_flatten_reg_189(8),
      I1 => \add_ln31_reg_606[9]_i_2_n_5\,
      I2 => indvar_flatten_reg_189(6),
      I3 => indvar_flatten_reg_189(7),
      I4 => indvar_flatten_reg_189(9),
      O => add_ln31_fu_396_p2(9)
    );
\add_ln31_reg_606[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => indvar_flatten_reg_189(2),
      I1 => indvar_flatten_reg_189(0),
      I2 => indvar_flatten_reg_189(1),
      I3 => indvar_flatten_reg_189(3),
      I4 => indvar_flatten_reg_189(4),
      I5 => indvar_flatten_reg_189(5),
      O => \add_ln31_reg_606[9]_i_2_n_5\
    );
\add_ln31_reg_606_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln31_fu_396_p2(0),
      Q => add_ln31_reg_606(0),
      R => '0'
    );
\add_ln31_reg_606_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln31_fu_396_p2(1),
      Q => add_ln31_reg_606(1),
      R => '0'
    );
\add_ln31_reg_606_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln31_fu_396_p2(2),
      Q => add_ln31_reg_606(2),
      R => '0'
    );
\add_ln31_reg_606_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln31_fu_396_p2(3),
      Q => add_ln31_reg_606(3),
      R => '0'
    );
\add_ln31_reg_606_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln31_fu_396_p2(4),
      Q => add_ln31_reg_606(4),
      R => '0'
    );
\add_ln31_reg_606_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln31_fu_396_p2(5),
      Q => add_ln31_reg_606(5),
      R => '0'
    );
\add_ln31_reg_606_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln31_fu_396_p2(6),
      Q => add_ln31_reg_606(6),
      R => '0'
    );
\add_ln31_reg_606_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln31_fu_396_p2(7),
      Q => add_ln31_reg_606(7),
      R => '0'
    );
\add_ln31_reg_606_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln31_fu_396_p2(8),
      Q => add_ln31_reg_606(8),
      R => '0'
    );
\add_ln31_reg_606_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln31_fu_396_p2(9),
      Q => add_ln31_reg_606(9),
      R => '0'
    );
\add_ln39_reg_621[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555555555555555"
    )
        port map (
      I0 => out_h_0_reg_200(4),
      I1 => \select_ln31_reg_616[4]_i_2_n_5\,
      I2 => out_h_0_reg_200(3),
      I3 => out_h_0_reg_200(1),
      I4 => out_h_0_reg_200(0),
      I5 => out_h_0_reg_200(2),
      O => \add_ln39_reg_621[10]_i_2_n_5\
    );
\add_ln39_reg_621[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => out_h_0_reg_200(2),
      I1 => \select_ln31_reg_616[4]_i_2_n_5\,
      I2 => out_w_0_reg_211(4),
      O => \add_ln39_reg_621[2]_i_2_n_5\
    );
\add_ln39_reg_621[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => out_h_0_reg_200(1),
      I1 => \select_ln31_reg_616[4]_i_2_n_5\,
      I2 => out_w_0_reg_211(3),
      O => \add_ln39_reg_621[2]_i_3_n_5\
    );
\add_ln39_reg_621[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCFFFFFF7F"
    )
        port map (
      I0 => out_w_0_reg_211(4),
      I1 => out_w_0_reg_211(2),
      I2 => out_w_0_reg_211(3),
      I3 => out_w_0_reg_211(0),
      I4 => out_w_0_reg_211(1),
      I5 => out_h_0_reg_200(0),
      O => \add_ln39_reg_621[2]_i_4_n_5\
    );
\add_ln39_reg_621[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56969696A9696969"
    )
        port map (
      I0 => \add_ln39_reg_621[2]_i_2_n_5\,
      I1 => \select_ln31_reg_616[4]_i_2_n_5\,
      I2 => out_h_0_reg_200(0),
      I3 => out_h_0_reg_200(2),
      I4 => out_h_0_reg_200(1),
      I5 => out_h_0_reg_200(3),
      O => \add_ln39_reg_621[2]_i_5_n_5\
    );
\add_ln39_reg_621[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0DD3F22C0223FDD"
    )
        port map (
      I0 => out_w_0_reg_211(3),
      I1 => out_h_0_reg_200(1),
      I2 => out_h_0_reg_200(0),
      I3 => \select_ln31_reg_616[4]_i_2_n_5\,
      I4 => out_h_0_reg_200(2),
      I5 => out_w_0_reg_211(4),
      O => \add_ln39_reg_621[2]_i_6_n_5\
    );
\add_ln39_reg_621[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FB0BF4"
    )
        port map (
      I0 => out_w_0_reg_211(2),
      I1 => out_h_0_reg_200(0),
      I2 => \select_ln31_reg_616[4]_i_2_n_5\,
      I3 => out_h_0_reg_200(1),
      I4 => out_w_0_reg_211(3),
      O => \add_ln39_reg_621[2]_i_7_n_5\
    );
\add_ln39_reg_621[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_w_0_reg_211(2),
      I1 => out_h_0_reg_200(0),
      O => \add_ln39_reg_621[2]_i_8_n_5\
    );
\add_ln39_reg_621[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => out_h_0_reg_200(1),
      I1 => out_h_0_reg_200(0),
      I2 => out_h_0_reg_200(2),
      I3 => \select_ln31_reg_616[4]_i_2_n_5\,
      I4 => out_h_0_reg_200(3),
      O => \add_ln39_reg_621[6]_i_2_n_5\
    );
\add_ln39_reg_621[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => out_h_0_reg_200(0),
      I1 => out_h_0_reg_200(1),
      I2 => \select_ln31_reg_616[4]_i_2_n_5\,
      I3 => out_h_0_reg_200(2),
      O => \add_ln39_reg_621[6]_i_3_n_5\
    );
\add_ln39_reg_621[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => out_h_0_reg_200(4),
      I1 => \select_ln31_reg_616[4]_i_2_n_5\,
      I2 => out_h_0_reg_200(0),
      I3 => out_h_0_reg_200(1),
      O => \add_ln39_reg_621[6]_i_4_n_5\
    );
\add_ln39_reg_621[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => out_h_0_reg_200(3),
      I1 => \select_ln31_reg_616[4]_i_2_n_5\,
      I2 => out_h_0_reg_200(0),
      O => \add_ln39_reg_621[6]_i_5_n_5\
    );
\add_ln39_reg_621[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A5A5A5A5A5A5A5"
    )
        port map (
      I0 => out_h_0_reg_200(4),
      I1 => \select_ln31_reg_616[4]_i_2_n_5\,
      I2 => out_h_0_reg_200(3),
      I3 => out_h_0_reg_200(1),
      I4 => out_h_0_reg_200(0),
      I5 => out_h_0_reg_200(2),
      O => \add_ln39_reg_621[6]_i_6_n_5\
    );
\add_ln39_reg_621[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9A5A5A5"
    )
        port map (
      I0 => out_h_0_reg_200(3),
      I1 => \select_ln31_reg_616[4]_i_2_n_5\,
      I2 => out_h_0_reg_200(2),
      I3 => out_h_0_reg_200(0),
      I4 => out_h_0_reg_200(1),
      O => \add_ln39_reg_621[6]_i_7_n_5\
    );
\add_ln39_reg_621[6]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C6636633"
    )
        port map (
      I0 => out_h_0_reg_200(4),
      I1 => out_h_0_reg_200(2),
      I2 => \select_ln31_reg_616[4]_i_2_n_5\,
      I3 => out_h_0_reg_200(1),
      I4 => out_h_0_reg_200(0),
      O => \add_ln39_reg_621[6]_i_8_n_5\
    );
\add_ln39_reg_621[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F81E781E07E187E1"
    )
        port map (
      I0 => out_h_0_reg_200(0),
      I1 => \select_ln31_reg_616[4]_i_2_n_5\,
      I2 => out_h_0_reg_200(1),
      I3 => out_h_0_reg_200(3),
      I4 => out_h_0_reg_200(2),
      I5 => out_h_0_reg_200(4),
      O => \add_ln39_reg_621[6]_i_9_n_5\
    );
\add_ln39_reg_621_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load,
      D => out_w_0_reg_211(0),
      Q => \^grp_pointwise_conv2d_fix_fu_542_input_r_address0\(0),
      R => \select_ln32_reg_611[4]_i_1_n_5\
    );
\add_ln39_reg_621_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load,
      D => sext_ln39_1_fu_478_p1(10),
      Q => \^grp_pointwise_conv2d_fix_fu_542_input_r_address0\(10),
      R => '0'
    );
\add_ln39_reg_621_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln39_reg_621_reg[6]_i_1_n_5\,
      CO(3 downto 0) => \NLW_add_ln39_reg_621_reg[10]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_ln39_reg_621_reg[10]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => sext_ln39_1_fu_478_p1(10),
      S(3 downto 1) => B"000",
      S(0) => \add_ln39_reg_621[10]_i_2_n_5\
    );
\add_ln39_reg_621_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load,
      D => out_w_0_reg_211(1),
      Q => \^grp_pointwise_conv2d_fix_fu_542_input_r_address0\(1),
      R => \select_ln32_reg_611[4]_i_1_n_5\
    );
\add_ln39_reg_621_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load,
      D => sext_ln39_1_fu_478_p1(2),
      Q => \^grp_pointwise_conv2d_fix_fu_542_input_r_address0\(2),
      R => '0'
    );
\add_ln39_reg_621_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln39_reg_621_reg[2]_i_1_n_5\,
      CO(2) => \add_ln39_reg_621_reg[2]_i_1_n_6\,
      CO(1) => \add_ln39_reg_621_reg[2]_i_1_n_7\,
      CO(0) => \add_ln39_reg_621_reg[2]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln39_reg_621[2]_i_2_n_5\,
      DI(2) => \add_ln39_reg_621[2]_i_3_n_5\,
      DI(1) => \add_ln39_reg_621[2]_i_4_n_5\,
      DI(0) => '0',
      O(3 downto 0) => sext_ln39_1_fu_478_p1(5 downto 2),
      S(3) => \add_ln39_reg_621[2]_i_5_n_5\,
      S(2) => \add_ln39_reg_621[2]_i_6_n_5\,
      S(1) => \add_ln39_reg_621[2]_i_7_n_5\,
      S(0) => \add_ln39_reg_621[2]_i_8_n_5\
    );
\add_ln39_reg_621_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load,
      D => sext_ln39_1_fu_478_p1(3),
      Q => \^grp_pointwise_conv2d_fix_fu_542_input_r_address0\(3),
      R => '0'
    );
\add_ln39_reg_621_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load,
      D => sext_ln39_1_fu_478_p1(4),
      Q => \^grp_pointwise_conv2d_fix_fu_542_input_r_address0\(4),
      R => '0'
    );
\add_ln39_reg_621_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load,
      D => sext_ln39_1_fu_478_p1(5),
      Q => \^grp_pointwise_conv2d_fix_fu_542_input_r_address0\(5),
      R => '0'
    );
\add_ln39_reg_621_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load,
      D => sext_ln39_1_fu_478_p1(6),
      Q => \^grp_pointwise_conv2d_fix_fu_542_input_r_address0\(6),
      R => '0'
    );
\add_ln39_reg_621_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln39_reg_621_reg[2]_i_1_n_5\,
      CO(3) => \add_ln39_reg_621_reg[6]_i_1_n_5\,
      CO(2) => \add_ln39_reg_621_reg[6]_i_1_n_6\,
      CO(1) => \add_ln39_reg_621_reg[6]_i_1_n_7\,
      CO(0) => \add_ln39_reg_621_reg[6]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln39_reg_621[6]_i_2_n_5\,
      DI(2) => \add_ln39_reg_621[6]_i_3_n_5\,
      DI(1) => \add_ln39_reg_621[6]_i_4_n_5\,
      DI(0) => \add_ln39_reg_621[6]_i_5_n_5\,
      O(3 downto 0) => sext_ln39_1_fu_478_p1(9 downto 6),
      S(3) => \add_ln39_reg_621[6]_i_6_n_5\,
      S(2) => \add_ln39_reg_621[6]_i_7_n_5\,
      S(1) => \add_ln39_reg_621[6]_i_8_n_5\,
      S(0) => \add_ln39_reg_621[6]_i_9_n_5\
    );
\add_ln39_reg_621_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load,
      D => sext_ln39_1_fu_478_p1(7),
      Q => \^grp_pointwise_conv2d_fix_fu_542_input_r_address0\(7),
      R => '0'
    );
\add_ln39_reg_621_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load,
      D => sext_ln39_1_fu_478_p1(8),
      Q => \^grp_pointwise_conv2d_fix_fu_542_input_r_address0\(8),
      R => '0'
    );
\add_ln39_reg_621_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load,
      D => sext_ln39_1_fu_478_p1(9),
      Q => \^grp_pointwise_conv2d_fix_fu_542_input_r_address0\(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800080"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_d_0_reg_167_reg_n_5_[4]\,
      I2 => \ap_CS_fsm[0]_i_2__0_n_5\,
      I3 => \network_mux_164_16_1_1_U19/mux_2_0\(11),
      I4 => grp_pointwise_conv2d_fix_fu_542_ap_start_reg,
      I5 => \ap_CS_fsm_reg_n_5_[0]\,
      O => grp_pointwise_conv2d_fix_fu_542_ap_done
    );
\ap_CS_fsm[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_2_in,
      I1 => \out_d_0_reg_167_reg_n_5_[3]\,
      O => \ap_CS_fsm[0]_i_2__0_n_5\
    );
\ap_CS_fsm[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \out_d_0_reg_167_reg_n_5_[1]\,
      I1 => \out_d_0_reg_167_reg_n_5_[0]\,
      O => \network_mux_164_16_1_1_U19/mux_2_0\(11)
    );
\ap_CS_fsm[1]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_542_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => \ap_CS_fsm[1]_i_2_n_5\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => indvar_flatten_reg_189(1),
      I1 => indvar_flatten_reg_189(0),
      I2 => indvar_flatten_reg_189(3),
      I3 => indvar_flatten_reg_189(2),
      I4 => \select_ln32_reg_611[4]_i_3_n_5\,
      I5 => ap_CS_fsm_state3,
      O => \ap_CS_fsm[1]_i_2_n_5\
    );
\ap_CS_fsm[2]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => CEA2,
      I1 => \^ap_cs_fsm_reg[4]_0\(0),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF7000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => in_d_0_reg_232,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \ap_CS_fsm[3]_i_2__1_n_5\,
      I5 => load,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_enable_reg_pp0_iter3,
      O => \ap_CS_fsm[3]_i_2__1_n_5\
    );
\ap_CS_fsm[4]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20FF202000000000"
    )
        port map (
      I0 => in_d_0_reg_232,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_enable_reg_pp0_iter3,
      I5 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEEAE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => grp_pointwise_conv2d_fix_fu_542_ap_start_reg,
      I4 => grp_pointwise_conv2d_fix_fu_542_ap_ready,
      O => D(0)
    );
\ap_CS_fsm[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_542_ap_ready,
      I1 => grp_pointwise_conv2d_fix_fu_542_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \out_d_0_reg_167_reg_n_5_[1]\,
      I1 => \out_d_0_reg_167_reg_n_5_[0]\,
      I2 => \out_d_0_reg_167_reg_n_5_[3]\,
      I3 => p_2_in,
      I4 => \out_d_0_reg_167_reg_n_5_[4]\,
      I5 => ap_CS_fsm_state2,
      O => grp_pointwise_conv2d_fix_fu_542_ap_ready
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_pointwise_conv2d_fix_fu_542_ap_done,
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_pp0_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => \^ap_cs_fsm_reg[4]_0\(0),
      R => SS(0)
    );
\ap_enable_reg_pp0_iter0_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A800A800A8A8A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => load,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => in_d_0_reg_232,
      O => \ap_enable_reg_pp0_iter0_i_1__3_n_5\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__3_n_5\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080808"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => in_d_0_reg_232,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ap_CS_fsm_pp0_stage0,
      O => \ap_enable_reg_pp0_iter1_i_1__3_n_5\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__3_n_5\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => SS(0)
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => SS(0)
    );
\buffer_0_reg_222[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => in_d_0_reg_232_pp0_iter2_reg,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => load,
      O => sel
    );
\buffer_0_reg_222[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => trunc_ln_reg_636(0),
      I1 => buffer_0_reg_222_reg(0),
      I2 => load,
      I3 => sext_ln34_reg_597(0),
      O => \buffer_0_reg_222[0]_i_10_n_5\
    );
\buffer_0_reg_222[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln_reg_636(3),
      I1 => load,
      O => \buffer_0_reg_222[0]_i_3_n_5\
    );
\buffer_0_reg_222[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln_reg_636(2),
      I1 => load,
      O => \buffer_0_reg_222[0]_i_4_n_5\
    );
\buffer_0_reg_222[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln_reg_636(1),
      I1 => load,
      O => \buffer_0_reg_222[0]_i_5_n_5\
    );
\buffer_0_reg_222[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln_reg_636(0),
      I1 => load,
      O => \buffer_0_reg_222[0]_i_6_n_5\
    );
\buffer_0_reg_222[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => trunc_ln_reg_636(3),
      I1 => buffer_0_reg_222_reg(3),
      I2 => load,
      I3 => sext_ln34_reg_597(3),
      O => \buffer_0_reg_222[0]_i_7_n_5\
    );
\buffer_0_reg_222[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => trunc_ln_reg_636(2),
      I1 => buffer_0_reg_222_reg(2),
      I2 => load,
      I3 => sext_ln34_reg_597(2),
      O => \buffer_0_reg_222[0]_i_8_n_5\
    );
\buffer_0_reg_222[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => trunc_ln_reg_636(1),
      I1 => buffer_0_reg_222_reg(1),
      I2 => load,
      I3 => sext_ln34_reg_597(1),
      O => \buffer_0_reg_222[0]_i_9_n_5\
    );
\buffer_0_reg_222[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln_reg_636(15),
      I1 => load,
      O => \buffer_0_reg_222[12]_i_2_n_5\
    );
\buffer_0_reg_222[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln_reg_636(14),
      I1 => load,
      O => \buffer_0_reg_222[12]_i_3_n_5\
    );
\buffer_0_reg_222[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln_reg_636(13),
      I1 => load,
      O => \buffer_0_reg_222[12]_i_4_n_5\
    );
\buffer_0_reg_222[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln_reg_636(12),
      I1 => load,
      O => \buffer_0_reg_222[12]_i_5_n_5\
    );
\buffer_0_reg_222[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5CA"
    )
        port map (
      I0 => trunc_ln_reg_636(15),
      I1 => sext_ln34_reg_597(15),
      I2 => load,
      I3 => buffer_0_reg_222_reg(15),
      O => \buffer_0_reg_222[12]_i_6_n_5\
    );
\buffer_0_reg_222[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5CA"
    )
        port map (
      I0 => trunc_ln_reg_636(14),
      I1 => sext_ln34_reg_597(15),
      I2 => load,
      I3 => buffer_0_reg_222_reg(14),
      O => \buffer_0_reg_222[12]_i_7_n_5\
    );
\buffer_0_reg_222[12]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5CA"
    )
        port map (
      I0 => trunc_ln_reg_636(13),
      I1 => sext_ln34_reg_597(15),
      I2 => load,
      I3 => buffer_0_reg_222_reg(13),
      O => \buffer_0_reg_222[12]_i_8_n_5\
    );
\buffer_0_reg_222[12]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => trunc_ln_reg_636(12),
      I1 => buffer_0_reg_222_reg(12),
      I2 => load,
      I3 => sext_ln34_reg_597(12),
      O => \buffer_0_reg_222[12]_i_9_n_5\
    );
\buffer_0_reg_222[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln_reg_636(18),
      I1 => load,
      O => \buffer_0_reg_222[16]_i_2_n_5\
    );
\buffer_0_reg_222[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln_reg_636(17),
      I1 => load,
      O => \buffer_0_reg_222[16]_i_3_n_5\
    );
\buffer_0_reg_222[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln_reg_636(16),
      I1 => load,
      O => \buffer_0_reg_222[16]_i_4_n_5\
    );
\buffer_0_reg_222[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => sext_ln34_reg_597(15),
      I1 => load,
      I2 => buffer_0_reg_222_reg(19),
      I3 => trunc_ln_reg_636(18),
      O => \buffer_0_reg_222[16]_i_5_n_5\
    );
\buffer_0_reg_222[16]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5CA"
    )
        port map (
      I0 => trunc_ln_reg_636(18),
      I1 => sext_ln34_reg_597(15),
      I2 => load,
      I3 => \buffer_0_reg_222_reg_n_5_[18]\,
      O => \buffer_0_reg_222[16]_i_6_n_5\
    );
\buffer_0_reg_222[16]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5CA"
    )
        port map (
      I0 => trunc_ln_reg_636(17),
      I1 => sext_ln34_reg_597(15),
      I2 => load,
      I3 => \buffer_0_reg_222_reg_n_5_[17]\,
      O => \buffer_0_reg_222[16]_i_7_n_5\
    );
\buffer_0_reg_222[16]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5CA"
    )
        port map (
      I0 => trunc_ln_reg_636(16),
      I1 => sext_ln34_reg_597(15),
      I2 => load,
      I3 => \buffer_0_reg_222_reg_n_5_[16]\,
      O => \buffer_0_reg_222[16]_i_8_n_5\
    );
\buffer_0_reg_222[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln_reg_636(7),
      I1 => load,
      O => \buffer_0_reg_222[4]_i_2_n_5\
    );
\buffer_0_reg_222[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln_reg_636(6),
      I1 => load,
      O => \buffer_0_reg_222[4]_i_3_n_5\
    );
\buffer_0_reg_222[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln_reg_636(5),
      I1 => load,
      O => \buffer_0_reg_222[4]_i_4_n_5\
    );
\buffer_0_reg_222[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln_reg_636(4),
      I1 => load,
      O => \buffer_0_reg_222[4]_i_5_n_5\
    );
\buffer_0_reg_222[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => trunc_ln_reg_636(7),
      I1 => buffer_0_reg_222_reg(7),
      I2 => load,
      I3 => sext_ln34_reg_597(7),
      O => \buffer_0_reg_222[4]_i_6_n_5\
    );
\buffer_0_reg_222[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => trunc_ln_reg_636(6),
      I1 => buffer_0_reg_222_reg(6),
      I2 => load,
      I3 => sext_ln34_reg_597(6),
      O => \buffer_0_reg_222[4]_i_7_n_5\
    );
\buffer_0_reg_222[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => trunc_ln_reg_636(5),
      I1 => buffer_0_reg_222_reg(5),
      I2 => load,
      I3 => sext_ln34_reg_597(5),
      O => \buffer_0_reg_222[4]_i_8_n_5\
    );
\buffer_0_reg_222[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => trunc_ln_reg_636(4),
      I1 => buffer_0_reg_222_reg(4),
      I2 => load,
      I3 => sext_ln34_reg_597(4),
      O => \buffer_0_reg_222[4]_i_9_n_5\
    );
\buffer_0_reg_222[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln_reg_636(11),
      I1 => load,
      O => \buffer_0_reg_222[8]_i_2_n_5\
    );
\buffer_0_reg_222[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln_reg_636(10),
      I1 => load,
      O => \buffer_0_reg_222[8]_i_3_n_5\
    );
\buffer_0_reg_222[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln_reg_636(9),
      I1 => load,
      O => \buffer_0_reg_222[8]_i_4_n_5\
    );
\buffer_0_reg_222[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln_reg_636(8),
      I1 => load,
      O => \buffer_0_reg_222[8]_i_5_n_5\
    );
\buffer_0_reg_222[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => trunc_ln_reg_636(11),
      I1 => buffer_0_reg_222_reg(11),
      I2 => load,
      I3 => sext_ln34_reg_597(11),
      O => \buffer_0_reg_222[8]_i_6_n_5\
    );
\buffer_0_reg_222[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => trunc_ln_reg_636(10),
      I1 => buffer_0_reg_222_reg(10),
      I2 => load,
      I3 => sext_ln34_reg_597(10),
      O => \buffer_0_reg_222[8]_i_7_n_5\
    );
\buffer_0_reg_222[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => trunc_ln_reg_636(9),
      I1 => buffer_0_reg_222_reg(9),
      I2 => load,
      I3 => sext_ln34_reg_597(9),
      O => \buffer_0_reg_222[8]_i_8_n_5\
    );
\buffer_0_reg_222[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => trunc_ln_reg_636(8),
      I1 => buffer_0_reg_222_reg(8),
      I2 => load,
      I3 => sext_ln34_reg_597(8),
      O => \buffer_0_reg_222[8]_i_9_n_5\
    );
\buffer_0_reg_222_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \buffer_0_reg_222_reg[0]_i_2_n_12\,
      Q => buffer_0_reg_222_reg(0),
      R => '0'
    );
\buffer_0_reg_222_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buffer_0_reg_222_reg[0]_i_2_n_5\,
      CO(2) => \buffer_0_reg_222_reg[0]_i_2_n_6\,
      CO(1) => \buffer_0_reg_222_reg[0]_i_2_n_7\,
      CO(0) => \buffer_0_reg_222_reg[0]_i_2_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_222[0]_i_3_n_5\,
      DI(2) => \buffer_0_reg_222[0]_i_4_n_5\,
      DI(1) => \buffer_0_reg_222[0]_i_5_n_5\,
      DI(0) => \buffer_0_reg_222[0]_i_6_n_5\,
      O(3) => \buffer_0_reg_222_reg[0]_i_2_n_9\,
      O(2) => \buffer_0_reg_222_reg[0]_i_2_n_10\,
      O(1) => \buffer_0_reg_222_reg[0]_i_2_n_11\,
      O(0) => \buffer_0_reg_222_reg[0]_i_2_n_12\,
      S(3) => \buffer_0_reg_222[0]_i_7_n_5\,
      S(2) => \buffer_0_reg_222[0]_i_8_n_5\,
      S(1) => \buffer_0_reg_222[0]_i_9_n_5\,
      S(0) => \buffer_0_reg_222[0]_i_10_n_5\
    );
\buffer_0_reg_222_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \buffer_0_reg_222_reg[8]_i_1_n_10\,
      Q => buffer_0_reg_222_reg(10),
      R => '0'
    );
\buffer_0_reg_222_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \buffer_0_reg_222_reg[8]_i_1_n_9\,
      Q => buffer_0_reg_222_reg(11),
      R => '0'
    );
\buffer_0_reg_222_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \buffer_0_reg_222_reg[12]_i_1_n_12\,
      Q => buffer_0_reg_222_reg(12),
      R => '0'
    );
\buffer_0_reg_222_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_222_reg[8]_i_1_n_5\,
      CO(3) => \buffer_0_reg_222_reg[12]_i_1_n_5\,
      CO(2) => \buffer_0_reg_222_reg[12]_i_1_n_6\,
      CO(1) => \buffer_0_reg_222_reg[12]_i_1_n_7\,
      CO(0) => \buffer_0_reg_222_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_222[12]_i_2_n_5\,
      DI(2) => \buffer_0_reg_222[12]_i_3_n_5\,
      DI(1) => \buffer_0_reg_222[12]_i_4_n_5\,
      DI(0) => \buffer_0_reg_222[12]_i_5_n_5\,
      O(3) => \buffer_0_reg_222_reg[12]_i_1_n_9\,
      O(2) => \buffer_0_reg_222_reg[12]_i_1_n_10\,
      O(1) => \buffer_0_reg_222_reg[12]_i_1_n_11\,
      O(0) => \buffer_0_reg_222_reg[12]_i_1_n_12\,
      S(3) => \buffer_0_reg_222[12]_i_6_n_5\,
      S(2) => \buffer_0_reg_222[12]_i_7_n_5\,
      S(1) => \buffer_0_reg_222[12]_i_8_n_5\,
      S(0) => \buffer_0_reg_222[12]_i_9_n_5\
    );
\buffer_0_reg_222_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \buffer_0_reg_222_reg[12]_i_1_n_11\,
      Q => buffer_0_reg_222_reg(13),
      R => '0'
    );
\buffer_0_reg_222_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \buffer_0_reg_222_reg[12]_i_1_n_10\,
      Q => buffer_0_reg_222_reg(14),
      R => '0'
    );
\buffer_0_reg_222_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \buffer_0_reg_222_reg[12]_i_1_n_9\,
      Q => buffer_0_reg_222_reg(15),
      R => '0'
    );
\buffer_0_reg_222_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \buffer_0_reg_222_reg[16]_i_1_n_12\,
      Q => \buffer_0_reg_222_reg_n_5_[16]\,
      R => '0'
    );
\buffer_0_reg_222_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_222_reg[12]_i_1_n_5\,
      CO(3) => \NLW_buffer_0_reg_222_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \buffer_0_reg_222_reg[16]_i_1_n_6\,
      CO(1) => \buffer_0_reg_222_reg[16]_i_1_n_7\,
      CO(0) => \buffer_0_reg_222_reg[16]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \buffer_0_reg_222[16]_i_2_n_5\,
      DI(1) => \buffer_0_reg_222[16]_i_3_n_5\,
      DI(0) => \buffer_0_reg_222[16]_i_4_n_5\,
      O(3) => \buffer_0_reg_222_reg[16]_i_1_n_9\,
      O(2) => \buffer_0_reg_222_reg[16]_i_1_n_10\,
      O(1) => \buffer_0_reg_222_reg[16]_i_1_n_11\,
      O(0) => \buffer_0_reg_222_reg[16]_i_1_n_12\,
      S(3) => \buffer_0_reg_222[16]_i_5_n_5\,
      S(2) => \buffer_0_reg_222[16]_i_6_n_5\,
      S(1) => \buffer_0_reg_222[16]_i_7_n_5\,
      S(0) => \buffer_0_reg_222[16]_i_8_n_5\
    );
\buffer_0_reg_222_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \buffer_0_reg_222_reg[16]_i_1_n_11\,
      Q => \buffer_0_reg_222_reg_n_5_[17]\,
      R => '0'
    );
\buffer_0_reg_222_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \buffer_0_reg_222_reg[16]_i_1_n_10\,
      Q => \buffer_0_reg_222_reg_n_5_[18]\,
      R => '0'
    );
\buffer_0_reg_222_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \buffer_0_reg_222_reg[16]_i_1_n_9\,
      Q => buffer_0_reg_222_reg(19),
      R => '0'
    );
\buffer_0_reg_222_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \buffer_0_reg_222_reg[0]_i_2_n_11\,
      Q => buffer_0_reg_222_reg(1),
      R => '0'
    );
\buffer_0_reg_222_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \buffer_0_reg_222_reg[0]_i_2_n_10\,
      Q => buffer_0_reg_222_reg(2),
      R => '0'
    );
\buffer_0_reg_222_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \buffer_0_reg_222_reg[0]_i_2_n_9\,
      Q => buffer_0_reg_222_reg(3),
      R => '0'
    );
\buffer_0_reg_222_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \buffer_0_reg_222_reg[4]_i_1_n_12\,
      Q => buffer_0_reg_222_reg(4),
      R => '0'
    );
\buffer_0_reg_222_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_222_reg[0]_i_2_n_5\,
      CO(3) => \buffer_0_reg_222_reg[4]_i_1_n_5\,
      CO(2) => \buffer_0_reg_222_reg[4]_i_1_n_6\,
      CO(1) => \buffer_0_reg_222_reg[4]_i_1_n_7\,
      CO(0) => \buffer_0_reg_222_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_222[4]_i_2_n_5\,
      DI(2) => \buffer_0_reg_222[4]_i_3_n_5\,
      DI(1) => \buffer_0_reg_222[4]_i_4_n_5\,
      DI(0) => \buffer_0_reg_222[4]_i_5_n_5\,
      O(3) => \buffer_0_reg_222_reg[4]_i_1_n_9\,
      O(2) => \buffer_0_reg_222_reg[4]_i_1_n_10\,
      O(1) => \buffer_0_reg_222_reg[4]_i_1_n_11\,
      O(0) => \buffer_0_reg_222_reg[4]_i_1_n_12\,
      S(3) => \buffer_0_reg_222[4]_i_6_n_5\,
      S(2) => \buffer_0_reg_222[4]_i_7_n_5\,
      S(1) => \buffer_0_reg_222[4]_i_8_n_5\,
      S(0) => \buffer_0_reg_222[4]_i_9_n_5\
    );
\buffer_0_reg_222_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \buffer_0_reg_222_reg[4]_i_1_n_11\,
      Q => buffer_0_reg_222_reg(5),
      R => '0'
    );
\buffer_0_reg_222_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \buffer_0_reg_222_reg[4]_i_1_n_10\,
      Q => buffer_0_reg_222_reg(6),
      R => '0'
    );
\buffer_0_reg_222_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \buffer_0_reg_222_reg[4]_i_1_n_9\,
      Q => buffer_0_reg_222_reg(7),
      R => '0'
    );
\buffer_0_reg_222_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \buffer_0_reg_222_reg[8]_i_1_n_12\,
      Q => buffer_0_reg_222_reg(8),
      R => '0'
    );
\buffer_0_reg_222_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_222_reg[4]_i_1_n_5\,
      CO(3) => \buffer_0_reg_222_reg[8]_i_1_n_5\,
      CO(2) => \buffer_0_reg_222_reg[8]_i_1_n_6\,
      CO(1) => \buffer_0_reg_222_reg[8]_i_1_n_7\,
      CO(0) => \buffer_0_reg_222_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_222[8]_i_2_n_5\,
      DI(2) => \buffer_0_reg_222[8]_i_3_n_5\,
      DI(1) => \buffer_0_reg_222[8]_i_4_n_5\,
      DI(0) => \buffer_0_reg_222[8]_i_5_n_5\,
      O(3) => \buffer_0_reg_222_reg[8]_i_1_n_9\,
      O(2) => \buffer_0_reg_222_reg[8]_i_1_n_10\,
      O(1) => \buffer_0_reg_222_reg[8]_i_1_n_11\,
      O(0) => \buffer_0_reg_222_reg[8]_i_1_n_12\,
      S(3) => \buffer_0_reg_222[8]_i_6_n_5\,
      S(2) => \buffer_0_reg_222[8]_i_7_n_5\,
      S(1) => \buffer_0_reg_222[8]_i_8_n_5\,
      S(0) => \buffer_0_reg_222[8]_i_9_n_5\
    );
\buffer_0_reg_222_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \buffer_0_reg_222_reg[8]_i_1_n_11\,
      Q => buffer_0_reg_222_reg(9),
      R => '0'
    );
grp_pointwise_conv2d_fix_fu_542_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7FFFFF0000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_d_0_reg_167_reg_n_5_[4]\,
      I2 => \ap_CS_fsm[0]_i_2__0_n_5\,
      I3 => \network_mux_164_16_1_1_U19/mux_2_0\(11),
      I4 => Q(0),
      I5 => grp_pointwise_conv2d_fix_fu_542_ap_start_reg,
      O => \ap_CS_fsm_reg[1]_0\
    );
\in_d_0_reg_232[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => in_d_0_reg_232,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => load,
      O => \in_d_0_reg_232[0]_i_1_n_5\
    );
\in_d_0_reg_232_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_d_0_reg_232,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => in_d_0_reg_232_pp0_iter1_reg,
      O => \in_d_0_reg_232_pp0_iter1_reg[0]_i_1_n_5\
    );
\in_d_0_reg_232_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \in_d_0_reg_232_pp0_iter1_reg[0]_i_1_n_5\,
      Q => in_d_0_reg_232_pp0_iter1_reg,
      R => '0'
    );
\in_d_0_reg_232_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => in_d_0_reg_232_pp0_iter1_reg,
      Q => in_d_0_reg_232_pp0_iter2_reg,
      R => '0'
    );
\in_d_0_reg_232_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \in_d_0_reg_232[0]_i_1_n_5\,
      Q => in_d_0_reg_232,
      R => '0'
    );
\indvar_flatten_reg_189[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_d_0_reg_167_reg_n_5_[1]\,
      I2 => \out_d_0_reg_167_reg_n_5_[0]\,
      I3 => \out_d_0_reg_167_reg_n_5_[3]\,
      I4 => p_2_in,
      I5 => \out_d_0_reg_167_reg_n_5_[4]\,
      O => CEA2
    );
\indvar_flatten_reg_189_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => add_ln31_reg_606(0),
      Q => indvar_flatten_reg_189(0),
      R => CEA2
    );
\indvar_flatten_reg_189_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => add_ln31_reg_606(1),
      Q => indvar_flatten_reg_189(1),
      R => CEA2
    );
\indvar_flatten_reg_189_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => add_ln31_reg_606(2),
      Q => indvar_flatten_reg_189(2),
      R => CEA2
    );
\indvar_flatten_reg_189_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => add_ln31_reg_606(3),
      Q => indvar_flatten_reg_189(3),
      R => CEA2
    );
\indvar_flatten_reg_189_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => add_ln31_reg_606(4),
      Q => indvar_flatten_reg_189(4),
      R => CEA2
    );
\indvar_flatten_reg_189_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => add_ln31_reg_606(5),
      Q => indvar_flatten_reg_189(5),
      R => CEA2
    );
\indvar_flatten_reg_189_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => add_ln31_reg_606(6),
      Q => indvar_flatten_reg_189(6),
      R => CEA2
    );
\indvar_flatten_reg_189_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => add_ln31_reg_606(7),
      Q => indvar_flatten_reg_189(7),
      R => CEA2
    );
\indvar_flatten_reg_189_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => add_ln31_reg_606(8),
      Q => indvar_flatten_reg_189(8),
      R => CEA2
    );
\indvar_flatten_reg_189_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => add_ln31_reg_606(9),
      Q => indvar_flatten_reg_189(9),
      R => CEA2
    );
mul_ln39_fu_493_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => mul_ln39_fu_493_p2_i_3_n_5,
      A(28) => mul_ln39_fu_493_p2_i_3_n_5,
      A(27) => mul_ln39_fu_493_p2_i_3_n_5,
      A(26) => mul_ln39_fu_493_p2_i_3_n_5,
      A(25) => mul_ln39_fu_493_p2_i_3_n_5,
      A(24) => mul_ln39_fu_493_p2_i_3_n_5,
      A(23) => mul_ln39_fu_493_p2_i_3_n_5,
      A(22) => mul_ln39_fu_493_p2_i_3_n_5,
      A(21) => mul_ln39_fu_493_p2_i_3_n_5,
      A(20) => mul_ln39_fu_493_p2_i_3_n_5,
      A(19) => mul_ln39_fu_493_p2_i_3_n_5,
      A(18) => mul_ln39_fu_493_p2_i_3_n_5,
      A(17) => mul_ln39_fu_493_p2_i_3_n_5,
      A(16) => mul_ln39_fu_493_p2_i_3_n_5,
      A(15) => mul_ln39_fu_493_p2_i_3_n_5,
      A(14) => mul_ln39_fu_493_p2_i_3_n_5,
      A(13) => mul_ln39_fu_493_p2_i_3_n_5,
      A(12) => mul_ln39_fu_493_p2_i_4_n_5,
      A(11) => mul_ln39_fu_493_p2_i_5_n_5,
      A(10) => mul_ln39_fu_493_p2_i_6_n_5,
      A(9) => mul_ln39_fu_493_p2_i_7_n_5,
      A(8) => mul_ln39_fu_493_p2_i_8_n_5,
      A(7) => mul_ln39_fu_493_p2_i_9_n_5,
      A(6) => mul_ln39_fu_493_p2_i_10_n_5,
      A(5) => mul_ln39_fu_493_p2_i_11_n_5,
      A(4) => mul_ln39_fu_493_p2_i_12_n_5,
      A(3) => mul_ln39_fu_493_p2_i_13_n_5,
      A(2) => mul_ln39_fu_493_p2_i_14_n_5,
      A(1) => mul_ln39_fu_493_p2_i_15_n_5,
      A(0) => mul_ln39_fu_493_p2_i_16_n_5,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln39_fu_493_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q0(15),
      B(16) => q0(15),
      B(15 downto 0) => q0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln39_fu_493_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln39_fu_493_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln39_fu_493_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEB2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => mul_ln39_fu_493_p2_i_2_n_5,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln39_fu_493_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_ln39_fu_493_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 33) => NLW_mul_ln39_fu_493_p2_P_UNCONNECTED(47 downto 33),
      P(32) => mul_ln39_fu_493_p2_n_78,
      P(31 downto 13) => trunc_ln_reg_636(18 downto 0),
      P(12) => mul_ln39_fu_493_p2_n_98,
      P(11) => mul_ln39_fu_493_p2_n_99,
      P(10) => mul_ln39_fu_493_p2_n_100,
      P(9) => mul_ln39_fu_493_p2_n_101,
      P(8) => mul_ln39_fu_493_p2_n_102,
      P(7) => mul_ln39_fu_493_p2_n_103,
      P(6) => mul_ln39_fu_493_p2_n_104,
      P(5) => mul_ln39_fu_493_p2_n_105,
      P(4) => mul_ln39_fu_493_p2_n_106,
      P(3) => mul_ln39_fu_493_p2_n_107,
      P(2) => mul_ln39_fu_493_p2_n_108,
      P(1) => mul_ln39_fu_493_p2_n_109,
      P(0) => mul_ln39_fu_493_p2_n_110,
      PATTERNBDETECT => NLW_mul_ln39_fu_493_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln39_fu_493_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_ln39_fu_493_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln39_fu_493_p2_UNDERFLOW_UNCONNECTED
    );
mul_ln39_fu_493_p2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => in_d_0_reg_232,
      O => CEB2
    );
mul_ln39_fu_493_p2_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9039"
    )
        port map (
      I0 => \out_d_0_reg_167_reg_n_5_[0]\,
      I1 => \out_d_0_reg_167_reg_n_5_[1]\,
      I2 => p_2_in,
      I3 => \out_d_0_reg_167_reg_n_5_[3]\,
      O => mul_ln39_fu_493_p2_i_10_n_5
    );
mul_ln39_fu_493_p2_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AE1"
    )
        port map (
      I0 => \out_d_0_reg_167_reg_n_5_[1]\,
      I1 => \out_d_0_reg_167_reg_n_5_[0]\,
      I2 => \out_d_0_reg_167_reg_n_5_[3]\,
      I3 => p_2_in,
      O => mul_ln39_fu_493_p2_i_11_n_5
    );
mul_ln39_fu_493_p2_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C213"
    )
        port map (
      I0 => \out_d_0_reg_167_reg_n_5_[1]\,
      I1 => \out_d_0_reg_167_reg_n_5_[0]\,
      I2 => \out_d_0_reg_167_reg_n_5_[3]\,
      I3 => p_2_in,
      O => mul_ln39_fu_493_p2_i_12_n_5
    );
mul_ln39_fu_493_p2_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C667"
    )
        port map (
      I0 => \out_d_0_reg_167_reg_n_5_[1]\,
      I1 => \out_d_0_reg_167_reg_n_5_[0]\,
      I2 => p_2_in,
      I3 => \out_d_0_reg_167_reg_n_5_[3]\,
      O => mul_ln39_fu_493_p2_i_13_n_5
    );
mul_ln39_fu_493_p2_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7B0"
    )
        port map (
      I0 => \out_d_0_reg_167_reg_n_5_[3]\,
      I1 => p_2_in,
      I2 => \out_d_0_reg_167_reg_n_5_[1]\,
      I3 => \out_d_0_reg_167_reg_n_5_[0]\,
      O => mul_ln39_fu_493_p2_i_14_n_5
    );
mul_ln39_fu_493_p2_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"230B"
    )
        port map (
      I0 => \out_d_0_reg_167_reg_n_5_[3]\,
      I1 => p_2_in,
      I2 => \out_d_0_reg_167_reg_n_5_[0]\,
      I3 => \out_d_0_reg_167_reg_n_5_[1]\,
      O => mul_ln39_fu_493_p2_i_15_n_5
    );
mul_ln39_fu_493_p2_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3D8"
    )
        port map (
      I0 => \out_d_0_reg_167_reg_n_5_[0]\,
      I1 => p_2_in,
      I2 => \out_d_0_reg_167_reg_n_5_[3]\,
      I3 => \out_d_0_reg_167_reg_n_5_[1]\,
      O => mul_ln39_fu_493_p2_i_16_n_5
    );
mul_ln39_fu_493_p2_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in_d_0_reg_232_pp0_iter1_reg,
      O => mul_ln39_fu_493_p2_i_2_n_5
    );
mul_ln39_fu_493_p2_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"188E"
    )
        port map (
      I0 => \out_d_0_reg_167_reg_n_5_[1]\,
      I1 => \out_d_0_reg_167_reg_n_5_[0]\,
      I2 => \out_d_0_reg_167_reg_n_5_[3]\,
      I3 => p_2_in,
      O => mul_ln39_fu_493_p2_i_3_n_5
    );
mul_ln39_fu_493_p2_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"19CE"
    )
        port map (
      I0 => \out_d_0_reg_167_reg_n_5_[0]\,
      I1 => \out_d_0_reg_167_reg_n_5_[1]\,
      I2 => \out_d_0_reg_167_reg_n_5_[3]\,
      I3 => p_2_in,
      O => mul_ln39_fu_493_p2_i_4_n_5
    );
mul_ln39_fu_493_p2_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1C62"
    )
        port map (
      I0 => \out_d_0_reg_167_reg_n_5_[3]\,
      I1 => p_2_in,
      I2 => \out_d_0_reg_167_reg_n_5_[0]\,
      I3 => \out_d_0_reg_167_reg_n_5_[1]\,
      O => mul_ln39_fu_493_p2_i_5_n_5
    );
mul_ln39_fu_493_p2_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1463"
    )
        port map (
      I0 => \out_d_0_reg_167_reg_n_5_[1]\,
      I1 => \out_d_0_reg_167_reg_n_5_[0]\,
      I2 => p_2_in,
      I3 => \out_d_0_reg_167_reg_n_5_[3]\,
      O => mul_ln39_fu_493_p2_i_6_n_5
    );
mul_ln39_fu_493_p2_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9326"
    )
        port map (
      I0 => \out_d_0_reg_167_reg_n_5_[1]\,
      I1 => \out_d_0_reg_167_reg_n_5_[0]\,
      I2 => \out_d_0_reg_167_reg_n_5_[3]\,
      I3 => p_2_in,
      O => mul_ln39_fu_493_p2_i_7_n_5
    );
mul_ln39_fu_493_p2_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4915"
    )
        port map (
      I0 => p_2_in,
      I1 => \out_d_0_reg_167_reg_n_5_[3]\,
      I2 => \out_d_0_reg_167_reg_n_5_[0]\,
      I3 => \out_d_0_reg_167_reg_n_5_[1]\,
      O => mul_ln39_fu_493_p2_i_8_n_5
    );
mul_ln39_fu_493_p2_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5F0D"
    )
        port map (
      I0 => p_2_in,
      I1 => \out_d_0_reg_167_reg_n_5_[3]\,
      I2 => \out_d_0_reg_167_reg_n_5_[0]\,
      I3 => \out_d_0_reg_167_reg_n_5_[1]\,
      O => mul_ln39_fu_493_p2_i_9_n_5
    );
\out_d_0_reg_167[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_fu_542_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => \ap_CS_fsm[1]_i_2_n_5\,
      O => out_d_0_reg_167
    );
\out_d_0_reg_167[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2_n_5\,
      O => ap_NS_fsm1
    );
\out_d_0_reg_167_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_d_reg_592(0),
      Q => \out_d_0_reg_167_reg_n_5_[0]\,
      R => out_d_0_reg_167
    );
\out_d_0_reg_167_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_d_reg_592(1),
      Q => \out_d_0_reg_167_reg_n_5_[1]\,
      R => out_d_0_reg_167
    );
\out_d_0_reg_167_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_d_reg_592(2),
      Q => p_2_in,
      R => out_d_0_reg_167
    );
\out_d_0_reg_167_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_d_reg_592(3),
      Q => \out_d_0_reg_167_reg_n_5_[3]\,
      R => out_d_0_reg_167
    );
\out_d_0_reg_167_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => out_d_reg_592(4),
      Q => \out_d_0_reg_167_reg_n_5_[4]\,
      R => out_d_0_reg_167
    );
\out_d_reg_592[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_d_0_reg_167_reg_n_5_[0]\,
      O => out_d_fu_261_p2(0)
    );
\out_d_reg_592[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_d_0_reg_167_reg_n_5_[1]\,
      I1 => \out_d_0_reg_167_reg_n_5_[0]\,
      O => out_d_fu_261_p2(1)
    );
\out_d_reg_592[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \out_d_0_reg_167_reg_n_5_[0]\,
      I1 => \out_d_0_reg_167_reg_n_5_[1]\,
      I2 => p_2_in,
      O => out_d_fu_261_p2(2)
    );
\out_d_reg_592[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6CCC"
    )
        port map (
      I0 => p_2_in,
      I1 => \out_d_0_reg_167_reg_n_5_[3]\,
      I2 => \out_d_0_reg_167_reg_n_5_[1]\,
      I3 => \out_d_0_reg_167_reg_n_5_[0]\,
      O => out_d_fu_261_p2(3)
    );
\out_d_reg_592[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_2_in,
      I1 => \out_d_0_reg_167_reg_n_5_[3]\,
      I2 => \out_d_0_reg_167_reg_n_5_[1]\,
      I3 => \out_d_0_reg_167_reg_n_5_[0]\,
      I4 => \out_d_0_reg_167_reg_n_5_[4]\,
      O => out_d_fu_261_p2(4)
    );
\out_d_reg_592_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_261_p2(0),
      Q => out_d_reg_592(0),
      R => '0'
    );
\out_d_reg_592_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_261_p2(1),
      Q => out_d_reg_592(1),
      R => '0'
    );
\out_d_reg_592_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_261_p2(2),
      Q => out_d_reg_592(2),
      R => '0'
    );
\out_d_reg_592_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_261_p2(3),
      Q => out_d_reg_592(3),
      R => '0'
    );
\out_d_reg_592_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_261_p2(4),
      Q => out_d_reg_592(4),
      R => '0'
    );
\out_h_0_reg_200_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => select_ln31_reg_616(0),
      Q => out_h_0_reg_200(0),
      R => CEA2
    );
\out_h_0_reg_200_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => select_ln31_reg_616(1),
      Q => out_h_0_reg_200(1),
      R => CEA2
    );
\out_h_0_reg_200_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => select_ln31_reg_616(2),
      Q => out_h_0_reg_200(2),
      R => CEA2
    );
\out_h_0_reg_200_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => select_ln31_reg_616(3),
      Q => out_h_0_reg_200(3),
      R => CEA2
    );
\out_h_0_reg_200_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => select_ln31_reg_616(4),
      Q => out_h_0_reg_200(4),
      R => CEA2
    );
\out_w_0_reg_211[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^grp_pointwise_conv2d_fix_fu_542_input_r_address0\(0),
      O => out_w_fu_568_p2(0)
    );
\out_w_0_reg_211[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^grp_pointwise_conv2d_fix_fu_542_input_r_address0\(0),
      I1 => \^grp_pointwise_conv2d_fix_fu_542_input_r_address0\(1),
      O => out_w_fu_568_p2(1)
    );
\out_w_0_reg_211[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^grp_pointwise_conv2d_fix_fu_542_input_r_address0\(0),
      I1 => \^grp_pointwise_conv2d_fix_fu_542_input_r_address0\(1),
      I2 => select_ln32_reg_611(2),
      O => out_w_fu_568_p2(2)
    );
\out_w_0_reg_211[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^grp_pointwise_conv2d_fix_fu_542_input_r_address0\(1),
      I1 => \^grp_pointwise_conv2d_fix_fu_542_input_r_address0\(0),
      I2 => select_ln32_reg_611(2),
      I3 => select_ln32_reg_611(3),
      O => out_w_fu_568_p2(3)
    );
\out_w_0_reg_211[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => select_ln32_reg_611(2),
      I1 => \^grp_pointwise_conv2d_fix_fu_542_input_r_address0\(0),
      I2 => \^grp_pointwise_conv2d_fix_fu_542_input_r_address0\(1),
      I3 => select_ln32_reg_611(3),
      I4 => select_ln32_reg_611(4),
      O => out_w_fu_568_p2(4)
    );
\out_w_0_reg_211_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => out_w_fu_568_p2(0),
      Q => out_w_0_reg_211(0),
      R => CEA2
    );
\out_w_0_reg_211_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => out_w_fu_568_p2(1),
      Q => out_w_0_reg_211(1),
      R => CEA2
    );
\out_w_0_reg_211_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => out_w_fu_568_p2(2),
      Q => out_w_0_reg_211(2),
      R => CEA2
    );
\out_w_0_reg_211_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => out_w_fu_568_p2(3),
      Q => out_w_0_reg_211(3),
      R => CEA2
    );
\out_w_0_reg_211_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(0),
      D => out_w_fu_568_p2(4),
      Q => out_w_0_reg_211(4),
      R => CEA2
    );
\phi_mul_reg_178_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln24_reg_584(10),
      Q => phi_mul_reg_178(10),
      R => out_d_0_reg_167
    );
\phi_mul_reg_178_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln24_reg_584(11),
      Q => phi_mul_reg_178(11),
      R => out_d_0_reg_167
    );
\phi_mul_reg_178_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln24_reg_584(12),
      Q => phi_mul_reg_178(12),
      R => out_d_0_reg_167
    );
\phi_mul_reg_178_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln24_reg_584(13),
      Q => phi_mul_reg_178(13),
      R => out_d_0_reg_167
    );
\phi_mul_reg_178_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln24_reg_584(3),
      Q => phi_mul_reg_178(3),
      R => out_d_0_reg_167
    );
\phi_mul_reg_178_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln24_reg_584(4),
      Q => phi_mul_reg_178(4),
      R => out_d_0_reg_167
    );
\phi_mul_reg_178_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln24_reg_584(5),
      Q => phi_mul_reg_178(5),
      R => out_d_0_reg_167
    );
\phi_mul_reg_178_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln24_reg_584(6),
      Q => phi_mul_reg_178(6),
      R => out_d_0_reg_167
    );
\phi_mul_reg_178_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln24_reg_584(7),
      Q => phi_mul_reg_178(7),
      R => out_d_0_reg_167
    );
\phi_mul_reg_178_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln24_reg_584(8),
      Q => phi_mul_reg_178(8),
      R => out_d_0_reg_167
    );
\phi_mul_reg_178_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln24_reg_584(9),
      Q => phi_mul_reg_178(9),
      R => out_d_0_reg_167
    );
ram_reg_0_i_146: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D800D8FFD800D8"
    )
        port map (
      I0 => MemBank_B_address010_out,
      I1 => ram_reg_0_2,
      I2 => ram_reg_0_3,
      I3 => Q(1),
      I4 => buffer_0_reg_222_reg(1),
      I5 => buffer_0_reg_222_reg(19),
      O => ram_reg_0_i_146_n_5
    );
ram_reg_0_i_148: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D800D8FFD800D8"
    )
        port map (
      I0 => MemBank_B_address010_out,
      I1 => ram_reg_0_4,
      I2 => ram_reg_0_5,
      I3 => Q(1),
      I4 => buffer_0_reg_222_reg(0),
      I5 => buffer_0_reg_222_reg(19),
      O => ram_reg_0_i_148_n_5
    );
ram_reg_0_i_165: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln24_reg_579_reg(12),
      I1 => zext_ln24_reg_579_reg(13),
      O => ram_reg_0_i_165_n_5
    );
ram_reg_0_i_166: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln24_reg_579_reg(11),
      I1 => zext_ln24_reg_579_reg(12),
      O => ram_reg_0_i_166_n_5
    );
ram_reg_0_i_172: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_228_n_5,
      CO(3) => ram_reg_0_i_172_n_5,
      CO(2) => ram_reg_0_i_172_n_6,
      CO(1) => ram_reg_0_i_172_n_7,
      CO(0) => ram_reg_0_i_172_n_8,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln24_reg_579_reg(7 downto 4),
      O(3 downto 0) => output_r_address0(7 downto 4),
      S(3) => ram_reg_0_i_327_n_5,
      S(2) => ram_reg_0_i_328_n_5,
      S(1) => ram_reg_0_i_329_n_5,
      S(0) => ram_reg_0_i_330_n_5
    );
ram_reg_0_i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^grp_pointwise_conv2d_fix_fu_542_input_r_address0\(10),
      O => ram_reg_0_i_173_n_5
    );
ram_reg_0_i_174: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^grp_pointwise_conv2d_fix_fu_542_input_r_address0\(10),
      I1 => zext_ln24_reg_579_reg(11),
      O => ram_reg_0_i_174_n_5
    );
ram_reg_0_i_175: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^grp_pointwise_conv2d_fix_fu_542_input_r_address0\(10),
      I1 => zext_ln24_reg_579_reg(10),
      O => ram_reg_0_i_175_n_5
    );
ram_reg_0_i_176: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_579_reg(9),
      I1 => \^grp_pointwise_conv2d_fix_fu_542_input_r_address0\(9),
      O => ram_reg_0_i_176_n_5
    );
ram_reg_0_i_177: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_579_reg(8),
      I1 => \^grp_pointwise_conv2d_fix_fu_542_input_r_address0\(8),
      O => ram_reg_0_i_177_n_5
    );
\ram_reg_0_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => Q(1),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => Q(4),
      I4 => Q(3),
      O => \ap_CS_fsm_reg[7]\
    );
ram_reg_0_i_228: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_228_n_5,
      CO(2) => ram_reg_0_i_228_n_6,
      CO(1) => ram_reg_0_i_228_n_7,
      CO(0) => ram_reg_0_i_228_n_8,
      CYINIT => '0',
      DI(3) => zext_ln24_reg_579_reg(3),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => output_r_address0(3 downto 0),
      S(3) => ram_reg_0_i_402_n_5,
      S(2) => ram_reg_0_i_403_n_5,
      S(1) => ram_reg_0_i_404_n_5,
      S(0) => ram_reg_0_i_405_n_5
    );
ram_reg_0_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAEA0000AAEA"
    )
        port map (
      I0 => ram_reg_0_1,
      I1 => Q(2),
      I2 => trunc_ln46_fu_1078_p1(1),
      I3 => trunc_ln46_fu_1078_p1(16),
      I4 => ram_reg_0_0,
      I5 => ram_reg_0_i_146_n_5,
      O => d0(1)
    );
ram_reg_0_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAEA0000AAEA"
    )
        port map (
      I0 => ram_reg_0,
      I1 => Q(2),
      I2 => trunc_ln46_fu_1078_p1(0),
      I3 => trunc_ln46_fu_1078_p1(16),
      I4 => ram_reg_0_0,
      I5 => ram_reg_0_i_148_n_5,
      O => d0(0)
    );
ram_reg_0_i_327: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_579_reg(7),
      I1 => \^grp_pointwise_conv2d_fix_fu_542_input_r_address0\(7),
      O => ram_reg_0_i_327_n_5
    );
ram_reg_0_i_328: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_579_reg(6),
      I1 => \^grp_pointwise_conv2d_fix_fu_542_input_r_address0\(6),
      O => ram_reg_0_i_328_n_5
    );
ram_reg_0_i_329: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_579_reg(5),
      I1 => \^grp_pointwise_conv2d_fix_fu_542_input_r_address0\(5),
      O => ram_reg_0_i_329_n_5
    );
ram_reg_0_i_330: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_579_reg(4),
      I1 => \^grp_pointwise_conv2d_fix_fu_542_input_r_address0\(4),
      O => ram_reg_0_i_330_n_5
    );
ram_reg_0_i_402: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_579_reg(3),
      I1 => \^grp_pointwise_conv2d_fix_fu_542_input_r_address0\(3),
      O => ram_reg_0_i_402_n_5
    );
ram_reg_0_i_403: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^grp_pointwise_conv2d_fix_fu_542_input_r_address0\(2),
      O => ram_reg_0_i_403_n_5
    );
ram_reg_0_i_404: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^grp_pointwise_conv2d_fix_fu_542_input_r_address0\(1),
      O => ram_reg_0_i_404_n_5
    );
ram_reg_0_i_405: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^grp_pointwise_conv2d_fix_fu_542_input_r_address0\(0),
      O => ram_reg_0_i_405_n_5
    );
ram_reg_0_i_44: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_47_n_5,
      CO(3 downto 1) => NLW_ram_reg_0_i_44_CO_UNCONNECTED(3 downto 1),
      CO(0) => ram_reg_0_i_44_n_8,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => zext_ln24_reg_579_reg(11),
      O(3 downto 2) => NLW_ram_reg_0_i_44_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => output_r_address0(13 downto 12),
      S(3 downto 2) => B"00",
      S(1) => ram_reg_0_i_165_n_5,
      S(0) => ram_reg_0_i_166_n_5
    );
ram_reg_0_i_47: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_172_n_5,
      CO(3) => ram_reg_0_i_47_n_5,
      CO(2) => ram_reg_0_i_47_n_6,
      CO(1) => ram_reg_0_i_47_n_7,
      CO(0) => ram_reg_0_i_47_n_8,
      CYINIT => '0',
      DI(3) => ram_reg_0_i_173_n_5,
      DI(2) => \^grp_pointwise_conv2d_fix_fu_542_input_r_address0\(10),
      DI(1 downto 0) => zext_ln24_reg_579_reg(9 downto 8),
      O(3 downto 0) => output_r_address0(11 downto 8),
      S(3) => ram_reg_0_i_174_n_5,
      S(2) => ram_reg_0_i_175_n_5,
      S(1) => ram_reg_0_i_176_n_5,
      S(0) => ram_reg_0_i_177_n_5
    );
ram_reg_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAEA0000AAEA"
    )
        port map (
      I0 => ram_reg_1_0,
      I1 => Q(2),
      I2 => trunc_ln46_fu_1078_p1(3),
      I3 => trunc_ln46_fu_1078_p1(16),
      I4 => ram_reg_0_0,
      I5 => ram_reg_1_i_4_n_5,
      O => d0(3)
    );
ram_reg_1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAEA0000AAEA"
    )
        port map (
      I0 => ram_reg_1,
      I1 => Q(2),
      I2 => trunc_ln46_fu_1078_p1(2),
      I3 => trunc_ln46_fu_1078_p1(16),
      I4 => ram_reg_0_0,
      I5 => ram_reg_1_i_6_n_5,
      O => d0(2)
    );
ram_reg_1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D800D8FFD800D8"
    )
        port map (
      I0 => MemBank_B_address010_out,
      I1 => ram_reg_1_1,
      I2 => ram_reg_1_2,
      I3 => Q(1),
      I4 => buffer_0_reg_222_reg(3),
      I5 => buffer_0_reg_222_reg(19),
      O => ram_reg_1_i_4_n_5
    );
ram_reg_1_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D800D8FFD800D8"
    )
        port map (
      I0 => MemBank_B_address010_out,
      I1 => ram_reg_1_3,
      I2 => ram_reg_1_4,
      I3 => Q(1),
      I4 => buffer_0_reg_222_reg(2),
      I5 => buffer_0_reg_222_reg(19),
      O => ram_reg_1_i_6_n_5
    );
ram_reg_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAEA0000AAEA"
    )
        port map (
      I0 => ram_reg_2_0,
      I1 => Q(2),
      I2 => trunc_ln46_fu_1078_p1(5),
      I3 => trunc_ln46_fu_1078_p1(16),
      I4 => ram_reg_0_0,
      I5 => ram_reg_2_i_7_n_5,
      O => d0(5)
    );
ram_reg_2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAEA0000AAEA"
    )
        port map (
      I0 => ram_reg_2,
      I1 => Q(2),
      I2 => trunc_ln46_fu_1078_p1(4),
      I3 => trunc_ln46_fu_1078_p1(16),
      I4 => ram_reg_0_0,
      I5 => ram_reg_2_i_9_n_5,
      O => d0(4)
    );
ram_reg_2_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D800D8FFD800D8"
    )
        port map (
      I0 => MemBank_B_address010_out,
      I1 => ram_reg_2_1,
      I2 => ram_reg_2_2,
      I3 => Q(1),
      I4 => buffer_0_reg_222_reg(5),
      I5 => buffer_0_reg_222_reg(19),
      O => ram_reg_2_i_7_n_5
    );
ram_reg_2_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D800D8FFD800D8"
    )
        port map (
      I0 => MemBank_B_address010_out,
      I1 => ram_reg_2_3,
      I2 => ram_reg_2_4,
      I3 => Q(1),
      I4 => buffer_0_reg_222_reg(4),
      I5 => buffer_0_reg_222_reg(19),
      O => ram_reg_2_i_9_n_5
    );
ram_reg_3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAEA0000AAEA"
    )
        port map (
      I0 => ram_reg_3_0,
      I1 => Q(2),
      I2 => trunc_ln46_fu_1078_p1(7),
      I3 => trunc_ln46_fu_1078_p1(16),
      I4 => ram_reg_0_0,
      I5 => ram_reg_3_i_4_n_5,
      O => d0(7)
    );
ram_reg_3_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAEA0000AAEA"
    )
        port map (
      I0 => ram_reg_3,
      I1 => Q(2),
      I2 => trunc_ln46_fu_1078_p1(6),
      I3 => trunc_ln46_fu_1078_p1(16),
      I4 => ram_reg_0_0,
      I5 => ram_reg_3_i_6_n_5,
      O => d0(6)
    );
ram_reg_3_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D800D8FFD800D8"
    )
        port map (
      I0 => MemBank_B_address010_out,
      I1 => ram_reg_3_1,
      I2 => ram_reg_3_2,
      I3 => Q(1),
      I4 => buffer_0_reg_222_reg(7),
      I5 => buffer_0_reg_222_reg(19),
      O => ram_reg_3_i_4_n_5
    );
ram_reg_3_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D800D8FFD800D8"
    )
        port map (
      I0 => MemBank_B_address010_out,
      I1 => ram_reg_3_3,
      I2 => ram_reg_3_4,
      I3 => Q(1),
      I4 => buffer_0_reg_222_reg(6),
      I5 => buffer_0_reg_222_reg(19),
      O => ram_reg_3_i_6_n_5
    );
ram_reg_4_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAEA0000AAEA"
    )
        port map (
      I0 => ram_reg_4_0,
      I1 => Q(2),
      I2 => trunc_ln46_fu_1078_p1(9),
      I3 => trunc_ln46_fu_1078_p1(16),
      I4 => ram_reg_0_0,
      I5 => ram_reg_4_i_5_n_5,
      O => d0(9)
    );
ram_reg_4_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAEA0000AAEA"
    )
        port map (
      I0 => ram_reg_4,
      I1 => Q(2),
      I2 => trunc_ln46_fu_1078_p1(8),
      I3 => trunc_ln46_fu_1078_p1(16),
      I4 => ram_reg_0_0,
      I5 => ram_reg_4_i_7_n_5,
      O => d0(8)
    );
ram_reg_4_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D800D8FFD800D8"
    )
        port map (
      I0 => MemBank_B_address010_out,
      I1 => ram_reg_4_1,
      I2 => ram_reg_4_2,
      I3 => Q(1),
      I4 => buffer_0_reg_222_reg(9),
      I5 => buffer_0_reg_222_reg(19),
      O => ram_reg_4_i_5_n_5
    );
ram_reg_4_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D800D8FFD800D8"
    )
        port map (
      I0 => MemBank_B_address010_out,
      I1 => ram_reg_4_3,
      I2 => ram_reg_4_4,
      I3 => Q(1),
      I4 => buffer_0_reg_222_reg(8),
      I5 => buffer_0_reg_222_reg(19),
      O => ram_reg_4_i_7_n_5
    );
ram_reg_5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAEA0000AAEA"
    )
        port map (
      I0 => ram_reg_5_0,
      I1 => Q(2),
      I2 => trunc_ln46_fu_1078_p1(11),
      I3 => trunc_ln46_fu_1078_p1(16),
      I4 => ram_reg_0_0,
      I5 => ram_reg_5_i_6_n_5,
      O => d0(11)
    );
ram_reg_5_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAEA0000AAEA"
    )
        port map (
      I0 => ram_reg_5,
      I1 => Q(2),
      I2 => trunc_ln46_fu_1078_p1(10),
      I3 => trunc_ln46_fu_1078_p1(16),
      I4 => ram_reg_0_0,
      I5 => ram_reg_5_i_8_n_5,
      O => d0(10)
    );
ram_reg_5_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D800D8FFD800D8"
    )
        port map (
      I0 => MemBank_B_address010_out,
      I1 => ram_reg_5_1,
      I2 => ram_reg_5_2,
      I3 => Q(1),
      I4 => buffer_0_reg_222_reg(11),
      I5 => buffer_0_reg_222_reg(19),
      O => ram_reg_5_i_6_n_5
    );
ram_reg_5_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D800D8FFD800D8"
    )
        port map (
      I0 => MemBank_B_address010_out,
      I1 => ram_reg_5_3,
      I2 => ram_reg_5_4,
      I3 => Q(1),
      I4 => buffer_0_reg_222_reg(10),
      I5 => buffer_0_reg_222_reg(19),
      O => ram_reg_5_i_8_n_5
    );
ram_reg_6_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAEA0000AAEA"
    )
        port map (
      I0 => ram_reg_6_0,
      I1 => Q(2),
      I2 => trunc_ln46_fu_1078_p1(13),
      I3 => trunc_ln46_fu_1078_p1(16),
      I4 => ram_reg_0_0,
      I5 => ram_reg_6_i_5_n_5,
      O => d0(13)
    );
ram_reg_6_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAEA0000AAEA"
    )
        port map (
      I0 => ram_reg_6,
      I1 => Q(2),
      I2 => trunc_ln46_fu_1078_p1(12),
      I3 => trunc_ln46_fu_1078_p1(16),
      I4 => ram_reg_0_0,
      I5 => ram_reg_6_i_7_n_5,
      O => d0(12)
    );
ram_reg_6_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D800D8FFD800D8"
    )
        port map (
      I0 => MemBank_B_address010_out,
      I1 => ram_reg_6_1,
      I2 => ram_reg_6_2,
      I3 => Q(1),
      I4 => buffer_0_reg_222_reg(13),
      I5 => buffer_0_reg_222_reg(19),
      O => ram_reg_6_i_5_n_5
    );
ram_reg_6_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D800D8FFD800D8"
    )
        port map (
      I0 => MemBank_B_address010_out,
      I1 => ram_reg_6_3,
      I2 => ram_reg_6_4,
      I3 => Q(1),
      I4 => buffer_0_reg_222_reg(12),
      I5 => buffer_0_reg_222_reg(19),
      O => ram_reg_6_i_7_n_5
    );
ram_reg_7_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAEA0000AAEA"
    )
        port map (
      I0 => ram_reg_7_0,
      I1 => Q(2),
      I2 => trunc_ln46_fu_1078_p1(15),
      I3 => trunc_ln46_fu_1078_p1(16),
      I4 => ram_reg_0_0,
      I5 => ram_reg_7_i_6_n_5,
      O => d0(15)
    );
ram_reg_7_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAEA0000AAEA"
    )
        port map (
      I0 => ram_reg_7,
      I1 => Q(2),
      I2 => trunc_ln46_fu_1078_p1(14),
      I3 => trunc_ln46_fu_1078_p1(16),
      I4 => ram_reg_0_0,
      I5 => ram_reg_7_i_8_n_5,
      O => d0(14)
    );
ram_reg_7_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D800D8FFD800D8"
    )
        port map (
      I0 => MemBank_B_address010_out,
      I1 => ram_reg_7_1,
      I2 => ram_reg_7_2,
      I3 => Q(1),
      I4 => buffer_0_reg_222_reg(15),
      I5 => buffer_0_reg_222_reg(19),
      O => ram_reg_7_i_6_n_5
    );
ram_reg_7_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D800D8FFD800D8"
    )
        port map (
      I0 => MemBank_B_address010_out,
      I1 => ram_reg_7_3,
      I2 => ram_reg_7_4,
      I3 => Q(1),
      I4 => buffer_0_reg_222_reg(14),
      I5 => buffer_0_reg_222_reg(19),
      O => ram_reg_7_i_8_n_5
    );
\select_ln31_reg_616[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAAAAAAAAAAAAA"
    )
        port map (
      I0 => out_h_0_reg_200(0),
      I1 => out_w_0_reg_211(1),
      I2 => out_w_0_reg_211(0),
      I3 => out_w_0_reg_211(3),
      I4 => out_w_0_reg_211(2),
      I5 => out_w_0_reg_211(4),
      O => select_ln31_fu_460_p3(0)
    );
\select_ln31_reg_616[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6C"
    )
        port map (
      I0 => out_h_0_reg_200(0),
      I1 => out_h_0_reg_200(1),
      I2 => \select_ln31_reg_616[4]_i_2_n_5\,
      O => select_ln31_fu_460_p3(1)
    );
\select_ln31_reg_616[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78F0"
    )
        port map (
      I0 => out_h_0_reg_200(0),
      I1 => out_h_0_reg_200(1),
      I2 => out_h_0_reg_200(2),
      I3 => \select_ln31_reg_616[4]_i_2_n_5\,
      O => select_ln31_fu_460_p3(2)
    );
\select_ln31_reg_616[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FF00"
    )
        port map (
      I0 => out_h_0_reg_200(1),
      I1 => out_h_0_reg_200(0),
      I2 => out_h_0_reg_200(2),
      I3 => out_h_0_reg_200(3),
      I4 => \select_ln31_reg_616[4]_i_2_n_5\,
      O => select_ln31_fu_460_p3(3)
    );
\select_ln31_reg_616[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFF0000"
    )
        port map (
      I0 => out_h_0_reg_200(2),
      I1 => out_h_0_reg_200(0),
      I2 => out_h_0_reg_200(1),
      I3 => out_h_0_reg_200(3),
      I4 => out_h_0_reg_200(4),
      I5 => \select_ln31_reg_616[4]_i_2_n_5\,
      O => select_ln31_fu_460_p3(4)
    );
\select_ln31_reg_616[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => out_w_0_reg_211(1),
      I1 => out_w_0_reg_211(0),
      I2 => out_w_0_reg_211(3),
      I3 => out_w_0_reg_211(2),
      I4 => out_w_0_reg_211(4),
      O => \select_ln31_reg_616[4]_i_2_n_5\
    );
\select_ln31_reg_616_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load,
      D => select_ln31_fu_460_p3(0),
      Q => select_ln31_reg_616(0),
      R => '0'
    );
\select_ln31_reg_616_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load,
      D => select_ln31_fu_460_p3(1),
      Q => select_ln31_reg_616(1),
      R => '0'
    );
\select_ln31_reg_616_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load,
      D => select_ln31_fu_460_p3(2),
      Q => select_ln31_reg_616(2),
      R => '0'
    );
\select_ln31_reg_616_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load,
      D => select_ln31_fu_460_p3(3),
      Q => select_ln31_reg_616(3),
      R => '0'
    );
\select_ln31_reg_616_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load,
      D => select_ln31_fu_460_p3(4),
      Q => select_ln31_reg_616(4),
      R => '0'
    );
\select_ln32_reg_611[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => out_w_0_reg_211(4),
      I1 => out_w_0_reg_211(2),
      I2 => out_w_0_reg_211(3),
      I3 => out_w_0_reg_211(0),
      I4 => out_w_0_reg_211(1),
      I5 => load,
      O => \select_ln32_reg_611[4]_i_1_n_5\
    );
\select_ln32_reg_611[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => indvar_flatten_reg_189(1),
      I2 => indvar_flatten_reg_189(0),
      I3 => indvar_flatten_reg_189(3),
      I4 => indvar_flatten_reg_189(2),
      I5 => \select_ln32_reg_611[4]_i_3_n_5\,
      O => load
    );
\select_ln32_reg_611[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => indvar_flatten_reg_189(4),
      I1 => indvar_flatten_reg_189(5),
      I2 => indvar_flatten_reg_189(6),
      I3 => indvar_flatten_reg_189(7),
      I4 => indvar_flatten_reg_189(9),
      I5 => indvar_flatten_reg_189(8),
      O => \select_ln32_reg_611[4]_i_3_n_5\
    );
\select_ln32_reg_611_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load,
      D => out_w_0_reg_211(2),
      Q => select_ln32_reg_611(2),
      R => \select_ln32_reg_611[4]_i_1_n_5\
    );
\select_ln32_reg_611_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load,
      D => out_w_0_reg_211(3),
      Q => select_ln32_reg_611(3),
      R => \select_ln32_reg_611[4]_i_1_n_5\
    );
\select_ln32_reg_611_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load,
      D => out_w_0_reg_211(4),
      Q => select_ln32_reg_611(4),
      R => \select_ln32_reg_611[4]_i_1_n_5\
    );
\sext_ln34_reg_597[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A352"
    )
        port map (
      I0 => \out_d_0_reg_167_reg_n_5_[1]\,
      I1 => \out_d_0_reg_167_reg_n_5_[0]\,
      I2 => p_2_in,
      I3 => \out_d_0_reg_167_reg_n_5_[3]\,
      O => mux_4_0(0)
    );
\sext_ln34_reg_597[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F8D4"
    )
        port map (
      I0 => \out_d_0_reg_167_reg_n_5_[1]\,
      I1 => \out_d_0_reg_167_reg_n_5_[0]\,
      I2 => p_2_in,
      I3 => \out_d_0_reg_167_reg_n_5_[3]\,
      O => mux_4_0(10)
    );
\sext_ln34_reg_597[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F8DE"
    )
        port map (
      I0 => \out_d_0_reg_167_reg_n_5_[1]\,
      I1 => \out_d_0_reg_167_reg_n_5_[0]\,
      I2 => p_2_in,
      I3 => \out_d_0_reg_167_reg_n_5_[3]\,
      O => mux_4_0(11)
    );
\sext_ln34_reg_597[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4994"
    )
        port map (
      I0 => \out_d_0_reg_167_reg_n_5_[1]\,
      I1 => \out_d_0_reg_167_reg_n_5_[0]\,
      I2 => p_2_in,
      I3 => \out_d_0_reg_167_reg_n_5_[3]\,
      O => mux_4_0(12)
    );
\sext_ln34_reg_597[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4894"
    )
        port map (
      I0 => \out_d_0_reg_167_reg_n_5_[1]\,
      I1 => \out_d_0_reg_167_reg_n_5_[0]\,
      I2 => p_2_in,
      I3 => \out_d_0_reg_167_reg_n_5_[3]\,
      O => mux_4_0(15)
    );
\sext_ln34_reg_597[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDB7"
    )
        port map (
      I0 => p_2_in,
      I1 => \out_d_0_reg_167_reg_n_5_[3]\,
      I2 => \out_d_0_reg_167_reg_n_5_[0]\,
      I3 => \out_d_0_reg_167_reg_n_5_[1]\,
      O => mux_4_0(1)
    );
\sext_ln34_reg_597[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B12"
    )
        port map (
      I0 => \out_d_0_reg_167_reg_n_5_[1]\,
      I1 => \out_d_0_reg_167_reg_n_5_[0]\,
      I2 => \out_d_0_reg_167_reg_n_5_[3]\,
      I3 => p_2_in,
      O => mux_4_0(2)
    );
\sext_ln34_reg_597[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1A83"
    )
        port map (
      I0 => \out_d_0_reg_167_reg_n_5_[1]\,
      I1 => \out_d_0_reg_167_reg_n_5_[0]\,
      I2 => p_2_in,
      I3 => \out_d_0_reg_167_reg_n_5_[3]\,
      O => mux_4_0(3)
    );
\sext_ln34_reg_597[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"988A"
    )
        port map (
      I0 => \out_d_0_reg_167_reg_n_5_[1]\,
      I1 => \out_d_0_reg_167_reg_n_5_[0]\,
      I2 => p_2_in,
      I3 => \out_d_0_reg_167_reg_n_5_[3]\,
      O => mux_4_0(4)
    );
\sext_ln34_reg_597[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7C87"
    )
        port map (
      I0 => \out_d_0_reg_167_reg_n_5_[3]\,
      I1 => p_2_in,
      I2 => \out_d_0_reg_167_reg_n_5_[0]\,
      I3 => \out_d_0_reg_167_reg_n_5_[1]\,
      O => mux_4_0(5)
    );
\sext_ln34_reg_597[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A018"
    )
        port map (
      I0 => \out_d_0_reg_167_reg_n_5_[1]\,
      I1 => \out_d_0_reg_167_reg_n_5_[0]\,
      I2 => p_2_in,
      I3 => \out_d_0_reg_167_reg_n_5_[3]\,
      O => mux_4_0(6)
    );
\sext_ln34_reg_597[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3BDE"
    )
        port map (
      I0 => \out_d_0_reg_167_reg_n_5_[1]\,
      I1 => \out_d_0_reg_167_reg_n_5_[0]\,
      I2 => p_2_in,
      I3 => \out_d_0_reg_167_reg_n_5_[3]\,
      O => mux_4_0(7)
    );
\sext_ln34_reg_597[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D596"
    )
        port map (
      I0 => p_2_in,
      I1 => \out_d_0_reg_167_reg_n_5_[3]\,
      I2 => \out_d_0_reg_167_reg_n_5_[0]\,
      I3 => \out_d_0_reg_167_reg_n_5_[1]\,
      O => mux_4_0(8)
    );
\sext_ln34_reg_597[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E5B6"
    )
        port map (
      I0 => p_2_in,
      I1 => \out_d_0_reg_167_reg_n_5_[3]\,
      I2 => \out_d_0_reg_167_reg_n_5_[0]\,
      I3 => \out_d_0_reg_167_reg_n_5_[1]\,
      O => mux_4_0(9)
    );
\sext_ln34_reg_597_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => mux_4_0(0),
      Q => sext_ln34_reg_597(0),
      R => '0'
    );
\sext_ln34_reg_597_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => mux_4_0(10),
      Q => sext_ln34_reg_597(10),
      R => '0'
    );
\sext_ln34_reg_597_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => mux_4_0(11),
      Q => sext_ln34_reg_597(11),
      R => '0'
    );
\sext_ln34_reg_597_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => mux_4_0(12),
      Q => sext_ln34_reg_597(12),
      R => '0'
    );
\sext_ln34_reg_597_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => mux_4_0(15),
      Q => sext_ln34_reg_597(15),
      R => '0'
    );
\sext_ln34_reg_597_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => mux_4_0(1),
      Q => sext_ln34_reg_597(1),
      R => '0'
    );
\sext_ln34_reg_597_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => mux_4_0(2),
      Q => sext_ln34_reg_597(2),
      R => '0'
    );
\sext_ln34_reg_597_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => mux_4_0(3),
      Q => sext_ln34_reg_597(3),
      R => '0'
    );
\sext_ln34_reg_597_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => mux_4_0(4),
      Q => sext_ln34_reg_597(4),
      R => '0'
    );
\sext_ln34_reg_597_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => mux_4_0(5),
      Q => sext_ln34_reg_597(5),
      R => '0'
    );
\sext_ln34_reg_597_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => mux_4_0(6),
      Q => sext_ln34_reg_597(6),
      R => '0'
    );
\sext_ln34_reg_597_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => mux_4_0(7),
      Q => sext_ln34_reg_597(7),
      R => '0'
    );
\sext_ln34_reg_597_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => mux_4_0(8),
      Q => sext_ln34_reg_597(8),
      R => '0'
    );
\sext_ln34_reg_597_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => mux_4_0(9),
      Q => sext_ln34_reg_597(9),
      R => '0'
    );
\zext_ln24_reg_579_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_178(10),
      Q => zext_ln24_reg_579_reg(10),
      R => '0'
    );
\zext_ln24_reg_579_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_178(11),
      Q => zext_ln24_reg_579_reg(11),
      R => '0'
    );
\zext_ln24_reg_579_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_178(12),
      Q => zext_ln24_reg_579_reg(12),
      R => '0'
    );
\zext_ln24_reg_579_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_178(13),
      Q => zext_ln24_reg_579_reg(13),
      R => '0'
    );
\zext_ln24_reg_579_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_178(3),
      Q => zext_ln24_reg_579_reg(3),
      R => '0'
    );
\zext_ln24_reg_579_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_178(4),
      Q => zext_ln24_reg_579_reg(4),
      R => '0'
    );
\zext_ln24_reg_579_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_178(5),
      Q => zext_ln24_reg_579_reg(5),
      R => '0'
    );
\zext_ln24_reg_579_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_178(6),
      Q => zext_ln24_reg_579_reg(6),
      R => '0'
    );
\zext_ln24_reg_579_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_178(7),
      Q => zext_ln24_reg_579_reg(7),
      R => '0'
    );
\zext_ln24_reg_579_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_178(8),
      Q => zext_ln24_reg_579_reg(8),
      R => '0'
    );
\zext_ln24_reg_579_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_178(9),
      Q => zext_ln24_reg_579_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_A is
  port (
    \ap_CS_fsm_reg[25]\ : out STD_LOGIC;
    MemBank_B_address011_out : out STD_LOGIC;
    \ap_CS_fsm_reg[39]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[25]_0\ : out STD_LOGIC;
    MemBank_A_address01 : out STD_LOGIC;
    MemBank_B_ce01 : out STD_LOGIC;
    \ap_CS_fsm_reg[31]\ : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_0 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_1 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_2 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_3 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_4 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_5 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_6 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_7 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_8 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_9 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_10 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_11 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_12 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_13 : out STD_LOGIC;
    input_data_data_V_0_sel_rd_reg_14 : out STD_LOGIC;
    q0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    MemBank_B_address010_out : in STD_LOGIC;
    input_data_data_V_0_sel : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_7_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_7_1 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_A;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_A is
begin
network_MemBank_A_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_A_ram
     port map (
      ADDRARDADDR(13 downto 0) => ADDRARDADDR(13 downto 0),
      MemBank_A_address01 => MemBank_A_address01,
      MemBank_B_address010_out => MemBank_B_address010_out,
      MemBank_B_address011_out => MemBank_B_address011_out,
      MemBank_B_ce01 => MemBank_B_ce01,
      Q(11 downto 0) => Q(11 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      \ap_CS_fsm_reg[25]\ => \ap_CS_fsm_reg[25]\,
      \ap_CS_fsm_reg[25]_0\ => \ap_CS_fsm_reg[25]_0\,
      \ap_CS_fsm_reg[31]\ => \ap_CS_fsm_reg[31]\,
      \ap_CS_fsm_reg[39]\ => \ap_CS_fsm_reg[39]\,
      ap_clk => ap_clk,
      d0(15 downto 0) => d0(15 downto 0),
      input_data_data_V_0_sel => input_data_data_V_0_sel,
      input_data_data_V_0_sel_rd_reg => input_data_data_V_0_sel_rd_reg,
      input_data_data_V_0_sel_rd_reg_0 => input_data_data_V_0_sel_rd_reg_0,
      input_data_data_V_0_sel_rd_reg_1 => input_data_data_V_0_sel_rd_reg_1,
      input_data_data_V_0_sel_rd_reg_10 => input_data_data_V_0_sel_rd_reg_10,
      input_data_data_V_0_sel_rd_reg_11 => input_data_data_V_0_sel_rd_reg_11,
      input_data_data_V_0_sel_rd_reg_12 => input_data_data_V_0_sel_rd_reg_12,
      input_data_data_V_0_sel_rd_reg_13 => input_data_data_V_0_sel_rd_reg_13,
      input_data_data_V_0_sel_rd_reg_14 => input_data_data_V_0_sel_rd_reg_14,
      input_data_data_V_0_sel_rd_reg_2 => input_data_data_V_0_sel_rd_reg_2,
      input_data_data_V_0_sel_rd_reg_3 => input_data_data_V_0_sel_rd_reg_3,
      input_data_data_V_0_sel_rd_reg_4 => input_data_data_V_0_sel_rd_reg_4,
      input_data_data_V_0_sel_rd_reg_5 => input_data_data_V_0_sel_rd_reg_5,
      input_data_data_V_0_sel_rd_reg_6 => input_data_data_V_0_sel_rd_reg_6,
      input_data_data_V_0_sel_rd_reg_7 => input_data_data_V_0_sel_rd_reg_7,
      input_data_data_V_0_sel_rd_reg_8 => input_data_data_V_0_sel_rd_reg_8,
      input_data_data_V_0_sel_rd_reg_9 => input_data_data_V_0_sel_rd_reg_9,
      q0(15 downto 0) => q0(15 downto 0),
      ram_reg_0_0 => ram_reg_0,
      ram_reg_2_0 => ram_reg_2,
      ram_reg_7_0(15 downto 0) => ram_reg_7(15 downto 0),
      ram_reg_7_1(15 downto 0) => ram_reg_7_0(15 downto 0),
      ram_reg_7_2(1 downto 0) => ram_reg_7_1(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_B is
  port (
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    q0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_7 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_7_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_7_1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_7_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[23]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]_11\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]_12\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]_13\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]_14\ : out STD_LOGIC;
    \ap_CS_fsm_reg[39]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[39]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[39]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[39]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[39]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[39]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[39]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[39]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[39]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[39]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[39]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[39]_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[39]_11\ : out STD_LOGIC;
    \ap_CS_fsm_reg[39]_12\ : out STD_LOGIC;
    \ap_CS_fsm_reg[39]_13\ : out STD_LOGIC;
    \ap_CS_fsm_reg[39]_14\ : out STD_LOGIC;
    \ap_CS_fsm_reg[19]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[39]_15\ : out STD_LOGIC;
    MemBank_B_address010_out : out STD_LOGIC;
    MemBank_B_address01 : out STD_LOGIC;
    \ap_CS_fsm_reg[25]\ : out STD_LOGIC;
    reg_3551 : in STD_LOGIC;
    p : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \select_ln31_2_reg_887_reg[13]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    trunc_ln46_fu_1378_p1 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    trunc_ln46_fu_1394_p1 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    trunc_ln46_fu_816_p1 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    MemBank_B_address011_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_0_0 : in STD_LOGIC;
    ram_reg_0_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_7_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_7_4 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_B;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_B is
begin
network_MemBank_B_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_B_ram
     port map (
      A(15 downto 0) => A(15 downto 0),
      ADDRARDADDR(13 downto 0) => ADDRARDADDR(13 downto 0),
      ADDRBWRADDR(13 downto 0) => ADDRBWRADDR(13 downto 0),
      CO(0) => CO(0),
      MemBank_B_address01 => MemBank_B_address01,
      MemBank_B_address010_out => MemBank_B_address010_out,
      MemBank_B_address011_out => MemBank_B_address011_out,
      Q(15 downto 0) => Q(15 downto 0),
      S(3 downto 0) => S(3 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      WEBWE(1 downto 0) => WEBWE(1 downto 0),
      \ap_CS_fsm_reg[19]\ => \ap_CS_fsm_reg[19]\,
      \ap_CS_fsm_reg[23]\ => \ap_CS_fsm_reg[23]\,
      \ap_CS_fsm_reg[23]_0\ => \ap_CS_fsm_reg[23]_0\,
      \ap_CS_fsm_reg[23]_1\ => \ap_CS_fsm_reg[23]_1\,
      \ap_CS_fsm_reg[23]_10\ => \ap_CS_fsm_reg[23]_10\,
      \ap_CS_fsm_reg[23]_11\ => \ap_CS_fsm_reg[23]_11\,
      \ap_CS_fsm_reg[23]_12\ => \ap_CS_fsm_reg[23]_12\,
      \ap_CS_fsm_reg[23]_13\ => \ap_CS_fsm_reg[23]_13\,
      \ap_CS_fsm_reg[23]_14\ => \ap_CS_fsm_reg[23]_14\,
      \ap_CS_fsm_reg[23]_2\ => \ap_CS_fsm_reg[23]_2\,
      \ap_CS_fsm_reg[23]_3\ => \ap_CS_fsm_reg[23]_3\,
      \ap_CS_fsm_reg[23]_4\ => \ap_CS_fsm_reg[23]_4\,
      \ap_CS_fsm_reg[23]_5\ => \ap_CS_fsm_reg[23]_5\,
      \ap_CS_fsm_reg[23]_6\ => \ap_CS_fsm_reg[23]_6\,
      \ap_CS_fsm_reg[23]_7\ => \ap_CS_fsm_reg[23]_7\,
      \ap_CS_fsm_reg[23]_8\ => \ap_CS_fsm_reg[23]_8\,
      \ap_CS_fsm_reg[23]_9\ => \ap_CS_fsm_reg[23]_9\,
      \ap_CS_fsm_reg[25]\ => \ap_CS_fsm_reg[25]\,
      \ap_CS_fsm_reg[39]\ => \ap_CS_fsm_reg[39]\,
      \ap_CS_fsm_reg[39]_0\ => \ap_CS_fsm_reg[39]_0\,
      \ap_CS_fsm_reg[39]_1\ => \ap_CS_fsm_reg[39]_1\,
      \ap_CS_fsm_reg[39]_10\ => \ap_CS_fsm_reg[39]_10\,
      \ap_CS_fsm_reg[39]_11\ => \ap_CS_fsm_reg[39]_11\,
      \ap_CS_fsm_reg[39]_12\ => \ap_CS_fsm_reg[39]_12\,
      \ap_CS_fsm_reg[39]_13\ => \ap_CS_fsm_reg[39]_13\,
      \ap_CS_fsm_reg[39]_14\ => \ap_CS_fsm_reg[39]_14\,
      \ap_CS_fsm_reg[39]_15\ => \ap_CS_fsm_reg[39]_15\,
      \ap_CS_fsm_reg[39]_2\ => \ap_CS_fsm_reg[39]_2\,
      \ap_CS_fsm_reg[39]_3\ => \ap_CS_fsm_reg[39]_3\,
      \ap_CS_fsm_reg[39]_4\ => \ap_CS_fsm_reg[39]_4\,
      \ap_CS_fsm_reg[39]_5\ => \ap_CS_fsm_reg[39]_5\,
      \ap_CS_fsm_reg[39]_6\ => \ap_CS_fsm_reg[39]_6\,
      \ap_CS_fsm_reg[39]_7\ => \ap_CS_fsm_reg[39]_7\,
      \ap_CS_fsm_reg[39]_8\ => \ap_CS_fsm_reg[39]_8\,
      \ap_CS_fsm_reg[39]_9\ => \ap_CS_fsm_reg[39]_9\,
      ap_clk => ap_clk,
      d0(15 downto 0) => d0(15 downto 0),
      p => p,
      q0(15 downto 0) => q0(15 downto 0),
      q1(15 downto 0) => q1(15 downto 0),
      ram_reg_0_0(13 downto 0) => ram_reg_0(13 downto 0),
      ram_reg_0_1 => ram_reg_0_0,
      ram_reg_0_2 => ram_reg_0_1,
      ram_reg_7_0(15 downto 0) => ram_reg_7(15 downto 0),
      ram_reg_7_1(15 downto 0) => ram_reg_7_0(15 downto 0),
      ram_reg_7_2(15 downto 0) => ram_reg_7_1(15 downto 0),
      ram_reg_7_3(0) => ram_reg_7_2(0),
      ram_reg_7_4(1 downto 0) => ram_reg_7_3(1 downto 0),
      ram_reg_7_5(1 downto 0) => ram_reg_7_4(1 downto 0),
      reg_3551 => reg_3551,
      \select_ln31_2_reg_887_reg[13]\(3 downto 0) => \select_ln31_2_reg_887_reg[13]\(3 downto 0),
      trunc_ln46_fu_1378_p1(16 downto 0) => trunc_ln46_fu_1378_p1(16 downto 0),
      trunc_ln46_fu_1394_p1(16 downto 0) => trunc_ln46_fu_1394_p1(16 downto 0),
      trunc_ln46_fu_816_p1(16 downto 0) => trunc_ln46_fu_816_p1(16 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_Out is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    icmp_ln197_reg_688_pp0_iter1_reg : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    output_data_data_V_1_ack_in : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_Out;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_Out is
begin
network_MemBank_Out_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_Out_ram
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      icmp_ln197_reg_688_pp0_iter1_reg => icmp_ln197_reg_688_pp0_iter1_reg,
      output_data_data_V_1_ack_in => output_data_data_V_1_ack_in,
      q0(15 downto 0) => q0(15 downto 0),
      ram_reg_0(9 downto 0) => ram_reg(9 downto 0),
      ram_reg_1(9 downto 0) => ram_reg_0(9 downto 0),
      ram_reg_2 => ram_reg_1,
      ram_reg_3 => ram_reg_2,
      ram_reg_4 => ram_reg_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_1_w_s is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 13 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_clk : in STD_LOGIC;
    SeparableConv2D_1_w_s_ce0 : in STD_LOGIC;
    SeparableConv2D_1_w_s_ce1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_1_w_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_1_w_s is
begin
network_SeparableConv2D_1_w_s_rom_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_1_w_s_rom
     port map (
      ADDRARDADDR(7 downto 0) => ADDRARDADDR(7 downto 0),
      ADDRBWRADDR(7 downto 0) => ADDRBWRADDR(7 downto 0),
      DOADO(13 downto 0) => DOADO(13 downto 0),
      DOBDO(13 downto 0) => DOBDO(13 downto 0),
      SeparableConv2D_1_w_s_ce0 => SeparableConv2D_1_w_s_ce0,
      SeparableConv2D_1_w_s_ce1 => SeparableConv2D_1_w_s_ce1,
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_2_w_s is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    SeparableConv2D_2_w_s_ce0 : in STD_LOGIC;
    SeparableConv2D_2_w_s_ce1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_2_w_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_2_w_s is
begin
network_SeparableConv2D_2_w_s_rom_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_2_w_s_rom
     port map (
      ADDRARDADDR(6 downto 0) => ADDRARDADDR(6 downto 0),
      ADDRBWRADDR(6 downto 0) => ADDRBWRADDR(6 downto 0),
      DOADO(14 downto 0) => DOADO(14 downto 0),
      DOBDO(14 downto 0) => DOBDO(14 downto 0),
      SeparableConv2D_2_w_s_ce0 => SeparableConv2D_2_w_s_ce0,
      SeparableConv2D_2_w_s_ce1 => SeparableConv2D_2_w_s_ce1,
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_3_w_s is
  port (
    B : out STD_LOGIC_VECTOR ( 14 downto 0 );
    q0_reg : out STD_LOGIC_VECTOR ( 14 downto 0 );
    q0_reg_0 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    SeparableConv2D_3_w_s_ce0 : in STD_LOGIC;
    SeparableConv2D_3_w_s_ce1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 14 downto 0 );
    reg_3551 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 14 downto 0 );
    p : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_3_w_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_3_w_s is
begin
network_SeparableConv2D_3_w_s_rom_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_3_w_s_rom
     port map (
      ADDRARDADDR(6 downto 0) => ADDRARDADDR(6 downto 0),
      ADDRBWRADDR(6 downto 0) => ADDRBWRADDR(6 downto 0),
      B(14 downto 0) => B(14 downto 0),
      DOADO(14 downto 0) => DOADO(14 downto 0),
      DOBDO(14 downto 0) => DOBDO(14 downto 0),
      Q(0) => Q(0),
      SeparableConv2D_3_w_s_ce0 => SeparableConv2D_3_w_s_ce0,
      SeparableConv2D_3_w_s_ce1 => SeparableConv2D_3_w_s_ce1,
      ap_clk => ap_clk,
      p(0) => p(0),
      q0_reg_0(14 downto 0) => q0_reg(14 downto 0),
      q0_reg_1(14 downto 0) => q0_reg_0(14 downto 0),
      reg_3551 => reg_3551
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_4_w_s is
  port (
    B : out STD_LOGIC_VECTOR ( 14 downto 0 );
    q0_reg : out STD_LOGIC_VECTOR ( 14 downto 0 );
    q0_reg_0 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    q0_reg_1 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    SeparableConv2D_4_w_s_ce0 : in STD_LOGIC;
    SeparableConv2D_4_w_s_ce1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 13 downto 0 );
    p : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 13 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_4_w_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_4_w_s is
begin
network_SeparableConv2D_4_w_s_rom_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_4_w_s_rom
     port map (
      ADDRARDADDR(7 downto 0) => ADDRARDADDR(7 downto 0),
      ADDRBWRADDR(7 downto 0) => ADDRBWRADDR(7 downto 0),
      B(14 downto 0) => B(14 downto 0),
      DOADO(13 downto 0) => DOADO(13 downto 0),
      DOBDO(13 downto 0) => DOBDO(13 downto 0),
      Q(0) => Q(0),
      SeparableConv2D_4_w_s_ce0 => SeparableConv2D_4_w_s_ce0,
      SeparableConv2D_4_w_s_ce1 => SeparableConv2D_4_w_s_ce1,
      ap_clk => ap_clk,
      p => p,
      p_0(0) => p_0(0),
      q0_reg_0(14 downto 0) => q0_reg(14 downto 0),
      q0_reg_1(14 downto 0) => q0_reg_0(14 downto 0),
      q0_reg_2(14 downto 0) => q0_reg_1(14 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_11ns_5ns_11s_15_1_1 is
  port (
    input_r_address0 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    or_ln36_reg_9840 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_w_0_reg_276_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out_w_0_reg_276_reg[2]\ : out STD_LOGIC;
    \icmp_ln31_reg_965_reg[0]\ : out STD_LOGIC;
    \indvar_flatten_reg_265_reg[5]\ : out STD_LOGIC;
    \out_w_0_reg_276_reg[1]\ : out STD_LOGIC;
    \in_d_0_reg_299_reg[4]\ : out STD_LOGIC;
    \out_h_0_reg_254_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \in_d_0_reg_299_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \in_d_0_reg_299_reg[4]_1\ : out STD_LOGIC;
    icmp_ln31_fu_488_p2 : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out_w_0_reg_276_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \out_w_0_reg_276_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \select_ln32_1_reg_974_reg[6]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \in_d_0_reg_299_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    \in_d_0_reg_299_reg[2]_0\ : in STD_LOGIC;
    indvar_flatten18_reg_243_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \in_d_0_reg_299_reg[4]_2\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \in_d_0_reg_299_reg[4]_3\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \select_ln32_1_reg_974_reg[6]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_11ns_5ns_11s_15_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_11ns_5ns_11s_15_1_1 is
begin
network_mac_muladd_11ns_5ns_11s_15_1_1_DSP48_11_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_11ns_5ns_11s_15_1_1_DSP48_11
     port map (
      A(0) => A(0),
      D(3 downto 0) => D(3 downto 0),
      Q(4 downto 0) => Q(4 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      icmp_ln31_fu_488_p2 => icmp_ln31_fu_488_p2,
      \icmp_ln31_reg_965_reg[0]\ => \icmp_ln31_reg_965_reg[0]\,
      \in_d_0_reg_299_reg[2]\(0) => \in_d_0_reg_299_reg[2]\(0),
      \in_d_0_reg_299_reg[2]_0\ => \in_d_0_reg_299_reg[2]_0\,
      \in_d_0_reg_299_reg[4]\ => \in_d_0_reg_299_reg[4]\,
      \in_d_0_reg_299_reg[4]_0\(4 downto 0) => \in_d_0_reg_299_reg[4]_0\(4 downto 0),
      \in_d_0_reg_299_reg[4]_1\ => \in_d_0_reg_299_reg[4]_1\,
      \in_d_0_reg_299_reg[4]_2\(4 downto 0) => \in_d_0_reg_299_reg[4]_2\(4 downto 0),
      \in_d_0_reg_299_reg[4]_3\(4 downto 0) => \in_d_0_reg_299_reg[4]_3\(4 downto 0),
      indvar_flatten18_reg_243_reg(13 downto 0) => indvar_flatten18_reg_243_reg(13 downto 0),
      \indvar_flatten_reg_265_reg[5]\ => \indvar_flatten_reg_265_reg[5]\,
      input_r_address0(13 downto 0) => input_r_address0(13 downto 0),
      or_ln36_reg_9840 => or_ln36_reg_9840,
      \out_h_0_reg_254_reg[3]\(3 downto 0) => \out_h_0_reg_254_reg[3]\(3 downto 0),
      \out_w_0_reg_276_reg[0]\(0) => \out_w_0_reg_276_reg[0]\(0),
      \out_w_0_reg_276_reg[1]\ => \out_w_0_reg_276_reg[1]\,
      \out_w_0_reg_276_reg[2]\ => \out_w_0_reg_276_reg[2]\,
      \out_w_0_reg_276_reg[4]\(0) => \out_w_0_reg_276_reg[4]\(0),
      \out_w_0_reg_276_reg[4]_0\(4 downto 0) => \out_w_0_reg_276_reg[4]_0\(4 downto 0),
      \select_ln32_1_reg_974_reg[6]\(4 downto 0) => \select_ln32_1_reg_974_reg[6]\(4 downto 0),
      \select_ln32_1_reg_974_reg[6]_0\(9 downto 0) => \select_ln32_1_reg_974_reg[6]_0\(9 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_4ns_7ns_7s_10_1_1 is
  port (
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[25]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    icmp_ln33_fu_778_p2 : out STD_LOGIC;
    \select_ln36_8_reg_1293_reg[0]\ : out STD_LOGIC;
    icmp_ln31_fu_760_p2 : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    zext_ln36_fu_750_p1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln31_reg_1258_reg[0]\ : out STD_LOGIC;
    \out_w_0_reg_402_reg[2]\ : out STD_LOGIC;
    \in_d_0_reg_423_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_0_0 : in STD_LOGIC;
    ram_reg_0_1 : in STD_LOGIC;
    ram_reg_0_2 : in STD_LOGIC;
    ram_reg_0_3 : in STD_LOGIC;
    ram_reg_0_4 : in STD_LOGIC;
    ram_reg_0_5 : in STD_LOGIC;
    ram_reg_0_6 : in STD_LOGIC;
    ram_reg_0_7 : in STD_LOGIC;
    ram_reg_0_8 : in STD_LOGIC;
    ram_reg_0_9 : in STD_LOGIC;
    ram_reg_0_10 : in STD_LOGIC;
    ram_reg_0_11 : in STD_LOGIC;
    ram_reg_0_12 : in STD_LOGIC;
    ram_reg_0_13 : in STD_LOGIC;
    ram_reg_0_14 : in STD_LOGIC;
    ram_reg_0_15 : in STD_LOGIC;
    ram_reg_0_16 : in STD_LOGIC;
    ram_reg_0_17 : in STD_LOGIC;
    ram_reg_0_18 : in STD_LOGIC;
    ram_reg_0_19 : in STD_LOGIC;
    ram_reg_0_20 : in STD_LOGIC;
    ram_reg_0_21 : in STD_LOGIC;
    ram_reg_0_22 : in STD_LOGIC;
    ram_reg_0_23 : in STD_LOGIC;
    ram_reg_0_24 : in STD_LOGIC;
    ram_reg_0_25 : in STD_LOGIC;
    ram_reg_0_26 : in STD_LOGIC;
    ram_reg_0_27 : in STD_LOGIC;
    ram_reg_0_28 : in STD_LOGIC;
    ram_reg_0_29 : in STD_LOGIC;
    ram_reg_0_30 : in STD_LOGIC;
    ram_reg_0_31 : in STD_LOGIC;
    ram_reg_0_32 : in STD_LOGIC;
    ram_reg_0_33 : in STD_LOGIC;
    ram_reg_0_34 : in STD_LOGIC;
    ram_reg_0_35 : in STD_LOGIC;
    ram_reg_0_36 : in STD_LOGIC;
    ram_reg_0_37 : in STD_LOGIC;
    ram_reg_0_38 : in STD_LOGIC;
    ram_reg_0_39 : in STD_LOGIC;
    ram_reg_0_40 : in STD_LOGIC;
    ram_reg_0_41 : in STD_LOGIC;
    ram_reg_0_42 : in STD_LOGIC;
    ram_reg_0_43 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ram_reg_0_44 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    zext_ln39_11_fu_740_p1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \select_ln36_8_reg_1293_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in_d_0_reg_423_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    \in_d_0_reg_423_reg[3]_1\ : in STD_LOGIC;
    \select_ln36_8_reg_1293_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln31_reg_1258_reg[0]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \in_d_0_reg_423_reg[3]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in_d_0_reg_423_reg[3]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln33_reg_1267_reg[0]\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_4ns_7ns_7s_10_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_4ns_7ns_7s_10_1_1 is
begin
network_mac_muladd_4ns_7ns_7s_10_1_1_DSP48_6_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_4ns_7ns_7s_10_1_1_DSP48_6
     port map (
      D(3 downto 0) => D(3 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      \ap_CS_fsm_reg[25]\(13 downto 0) => \ap_CS_fsm_reg[25]\(13 downto 0),
      \ap_CS_fsm_reg[4]\ => \ap_CS_fsm_reg[4]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      icmp_ln31_fu_760_p2 => icmp_ln31_fu_760_p2,
      \icmp_ln31_reg_1258_reg[0]\ => \icmp_ln31_reg_1258_reg[0]\,
      \icmp_ln31_reg_1258_reg[0]_0\(8 downto 0) => \icmp_ln31_reg_1258_reg[0]_0\(8 downto 0),
      \icmp_ln33_reg_1267_reg[0]\(6 downto 0) => \icmp_ln33_reg_1267_reg[0]\(6 downto 0),
      \in_d_0_reg_423_reg[2]\ => p_1_in,
      \in_d_0_reg_423_reg[3]\(3 downto 0) => \in_d_0_reg_423_reg[3]\(3 downto 0),
      \in_d_0_reg_423_reg[3]_0\(0) => \in_d_0_reg_423_reg[3]_0\(0),
      \in_d_0_reg_423_reg[3]_1\ => \in_d_0_reg_423_reg[3]_1\,
      \in_d_0_reg_423_reg[3]_2\(3 downto 0) => \in_d_0_reg_423_reg[3]_2\(3 downto 0),
      \in_d_0_reg_423_reg[3]_3\(3 downto 0) => \in_d_0_reg_423_reg[3]_3\(3 downto 0),
      \indvar_flatten_reg_391_reg[6]\ => icmp_ln33_fu_778_p2,
      \out_w_0_reg_402_reg[1]\ => zext_ln36_fu_750_p1(0),
      \out_w_0_reg_402_reg[2]\ => \out_w_0_reg_402_reg[2]\,
      ram_reg_0 => ram_reg_0,
      ram_reg_0_0 => ram_reg_0_0,
      ram_reg_0_1 => ram_reg_0_1,
      ram_reg_0_10 => ram_reg_0_10,
      ram_reg_0_11 => ram_reg_0_11,
      ram_reg_0_12 => ram_reg_0_12,
      ram_reg_0_13 => ram_reg_0_13,
      ram_reg_0_14 => ram_reg_0_14,
      ram_reg_0_15 => ram_reg_0_15,
      ram_reg_0_16 => ram_reg_0_16,
      ram_reg_0_17 => ram_reg_0_17,
      ram_reg_0_18 => ram_reg_0_18,
      ram_reg_0_19 => ram_reg_0_19,
      ram_reg_0_2 => ram_reg_0_2,
      ram_reg_0_20 => ram_reg_0_20,
      ram_reg_0_21 => ram_reg_0_21,
      ram_reg_0_22 => ram_reg_0_22,
      ram_reg_0_23 => ram_reg_0_23,
      ram_reg_0_24 => ram_reg_0_24,
      ram_reg_0_25 => ram_reg_0_25,
      ram_reg_0_26 => ram_reg_0_26,
      ram_reg_0_27 => ram_reg_0_27,
      ram_reg_0_28 => ram_reg_0_28,
      ram_reg_0_29 => ram_reg_0_29,
      ram_reg_0_3 => ram_reg_0_3,
      ram_reg_0_30 => ram_reg_0_30,
      ram_reg_0_31 => ram_reg_0_31,
      ram_reg_0_32 => ram_reg_0_32,
      ram_reg_0_33 => ram_reg_0_33,
      ram_reg_0_34 => ram_reg_0_34,
      ram_reg_0_35 => ram_reg_0_35,
      ram_reg_0_36 => ram_reg_0_36,
      ram_reg_0_37 => ram_reg_0_37,
      ram_reg_0_38 => ram_reg_0_38,
      ram_reg_0_39 => ram_reg_0_39,
      ram_reg_0_4 => ram_reg_0_4,
      ram_reg_0_40 => ram_reg_0_40,
      ram_reg_0_41 => ram_reg_0_41,
      ram_reg_0_42 => ram_reg_0_42,
      ram_reg_0_43(12 downto 0) => ram_reg_0_43(12 downto 0),
      ram_reg_0_44(11 downto 0) => ram_reg_0_44(11 downto 0),
      ram_reg_0_5 => ram_reg_0_5,
      ram_reg_0_6 => ram_reg_0_6,
      ram_reg_0_7 => ram_reg_0_7,
      ram_reg_0_8 => ram_reg_0_8,
      ram_reg_0_9 => ram_reg_0_9,
      \select_ln36_8_reg_1293_reg[0]\ => \select_ln36_8_reg_1293_reg[0]\,
      \select_ln36_8_reg_1293_reg[2]\(2 downto 0) => \select_ln36_8_reg_1293_reg[2]\(2 downto 0),
      \select_ln36_8_reg_1293_reg[2]_0\(2 downto 0) => \select_ln36_8_reg_1293_reg[2]_0\(2 downto 0),
      zext_ln39_11_fu_740_p1(2 downto 0) => zext_ln39_11_fu_740_p1(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_4ns_9ns_9s_12_1_1 is
  port (
    input_r_address0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_in : out STD_LOGIC;
    icmp_ln33_fu_1086_p2 : out STD_LOGIC;
    in_d_0_reg_5791 : out STD_LOGIC;
    \out_w_0_reg_558_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln36_5_reg_1609_reg[1]\ : out STD_LOGIC;
    icmp_ln31_fu_1068_p2 : out STD_LOGIC;
    ap_phi_mux_in_d_0_phi_fu_583_p4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    out_w_0_reg_558 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln31_reg_1574_reg[0]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \in_d_0_reg_579_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    in_d_0_reg_579 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \select_ln36_4_reg_1603_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln33_reg_1583_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_4ns_9ns_9s_12_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_4ns_9ns_9s_12_1_1 is
begin
network_mac_muladd_4ns_9ns_9s_12_1_1_DSP48_10_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_4ns_9ns_9s_12_1_1_DSP48_10
     port map (
      DI(0) => DI(0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      ap_phi_mux_in_d_0_phi_fu_583_p4(3 downto 0) => ap_phi_mux_in_d_0_phi_fu_583_p4(3 downto 0),
      icmp_ln31_fu_1068_p2 => icmp_ln31_fu_1068_p2,
      \icmp_ln31_reg_1574_reg[0]\ => in_d_0_reg_5791,
      \icmp_ln31_reg_1574_reg[0]_0\(10 downto 0) => \icmp_ln31_reg_1574_reg[0]\(10 downto 0),
      \icmp_ln33_reg_1583_reg[0]\(7 downto 0) => \icmp_ln33_reg_1583_reg[0]\(7 downto 0),
      in_d_0_reg_579(3 downto 0) => in_d_0_reg_579(3 downto 0),
      \in_d_0_reg_579_reg[0]\ => \in_d_0_reg_579_reg[0]\,
      \in_d_reg_1620_reg[1]\ => p_1_in,
      \indvar_flatten_reg_547_reg[0]\ => icmp_ln33_fu_1086_p2,
      input_r_address0(11 downto 0) => input_r_address0(11 downto 0),
      out_w_0_reg_558(3 downto 0) => out_w_0_reg_558(3 downto 0),
      \out_w_0_reg_558_reg[0]\(0) => \out_w_0_reg_558_reg[0]\(0),
      p_0(3 downto 0) => p(3 downto 0),
      p_1(0) => p_0(0),
      \select_ln36_4_reg_1603_reg[3]\(3 downto 0) => \select_ln36_4_reg_1603_reg[3]\(3 downto 0),
      \select_ln36_5_reg_1609_reg[1]\ => \select_ln36_5_reg_1609_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_8ns_5ns_4ns_12_1_1 is
  port (
    input_r_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 0 to 0 );
    C : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p : out STD_LOGIC;
    p_0 : out STD_LOGIC;
    p_1 : out STD_LOGIC;
    p_2 : out STD_LOGIC;
    p_3 : out STD_LOGIC;
    p_4 : out STD_LOGIC;
    p_5 : out STD_LOGIC;
    p_6 : out STD_LOGIC;
    p_7 : out STD_LOGIC;
    p_8 : out STD_LOGIC;
    p_9 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out_w_0_reg_159_reg[3]\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    mul_ln18_2_fu_308_p2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    output_r_address0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    MemBank_A_address01 : in STD_LOGIC;
    zext_ln18_reg_537_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_d_0_reg_126_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_10 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar_flatten_reg_137_reg[9]_i_4\ : in STD_LOGIC;
    mul_ln6_reg_531 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \indvar_flatten_reg_137_reg[9]_i_4_0\ : in STD_LOGIC;
    \indvar_flatten_reg_137_reg[9]_i_4_1\ : in STD_LOGIC;
    \indvar_flatten_reg_137_reg[9]_i_4_2\ : in STD_LOGIC;
    \indvar_flatten_reg_137_reg[9]_i_4_3\ : in STD_LOGIC;
    \indvar_flatten_reg_137_reg[9]_i_4_4\ : in STD_LOGIC;
    \indvar_flatten_reg_137_reg[9]_i_4_5\ : in STD_LOGIC;
    \indvar_flatten_reg_137_reg[9]_i_4_6\ : in STD_LOGIC;
    \indvar_flatten_reg_137_reg[9]_i_4_7\ : in STD_LOGIC;
    \indvar_flatten_reg_137_reg[9]_i_4_8\ : in STD_LOGIC;
    tmp_mid1_fu_408_p2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_fu_258_p2 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_8ns_5ns_4ns_12_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_8ns_5ns_4ns_12_1_1 is
begin
network_mac_muladd_8ns_5ns_4ns_12_1_1_DSP48_8_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_8ns_5ns_4ns_12_1_1_DSP48_8
     port map (
      B(0) => B(0),
      C(3 downto 0) => C(3 downto 0),
      CO(0) => CO(0),
      D(2 downto 0) => D(2 downto 0),
      MemBank_A_address01 => MemBank_A_address01,
      Q(1 downto 0) => Q(1 downto 0),
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      ap_clk => ap_clk,
      \indvar_flatten_reg_137_reg[9]_i_4_0\ => \indvar_flatten_reg_137_reg[9]_i_4\,
      \indvar_flatten_reg_137_reg[9]_i_4_1\ => \indvar_flatten_reg_137_reg[9]_i_4_0\,
      \indvar_flatten_reg_137_reg[9]_i_4_2\ => \indvar_flatten_reg_137_reg[9]_i_4_1\,
      \indvar_flatten_reg_137_reg[9]_i_4_3\ => \indvar_flatten_reg_137_reg[9]_i_4_2\,
      \indvar_flatten_reg_137_reg[9]_i_4_4\ => \indvar_flatten_reg_137_reg[9]_i_4_3\,
      \indvar_flatten_reg_137_reg[9]_i_4_5\ => \indvar_flatten_reg_137_reg[9]_i_4_4\,
      \indvar_flatten_reg_137_reg[9]_i_4_6\ => \indvar_flatten_reg_137_reg[9]_i_4_5\,
      \indvar_flatten_reg_137_reg[9]_i_4_7\ => \indvar_flatten_reg_137_reg[9]_i_4_6\,
      \indvar_flatten_reg_137_reg[9]_i_4_8\ => \indvar_flatten_reg_137_reg[9]_i_4_7\,
      \indvar_flatten_reg_137_reg[9]_i_4_9\ => \indvar_flatten_reg_137_reg[9]_i_4_8\,
      input_r_address0(0) => input_r_address0(0),
      mul_ln18_2_fu_308_p2(7 downto 0) => mul_ln18_2_fu_308_p2(7 downto 0),
      mul_ln6_reg_531(1 downto 0) => mul_ln6_reg_531(1 downto 0),
      \out_d_0_reg_126_reg[4]\(4 downto 0) => \out_d_0_reg_126_reg[4]\(4 downto 0),
      \out_w_0_reg_159_reg[3]\ => \out_w_0_reg_159_reg[3]\,
      output_r_address0(10 downto 0) => output_r_address0(10 downto 0),
      p_0 => p,
      p_1 => p_0,
      p_10 => p_9,
      p_11(4 downto 0) => p_10(4 downto 0),
      p_12(0) => p_11(0),
      p_2 => p_1,
      p_3 => p_2,
      p_4 => p_3,
      p_5 => p_4,
      p_6 => p_5,
      p_7 => p_6,
      p_8 => p_7,
      p_9 => p_8,
      ram_reg_0(3 downto 0) => ram_reg_0(3 downto 0),
      ram_reg_0_0(9 downto 0) => ram_reg_0_0(9 downto 0),
      tmp_fu_258_p2(7 downto 0) => tmp_fu_258_p2(7 downto 0),
      tmp_mid1_fu_408_p2(7 downto 0) => tmp_mid1_fu_408_p2(7 downto 0),
      zext_ln18_reg_537_reg(1 downto 0) => zext_ln18_reg_537_reg(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_9ns_5ns_9s_13_1_1 is
  port (
    input_r_address0 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln33_fu_1063_p2 : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    indvar_flatten18_reg_509_reg_9_sp_1 : out STD_LOGIC;
    \select_ln36_11_reg_1601_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    in_d_0_reg_5631 : out STD_LOGIC;
    \select_ln36_11_reg_1601_reg[1]\ : out STD_LOGIC;
    ap_phi_mux_in_d_0_phi_fu_567_p4 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p : in STD_LOGIC_VECTOR ( 0 to 0 );
    indvar_flatten18_reg_509_reg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \select_ln36_11_reg_1601_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    out_w_0_reg_542 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in_d_0_reg_563_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    in_d_0_reg_563 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \icmp_ln33_reg_1576_reg[0]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_9ns_5ns_9s_13_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_9ns_5ns_9s_13_1_1 is
  signal indvar_flatten18_reg_509_reg_9_sn_1 : STD_LOGIC;
begin
  indvar_flatten18_reg_509_reg_9_sp_1 <= indvar_flatten18_reg_509_reg_9_sn_1;
network_mac_muladd_9ns_5ns_9s_13_1_1_DSP48_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_9ns_5ns_9s_13_1_1_DSP48_4
     port map (
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      ap_phi_mux_in_d_0_phi_fu_567_p4(4 downto 0) => ap_phi_mux_in_d_0_phi_fu_567_p4(4 downto 0),
      \icmp_ln31_reg_1567_reg[0]\ => in_d_0_reg_5631,
      \icmp_ln33_reg_1576_reg[0]\(8 downto 0) => \icmp_ln33_reg_1576_reg[0]\(8 downto 0),
      in_d_0_reg_563(4 downto 0) => in_d_0_reg_563(4 downto 0),
      \in_d_0_reg_563_reg[0]\ => \in_d_0_reg_563_reg[0]\,
      \in_d_reg_1617_reg[0]\ => p_1_in,
      indvar_flatten18_reg_509_reg(11 downto 0) => indvar_flatten18_reg_509_reg(11 downto 0),
      indvar_flatten18_reg_509_reg_9_sp_1 => indvar_flatten18_reg_509_reg_9_sn_1,
      \indvar_flatten_reg_531_reg[6]\ => icmp_ln33_fu_1063_p2,
      input_r_address0(12 downto 0) => input_r_address0(12 downto 0),
      out_w_0_reg_542(3 downto 0) => out_w_0_reg_542(3 downto 0),
      p_0(0) => p(0),
      p_1(4 downto 0) => p_0(4 downto 0),
      \select_ln36_11_reg_1601_reg[1]\ => \select_ln36_11_reg_1601_reg[1]\,
      \select_ln36_11_reg_1601_reg[3]\(0) => \select_ln36_11_reg_1601_reg[3]\(0),
      \select_ln36_11_reg_1601_reg[3]_0\(3 downto 0) => \select_ln36_11_reg_1601_reg[3]_0\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \^p\ : in STD_LOGIC;
    SeparableConv2D_0_w_s_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 12 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_1 : in STD_LOGIC;
    p_2 : in STD_LOGIC;
    p_3 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1 is
begin
network_mul_mul_16s_13s_29_1_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_DSP48_0_18
     port map (
      B(12 downto 0) => B(12 downto 0),
      E(0) => E(0),
      P(15 downto 0) => P(15 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      SeparableConv2D_0_w_s_ce0 => SeparableConv2D_0_w_s_ce0,
      ap_clk => ap_clk,
      p_0 => \^p\,
      p_1(15 downto 0) => p_0(15 downto 0),
      p_2 => p_1,
      p_3 => p_2,
      p_4 => p_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_11 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    SeparableConv2D_0_w_s_ce0 : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 12 downto 0 );
    select_ln24_19_fu_784_p3 : out STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    reg_3230 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    select_ln24_17_reg_1467_reg : in STD_LOGIC;
    \g0_b0__0_i_1\ : in STD_LOGIC;
    p_0 : in STD_LOGIC;
    p_1 : in STD_LOGIC;
    p_2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    p_3 : in STD_LOGIC;
    p_shl13_cast_mid170_c_fu_832_p1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln32_reg_1416 : in STD_LOGIC;
    or_ln27_1_fu_1086_p3 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_11 : entity is "network_mul_mul_16s_13s_29_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_11 is
begin
network_mul_mul_16s_13s_29_1_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_DSP48_0_17
     port map (
      B(12 downto 0) => B(12 downto 0),
      D(15 downto 0) => D(15 downto 0),
      Q(4 downto 0) => Q(4 downto 0),
      SeparableConv2D_0_w_s_ce0 => SeparableConv2D_0_w_s_ce0,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[4]\ => \ap_CS_fsm_reg[4]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      \g0_b0__0_i_1_0\ => \g0_b0__0_i_1\,
      icmp_ln32_reg_1416 => icmp_ln32_reg_1416,
      or_ln27_1_fu_1086_p3(0) => or_ln27_1_fu_1086_p3(0),
      p_0(15 downto 0) => p(15 downto 0),
      p_1 => p_0,
      p_2 => p_1,
      p_3 => p_2,
      p_4 => p_3,
      p_shl13_cast_mid170_c_fu_832_p1(0) => p_shl13_cast_mid170_c_fu_832_p1(0),
      reg_3230 => reg_3230,
      select_ln24_17_reg_1467_reg => select_ln24_17_reg_1467_reg,
      select_ln24_19_fu_784_p3 => select_ln24_19_fu_784_p3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_12 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SeparableConv2D_0_w_s_ce1 : out STD_LOGIC;
    reg_3230 : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \select_ln24_23_reg_1542_reg[0]\ : out STD_LOGIC;
    \indvar_flatten_reg_288_reg[7]\ : out STD_LOGIC;
    \icmp_ln24_reg_1407_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    p : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    icmp_ln32_reg_1416 : in STD_LOGIC;
    or_ln27_1_fu_1086_p3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    select_ln24_23_reg_1542 : in STD_LOGIC;
    p_1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    p_2 : in STD_LOGIC;
    \icmp_ln32_reg_1416[0]_i_3\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \icmp_ln32_reg_1416[0]_i_3_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    xor_ln24_2_reg_1477 : in STD_LOGIC;
    g0_b0_i_2 : in STD_LOGIC;
    g0_b0_i_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_12 : entity is "network_mul_mul_16s_13s_29_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_12 is
begin
network_mul_mul_16s_13s_29_1_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_DSP48_0_16
     port map (
      B(12 downto 0) => B(12 downto 0),
      D(15 downto 0) => D(15 downto 0),
      Q(4 downto 0) => Q(4 downto 0),
      SeparableConv2D_0_w_s_ce1 => SeparableConv2D_0_w_s_ce1,
      \ap_CS_fsm_reg[5]\ => \ap_CS_fsm_reg[5]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      g0_b0_i_1_0 => g0_b0_i_1,
      g0_b0_i_2_0 => g0_b0_i_2,
      \icmp_ln24_reg_1407_reg[0]\ => \icmp_ln24_reg_1407_reg[0]\,
      icmp_ln32_reg_1416 => icmp_ln32_reg_1416,
      \icmp_ln32_reg_1416[0]_i_3_0\(9 downto 0) => \icmp_ln32_reg_1416[0]_i_3\(9 downto 0),
      \icmp_ln32_reg_1416[0]_i_3_1\(9 downto 0) => \icmp_ln32_reg_1416[0]_i_3_0\(9 downto 0),
      \indvar_flatten_reg_288_reg[7]\ => \indvar_flatten_reg_288_reg[7]\,
      or_ln27_1_fu_1086_p3(0) => or_ln27_1_fu_1086_p3(0),
      p_0 => p,
      p_1(15 downto 0) => p_0(15 downto 0),
      p_2 => p_1,
      p_3 => p_2,
      reg_3230 => reg_3230,
      select_ln24_23_reg_1542 => select_ln24_23_reg_1542,
      \select_ln24_23_reg_1542_reg[0]\ => \select_ln24_23_reg_1542_reg[0]\,
      xor_ln24_2_reg_1477 => xor_ln24_2_reg_1477
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_13 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reg_3310 : out STD_LOGIC;
    p : in STD_LOGIC;
    SeparableConv2D_0_w_s_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 12 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_13 : entity is "network_mul_mul_16s_13s_29_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_13 is
begin
network_mul_mul_16s_13s_29_1_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_DSP48_0_15
     port map (
      B(12 downto 0) => B(12 downto 0),
      D(15 downto 0) => D(15 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      SeparableConv2D_0_w_s_ce0 => SeparableConv2D_0_w_s_ce0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      p_0 => p,
      p_1(15 downto 0) => p_0(15 downto 0),
      p_2 => p_1,
      reg_3310 => reg_3310
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_14 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p : in STD_LOGIC;
    SeparableConv2D_0_w_s_ce1 : in STD_LOGIC;
    reg_3310 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 12 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_14 : entity is "network_mul_mul_16s_13s_29_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_14 is
begin
network_mul_mul_16s_13s_29_1_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_DSP48_0
     port map (
      B(12 downto 0) => B(12 downto 0),
      D(15 downto 0) => D(15 downto 0),
      SeparableConv2D_0_w_s_ce1 => SeparableConv2D_0_w_s_ce1,
      ap_clk => ap_clk,
      p_0 => p,
      p_1(15 downto 0) => p_0(15 downto 0),
      reg_3310 => reg_3310
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \icmp_ln23_reg_1243_reg[0]\ : out STD_LOGIC;
    reg_361 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \^p\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_3 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    A : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_4 : in STD_LOGIC;
    p_5 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_6 : in STD_LOGIC;
    p_7 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln48_4_reg_1524_reg[15]_i_9\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1 is
begin
network_mul_mul_16s_16s_29_1_1_DSP48_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_34
     port map (
      A(0) => A(0),
      D(15 downto 0) => D(15 downto 0),
      P(13 downto 0) => P(13 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      S(2 downto 0) => S(2 downto 0),
      \add_ln48_4_reg_1524_reg[15]_i_9\(15 downto 0) => \add_ln48_4_reg_1524_reg[15]_i_9\(15 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      \icmp_ln23_reg_1243_reg[0]\ => \icmp_ln23_reg_1243_reg[0]\,
      p_0(3 downto 0) => \^p\(3 downto 0),
      p_1(3 downto 0) => p_0(3 downto 0),
      p_2(3 downto 0) => p_1(3 downto 0),
      p_3 => p_2,
      p_4(14 downto 0) => p_3(14 downto 0),
      p_5 => p_4,
      p_6 => p_5,
      p_7 => p_6,
      p_8 => p_7,
      q0(15 downto 0) => q0(15 downto 0),
      ram_reg_7(14 downto 0) => ram_reg_7(14 downto 0),
      reg_361 => reg_361
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_19 is
  port (
    p : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \icmp_ln23_reg_1243_reg[0]\ : out STD_LOGIC;
    reg_3660 : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    p_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    p_1 : in STD_LOGIC;
    p_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_3 : in STD_LOGIC;
    p_4 : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_19 : entity is "network_mul_mul_16s_16s_29_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_19 is
begin
network_mul_mul_16s_16s_29_1_1_DSP48_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_33
     port map (
      A(15 downto 0) => A(15 downto 0),
      D(15 downto 0) => D(15 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      \ap_CS_fsm_reg[5]\ => \ap_CS_fsm_reg[5]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      \icmp_ln23_reg_1243_reg[0]\ => \icmp_ln23_reg_1243_reg[0]\,
      p_0(15 downto 0) => p(15 downto 0),
      p_1(14 downto 0) => p_0(14 downto 0),
      p_2 => p_1,
      p_3 => p_2,
      p_4 => p_3,
      p_5 => p_4,
      q0(15 downto 0) => q0(15 downto 0),
      reg_3660 => reg_3660
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_20 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reg_3700 : out STD_LOGIC;
    \^p\ : in STD_LOGIC;
    add_ln40_10_reg_15040 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    p_1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    p_2 : in STD_LOGIC;
    p_3 : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_4 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_20 : entity is "network_mul_mul_16s_16s_29_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_20 is
begin
network_mul_mul_16s_16s_29_1_1_DSP48_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_32
     port map (
      D(0) => D(0),
      P(15 downto 0) => P(15 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      add_ln40_10_reg_15040 => add_ln40_10_reg_15040,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      p_0 => \^p\,
      p_1(14 downto 0) => p_0(14 downto 0),
      p_2(14 downto 0) => p_1(14 downto 0),
      p_3 => p_2,
      p_4 => p_3,
      p_5 => p_4,
      q0(0) => q0(0),
      reg_3700 => reg_3700
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_21 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reg_374 : out STD_LOGIC;
    add_ln40_10_reg_15040 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \^p\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 14 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    p_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_21 : entity is "network_mul_mul_16s_16s_29_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_21 is
begin
network_mul_mul_16s_16s_29_1_1_DSP48_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_31
     port map (
      A(15 downto 0) => A(15 downto 0),
      B(14 downto 0) => B(14 downto 0),
      P(15 downto 0) => P(15 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      add_ln40_10_reg_15040 => add_ln40_10_reg_15040,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      p_0 => \^p\,
      p_1 => p_0,
      p_2 => p_1,
      reg_374 => reg_374
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_22 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    A : out STD_LOGIC_VECTOR ( 0 to 0 );
    \^p\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    p_1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    p_2 : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_3 : in STD_LOGIC;
    p_4 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_22 : entity is "network_mul_mul_16s_16s_29_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_22 is
begin
network_mul_mul_16s_16s_29_1_1_DSP48_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_30
     port map (
      A(0) => A(0),
      D(0) => D(0),
      E(0) => E(0),
      P(15 downto 0) => P(15 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      p_0 => \^p\,
      p_1(14 downto 0) => p_0(14 downto 0),
      p_2(14 downto 0) => p_1(14 downto 0),
      p_3 => p_2,
      p_4 => p_3,
      p_5 => p_4,
      q0(0) => q0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_23 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \^p\ : in STD_LOGIC;
    reg_361 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_23 : entity is "network_mul_mul_16s_16s_29_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_23 is
begin
network_mul_mul_16s_16s_29_1_1_DSP48_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_29
     port map (
      A(15 downto 0) => A(15 downto 0),
      E(0) => E(0),
      P(15 downto 0) => P(15 downto 0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      p_0 => \^p\,
      p_1(14 downto 0) => p_0(14 downto 0),
      p_2 => p_1,
      reg_361 => reg_361
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_24 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    add_ln48_5_reg_15440 : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 0 to 0 );
    \^p\ : in STD_LOGIC;
    reg_3660 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    p_1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_2 : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_3 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_24 : entity is "network_mul_mul_16s_16s_29_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_24 is
begin
network_mul_mul_16s_16s_29_1_1_DSP48_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_28
     port map (
      A(0) => A(0),
      D(0) => D(0),
      P(15 downto 0) => P(15 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      add_ln48_5_reg_15440 => add_ln48_5_reg_15440,
      ap_clk => ap_clk,
      p_0 => \^p\,
      p_1(14 downto 0) => p_0(14 downto 0),
      p_2(14 downto 0) => p_1(14 downto 0),
      p_3 => p_2,
      p_4 => p_3,
      q0(0) => q0(0),
      reg_3660 => reg_3660
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_25 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \^p\ : in STD_LOGIC;
    reg_3700 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_25 : entity is "network_mul_mul_16s_16s_29_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_25 is
begin
network_mul_mul_16s_16s_29_1_1_DSP48_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_27
     port map (
      A(15 downto 0) => A(15 downto 0),
      E(0) => E(0),
      P(15 downto 0) => P(15 downto 0),
      ap_clk => ap_clk,
      p_0 => \^p\,
      p_1(14 downto 0) => p_0(14 downto 0),
      reg_3700 => reg_3700
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_26 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \^p\ : in STD_LOGIC;
    reg_374 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 14 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0 : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_26 : entity is "network_mul_mul_16s_16s_29_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_26 is
begin
network_mul_mul_16s_16s_29_1_1_DSP48_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2
     port map (
      A(15 downto 0) => A(15 downto 0),
      B(14 downto 0) => B(14 downto 0),
      D(0) => D(0),
      P(15 downto 0) => P(15 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      ap_clk => ap_clk,
      p_0 => \^p\,
      p_1 => p_0,
      p_2 => p_1,
      q0(0) => q0(0),
      reg_374 => reg_374
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_35 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    p_11_in : out STD_LOGIC;
    reg_3551 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 14 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \^p\ : in STD_LOGIC;
    p_0 : in STD_LOGIC;
    p_1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    indvar_flatten48_reg_2980 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_35 : entity is "network_mul_mul_16s_16s_29_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_35 is
begin
network_mul_mul_16s_16s_29_1_1_DSP48_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_44
     port map (
      A(15 downto 0) => A(15 downto 0),
      B(14 downto 0) => B(14 downto 0),
      P(15 downto 0) => P(15 downto 0),
      Q(4 downto 0) => Q(4 downto 0),
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[2]_0\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      indvar_flatten48_reg_2980 => indvar_flatten48_reg_2980,
      p_0 => \^p\,
      p_1 => p_0,
      p_11_in => p_11_in,
      p_2 => p_1,
      reg_3551 => reg_3551
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_36 is
  port (
    P : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    reg_3600 : out STD_LOGIC;
    indvar_flatten48_reg_2980 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \^p\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \add_ln48_10_reg_1514_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_11_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_2 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    p_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_d_0_reg_310_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    \out_d_0_reg_310_reg[0]_0\ : in STD_LOGIC;
    \add_ln48_12_reg_1529[15]_i_5\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \add_ln48_12_reg_1529[15]_i_5_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_36 : entity is "network_mul_mul_16s_16s_29_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_36 is
begin
network_mul_mul_16s_16s_29_1_1_DSP48_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_43
     port map (
      DI(1 downto 0) => DI(1 downto 0),
      P(14 downto 0) => P(14 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      S(0) => S(0),
      \add_ln48_10_reg_1514_reg[13]\(0) => \add_ln48_10_reg_1514_reg[13]\(0),
      \add_ln48_12_reg_1529[15]_i_5_0\(14 downto 0) => \add_ln48_12_reg_1529[15]_i_5\(14 downto 0),
      \add_ln48_12_reg_1529[15]_i_5_1\(15 downto 0) => \add_ln48_12_reg_1529[15]_i_5_0\(15 downto 0),
      \ap_CS_fsm_reg[5]\ => \ap_CS_fsm_reg[5]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      indvar_flatten48_reg_2980 => indvar_flatten48_reg_2980,
      \out_d_0_reg_310_reg[0]\ => \out_d_0_reg_310_reg[0]\,
      \out_d_0_reg_310_reg[0]_0\ => \out_d_0_reg_310_reg[0]_0\,
      p_0(3 downto 0) => \^p\(3 downto 0),
      p_1(3 downto 0) => p_0(3 downto 0),
      p_11_in => p_11_in,
      p_2(2 downto 0) => p_1(2 downto 0),
      p_3(14 downto 0) => p_2(14 downto 0),
      p_4(15 downto 0) => p_3(15 downto 0),
      reg_3600 => reg_3600
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_37 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    p_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_37 : entity is "network_mul_mul_16s_16s_29_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_37 is
begin
network_mul_mul_16s_16s_29_1_1_DSP48_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_42
     port map (
      A(15 downto 0) => A(15 downto 0),
      D(15 downto 0) => D(15 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      p_0 => p,
      p_1(14 downto 0) => p_0(14 downto 0),
      p_2 => p_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_38 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p : in STD_LOGIC;
    p_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 14 downto 0 );
    p_1 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_38 : entity is "network_mul_mul_16s_16s_29_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_38 is
begin
network_mul_mul_16s_16s_29_1_1_DSP48_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_41
     port map (
      B(14 downto 0) => B(14 downto 0),
      D(15 downto 0) => D(15 downto 0),
      ap_clk => ap_clk,
      p_0 => p,
      p_1 => p_0,
      p_2(15 downto 0) => p_1(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_39 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p : in STD_LOGIC;
    reg_3600 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_39 : entity is "network_mul_mul_16s_16s_29_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_39 is
begin
network_mul_mul_16s_16s_29_1_1_DSP48_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_40
     port map (
      A(15 downto 0) => A(15 downto 0),
      D(15 downto 0) => D(15 downto 0),
      ap_clk => ap_clk,
      p_0 => p,
      p_1(14 downto 0) => p_0(14 downto 0),
      reg_3600 => reg_3600
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_keep_V is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    sig_buffer_dest_V_ce0 : in STD_LOGIC;
    sig_buffer_dest_V_address0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    input_data_data_V_0_ack_out : in STD_LOGIC;
    input_data_keep_V_0_payload_B : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_keep_V_0_payload_A : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_keep_V_0_sel : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_keep_V;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_keep_V is
begin
network_sig_buffer_keep_V_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_keep_V_ram_5
     port map (
      D(1 downto 0) => D(1 downto 0),
      ap_clk => ap_clk,
      input_data_data_V_0_ack_out => input_data_data_V_0_ack_out,
      input_data_keep_V_0_payload_A(1 downto 0) => input_data_keep_V_0_payload_A(1 downto 0),
      input_data_keep_V_0_payload_B(1 downto 0) => input_data_keep_V_0_payload_B(1 downto 0),
      input_data_keep_V_0_sel => input_data_keep_V_0_sel,
      sig_buffer_dest_V_address0(9 downto 0) => sig_buffer_dest_V_address0(9 downto 0),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_keep_V_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    sig_buffer_dest_V_ce0 : in STD_LOGIC;
    sig_buffer_dest_V_address0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    input_data_data_V_0_ack_out : in STD_LOGIC;
    input_data_strb_V_0_payload_B : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_strb_V_0_payload_A : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_strb_V_0_sel : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_keep_V_2 : entity is "network_sig_buffer_keep_V";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_keep_V_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_keep_V_2 is
begin
network_sig_buffer_keep_V_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_keep_V_ram
     port map (
      D(1 downto 0) => D(1 downto 0),
      ap_clk => ap_clk,
      input_data_data_V_0_ack_out => input_data_data_V_0_ack_out,
      input_data_strb_V_0_payload_A(1 downto 0) => input_data_strb_V_0_payload_A(1 downto 0),
      input_data_strb_V_0_payload_B(1 downto 0) => input_data_strb_V_0_payload_B(1 downto 0),
      input_data_strb_V_0_sel => input_data_strb_V_0_sel,
      sig_buffer_dest_V_address0(9 downto 0) => sig_buffer_dest_V_address0(9 downto 0),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V is
  port (
    sig_buffer_dest_V_ce0 : out STD_LOGIC;
    input_data_data_V_0_ack_out : out STD_LOGIC;
    sig_buffer_dest_V_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]\ : out STD_LOGIC;
    \q0_reg[0]_0\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_0_reg_390_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    input_data_dest_V_0_payload_B : in STD_LOGIC;
    input_data_dest_V_0_payload_A : in STD_LOGIC;
    input_data_dest_V_0_sel : in STD_LOGIC;
    output_data_dest_V_1_sel_wr : in STD_LOGIC;
    output_data_dest_V_1_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    \output_data_dest_V_1_payload_B_reg[0]\ : in STD_LOGIC;
    output_data_dest_V_1_payload_A : in STD_LOGIC;
    output_data_dest_V_1_payload_B : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    \q0[0]_i_2__0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V is
begin
network_sig_buffer_user_V_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_ram_7
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter0_reg_0 => ap_enable_reg_pp0_iter0_reg_0,
      ap_enable_reg_pp0_iter0_reg_1 => ap_enable_reg_pp0_iter0_reg_1,
      i_0_reg_390_reg(5 downto 0) => i_0_reg_390_reg(5 downto 0),
      \i_2_reg_412_reg[8]\ => sig_buffer_dest_V_address0(4),
      \i_2_reg_412_reg[9]\(0) => sig_buffer_dest_V_address0(5),
      \input_data_data_V_0_state_reg[0]\ => input_data_data_V_0_ack_out,
      input_data_dest_V_0_payload_A => input_data_dest_V_0_payload_A,
      input_data_dest_V_0_payload_B => input_data_dest_V_0_payload_B,
      input_data_dest_V_0_sel => input_data_dest_V_0_sel,
      output_data_dest_V_1_payload_A => output_data_dest_V_1_payload_A,
      output_data_dest_V_1_payload_B => output_data_dest_V_1_payload_B,
      \output_data_dest_V_1_payload_B_reg[0]\ => \output_data_dest_V_1_payload_B_reg[0]\,
      output_data_dest_V_1_sel_wr => output_data_dest_V_1_sel_wr,
      output_data_dest_V_1_state(0) => output_data_dest_V_1_state(0),
      \q0[0]_i_2__0_0\ => \q0[0]_i_2__0\,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\(3 downto 0) => \q0_reg[0]_1\(3 downto 0),
      ram_reg => ram_reg,
      ram_reg_0(5 downto 0) => ram_reg_0(5 downto 0),
      sig_buffer_dest_V_address0(3 downto 0) => sig_buffer_dest_V_address0(3 downto 0),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_0 is
  port (
    \q0_reg[0]\ : out STD_LOGIC;
    \q0_reg[0]_0\ : out STD_LOGIC;
    input_data_id_V_0_payload_B : in STD_LOGIC;
    input_data_id_V_0_payload_A : in STD_LOGIC;
    input_data_id_V_0_sel : in STD_LOGIC;
    output_data_id_V_1_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    output_data_id_V_1_sel_wr : in STD_LOGIC;
    output_data_id_V_1_payload_A : in STD_LOGIC;
    output_data_id_V_1_payload_B : in STD_LOGIC;
    sig_buffer_dest_V_address0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0[0]_i_2__1\ : in STD_LOGIC;
    sig_buffer_dest_V_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_0 : entity is "network_sig_buffer_user_V";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_0 is
begin
network_sig_buffer_user_V_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_ram_6
     port map (
      ap_clk => ap_clk,
      input_data_id_V_0_payload_A => input_data_id_V_0_payload_A,
      input_data_id_V_0_payload_B => input_data_id_V_0_payload_B,
      input_data_id_V_0_sel => input_data_id_V_0_sel,
      output_data_id_V_1_payload_A => output_data_id_V_1_payload_A,
      output_data_id_V_1_payload_B => output_data_id_V_1_payload_B,
      output_data_id_V_1_sel_wr => output_data_id_V_1_sel_wr,
      output_data_id_V_1_state(1 downto 0) => output_data_id_V_1_state(1 downto 0),
      \q0[0]_i_2__1_0\ => \q0[0]_i_2__1\,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[0]_3\ => \q0_reg[0]_2\,
      \q0_reg[0]_4\ => \q0_reg[0]_3\,
      sig_buffer_dest_V_address0(9 downto 0) => sig_buffer_dest_V_address0(9 downto 0),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_1 is
  port (
    sig_buffer_dest_V_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    input_data_last_V_tm_fu_600_p1 : out STD_LOGIC;
    \q0_reg[0]\ : out STD_LOGIC;
    \q0_reg[0]_0\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    i_0_reg_390_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_data_last_V_0_payload_B : in STD_LOGIC;
    input_data_last_V_0_payload_A : in STD_LOGIC;
    input_data_last_V_0_sel : in STD_LOGIC;
    output_data_last_V_1_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    output_data_last_V_1_sel_wr : in STD_LOGIC;
    output_data_last_V_1_payload_A : in STD_LOGIC;
    output_data_last_V_1_payload_B : in STD_LOGIC;
    input_data_data_V_0_ack_out : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    sig_buffer_dest_V_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_1 : entity is "network_sig_buffer_user_V";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_1 is
begin
network_sig_buffer_user_V_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_ram_4
     port map (
      Q(4 downto 0) => Q(4 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      i_0_reg_390_reg(4 downto 0) => i_0_reg_390_reg(4 downto 0),
      input_data_data_V_0_ack_out => input_data_data_V_0_ack_out,
      input_data_last_V_0_payload_A => input_data_last_V_0_payload_A,
      input_data_last_V_0_payload_B => input_data_last_V_0_payload_B,
      input_data_last_V_0_sel => input_data_last_V_0_sel,
      input_data_last_V_tm_fu_600_p1(0) => input_data_last_V_tm_fu_600_p1,
      output_data_last_V_1_payload_A => output_data_last_V_1_payload_A,
      output_data_last_V_1_payload_B => output_data_last_V_1_payload_B,
      output_data_last_V_1_sel_wr => output_data_last_V_1_sel_wr,
      output_data_last_V_1_state(1 downto 0) => output_data_last_V_1_state(1 downto 0),
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\(5 downto 0) => \q0_reg[0]_1\(5 downto 0),
      \q0_reg[0]_3\ => \q0_reg[0]_2\,
      \q0_reg[0]_4\ => \q0_reg[0]_3\,
      \q0_reg[0]_5\ => \q0_reg[0]_4\,
      ram_reg(0) => ram_reg(0),
      sig_buffer_dest_V_address0(3 downto 0) => sig_buffer_dest_V_address0(3 downto 0),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_3 is
  port (
    \q0_reg[0]\ : out STD_LOGIC;
    \q0_reg[0]_0\ : out STD_LOGIC;
    input_data_user_V_0_payload_B : in STD_LOGIC;
    input_data_user_V_0_payload_A : in STD_LOGIC;
    input_data_user_V_0_sel : in STD_LOGIC;
    output_data_user_V_1_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    output_data_user_V_1_sel_wr : in STD_LOGIC;
    output_data_user_V_1_payload_A : in STD_LOGIC;
    output_data_user_V_1_payload_B : in STD_LOGIC;
    sig_buffer_dest_V_address0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0[0]_i_2\ : in STD_LOGIC;
    sig_buffer_dest_V_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_3 : entity is "network_sig_buffer_user_V";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_3 is
begin
network_sig_buffer_user_V_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_ram
     port map (
      ap_clk => ap_clk,
      input_data_user_V_0_payload_A => input_data_user_V_0_payload_A,
      input_data_user_V_0_payload_B => input_data_user_V_0_payload_B,
      input_data_user_V_0_sel => input_data_user_V_0_sel,
      output_data_user_V_1_payload_A => output_data_user_V_1_payload_A,
      output_data_user_V_1_payload_B => output_data_user_V_1_payload_B,
      output_data_user_V_1_sel_wr => output_data_user_V_1_sel_wr,
      output_data_user_V_1_state(1 downto 0) => output_data_user_V_1_state(1 downto 0),
      \q0[0]_i_2_0\ => \q0[0]_i_2\,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[0]_3\ => \q0_reg[0]_2\,
      \q0_reg[0]_4\ => \q0_reg[0]_3\,
      sig_buffer_dest_V_address0(9 downto 0) => sig_buffer_dest_V_address0(9 downto 0),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv2d_fix is
  port (
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    grp_depthwise_conv2d_fix_fu_471_input_r_ce1 : out STD_LOGIC;
    \zext_ln40_1_reg_1505_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_2\ : out STD_LOGIC;
    \add_ln40_7_reg_1567_reg[10]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[5]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_11\ : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[5]_12\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[5]_13\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_14\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_15\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_16\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_17\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_18\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_19\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_20\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_21\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_22\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_23\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_24\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC;
    \add_ln48_reg_1572_pp0_iter1_reg_reg[10]_0\ : out STD_LOGIC;
    \add_ln48_reg_1572_pp0_iter1_reg_reg[10]_1\ : out STD_LOGIC;
    \add_ln48_reg_1572_pp0_iter1_reg_reg[10]_2\ : out STD_LOGIC;
    \add_ln48_reg_1572_pp0_iter1_reg_reg[10]_3\ : out STD_LOGIC;
    \add_ln48_reg_1572_pp0_iter1_reg_reg[9]_0\ : out STD_LOGIC;
    \add_ln48_reg_1572_pp0_iter1_reg_reg[8]_0\ : out STD_LOGIC;
    \add_ln48_reg_1572_pp0_iter1_reg_reg[7]_0\ : out STD_LOGIC;
    \add_ln48_reg_1572_pp0_iter1_reg_reg[6]_0\ : out STD_LOGIC;
    \add_ln48_reg_1572_pp0_iter1_reg_reg[5]_0\ : out STD_LOGIC;
    \add_ln48_reg_1572_pp0_iter1_reg_reg[4]_0\ : out STD_LOGIC;
    \add_ln48_reg_1572_pp0_iter1_reg_reg[3]_0\ : out STD_LOGIC;
    \add_ln48_reg_1572_pp0_iter1_reg_reg[2]_0\ : out STD_LOGIC;
    \add_ln48_reg_1572_pp0_iter1_reg_reg[1]_0\ : out STD_LOGIC;
    \add_ln48_reg_1572_pp0_iter1_reg_reg[0]_0\ : out STD_LOGIC;
    \add_ln48_8_reg_1709_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \^p\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_depthwise_conv2d_fix_fu_471_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_0_i_19 : in STD_LOGIC;
    ram_reg_0_i_19_0 : in STD_LOGIC;
    ram_reg_0_i_19_1 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_0_0 : in STD_LOGIC;
    grp_depthwise_conv2d_fix_2_fu_423_input_r_address1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    MemBank_B_address01 : in STD_LOGIC;
    ram_reg_0_1 : in STD_LOGIC;
    ram_reg_0_2 : in STD_LOGIC;
    ram_reg_0_3 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_2_0 : in STD_LOGIC;
    ram_reg_2_1 : in STD_LOGIC;
    ram_reg_0_4 : in STD_LOGIC;
    ram_reg_0_5 : in STD_LOGIC;
    grp_depthwise_conv2d_fix_1_fu_447_input_r_address0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0_6 : in STD_LOGIC;
    ram_reg_0_7 : in STD_LOGIC;
    ram_reg_0_8 : in STD_LOGIC;
    ram_reg_0_9 : in STD_LOGIC;
    ram_reg_0_10 : in STD_LOGIC;
    ram_reg_0_11 : in STD_LOGIC;
    ram_reg_0_12 : in STD_LOGIC;
    ram_reg_0_13 : in STD_LOGIC;
    ram_reg_0_14 : in STD_LOGIC;
    ram_reg_0_15 : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ram_reg_0_16 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv2d_fix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv2d_fix is
  signal SeparableConv2D_0_w_s_ce0 : STD_LOGIC;
  signal SeparableConv2D_0_w_s_ce1 : STD_LOGIC;
  signal add_ln24_fu_515_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \add_ln24_reg_1411[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln24_reg_1411[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln24_reg_1411[5]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln24_reg_1411[9]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln24_reg_1411[9]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln24_reg_1411[9]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln24_reg_1411[9]_i_6_n_5\ : STD_LOGIC;
  signal add_ln24_reg_1411_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln32_3_fu_955_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln32_3_reg_1577 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln32_3_reg_15770 : STD_LOGIC;
  signal \add_ln32_3_reg_1577[9]_i_3_n_5\ : STD_LOGIC;
  signal add_ln40_10_fu_1166_p2 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal add_ln40_10_reg_1649 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln40_10_reg_16490 : STD_LOGIC;
  signal \add_ln40_10_reg_1649[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln40_10_reg_1649[4]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln40_10_reg_1649[4]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln40_10_reg_1649[4]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln40_10_reg_1649_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln40_10_reg_1649_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln40_10_reg_1649_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln40_10_reg_1649_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln40_10_reg_1649_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln40_10_reg_1649_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln40_10_reg_1649_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln40_10_reg_1649_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal add_ln40_3_reg_1547 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal add_ln40_3_reg_15470 : STD_LOGIC;
  signal add_ln40_6_fu_941_p2 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal add_ln40_6_reg_1562 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \add_ln40_6_reg_1562[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln40_6_reg_1562[4]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln40_6_reg_1562[4]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln40_6_reg_1562[4]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln40_6_reg_1562_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln40_6_reg_1562_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln40_6_reg_1562_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln40_6_reg_1562_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln40_6_reg_1562_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln40_6_reg_1562_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln40_6_reg_1562_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln40_6_reg_1562_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal add_ln40_7_fu_945_p2 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal add_ln40_7_reg_1567 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \add_ln40_7_reg_1567[1]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln40_7_reg_1567[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln40_7_reg_1567[4]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln40_7_reg_1567[4]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln40_7_reg_1567[4]_i_5_n_5\ : STD_LOGIC;
  signal \^add_ln40_7_reg_1567_reg[10]_0\ : STD_LOGIC;
  signal \add_ln40_7_reg_1567_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln40_7_reg_1567_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln40_7_reg_1567_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln40_7_reg_1567_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln40_7_reg_1567_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln40_7_reg_1567_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln40_7_reg_1567_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln40_7_reg_1567_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal add_ln40_8_fu_1146_p2 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal add_ln48_1_fu_1171_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln48_1_reg_1654 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \add_ln48_1_reg_1654[11]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln48_1_reg_1654[11]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln48_1_reg_1654[11]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln48_1_reg_1654[11]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln48_1_reg_1654[15]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln48_1_reg_1654[15]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln48_1_reg_1654[15]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln48_1_reg_1654[15]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln48_1_reg_1654[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln48_1_reg_1654[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln48_1_reg_1654[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln48_1_reg_1654[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln48_1_reg_1654[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln48_1_reg_1654[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln48_1_reg_1654[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln48_1_reg_1654[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln48_1_reg_1654_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln48_1_reg_1654_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln48_1_reg_1654_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln48_1_reg_1654_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln48_1_reg_1654_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln48_1_reg_1654_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln48_1_reg_1654_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln48_1_reg_1654_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln48_1_reg_1654_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln48_1_reg_1654_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln48_1_reg_1654_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln48_1_reg_1654_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln48_1_reg_1654_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln48_1_reg_1654_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln48_1_reg_1654_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal add_ln48_3_fu_1223_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln48_3_reg_1684 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln48_3_reg_16840 : STD_LOGIC;
  signal \add_ln48_3_reg_1684[11]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln48_3_reg_1684[11]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln48_3_reg_1684[11]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln48_3_reg_1684[11]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln48_3_reg_1684[11]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln48_3_reg_1684[11]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln48_3_reg_1684[11]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln48_3_reg_1684[11]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln48_3_reg_1684[15]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln48_3_reg_1684[15]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln48_3_reg_1684[15]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln48_3_reg_1684[15]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln48_3_reg_1684[15]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln48_3_reg_1684[15]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln48_3_reg_1684[15]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln48_3_reg_1684[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln48_3_reg_1684[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln48_3_reg_1684[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln48_3_reg_1684[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln48_3_reg_1684[3]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln48_3_reg_1684[3]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln48_3_reg_1684[3]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln48_3_reg_1684[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln48_3_reg_1684[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln48_3_reg_1684[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln48_3_reg_1684[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln48_3_reg_1684[7]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln48_3_reg_1684[7]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln48_3_reg_1684[7]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln48_3_reg_1684[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln48_3_reg_1684_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln48_3_reg_1684_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln48_3_reg_1684_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln48_3_reg_1684_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln48_3_reg_1684_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln48_3_reg_1684_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln48_3_reg_1684_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln48_3_reg_1684_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln48_3_reg_1684_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln48_3_reg_1684_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln48_3_reg_1684_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln48_3_reg_1684_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln48_3_reg_1684_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln48_3_reg_1684_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln48_3_reg_1684_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal add_ln48_4_fu_1262_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln48_4_reg_1699 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \add_ln48_4_reg_1699[11]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1699[11]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1699[11]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1699[11]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1699[15]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1699[15]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1699[15]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1699[15]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1699[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1699[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1699[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1699[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1699[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1699[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1699[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1699[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1699_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1699_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln48_4_reg_1699_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln48_4_reg_1699_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln48_4_reg_1699_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln48_4_reg_1699_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln48_4_reg_1699_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln48_4_reg_1699_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1699_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln48_4_reg_1699_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln48_4_reg_1699_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln48_4_reg_1699_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1699_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln48_4_reg_1699_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln48_4_reg_1699_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal add_ln48_8_fu_1296_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln48_8_reg_17090 : STD_LOGIC;
  signal \add_ln48_8_reg_1709[11]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[11]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[11]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[11]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[11]_i_15_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[11]_i_16_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[11]_i_17_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[11]_i_18_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[11]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[11]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[11]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[11]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[11]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[11]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[11]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[11]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[15]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[15]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[15]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[15]_i_15_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[15]_i_16_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[15]_i_17_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[15]_i_18_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[15]_i_19_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[15]_i_20_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[15]_i_21_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[15]_i_22_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[15]_i_23_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[15]_i_24_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[15]_i_25_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[15]_i_26_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[15]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[15]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[15]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[15]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[15]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[15]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[15]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[3]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[3]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[3]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[7]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[7]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[7]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[7]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[7]_i_15_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[7]_i_16_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[7]_i_17_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[7]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[7]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[7]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[11]_i_10_n_10\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[11]_i_10_n_11\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[11]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[11]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[11]_i_10_n_6\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[11]_i_10_n_7\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[11]_i_10_n_8\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[11]_i_10_n_9\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[15]_i_10_n_10\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[15]_i_10_n_11\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[15]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[15]_i_10_n_6\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[15]_i_10_n_7\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[15]_i_10_n_8\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[15]_i_10_n_9\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[15]_i_11_n_10\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[15]_i_11_n_11\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[15]_i_11_n_12\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[15]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[15]_i_11_n_6\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[15]_i_11_n_7\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[15]_i_11_n_8\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[15]_i_11_n_9\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[15]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[7]_i_10_n_10\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[7]_i_10_n_11\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[7]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[7]_i_10_n_8\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[7]_i_10_n_9\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln48_8_reg_1709_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal add_ln48_fu_950_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln48_reg_1572 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \add_ln48_reg_1572[10]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln48_reg_1572[10]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln48_reg_1572[10]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln48_reg_1572[10]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln48_reg_1572[10]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln48_reg_1572[10]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln48_reg_1572[10]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln48_reg_1572[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln48_reg_1572[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln48_reg_1572[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln48_reg_1572[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln48_reg_1572[3]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln48_reg_1572[3]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln48_reg_1572[7]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln48_reg_1572[7]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln48_reg_1572[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln48_reg_1572[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln48_reg_1572[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln48_reg_1572[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln48_reg_1572[7]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln48_reg_1572[7]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln48_reg_1572[7]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln48_reg_1572[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln48_reg_1572_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln48_reg_1572_reg[10]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln48_reg_1572_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln48_reg_1572_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln48_reg_1572_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln48_reg_1572_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln48_reg_1572_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln48_reg_1572_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln48_reg_1572_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln48_reg_1572_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal and_ln24_reg_1449 : STD_LOGIC;
  signal and_ln24_reg_14490 : STD_LOGIC;
  signal \and_ln24_reg_1449[0]_i_2_n_5\ : STD_LOGIC;
  signal \and_ln24_reg_1449[0]_i_3_n_5\ : STD_LOGIC;
  signal \and_ln24_reg_1449_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__1_n_5\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__1_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_5 : STD_LOGIC;
  signal ap_phi_mux_indvar_flatten80_phi_fu_269_p41 : STD_LOGIC;
  signal ap_phi_mux_out_h_0_phi_fu_304_p4 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ce04 : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal data4 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_ap_done : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_ap_ready : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_input_r_address0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_depthwise_conv2d_fix_fu_471_input_r_address1 : STD_LOGIC_VECTOR ( 13 to 13 );
  signal grp_depthwise_conv2d_fix_fu_471_output_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_depthwise_conv2d_fix_fu_471_output_r_ce0 : STD_LOGIC;
  signal icmp_ln24_fu_509_p2 : STD_LOGIC;
  signal \icmp_ln24_reg_1407[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln24_reg_1407[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln24_reg_1407[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln24_reg_1407[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln24_reg_1407[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln24_reg_1407[0]_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln24_reg_1407[0]_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln24_reg_1407[0]_i_9_n_5\ : STD_LOGIC;
  signal \icmp_ln24_reg_1407_pp0_iter1_reg_reg_n_5_[0]\ : STD_LOGIC;
  signal \icmp_ln24_reg_1407_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln32_fu_521_p2 : STD_LOGIC;
  signal icmp_ln32_reg_1416 : STD_LOGIC;
  signal indvar_flatten80_reg_265 : STD_LOGIC;
  signal \indvar_flatten80_reg_265_reg_n_5_[0]\ : STD_LOGIC;
  signal \indvar_flatten80_reg_265_reg_n_5_[1]\ : STD_LOGIC;
  signal \indvar_flatten80_reg_265_reg_n_5_[2]\ : STD_LOGIC;
  signal \indvar_flatten80_reg_265_reg_n_5_[3]\ : STD_LOGIC;
  signal \indvar_flatten80_reg_265_reg_n_5_[4]\ : STD_LOGIC;
  signal \indvar_flatten80_reg_265_reg_n_5_[5]\ : STD_LOGIC;
  signal \indvar_flatten80_reg_265_reg_n_5_[6]\ : STD_LOGIC;
  signal \indvar_flatten80_reg_265_reg_n_5_[7]\ : STD_LOGIC;
  signal \indvar_flatten80_reg_265_reg_n_5_[8]\ : STD_LOGIC;
  signal \indvar_flatten80_reg_265_reg_n_5_[9]\ : STD_LOGIC;
  signal indvar_flatten_reg_288 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal network_mul_mul_16s_13s_29_1_1_U6_n_10 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U6_n_11 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U6_n_12 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U6_n_13 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U6_n_14 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U6_n_15 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U6_n_16 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U6_n_17 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U6_n_18 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U6_n_19 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U6_n_20 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U6_n_21 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U6_n_23 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U6_n_24 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U6_n_25 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U6_n_26 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U6_n_27 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U6_n_28 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U6_n_29 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U6_n_30 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U6_n_31 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U6_n_32 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U6_n_33 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U6_n_34 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U6_n_35 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U6_n_37 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U6_n_5 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U6_n_6 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U6_n_7 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U6_n_8 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U6_n_9 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U7_n_10 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U7_n_11 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U7_n_12 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U7_n_13 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U7_n_14 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U7_n_15 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U7_n_16 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U7_n_17 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U7_n_18 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U7_n_19 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U7_n_20 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U7_n_23 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U7_n_24 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U7_n_25 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U7_n_26 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U7_n_27 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U7_n_28 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U7_n_29 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U7_n_30 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U7_n_31 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U7_n_32 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U7_n_33 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U7_n_34 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U7_n_35 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U7_n_36 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U7_n_37 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U7_n_38 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U7_n_5 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U7_n_6 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U7_n_7 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U7_n_8 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U7_n_9 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U8_n_10 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U8_n_11 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U8_n_12 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U8_n_13 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U8_n_14 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U8_n_15 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U8_n_16 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U8_n_17 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U8_n_18 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U8_n_19 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U8_n_20 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U8_n_5 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U8_n_6 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U8_n_7 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U8_n_8 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U8_n_9 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U9_n_10 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U9_n_11 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U9_n_12 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U9_n_13 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U9_n_14 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U9_n_15 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U9_n_16 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U9_n_17 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U9_n_18 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U9_n_19 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U9_n_20 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U9_n_5 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U9_n_6 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U9_n_7 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U9_n_8 : STD_LOGIC;
  signal network_mul_mul_16s_13s_29_1_1_U9_n_9 : STD_LOGIC;
  signal or_ln27_1_fu_1086_p3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \out_d_0_reg_276[0]_i_1_n_5\ : STD_LOGIC;
  signal out_h_0_reg_300 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_h_fu_571_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \out_h_reg_1459[1]_i_1_n_5\ : STD_LOGIC;
  signal \out_h_reg_1459[2]_i_1_n_5\ : STD_LOGIC;
  signal \out_h_reg_1459[3]_i_1_n_5\ : STD_LOGIC;
  signal \out_h_reg_1459[3]_i_2_n_5\ : STD_LOGIC;
  signal \out_h_reg_1459[4]_i_1_n_5\ : STD_LOGIC;
  signal \out_h_reg_1459[4]_i_2_n_5\ : STD_LOGIC;
  signal out_w_0_mid2_fu_640_p3 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_w_0_mid2_reg_14870 : STD_LOGIC;
  signal out_w_0_reg_311 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_w_reg_1516 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_w_reg_15160 : STD_LOGIC;
  signal \out_w_reg_1516[4]_i_3_n_5\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal p_11_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_shl13_cast_mid170_c_fu_832_p1 : STD_LOGIC_VECTOR ( 5 to 5 );
  signal p_shl19_cast_mid1_fu_655_p1 : STD_LOGIC_VECTOR ( 9 downto 5 );
  signal ram_reg_0_i_152_n_5 : STD_LOGIC;
  signal ram_reg_0_i_153_n_5 : STD_LOGIC;
  signal ram_reg_0_i_265_n_5 : STD_LOGIC;
  signal ram_reg_0_i_268_n_5 : STD_LOGIC;
  signal ram_reg_0_i_269_n_5 : STD_LOGIC;
  signal ram_reg_0_i_269_n_6 : STD_LOGIC;
  signal ram_reg_0_i_269_n_7 : STD_LOGIC;
  signal ram_reg_0_i_269_n_8 : STD_LOGIC;
  signal ram_reg_0_i_273_n_5 : STD_LOGIC;
  signal ram_reg_0_i_275_n_5 : STD_LOGIC;
  signal ram_reg_0_i_277_n_5 : STD_LOGIC;
  signal ram_reg_0_i_279_n_5 : STD_LOGIC;
  signal ram_reg_0_i_280_n_5 : STD_LOGIC;
  signal ram_reg_0_i_280_n_6 : STD_LOGIC;
  signal ram_reg_0_i_280_n_7 : STD_LOGIC;
  signal ram_reg_0_i_280_n_8 : STD_LOGIC;
  signal ram_reg_0_i_285_n_5 : STD_LOGIC;
  signal ram_reg_0_i_287_n_5 : STD_LOGIC;
  signal ram_reg_0_i_289_n_5 : STD_LOGIC;
  signal ram_reg_0_i_319_n_5 : STD_LOGIC;
  signal ram_reg_0_i_348_n_5 : STD_LOGIC;
  signal ram_reg_0_i_349_n_5 : STD_LOGIC;
  signal ram_reg_0_i_352_n_5 : STD_LOGIC;
  signal ram_reg_0_i_352_n_6 : STD_LOGIC;
  signal ram_reg_0_i_352_n_7 : STD_LOGIC;
  signal ram_reg_0_i_352_n_8 : STD_LOGIC;
  signal ram_reg_0_i_353_n_5 : STD_LOGIC;
  signal ram_reg_0_i_369_n_5 : STD_LOGIC;
  signal ram_reg_0_i_374_n_5 : STD_LOGIC;
  signal ram_reg_0_i_377_n_5 : STD_LOGIC;
  signal ram_reg_0_i_380_n_5 : STD_LOGIC;
  signal ram_reg_0_i_380_n_6 : STD_LOGIC;
  signal ram_reg_0_i_380_n_7 : STD_LOGIC;
  signal ram_reg_0_i_380_n_8 : STD_LOGIC;
  signal ram_reg_0_i_381_n_5 : STD_LOGIC;
  signal ram_reg_0_i_396_n_5 : STD_LOGIC;
  signal ram_reg_0_i_397_n_5 : STD_LOGIC;
  signal ram_reg_0_i_406_n_5 : STD_LOGIC;
  signal ram_reg_0_i_409_n_5 : STD_LOGIC;
  signal ram_reg_0_i_412_n_5 : STD_LOGIC;
  signal ram_reg_0_i_415_n_7 : STD_LOGIC;
  signal ram_reg_0_i_416_n_7 : STD_LOGIC;
  signal ram_reg_0_i_428_n_5 : STD_LOGIC;
  signal ram_reg_0_i_428_n_6 : STD_LOGIC;
  signal ram_reg_0_i_428_n_7 : STD_LOGIC;
  signal ram_reg_0_i_428_n_8 : STD_LOGIC;
  signal ram_reg_0_i_429_n_5 : STD_LOGIC;
  signal ram_reg_0_i_429_n_6 : STD_LOGIC;
  signal ram_reg_0_i_429_n_7 : STD_LOGIC;
  signal ram_reg_0_i_429_n_8 : STD_LOGIC;
  signal ram_reg_0_i_433_n_5 : STD_LOGIC;
  signal ram_reg_0_i_433_n_6 : STD_LOGIC;
  signal ram_reg_0_i_433_n_7 : STD_LOGIC;
  signal ram_reg_0_i_433_n_8 : STD_LOGIC;
  signal ram_reg_0_i_434_n_5 : STD_LOGIC;
  signal ram_reg_0_i_434_n_6 : STD_LOGIC;
  signal ram_reg_0_i_434_n_7 : STD_LOGIC;
  signal ram_reg_0_i_434_n_8 : STD_LOGIC;
  signal ram_reg_0_i_435_n_5 : STD_LOGIC;
  signal ram_reg_0_i_436_n_5 : STD_LOGIC;
  signal ram_reg_0_i_437_n_5 : STD_LOGIC;
  signal ram_reg_0_i_490_n_7 : STD_LOGIC;
  signal ram_reg_0_i_491_n_7 : STD_LOGIC;
  signal ram_reg_0_i_503_n_5 : STD_LOGIC;
  signal ram_reg_0_i_503_n_6 : STD_LOGIC;
  signal ram_reg_0_i_503_n_7 : STD_LOGIC;
  signal ram_reg_0_i_503_n_8 : STD_LOGIC;
  signal ram_reg_0_i_504_n_5 : STD_LOGIC;
  signal ram_reg_0_i_504_n_6 : STD_LOGIC;
  signal ram_reg_0_i_504_n_7 : STD_LOGIC;
  signal ram_reg_0_i_504_n_8 : STD_LOGIC;
  signal ram_reg_0_i_516_n_5 : STD_LOGIC;
  signal ram_reg_0_i_517_n_5 : STD_LOGIC;
  signal ram_reg_0_i_518_n_5 : STD_LOGIC;
  signal ram_reg_0_i_520_n_5 : STD_LOGIC;
  signal ram_reg_0_i_520_n_6 : STD_LOGIC;
  signal ram_reg_0_i_520_n_7 : STD_LOGIC;
  signal ram_reg_0_i_520_n_8 : STD_LOGIC;
  signal ram_reg_0_i_521_n_5 : STD_LOGIC;
  signal ram_reg_0_i_521_n_6 : STD_LOGIC;
  signal ram_reg_0_i_521_n_7 : STD_LOGIC;
  signal ram_reg_0_i_521_n_8 : STD_LOGIC;
  signal ram_reg_0_i_538_n_5 : STD_LOGIC;
  signal ram_reg_0_i_539_n_5 : STD_LOGIC;
  signal ram_reg_0_i_541_n_5 : STD_LOGIC;
  signal ram_reg_0_i_542_n_5 : STD_LOGIC;
  signal ram_reg_0_i_543_n_5 : STD_LOGIC;
  signal ram_reg_0_i_544_n_5 : STD_LOGIC;
  signal ram_reg_0_i_545_n_5 : STD_LOGIC;
  signal ram_reg_0_i_546_n_5 : STD_LOGIC;
  signal ram_reg_0_i_547_n_5 : STD_LOGIC;
  signal ram_reg_0_i_548_n_5 : STD_LOGIC;
  signal ram_reg_0_i_549_n_5 : STD_LOGIC;
  signal ram_reg_0_i_550_n_5 : STD_LOGIC;
  signal ram_reg_0_i_551_n_5 : STD_LOGIC;
  signal ram_reg_0_i_552_n_5 : STD_LOGIC;
  signal ram_reg_0_i_593_n_5 : STD_LOGIC;
  signal ram_reg_0_i_594_n_5 : STD_LOGIC;
  signal ram_reg_0_i_595_n_5 : STD_LOGIC;
  signal ram_reg_0_i_596_n_5 : STD_LOGIC;
  signal ram_reg_0_i_597_n_5 : STD_LOGIC;
  signal ram_reg_0_i_599_n_5 : STD_LOGIC;
  signal ram_reg_0_i_600_n_5 : STD_LOGIC;
  signal ram_reg_0_i_601_n_5 : STD_LOGIC;
  signal ram_reg_0_i_603_n_5 : STD_LOGIC;
  signal ram_reg_0_i_604_n_5 : STD_LOGIC;
  signal ram_reg_0_i_605_n_5 : STD_LOGIC;
  signal ram_reg_0_i_606_n_5 : STD_LOGIC;
  signal ram_reg_0_i_607_n_5 : STD_LOGIC;
  signal ram_reg_0_i_608_n_5 : STD_LOGIC;
  signal ram_reg_0_i_609_n_5 : STD_LOGIC;
  signal reg_3230 : STD_LOGIC;
  signal reg_3310 : STD_LOGIC;
  signal reg_339210_out : STD_LOGIC;
  signal select_ln24_17_reg_1467_reg : STD_LOGIC;
  signal select_ln24_19_fu_784_p3 : STD_LOGIC;
  signal select_ln24_23_reg_1542 : STD_LOGIC;
  signal \select_ln24_23_reg_1542[0]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln24_23_reg_1542[0]_i_2_n_5\ : STD_LOGIC;
  signal select_ln24_fu_527_p3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal select_ln24_reg_1432 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \select_ln24_reg_1432[1]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln24_reg_1432[2]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln24_reg_1432[3]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln24_reg_1432[4]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln24_reg_1432[4]_i_2_n_5\ : STD_LOGIC;
  signal \select_ln27_reg_1382[0]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln27_reg_1382[1]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln27_reg_1382_reg_n_5_[0]\ : STD_LOGIC;
  signal \select_ln27_reg_1382_reg_n_5_[1]\ : STD_LOGIC;
  signal select_ln32_15_reg_1659 : STD_LOGIC;
  signal \select_ln32_15_reg_1659_reg_n_5_[0]\ : STD_LOGIC;
  signal \select_ln32_15_reg_1659_reg_n_5_[1]\ : STD_LOGIC;
  signal \select_ln32_15_reg_1659_reg_n_5_[2]\ : STD_LOGIC;
  signal \select_ln32_15_reg_1659_reg_n_5_[3]\ : STD_LOGIC;
  signal \select_ln32_15_reg_1659_reg_n_5_[4]\ : STD_LOGIC;
  signal \select_ln32_15_reg_1659_reg_n_5_[5]\ : STD_LOGIC;
  signal \select_ln32_15_reg_1659_reg_n_5_[6]\ : STD_LOGIC;
  signal \select_ln32_15_reg_1659_reg_n_5_[7]\ : STD_LOGIC;
  signal \select_ln32_15_reg_1659_reg_n_5_[8]\ : STD_LOGIC;
  signal \select_ln32_15_reg_1659_reg_n_5_[9]\ : STD_LOGIC;
  signal select_ln32_fu_1106_p3 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal select_ln32_reg_1624 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sext_ln40_1_fu_735_p1 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal sext_ln40_3_fu_760_p1 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal sext_ln40_5_fu_919_p1 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal sext_ln40_7_fu_932_p1 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal tmp10_0_0_fu_399_p2 : STD_LOGIC_VECTOR ( 9 downto 3 );
  signal tmp10_0_0_mid2_fu_676_p3 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \tmp10_0_0_mid2_reg_1493[4]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1493[5]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1493[6]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1493[7]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1493[9]_i_2_n_5\ : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1493_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \tmp10_0_0_reg_1387[4]_i_1_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_reg_1387[6]_i_1_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_reg_1387[8]_i_1_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_reg_1387_reg_n_5_[1]\ : STD_LOGIC;
  signal \tmp10_0_0_reg_1387_reg_n_5_[2]\ : STD_LOGIC;
  signal \tmp10_0_0_reg_1387_reg_n_5_[3]\ : STD_LOGIC;
  signal \tmp10_0_0_reg_1387_reg_n_5_[4]\ : STD_LOGIC;
  signal \tmp10_0_0_reg_1387_reg_n_5_[5]\ : STD_LOGIC;
  signal \tmp10_0_0_reg_1387_reg_n_5_[6]\ : STD_LOGIC;
  signal \tmp10_0_0_reg_1387_reg_n_5_[7]\ : STD_LOGIC;
  signal \tmp10_0_0_reg_1387_reg_n_5_[8]\ : STD_LOGIC;
  signal \tmp10_0_0_reg_1387_reg_n_5_[9]\ : STD_LOGIC;
  signal tmp10_1_0_fu_435_p2 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal tmp10_1_0_mid2_fu_718_p3 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \tmp10_1_0_mid2_reg_1498[5]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1498[8]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1498[9]_i_1_n_5\ : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1498_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \tmp10_1_0_reg_1392[1]_i_1_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_reg_1392[6]_i_1_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_reg_1392[7]_i_1_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_reg_1392[8]_i_1_n_5\ : STD_LOGIC;
  signal tmp10_1_0_reg_1392_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp10_2_0_mid2_fu_1022_p3 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal tmp10_2_0_mid2_reg_1592 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \tmp10_2_0_mid2_reg_1592[5]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1592[6]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1592[7]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1592[8]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1592[9]_i_1_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1592[9]_i_4_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_reg_1397[5]_i_1_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_reg_1397[6]_i_1_n_5\ : STD_LOGIC;
  signal tmp10_2_0_reg_1397_reg : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal tmp11_fu_473_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tmp12_fu_503_p2 : STD_LOGIC_VECTOR ( 9 downto 3 );
  signal \tmp12_reg_1402[7]_i_1_n_5\ : STD_LOGIC;
  signal \tmp12_reg_1402[8]_i_1_n_5\ : STD_LOGIC;
  signal \tmp12_reg_1402[8]_i_2_n_5\ : STD_LOGIC;
  signal \tmp12_reg_1402[9]_i_2_n_5\ : STD_LOGIC;
  signal \tmp12_reg_1402[9]_i_3_n_5\ : STD_LOGIC;
  signal \tmp12_reg_1402[9]_i_4_n_5\ : STD_LOGIC;
  signal \tmp12_reg_1402[9]_i_5_n_5\ : STD_LOGIC;
  signal \tmp12_reg_1402_reg_n_5_[2]\ : STD_LOGIC;
  signal \tmp12_reg_1402_reg_n_5_[3]\ : STD_LOGIC;
  signal \tmp12_reg_1402_reg_n_5_[4]\ : STD_LOGIC;
  signal \tmp12_reg_1402_reg_n_5_[5]\ : STD_LOGIC;
  signal \tmp12_reg_1402_reg_n_5_[6]\ : STD_LOGIC;
  signal \tmp12_reg_1402_reg_n_5_[7]\ : STD_LOGIC;
  signal \tmp12_reg_1402_reg_n_5_[8]\ : STD_LOGIC;
  signal \tmp12_reg_1402_reg_n_5_[9]\ : STD_LOGIC;
  signal trunc_ln48_1_reg_1604 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln48_2_reg_1629 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln48_3_reg_1634 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln48_4_reg_1669 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln48_5_reg_1674 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln48_6_reg_1689 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln48_7_reg_1694 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln48_8_reg_1704 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln_reg_1599 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal xor_ln24_2_reg_1477 : STD_LOGIC;
  signal \xor_ln24_2_reg_1477[0]_i_1_n_5\ : STD_LOGIC;
  signal zext_ln40_12_fu_750_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal zext_ln40_12_reg_1522_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal zext_ln40_14_fu_910_p1 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal zext_ln40_1_reg_1505 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_add_ln40_10_reg_1649_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_add_ln40_10_reg_1649_reg[9]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln40_10_reg_1649_reg[9]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln40_6_reg_1562_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln40_6_reg_1562_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln40_6_reg_1562_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_add_ln40_7_reg_1567_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln40_7_reg_1567_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln40_7_reg_1567_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_add_ln48_1_reg_1654_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln48_3_reg_1684_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln48_4_reg_1699_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln48_8_reg_1709_reg[15]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln48_8_reg_1709_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln48_reg_1572_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln48_reg_1572_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_0_i_266_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_i_266_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_i_280_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_i_347_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_i_347_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_i_380_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_i_415_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_i_415_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_i_416_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_i_416_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_i_433_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_i_434_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_i_490_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_i_490_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_i_491_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_i_491_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_i_520_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_i_521_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln24_reg_1411[1]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \add_ln24_reg_1411[3]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \add_ln32_3_reg_1577[1]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \add_ln32_3_reg_1577[2]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \add_ln32_3_reg_1577[3]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \add_ln32_3_reg_1577[4]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \add_ln32_3_reg_1577[6]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \add_ln32_3_reg_1577[7]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \add_ln32_3_reg_1577[8]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \add_ln32_3_reg_1577[9]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \add_ln40_3_reg_1547[1]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \add_ln40_3_reg_1547[2]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \add_ln40_3_reg_1547[3]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \add_ln40_3_reg_1547[4]_i_2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \add_ln40_7_reg_1567[1]_i_1\ : label is "soft_lutpair126";
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln48_3_reg_1684[11]_i_2\ : label is "lutpair84";
  attribute HLUTNM of \add_ln48_3_reg_1684[11]_i_3\ : label is "lutpair83";
  attribute HLUTNM of \add_ln48_3_reg_1684[11]_i_4\ : label is "lutpair82";
  attribute HLUTNM of \add_ln48_3_reg_1684[11]_i_5\ : label is "lutpair81";
  attribute HLUTNM of \add_ln48_3_reg_1684[11]_i_6\ : label is "lutpair85";
  attribute HLUTNM of \add_ln48_3_reg_1684[11]_i_7\ : label is "lutpair84";
  attribute HLUTNM of \add_ln48_3_reg_1684[11]_i_8\ : label is "lutpair83";
  attribute HLUTNM of \add_ln48_3_reg_1684[11]_i_9\ : label is "lutpair82";
  attribute HLUTNM of \add_ln48_3_reg_1684[15]_i_2\ : label is "lutpair87";
  attribute HLUTNM of \add_ln48_3_reg_1684[15]_i_3\ : label is "lutpair86";
  attribute HLUTNM of \add_ln48_3_reg_1684[15]_i_4\ : label is "lutpair85";
  attribute HLUTNM of \add_ln48_3_reg_1684[15]_i_7\ : label is "lutpair87";
  attribute HLUTNM of \add_ln48_3_reg_1684[15]_i_8\ : label is "lutpair86";
  attribute HLUTNM of \add_ln48_3_reg_1684[3]_i_2\ : label is "lutpair76";
  attribute HLUTNM of \add_ln48_3_reg_1684[3]_i_3\ : label is "lutpair75";
  attribute HLUTNM of \add_ln48_3_reg_1684[3]_i_4\ : label is "lutpair74";
  attribute HLUTNM of \add_ln48_3_reg_1684[3]_i_5\ : label is "lutpair77";
  attribute HLUTNM of \add_ln48_3_reg_1684[3]_i_6\ : label is "lutpair76";
  attribute HLUTNM of \add_ln48_3_reg_1684[3]_i_7\ : label is "lutpair75";
  attribute HLUTNM of \add_ln48_3_reg_1684[3]_i_8\ : label is "lutpair74";
  attribute HLUTNM of \add_ln48_3_reg_1684[7]_i_2\ : label is "lutpair80";
  attribute HLUTNM of \add_ln48_3_reg_1684[7]_i_3\ : label is "lutpair79";
  attribute HLUTNM of \add_ln48_3_reg_1684[7]_i_4\ : label is "lutpair78";
  attribute HLUTNM of \add_ln48_3_reg_1684[7]_i_5\ : label is "lutpair77";
  attribute HLUTNM of \add_ln48_3_reg_1684[7]_i_6\ : label is "lutpair81";
  attribute HLUTNM of \add_ln48_3_reg_1684[7]_i_7\ : label is "lutpair80";
  attribute HLUTNM of \add_ln48_3_reg_1684[7]_i_8\ : label is "lutpair79";
  attribute HLUTNM of \add_ln48_3_reg_1684[7]_i_9\ : label is "lutpair78";
  attribute HLUTNM of \add_ln48_8_reg_1709[11]_i_11\ : label is "lutpair94";
  attribute HLUTNM of \add_ln48_8_reg_1709[11]_i_12\ : label is "lutpair93";
  attribute HLUTNM of \add_ln48_8_reg_1709[11]_i_13\ : label is "lutpair92";
  attribute HLUTNM of \add_ln48_8_reg_1709[11]_i_14\ : label is "lutpair91";
  attribute HLUTNM of \add_ln48_8_reg_1709[11]_i_15\ : label is "lutpair95";
  attribute HLUTNM of \add_ln48_8_reg_1709[11]_i_16\ : label is "lutpair94";
  attribute HLUTNM of \add_ln48_8_reg_1709[11]_i_17\ : label is "lutpair93";
  attribute HLUTNM of \add_ln48_8_reg_1709[11]_i_18\ : label is "lutpair92";
  attribute HLUTNM of \add_ln48_8_reg_1709[11]_i_2\ : label is "lutpair112";
  attribute HLUTNM of \add_ln48_8_reg_1709[11]_i_3\ : label is "lutpair111";
  attribute HLUTNM of \add_ln48_8_reg_1709[11]_i_4\ : label is "lutpair110";
  attribute HLUTNM of \add_ln48_8_reg_1709[11]_i_5\ : label is "lutpair109";
  attribute HLUTNM of \add_ln48_8_reg_1709[11]_i_6\ : label is "lutpair113";
  attribute HLUTNM of \add_ln48_8_reg_1709[11]_i_7\ : label is "lutpair112";
  attribute HLUTNM of \add_ln48_8_reg_1709[11]_i_8\ : label is "lutpair111";
  attribute HLUTNM of \add_ln48_8_reg_1709[11]_i_9\ : label is "lutpair110";
  attribute HLUTNM of \add_ln48_8_reg_1709[15]_i_12\ : label is "lutpair101";
  attribute HLUTNM of \add_ln48_8_reg_1709[15]_i_13\ : label is "lutpair100";
  attribute HLUTNM of \add_ln48_8_reg_1709[15]_i_14\ : label is "lutpair99";
  attribute HLUTNM of \add_ln48_8_reg_1709[15]_i_17\ : label is "lutpair101";
  attribute HLUTNM of \add_ln48_8_reg_1709[15]_i_18\ : label is "lutpair100";
  attribute HLUTNM of \add_ln48_8_reg_1709[15]_i_19\ : label is "lutpair98";
  attribute HLUTNM of \add_ln48_8_reg_1709[15]_i_20\ : label is "lutpair97";
  attribute HLUTNM of \add_ln48_8_reg_1709[15]_i_21\ : label is "lutpair96";
  attribute HLUTNM of \add_ln48_8_reg_1709[15]_i_22\ : label is "lutpair95";
  attribute HLUTNM of \add_ln48_8_reg_1709[15]_i_23\ : label is "lutpair99";
  attribute HLUTNM of \add_ln48_8_reg_1709[15]_i_24\ : label is "lutpair98";
  attribute HLUTNM of \add_ln48_8_reg_1709[15]_i_25\ : label is "lutpair97";
  attribute HLUTNM of \add_ln48_8_reg_1709[15]_i_26\ : label is "lutpair96";
  attribute HLUTNM of \add_ln48_8_reg_1709[15]_i_3\ : label is "lutpair115";
  attribute HLUTNM of \add_ln48_8_reg_1709[15]_i_4\ : label is "lutpair114";
  attribute HLUTNM of \add_ln48_8_reg_1709[15]_i_5\ : label is "lutpair113";
  attribute HLUTNM of \add_ln48_8_reg_1709[15]_i_8\ : label is "lutpair115";
  attribute HLUTNM of \add_ln48_8_reg_1709[15]_i_9\ : label is "lutpair114";
  attribute HLUTNM of \add_ln48_8_reg_1709[3]_i_2\ : label is "lutpair104";
  attribute HLUTNM of \add_ln48_8_reg_1709[3]_i_3\ : label is "lutpair103";
  attribute HLUTNM of \add_ln48_8_reg_1709[3]_i_4\ : label is "lutpair102";
  attribute HLUTNM of \add_ln48_8_reg_1709[3]_i_5\ : label is "lutpair105";
  attribute HLUTNM of \add_ln48_8_reg_1709[3]_i_6\ : label is "lutpair104";
  attribute HLUTNM of \add_ln48_8_reg_1709[3]_i_7\ : label is "lutpair103";
  attribute HLUTNM of \add_ln48_8_reg_1709[3]_i_8\ : label is "lutpair102";
  attribute HLUTNM of \add_ln48_8_reg_1709[7]_i_11\ : label is "lutpair90";
  attribute HLUTNM of \add_ln48_8_reg_1709[7]_i_12\ : label is "lutpair89";
  attribute HLUTNM of \add_ln48_8_reg_1709[7]_i_13\ : label is "lutpair88";
  attribute HLUTNM of \add_ln48_8_reg_1709[7]_i_14\ : label is "lutpair91";
  attribute HLUTNM of \add_ln48_8_reg_1709[7]_i_15\ : label is "lutpair90";
  attribute HLUTNM of \add_ln48_8_reg_1709[7]_i_16\ : label is "lutpair89";
  attribute HLUTNM of \add_ln48_8_reg_1709[7]_i_17\ : label is "lutpair88";
  attribute HLUTNM of \add_ln48_8_reg_1709[7]_i_2\ : label is "lutpair108";
  attribute HLUTNM of \add_ln48_8_reg_1709[7]_i_3\ : label is "lutpair107";
  attribute HLUTNM of \add_ln48_8_reg_1709[7]_i_4\ : label is "lutpair106";
  attribute HLUTNM of \add_ln48_8_reg_1709[7]_i_5\ : label is "lutpair105";
  attribute HLUTNM of \add_ln48_8_reg_1709[7]_i_6\ : label is "lutpair109";
  attribute HLUTNM of \add_ln48_8_reg_1709[7]_i_7\ : label is "lutpair108";
  attribute HLUTNM of \add_ln48_8_reg_1709[7]_i_8\ : label is "lutpair107";
  attribute HLUTNM of \add_ln48_8_reg_1709[7]_i_9\ : label is "lutpair106";
  attribute SOFT_HLUTNM of \add_ln48_reg_1572[10]_i_8\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \add_ln48_reg_1572[3]_i_6\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \add_ln48_reg_1572[3]_i_7\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \add_ln48_reg_1572[7]_i_10\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__7\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1__2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1__1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1__3\ : label is "soft_lutpair88";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute SOFT_HLUTNM of grp_depthwise_conv2d_fix_fu_471_ap_start_reg_i_1 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \icmp_ln24_reg_1407[0]_i_3\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \icmp_ln32_reg_1416[0]_i_2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \out_h_reg_1459[0]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \out_h_reg_1459[1]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \out_h_reg_1459[3]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \out_w_reg_1516[0]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \out_w_reg_1516[1]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \out_w_reg_1516[2]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \out_w_reg_1516[4]_i_3\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of ram_reg_0_i_120 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of ram_reg_0_i_132 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of ram_reg_0_i_136 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of ram_reg_0_i_152 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of ram_reg_0_i_153 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of ram_reg_0_i_160 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of ram_reg_0_i_319 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of ram_reg_0_i_349 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of ram_reg_0_i_397 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of ram_reg_0_i_537 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of ram_reg_0_i_538 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of ram_reg_0_i_85 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \ram_reg_0_i_95__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \select_ln24_23_reg_1542[0]_i_2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \select_ln24_reg_1432[0]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \select_ln24_reg_1432[1]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \select_ln24_reg_1432[2]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \select_ln24_reg_1432[3]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \select_ln32_reg_1624[1]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \select_ln32_reg_1624[2]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \select_ln32_reg_1624[3]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \select_ln32_reg_1624[4]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \tmp10_0_0_mid2_reg_1493[4]_i_2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \tmp10_0_0_mid2_reg_1493[5]_i_2\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \tmp10_0_0_mid2_reg_1493[6]_i_2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \tmp10_0_0_mid2_reg_1493[7]_i_2\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \tmp10_0_0_mid2_reg_1493[8]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \tmp10_0_0_mid2_reg_1493[9]_i_2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \tmp10_0_0_reg_1387[1]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \tmp10_0_0_reg_1387[5]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \tmp10_0_0_reg_1387[6]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \tmp10_0_0_reg_1387[7]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \tmp10_0_0_reg_1387[8]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \tmp10_0_0_reg_1387[9]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \tmp10_1_0_mid2_reg_1498[1]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \tmp10_1_0_mid2_reg_1498[2]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \tmp10_1_0_mid2_reg_1498[5]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \tmp10_1_0_mid2_reg_1498[8]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \tmp10_1_0_reg_1392[1]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \tmp10_1_0_reg_1392[2]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \tmp10_1_0_reg_1392[3]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \tmp10_1_0_reg_1392[4]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \tmp10_1_0_reg_1392[6]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \tmp10_1_0_reg_1392[7]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \tmp10_1_0_reg_1392[8]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \tmp10_1_0_reg_1392[9]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \tmp10_2_0_mid2_reg_1592[2]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \tmp10_2_0_mid2_reg_1592[3]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \tmp10_2_0_mid2_reg_1592[4]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \tmp10_2_0_mid2_reg_1592[5]_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \tmp10_2_0_mid2_reg_1592[6]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \tmp10_2_0_mid2_reg_1592[7]_i_2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \tmp10_2_0_mid2_reg_1592[8]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \tmp10_2_0_mid2_reg_1592[8]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \tmp10_2_0_mid2_reg_1592[9]_i_3\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \tmp10_2_0_mid2_reg_1592[9]_i_4\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \tmp10_2_0_reg_1397[2]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \tmp10_2_0_reg_1397[6]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \tmp10_2_0_reg_1397[7]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \tmp10_2_0_reg_1397[8]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \xor_ln24_2_reg_1477[0]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \zext_ln40_1_reg_1505[0]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \zext_ln40_1_reg_1505[1]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \zext_ln40_1_reg_1505[3]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \zext_ln40_1_reg_1505[4]_i_1\ : label is "soft_lutpair125";
begin
  \add_ln40_7_reg_1567_reg[10]_0\ <= \^add_ln40_7_reg_1567_reg[10]_0\;
  \ap_CS_fsm_reg[5]_3\ <= \^ap_cs_fsm_reg[5]_3\;
\add_ln24_reg_1411[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => add_ln24_reg_1411_reg(0),
      I1 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \indvar_flatten80_reg_265_reg_n_5_[0]\,
      O => add_ln24_fu_515_p2(0)
    );
\add_ln24_reg_1411[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A335ACC"
    )
        port map (
      I0 => \indvar_flatten80_reg_265_reg_n_5_[1]\,
      I1 => add_ln24_reg_1411_reg(1),
      I2 => \indvar_flatten80_reg_265_reg_n_5_[0]\,
      I3 => network_mul_mul_16s_13s_29_1_1_U7_n_38,
      I4 => add_ln24_reg_1411_reg(0),
      O => add_ln24_fu_515_p2(1)
    );
\add_ln24_reg_1411[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5A5C3CCAAAAC3CC"
    )
        port map (
      I0 => \indvar_flatten80_reg_265_reg_n_5_[2]\,
      I1 => add_ln24_reg_1411_reg(2),
      I2 => add_ln24_fu_515_p2(0),
      I3 => add_ln24_reg_1411_reg(1),
      I4 => network_mul_mul_16s_13s_29_1_1_U7_n_38,
      I5 => \indvar_flatten80_reg_265_reg_n_5_[1]\,
      O => add_ln24_fu_515_p2(2)
    );
\add_ln24_reg_1411[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8478B74B8"
    )
        port map (
      I0 => \indvar_flatten80_reg_265_reg_n_5_[3]\,
      I1 => network_mul_mul_16s_13s_29_1_1_U7_n_38,
      I2 => add_ln24_reg_1411_reg(3),
      I3 => \indvar_flatten80_reg_265_reg_n_5_[2]\,
      I4 => add_ln24_reg_1411_reg(2),
      I5 => \add_ln24_reg_1411[3]_i_2_n_5\,
      O => add_ln24_fu_515_p2(3)
    );
\add_ln24_reg_1411[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F335FFF"
    )
        port map (
      I0 => \indvar_flatten80_reg_265_reg_n_5_[1]\,
      I1 => add_ln24_reg_1411_reg(1),
      I2 => \indvar_flatten80_reg_265_reg_n_5_[0]\,
      I3 => network_mul_mul_16s_13s_29_1_1_U7_n_38,
      I4 => add_ln24_reg_1411_reg(0),
      O => \add_ln24_reg_1411[3]_i_2_n_5\
    );
\add_ln24_reg_1411[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA8A4575"
    )
        port map (
      I0 => \indvar_flatten80_reg_265_reg_n_5_[4]\,
      I1 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => add_ln24_reg_1411_reg(4),
      I4 => \add_ln24_reg_1411[4]_i_2_n_5\,
      O => add_ln24_fu_515_p2(4)
    );
\add_ln24_reg_1411[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFBBFFFFFFBBFF"
    )
        port map (
      I0 => \add_ln24_reg_1411[3]_i_2_n_5\,
      I1 => add_ln24_reg_1411_reg(2),
      I2 => \indvar_flatten80_reg_265_reg_n_5_[2]\,
      I3 => add_ln24_reg_1411_reg(3),
      I4 => network_mul_mul_16s_13s_29_1_1_U7_n_38,
      I5 => \indvar_flatten80_reg_265_reg_n_5_[3]\,
      O => \add_ln24_reg_1411[4]_i_2_n_5\
    );
\add_ln24_reg_1411[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA8A4575"
    )
        port map (
      I0 => \indvar_flatten80_reg_265_reg_n_5_[5]\,
      I1 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => add_ln24_reg_1411_reg(5),
      I4 => \add_ln24_reg_1411[5]_i_2_n_5\,
      O => add_ln24_fu_515_p2(5)
    );
\add_ln24_reg_1411[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAAAFFFFBFFF"
    )
        port map (
      I0 => \add_ln24_reg_1411[4]_i_2_n_5\,
      I1 => add_ln24_reg_1411_reg(4),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      I5 => \indvar_flatten80_reg_265_reg_n_5_[4]\,
      O => \add_ln24_reg_1411[5]_i_2_n_5\
    );
\add_ln24_reg_1411[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA8A4575"
    )
        port map (
      I0 => \indvar_flatten80_reg_265_reg_n_5_[6]\,
      I1 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => add_ln24_reg_1411_reg(6),
      I4 => \add_ln24_reg_1411[9]_i_5_n_5\,
      O => add_ln24_fu_515_p2(6)
    );
\add_ln24_reg_1411[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFB5B0BA4F45404"
    )
        port map (
      I0 => \add_ln24_reg_1411[9]_i_5_n_5\,
      I1 => add_ln24_reg_1411_reg(6),
      I2 => network_mul_mul_16s_13s_29_1_1_U7_n_38,
      I3 => \indvar_flatten80_reg_265_reg_n_5_[6]\,
      I4 => \indvar_flatten80_reg_265_reg_n_5_[7]\,
      I5 => add_ln24_reg_1411_reg(7),
      O => add_ln24_fu_515_p2(7)
    );
\add_ln24_reg_1411[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21DE2E2E2E2E2E2"
    )
        port map (
      I0 => add_ln24_reg_1411_reg(8),
      I1 => network_mul_mul_16s_13s_29_1_1_U7_n_38,
      I2 => \indvar_flatten80_reg_265_reg_n_5_[8]\,
      I3 => \add_ln24_reg_1411[9]_i_5_n_5\,
      I4 => \add_ln24_reg_1411[9]_i_4_n_5\,
      I5 => \icmp_ln24_reg_1407[0]_i_4_n_5\,
      O => add_ln24_fu_515_p2(8)
    );
\add_ln24_reg_1411[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter0,
      O => ce04
    );
\add_ln24_reg_1411[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => \add_ln24_reg_1411[9]_i_3_n_5\,
      I1 => \icmp_ln24_reg_1407[0]_i_4_n_5\,
      I2 => \add_ln24_reg_1411[9]_i_4_n_5\,
      I3 => \add_ln24_reg_1411[9]_i_5_n_5\,
      I4 => \add_ln24_reg_1411[9]_i_6_n_5\,
      O => add_ln24_fu_515_p2(9)
    );
\add_ln24_reg_1411[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \indvar_flatten80_reg_265_reg_n_5_[9]\,
      I1 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => add_ln24_reg_1411_reg(9),
      O => \add_ln24_reg_1411[9]_i_3_n_5\
    );
\add_ln24_reg_1411[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \indvar_flatten80_reg_265_reg_n_5_[6]\,
      I1 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => add_ln24_reg_1411_reg(6),
      O => \add_ln24_reg_1411[9]_i_4_n_5\
    );
\add_ln24_reg_1411[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAAAFFFFBFFF"
    )
        port map (
      I0 => \add_ln24_reg_1411[5]_i_2_n_5\,
      I1 => add_ln24_reg_1411_reg(5),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      I5 => \indvar_flatten80_reg_265_reg_n_5_[5]\,
      O => \add_ln24_reg_1411[9]_i_5_n_5\
    );
\add_ln24_reg_1411[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \indvar_flatten80_reg_265_reg_n_5_[8]\,
      I1 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => add_ln24_reg_1411_reg(8),
      O => \add_ln24_reg_1411[9]_i_6_n_5\
    );
\add_ln24_reg_1411_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce04,
      D => add_ln24_fu_515_p2(0),
      Q => add_ln24_reg_1411_reg(0),
      R => '0'
    );
\add_ln24_reg_1411_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce04,
      D => add_ln24_fu_515_p2(1),
      Q => add_ln24_reg_1411_reg(1),
      R => '0'
    );
\add_ln24_reg_1411_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce04,
      D => add_ln24_fu_515_p2(2),
      Q => add_ln24_reg_1411_reg(2),
      R => '0'
    );
\add_ln24_reg_1411_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce04,
      D => add_ln24_fu_515_p2(3),
      Q => add_ln24_reg_1411_reg(3),
      R => '0'
    );
\add_ln24_reg_1411_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce04,
      D => add_ln24_fu_515_p2(4),
      Q => add_ln24_reg_1411_reg(4),
      R => '0'
    );
\add_ln24_reg_1411_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce04,
      D => add_ln24_fu_515_p2(5),
      Q => add_ln24_reg_1411_reg(5),
      R => '0'
    );
\add_ln24_reg_1411_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce04,
      D => add_ln24_fu_515_p2(6),
      Q => add_ln24_reg_1411_reg(6),
      R => '0'
    );
\add_ln24_reg_1411_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce04,
      D => add_ln24_fu_515_p2(7),
      Q => add_ln24_reg_1411_reg(7),
      R => '0'
    );
\add_ln24_reg_1411_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce04,
      D => add_ln24_fu_515_p2(8),
      Q => add_ln24_reg_1411_reg(8),
      R => '0'
    );
\add_ln24_reg_1411_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce04,
      D => add_ln24_fu_515_p2(9),
      Q => add_ln24_reg_1411_reg(9),
      R => '0'
    );
\add_ln32_3_reg_1577[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten_reg_288(0),
      O => add_ln32_3_fu_955_p2(0)
    );
\add_ln32_3_reg_1577[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => indvar_flatten_reg_288(0),
      I1 => indvar_flatten_reg_288(1),
      O => add_ln32_3_fu_955_p2(1)
    );
\add_ln32_3_reg_1577[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => indvar_flatten_reg_288(2),
      I1 => indvar_flatten_reg_288(1),
      I2 => indvar_flatten_reg_288(0),
      O => add_ln32_3_fu_955_p2(2)
    );
\add_ln32_3_reg_1577[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => indvar_flatten_reg_288(3),
      I1 => indvar_flatten_reg_288(0),
      I2 => indvar_flatten_reg_288(1),
      I3 => indvar_flatten_reg_288(2),
      O => add_ln32_3_fu_955_p2(3)
    );
\add_ln32_3_reg_1577[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => indvar_flatten_reg_288(4),
      I1 => indvar_flatten_reg_288(2),
      I2 => indvar_flatten_reg_288(1),
      I3 => indvar_flatten_reg_288(0),
      I4 => indvar_flatten_reg_288(3),
      O => add_ln32_3_fu_955_p2(4)
    );
\add_ln32_3_reg_1577[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => indvar_flatten_reg_288(5),
      I1 => indvar_flatten_reg_288(3),
      I2 => indvar_flatten_reg_288(0),
      I3 => indvar_flatten_reg_288(1),
      I4 => indvar_flatten_reg_288(2),
      I5 => indvar_flatten_reg_288(4),
      O => add_ln32_3_fu_955_p2(5)
    );
\add_ln32_3_reg_1577[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => indvar_flatten_reg_288(6),
      I1 => \add_ln32_3_reg_1577[9]_i_3_n_5\,
      O => add_ln32_3_fu_955_p2(6)
    );
\add_ln32_3_reg_1577[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => indvar_flatten_reg_288(7),
      I1 => \add_ln32_3_reg_1577[9]_i_3_n_5\,
      I2 => indvar_flatten_reg_288(6),
      O => add_ln32_3_fu_955_p2(7)
    );
\add_ln32_3_reg_1577[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => indvar_flatten_reg_288(8),
      I1 => indvar_flatten_reg_288(6),
      I2 => \add_ln32_3_reg_1577[9]_i_3_n_5\,
      I3 => indvar_flatten_reg_288(7),
      O => add_ln32_3_fu_955_p2(8)
    );
\add_ln32_3_reg_1577[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => icmp_ln32_reg_1416,
      O => add_ln32_3_reg_15770
    );
\add_ln32_3_reg_1577[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => indvar_flatten_reg_288(9),
      I1 => indvar_flatten_reg_288(7),
      I2 => \add_ln32_3_reg_1577[9]_i_3_n_5\,
      I3 => indvar_flatten_reg_288(6),
      I4 => indvar_flatten_reg_288(8),
      O => add_ln32_3_fu_955_p2(9)
    );
\add_ln32_3_reg_1577[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => indvar_flatten_reg_288(5),
      I1 => indvar_flatten_reg_288(3),
      I2 => indvar_flatten_reg_288(0),
      I3 => indvar_flatten_reg_288(1),
      I4 => indvar_flatten_reg_288(2),
      I5 => indvar_flatten_reg_288(4),
      O => \add_ln32_3_reg_1577[9]_i_3_n_5\
    );
\add_ln32_3_reg_1577_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_3_reg_15770,
      D => add_ln32_3_fu_955_p2(0),
      Q => add_ln32_3_reg_1577(0),
      R => '0'
    );
\add_ln32_3_reg_1577_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_3_reg_15770,
      D => add_ln32_3_fu_955_p2(1),
      Q => add_ln32_3_reg_1577(1),
      R => '0'
    );
\add_ln32_3_reg_1577_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_3_reg_15770,
      D => add_ln32_3_fu_955_p2(2),
      Q => add_ln32_3_reg_1577(2),
      R => '0'
    );
\add_ln32_3_reg_1577_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_3_reg_15770,
      D => add_ln32_3_fu_955_p2(3),
      Q => add_ln32_3_reg_1577(3),
      R => '0'
    );
\add_ln32_3_reg_1577_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_3_reg_15770,
      D => add_ln32_3_fu_955_p2(4),
      Q => add_ln32_3_reg_1577(4),
      R => '0'
    );
\add_ln32_3_reg_1577_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_3_reg_15770,
      D => add_ln32_3_fu_955_p2(5),
      Q => add_ln32_3_reg_1577(5),
      R => '0'
    );
\add_ln32_3_reg_1577_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_3_reg_15770,
      D => add_ln32_3_fu_955_p2(6),
      Q => add_ln32_3_reg_1577(6),
      R => '0'
    );
\add_ln32_3_reg_1577_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_3_reg_15770,
      D => add_ln32_3_fu_955_p2(7),
      Q => add_ln32_3_reg_1577(7),
      R => '0'
    );
\add_ln32_3_reg_1577_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_3_reg_15770,
      D => add_ln32_3_fu_955_p2(8),
      Q => add_ln32_3_reg_1577(8),
      R => '0'
    );
\add_ln32_3_reg_1577_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_3_reg_15770,
      D => add_ln32_3_fu_955_p2(9),
      Q => add_ln32_3_reg_1577(9),
      R => '0'
    );
\add_ln40_10_reg_1649[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1592(1),
      I1 => add_ln40_3_reg_1547(1),
      O => add_ln40_10_fu_1166_p2(1)
    );
\add_ln40_10_reg_1649[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1592(4),
      I1 => add_ln40_3_reg_1547(4),
      O => \add_ln40_10_reg_1649[4]_i_2_n_5\
    );
\add_ln40_10_reg_1649[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1592(3),
      I1 => add_ln40_3_reg_1547(3),
      O => \add_ln40_10_reg_1649[4]_i_3_n_5\
    );
\add_ln40_10_reg_1649[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1592(2),
      I1 => add_ln40_3_reg_1547(2),
      O => \add_ln40_10_reg_1649[4]_i_4_n_5\
    );
\add_ln40_10_reg_1649[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1592(1),
      I1 => add_ln40_3_reg_1547(1),
      O => \add_ln40_10_reg_1649[4]_i_5_n_5\
    );
\add_ln40_10_reg_1649[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage4,
      I1 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      O => add_ln40_10_reg_16490
    );
\add_ln40_10_reg_1649_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => add_ln40_7_reg_1567(0),
      Q => add_ln40_10_reg_1649(0),
      R => '0'
    );
\add_ln40_10_reg_1649_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => add_ln40_10_fu_1166_p2(1),
      Q => add_ln40_10_reg_1649(1),
      R => '0'
    );
\add_ln40_10_reg_1649_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => add_ln40_10_fu_1166_p2(2),
      Q => add_ln40_10_reg_1649(2),
      R => '0'
    );
\add_ln40_10_reg_1649_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => add_ln40_10_fu_1166_p2(3),
      Q => add_ln40_10_reg_1649(3),
      R => '0'
    );
\add_ln40_10_reg_1649_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => add_ln40_10_fu_1166_p2(4),
      Q => add_ln40_10_reg_1649(4),
      R => '0'
    );
\add_ln40_10_reg_1649_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln40_10_reg_1649_reg[4]_i_1_n_5\,
      CO(2) => \add_ln40_10_reg_1649_reg[4]_i_1_n_6\,
      CO(1) => \add_ln40_10_reg_1649_reg[4]_i_1_n_7\,
      CO(0) => \add_ln40_10_reg_1649_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => tmp10_2_0_mid2_reg_1592(4 downto 1),
      O(3 downto 1) => add_ln40_10_fu_1166_p2(4 downto 2),
      O(0) => \NLW_add_ln40_10_reg_1649_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3) => \add_ln40_10_reg_1649[4]_i_2_n_5\,
      S(2) => \add_ln40_10_reg_1649[4]_i_3_n_5\,
      S(1) => \add_ln40_10_reg_1649[4]_i_4_n_5\,
      S(0) => \add_ln40_10_reg_1649[4]_i_5_n_5\
    );
\add_ln40_10_reg_1649_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => add_ln40_10_fu_1166_p2(5),
      Q => add_ln40_10_reg_1649(5),
      R => '0'
    );
\add_ln40_10_reg_1649_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => add_ln40_10_fu_1166_p2(6),
      Q => add_ln40_10_reg_1649(6),
      R => '0'
    );
\add_ln40_10_reg_1649_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => add_ln40_10_fu_1166_p2(7),
      Q => add_ln40_10_reg_1649(7),
      R => '0'
    );
\add_ln40_10_reg_1649_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => add_ln40_10_fu_1166_p2(8),
      Q => add_ln40_10_reg_1649(8),
      R => '0'
    );
\add_ln40_10_reg_1649_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln40_10_reg_1649_reg[4]_i_1_n_5\,
      CO(3) => \add_ln40_10_reg_1649_reg[8]_i_1_n_5\,
      CO(2) => \add_ln40_10_reg_1649_reg[8]_i_1_n_6\,
      CO(1) => \add_ln40_10_reg_1649_reg[8]_i_1_n_7\,
      CO(0) => \add_ln40_10_reg_1649_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln40_10_fu_1166_p2(8 downto 5),
      S(3 downto 0) => tmp10_2_0_mid2_reg_1592(8 downto 5)
    );
\add_ln40_10_reg_1649_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => add_ln40_10_fu_1166_p2(9),
      Q => add_ln40_10_reg_1649(9),
      R => '0'
    );
\add_ln40_10_reg_1649_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln40_10_reg_1649_reg[8]_i_1_n_5\,
      CO(3 downto 0) => \NLW_add_ln40_10_reg_1649_reg[9]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_ln40_10_reg_1649_reg[9]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln40_10_fu_1166_p2(9),
      S(3 downto 1) => B"000",
      S(0) => tmp10_2_0_mid2_reg_1592(9)
    );
\add_ln40_3_reg_1547[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln40_1_reg_1505(1),
      O => zext_ln40_14_fu_910_p1(1)
    );
\add_ln40_3_reg_1547[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln40_1_reg_1505(1),
      I1 => zext_ln40_1_reg_1505(2),
      O => zext_ln40_14_fu_910_p1(2)
    );
\add_ln40_3_reg_1547[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => zext_ln40_1_reg_1505(3),
      I1 => zext_ln40_1_reg_1505(2),
      I2 => zext_ln40_1_reg_1505(1),
      O => zext_ln40_14_fu_910_p1(3)
    );
\add_ln40_3_reg_1547[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      O => add_ln40_3_reg_15470
    );
\add_ln40_3_reg_1547[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => zext_ln40_1_reg_1505(4),
      I1 => zext_ln40_1_reg_1505(1),
      I2 => zext_ln40_1_reg_1505(2),
      I3 => zext_ln40_1_reg_1505(3),
      O => zext_ln40_14_fu_910_p1(4)
    );
\add_ln40_3_reg_1547_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_3_reg_15470,
      D => zext_ln40_14_fu_910_p1(1),
      Q => add_ln40_3_reg_1547(1),
      R => '0'
    );
\add_ln40_3_reg_1547_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_3_reg_15470,
      D => zext_ln40_14_fu_910_p1(2),
      Q => add_ln40_3_reg_1547(2),
      R => '0'
    );
\add_ln40_3_reg_1547_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_3_reg_15470,
      D => zext_ln40_14_fu_910_p1(3),
      Q => add_ln40_3_reg_1547(3),
      R => '0'
    );
\add_ln40_3_reg_1547_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_3_reg_15470,
      D => zext_ln40_14_fu_910_p1(4),
      Q => add_ln40_3_reg_1547(4),
      R => '0'
    );
\add_ln40_6_reg_1562[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1498_reg(0),
      I1 => zext_ln40_12_reg_1522_reg(1),
      O => add_ln40_6_fu_941_p2(1)
    );
\add_ln40_6_reg_1562[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1498_reg(3),
      I1 => zext_ln40_12_reg_1522_reg(4),
      O => \add_ln40_6_reg_1562[4]_i_2_n_5\
    );
\add_ln40_6_reg_1562[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1498_reg(2),
      I1 => zext_ln40_12_reg_1522_reg(3),
      O => \add_ln40_6_reg_1562[4]_i_3_n_5\
    );
\add_ln40_6_reg_1562[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1498_reg(1),
      I1 => zext_ln40_12_reg_1522_reg(2),
      O => \add_ln40_6_reg_1562[4]_i_4_n_5\
    );
\add_ln40_6_reg_1562[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1498_reg(0),
      I1 => zext_ln40_12_reg_1522_reg(1),
      O => \add_ln40_6_reg_1562[4]_i_5_n_5\
    );
\add_ln40_6_reg_1562_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_3_reg_15470,
      D => zext_ln40_12_reg_1522_reg(0),
      Q => add_ln40_6_reg_1562(0),
      R => '0'
    );
\add_ln40_6_reg_1562_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_3_reg_15470,
      D => add_ln40_6_fu_941_p2(10),
      Q => add_ln40_6_reg_1562(10),
      R => '0'
    );
\add_ln40_6_reg_1562_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln40_6_reg_1562_reg[8]_i_1_n_5\,
      CO(3 downto 2) => \NLW_add_ln40_6_reg_1562_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => add_ln40_6_fu_941_p2(10),
      CO(0) => \NLW_add_ln40_6_reg_1562_reg[10]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => tmp10_1_0_mid2_reg_1498_reg(8),
      O(3 downto 1) => \NLW_add_ln40_6_reg_1562_reg[10]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln40_6_fu_941_p2(9),
      S(3 downto 1) => B"001",
      S(0) => tmp10_1_0_mid2_reg_1498_reg(8)
    );
\add_ln40_6_reg_1562_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_3_reg_15470,
      D => add_ln40_6_fu_941_p2(1),
      Q => add_ln40_6_reg_1562(1),
      R => '0'
    );
\add_ln40_6_reg_1562_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_3_reg_15470,
      D => add_ln40_6_fu_941_p2(2),
      Q => add_ln40_6_reg_1562(2),
      R => '0'
    );
\add_ln40_6_reg_1562_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_3_reg_15470,
      D => add_ln40_6_fu_941_p2(3),
      Q => add_ln40_6_reg_1562(3),
      R => '0'
    );
\add_ln40_6_reg_1562_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_3_reg_15470,
      D => add_ln40_6_fu_941_p2(4),
      Q => add_ln40_6_reg_1562(4),
      R => '0'
    );
\add_ln40_6_reg_1562_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln40_6_reg_1562_reg[4]_i_1_n_5\,
      CO(2) => \add_ln40_6_reg_1562_reg[4]_i_1_n_6\,
      CO(1) => \add_ln40_6_reg_1562_reg[4]_i_1_n_7\,
      CO(0) => \add_ln40_6_reg_1562_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => tmp10_1_0_mid2_reg_1498_reg(3 downto 0),
      O(3 downto 1) => add_ln40_6_fu_941_p2(4 downto 2),
      O(0) => \NLW_add_ln40_6_reg_1562_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3) => \add_ln40_6_reg_1562[4]_i_2_n_5\,
      S(2) => \add_ln40_6_reg_1562[4]_i_3_n_5\,
      S(1) => \add_ln40_6_reg_1562[4]_i_4_n_5\,
      S(0) => \add_ln40_6_reg_1562[4]_i_5_n_5\
    );
\add_ln40_6_reg_1562_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_3_reg_15470,
      D => add_ln40_6_fu_941_p2(5),
      Q => add_ln40_6_reg_1562(5),
      R => '0'
    );
\add_ln40_6_reg_1562_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_3_reg_15470,
      D => add_ln40_6_fu_941_p2(6),
      Q => add_ln40_6_reg_1562(6),
      R => '0'
    );
\add_ln40_6_reg_1562_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_3_reg_15470,
      D => add_ln40_6_fu_941_p2(7),
      Q => add_ln40_6_reg_1562(7),
      R => '0'
    );
\add_ln40_6_reg_1562_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_3_reg_15470,
      D => add_ln40_6_fu_941_p2(8),
      Q => add_ln40_6_reg_1562(8),
      R => '0'
    );
\add_ln40_6_reg_1562_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln40_6_reg_1562_reg[4]_i_1_n_5\,
      CO(3) => \add_ln40_6_reg_1562_reg[8]_i_1_n_5\,
      CO(2) => \add_ln40_6_reg_1562_reg[8]_i_1_n_6\,
      CO(1) => \add_ln40_6_reg_1562_reg[8]_i_1_n_7\,
      CO(0) => \add_ln40_6_reg_1562_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => tmp10_1_0_mid2_reg_1498_reg(7 downto 4),
      O(3 downto 0) => add_ln40_6_fu_941_p2(8 downto 5),
      S(3 downto 0) => tmp10_1_0_mid2_reg_1498_reg(7 downto 4)
    );
\add_ln40_6_reg_1562_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_3_reg_15470,
      D => add_ln40_6_fu_941_p2(9),
      Q => add_ln40_6_reg_1562(9),
      R => '0'
    );
\add_ln40_7_reg_1567[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1498_reg(0),
      I1 => zext_ln40_1_reg_1505(1),
      O => \add_ln40_7_reg_1567[1]_i_1_n_5\
    );
\add_ln40_7_reg_1567[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1498_reg(3),
      I1 => zext_ln40_1_reg_1505(3),
      I2 => zext_ln40_1_reg_1505(2),
      I3 => zext_ln40_1_reg_1505(1),
      I4 => zext_ln40_1_reg_1505(4),
      O => \add_ln40_7_reg_1567[4]_i_2_n_5\
    );
\add_ln40_7_reg_1567[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1498_reg(2),
      I1 => zext_ln40_1_reg_1505(1),
      I2 => zext_ln40_1_reg_1505(2),
      I3 => zext_ln40_1_reg_1505(3),
      O => \add_ln40_7_reg_1567[4]_i_3_n_5\
    );
\add_ln40_7_reg_1567[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1498_reg(1),
      I1 => zext_ln40_1_reg_1505(2),
      I2 => zext_ln40_1_reg_1505(1),
      O => \add_ln40_7_reg_1567[4]_i_4_n_5\
    );
\add_ln40_7_reg_1567[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1498_reg(0),
      I1 => zext_ln40_1_reg_1505(1),
      O => \add_ln40_7_reg_1567[4]_i_5_n_5\
    );
\add_ln40_7_reg_1567_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_3_reg_15470,
      D => zext_ln40_1_reg_1505(0),
      Q => add_ln40_7_reg_1567(0),
      R => '0'
    );
\add_ln40_7_reg_1567_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_3_reg_15470,
      D => add_ln40_7_fu_945_p2(10),
      Q => add_ln40_7_reg_1567(10),
      R => '0'
    );
\add_ln40_7_reg_1567_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln40_7_reg_1567_reg[8]_i_1_n_5\,
      CO(3 downto 2) => \NLW_add_ln40_7_reg_1567_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => add_ln40_7_fu_945_p2(10),
      CO(0) => \NLW_add_ln40_7_reg_1567_reg[10]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_ln40_7_reg_1567_reg[10]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln40_7_fu_945_p2(9),
      S(3 downto 1) => B"001",
      S(0) => tmp10_1_0_mid2_reg_1498_reg(8)
    );
\add_ln40_7_reg_1567_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_3_reg_15470,
      D => \add_ln40_7_reg_1567[1]_i_1_n_5\,
      Q => add_ln40_7_reg_1567(1),
      R => '0'
    );
\add_ln40_7_reg_1567_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_3_reg_15470,
      D => add_ln40_7_fu_945_p2(2),
      Q => add_ln40_7_reg_1567(2),
      R => '0'
    );
\add_ln40_7_reg_1567_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_3_reg_15470,
      D => add_ln40_7_fu_945_p2(3),
      Q => add_ln40_7_reg_1567(3),
      R => '0'
    );
\add_ln40_7_reg_1567_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_3_reg_15470,
      D => add_ln40_7_fu_945_p2(4),
      Q => add_ln40_7_reg_1567(4),
      R => '0'
    );
\add_ln40_7_reg_1567_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln40_7_reg_1567_reg[4]_i_1_n_5\,
      CO(2) => \add_ln40_7_reg_1567_reg[4]_i_1_n_6\,
      CO(1) => \add_ln40_7_reg_1567_reg[4]_i_1_n_7\,
      CO(0) => \add_ln40_7_reg_1567_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => tmp10_1_0_mid2_reg_1498_reg(3 downto 0),
      O(3 downto 1) => add_ln40_7_fu_945_p2(4 downto 2),
      O(0) => \NLW_add_ln40_7_reg_1567_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3) => \add_ln40_7_reg_1567[4]_i_2_n_5\,
      S(2) => \add_ln40_7_reg_1567[4]_i_3_n_5\,
      S(1) => \add_ln40_7_reg_1567[4]_i_4_n_5\,
      S(0) => \add_ln40_7_reg_1567[4]_i_5_n_5\
    );
\add_ln40_7_reg_1567_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_3_reg_15470,
      D => add_ln40_7_fu_945_p2(5),
      Q => add_ln40_7_reg_1567(5),
      R => '0'
    );
\add_ln40_7_reg_1567_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_3_reg_15470,
      D => add_ln40_7_fu_945_p2(6),
      Q => add_ln40_7_reg_1567(6),
      R => '0'
    );
\add_ln40_7_reg_1567_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_3_reg_15470,
      D => add_ln40_7_fu_945_p2(7),
      Q => add_ln40_7_reg_1567(7),
      R => '0'
    );
\add_ln40_7_reg_1567_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_3_reg_15470,
      D => add_ln40_7_fu_945_p2(8),
      Q => add_ln40_7_reg_1567(8),
      R => '0'
    );
\add_ln40_7_reg_1567_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln40_7_reg_1567_reg[4]_i_1_n_5\,
      CO(3) => \add_ln40_7_reg_1567_reg[8]_i_1_n_5\,
      CO(2) => \add_ln40_7_reg_1567_reg[8]_i_1_n_6\,
      CO(1) => \add_ln40_7_reg_1567_reg[8]_i_1_n_7\,
      CO(0) => \add_ln40_7_reg_1567_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln40_7_fu_945_p2(8 downto 5),
      S(3 downto 0) => tmp10_1_0_mid2_reg_1498_reg(7 downto 4)
    );
\add_ln40_7_reg_1567_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_3_reg_15470,
      D => add_ln40_7_fu_945_p2(9),
      Q => add_ln40_7_reg_1567(9),
      R => '0'
    );
\add_ln48_1_reg_1654[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1599(11),
      I1 => trunc_ln48_1_reg_1604(11),
      O => \add_ln48_1_reg_1654[11]_i_2_n_5\
    );
\add_ln48_1_reg_1654[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1599(10),
      I1 => trunc_ln48_1_reg_1604(10),
      O => \add_ln48_1_reg_1654[11]_i_3_n_5\
    );
\add_ln48_1_reg_1654[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1599(9),
      I1 => trunc_ln48_1_reg_1604(9),
      O => \add_ln48_1_reg_1654[11]_i_4_n_5\
    );
\add_ln48_1_reg_1654[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1599(8),
      I1 => trunc_ln48_1_reg_1604(8),
      O => \add_ln48_1_reg_1654[11]_i_5_n_5\
    );
\add_ln48_1_reg_1654[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1599(15),
      I1 => trunc_ln48_1_reg_1604(15),
      O => \add_ln48_1_reg_1654[15]_i_2_n_5\
    );
\add_ln48_1_reg_1654[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1599(14),
      I1 => trunc_ln48_1_reg_1604(14),
      O => \add_ln48_1_reg_1654[15]_i_3_n_5\
    );
\add_ln48_1_reg_1654[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1599(13),
      I1 => trunc_ln48_1_reg_1604(13),
      O => \add_ln48_1_reg_1654[15]_i_4_n_5\
    );
\add_ln48_1_reg_1654[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1599(12),
      I1 => trunc_ln48_1_reg_1604(12),
      O => \add_ln48_1_reg_1654[15]_i_5_n_5\
    );
\add_ln48_1_reg_1654[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1599(3),
      I1 => trunc_ln48_1_reg_1604(3),
      O => \add_ln48_1_reg_1654[3]_i_2_n_5\
    );
\add_ln48_1_reg_1654[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1599(2),
      I1 => trunc_ln48_1_reg_1604(2),
      O => \add_ln48_1_reg_1654[3]_i_3_n_5\
    );
\add_ln48_1_reg_1654[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1599(1),
      I1 => trunc_ln48_1_reg_1604(1),
      O => \add_ln48_1_reg_1654[3]_i_4_n_5\
    );
\add_ln48_1_reg_1654[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1599(0),
      I1 => trunc_ln48_1_reg_1604(0),
      O => \add_ln48_1_reg_1654[3]_i_5_n_5\
    );
\add_ln48_1_reg_1654[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1599(7),
      I1 => trunc_ln48_1_reg_1604(7),
      O => \add_ln48_1_reg_1654[7]_i_2_n_5\
    );
\add_ln48_1_reg_1654[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1599(6),
      I1 => trunc_ln48_1_reg_1604(6),
      O => \add_ln48_1_reg_1654[7]_i_3_n_5\
    );
\add_ln48_1_reg_1654[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1599(5),
      I1 => trunc_ln48_1_reg_1604(5),
      O => \add_ln48_1_reg_1654[7]_i_4_n_5\
    );
\add_ln48_1_reg_1654[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1599(4),
      I1 => trunc_ln48_1_reg_1604(4),
      O => \add_ln48_1_reg_1654[7]_i_5_n_5\
    );
\add_ln48_1_reg_1654_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => add_ln48_1_fu_1171_p2(0),
      Q => add_ln48_1_reg_1654(0),
      R => '0'
    );
\add_ln48_1_reg_1654_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => add_ln48_1_fu_1171_p2(10),
      Q => add_ln48_1_reg_1654(10),
      R => '0'
    );
\add_ln48_1_reg_1654_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => add_ln48_1_fu_1171_p2(11),
      Q => add_ln48_1_reg_1654(11),
      R => '0'
    );
\add_ln48_1_reg_1654_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_1_reg_1654_reg[7]_i_1_n_5\,
      CO(3) => \add_ln48_1_reg_1654_reg[11]_i_1_n_5\,
      CO(2) => \add_ln48_1_reg_1654_reg[11]_i_1_n_6\,
      CO(1) => \add_ln48_1_reg_1654_reg[11]_i_1_n_7\,
      CO(0) => \add_ln48_1_reg_1654_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln_reg_1599(11 downto 8),
      O(3 downto 0) => add_ln48_1_fu_1171_p2(11 downto 8),
      S(3) => \add_ln48_1_reg_1654[11]_i_2_n_5\,
      S(2) => \add_ln48_1_reg_1654[11]_i_3_n_5\,
      S(1) => \add_ln48_1_reg_1654[11]_i_4_n_5\,
      S(0) => \add_ln48_1_reg_1654[11]_i_5_n_5\
    );
\add_ln48_1_reg_1654_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => add_ln48_1_fu_1171_p2(12),
      Q => add_ln48_1_reg_1654(12),
      R => '0'
    );
\add_ln48_1_reg_1654_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => add_ln48_1_fu_1171_p2(13),
      Q => add_ln48_1_reg_1654(13),
      R => '0'
    );
\add_ln48_1_reg_1654_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => add_ln48_1_fu_1171_p2(14),
      Q => add_ln48_1_reg_1654(14),
      R => '0'
    );
\add_ln48_1_reg_1654_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => add_ln48_1_fu_1171_p2(15),
      Q => add_ln48_1_reg_1654(15),
      R => '0'
    );
\add_ln48_1_reg_1654_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_1_reg_1654_reg[11]_i_1_n_5\,
      CO(3) => \NLW_add_ln48_1_reg_1654_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln48_1_reg_1654_reg[15]_i_1_n_6\,
      CO(1) => \add_ln48_1_reg_1654_reg[15]_i_1_n_7\,
      CO(0) => \add_ln48_1_reg_1654_reg[15]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => trunc_ln_reg_1599(14 downto 12),
      O(3 downto 0) => add_ln48_1_fu_1171_p2(15 downto 12),
      S(3) => \add_ln48_1_reg_1654[15]_i_2_n_5\,
      S(2) => \add_ln48_1_reg_1654[15]_i_3_n_5\,
      S(1) => \add_ln48_1_reg_1654[15]_i_4_n_5\,
      S(0) => \add_ln48_1_reg_1654[15]_i_5_n_5\
    );
\add_ln48_1_reg_1654_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => add_ln48_1_fu_1171_p2(1),
      Q => add_ln48_1_reg_1654(1),
      R => '0'
    );
\add_ln48_1_reg_1654_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => add_ln48_1_fu_1171_p2(2),
      Q => add_ln48_1_reg_1654(2),
      R => '0'
    );
\add_ln48_1_reg_1654_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => add_ln48_1_fu_1171_p2(3),
      Q => add_ln48_1_reg_1654(3),
      R => '0'
    );
\add_ln48_1_reg_1654_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln48_1_reg_1654_reg[3]_i_1_n_5\,
      CO(2) => \add_ln48_1_reg_1654_reg[3]_i_1_n_6\,
      CO(1) => \add_ln48_1_reg_1654_reg[3]_i_1_n_7\,
      CO(0) => \add_ln48_1_reg_1654_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln_reg_1599(3 downto 0),
      O(3 downto 0) => add_ln48_1_fu_1171_p2(3 downto 0),
      S(3) => \add_ln48_1_reg_1654[3]_i_2_n_5\,
      S(2) => \add_ln48_1_reg_1654[3]_i_3_n_5\,
      S(1) => \add_ln48_1_reg_1654[3]_i_4_n_5\,
      S(0) => \add_ln48_1_reg_1654[3]_i_5_n_5\
    );
\add_ln48_1_reg_1654_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => add_ln48_1_fu_1171_p2(4),
      Q => add_ln48_1_reg_1654(4),
      R => '0'
    );
\add_ln48_1_reg_1654_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => add_ln48_1_fu_1171_p2(5),
      Q => add_ln48_1_reg_1654(5),
      R => '0'
    );
\add_ln48_1_reg_1654_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => add_ln48_1_fu_1171_p2(6),
      Q => add_ln48_1_reg_1654(6),
      R => '0'
    );
\add_ln48_1_reg_1654_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => add_ln48_1_fu_1171_p2(7),
      Q => add_ln48_1_reg_1654(7),
      R => '0'
    );
\add_ln48_1_reg_1654_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_1_reg_1654_reg[3]_i_1_n_5\,
      CO(3) => \add_ln48_1_reg_1654_reg[7]_i_1_n_5\,
      CO(2) => \add_ln48_1_reg_1654_reg[7]_i_1_n_6\,
      CO(1) => \add_ln48_1_reg_1654_reg[7]_i_1_n_7\,
      CO(0) => \add_ln48_1_reg_1654_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln_reg_1599(7 downto 4),
      O(3 downto 0) => add_ln48_1_fu_1171_p2(7 downto 4),
      S(3) => \add_ln48_1_reg_1654[7]_i_2_n_5\,
      S(2) => \add_ln48_1_reg_1654[7]_i_3_n_5\,
      S(1) => \add_ln48_1_reg_1654[7]_i_4_n_5\,
      S(0) => \add_ln48_1_reg_1654[7]_i_5_n_5\
    );
\add_ln48_1_reg_1654_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => add_ln48_1_fu_1171_p2(8),
      Q => add_ln48_1_reg_1654(8),
      R => '0'
    );
\add_ln48_1_reg_1654_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => add_ln48_1_fu_1171_p2(9),
      Q => add_ln48_1_reg_1654(9),
      R => '0'
    );
\add_ln48_3_reg_1684[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_2_reg_1629(10),
      I1 => trunc_ln48_3_reg_1634(10),
      I2 => add_ln48_1_reg_1654(10),
      O => \add_ln48_3_reg_1684[11]_i_2_n_5\
    );
\add_ln48_3_reg_1684[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_2_reg_1629(9),
      I1 => trunc_ln48_3_reg_1634(9),
      I2 => add_ln48_1_reg_1654(9),
      O => \add_ln48_3_reg_1684[11]_i_3_n_5\
    );
\add_ln48_3_reg_1684[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_2_reg_1629(8),
      I1 => trunc_ln48_3_reg_1634(8),
      I2 => add_ln48_1_reg_1654(8),
      O => \add_ln48_3_reg_1684[11]_i_4_n_5\
    );
\add_ln48_3_reg_1684[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_2_reg_1629(7),
      I1 => trunc_ln48_3_reg_1634(7),
      I2 => add_ln48_1_reg_1654(7),
      O => \add_ln48_3_reg_1684[11]_i_5_n_5\
    );
\add_ln48_3_reg_1684[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_2_reg_1629(11),
      I1 => trunc_ln48_3_reg_1634(11),
      I2 => add_ln48_1_reg_1654(11),
      I3 => \add_ln48_3_reg_1684[11]_i_2_n_5\,
      O => \add_ln48_3_reg_1684[11]_i_6_n_5\
    );
\add_ln48_3_reg_1684[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_2_reg_1629(10),
      I1 => trunc_ln48_3_reg_1634(10),
      I2 => add_ln48_1_reg_1654(10),
      I3 => \add_ln48_3_reg_1684[11]_i_3_n_5\,
      O => \add_ln48_3_reg_1684[11]_i_7_n_5\
    );
\add_ln48_3_reg_1684[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_2_reg_1629(9),
      I1 => trunc_ln48_3_reg_1634(9),
      I2 => add_ln48_1_reg_1654(9),
      I3 => \add_ln48_3_reg_1684[11]_i_4_n_5\,
      O => \add_ln48_3_reg_1684[11]_i_8_n_5\
    );
\add_ln48_3_reg_1684[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_2_reg_1629(8),
      I1 => trunc_ln48_3_reg_1634(8),
      I2 => add_ln48_1_reg_1654(8),
      I3 => \add_ln48_3_reg_1684[11]_i_5_n_5\,
      O => \add_ln48_3_reg_1684[11]_i_9_n_5\
    );
\add_ln48_3_reg_1684[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_2_reg_1629(13),
      I1 => trunc_ln48_3_reg_1634(13),
      I2 => add_ln48_1_reg_1654(13),
      O => \add_ln48_3_reg_1684[15]_i_2_n_5\
    );
\add_ln48_3_reg_1684[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_2_reg_1629(12),
      I1 => trunc_ln48_3_reg_1634(12),
      I2 => add_ln48_1_reg_1654(12),
      O => \add_ln48_3_reg_1684[15]_i_3_n_5\
    );
\add_ln48_3_reg_1684[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_2_reg_1629(11),
      I1 => trunc_ln48_3_reg_1634(11),
      I2 => add_ln48_1_reg_1654(11),
      O => \add_ln48_3_reg_1684[15]_i_4_n_5\
    );
\add_ln48_3_reg_1684[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln48_1_reg_1654(14),
      I1 => trunc_ln48_3_reg_1634(14),
      I2 => trunc_ln48_2_reg_1629(14),
      I3 => trunc_ln48_3_reg_1634(15),
      I4 => trunc_ln48_2_reg_1629(15),
      I5 => add_ln48_1_reg_1654(15),
      O => \add_ln48_3_reg_1684[15]_i_5_n_5\
    );
\add_ln48_3_reg_1684[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_3_reg_1684[15]_i_2_n_5\,
      I1 => trunc_ln48_3_reg_1634(14),
      I2 => trunc_ln48_2_reg_1629(14),
      I3 => add_ln48_1_reg_1654(14),
      O => \add_ln48_3_reg_1684[15]_i_6_n_5\
    );
\add_ln48_3_reg_1684[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_2_reg_1629(13),
      I1 => trunc_ln48_3_reg_1634(13),
      I2 => add_ln48_1_reg_1654(13),
      I3 => \add_ln48_3_reg_1684[15]_i_3_n_5\,
      O => \add_ln48_3_reg_1684[15]_i_7_n_5\
    );
\add_ln48_3_reg_1684[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_2_reg_1629(12),
      I1 => trunc_ln48_3_reg_1634(12),
      I2 => add_ln48_1_reg_1654(12),
      I3 => \add_ln48_3_reg_1684[15]_i_4_n_5\,
      O => \add_ln48_3_reg_1684[15]_i_8_n_5\
    );
\add_ln48_3_reg_1684[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_2_reg_1629(2),
      I1 => trunc_ln48_3_reg_1634(2),
      I2 => add_ln48_1_reg_1654(2),
      O => \add_ln48_3_reg_1684[3]_i_2_n_5\
    );
\add_ln48_3_reg_1684[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_2_reg_1629(1),
      I1 => trunc_ln48_3_reg_1634(1),
      I2 => add_ln48_1_reg_1654(1),
      O => \add_ln48_3_reg_1684[3]_i_3_n_5\
    );
\add_ln48_3_reg_1684[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_2_reg_1629(0),
      I1 => trunc_ln48_3_reg_1634(0),
      I2 => add_ln48_1_reg_1654(0),
      O => \add_ln48_3_reg_1684[3]_i_4_n_5\
    );
\add_ln48_3_reg_1684[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_2_reg_1629(3),
      I1 => trunc_ln48_3_reg_1634(3),
      I2 => add_ln48_1_reg_1654(3),
      I3 => \add_ln48_3_reg_1684[3]_i_2_n_5\,
      O => \add_ln48_3_reg_1684[3]_i_5_n_5\
    );
\add_ln48_3_reg_1684[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_2_reg_1629(2),
      I1 => trunc_ln48_3_reg_1634(2),
      I2 => add_ln48_1_reg_1654(2),
      I3 => \add_ln48_3_reg_1684[3]_i_3_n_5\,
      O => \add_ln48_3_reg_1684[3]_i_6_n_5\
    );
\add_ln48_3_reg_1684[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_2_reg_1629(1),
      I1 => trunc_ln48_3_reg_1634(1),
      I2 => add_ln48_1_reg_1654(1),
      I3 => \add_ln48_3_reg_1684[3]_i_4_n_5\,
      O => \add_ln48_3_reg_1684[3]_i_7_n_5\
    );
\add_ln48_3_reg_1684[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => trunc_ln48_2_reg_1629(0),
      I1 => trunc_ln48_3_reg_1634(0),
      I2 => add_ln48_1_reg_1654(0),
      O => \add_ln48_3_reg_1684[3]_i_8_n_5\
    );
\add_ln48_3_reg_1684[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_2_reg_1629(6),
      I1 => trunc_ln48_3_reg_1634(6),
      I2 => add_ln48_1_reg_1654(6),
      O => \add_ln48_3_reg_1684[7]_i_2_n_5\
    );
\add_ln48_3_reg_1684[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_2_reg_1629(5),
      I1 => trunc_ln48_3_reg_1634(5),
      I2 => add_ln48_1_reg_1654(5),
      O => \add_ln48_3_reg_1684[7]_i_3_n_5\
    );
\add_ln48_3_reg_1684[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_2_reg_1629(4),
      I1 => trunc_ln48_3_reg_1634(4),
      I2 => add_ln48_1_reg_1654(4),
      O => \add_ln48_3_reg_1684[7]_i_4_n_5\
    );
\add_ln48_3_reg_1684[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_2_reg_1629(3),
      I1 => trunc_ln48_3_reg_1634(3),
      I2 => add_ln48_1_reg_1654(3),
      O => \add_ln48_3_reg_1684[7]_i_5_n_5\
    );
\add_ln48_3_reg_1684[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_2_reg_1629(7),
      I1 => trunc_ln48_3_reg_1634(7),
      I2 => add_ln48_1_reg_1654(7),
      I3 => \add_ln48_3_reg_1684[7]_i_2_n_5\,
      O => \add_ln48_3_reg_1684[7]_i_6_n_5\
    );
\add_ln48_3_reg_1684[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_2_reg_1629(6),
      I1 => trunc_ln48_3_reg_1634(6),
      I2 => add_ln48_1_reg_1654(6),
      I3 => \add_ln48_3_reg_1684[7]_i_3_n_5\,
      O => \add_ln48_3_reg_1684[7]_i_7_n_5\
    );
\add_ln48_3_reg_1684[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_2_reg_1629(5),
      I1 => trunc_ln48_3_reg_1634(5),
      I2 => add_ln48_1_reg_1654(5),
      I3 => \add_ln48_3_reg_1684[7]_i_4_n_5\,
      O => \add_ln48_3_reg_1684[7]_i_8_n_5\
    );
\add_ln48_3_reg_1684[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_2_reg_1629(4),
      I1 => trunc_ln48_3_reg_1634(4),
      I2 => add_ln48_1_reg_1654(4),
      I3 => \add_ln48_3_reg_1684[7]_i_5_n_5\,
      O => \add_ln48_3_reg_1684[7]_i_9_n_5\
    );
\add_ln48_3_reg_1684_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => add_ln48_3_fu_1223_p2(0),
      Q => add_ln48_3_reg_1684(0),
      R => '0'
    );
\add_ln48_3_reg_1684_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => add_ln48_3_fu_1223_p2(10),
      Q => add_ln48_3_reg_1684(10),
      R => '0'
    );
\add_ln48_3_reg_1684_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => add_ln48_3_fu_1223_p2(11),
      Q => add_ln48_3_reg_1684(11),
      R => '0'
    );
\add_ln48_3_reg_1684_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_3_reg_1684_reg[7]_i_1_n_5\,
      CO(3) => \add_ln48_3_reg_1684_reg[11]_i_1_n_5\,
      CO(2) => \add_ln48_3_reg_1684_reg[11]_i_1_n_6\,
      CO(1) => \add_ln48_3_reg_1684_reg[11]_i_1_n_7\,
      CO(0) => \add_ln48_3_reg_1684_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln48_3_reg_1684[11]_i_2_n_5\,
      DI(2) => \add_ln48_3_reg_1684[11]_i_3_n_5\,
      DI(1) => \add_ln48_3_reg_1684[11]_i_4_n_5\,
      DI(0) => \add_ln48_3_reg_1684[11]_i_5_n_5\,
      O(3 downto 0) => add_ln48_3_fu_1223_p2(11 downto 8),
      S(3) => \add_ln48_3_reg_1684[11]_i_6_n_5\,
      S(2) => \add_ln48_3_reg_1684[11]_i_7_n_5\,
      S(1) => \add_ln48_3_reg_1684[11]_i_8_n_5\,
      S(0) => \add_ln48_3_reg_1684[11]_i_9_n_5\
    );
\add_ln48_3_reg_1684_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => add_ln48_3_fu_1223_p2(12),
      Q => add_ln48_3_reg_1684(12),
      R => '0'
    );
\add_ln48_3_reg_1684_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => add_ln48_3_fu_1223_p2(13),
      Q => add_ln48_3_reg_1684(13),
      R => '0'
    );
\add_ln48_3_reg_1684_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => add_ln48_3_fu_1223_p2(14),
      Q => add_ln48_3_reg_1684(14),
      R => '0'
    );
\add_ln48_3_reg_1684_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => add_ln48_3_fu_1223_p2(15),
      Q => add_ln48_3_reg_1684(15),
      R => '0'
    );
\add_ln48_3_reg_1684_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_3_reg_1684_reg[11]_i_1_n_5\,
      CO(3) => \NLW_add_ln48_3_reg_1684_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln48_3_reg_1684_reg[15]_i_1_n_6\,
      CO(1) => \add_ln48_3_reg_1684_reg[15]_i_1_n_7\,
      CO(0) => \add_ln48_3_reg_1684_reg[15]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln48_3_reg_1684[15]_i_2_n_5\,
      DI(1) => \add_ln48_3_reg_1684[15]_i_3_n_5\,
      DI(0) => \add_ln48_3_reg_1684[15]_i_4_n_5\,
      O(3 downto 0) => add_ln48_3_fu_1223_p2(15 downto 12),
      S(3) => \add_ln48_3_reg_1684[15]_i_5_n_5\,
      S(2) => \add_ln48_3_reg_1684[15]_i_6_n_5\,
      S(1) => \add_ln48_3_reg_1684[15]_i_7_n_5\,
      S(0) => \add_ln48_3_reg_1684[15]_i_8_n_5\
    );
\add_ln48_3_reg_1684_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => add_ln48_3_fu_1223_p2(1),
      Q => add_ln48_3_reg_1684(1),
      R => '0'
    );
\add_ln48_3_reg_1684_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => add_ln48_3_fu_1223_p2(2),
      Q => add_ln48_3_reg_1684(2),
      R => '0'
    );
\add_ln48_3_reg_1684_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => add_ln48_3_fu_1223_p2(3),
      Q => add_ln48_3_reg_1684(3),
      R => '0'
    );
\add_ln48_3_reg_1684_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln48_3_reg_1684_reg[3]_i_1_n_5\,
      CO(2) => \add_ln48_3_reg_1684_reg[3]_i_1_n_6\,
      CO(1) => \add_ln48_3_reg_1684_reg[3]_i_1_n_7\,
      CO(0) => \add_ln48_3_reg_1684_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln48_3_reg_1684[3]_i_2_n_5\,
      DI(2) => \add_ln48_3_reg_1684[3]_i_3_n_5\,
      DI(1) => \add_ln48_3_reg_1684[3]_i_4_n_5\,
      DI(0) => '0',
      O(3 downto 0) => add_ln48_3_fu_1223_p2(3 downto 0),
      S(3) => \add_ln48_3_reg_1684[3]_i_5_n_5\,
      S(2) => \add_ln48_3_reg_1684[3]_i_6_n_5\,
      S(1) => \add_ln48_3_reg_1684[3]_i_7_n_5\,
      S(0) => \add_ln48_3_reg_1684[3]_i_8_n_5\
    );
\add_ln48_3_reg_1684_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => add_ln48_3_fu_1223_p2(4),
      Q => add_ln48_3_reg_1684(4),
      R => '0'
    );
\add_ln48_3_reg_1684_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => add_ln48_3_fu_1223_p2(5),
      Q => add_ln48_3_reg_1684(5),
      R => '0'
    );
\add_ln48_3_reg_1684_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => add_ln48_3_fu_1223_p2(6),
      Q => add_ln48_3_reg_1684(6),
      R => '0'
    );
\add_ln48_3_reg_1684_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => add_ln48_3_fu_1223_p2(7),
      Q => add_ln48_3_reg_1684(7),
      R => '0'
    );
\add_ln48_3_reg_1684_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_3_reg_1684_reg[3]_i_1_n_5\,
      CO(3) => \add_ln48_3_reg_1684_reg[7]_i_1_n_5\,
      CO(2) => \add_ln48_3_reg_1684_reg[7]_i_1_n_6\,
      CO(1) => \add_ln48_3_reg_1684_reg[7]_i_1_n_7\,
      CO(0) => \add_ln48_3_reg_1684_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln48_3_reg_1684[7]_i_2_n_5\,
      DI(2) => \add_ln48_3_reg_1684[7]_i_3_n_5\,
      DI(1) => \add_ln48_3_reg_1684[7]_i_4_n_5\,
      DI(0) => \add_ln48_3_reg_1684[7]_i_5_n_5\,
      O(3 downto 0) => add_ln48_3_fu_1223_p2(7 downto 4),
      S(3) => \add_ln48_3_reg_1684[7]_i_6_n_5\,
      S(2) => \add_ln48_3_reg_1684[7]_i_7_n_5\,
      S(1) => \add_ln48_3_reg_1684[7]_i_8_n_5\,
      S(0) => \add_ln48_3_reg_1684[7]_i_9_n_5\
    );
\add_ln48_3_reg_1684_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => add_ln48_3_fu_1223_p2(8),
      Q => add_ln48_3_reg_1684(8),
      R => '0'
    );
\add_ln48_3_reg_1684_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => add_ln48_3_fu_1223_p2(9),
      Q => add_ln48_3_reg_1684(9),
      R => '0'
    );
\add_ln48_4_reg_1699[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_5_reg_1674(11),
      I1 => trunc_ln48_4_reg_1669(11),
      O => \add_ln48_4_reg_1699[11]_i_2_n_5\
    );
\add_ln48_4_reg_1699[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_5_reg_1674(10),
      I1 => trunc_ln48_4_reg_1669(10),
      O => \add_ln48_4_reg_1699[11]_i_3_n_5\
    );
\add_ln48_4_reg_1699[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_5_reg_1674(9),
      I1 => trunc_ln48_4_reg_1669(9),
      O => \add_ln48_4_reg_1699[11]_i_4_n_5\
    );
\add_ln48_4_reg_1699[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_5_reg_1674(8),
      I1 => trunc_ln48_4_reg_1669(8),
      O => \add_ln48_4_reg_1699[11]_i_5_n_5\
    );
\add_ln48_4_reg_1699[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_5_reg_1674(15),
      I1 => trunc_ln48_4_reg_1669(15),
      O => \add_ln48_4_reg_1699[15]_i_2_n_5\
    );
\add_ln48_4_reg_1699[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_5_reg_1674(14),
      I1 => trunc_ln48_4_reg_1669(14),
      O => \add_ln48_4_reg_1699[15]_i_3_n_5\
    );
\add_ln48_4_reg_1699[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_5_reg_1674(13),
      I1 => trunc_ln48_4_reg_1669(13),
      O => \add_ln48_4_reg_1699[15]_i_4_n_5\
    );
\add_ln48_4_reg_1699[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_5_reg_1674(12),
      I1 => trunc_ln48_4_reg_1669(12),
      O => \add_ln48_4_reg_1699[15]_i_5_n_5\
    );
\add_ln48_4_reg_1699[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_5_reg_1674(3),
      I1 => trunc_ln48_4_reg_1669(3),
      O => \add_ln48_4_reg_1699[3]_i_2_n_5\
    );
\add_ln48_4_reg_1699[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_5_reg_1674(2),
      I1 => trunc_ln48_4_reg_1669(2),
      O => \add_ln48_4_reg_1699[3]_i_3_n_5\
    );
\add_ln48_4_reg_1699[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_5_reg_1674(1),
      I1 => trunc_ln48_4_reg_1669(1),
      O => \add_ln48_4_reg_1699[3]_i_4_n_5\
    );
\add_ln48_4_reg_1699[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_5_reg_1674(0),
      I1 => trunc_ln48_4_reg_1669(0),
      O => \add_ln48_4_reg_1699[3]_i_5_n_5\
    );
\add_ln48_4_reg_1699[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_5_reg_1674(7),
      I1 => trunc_ln48_4_reg_1669(7),
      O => \add_ln48_4_reg_1699[7]_i_2_n_5\
    );
\add_ln48_4_reg_1699[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_5_reg_1674(6),
      I1 => trunc_ln48_4_reg_1669(6),
      O => \add_ln48_4_reg_1699[7]_i_3_n_5\
    );
\add_ln48_4_reg_1699[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_5_reg_1674(5),
      I1 => trunc_ln48_4_reg_1669(5),
      O => \add_ln48_4_reg_1699[7]_i_4_n_5\
    );
\add_ln48_4_reg_1699[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_5_reg_1674(4),
      I1 => trunc_ln48_4_reg_1669(4),
      O => \add_ln48_4_reg_1699[7]_i_5_n_5\
    );
\add_ln48_4_reg_1699_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_4_fu_1262_p2(0),
      Q => add_ln48_4_reg_1699(0),
      R => '0'
    );
\add_ln48_4_reg_1699_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_4_fu_1262_p2(10),
      Q => add_ln48_4_reg_1699(10),
      R => '0'
    );
\add_ln48_4_reg_1699_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_4_fu_1262_p2(11),
      Q => add_ln48_4_reg_1699(11),
      R => '0'
    );
\add_ln48_4_reg_1699_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_4_reg_1699_reg[7]_i_1_n_5\,
      CO(3) => \add_ln48_4_reg_1699_reg[11]_i_1_n_5\,
      CO(2) => \add_ln48_4_reg_1699_reg[11]_i_1_n_6\,
      CO(1) => \add_ln48_4_reg_1699_reg[11]_i_1_n_7\,
      CO(0) => \add_ln48_4_reg_1699_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln48_5_reg_1674(11 downto 8),
      O(3 downto 0) => add_ln48_4_fu_1262_p2(11 downto 8),
      S(3) => \add_ln48_4_reg_1699[11]_i_2_n_5\,
      S(2) => \add_ln48_4_reg_1699[11]_i_3_n_5\,
      S(1) => \add_ln48_4_reg_1699[11]_i_4_n_5\,
      S(0) => \add_ln48_4_reg_1699[11]_i_5_n_5\
    );
\add_ln48_4_reg_1699_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_4_fu_1262_p2(12),
      Q => add_ln48_4_reg_1699(12),
      R => '0'
    );
\add_ln48_4_reg_1699_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_4_fu_1262_p2(13),
      Q => add_ln48_4_reg_1699(13),
      R => '0'
    );
\add_ln48_4_reg_1699_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_4_fu_1262_p2(14),
      Q => add_ln48_4_reg_1699(14),
      R => '0'
    );
\add_ln48_4_reg_1699_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_4_fu_1262_p2(15),
      Q => add_ln48_4_reg_1699(15),
      R => '0'
    );
\add_ln48_4_reg_1699_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_4_reg_1699_reg[11]_i_1_n_5\,
      CO(3) => \NLW_add_ln48_4_reg_1699_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln48_4_reg_1699_reg[15]_i_1_n_6\,
      CO(1) => \add_ln48_4_reg_1699_reg[15]_i_1_n_7\,
      CO(0) => \add_ln48_4_reg_1699_reg[15]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => trunc_ln48_5_reg_1674(14 downto 12),
      O(3 downto 0) => add_ln48_4_fu_1262_p2(15 downto 12),
      S(3) => \add_ln48_4_reg_1699[15]_i_2_n_5\,
      S(2) => \add_ln48_4_reg_1699[15]_i_3_n_5\,
      S(1) => \add_ln48_4_reg_1699[15]_i_4_n_5\,
      S(0) => \add_ln48_4_reg_1699[15]_i_5_n_5\
    );
\add_ln48_4_reg_1699_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_4_fu_1262_p2(1),
      Q => add_ln48_4_reg_1699(1),
      R => '0'
    );
\add_ln48_4_reg_1699_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_4_fu_1262_p2(2),
      Q => add_ln48_4_reg_1699(2),
      R => '0'
    );
\add_ln48_4_reg_1699_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_4_fu_1262_p2(3),
      Q => add_ln48_4_reg_1699(3),
      R => '0'
    );
\add_ln48_4_reg_1699_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln48_4_reg_1699_reg[3]_i_1_n_5\,
      CO(2) => \add_ln48_4_reg_1699_reg[3]_i_1_n_6\,
      CO(1) => \add_ln48_4_reg_1699_reg[3]_i_1_n_7\,
      CO(0) => \add_ln48_4_reg_1699_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln48_5_reg_1674(3 downto 0),
      O(3 downto 0) => add_ln48_4_fu_1262_p2(3 downto 0),
      S(3) => \add_ln48_4_reg_1699[3]_i_2_n_5\,
      S(2) => \add_ln48_4_reg_1699[3]_i_3_n_5\,
      S(1) => \add_ln48_4_reg_1699[3]_i_4_n_5\,
      S(0) => \add_ln48_4_reg_1699[3]_i_5_n_5\
    );
\add_ln48_4_reg_1699_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_4_fu_1262_p2(4),
      Q => add_ln48_4_reg_1699(4),
      R => '0'
    );
\add_ln48_4_reg_1699_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_4_fu_1262_p2(5),
      Q => add_ln48_4_reg_1699(5),
      R => '0'
    );
\add_ln48_4_reg_1699_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_4_fu_1262_p2(6),
      Q => add_ln48_4_reg_1699(6),
      R => '0'
    );
\add_ln48_4_reg_1699_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_4_fu_1262_p2(7),
      Q => add_ln48_4_reg_1699(7),
      R => '0'
    );
\add_ln48_4_reg_1699_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_4_reg_1699_reg[3]_i_1_n_5\,
      CO(3) => \add_ln48_4_reg_1699_reg[7]_i_1_n_5\,
      CO(2) => \add_ln48_4_reg_1699_reg[7]_i_1_n_6\,
      CO(1) => \add_ln48_4_reg_1699_reg[7]_i_1_n_7\,
      CO(0) => \add_ln48_4_reg_1699_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln48_5_reg_1674(7 downto 4),
      O(3 downto 0) => add_ln48_4_fu_1262_p2(7 downto 4),
      S(3) => \add_ln48_4_reg_1699[7]_i_2_n_5\,
      S(2) => \add_ln48_4_reg_1699[7]_i_3_n_5\,
      S(1) => \add_ln48_4_reg_1699[7]_i_4_n_5\,
      S(0) => \add_ln48_4_reg_1699[7]_i_5_n_5\
    );
\add_ln48_4_reg_1699_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_4_fu_1262_p2(8),
      Q => add_ln48_4_reg_1699(8),
      R => '0'
    );
\add_ln48_4_reg_1699_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_4_fu_1262_p2(9),
      Q => add_ln48_4_reg_1699(9),
      R => '0'
    );
\add_ln48_8_reg_1709[11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_6_reg_1689(6),
      I1 => add_ln48_4_reg_1699(6),
      I2 => add_ln48_3_reg_1684(6),
      O => \add_ln48_8_reg_1709[11]_i_11_n_5\
    );
\add_ln48_8_reg_1709[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_6_reg_1689(5),
      I1 => add_ln48_4_reg_1699(5),
      I2 => add_ln48_3_reg_1684(5),
      O => \add_ln48_8_reg_1709[11]_i_12_n_5\
    );
\add_ln48_8_reg_1709[11]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_6_reg_1689(4),
      I1 => add_ln48_4_reg_1699(4),
      I2 => add_ln48_3_reg_1684(4),
      O => \add_ln48_8_reg_1709[11]_i_13_n_5\
    );
\add_ln48_8_reg_1709[11]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_6_reg_1689(3),
      I1 => add_ln48_4_reg_1699(3),
      I2 => add_ln48_3_reg_1684(3),
      O => \add_ln48_8_reg_1709[11]_i_14_n_5\
    );
\add_ln48_8_reg_1709[11]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_6_reg_1689(7),
      I1 => add_ln48_4_reg_1699(7),
      I2 => add_ln48_3_reg_1684(7),
      I3 => \add_ln48_8_reg_1709[11]_i_11_n_5\,
      O => \add_ln48_8_reg_1709[11]_i_15_n_5\
    );
\add_ln48_8_reg_1709[11]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_6_reg_1689(6),
      I1 => add_ln48_4_reg_1699(6),
      I2 => add_ln48_3_reg_1684(6),
      I3 => \add_ln48_8_reg_1709[11]_i_12_n_5\,
      O => \add_ln48_8_reg_1709[11]_i_16_n_5\
    );
\add_ln48_8_reg_1709[11]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_6_reg_1689(5),
      I1 => add_ln48_4_reg_1699(5),
      I2 => add_ln48_3_reg_1684(5),
      I3 => \add_ln48_8_reg_1709[11]_i_13_n_5\,
      O => \add_ln48_8_reg_1709[11]_i_17_n_5\
    );
\add_ln48_8_reg_1709[11]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_6_reg_1689(4),
      I1 => add_ln48_4_reg_1699(4),
      I2 => add_ln48_3_reg_1684(4),
      I3 => \add_ln48_8_reg_1709[11]_i_14_n_5\,
      O => \add_ln48_8_reg_1709[11]_i_18_n_5\
    );
\add_ln48_8_reg_1709[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_8_reg_1709_reg[15]_i_11_n_10\,
      I1 => trunc_ln48_7_reg_1694(10),
      I2 => trunc_ln48_8_reg_1704(10),
      O => \add_ln48_8_reg_1709[11]_i_2_n_5\
    );
\add_ln48_8_reg_1709[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_8_reg_1709_reg[15]_i_11_n_11\,
      I1 => trunc_ln48_7_reg_1694(9),
      I2 => trunc_ln48_8_reg_1704(9),
      O => \add_ln48_8_reg_1709[11]_i_3_n_5\
    );
\add_ln48_8_reg_1709[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_8_reg_1709_reg[15]_i_11_n_12\,
      I1 => trunc_ln48_7_reg_1694(8),
      I2 => trunc_ln48_8_reg_1704(8),
      O => \add_ln48_8_reg_1709[11]_i_4_n_5\
    );
\add_ln48_8_reg_1709[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_8_reg_1709_reg[11]_i_10_n_9\,
      I1 => trunc_ln48_7_reg_1694(7),
      I2 => trunc_ln48_8_reg_1704(7),
      O => \add_ln48_8_reg_1709[11]_i_5_n_5\
    );
\add_ln48_8_reg_1709[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_8_reg_1709_reg[15]_i_11_n_9\,
      I1 => trunc_ln48_7_reg_1694(11),
      I2 => trunc_ln48_8_reg_1704(11),
      I3 => \add_ln48_8_reg_1709[11]_i_2_n_5\,
      O => \add_ln48_8_reg_1709[11]_i_6_n_5\
    );
\add_ln48_8_reg_1709[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_8_reg_1709_reg[15]_i_11_n_10\,
      I1 => trunc_ln48_7_reg_1694(10),
      I2 => trunc_ln48_8_reg_1704(10),
      I3 => \add_ln48_8_reg_1709[11]_i_3_n_5\,
      O => \add_ln48_8_reg_1709[11]_i_7_n_5\
    );
\add_ln48_8_reg_1709[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_8_reg_1709_reg[15]_i_11_n_11\,
      I1 => trunc_ln48_7_reg_1694(9),
      I2 => trunc_ln48_8_reg_1704(9),
      I3 => \add_ln48_8_reg_1709[11]_i_4_n_5\,
      O => \add_ln48_8_reg_1709[11]_i_8_n_5\
    );
\add_ln48_8_reg_1709[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_8_reg_1709_reg[15]_i_11_n_12\,
      I1 => trunc_ln48_7_reg_1694(8),
      I2 => trunc_ln48_8_reg_1704(8),
      I3 => \add_ln48_8_reg_1709[11]_i_5_n_5\,
      O => \add_ln48_8_reg_1709[11]_i_9_n_5\
    );
\add_ln48_8_reg_1709[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => \icmp_ln24_reg_1407_pp0_iter1_reg_reg_n_5_[0]\,
      O => add_ln48_8_reg_17090
    );
\add_ln48_8_reg_1709[15]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_6_reg_1689(13),
      I1 => add_ln48_4_reg_1699(13),
      I2 => add_ln48_3_reg_1684(13),
      O => \add_ln48_8_reg_1709[15]_i_12_n_5\
    );
\add_ln48_8_reg_1709[15]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_6_reg_1689(12),
      I1 => add_ln48_4_reg_1699(12),
      I2 => add_ln48_3_reg_1684(12),
      O => \add_ln48_8_reg_1709[15]_i_13_n_5\
    );
\add_ln48_8_reg_1709[15]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_6_reg_1689(11),
      I1 => add_ln48_4_reg_1699(11),
      I2 => add_ln48_3_reg_1684(11),
      O => \add_ln48_8_reg_1709[15]_i_14_n_5\
    );
\add_ln48_8_reg_1709[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln48_3_reg_1684(14),
      I1 => add_ln48_4_reg_1699(14),
      I2 => trunc_ln48_6_reg_1689(14),
      I3 => add_ln48_4_reg_1699(15),
      I4 => trunc_ln48_6_reg_1689(15),
      I5 => add_ln48_3_reg_1684(15),
      O => \add_ln48_8_reg_1709[15]_i_15_n_5\
    );
\add_ln48_8_reg_1709[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_8_reg_1709[15]_i_12_n_5\,
      I1 => add_ln48_4_reg_1699(14),
      I2 => trunc_ln48_6_reg_1689(14),
      I3 => add_ln48_3_reg_1684(14),
      O => \add_ln48_8_reg_1709[15]_i_16_n_5\
    );
\add_ln48_8_reg_1709[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_6_reg_1689(13),
      I1 => add_ln48_4_reg_1699(13),
      I2 => add_ln48_3_reg_1684(13),
      I3 => \add_ln48_8_reg_1709[15]_i_13_n_5\,
      O => \add_ln48_8_reg_1709[15]_i_17_n_5\
    );
\add_ln48_8_reg_1709[15]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_6_reg_1689(12),
      I1 => add_ln48_4_reg_1699(12),
      I2 => add_ln48_3_reg_1684(12),
      I3 => \add_ln48_8_reg_1709[15]_i_14_n_5\,
      O => \add_ln48_8_reg_1709[15]_i_18_n_5\
    );
\add_ln48_8_reg_1709[15]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_6_reg_1689(10),
      I1 => add_ln48_4_reg_1699(10),
      I2 => add_ln48_3_reg_1684(10),
      O => \add_ln48_8_reg_1709[15]_i_19_n_5\
    );
\add_ln48_8_reg_1709[15]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_6_reg_1689(9),
      I1 => add_ln48_4_reg_1699(9),
      I2 => add_ln48_3_reg_1684(9),
      O => \add_ln48_8_reg_1709[15]_i_20_n_5\
    );
\add_ln48_8_reg_1709[15]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_6_reg_1689(8),
      I1 => add_ln48_4_reg_1699(8),
      I2 => add_ln48_3_reg_1684(8),
      O => \add_ln48_8_reg_1709[15]_i_21_n_5\
    );
\add_ln48_8_reg_1709[15]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_6_reg_1689(7),
      I1 => add_ln48_4_reg_1699(7),
      I2 => add_ln48_3_reg_1684(7),
      O => \add_ln48_8_reg_1709[15]_i_22_n_5\
    );
\add_ln48_8_reg_1709[15]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_6_reg_1689(11),
      I1 => add_ln48_4_reg_1699(11),
      I2 => add_ln48_3_reg_1684(11),
      I3 => \add_ln48_8_reg_1709[15]_i_19_n_5\,
      O => \add_ln48_8_reg_1709[15]_i_23_n_5\
    );
\add_ln48_8_reg_1709[15]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_6_reg_1689(10),
      I1 => add_ln48_4_reg_1699(10),
      I2 => add_ln48_3_reg_1684(10),
      I3 => \add_ln48_8_reg_1709[15]_i_20_n_5\,
      O => \add_ln48_8_reg_1709[15]_i_24_n_5\
    );
\add_ln48_8_reg_1709[15]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_6_reg_1689(9),
      I1 => add_ln48_4_reg_1699(9),
      I2 => add_ln48_3_reg_1684(9),
      I3 => \add_ln48_8_reg_1709[15]_i_21_n_5\,
      O => \add_ln48_8_reg_1709[15]_i_25_n_5\
    );
\add_ln48_8_reg_1709[15]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_6_reg_1689(8),
      I1 => add_ln48_4_reg_1699(8),
      I2 => add_ln48_3_reg_1684(8),
      I3 => \add_ln48_8_reg_1709[15]_i_22_n_5\,
      O => \add_ln48_8_reg_1709[15]_i_26_n_5\
    );
\add_ln48_8_reg_1709[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_8_reg_1709_reg[15]_i_10_n_11\,
      I1 => trunc_ln48_7_reg_1694(13),
      I2 => trunc_ln48_8_reg_1704(13),
      O => \add_ln48_8_reg_1709[15]_i_3_n_5\
    );
\add_ln48_8_reg_1709[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_8_reg_1709_reg[15]_i_10_n_12\,
      I1 => trunc_ln48_7_reg_1694(12),
      I2 => trunc_ln48_8_reg_1704(12),
      O => \add_ln48_8_reg_1709[15]_i_4_n_5\
    );
\add_ln48_8_reg_1709[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_8_reg_1709_reg[15]_i_11_n_9\,
      I1 => trunc_ln48_7_reg_1694(11),
      I2 => trunc_ln48_8_reg_1704(11),
      O => \add_ln48_8_reg_1709[15]_i_5_n_5\
    );
\add_ln48_8_reg_1709[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => trunc_ln48_8_reg_1704(14),
      I1 => trunc_ln48_7_reg_1694(14),
      I2 => \add_ln48_8_reg_1709_reg[15]_i_10_n_10\,
      I3 => trunc_ln48_7_reg_1694(15),
      I4 => \add_ln48_8_reg_1709_reg[15]_i_10_n_9\,
      I5 => trunc_ln48_8_reg_1704(15),
      O => \add_ln48_8_reg_1709[15]_i_6_n_5\
    );
\add_ln48_8_reg_1709[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_8_reg_1709[15]_i_3_n_5\,
      I1 => trunc_ln48_7_reg_1694(14),
      I2 => \add_ln48_8_reg_1709_reg[15]_i_10_n_10\,
      I3 => trunc_ln48_8_reg_1704(14),
      O => \add_ln48_8_reg_1709[15]_i_7_n_5\
    );
\add_ln48_8_reg_1709[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_8_reg_1709_reg[15]_i_10_n_11\,
      I1 => trunc_ln48_7_reg_1694(13),
      I2 => trunc_ln48_8_reg_1704(13),
      I3 => \add_ln48_8_reg_1709[15]_i_4_n_5\,
      O => \add_ln48_8_reg_1709[15]_i_8_n_5\
    );
\add_ln48_8_reg_1709[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_8_reg_1709_reg[15]_i_10_n_12\,
      I1 => trunc_ln48_7_reg_1694(12),
      I2 => trunc_ln48_8_reg_1704(12),
      I3 => \add_ln48_8_reg_1709[15]_i_5_n_5\,
      O => \add_ln48_8_reg_1709[15]_i_9_n_5\
    );
\add_ln48_8_reg_1709[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_8_reg_1709_reg[7]_i_10_n_10\,
      I1 => trunc_ln48_7_reg_1694(2),
      I2 => trunc_ln48_8_reg_1704(2),
      O => \add_ln48_8_reg_1709[3]_i_2_n_5\
    );
\add_ln48_8_reg_1709[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_8_reg_1709_reg[7]_i_10_n_11\,
      I1 => trunc_ln48_7_reg_1694(1),
      I2 => trunc_ln48_8_reg_1704(1),
      O => \add_ln48_8_reg_1709[3]_i_3_n_5\
    );
\add_ln48_8_reg_1709[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_8_reg_1709_reg[7]_i_10_n_12\,
      I1 => trunc_ln48_7_reg_1694(0),
      I2 => trunc_ln48_8_reg_1704(0),
      O => \add_ln48_8_reg_1709[3]_i_4_n_5\
    );
\add_ln48_8_reg_1709[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_8_reg_1709_reg[7]_i_10_n_9\,
      I1 => trunc_ln48_7_reg_1694(3),
      I2 => trunc_ln48_8_reg_1704(3),
      I3 => \add_ln48_8_reg_1709[3]_i_2_n_5\,
      O => \add_ln48_8_reg_1709[3]_i_5_n_5\
    );
\add_ln48_8_reg_1709[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_8_reg_1709_reg[7]_i_10_n_10\,
      I1 => trunc_ln48_7_reg_1694(2),
      I2 => trunc_ln48_8_reg_1704(2),
      I3 => \add_ln48_8_reg_1709[3]_i_3_n_5\,
      O => \add_ln48_8_reg_1709[3]_i_6_n_5\
    );
\add_ln48_8_reg_1709[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_8_reg_1709_reg[7]_i_10_n_11\,
      I1 => trunc_ln48_7_reg_1694(1),
      I2 => trunc_ln48_8_reg_1704(1),
      I3 => \add_ln48_8_reg_1709[3]_i_4_n_5\,
      O => \add_ln48_8_reg_1709[3]_i_7_n_5\
    );
\add_ln48_8_reg_1709[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln48_8_reg_1709_reg[7]_i_10_n_12\,
      I1 => trunc_ln48_7_reg_1694(0),
      I2 => trunc_ln48_8_reg_1704(0),
      O => \add_ln48_8_reg_1709[3]_i_8_n_5\
    );
\add_ln48_8_reg_1709[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_6_reg_1689(2),
      I1 => add_ln48_4_reg_1699(2),
      I2 => add_ln48_3_reg_1684(2),
      O => \add_ln48_8_reg_1709[7]_i_11_n_5\
    );
\add_ln48_8_reg_1709[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_6_reg_1689(1),
      I1 => add_ln48_4_reg_1699(1),
      I2 => add_ln48_3_reg_1684(1),
      O => \add_ln48_8_reg_1709[7]_i_12_n_5\
    );
\add_ln48_8_reg_1709[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_6_reg_1689(0),
      I1 => add_ln48_4_reg_1699(0),
      I2 => add_ln48_3_reg_1684(0),
      O => \add_ln48_8_reg_1709[7]_i_13_n_5\
    );
\add_ln48_8_reg_1709[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_6_reg_1689(3),
      I1 => add_ln48_4_reg_1699(3),
      I2 => add_ln48_3_reg_1684(3),
      I3 => \add_ln48_8_reg_1709[7]_i_11_n_5\,
      O => \add_ln48_8_reg_1709[7]_i_14_n_5\
    );
\add_ln48_8_reg_1709[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_6_reg_1689(2),
      I1 => add_ln48_4_reg_1699(2),
      I2 => add_ln48_3_reg_1684(2),
      I3 => \add_ln48_8_reg_1709[7]_i_12_n_5\,
      O => \add_ln48_8_reg_1709[7]_i_15_n_5\
    );
\add_ln48_8_reg_1709[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_6_reg_1689(1),
      I1 => add_ln48_4_reg_1699(1),
      I2 => add_ln48_3_reg_1684(1),
      I3 => \add_ln48_8_reg_1709[7]_i_13_n_5\,
      O => \add_ln48_8_reg_1709[7]_i_16_n_5\
    );
\add_ln48_8_reg_1709[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => trunc_ln48_6_reg_1689(0),
      I1 => add_ln48_4_reg_1699(0),
      I2 => add_ln48_3_reg_1684(0),
      O => \add_ln48_8_reg_1709[7]_i_17_n_5\
    );
\add_ln48_8_reg_1709[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_8_reg_1709_reg[11]_i_10_n_10\,
      I1 => trunc_ln48_7_reg_1694(6),
      I2 => trunc_ln48_8_reg_1704(6),
      O => \add_ln48_8_reg_1709[7]_i_2_n_5\
    );
\add_ln48_8_reg_1709[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_8_reg_1709_reg[11]_i_10_n_11\,
      I1 => trunc_ln48_7_reg_1694(5),
      I2 => trunc_ln48_8_reg_1704(5),
      O => \add_ln48_8_reg_1709[7]_i_3_n_5\
    );
\add_ln48_8_reg_1709[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_8_reg_1709_reg[11]_i_10_n_12\,
      I1 => trunc_ln48_7_reg_1694(4),
      I2 => trunc_ln48_8_reg_1704(4),
      O => \add_ln48_8_reg_1709[7]_i_4_n_5\
    );
\add_ln48_8_reg_1709[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_8_reg_1709_reg[7]_i_10_n_9\,
      I1 => trunc_ln48_7_reg_1694(3),
      I2 => trunc_ln48_8_reg_1704(3),
      O => \add_ln48_8_reg_1709[7]_i_5_n_5\
    );
\add_ln48_8_reg_1709[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_8_reg_1709_reg[11]_i_10_n_9\,
      I1 => trunc_ln48_7_reg_1694(7),
      I2 => trunc_ln48_8_reg_1704(7),
      I3 => \add_ln48_8_reg_1709[7]_i_2_n_5\,
      O => \add_ln48_8_reg_1709[7]_i_6_n_5\
    );
\add_ln48_8_reg_1709[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_8_reg_1709_reg[11]_i_10_n_10\,
      I1 => trunc_ln48_7_reg_1694(6),
      I2 => trunc_ln48_8_reg_1704(6),
      I3 => \add_ln48_8_reg_1709[7]_i_3_n_5\,
      O => \add_ln48_8_reg_1709[7]_i_7_n_5\
    );
\add_ln48_8_reg_1709[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_8_reg_1709_reg[11]_i_10_n_11\,
      I1 => trunc_ln48_7_reg_1694(5),
      I2 => trunc_ln48_8_reg_1704(5),
      I3 => \add_ln48_8_reg_1709[7]_i_4_n_5\,
      O => \add_ln48_8_reg_1709[7]_i_8_n_5\
    );
\add_ln48_8_reg_1709[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_8_reg_1709_reg[11]_i_10_n_12\,
      I1 => trunc_ln48_7_reg_1694(4),
      I2 => trunc_ln48_8_reg_1704(4),
      I3 => \add_ln48_8_reg_1709[7]_i_5_n_5\,
      O => \add_ln48_8_reg_1709[7]_i_9_n_5\
    );
\add_ln48_8_reg_1709_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_8_reg_17090,
      D => add_ln48_8_fu_1296_p2(0),
      Q => \add_ln48_8_reg_1709_reg[15]_0\(0),
      R => '0'
    );
\add_ln48_8_reg_1709_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_8_reg_17090,
      D => add_ln48_8_fu_1296_p2(10),
      Q => \add_ln48_8_reg_1709_reg[15]_0\(10),
      R => '0'
    );
\add_ln48_8_reg_1709_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_8_reg_17090,
      D => add_ln48_8_fu_1296_p2(11),
      Q => \add_ln48_8_reg_1709_reg[15]_0\(11),
      R => '0'
    );
\add_ln48_8_reg_1709_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_8_reg_1709_reg[7]_i_1_n_5\,
      CO(3) => \add_ln48_8_reg_1709_reg[11]_i_1_n_5\,
      CO(2) => \add_ln48_8_reg_1709_reg[11]_i_1_n_6\,
      CO(1) => \add_ln48_8_reg_1709_reg[11]_i_1_n_7\,
      CO(0) => \add_ln48_8_reg_1709_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln48_8_reg_1709[11]_i_2_n_5\,
      DI(2) => \add_ln48_8_reg_1709[11]_i_3_n_5\,
      DI(1) => \add_ln48_8_reg_1709[11]_i_4_n_5\,
      DI(0) => \add_ln48_8_reg_1709[11]_i_5_n_5\,
      O(3 downto 0) => add_ln48_8_fu_1296_p2(11 downto 8),
      S(3) => \add_ln48_8_reg_1709[11]_i_6_n_5\,
      S(2) => \add_ln48_8_reg_1709[11]_i_7_n_5\,
      S(1) => \add_ln48_8_reg_1709[11]_i_8_n_5\,
      S(0) => \add_ln48_8_reg_1709[11]_i_9_n_5\
    );
\add_ln48_8_reg_1709_reg[11]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_8_reg_1709_reg[7]_i_10_n_5\,
      CO(3) => \add_ln48_8_reg_1709_reg[11]_i_10_n_5\,
      CO(2) => \add_ln48_8_reg_1709_reg[11]_i_10_n_6\,
      CO(1) => \add_ln48_8_reg_1709_reg[11]_i_10_n_7\,
      CO(0) => \add_ln48_8_reg_1709_reg[11]_i_10_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln48_8_reg_1709[11]_i_11_n_5\,
      DI(2) => \add_ln48_8_reg_1709[11]_i_12_n_5\,
      DI(1) => \add_ln48_8_reg_1709[11]_i_13_n_5\,
      DI(0) => \add_ln48_8_reg_1709[11]_i_14_n_5\,
      O(3) => \add_ln48_8_reg_1709_reg[11]_i_10_n_9\,
      O(2) => \add_ln48_8_reg_1709_reg[11]_i_10_n_10\,
      O(1) => \add_ln48_8_reg_1709_reg[11]_i_10_n_11\,
      O(0) => \add_ln48_8_reg_1709_reg[11]_i_10_n_12\,
      S(3) => \add_ln48_8_reg_1709[11]_i_15_n_5\,
      S(2) => \add_ln48_8_reg_1709[11]_i_16_n_5\,
      S(1) => \add_ln48_8_reg_1709[11]_i_17_n_5\,
      S(0) => \add_ln48_8_reg_1709[11]_i_18_n_5\
    );
\add_ln48_8_reg_1709_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_8_reg_17090,
      D => add_ln48_8_fu_1296_p2(12),
      Q => \add_ln48_8_reg_1709_reg[15]_0\(12),
      R => '0'
    );
\add_ln48_8_reg_1709_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_8_reg_17090,
      D => add_ln48_8_fu_1296_p2(13),
      Q => \add_ln48_8_reg_1709_reg[15]_0\(13),
      R => '0'
    );
\add_ln48_8_reg_1709_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_8_reg_17090,
      D => add_ln48_8_fu_1296_p2(14),
      Q => \add_ln48_8_reg_1709_reg[15]_0\(14),
      R => '0'
    );
\add_ln48_8_reg_1709_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_8_reg_17090,
      D => add_ln48_8_fu_1296_p2(15),
      Q => \add_ln48_8_reg_1709_reg[15]_0\(15),
      R => '0'
    );
\add_ln48_8_reg_1709_reg[15]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_8_reg_1709_reg[15]_i_11_n_5\,
      CO(3) => \NLW_add_ln48_8_reg_1709_reg[15]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \add_ln48_8_reg_1709_reg[15]_i_10_n_6\,
      CO(1) => \add_ln48_8_reg_1709_reg[15]_i_10_n_7\,
      CO(0) => \add_ln48_8_reg_1709_reg[15]_i_10_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln48_8_reg_1709[15]_i_12_n_5\,
      DI(1) => \add_ln48_8_reg_1709[15]_i_13_n_5\,
      DI(0) => \add_ln48_8_reg_1709[15]_i_14_n_5\,
      O(3) => \add_ln48_8_reg_1709_reg[15]_i_10_n_9\,
      O(2) => \add_ln48_8_reg_1709_reg[15]_i_10_n_10\,
      O(1) => \add_ln48_8_reg_1709_reg[15]_i_10_n_11\,
      O(0) => \add_ln48_8_reg_1709_reg[15]_i_10_n_12\,
      S(3) => \add_ln48_8_reg_1709[15]_i_15_n_5\,
      S(2) => \add_ln48_8_reg_1709[15]_i_16_n_5\,
      S(1) => \add_ln48_8_reg_1709[15]_i_17_n_5\,
      S(0) => \add_ln48_8_reg_1709[15]_i_18_n_5\
    );
\add_ln48_8_reg_1709_reg[15]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_8_reg_1709_reg[11]_i_10_n_5\,
      CO(3) => \add_ln48_8_reg_1709_reg[15]_i_11_n_5\,
      CO(2) => \add_ln48_8_reg_1709_reg[15]_i_11_n_6\,
      CO(1) => \add_ln48_8_reg_1709_reg[15]_i_11_n_7\,
      CO(0) => \add_ln48_8_reg_1709_reg[15]_i_11_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln48_8_reg_1709[15]_i_19_n_5\,
      DI(2) => \add_ln48_8_reg_1709[15]_i_20_n_5\,
      DI(1) => \add_ln48_8_reg_1709[15]_i_21_n_5\,
      DI(0) => \add_ln48_8_reg_1709[15]_i_22_n_5\,
      O(3) => \add_ln48_8_reg_1709_reg[15]_i_11_n_9\,
      O(2) => \add_ln48_8_reg_1709_reg[15]_i_11_n_10\,
      O(1) => \add_ln48_8_reg_1709_reg[15]_i_11_n_11\,
      O(0) => \add_ln48_8_reg_1709_reg[15]_i_11_n_12\,
      S(3) => \add_ln48_8_reg_1709[15]_i_23_n_5\,
      S(2) => \add_ln48_8_reg_1709[15]_i_24_n_5\,
      S(1) => \add_ln48_8_reg_1709[15]_i_25_n_5\,
      S(0) => \add_ln48_8_reg_1709[15]_i_26_n_5\
    );
\add_ln48_8_reg_1709_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_8_reg_1709_reg[11]_i_1_n_5\,
      CO(3) => \NLW_add_ln48_8_reg_1709_reg[15]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \add_ln48_8_reg_1709_reg[15]_i_2_n_6\,
      CO(1) => \add_ln48_8_reg_1709_reg[15]_i_2_n_7\,
      CO(0) => \add_ln48_8_reg_1709_reg[15]_i_2_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln48_8_reg_1709[15]_i_3_n_5\,
      DI(1) => \add_ln48_8_reg_1709[15]_i_4_n_5\,
      DI(0) => \add_ln48_8_reg_1709[15]_i_5_n_5\,
      O(3 downto 0) => add_ln48_8_fu_1296_p2(15 downto 12),
      S(3) => \add_ln48_8_reg_1709[15]_i_6_n_5\,
      S(2) => \add_ln48_8_reg_1709[15]_i_7_n_5\,
      S(1) => \add_ln48_8_reg_1709[15]_i_8_n_5\,
      S(0) => \add_ln48_8_reg_1709[15]_i_9_n_5\
    );
\add_ln48_8_reg_1709_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_8_reg_17090,
      D => add_ln48_8_fu_1296_p2(1),
      Q => \add_ln48_8_reg_1709_reg[15]_0\(1),
      R => '0'
    );
\add_ln48_8_reg_1709_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_8_reg_17090,
      D => add_ln48_8_fu_1296_p2(2),
      Q => \add_ln48_8_reg_1709_reg[15]_0\(2),
      R => '0'
    );
\add_ln48_8_reg_1709_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_8_reg_17090,
      D => add_ln48_8_fu_1296_p2(3),
      Q => \add_ln48_8_reg_1709_reg[15]_0\(3),
      R => '0'
    );
\add_ln48_8_reg_1709_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln48_8_reg_1709_reg[3]_i_1_n_5\,
      CO(2) => \add_ln48_8_reg_1709_reg[3]_i_1_n_6\,
      CO(1) => \add_ln48_8_reg_1709_reg[3]_i_1_n_7\,
      CO(0) => \add_ln48_8_reg_1709_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln48_8_reg_1709[3]_i_2_n_5\,
      DI(2) => \add_ln48_8_reg_1709[3]_i_3_n_5\,
      DI(1) => \add_ln48_8_reg_1709[3]_i_4_n_5\,
      DI(0) => '0',
      O(3 downto 0) => add_ln48_8_fu_1296_p2(3 downto 0),
      S(3) => \add_ln48_8_reg_1709[3]_i_5_n_5\,
      S(2) => \add_ln48_8_reg_1709[3]_i_6_n_5\,
      S(1) => \add_ln48_8_reg_1709[3]_i_7_n_5\,
      S(0) => \add_ln48_8_reg_1709[3]_i_8_n_5\
    );
\add_ln48_8_reg_1709_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_8_reg_17090,
      D => add_ln48_8_fu_1296_p2(4),
      Q => \add_ln48_8_reg_1709_reg[15]_0\(4),
      R => '0'
    );
\add_ln48_8_reg_1709_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_8_reg_17090,
      D => add_ln48_8_fu_1296_p2(5),
      Q => \add_ln48_8_reg_1709_reg[15]_0\(5),
      R => '0'
    );
\add_ln48_8_reg_1709_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_8_reg_17090,
      D => add_ln48_8_fu_1296_p2(6),
      Q => \add_ln48_8_reg_1709_reg[15]_0\(6),
      R => '0'
    );
\add_ln48_8_reg_1709_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_8_reg_17090,
      D => add_ln48_8_fu_1296_p2(7),
      Q => \add_ln48_8_reg_1709_reg[15]_0\(7),
      R => '0'
    );
\add_ln48_8_reg_1709_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_8_reg_1709_reg[3]_i_1_n_5\,
      CO(3) => \add_ln48_8_reg_1709_reg[7]_i_1_n_5\,
      CO(2) => \add_ln48_8_reg_1709_reg[7]_i_1_n_6\,
      CO(1) => \add_ln48_8_reg_1709_reg[7]_i_1_n_7\,
      CO(0) => \add_ln48_8_reg_1709_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln48_8_reg_1709[7]_i_2_n_5\,
      DI(2) => \add_ln48_8_reg_1709[7]_i_3_n_5\,
      DI(1) => \add_ln48_8_reg_1709[7]_i_4_n_5\,
      DI(0) => \add_ln48_8_reg_1709[7]_i_5_n_5\,
      O(3 downto 0) => add_ln48_8_fu_1296_p2(7 downto 4),
      S(3) => \add_ln48_8_reg_1709[7]_i_6_n_5\,
      S(2) => \add_ln48_8_reg_1709[7]_i_7_n_5\,
      S(1) => \add_ln48_8_reg_1709[7]_i_8_n_5\,
      S(0) => \add_ln48_8_reg_1709[7]_i_9_n_5\
    );
\add_ln48_8_reg_1709_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln48_8_reg_1709_reg[7]_i_10_n_5\,
      CO(2) => \add_ln48_8_reg_1709_reg[7]_i_10_n_6\,
      CO(1) => \add_ln48_8_reg_1709_reg[7]_i_10_n_7\,
      CO(0) => \add_ln48_8_reg_1709_reg[7]_i_10_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln48_8_reg_1709[7]_i_11_n_5\,
      DI(2) => \add_ln48_8_reg_1709[7]_i_12_n_5\,
      DI(1) => \add_ln48_8_reg_1709[7]_i_13_n_5\,
      DI(0) => '0',
      O(3) => \add_ln48_8_reg_1709_reg[7]_i_10_n_9\,
      O(2) => \add_ln48_8_reg_1709_reg[7]_i_10_n_10\,
      O(1) => \add_ln48_8_reg_1709_reg[7]_i_10_n_11\,
      O(0) => \add_ln48_8_reg_1709_reg[7]_i_10_n_12\,
      S(3) => \add_ln48_8_reg_1709[7]_i_14_n_5\,
      S(2) => \add_ln48_8_reg_1709[7]_i_15_n_5\,
      S(1) => \add_ln48_8_reg_1709[7]_i_16_n_5\,
      S(0) => \add_ln48_8_reg_1709[7]_i_17_n_5\
    );
\add_ln48_8_reg_1709_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_8_reg_17090,
      D => add_ln48_8_fu_1296_p2(8),
      Q => \add_ln48_8_reg_1709_reg[15]_0\(8),
      R => '0'
    );
\add_ln48_8_reg_1709_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_8_reg_17090,
      D => add_ln48_8_fu_1296_p2(9),
      Q => \add_ln48_8_reg_1709_reg[15]_0\(9),
      R => '0'
    );
\add_ln48_reg_1572[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => and_ln24_reg_1449,
      I1 => p_shl19_cast_mid1_fu_655_p1(7),
      I2 => select_ln24_19_fu_784_p3,
      I3 => p_shl19_cast_mid1_fu_655_p1(5),
      I4 => p_shl19_cast_mid1_fu_655_p1(6),
      I5 => p_shl19_cast_mid1_fu_655_p1(8),
      O => \add_ln48_reg_1572[10]_i_2_n_5\
    );
\add_ln48_reg_1572[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => and_ln24_reg_1449,
      I1 => p_shl19_cast_mid1_fu_655_p1(6),
      I2 => p_shl19_cast_mid1_fu_655_p1(5),
      I3 => select_ln24_19_fu_784_p3,
      I4 => p_shl19_cast_mid1_fu_655_p1(7),
      O => \add_ln48_reg_1572[10]_i_3_n_5\
    );
\add_ln48_reg_1572[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8700"
    )
        port map (
      I0 => \add_ln48_reg_1572[10]_i_7_n_5\,
      I1 => p_shl19_cast_mid1_fu_655_p1(8),
      I2 => p_shl19_cast_mid1_fu_655_p1(9),
      I3 => and_ln24_reg_1449,
      O => \add_ln48_reg_1572[10]_i_4_n_5\
    );
\add_ln48_reg_1572[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CECECE02020202CE"
    )
        port map (
      I0 => \tmp12_reg_1402_reg_n_5_[9]\,
      I1 => and_ln24_reg_1449,
      I2 => icmp_ln32_reg_1416,
      I3 => \add_ln48_reg_1572[10]_i_7_n_5\,
      I4 => p_shl19_cast_mid1_fu_655_p1(8),
      I5 => p_shl19_cast_mid1_fu_655_p1(9),
      O => \add_ln48_reg_1572[10]_i_5_n_5\
    );
\add_ln48_reg_1572[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F404F4F404F40404"
    )
        port map (
      I0 => icmp_ln32_reg_1416,
      I1 => \tmp12_reg_1402_reg_n_5_[8]\,
      I2 => and_ln24_reg_1449,
      I3 => p_shl19_cast_mid1_fu_655_p1(7),
      I4 => \add_ln48_reg_1572[10]_i_8_n_5\,
      I5 => p_shl19_cast_mid1_fu_655_p1(8),
      O => \add_ln48_reg_1572[10]_i_6_n_5\
    );
\add_ln48_reg_1572[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_655_p1(7),
      I1 => or_ln27_1_fu_1086_p3(0),
      I2 => icmp_ln32_reg_1416,
      I3 => p_shl13_cast_mid170_c_fu_832_p1(5),
      I4 => p_shl19_cast_mid1_fu_655_p1(5),
      I5 => p_shl19_cast_mid1_fu_655_p1(6),
      O => \add_ln48_reg_1572[10]_i_7_n_5\
    );
\add_ln48_reg_1572[10]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F777FFF"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_655_p1(6),
      I1 => p_shl19_cast_mid1_fu_655_p1(5),
      I2 => p_shl13_cast_mid170_c_fu_832_p1(5),
      I3 => icmp_ln32_reg_1416,
      I4 => or_ln27_1_fu_1086_p3(0),
      O => \add_ln48_reg_1572[10]_i_8_n_5\
    );
\add_ln48_reg_1572[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => zext_ln40_1_reg_1505(3),
      I1 => \tmp12_reg_1402_reg_n_5_[3]\,
      I2 => icmp_ln32_reg_1416,
      I3 => p_shl13_cast_mid170_c_fu_832_p1(5),
      I4 => and_ln24_reg_1449,
      I5 => \add_ln48_reg_1572[3]_i_6_n_5\,
      O => \add_ln48_reg_1572[3]_i_2_n_5\
    );
\add_ln48_reg_1572[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => zext_ln40_1_reg_1505(2),
      I1 => \tmp12_reg_1402_reg_n_5_[2]\,
      I2 => icmp_ln32_reg_1416,
      I3 => p_shl13_cast_mid170_c_fu_832_p1(5),
      I4 => and_ln24_reg_1449,
      I5 => \add_ln48_reg_1572[3]_i_7_n_5\,
      O => \add_ln48_reg_1572[3]_i_3_n_5\
    );
\add_ln48_reg_1572[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln40_1_reg_1505(1),
      I1 => and_ln24_reg_1449,
      O => \add_ln48_reg_1572[3]_i_4_n_5\
    );
\add_ln48_reg_1572[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln40_1_reg_1505(0),
      I1 => and_ln24_reg_1449,
      O => \add_ln48_reg_1572[3]_i_5_n_5\
    );
\add_ln48_reg_1572[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95999555"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_655_p1(6),
      I1 => p_shl19_cast_mid1_fu_655_p1(5),
      I2 => p_shl13_cast_mid170_c_fu_832_p1(5),
      I3 => icmp_ln32_reg_1416,
      I4 => or_ln27_1_fu_1086_p3(0),
      O => \add_ln48_reg_1572[3]_i_6_n_5\
    );
\add_ln48_reg_1572[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_655_p1(5),
      I1 => or_ln27_1_fu_1086_p3(0),
      I2 => icmp_ln32_reg_1416,
      I3 => p_shl13_cast_mid170_c_fu_832_p1(5),
      O => \add_ln48_reg_1572[3]_i_7_n_5\
    );
\add_ln48_reg_1572[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_655_p1(8),
      I1 => p_shl19_cast_mid1_fu_655_p1(6),
      I2 => p_shl19_cast_mid1_fu_655_p1(5),
      I3 => select_ln24_19_fu_784_p3,
      I4 => p_shl19_cast_mid1_fu_655_p1(7),
      O => \add_ln48_reg_1572[7]_i_10_n_5\
    );
\add_ln48_reg_1572[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A959555555555555"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_655_p1(7),
      I1 => or_ln27_1_fu_1086_p3(0),
      I2 => icmp_ln32_reg_1416,
      I3 => p_shl13_cast_mid170_c_fu_832_p1(5),
      I4 => p_shl19_cast_mid1_fu_655_p1(5),
      I5 => p_shl19_cast_mid1_fu_655_p1(6),
      O => \add_ln48_reg_1572[7]_i_11_n_5\
    );
\add_ln48_reg_1572[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006A00"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_655_p1(6),
      I1 => p_shl19_cast_mid1_fu_655_p1(5),
      I2 => select_ln24_19_fu_784_p3,
      I3 => and_ln24_reg_1449,
      I4 => \add_ln48_reg_1572[7]_i_9_n_5\,
      O => \add_ln48_reg_1572[7]_i_2_n_5\
    );
\add_ln48_reg_1572[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A0095FF"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_655_p1(6),
      I1 => p_shl19_cast_mid1_fu_655_p1(5),
      I2 => select_ln24_19_fu_784_p3,
      I3 => and_ln24_reg_1449,
      I4 => \add_ln48_reg_1572[7]_i_9_n_5\,
      O => \add_ln48_reg_1572[7]_i_3_n_5\
    );
\add_ln48_reg_1572[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99990F0066660F00"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_655_p1(5),
      I1 => select_ln24_19_fu_784_p3,
      I2 => icmp_ln32_reg_1416,
      I3 => \tmp12_reg_1402_reg_n_5_[5]\,
      I4 => and_ln24_reg_1449,
      I5 => \add_ln48_reg_1572[7]_i_10_n_5\,
      O => \add_ln48_reg_1572[7]_i_4_n_5\
    );
\add_ln48_reg_1572[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"559AAA9A"
    )
        port map (
      I0 => \add_ln48_reg_1572[7]_i_2_n_5\,
      I1 => icmp_ln32_reg_1416,
      I2 => \tmp12_reg_1402_reg_n_5_[7]\,
      I3 => and_ln24_reg_1449,
      I4 => \add_ln48_reg_1572[7]_i_11_n_5\,
      O => \add_ln48_reg_1572[7]_i_5_n_5\
    );
\add_ln48_reg_1572[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6655965596559955"
    )
        port map (
      I0 => \add_ln48_reg_1572[7]_i_9_n_5\,
      I1 => p_shl19_cast_mid1_fu_655_p1(6),
      I2 => \add_ln48_reg_1572[10]_i_2_n_5\,
      I3 => and_ln24_reg_1449,
      I4 => select_ln24_19_fu_784_p3,
      I5 => p_shl19_cast_mid1_fu_655_p1(5),
      O => \add_ln48_reg_1572[7]_i_6_n_5\
    );
\add_ln48_reg_1572[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99990F0066660F00"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_655_p1(5),
      I1 => select_ln24_19_fu_784_p3,
      I2 => icmp_ln32_reg_1416,
      I3 => \tmp12_reg_1402_reg_n_5_[5]\,
      I4 => and_ln24_reg_1449,
      I5 => \add_ln48_reg_1572[7]_i_10_n_5\,
      O => \add_ln48_reg_1572[7]_i_7_n_5\
    );
\add_ln48_reg_1572[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => zext_ln40_1_reg_1505(4),
      I1 => \tmp12_reg_1402_reg_n_5_[4]\,
      I2 => icmp_ln32_reg_1416,
      I3 => p_shl13_cast_mid170_c_fu_832_p1(5),
      I4 => and_ln24_reg_1449,
      I5 => \add_ln48_reg_1572[7]_i_11_n_5\,
      O => \add_ln48_reg_1572[7]_i_8_n_5\
    );
\add_ln48_reg_1572[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0BFBFB0BFB0BFB0B"
    )
        port map (
      I0 => icmp_ln32_reg_1416,
      I1 => \tmp12_reg_1402_reg_n_5_[6]\,
      I2 => and_ln24_reg_1449,
      I3 => p_shl19_cast_mid1_fu_655_p1(9),
      I4 => p_shl19_cast_mid1_fu_655_p1(8),
      I5 => \add_ln48_reg_1572[10]_i_7_n_5\,
      O => \add_ln48_reg_1572[7]_i_9_n_5\
    );
\add_ln48_reg_1572_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln48_reg_1572(0),
      Q => grp_depthwise_conv2d_fix_fu_471_output_r_address0(0),
      R => '0'
    );
\add_ln48_reg_1572_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln48_reg_1572(10),
      Q => grp_depthwise_conv2d_fix_fu_471_output_r_address0(13),
      R => '0'
    );
\add_ln48_reg_1572_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln48_reg_1572(1),
      Q => grp_depthwise_conv2d_fix_fu_471_output_r_address0(1),
      R => '0'
    );
\add_ln48_reg_1572_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln48_reg_1572(2),
      Q => grp_depthwise_conv2d_fix_fu_471_output_r_address0(2),
      R => '0'
    );
\add_ln48_reg_1572_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln48_reg_1572(3),
      Q => grp_depthwise_conv2d_fix_fu_471_output_r_address0(3),
      R => '0'
    );
\add_ln48_reg_1572_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln48_reg_1572(4),
      Q => grp_depthwise_conv2d_fix_fu_471_output_r_address0(4),
      R => '0'
    );
\add_ln48_reg_1572_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln48_reg_1572(5),
      Q => grp_depthwise_conv2d_fix_fu_471_output_r_address0(5),
      R => '0'
    );
\add_ln48_reg_1572_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln48_reg_1572(6),
      Q => grp_depthwise_conv2d_fix_fu_471_output_r_address0(6),
      R => '0'
    );
\add_ln48_reg_1572_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln48_reg_1572(7),
      Q => grp_depthwise_conv2d_fix_fu_471_output_r_address0(7),
      R => '0'
    );
\add_ln48_reg_1572_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln48_reg_1572(8),
      Q => grp_depthwise_conv2d_fix_fu_471_output_r_address0(8),
      R => '0'
    );
\add_ln48_reg_1572_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => add_ln48_reg_1572(9),
      Q => grp_depthwise_conv2d_fix_fu_471_output_r_address0(9),
      R => '0'
    );
\add_ln48_reg_1572_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_3_reg_15470,
      D => add_ln48_fu_950_p2(0),
      Q => add_ln48_reg_1572(0),
      R => '0'
    );
\add_ln48_reg_1572_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_3_reg_15470,
      D => add_ln48_fu_950_p2(10),
      Q => add_ln48_reg_1572(10),
      R => '0'
    );
\add_ln48_reg_1572_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_reg_1572_reg[7]_i_1_n_5\,
      CO(3 downto 2) => \NLW_add_ln48_reg_1572_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln48_reg_1572_reg[10]_i_1_n_7\,
      CO(0) => \add_ln48_reg_1572_reg[10]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \add_ln48_reg_1572[10]_i_2_n_5\,
      DI(0) => \add_ln48_reg_1572[10]_i_3_n_5\,
      O(3) => \NLW_add_ln48_reg_1572_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln48_fu_950_p2(10 downto 8),
      S(3) => '0',
      S(2) => \add_ln48_reg_1572[10]_i_4_n_5\,
      S(1) => \add_ln48_reg_1572[10]_i_5_n_5\,
      S(0) => \add_ln48_reg_1572[10]_i_6_n_5\
    );
\add_ln48_reg_1572_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_3_reg_15470,
      D => add_ln48_fu_950_p2(1),
      Q => add_ln48_reg_1572(1),
      R => '0'
    );
\add_ln48_reg_1572_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_3_reg_15470,
      D => add_ln48_fu_950_p2(2),
      Q => add_ln48_reg_1572(2),
      R => '0'
    );
\add_ln48_reg_1572_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_3_reg_15470,
      D => add_ln48_fu_950_p2(3),
      Q => add_ln48_reg_1572(3),
      R => '0'
    );
\add_ln48_reg_1572_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln48_reg_1572_reg[3]_i_1_n_5\,
      CO(2) => \add_ln48_reg_1572_reg[3]_i_1_n_6\,
      CO(1) => \add_ln48_reg_1572_reg[3]_i_1_n_7\,
      CO(0) => \add_ln48_reg_1572_reg[3]_i_1_n_8\,
      CYINIT => and_ln24_reg_1449,
      DI(3 downto 0) => zext_ln40_1_reg_1505(3 downto 0),
      O(3 downto 0) => add_ln48_fu_950_p2(3 downto 0),
      S(3) => \add_ln48_reg_1572[3]_i_2_n_5\,
      S(2) => \add_ln48_reg_1572[3]_i_3_n_5\,
      S(1) => \add_ln48_reg_1572[3]_i_4_n_5\,
      S(0) => \add_ln48_reg_1572[3]_i_5_n_5\
    );
\add_ln48_reg_1572_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_3_reg_15470,
      D => add_ln48_fu_950_p2(4),
      Q => add_ln48_reg_1572(4),
      R => '0'
    );
\add_ln48_reg_1572_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_3_reg_15470,
      D => add_ln48_fu_950_p2(5),
      Q => add_ln48_reg_1572(5),
      R => '0'
    );
\add_ln48_reg_1572_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_3_reg_15470,
      D => add_ln48_fu_950_p2(6),
      Q => add_ln48_reg_1572(6),
      R => '0'
    );
\add_ln48_reg_1572_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_3_reg_15470,
      D => add_ln48_fu_950_p2(7),
      Q => add_ln48_reg_1572(7),
      R => '0'
    );
\add_ln48_reg_1572_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_reg_1572_reg[3]_i_1_n_5\,
      CO(3) => \add_ln48_reg_1572_reg[7]_i_1_n_5\,
      CO(2) => \add_ln48_reg_1572_reg[7]_i_1_n_6\,
      CO(1) => \add_ln48_reg_1572_reg[7]_i_1_n_7\,
      CO(0) => \add_ln48_reg_1572_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln48_reg_1572[7]_i_2_n_5\,
      DI(2) => \add_ln48_reg_1572[7]_i_3_n_5\,
      DI(1) => \add_ln48_reg_1572[7]_i_4_n_5\,
      DI(0) => zext_ln40_1_reg_1505(4),
      O(3 downto 0) => add_ln48_fu_950_p2(7 downto 4),
      S(3) => \add_ln48_reg_1572[7]_i_5_n_5\,
      S(2) => \add_ln48_reg_1572[7]_i_6_n_5\,
      S(1) => \add_ln48_reg_1572[7]_i_7_n_5\,
      S(0) => \add_ln48_reg_1572[7]_i_8_n_5\
    );
\add_ln48_reg_1572_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_3_reg_15470,
      D => add_ln48_fu_950_p2(8),
      Q => add_ln48_reg_1572(8),
      R => '0'
    );
\add_ln48_reg_1572_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_3_reg_15470,
      D => add_ln48_fu_950_p2(9),
      Q => add_ln48_reg_1572(9),
      R => '0'
    );
\and_ln24_reg_1449[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => out_w_reg_1516(0),
      I1 => out_w_reg_1516(2),
      I2 => out_w_reg_1516(3),
      I3 => out_w_reg_1516(1),
      I4 => out_w_reg_1516(4),
      O => \and_ln24_reg_1449[0]_i_2_n_5\
    );
\and_ln24_reg_1449[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => out_w_0_reg_311(1),
      I1 => out_w_0_reg_311(3),
      I2 => out_w_0_reg_311(4),
      I3 => out_w_0_reg_311(0),
      I4 => out_w_0_reg_311(2),
      O => \and_ln24_reg_1449[0]_i_3_n_5\
    );
\and_ln24_reg_1449_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln24_reg_14490,
      D => \and_ln24_reg_1449_reg[0]_i_1_n_5\,
      Q => and_ln24_reg_1449,
      R => \select_ln24_reg_1432[4]_i_1_n_5\
    );
\and_ln24_reg_1449_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \and_ln24_reg_1449[0]_i_2_n_5\,
      I1 => \and_ln24_reg_1449[0]_i_3_n_5\,
      O => \and_ln24_reg_1449_reg[0]_i_1_n_5\,
      S => network_mul_mul_16s_13s_29_1_1_U7_n_38
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_471_ap_ready,
      I1 => grp_depthwise_conv2d_fix_fu_471_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      O => grp_depthwise_conv2d_fix_fu_471_ap_done
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF888F88"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_471_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage4,
      I4 => ap_enable_reg_pp0_iter0,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => icmp_ln24_fu_509_p2,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEEAE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => grp_depthwise_conv2d_fix_fu_471_ap_start_reg,
      I4 => grp_depthwise_conv2d_fix_fu_471_ap_ready,
      O => D(0)
    );
\ap_CS_fsm[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_471_ap_ready,
      I1 => grp_depthwise_conv2d_fix_fu_471_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[6]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"38083000"
    )
        port map (
      I0 => icmp_ln24_fu_509_p2,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage4,
      I4 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_depthwise_conv2d_fix_fu_471_ap_done,
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage1,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage1,
      Q => ap_CS_fsm_pp0_stage2,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage2,
      Q => ap_CS_fsm_pp0_stage3,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage3,
      Q => ap_CS_fsm_pp0_stage4,
      R => SS(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => grp_depthwise_conv2d_fix_fu_471_ap_ready,
      R => SS(0)
    );
\ap_enable_reg_pp0_iter0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777700000000000"
    )
        port map (
      I0 => icmp_ln24_fu_509_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => grp_depthwise_conv2d_fix_fu_471_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_5_[0]\,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter0_i_1__1_n_5\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__1_n_5\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F077F00000000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_depthwise_conv2d_fix_fu_471_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage4,
      I4 => ap_enable_reg_pp0_iter1_reg_n_5,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter1_i_1__1_n_5\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__1_n_5\,
      Q => ap_enable_reg_pp0_iter1_reg_n_5,
      R => '0'
    );
grp_depthwise_conv2d_fix_fu_471_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_471_ap_ready,
      I1 => Q(0),
      I2 => grp_depthwise_conv2d_fix_fu_471_ap_start_reg,
      O => \ap_CS_fsm_reg[6]_0\
    );
\icmp_ln24_reg_1407[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \icmp_ln24_reg_1407[0]_i_2_n_5\,
      I1 => \icmp_ln24_reg_1407[0]_i_3_n_5\,
      I2 => \icmp_ln24_reg_1407[0]_i_4_n_5\,
      I3 => \icmp_ln24_reg_1407[0]_i_5_n_5\,
      I4 => \icmp_ln24_reg_1407[0]_i_6_n_5\,
      I5 => add_ln24_fu_515_p2(0),
      O => icmp_ln24_fu_509_p2
    );
\icmp_ln24_reg_1407[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFFFAF"
    )
        port map (
      I0 => add_ln24_reg_1411_reg(6),
      I1 => \indvar_flatten80_reg_265_reg_n_5_[6]\,
      I2 => add_ln24_reg_1411_reg(8),
      I3 => network_mul_mul_16s_13s_29_1_1_U7_n_38,
      I4 => \indvar_flatten80_reg_265_reg_n_5_[8]\,
      O => \icmp_ln24_reg_1407[0]_i_2_n_5\
    );
\icmp_ln24_reg_1407[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => add_ln24_reg_1411_reg(2),
      I1 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \indvar_flatten80_reg_265_reg_n_5_[2]\,
      O => \icmp_ln24_reg_1407[0]_i_3_n_5\
    );
\icmp_ln24_reg_1407[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \indvar_flatten80_reg_265_reg_n_5_[7]\,
      I1 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => add_ln24_reg_1411_reg(7),
      O => \icmp_ln24_reg_1407[0]_i_4_n_5\
    );
\icmp_ln24_reg_1407[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF47FFFF"
    )
        port map (
      I0 => \indvar_flatten80_reg_265_reg_n_5_[9]\,
      I1 => network_mul_mul_16s_13s_29_1_1_U7_n_38,
      I2 => add_ln24_reg_1411_reg(9),
      I3 => \icmp_ln24_reg_1407[0]_i_7_n_5\,
      I4 => \icmp_ln24_reg_1407[0]_i_8_n_5\,
      I5 => \icmp_ln24_reg_1407[0]_i_9_n_5\,
      O => \icmp_ln24_reg_1407[0]_i_5_n_5\
    );
\icmp_ln24_reg_1407[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => add_ln24_reg_1411_reg(1),
      I1 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \indvar_flatten80_reg_265_reg_n_5_[1]\,
      O => \icmp_ln24_reg_1407[0]_i_6_n_5\
    );
\icmp_ln24_reg_1407[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \indvar_flatten80_reg_265_reg_n_5_[5]\,
      I1 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => add_ln24_reg_1411_reg(5),
      O => \icmp_ln24_reg_1407[0]_i_7_n_5\
    );
\icmp_ln24_reg_1407[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \indvar_flatten80_reg_265_reg_n_5_[4]\,
      I1 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => add_ln24_reg_1411_reg(4),
      O => \icmp_ln24_reg_1407[0]_i_8_n_5\
    );
\icmp_ln24_reg_1407[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \indvar_flatten80_reg_265_reg_n_5_[3]\,
      I1 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => add_ln24_reg_1411_reg(3),
      O => \icmp_ln24_reg_1407[0]_i_9_n_5\
    );
\icmp_ln24_reg_1407_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      Q => \icmp_ln24_reg_1407_pp0_iter1_reg_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln24_reg_1407_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => icmp_ln24_fu_509_p2,
      Q => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln32_reg_1416[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => icmp_ln24_fu_509_p2,
      O => and_ln24_reg_14490
    );
\icmp_ln32_reg_1416[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => network_mul_mul_16s_13s_29_1_1_U7_n_37,
      O => icmp_ln32_fu_521_p2
    );
\icmp_ln32_reg_1416_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln24_reg_14490,
      D => icmp_ln32_fu_521_p2,
      Q => icmp_ln32_reg_1416,
      R => '0'
    );
\indvar_flatten80_reg_265[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_471_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      O => indvar_flatten80_reg_265
    );
\indvar_flatten80_reg_265_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => add_ln24_reg_1411_reg(0),
      Q => \indvar_flatten80_reg_265_reg_n_5_[0]\,
      R => indvar_flatten80_reg_265
    );
\indvar_flatten80_reg_265_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => add_ln24_reg_1411_reg(1),
      Q => \indvar_flatten80_reg_265_reg_n_5_[1]\,
      R => indvar_flatten80_reg_265
    );
\indvar_flatten80_reg_265_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => add_ln24_reg_1411_reg(2),
      Q => \indvar_flatten80_reg_265_reg_n_5_[2]\,
      R => indvar_flatten80_reg_265
    );
\indvar_flatten80_reg_265_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => add_ln24_reg_1411_reg(3),
      Q => \indvar_flatten80_reg_265_reg_n_5_[3]\,
      R => indvar_flatten80_reg_265
    );
\indvar_flatten80_reg_265_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => add_ln24_reg_1411_reg(4),
      Q => \indvar_flatten80_reg_265_reg_n_5_[4]\,
      R => indvar_flatten80_reg_265
    );
\indvar_flatten80_reg_265_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => add_ln24_reg_1411_reg(5),
      Q => \indvar_flatten80_reg_265_reg_n_5_[5]\,
      R => indvar_flatten80_reg_265
    );
\indvar_flatten80_reg_265_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => add_ln24_reg_1411_reg(6),
      Q => \indvar_flatten80_reg_265_reg_n_5_[6]\,
      R => indvar_flatten80_reg_265
    );
\indvar_flatten80_reg_265_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => add_ln24_reg_1411_reg(7),
      Q => \indvar_flatten80_reg_265_reg_n_5_[7]\,
      R => indvar_flatten80_reg_265
    );
\indvar_flatten80_reg_265_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => add_ln24_reg_1411_reg(8),
      Q => \indvar_flatten80_reg_265_reg_n_5_[8]\,
      R => indvar_flatten80_reg_265
    );
\indvar_flatten80_reg_265_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => add_ln24_reg_1411_reg(9),
      Q => \indvar_flatten80_reg_265_reg_n_5_[9]\,
      R => indvar_flatten80_reg_265
    );
\indvar_flatten_reg_288_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => \select_ln32_15_reg_1659_reg_n_5_[0]\,
      Q => indvar_flatten_reg_288(0),
      R => indvar_flatten80_reg_265
    );
\indvar_flatten_reg_288_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => \select_ln32_15_reg_1659_reg_n_5_[1]\,
      Q => indvar_flatten_reg_288(1),
      R => indvar_flatten80_reg_265
    );
\indvar_flatten_reg_288_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => \select_ln32_15_reg_1659_reg_n_5_[2]\,
      Q => indvar_flatten_reg_288(2),
      R => indvar_flatten80_reg_265
    );
\indvar_flatten_reg_288_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => \select_ln32_15_reg_1659_reg_n_5_[3]\,
      Q => indvar_flatten_reg_288(3),
      R => indvar_flatten80_reg_265
    );
\indvar_flatten_reg_288_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => \select_ln32_15_reg_1659_reg_n_5_[4]\,
      Q => indvar_flatten_reg_288(4),
      R => indvar_flatten80_reg_265
    );
\indvar_flatten_reg_288_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => \select_ln32_15_reg_1659_reg_n_5_[5]\,
      Q => indvar_flatten_reg_288(5),
      R => indvar_flatten80_reg_265
    );
\indvar_flatten_reg_288_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => \select_ln32_15_reg_1659_reg_n_5_[6]\,
      Q => indvar_flatten_reg_288(6),
      R => indvar_flatten80_reg_265
    );
\indvar_flatten_reg_288_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => \select_ln32_15_reg_1659_reg_n_5_[7]\,
      Q => indvar_flatten_reg_288(7),
      R => indvar_flatten80_reg_265
    );
\indvar_flatten_reg_288_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => \select_ln32_15_reg_1659_reg_n_5_[8]\,
      Q => indvar_flatten_reg_288(8),
      R => indvar_flatten80_reg_265
    );
\indvar_flatten_reg_288_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => \select_ln32_15_reg_1659_reg_n_5_[9]\,
      Q => indvar_flatten_reg_288(9),
      R => indvar_flatten80_reg_265
    );
network_mul_mul_16s_13s_29_1_1_U14: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1
     port map (
      B(12) => network_mul_mul_16s_13s_29_1_1_U6_n_23,
      B(11) => network_mul_mul_16s_13s_29_1_1_U6_n_24,
      B(10) => network_mul_mul_16s_13s_29_1_1_U6_n_25,
      B(9) => network_mul_mul_16s_13s_29_1_1_U6_n_26,
      B(8) => network_mul_mul_16s_13s_29_1_1_U6_n_27,
      B(7) => network_mul_mul_16s_13s_29_1_1_U6_n_28,
      B(6) => network_mul_mul_16s_13s_29_1_1_U6_n_29,
      B(5) => network_mul_mul_16s_13s_29_1_1_U6_n_30,
      B(4) => network_mul_mul_16s_13s_29_1_1_U6_n_31,
      B(3) => network_mul_mul_16s_13s_29_1_1_U6_n_32,
      B(2) => network_mul_mul_16s_13s_29_1_1_U6_n_33,
      B(1) => network_mul_mul_16s_13s_29_1_1_U6_n_34,
      B(0) => network_mul_mul_16s_13s_29_1_1_U6_n_35,
      E(0) => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      P(15 downto 0) => trunc_ln48_8_reg_1704(15 downto 0),
      Q(1) => ap_CS_fsm_pp0_stage2,
      Q(0) => ap_CS_fsm_pp0_stage0,
      SeparableConv2D_0_w_s_ce0 => SeparableConv2D_0_w_s_ce0,
      ap_clk => ap_clk,
      \^p\ => network_mul_mul_16s_13s_29_1_1_U6_n_21,
      p_0(15 downto 0) => p_0(15 downto 0),
      p_1 => ap_enable_reg_pp0_iter1_reg_n_5,
      p_2 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      p_3 => \icmp_ln24_reg_1407_pp0_iter1_reg_reg_n_5_[0]\
    );
network_mul_mul_16s_13s_29_1_1_U6: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_11
     port map (
      B(12) => network_mul_mul_16s_13s_29_1_1_U6_n_23,
      B(11) => network_mul_mul_16s_13s_29_1_1_U6_n_24,
      B(10) => network_mul_mul_16s_13s_29_1_1_U6_n_25,
      B(9) => network_mul_mul_16s_13s_29_1_1_U6_n_26,
      B(8) => network_mul_mul_16s_13s_29_1_1_U6_n_27,
      B(7) => network_mul_mul_16s_13s_29_1_1_U6_n_28,
      B(6) => network_mul_mul_16s_13s_29_1_1_U6_n_29,
      B(5) => network_mul_mul_16s_13s_29_1_1_U6_n_30,
      B(4) => network_mul_mul_16s_13s_29_1_1_U6_n_31,
      B(3) => network_mul_mul_16s_13s_29_1_1_U6_n_32,
      B(2) => network_mul_mul_16s_13s_29_1_1_U6_n_33,
      B(1) => network_mul_mul_16s_13s_29_1_1_U6_n_34,
      B(0) => network_mul_mul_16s_13s_29_1_1_U6_n_35,
      D(15) => network_mul_mul_16s_13s_29_1_1_U6_n_5,
      D(14) => network_mul_mul_16s_13s_29_1_1_U6_n_6,
      D(13) => network_mul_mul_16s_13s_29_1_1_U6_n_7,
      D(12) => network_mul_mul_16s_13s_29_1_1_U6_n_8,
      D(11) => network_mul_mul_16s_13s_29_1_1_U6_n_9,
      D(10) => network_mul_mul_16s_13s_29_1_1_U6_n_10,
      D(9) => network_mul_mul_16s_13s_29_1_1_U6_n_11,
      D(8) => network_mul_mul_16s_13s_29_1_1_U6_n_12,
      D(7) => network_mul_mul_16s_13s_29_1_1_U6_n_13,
      D(6) => network_mul_mul_16s_13s_29_1_1_U6_n_14,
      D(5) => network_mul_mul_16s_13s_29_1_1_U6_n_15,
      D(4) => network_mul_mul_16s_13s_29_1_1_U6_n_16,
      D(3) => network_mul_mul_16s_13s_29_1_1_U6_n_17,
      D(2) => network_mul_mul_16s_13s_29_1_1_U6_n_18,
      D(1) => network_mul_mul_16s_13s_29_1_1_U6_n_19,
      D(0) => network_mul_mul_16s_13s_29_1_1_U6_n_20,
      Q(4) => ap_CS_fsm_pp0_stage4,
      Q(3) => ap_CS_fsm_pp0_stage3,
      Q(2) => ap_CS_fsm_pp0_stage2,
      Q(1) => ap_CS_fsm_pp0_stage1,
      Q(0) => ap_CS_fsm_pp0_stage0,
      SeparableConv2D_0_w_s_ce0 => SeparableConv2D_0_w_s_ce0,
      \ap_CS_fsm_reg[2]\ => network_mul_mul_16s_13s_29_1_1_U6_n_21,
      \ap_CS_fsm_reg[4]\ => network_mul_mul_16s_13s_29_1_1_U6_n_37,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      \g0_b0__0_i_1\ => network_mul_mul_16s_13s_29_1_1_U7_n_36,
      icmp_ln32_reg_1416 => icmp_ln32_reg_1416,
      or_ln27_1_fu_1086_p3(0) => or_ln27_1_fu_1086_p3(0),
      p(15 downto 0) => p_0(15 downto 0),
      p_0 => \icmp_ln24_reg_1407_pp0_iter1_reg_reg_n_5_[0]\,
      p_1 => ap_enable_reg_pp0_iter1_reg_n_5,
      p_2 => network_mul_mul_16s_13s_29_1_1_U7_n_38,
      p_3 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      p_shl13_cast_mid170_c_fu_832_p1(0) => p_shl13_cast_mid170_c_fu_832_p1(5),
      reg_3230 => reg_3230,
      select_ln24_17_reg_1467_reg => select_ln24_17_reg_1467_reg,
      select_ln24_19_fu_784_p3 => select_ln24_19_fu_784_p3
    );
network_mul_mul_16s_13s_29_1_1_U7: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_12
     port map (
      B(12) => network_mul_mul_16s_13s_29_1_1_U7_n_23,
      B(11) => network_mul_mul_16s_13s_29_1_1_U7_n_24,
      B(10) => network_mul_mul_16s_13s_29_1_1_U7_n_25,
      B(9) => network_mul_mul_16s_13s_29_1_1_U7_n_26,
      B(8) => network_mul_mul_16s_13s_29_1_1_U7_n_27,
      B(7) => network_mul_mul_16s_13s_29_1_1_U7_n_28,
      B(6) => network_mul_mul_16s_13s_29_1_1_U7_n_29,
      B(5) => network_mul_mul_16s_13s_29_1_1_U7_n_30,
      B(4) => network_mul_mul_16s_13s_29_1_1_U7_n_31,
      B(3) => network_mul_mul_16s_13s_29_1_1_U7_n_32,
      B(2) => network_mul_mul_16s_13s_29_1_1_U7_n_33,
      B(1) => network_mul_mul_16s_13s_29_1_1_U7_n_34,
      B(0) => network_mul_mul_16s_13s_29_1_1_U7_n_35,
      D(15) => network_mul_mul_16s_13s_29_1_1_U7_n_5,
      D(14) => network_mul_mul_16s_13s_29_1_1_U7_n_6,
      D(13) => network_mul_mul_16s_13s_29_1_1_U7_n_7,
      D(12) => network_mul_mul_16s_13s_29_1_1_U7_n_8,
      D(11) => network_mul_mul_16s_13s_29_1_1_U7_n_9,
      D(10) => network_mul_mul_16s_13s_29_1_1_U7_n_10,
      D(9) => network_mul_mul_16s_13s_29_1_1_U7_n_11,
      D(8) => network_mul_mul_16s_13s_29_1_1_U7_n_12,
      D(7) => network_mul_mul_16s_13s_29_1_1_U7_n_13,
      D(6) => network_mul_mul_16s_13s_29_1_1_U7_n_14,
      D(5) => network_mul_mul_16s_13s_29_1_1_U7_n_15,
      D(4) => network_mul_mul_16s_13s_29_1_1_U7_n_16,
      D(3) => network_mul_mul_16s_13s_29_1_1_U7_n_17,
      D(2) => network_mul_mul_16s_13s_29_1_1_U7_n_18,
      D(1) => network_mul_mul_16s_13s_29_1_1_U7_n_19,
      D(0) => network_mul_mul_16s_13s_29_1_1_U7_n_20,
      Q(4) => ap_CS_fsm_pp0_stage4,
      Q(3) => ap_CS_fsm_pp0_stage3,
      Q(2) => ap_CS_fsm_pp0_stage2,
      Q(1) => ap_CS_fsm_pp0_stage1,
      Q(0) => ap_CS_fsm_pp0_stage0,
      SeparableConv2D_0_w_s_ce1 => SeparableConv2D_0_w_s_ce1,
      \ap_CS_fsm_reg[5]\ => \ap_CS_fsm_reg[5]_0\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      g0_b0_i_1 => \select_ln27_reg_1382_reg_n_5_[0]\,
      g0_b0_i_2 => \select_ln27_reg_1382_reg_n_5_[1]\,
      \icmp_ln24_reg_1407_reg[0]\ => network_mul_mul_16s_13s_29_1_1_U7_n_38,
      icmp_ln32_reg_1416 => icmp_ln32_reg_1416,
      \icmp_ln32_reg_1416[0]_i_3\(9) => \select_ln32_15_reg_1659_reg_n_5_[9]\,
      \icmp_ln32_reg_1416[0]_i_3\(8) => \select_ln32_15_reg_1659_reg_n_5_[8]\,
      \icmp_ln32_reg_1416[0]_i_3\(7) => \select_ln32_15_reg_1659_reg_n_5_[7]\,
      \icmp_ln32_reg_1416[0]_i_3\(6) => \select_ln32_15_reg_1659_reg_n_5_[6]\,
      \icmp_ln32_reg_1416[0]_i_3\(5) => \select_ln32_15_reg_1659_reg_n_5_[5]\,
      \icmp_ln32_reg_1416[0]_i_3\(4) => \select_ln32_15_reg_1659_reg_n_5_[4]\,
      \icmp_ln32_reg_1416[0]_i_3\(3) => \select_ln32_15_reg_1659_reg_n_5_[3]\,
      \icmp_ln32_reg_1416[0]_i_3\(2) => \select_ln32_15_reg_1659_reg_n_5_[2]\,
      \icmp_ln32_reg_1416[0]_i_3\(1) => \select_ln32_15_reg_1659_reg_n_5_[1]\,
      \icmp_ln32_reg_1416[0]_i_3\(0) => \select_ln32_15_reg_1659_reg_n_5_[0]\,
      \icmp_ln32_reg_1416[0]_i_3_0\(9 downto 0) => indvar_flatten_reg_288(9 downto 0),
      \indvar_flatten_reg_288_reg[7]\ => network_mul_mul_16s_13s_29_1_1_U7_n_37,
      or_ln27_1_fu_1086_p3(0) => or_ln27_1_fu_1086_p3(0),
      p => network_mul_mul_16s_13s_29_1_1_U6_n_37,
      p_0(15 downto 0) => \^p\(15 downto 0),
      p_1 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      p_2 => ap_enable_reg_pp0_iter1_reg_n_5,
      reg_3230 => reg_3230,
      select_ln24_23_reg_1542 => select_ln24_23_reg_1542,
      \select_ln24_23_reg_1542_reg[0]\ => network_mul_mul_16s_13s_29_1_1_U7_n_36,
      xor_ln24_2_reg_1477 => xor_ln24_2_reg_1477
    );
network_mul_mul_16s_13s_29_1_1_U8: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_13
     port map (
      B(12) => network_mul_mul_16s_13s_29_1_1_U6_n_23,
      B(11) => network_mul_mul_16s_13s_29_1_1_U6_n_24,
      B(10) => network_mul_mul_16s_13s_29_1_1_U6_n_25,
      B(9) => network_mul_mul_16s_13s_29_1_1_U6_n_26,
      B(8) => network_mul_mul_16s_13s_29_1_1_U6_n_27,
      B(7) => network_mul_mul_16s_13s_29_1_1_U6_n_28,
      B(6) => network_mul_mul_16s_13s_29_1_1_U6_n_29,
      B(5) => network_mul_mul_16s_13s_29_1_1_U6_n_30,
      B(4) => network_mul_mul_16s_13s_29_1_1_U6_n_31,
      B(3) => network_mul_mul_16s_13s_29_1_1_U6_n_32,
      B(2) => network_mul_mul_16s_13s_29_1_1_U6_n_33,
      B(1) => network_mul_mul_16s_13s_29_1_1_U6_n_34,
      B(0) => network_mul_mul_16s_13s_29_1_1_U6_n_35,
      D(15) => network_mul_mul_16s_13s_29_1_1_U8_n_5,
      D(14) => network_mul_mul_16s_13s_29_1_1_U8_n_6,
      D(13) => network_mul_mul_16s_13s_29_1_1_U8_n_7,
      D(12) => network_mul_mul_16s_13s_29_1_1_U8_n_8,
      D(11) => network_mul_mul_16s_13s_29_1_1_U8_n_9,
      D(10) => network_mul_mul_16s_13s_29_1_1_U8_n_10,
      D(9) => network_mul_mul_16s_13s_29_1_1_U8_n_11,
      D(8) => network_mul_mul_16s_13s_29_1_1_U8_n_12,
      D(7) => network_mul_mul_16s_13s_29_1_1_U8_n_13,
      D(6) => network_mul_mul_16s_13s_29_1_1_U8_n_14,
      D(5) => network_mul_mul_16s_13s_29_1_1_U8_n_15,
      D(4) => network_mul_mul_16s_13s_29_1_1_U8_n_16,
      D(3) => network_mul_mul_16s_13s_29_1_1_U8_n_17,
      D(2) => network_mul_mul_16s_13s_29_1_1_U8_n_18,
      D(1) => network_mul_mul_16s_13s_29_1_1_U8_n_19,
      D(0) => network_mul_mul_16s_13s_29_1_1_U8_n_20,
      Q(1) => ap_CS_fsm_pp0_stage4,
      Q(0) => ap_CS_fsm_pp0_stage2,
      SeparableConv2D_0_w_s_ce0 => SeparableConv2D_0_w_s_ce0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      p => network_mul_mul_16s_13s_29_1_1_U6_n_21,
      p_0(15 downto 0) => p_0(15 downto 0),
      p_1 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      reg_3310 => reg_3310
    );
network_mul_mul_16s_13s_29_1_1_U9: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_14
     port map (
      B(12) => network_mul_mul_16s_13s_29_1_1_U7_n_23,
      B(11) => network_mul_mul_16s_13s_29_1_1_U7_n_24,
      B(10) => network_mul_mul_16s_13s_29_1_1_U7_n_25,
      B(9) => network_mul_mul_16s_13s_29_1_1_U7_n_26,
      B(8) => network_mul_mul_16s_13s_29_1_1_U7_n_27,
      B(7) => network_mul_mul_16s_13s_29_1_1_U7_n_28,
      B(6) => network_mul_mul_16s_13s_29_1_1_U7_n_29,
      B(5) => network_mul_mul_16s_13s_29_1_1_U7_n_30,
      B(4) => network_mul_mul_16s_13s_29_1_1_U7_n_31,
      B(3) => network_mul_mul_16s_13s_29_1_1_U7_n_32,
      B(2) => network_mul_mul_16s_13s_29_1_1_U7_n_33,
      B(1) => network_mul_mul_16s_13s_29_1_1_U7_n_34,
      B(0) => network_mul_mul_16s_13s_29_1_1_U7_n_35,
      D(15) => network_mul_mul_16s_13s_29_1_1_U9_n_5,
      D(14) => network_mul_mul_16s_13s_29_1_1_U9_n_6,
      D(13) => network_mul_mul_16s_13s_29_1_1_U9_n_7,
      D(12) => network_mul_mul_16s_13s_29_1_1_U9_n_8,
      D(11) => network_mul_mul_16s_13s_29_1_1_U9_n_9,
      D(10) => network_mul_mul_16s_13s_29_1_1_U9_n_10,
      D(9) => network_mul_mul_16s_13s_29_1_1_U9_n_11,
      D(8) => network_mul_mul_16s_13s_29_1_1_U9_n_12,
      D(7) => network_mul_mul_16s_13s_29_1_1_U9_n_13,
      D(6) => network_mul_mul_16s_13s_29_1_1_U9_n_14,
      D(5) => network_mul_mul_16s_13s_29_1_1_U9_n_15,
      D(4) => network_mul_mul_16s_13s_29_1_1_U9_n_16,
      D(3) => network_mul_mul_16s_13s_29_1_1_U9_n_17,
      D(2) => network_mul_mul_16s_13s_29_1_1_U9_n_18,
      D(1) => network_mul_mul_16s_13s_29_1_1_U9_n_19,
      D(0) => network_mul_mul_16s_13s_29_1_1_U9_n_20,
      SeparableConv2D_0_w_s_ce1 => SeparableConv2D_0_w_s_ce1,
      ap_clk => ap_clk,
      p => network_mul_mul_16s_13s_29_1_1_U6_n_37,
      p_0(15 downto 0) => \^p\(15 downto 0),
      reg_3310 => reg_3310
    );
\out_d_0_reg_276[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFBF0080"
    )
        port map (
      I0 => select_ln24_23_reg_1542,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      I4 => or_ln27_1_fu_1086_p3(0),
      I5 => indvar_flatten80_reg_265,
      O => \out_d_0_reg_276[0]_i_1_n_5\
    );
\out_d_0_reg_276_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_d_0_reg_276[0]_i_1_n_5\,
      Q => or_ln27_1_fu_1086_p3(0),
      R => '0'
    );
\out_d_reg_1372[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => or_ln27_1_fu_1086_p3(0),
      I1 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => select_ln24_23_reg_1542,
      O => data4
    );
\out_d_reg_1372_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => data4,
      Q => p_shl13_cast_mid170_c_fu_832_p1(5),
      R => '0'
    );
\out_h_0_reg_300_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => select_ln32_reg_1624(0),
      Q => out_h_0_reg_300(0),
      R => indvar_flatten80_reg_265
    );
\out_h_0_reg_300_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => select_ln32_reg_1624(1),
      Q => out_h_0_reg_300(1),
      R => indvar_flatten80_reg_265
    );
\out_h_0_reg_300_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => select_ln32_reg_1624(2),
      Q => out_h_0_reg_300(2),
      R => indvar_flatten80_reg_265
    );
\out_h_0_reg_300_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => select_ln32_reg_1624(3),
      Q => out_h_0_reg_300(3),
      R => indvar_flatten80_reg_265
    );
\out_h_0_reg_300_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => select_ln32_reg_1624(4),
      Q => out_h_0_reg_300(4),
      R => indvar_flatten80_reg_265
    );
\out_h_reg_1459[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4575FFFF"
    )
        port map (
      I0 => out_h_0_reg_300(0),
      I1 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => select_ln32_reg_1624(0),
      I4 => network_mul_mul_16s_13s_29_1_1_U7_n_37,
      O => out_h_fu_571_p2(0)
    );
\out_h_reg_1459[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"553CAA3C"
    )
        port map (
      I0 => out_h_0_reg_300(1),
      I1 => select_ln32_reg_1624(1),
      I2 => select_ln32_reg_1624(0),
      I3 => network_mul_mul_16s_13s_29_1_1_U7_n_38,
      I4 => out_h_0_reg_300(0),
      O => \out_h_reg_1459[1]_i_1_n_5\
    );
\out_h_reg_1459[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5A5C3CCAAAAC3CC"
    )
        port map (
      I0 => out_h_0_reg_300(2),
      I1 => select_ln32_reg_1624(2),
      I2 => \tmp10_1_0_reg_1392[1]_i_1_n_5\,
      I3 => select_ln32_reg_1624(1),
      I4 => network_mul_mul_16s_13s_29_1_1_U7_n_38,
      I5 => out_h_0_reg_300(1),
      O => \out_h_reg_1459[2]_i_1_n_5\
    );
\out_h_reg_1459[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_h_reg_1459[3]_i_2_n_5\,
      I1 => network_mul_mul_16s_13s_29_1_1_U7_n_37,
      O => \out_h_reg_1459[3]_i_1_n_5\
    );
\out_h_reg_1459[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B847B8B8B8"
    )
        port map (
      I0 => out_h_0_reg_300(3),
      I1 => network_mul_mul_16s_13s_29_1_1_U7_n_38,
      I2 => select_ln32_reg_1624(3),
      I3 => \select_ln24_reg_1432[2]_i_1_n_5\,
      I4 => \select_ln24_reg_1432[1]_i_1_n_5\,
      I5 => \tmp10_1_0_reg_1392[1]_i_1_n_5\,
      O => \out_h_reg_1459[3]_i_2_n_5\
    );
\out_h_reg_1459[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F7A70758F8A808"
    )
        port map (
      I0 => \out_h_reg_1459[4]_i_2_n_5\,
      I1 => select_ln32_reg_1624(0),
      I2 => network_mul_mul_16s_13s_29_1_1_U7_n_38,
      I3 => out_h_0_reg_300(0),
      I4 => out_h_0_reg_300(4),
      I5 => select_ln32_reg_1624(4),
      O => \out_h_reg_1459[4]_i_1_n_5\
    );
\out_h_reg_1459[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0000000C000"
    )
        port map (
      I0 => out_h_0_reg_300(3),
      I1 => select_ln32_reg_1624(3),
      I2 => \select_ln24_reg_1432[1]_i_1_n_5\,
      I3 => select_ln32_reg_1624(2),
      I4 => network_mul_mul_16s_13s_29_1_1_U7_n_38,
      I5 => out_h_0_reg_300(2),
      O => \out_h_reg_1459[4]_i_2_n_5\
    );
\out_h_reg_1459_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln24_reg_14490,
      D => out_h_fu_571_p2(0),
      Q => p_shl19_cast_mid1_fu_655_p1(5),
      R => '0'
    );
\out_h_reg_1459_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln24_reg_14490,
      D => \out_h_reg_1459[1]_i_1_n_5\,
      Q => p_shl19_cast_mid1_fu_655_p1(6),
      R => \select_ln24_reg_1432[4]_i_1_n_5\
    );
\out_h_reg_1459_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln24_reg_14490,
      D => \out_h_reg_1459[2]_i_1_n_5\,
      Q => p_shl19_cast_mid1_fu_655_p1(7),
      R => \select_ln24_reg_1432[4]_i_1_n_5\
    );
\out_h_reg_1459_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln24_reg_14490,
      D => \out_h_reg_1459[3]_i_1_n_5\,
      Q => p_shl19_cast_mid1_fu_655_p1(8),
      R => '0'
    );
\out_h_reg_1459_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln24_reg_14490,
      D => \out_h_reg_1459[4]_i_1_n_5\,
      Q => p_shl19_cast_mid1_fu_655_p1(9),
      R => \select_ln24_reg_1432[4]_i_1_n_5\
    );
\out_w_0_reg_311_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => out_w_reg_1516(0),
      Q => out_w_0_reg_311(0),
      R => indvar_flatten80_reg_265
    );
\out_w_0_reg_311_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => out_w_reg_1516(1),
      Q => out_w_0_reg_311(1),
      R => indvar_flatten80_reg_265
    );
\out_w_0_reg_311_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => out_w_reg_1516(2),
      Q => out_w_0_reg_311(2),
      R => indvar_flatten80_reg_265
    );
\out_w_0_reg_311_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => out_w_reg_1516(3),
      Q => out_w_0_reg_311(3),
      R => indvar_flatten80_reg_265
    );
\out_w_0_reg_311_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_indvar_flatten80_phi_fu_269_p41,
      D => out_w_reg_1516(4),
      Q => out_w_0_reg_311(4),
      R => indvar_flatten80_reg_265
    );
\out_w_reg_1516[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => icmp_ln32_reg_1416,
      I1 => and_ln24_reg_1449,
      I2 => out_w_0_reg_311(0),
      O => zext_ln40_12_fu_750_p1(0)
    );
\out_w_reg_1516[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0102"
    )
        port map (
      I0 => out_w_0_reg_311(0),
      I1 => icmp_ln32_reg_1416,
      I2 => and_ln24_reg_1449,
      I3 => out_w_0_reg_311(1),
      O => zext_ln40_12_fu_750_p1(1)
    );
\out_w_reg_1516[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00070008"
    )
        port map (
      I0 => out_w_0_reg_311(0),
      I1 => out_w_0_reg_311(1),
      I2 => icmp_ln32_reg_1416,
      I3 => and_ln24_reg_1449,
      I4 => out_w_0_reg_311(2),
      O => zext_ln40_12_fu_750_p1(2)
    );
\out_w_reg_1516[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000007F00000080"
    )
        port map (
      I0 => out_w_0_reg_311(1),
      I1 => out_w_0_reg_311(0),
      I2 => out_w_0_reg_311(2),
      I3 => icmp_ln32_reg_1416,
      I4 => and_ln24_reg_1449,
      I5 => out_w_0_reg_311(3),
      O => zext_ln40_12_fu_750_p1(3)
    );
\out_w_reg_1516[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      O => out_w_reg_15160
    );
\out_w_reg_1516[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => out_w_0_reg_311(3),
      I1 => out_w_0_reg_311(2),
      I2 => out_w_0_reg_311(0),
      I3 => out_w_0_reg_311(1),
      I4 => \out_w_reg_1516[4]_i_3_n_5\,
      I5 => out_w_0_reg_311(4),
      O => zext_ln40_12_fu_750_p1(4)
    );
\out_w_reg_1516[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => icmp_ln32_reg_1416,
      I1 => and_ln24_reg_1449,
      O => \out_w_reg_1516[4]_i_3_n_5\
    );
\out_w_reg_1516_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_15160,
      D => zext_ln40_12_fu_750_p1(0),
      Q => out_w_reg_1516(0),
      R => '0'
    );
\out_w_reg_1516_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_15160,
      D => zext_ln40_12_fu_750_p1(1),
      Q => out_w_reg_1516(1),
      R => '0'
    );
\out_w_reg_1516_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_15160,
      D => zext_ln40_12_fu_750_p1(2),
      Q => out_w_reg_1516(2),
      R => '0'
    );
\out_w_reg_1516_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_15160,
      D => zext_ln40_12_fu_750_p1(3),
      Q => out_w_reg_1516(3),
      R => '0'
    );
\out_w_reg_1516_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_reg_15160,
      D => zext_ln40_12_fu_750_p1(4),
      Q => out_w_reg_1516(4),
      R => '0'
    );
ram_reg_0_i_104: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ram_reg_0_i_265_n_5,
      I1 => ap_CS_fsm_pp0_stage4,
      I2 => add_ln40_8_fu_1146_p2(9),
      I3 => Q(1),
      O => \ap_CS_fsm_reg[5]_4\
    );
ram_reg_0_i_108: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ram_reg_0_i_268_n_5,
      I1 => ap_CS_fsm_pp0_stage4,
      I2 => add_ln40_8_fu_1146_p2(8),
      I3 => Q(1),
      O => \ap_CS_fsm_reg[5]_5\
    );
ram_reg_0_i_112: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ram_reg_0_i_273_n_5,
      I1 => ap_CS_fsm_pp0_stage4,
      I2 => add_ln40_8_fu_1146_p2(7),
      I3 => Q(1),
      O => \ap_CS_fsm_reg[5]_6\
    );
ram_reg_0_i_116: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ram_reg_0_i_275_n_5,
      I1 => ap_CS_fsm_pp0_stage4,
      I2 => add_ln40_8_fu_1146_p2(6),
      I3 => Q(1),
      O => \ap_CS_fsm_reg[5]_7\
    );
ram_reg_0_i_120: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ram_reg_0_i_277_n_5,
      I1 => ap_CS_fsm_pp0_stage4,
      I2 => add_ln40_8_fu_1146_p2(5),
      I3 => Q(1),
      O => \ap_CS_fsm_reg[5]_8\
    );
ram_reg_0_i_124: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ram_reg_0_i_279_n_5,
      I1 => ap_CS_fsm_pp0_stage4,
      I2 => add_ln40_8_fu_1146_p2(4),
      I3 => Q(1),
      O => \ap_CS_fsm_reg[5]_9\
    );
ram_reg_0_i_128: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ram_reg_0_i_285_n_5,
      I1 => ap_CS_fsm_pp0_stage4,
      I2 => add_ln40_8_fu_1146_p2(3),
      I3 => Q(1),
      O => \ap_CS_fsm_reg[5]_10\
    );
ram_reg_0_i_132: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ram_reg_0_i_287_n_5,
      I1 => ap_CS_fsm_pp0_stage4,
      I2 => add_ln40_8_fu_1146_p2(2),
      I3 => Q(1),
      O => \ap_CS_fsm_reg[5]_11\
    );
ram_reg_0_i_136: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2EE20000"
    )
        port map (
      I0 => ram_reg_0_i_289_n_5,
      I1 => ap_CS_fsm_pp0_stage4,
      I2 => tmp10_2_0_mid2_reg_1592(1),
      I3 => zext_ln40_1_reg_1505(1),
      I4 => Q(1),
      O => \ap_CS_fsm_reg[5]_2\
    );
ram_reg_0_i_140: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCFFC5CCCC00C5"
    )
        port map (
      I0 => out_w_0_mid2_fu_640_p3(0),
      I1 => zext_ln40_1_reg_1505(0),
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage4,
      I5 => add_ln40_6_reg_1562(0),
      O => \zext_ln40_1_reg_1505_reg[0]_0\(0)
    );
ram_reg_0_i_152: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_5,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage4,
      O => ram_reg_0_i_152_n_5
    );
ram_reg_0_i_153: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ap_enable_reg_pp0_iter0,
      O => ram_reg_0_i_153_n_5
    );
ram_reg_0_i_160: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE00"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage4,
      O => grp_depthwise_conv2d_fix_fu_471_input_r_ce1
    );
ram_reg_0_i_163: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00000000000000"
    )
        port map (
      I0 => add_ln40_7_reg_1567(10),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ram_reg_0_i_152_n_5,
      I4 => ram_reg_0_i_319_n_5,
      I5 => Q(1),
      O => \^add_ln40_7_reg_1567_reg[10]_0\
    );
ram_reg_0_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550010"
    )
        port map (
      I0 => ram_reg_0_0,
      I1 => Q(1),
      I2 => grp_depthwise_conv2d_fix_2_fu_423_input_r_address1(2),
      I3 => MemBank_B_address01,
      I4 => \^ap_cs_fsm_reg[5]_3\,
      I5 => ram_reg_0_3,
      O => ADDRBWRADDR(2)
    );
ram_reg_0_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550010"
    )
        port map (
      I0 => ram_reg_0_0,
      I1 => Q(1),
      I2 => grp_depthwise_conv2d_fix_2_fu_423_input_r_address1(1),
      I3 => MemBank_B_address01,
      I4 => \^ap_cs_fsm_reg[5]_3\,
      I5 => ram_reg_0_2,
      O => ADDRBWRADDR(1)
    );
ram_reg_0_i_187: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCCCCCAA0F0F0F"
    )
        port map (
      I0 => add_ln40_10_reg_1649(9),
      I1 => data1(9),
      I2 => ram_reg_0_i_348_n_5,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ram_reg_0_i_349_n_5,
      O => grp_depthwise_conv2d_fix_fu_471_input_r_address0(9)
    );
\ram_reg_0_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAEA0000AAEA"
    )
        port map (
      I0 => ram_reg_2,
      I1 => Q(1),
      I2 => grp_depthwise_conv2d_fix_fu_471_output_r_ce0,
      I3 => \icmp_ln24_reg_1407_pp0_iter1_reg_reg_n_5_[0]\,
      I4 => ram_reg_2_0,
      I5 => ram_reg_2_1,
      O => WEA(0)
    );
ram_reg_0_i_192: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCCCCCAA0F0F0F"
    )
        port map (
      I0 => add_ln40_10_reg_1649(8),
      I1 => data1(8),
      I2 => ram_reg_0_i_353_n_5,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ram_reg_0_i_349_n_5,
      O => grp_depthwise_conv2d_fix_fu_471_input_r_address0(8)
    );
\ram_reg_0_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550010"
    )
        port map (
      I0 => ram_reg_0_0,
      I1 => Q(1),
      I2 => grp_depthwise_conv2d_fix_2_fu_423_input_r_address1(0),
      I3 => MemBank_B_address01,
      I4 => \^ap_cs_fsm_reg[5]_3\,
      I5 => ram_reg_0_1,
      O => ADDRBWRADDR(0)
    );
ram_reg_0_i_200: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCCCCCAA0F0F0F"
    )
        port map (
      I0 => add_ln40_10_reg_1649(7),
      I1 => data1(7),
      I2 => ram_reg_0_i_369_n_5,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ram_reg_0_i_349_n_5,
      O => grp_depthwise_conv2d_fix_fu_471_input_r_address0(7)
    );
ram_reg_0_i_205: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCCCCCAA0F0F0F"
    )
        port map (
      I0 => add_ln40_10_reg_1649(6),
      I1 => data1(6),
      I2 => ram_reg_0_i_374_n_5,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ram_reg_0_i_349_n_5,
      O => grp_depthwise_conv2d_fix_fu_471_input_r_address0(6)
    );
ram_reg_0_i_210: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCCCCCAA0F0F0F"
    )
        port map (
      I0 => add_ln40_10_reg_1649(5),
      I1 => data1(5),
      I2 => ram_reg_0_i_377_n_5,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ram_reg_0_i_349_n_5,
      O => grp_depthwise_conv2d_fix_fu_471_input_r_address0(5)
    );
ram_reg_0_i_215: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCCCCCAA0F0F0F"
    )
        port map (
      I0 => add_ln40_10_reg_1649(4),
      I1 => data1(4),
      I2 => ram_reg_0_i_381_n_5,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ram_reg_0_i_349_n_5,
      O => grp_depthwise_conv2d_fix_fu_471_input_r_address0(4)
    );
ram_reg_0_i_223: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC5C5C5C0C5C5C5C"
    )
        port map (
      I0 => ram_reg_0_i_396_n_5,
      I1 => add_ln40_10_reg_1649(3),
      I2 => ram_reg_0_i_397_n_5,
      I3 => ap_CS_fsm_pp0_stage4,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => data1(3),
      O => grp_depthwise_conv2d_fix_fu_471_input_r_address0(3)
    );
ram_reg_0_i_229: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC5C5C5C0C5C5C5C"
    )
        port map (
      I0 => ram_reg_0_i_406_n_5,
      I1 => add_ln40_10_reg_1649(2),
      I2 => ram_reg_0_i_397_n_5,
      I3 => ap_CS_fsm_pp0_stage4,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => data1(2),
      O => grp_depthwise_conv2d_fix_fu_471_input_r_address0(2)
    );
ram_reg_0_i_234: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C5CFC5CFC5C0C5C"
    )
        port map (
      I0 => ram_reg_0_i_409_n_5,
      I1 => add_ln40_10_reg_1649(1),
      I2 => ram_reg_0_i_397_n_5,
      I3 => ram_reg_0_i_349_n_5,
      I4 => tmp10_2_0_mid2_reg_1592(1),
      I5 => out_w_reg_1516(1),
      O => grp_depthwise_conv2d_fix_fu_471_input_r_address0(1)
    );
ram_reg_0_i_239: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCCCCCAA0F0F0F"
    )
        port map (
      I0 => add_ln40_10_reg_1649(0),
      I1 => out_w_reg_1516(0),
      I2 => ram_reg_0_i_412_n_5,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ram_reg_0_i_349_n_5,
      O => grp_depthwise_conv2d_fix_fu_471_input_r_address0(0)
    );
ram_reg_0_i_247: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => ram_reg_0_i_415_n_7,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ram_reg_0_i_416_n_7,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => add_ln40_6_reg_1562(10),
      I5 => ap_CS_fsm_pp0_stage4,
      O => grp_depthwise_conv2d_fix_fu_471_input_r_address1(13)
    );
\ram_reg_0_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000888B8888"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_471_output_r_address0(13),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => P(13),
      I5 => ram_reg_0,
      O => \add_ln48_reg_1572_pp0_iter1_reg_reg[10]_0\
    );
ram_reg_0_i_265: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => add_ln40_6_reg_1562(9),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => sext_ln40_5_fu_919_p1(9),
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => sext_ln40_3_fu_760_p1(9),
      O => ram_reg_0_i_265_n_5
    );
ram_reg_0_i_266: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_269_n_5,
      CO(3 downto 0) => NLW_ram_reg_0_i_266_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_ram_reg_0_i_266_O_UNCONNECTED(3 downto 1),
      O(0) => add_ln40_8_fu_1146_p2(9),
      S(3 downto 1) => B"000",
      S(0) => tmp10_2_0_mid2_reg_1592(9)
    );
ram_reg_0_i_268: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => add_ln40_6_reg_1562(8),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => sext_ln40_5_fu_919_p1(8),
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => sext_ln40_3_fu_760_p1(8),
      O => ram_reg_0_i_268_n_5
    );
ram_reg_0_i_269: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_280_n_5,
      CO(3) => ram_reg_0_i_269_n_5,
      CO(2) => ram_reg_0_i_269_n_6,
      CO(1) => ram_reg_0_i_269_n_7,
      CO(0) => ram_reg_0_i_269_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln40_8_fu_1146_p2(8 downto 5),
      S(3 downto 0) => tmp10_2_0_mid2_reg_1592(8 downto 5)
    );
ram_reg_0_i_273: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => add_ln40_6_reg_1562(7),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => sext_ln40_5_fu_919_p1(7),
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => sext_ln40_3_fu_760_p1(7),
      O => ram_reg_0_i_273_n_5
    );
ram_reg_0_i_275: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => add_ln40_6_reg_1562(6),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => sext_ln40_5_fu_919_p1(6),
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => sext_ln40_3_fu_760_p1(6),
      O => ram_reg_0_i_275_n_5
    );
ram_reg_0_i_277: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => add_ln40_6_reg_1562(5),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => sext_ln40_5_fu_919_p1(5),
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => sext_ln40_3_fu_760_p1(5),
      O => ram_reg_0_i_277_n_5
    );
ram_reg_0_i_279: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => add_ln40_6_reg_1562(4),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => sext_ln40_5_fu_919_p1(4),
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => sext_ln40_3_fu_760_p1(4),
      O => ram_reg_0_i_279_n_5
    );
ram_reg_0_i_280: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_280_n_5,
      CO(2) => ram_reg_0_i_280_n_6,
      CO(1) => ram_reg_0_i_280_n_7,
      CO(0) => ram_reg_0_i_280_n_8,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln40_1_reg_1505(4 downto 1),
      O(3 downto 1) => add_ln40_8_fu_1146_p2(4 downto 2),
      O(0) => NLW_ram_reg_0_i_280_O_UNCONNECTED(0),
      S(3) => ram_reg_0_i_435_n_5,
      S(2) => ram_reg_0_i_436_n_5,
      S(1) => ram_reg_0_i_437_n_5,
      S(0) => add_ln40_8_fu_1146_p2(1)
    );
ram_reg_0_i_285: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => add_ln40_6_reg_1562(3),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => sext_ln40_5_fu_919_p1(3),
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => sext_ln40_3_fu_760_p1(3),
      O => ram_reg_0_i_285_n_5
    );
ram_reg_0_i_287: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => add_ln40_6_reg_1562(2),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => sext_ln40_5_fu_919_p1(2),
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => sext_ln40_3_fu_760_p1(2),
      O => ram_reg_0_i_287_n_5
    );
ram_reg_0_i_289: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BBBBBB88B8888"
    )
        port map (
      I0 => add_ln40_6_reg_1562(1),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => tmp10_0_0_mid2_reg_1493_reg(0),
      I3 => zext_ln40_1_reg_1505(1),
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => sext_ln40_3_fu_760_p1(1),
      O => ram_reg_0_i_289_n_5
    );
\ram_reg_0_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000888B8888"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_471_output_r_address0(13),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => P(12),
      I5 => ram_reg_0,
      O => \add_ln48_reg_1572_pp0_iter1_reg_reg[10]_1\
    );
ram_reg_0_i_319: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCCACCC"
    )
        port map (
      I0 => ram_reg_0_i_490_n_7,
      I1 => ram_reg_0_i_491_n_7,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage3,
      O => ram_reg_0_i_319_n_5
    );
\ram_reg_0_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000888B8888"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_471_output_r_address0(13),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => P(11),
      I5 => ram_reg_0,
      O => \add_ln48_reg_1572_pp0_iter1_reg_reg[10]_2\
    );
ram_reg_0_i_347: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_352_n_5,
      CO(3 downto 0) => NLW_ram_reg_0_i_347_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_ram_reg_0_i_347_O_UNCONNECTED(3 downto 1),
      O(0) => data1(9),
      S(3 downto 1) => B"000",
      S(0) => tmp10_2_0_mid2_reg_1592(9)
    );
ram_reg_0_i_348: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F470FFF0F470F"
    )
        port map (
      I0 => sext_ln40_7_fu_932_p1(9),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => sext_ln40_1_fu_735_p1(9),
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => add_ln40_7_reg_1567(9),
      O => ram_reg_0_i_348_n_5
    );
ram_reg_0_i_349: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage4,
      I1 => ap_enable_reg_pp0_iter0,
      O => ram_reg_0_i_349_n_5
    );
ram_reg_0_i_352: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_380_n_5,
      CO(3) => ram_reg_0_i_352_n_5,
      CO(2) => ram_reg_0_i_352_n_6,
      CO(1) => ram_reg_0_i_352_n_7,
      CO(0) => ram_reg_0_i_352_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(8 downto 5),
      S(3 downto 0) => tmp10_2_0_mid2_reg_1592(8 downto 5)
    );
ram_reg_0_i_353: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF33331B1B3333"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => sext_ln40_1_fu_735_p1(8),
      I2 => sext_ln40_7_fu_932_p1(8),
      I3 => add_ln40_7_reg_1567(8),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_CS_fsm_pp0_stage3,
      O => ram_reg_0_i_353_n_5
    );
ram_reg_0_i_369: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00331B33FF331B33"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => sext_ln40_1_fu_735_p1(7),
      I2 => sext_ln40_7_fu_932_p1(7),
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => add_ln40_7_reg_1567(7),
      O => ram_reg_0_i_369_n_5
    );
\ram_reg_0_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_471_output_r_address0(13),
      I1 => Q(1),
      I2 => P(10),
      I3 => ram_reg_0_16(10),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0,
      O => \add_ln48_reg_1572_pp0_iter1_reg_reg[10]_3\
    );
ram_reg_0_i_374: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF0F0F27270F0F"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => sext_ln40_7_fu_932_p1(6),
      I2 => sext_ln40_1_fu_735_p1(6),
      I3 => add_ln40_7_reg_1567(6),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_CS_fsm_pp0_stage3,
      O => ram_reg_0_i_374_n_5
    );
ram_reg_0_i_377: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF0F0F27270F0F"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => sext_ln40_7_fu_932_p1(5),
      I2 => sext_ln40_1_fu_735_p1(5),
      I3 => add_ln40_7_reg_1567(5),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_CS_fsm_pp0_stage3,
      O => ram_reg_0_i_377_n_5
    );
\ram_reg_0_i_37__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFD0"
    )
        port map (
      I0 => ram_reg_0_i_152_n_5,
      I1 => ram_reg_0_i_153_n_5,
      I2 => Q(1),
      I3 => ram_reg_0_4,
      I4 => ram_reg_0,
      O => \ap_CS_fsm_reg[5]_13\
    );
ram_reg_0_i_380: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_380_n_5,
      CO(2) => ram_reg_0_i_380_n_6,
      CO(1) => ram_reg_0_i_380_n_7,
      CO(0) => ram_reg_0_i_380_n_8,
      CYINIT => '0',
      DI(3 downto 0) => tmp10_2_0_mid2_reg_1592(4 downto 1),
      O(3 downto 1) => data1(4 downto 2),
      O(0) => NLW_ram_reg_0_i_380_O_UNCONNECTED(0),
      S(3) => ram_reg_0_i_516_n_5,
      S(2) => ram_reg_0_i_517_n_5,
      S(1) => ram_reg_0_i_518_n_5,
      S(0) => data1(1)
    );
ram_reg_0_i_381: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF0F0F27270F0F"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => sext_ln40_7_fu_932_p1(4),
      I2 => sext_ln40_1_fu_735_p1(4),
      I3 => add_ln40_7_reg_1567(4),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_CS_fsm_pp0_stage3,
      O => ram_reg_0_i_381_n_5
    );
ram_reg_0_i_396: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F470FFF0F470F"
    )
        port map (
      I0 => sext_ln40_7_fu_932_p1(3),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => sext_ln40_1_fu_735_p1(3),
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => add_ln40_7_reg_1567(3),
      O => ram_reg_0_i_396_n_5
    );
ram_reg_0_i_397: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      O => ram_reg_0_i_397_n_5
    );
ram_reg_0_i_406: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00331B33FF331B33"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => sext_ln40_1_fu_735_p1(2),
      I2 => sext_ln40_7_fu_932_p1(2),
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => add_ln40_7_reg_1567(2),
      O => ram_reg_0_i_406_n_5
    );
ram_reg_0_i_409: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B11BFFFFB11B"
    )
        port map (
      I0 => \select_ln24_23_reg_1542[0]_i_2_n_5\,
      I1 => sext_ln40_1_fu_735_p1(1),
      I2 => tmp10_1_0_mid2_reg_1498_reg(0),
      I3 => zext_ln40_1_reg_1505(1),
      I4 => ram_reg_0_i_538_n_5,
      I5 => add_ln40_7_reg_1567(1),
      O => ram_reg_0_i_409_n_5
    );
\ram_reg_0_i_40__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_471_output_r_address0(9),
      I1 => Q(1),
      I2 => P(9),
      I3 => ram_reg_0_16(9),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0,
      O => \add_ln48_reg_1572_pp0_iter1_reg_reg[9]_0\
    );
ram_reg_0_i_412: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700440047FF77FF"
    )
        port map (
      I0 => add_ln40_7_reg_1567(0),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => zext_ln40_1_reg_1505(0),
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => out_w_0_mid2_fu_640_p3(0),
      O => ram_reg_0_i_412_n_5
    );
ram_reg_0_i_415: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_429_n_5,
      CO(3 downto 2) => NLW_ram_reg_0_i_415_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_0_i_415_n_7,
      CO(0) => NLW_ram_reg_0_i_415_CO_UNCONNECTED(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_ram_reg_0_i_415_O_UNCONNECTED(3 downto 1),
      O(0) => sext_ln40_3_fu_760_p1(9),
      S(3 downto 1) => B"001",
      S(0) => ram_reg_0_i_539_n_5
    );
ram_reg_0_i_416: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_428_n_5,
      CO(3 downto 2) => NLW_ram_reg_0_i_416_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_0_i_416_n_7,
      CO(0) => NLW_ram_reg_0_i_416_CO_UNCONNECTED(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_ram_reg_0_i_416_O_UNCONNECTED(3 downto 1),
      O(0) => sext_ln40_5_fu_919_p1(9),
      S(3 downto 1) => B"001",
      S(0) => tmp10_0_0_mid2_reg_1493_reg(8)
    );
ram_reg_0_i_428: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_433_n_5,
      CO(3) => ram_reg_0_i_428_n_5,
      CO(2) => ram_reg_0_i_428_n_6,
      CO(1) => ram_reg_0_i_428_n_7,
      CO(0) => ram_reg_0_i_428_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln40_5_fu_919_p1(8 downto 5),
      S(3 downto 0) => tmp10_0_0_mid2_reg_1493_reg(7 downto 4)
    );
ram_reg_0_i_429: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_434_n_5,
      CO(3) => ram_reg_0_i_429_n_5,
      CO(2) => ram_reg_0_i_429_n_6,
      CO(1) => ram_reg_0_i_429_n_7,
      CO(0) => ram_reg_0_i_429_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln40_3_fu_760_p1(8 downto 5),
      S(3) => ram_reg_0_i_541_n_5,
      S(2) => ram_reg_0_i_542_n_5,
      S(1) => ram_reg_0_i_543_n_5,
      S(0) => ram_reg_0_i_544_n_5
    );
ram_reg_0_i_433: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_433_n_5,
      CO(2) => ram_reg_0_i_433_n_6,
      CO(1) => ram_reg_0_i_433_n_7,
      CO(0) => ram_reg_0_i_433_n_8,
      CYINIT => '0',
      DI(3 downto 0) => tmp10_0_0_mid2_reg_1493_reg(3 downto 0),
      O(3 downto 1) => sext_ln40_5_fu_919_p1(4 downto 2),
      O(0) => NLW_ram_reg_0_i_433_O_UNCONNECTED(0),
      S(3) => ram_reg_0_i_545_n_5,
      S(2) => ram_reg_0_i_546_n_5,
      S(1) => ram_reg_0_i_547_n_5,
      S(0) => ram_reg_0_i_548_n_5
    );
ram_reg_0_i_434: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_434_n_5,
      CO(2) => ram_reg_0_i_434_n_6,
      CO(1) => ram_reg_0_i_434_n_7,
      CO(0) => ram_reg_0_i_434_n_8,
      CYINIT => '0',
      DI(3 downto 0) => tmp10_0_0_mid2_fu_676_p3(4 downto 1),
      O(3 downto 1) => sext_ln40_3_fu_760_p1(4 downto 2),
      O(0) => NLW_ram_reg_0_i_434_O_UNCONNECTED(0),
      S(3) => ram_reg_0_i_549_n_5,
      S(2) => ram_reg_0_i_550_n_5,
      S(1) => ram_reg_0_i_551_n_5,
      S(0) => ram_reg_0_i_552_n_5
    );
ram_reg_0_i_435: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln40_1_reg_1505(4),
      I1 => tmp10_2_0_mid2_reg_1592(4),
      O => ram_reg_0_i_435_n_5
    );
ram_reg_0_i_436: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln40_1_reg_1505(3),
      I1 => tmp10_2_0_mid2_reg_1592(3),
      O => ram_reg_0_i_436_n_5
    );
ram_reg_0_i_437: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln40_1_reg_1505(2),
      I1 => tmp10_2_0_mid2_reg_1592(2),
      O => ram_reg_0_i_437_n_5
    );
ram_reg_0_i_438: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln40_1_reg_1505(1),
      I1 => tmp10_2_0_mid2_reg_1592(1),
      O => add_ln40_8_fu_1146_p2(1)
    );
\ram_reg_0_i_44__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_471_output_r_address0(8),
      I1 => Q(1),
      I2 => P(8),
      I3 => ram_reg_0_16(8),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0,
      O => \add_ln48_reg_1572_pp0_iter1_reg_reg[8]_0\
    );
ram_reg_0_i_454: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCA5CC00CC5A"
    )
        port map (
      I0 => \tmp10_0_0_reg_1387_reg_n_5_[1]\,
      I1 => p_shl19_cast_mid1_fu_655_p1(5),
      I2 => out_w_0_reg_311(1),
      I3 => and_ln24_reg_1449,
      I4 => icmp_ln32_reg_1416,
      I5 => out_w_0_reg_311(0),
      O => sext_ln40_3_fu_760_p1(1)
    );
\ram_reg_0_i_48__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_471_output_r_address0(7),
      I1 => Q(1),
      I2 => P(7),
      I3 => ram_reg_0_16(7),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0,
      O => \add_ln48_reg_1572_pp0_iter1_reg_reg[7]_0\
    );
ram_reg_0_i_490: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_504_n_5,
      CO(3 downto 2) => NLW_ram_reg_0_i_490_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_0_i_490_n_7,
      CO(0) => NLW_ram_reg_0_i_490_CO_UNCONNECTED(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_ram_reg_0_i_490_O_UNCONNECTED(3 downto 1),
      O(0) => sext_ln40_7_fu_932_p1(9),
      S(3 downto 1) => B"001",
      S(0) => tmp10_1_0_mid2_reg_1498_reg(8)
    );
ram_reg_0_i_491: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_503_n_5,
      CO(3 downto 2) => NLW_ram_reg_0_i_491_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_0_i_491_n_7,
      CO(0) => NLW_ram_reg_0_i_491_CO_UNCONNECTED(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_ram_reg_0_i_491_O_UNCONNECTED(3 downto 1),
      O(0) => sext_ln40_1_fu_735_p1(9),
      S(3 downto 1) => B"001",
      S(0) => ram_reg_0_i_593_n_5
    );
\ram_reg_0_i_49__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AFAEAEAE"
    )
        port map (
      I0 => \^add_ln40_7_reg_1567_reg[10]_0\,
      I1 => ram_reg_0_15,
      I2 => Q(1),
      I3 => grp_depthwise_conv2d_fix_1_fu_447_input_r_address0(10),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0,
      O => \ap_CS_fsm_reg[5]_24\
    );
ram_reg_0_i_503: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_521_n_5,
      CO(3) => ram_reg_0_i_503_n_5,
      CO(2) => ram_reg_0_i_503_n_6,
      CO(1) => ram_reg_0_i_503_n_7,
      CO(0) => ram_reg_0_i_503_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln40_1_fu_735_p1(8 downto 5),
      S(3) => ram_reg_0_i_594_n_5,
      S(2) => ram_reg_0_i_595_n_5,
      S(1) => ram_reg_0_i_596_n_5,
      S(0) => ram_reg_0_i_597_n_5
    );
ram_reg_0_i_504: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_520_n_5,
      CO(3) => ram_reg_0_i_504_n_5,
      CO(2) => ram_reg_0_i_504_n_6,
      CO(1) => ram_reg_0_i_504_n_7,
      CO(0) => ram_reg_0_i_504_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln40_7_fu_932_p1(8 downto 5),
      S(3 downto 0) => tmp10_1_0_mid2_reg_1498_reg(7 downto 4)
    );
ram_reg_0_i_516: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1592(4),
      I1 => out_w_reg_1516(4),
      O => ram_reg_0_i_516_n_5
    );
ram_reg_0_i_517: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1592(3),
      I1 => out_w_reg_1516(3),
      O => ram_reg_0_i_517_n_5
    );
ram_reg_0_i_518: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1592(2),
      I1 => out_w_reg_1516(2),
      O => ram_reg_0_i_518_n_5
    );
ram_reg_0_i_519: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1592(1),
      I1 => out_w_reg_1516(1),
      O => data1(1)
    );
ram_reg_0_i_520: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_520_n_5,
      CO(2) => ram_reg_0_i_520_n_6,
      CO(1) => ram_reg_0_i_520_n_7,
      CO(0) => ram_reg_0_i_520_n_8,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln40_1_reg_1505(4 downto 1),
      O(3 downto 1) => sext_ln40_7_fu_932_p1(4 downto 2),
      O(0) => NLW_ram_reg_0_i_520_O_UNCONNECTED(0),
      S(3) => ram_reg_0_i_599_n_5,
      S(2) => ram_reg_0_i_600_n_5,
      S(1) => ram_reg_0_i_601_n_5,
      S(0) => sext_ln40_7_fu_932_p1(1)
    );
ram_reg_0_i_521: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_521_n_5,
      CO(2) => ram_reg_0_i_521_n_6,
      CO(1) => ram_reg_0_i_521_n_7,
      CO(0) => ram_reg_0_i_521_n_8,
      CYINIT => '0',
      DI(3) => ram_reg_0_i_603_n_5,
      DI(2) => ram_reg_0_i_604_n_5,
      DI(1) => out_w_0_mid2_fu_640_p3(2),
      DI(0) => ram_reg_0_i_605_n_5,
      O(3 downto 1) => sext_ln40_1_fu_735_p1(4 downto 2),
      O(0) => NLW_ram_reg_0_i_521_O_UNCONNECTED(0),
      S(3) => ram_reg_0_i_606_n_5,
      S(2) => ram_reg_0_i_607_n_5,
      S(1) => ram_reg_0_i_608_n_5,
      S(0) => ram_reg_0_i_609_n_5
    );
\ram_reg_0_i_52__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_471_output_r_address0(6),
      I1 => Q(1),
      I2 => P(6),
      I3 => ram_reg_0_16(6),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0,
      O => \add_ln48_reg_1572_pp0_iter1_reg_reg[6]_0\
    );
ram_reg_0_i_537: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF120012"
    )
        port map (
      I0 => out_w_0_reg_311(1),
      I1 => icmp_ln32_reg_1416,
      I2 => \tmp10_0_0_reg_1387_reg_n_5_[1]\,
      I3 => and_ln24_reg_1449,
      I4 => p_shl19_cast_mid1_fu_655_p1(5),
      O => sext_ln40_1_fu_735_p1(1)
    );
ram_reg_0_i_538: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage3,
      O => ram_reg_0_i_538_n_5
    );
ram_reg_0_i_539: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D000FFD0D00000"
    )
        port map (
      I0 => \tmp10_0_0_mid2_reg_1493[9]_i_2_n_5\,
      I1 => p_shl19_cast_mid1_fu_655_p1(8),
      I2 => p_shl19_cast_mid1_fu_655_p1(9),
      I3 => icmp_ln32_reg_1416,
      I4 => and_ln24_reg_1449,
      I5 => \tmp10_0_0_reg_1387_reg_n_5_[9]\,
      O => ram_reg_0_i_539_n_5
    );
\ram_reg_0_i_53__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB8B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_471_input_r_address0(9),
      I1 => Q(1),
      I2 => ram_reg_0_14,
      I3 => grp_depthwise_conv2d_fix_1_fu_447_input_r_address0(9),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0,
      O => \ap_CS_fsm_reg[5]_23\
    );
ram_reg_0_i_541: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60606F60"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_655_p1(8),
      I1 => \tmp10_0_0_mid2_reg_1493[9]_i_2_n_5\,
      I2 => and_ln24_reg_1449,
      I3 => \tmp10_0_0_reg_1387_reg_n_5_[8]\,
      I4 => icmp_ln32_reg_1416,
      O => ram_reg_0_i_541_n_5
    );
ram_reg_0_i_542: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60606F60"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_655_p1(7),
      I1 => \tmp10_0_0_mid2_reg_1493[7]_i_2_n_5\,
      I2 => and_ln24_reg_1449,
      I3 => \tmp10_0_0_reg_1387_reg_n_5_[7]\,
      I4 => icmp_ln32_reg_1416,
      O => ram_reg_0_i_542_n_5
    );
ram_reg_0_i_543: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90909F90"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_655_p1(6),
      I1 => \tmp10_0_0_mid2_reg_1493[6]_i_2_n_5\,
      I2 => and_ln24_reg_1449,
      I3 => \tmp10_0_0_reg_1387_reg_n_5_[6]\,
      I4 => icmp_ln32_reg_1416,
      O => ram_reg_0_i_543_n_5
    );
ram_reg_0_i_544: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6900690069FF6900"
    )
        port map (
      I0 => \tmp10_0_0_mid2_reg_1493[5]_i_2_n_5\,
      I1 => p_shl19_cast_mid1_fu_655_p1(9),
      I2 => p_shl19_cast_mid1_fu_655_p1(5),
      I3 => and_ln24_reg_1449,
      I4 => \tmp10_0_0_reg_1387_reg_n_5_[5]\,
      I5 => icmp_ln32_reg_1416,
      O => ram_reg_0_i_544_n_5
    );
ram_reg_0_i_545: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => tmp10_0_0_mid2_reg_1493_reg(3),
      I1 => zext_ln40_1_reg_1505(3),
      I2 => zext_ln40_1_reg_1505(2),
      I3 => zext_ln40_1_reg_1505(1),
      I4 => zext_ln40_1_reg_1505(4),
      O => ram_reg_0_i_545_n_5
    );
ram_reg_0_i_546: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => tmp10_0_0_mid2_reg_1493_reg(2),
      I1 => zext_ln40_1_reg_1505(1),
      I2 => zext_ln40_1_reg_1505(2),
      I3 => zext_ln40_1_reg_1505(3),
      O => ram_reg_0_i_546_n_5
    );
ram_reg_0_i_547: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp10_0_0_mid2_reg_1493_reg(1),
      I1 => zext_ln40_1_reg_1505(2),
      I2 => zext_ln40_1_reg_1505(1),
      O => ram_reg_0_i_547_n_5
    );
ram_reg_0_i_548: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp10_0_0_mid2_reg_1493_reg(0),
      I1 => zext_ln40_1_reg_1505(1),
      O => ram_reg_0_i_548_n_5
    );
ram_reg_0_i_549: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F6F606F90909F90"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_655_p1(8),
      I1 => \tmp10_0_0_mid2_reg_1493[4]_i_2_n_5\,
      I2 => and_ln24_reg_1449,
      I3 => \tmp10_0_0_reg_1387_reg_n_5_[4]\,
      I4 => icmp_ln32_reg_1416,
      I5 => zext_ln40_12_fu_750_p1(4),
      O => ram_reg_0_i_549_n_5
    );
ram_reg_0_i_550: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A6A6A6A6A6A6A6"
    )
        port map (
      I0 => tmp10_0_0_mid2_fu_676_p3(3),
      I1 => out_w_0_reg_311(3),
      I2 => \out_w_reg_1516[4]_i_3_n_5\,
      I3 => out_w_0_reg_311(2),
      I4 => out_w_0_reg_311(0),
      I5 => out_w_0_reg_311(1),
      O => ram_reg_0_i_550_n_5
    );
ram_reg_0_i_551: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9AAA6AAA6AAA6"
    )
        port map (
      I0 => tmp10_0_0_mid2_fu_676_p3(2),
      I1 => out_w_0_reg_311(2),
      I2 => and_ln24_reg_1449,
      I3 => icmp_ln32_reg_1416,
      I4 => out_w_0_reg_311(1),
      I5 => out_w_0_reg_311(0),
      O => ram_reg_0_i_551_n_5
    );
ram_reg_0_i_552: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCA5CC00CC5A"
    )
        port map (
      I0 => \tmp10_0_0_reg_1387_reg_n_5_[1]\,
      I1 => p_shl19_cast_mid1_fu_655_p1(5),
      I2 => out_w_0_reg_311(1),
      I3 => and_ln24_reg_1449,
      I4 => icmp_ln32_reg_1416,
      I5 => out_w_0_reg_311(0),
      O => ram_reg_0_i_552_n_5
    );
\ram_reg_0_i_56__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_471_output_r_address0(5),
      I1 => Q(1),
      I2 => P(5),
      I3 => ram_reg_0_16(5),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0,
      O => \add_ln48_reg_1572_pp0_iter1_reg_reg[5]_0\
    );
\ram_reg_0_i_57__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB8B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_471_input_r_address0(8),
      I1 => Q(1),
      I2 => ram_reg_0_13,
      I3 => grp_depthwise_conv2d_fix_1_fu_447_input_r_address0(8),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0,
      O => \ap_CS_fsm_reg[5]_22\
    );
ram_reg_0_i_593: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D000FFD0D00000"
    )
        port map (
      I0 => \tmp10_0_0_mid2_reg_1493[9]_i_2_n_5\,
      I1 => p_shl19_cast_mid1_fu_655_p1(8),
      I2 => p_shl19_cast_mid1_fu_655_p1(9),
      I3 => icmp_ln32_reg_1416,
      I4 => and_ln24_reg_1449,
      I5 => \tmp10_0_0_reg_1387_reg_n_5_[9]\,
      O => ram_reg_0_i_593_n_5
    );
ram_reg_0_i_594: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60606F60"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_655_p1(8),
      I1 => \tmp10_0_0_mid2_reg_1493[9]_i_2_n_5\,
      I2 => and_ln24_reg_1449,
      I3 => \tmp10_0_0_reg_1387_reg_n_5_[8]\,
      I4 => icmp_ln32_reg_1416,
      O => ram_reg_0_i_594_n_5
    );
ram_reg_0_i_595: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60606F60"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_655_p1(7),
      I1 => \tmp10_0_0_mid2_reg_1493[7]_i_2_n_5\,
      I2 => and_ln24_reg_1449,
      I3 => \tmp10_0_0_reg_1387_reg_n_5_[7]\,
      I4 => icmp_ln32_reg_1416,
      O => ram_reg_0_i_595_n_5
    );
ram_reg_0_i_596: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90909F90"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_655_p1(6),
      I1 => \tmp10_0_0_mid2_reg_1493[6]_i_2_n_5\,
      I2 => and_ln24_reg_1449,
      I3 => \tmp10_0_0_reg_1387_reg_n_5_[6]\,
      I4 => icmp_ln32_reg_1416,
      O => ram_reg_0_i_596_n_5
    );
ram_reg_0_i_597: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6900690069FF6900"
    )
        port map (
      I0 => \tmp10_0_0_mid2_reg_1493[5]_i_2_n_5\,
      I1 => p_shl19_cast_mid1_fu_655_p1(9),
      I2 => p_shl19_cast_mid1_fu_655_p1(5),
      I3 => and_ln24_reg_1449,
      I4 => \tmp10_0_0_reg_1387_reg_n_5_[5]\,
      I5 => icmp_ln32_reg_1416,
      O => ram_reg_0_i_597_n_5
    );
ram_reg_0_i_599: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln40_1_reg_1505(4),
      I1 => tmp10_1_0_mid2_reg_1498_reg(3),
      O => ram_reg_0_i_599_n_5
    );
ram_reg_0_i_600: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln40_1_reg_1505(3),
      I1 => tmp10_1_0_mid2_reg_1498_reg(2),
      O => ram_reg_0_i_600_n_5
    );
ram_reg_0_i_601: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln40_1_reg_1505(2),
      I1 => tmp10_1_0_mid2_reg_1498_reg(1),
      O => ram_reg_0_i_601_n_5
    );
ram_reg_0_i_602: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln40_1_reg_1505(1),
      I1 => tmp10_1_0_mid2_reg_1498_reg(0),
      O => sext_ln40_7_fu_932_p1(1)
    );
ram_reg_0_i_603: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => out_w_0_reg_311(4),
      I1 => and_ln24_reg_1449,
      I2 => icmp_ln32_reg_1416,
      O => ram_reg_0_i_603_n_5
    );
ram_reg_0_i_604: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => out_w_0_reg_311(3),
      I1 => and_ln24_reg_1449,
      I2 => icmp_ln32_reg_1416,
      O => ram_reg_0_i_604_n_5
    );
ram_reg_0_i_605: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => out_w_0_reg_311(1),
      I1 => and_ln24_reg_1449,
      I2 => icmp_ln32_reg_1416,
      O => ram_reg_0_i_605_n_5
    );
ram_reg_0_i_606: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090909F90909F90"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_655_p1(8),
      I1 => \tmp10_0_0_mid2_reg_1493[4]_i_2_n_5\,
      I2 => and_ln24_reg_1449,
      I3 => \tmp10_0_0_reg_1387_reg_n_5_[4]\,
      I4 => icmp_ln32_reg_1416,
      I5 => out_w_0_reg_311(4),
      O => ram_reg_0_i_606_n_5
    );
ram_reg_0_i_607: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF10"
    )
        port map (
      I0 => icmp_ln32_reg_1416,
      I1 => and_ln24_reg_1449,
      I2 => out_w_0_reg_311(3),
      I3 => tmp10_0_0_mid2_fu_676_p3(3),
      O => ram_reg_0_i_607_n_5
    );
ram_reg_0_i_608: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0012FF12FF120012"
    )
        port map (
      I0 => out_w_0_reg_311(2),
      I1 => icmp_ln32_reg_1416,
      I2 => \tmp10_0_0_reg_1387_reg_n_5_[2]\,
      I3 => and_ln24_reg_1449,
      I4 => p_shl19_cast_mid1_fu_655_p1(6),
      I5 => p_shl19_cast_mid1_fu_655_p1(5),
      O => ram_reg_0_i_608_n_5
    );
ram_reg_0_i_609: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF120012"
    )
        port map (
      I0 => out_w_0_reg_311(1),
      I1 => icmp_ln32_reg_1416,
      I2 => \tmp10_0_0_reg_1387_reg_n_5_[1]\,
      I3 => and_ln24_reg_1449,
      I4 => p_shl19_cast_mid1_fu_655_p1(5),
      O => ram_reg_0_i_609_n_5
    );
\ram_reg_0_i_60__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_471_output_r_address0(4),
      I1 => Q(1),
      I2 => P(4),
      I3 => ram_reg_0_16(4),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0,
      O => \add_ln48_reg_1572_pp0_iter1_reg_reg[4]_0\
    );
\ram_reg_0_i_61__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB8B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_471_input_r_address0(7),
      I1 => Q(1),
      I2 => ram_reg_0_12,
      I3 => grp_depthwise_conv2d_fix_1_fu_447_input_r_address0(7),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0,
      O => \ap_CS_fsm_reg[5]_21\
    );
\ram_reg_0_i_64__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_471_output_r_address0(3),
      I1 => Q(1),
      I2 => P(3),
      I3 => ram_reg_0_16(3),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0,
      O => \add_ln48_reg_1572_pp0_iter1_reg_reg[3]_0\
    );
\ram_reg_0_i_65__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB8B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_471_input_r_address0(6),
      I1 => Q(1),
      I2 => ram_reg_0_11,
      I3 => grp_depthwise_conv2d_fix_1_fu_447_input_r_address0(6),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0,
      O => \ap_CS_fsm_reg[5]_20\
    );
\ram_reg_0_i_68__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_471_output_r_address0(2),
      I1 => Q(1),
      I2 => P(2),
      I3 => ram_reg_0_16(2),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0,
      O => \add_ln48_reg_1572_pp0_iter1_reg_reg[2]_0\
    );
\ram_reg_0_i_69__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB8B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_471_input_r_address0(5),
      I1 => Q(1),
      I2 => ram_reg_0_10,
      I3 => grp_depthwise_conv2d_fix_1_fu_447_input_r_address0(5),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0,
      O => \ap_CS_fsm_reg[5]_19\
    );
\ram_reg_0_i_72__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_471_output_r_address0(1),
      I1 => Q(1),
      I2 => P(1),
      I3 => ram_reg_0_16(1),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0,
      O => \add_ln48_reg_1572_pp0_iter1_reg_reg[1]_0\
    );
\ram_reg_0_i_73__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB8B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_471_input_r_address0(4),
      I1 => Q(1),
      I2 => ram_reg_0_9,
      I3 => grp_depthwise_conv2d_fix_1_fu_447_input_r_address0(4),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0,
      O => \ap_CS_fsm_reg[5]_18\
    );
\ram_reg_0_i_76__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_471_output_r_address0(0),
      I1 => Q(1),
      I2 => P(0),
      I3 => ram_reg_0_16(0),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0,
      O => \add_ln48_reg_1572_pp0_iter1_reg_reg[0]_0\
    );
\ram_reg_0_i_77__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB8B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_471_input_r_address0(3),
      I1 => Q(1),
      I2 => ram_reg_0_8,
      I3 => grp_depthwise_conv2d_fix_1_fu_447_input_r_address0(3),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0,
      O => \ap_CS_fsm_reg[5]_17\
    );
\ram_reg_0_i_81__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB8B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_471_input_r_address0(2),
      I1 => Q(1),
      I2 => ram_reg_0_7,
      I3 => grp_depthwise_conv2d_fix_1_fu_447_input_r_address0(2),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0,
      O => \ap_CS_fsm_reg[5]_16\
    );
ram_reg_0_i_85: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage4,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      O => grp_depthwise_conv2d_fix_fu_471_output_r_ce0
    );
\ram_reg_0_i_85__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB8B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_471_input_r_address0(1),
      I1 => Q(1),
      I2 => ram_reg_0_6,
      I3 => grp_depthwise_conv2d_fix_1_fu_447_input_r_address0(1),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0,
      O => \ap_CS_fsm_reg[5]_15\
    );
ram_reg_0_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000F800F8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_471_output_r_ce0,
      I1 => Q(1),
      I2 => ram_reg_0_i_19,
      I3 => ram_reg_0_i_19_0,
      I4 => ram_reg_0_i_19_1,
      I5 => ram_reg_0,
      O => \ap_CS_fsm_reg[5]_1\
    );
\ram_reg_0_i_89__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB8B8B8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_471_input_r_address0(0),
      I1 => Q(1),
      I2 => ram_reg_0_5,
      I3 => grp_depthwise_conv2d_fix_1_fu_447_input_r_address0(0),
      I4 => MemBank_B_address01,
      I5 => ram_reg_0,
      O => \ap_CS_fsm_reg[5]_14\
    );
\ram_reg_0_i_95__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_fu_471_input_r_address1(13),
      I1 => Q(1),
      O => \^ap_cs_fsm_reg[5]_3\
    );
\ram_reg_2_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAEA0000AAEA"
    )
        port map (
      I0 => ram_reg_2,
      I1 => Q(1),
      I2 => grp_depthwise_conv2d_fix_fu_471_output_r_ce0,
      I3 => \icmp_ln24_reg_1407_pp0_iter1_reg_reg_n_5_[0]\,
      I4 => ram_reg_2_0,
      I5 => ram_reg_2_1,
      O => WEA(1)
    );
\ram_reg_5_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAEA0000AAEA"
    )
        port map (
      I0 => ram_reg_2,
      I1 => Q(1),
      I2 => grp_depthwise_conv2d_fix_fu_471_output_r_ce0,
      I3 => \icmp_ln24_reg_1407_pp0_iter1_reg_reg_n_5_[0]\,
      I4 => ram_reg_2_0,
      I5 => ram_reg_2_1,
      O => \ap_CS_fsm_reg[5]_12\(0)
    );
\ram_reg_7_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAEA0000AAEA"
    )
        port map (
      I0 => ram_reg_2,
      I1 => Q(1),
      I2 => grp_depthwise_conv2d_fix_fu_471_output_r_ce0,
      I3 => \icmp_ln24_reg_1407_pp0_iter1_reg_reg_n_5_[0]\,
      I4 => ram_reg_2_0,
      I5 => ram_reg_2_1,
      O => \ap_CS_fsm_reg[5]_12\(1)
    );
\select_ln24_17_reg_1467_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_14870,
      D => select_ln24_19_fu_784_p3,
      Q => select_ln24_17_reg_1467_reg,
      R => '0'
    );
\select_ln24_23_reg_1542[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => p_shl13_cast_mid170_c_fu_832_p1(5),
      I1 => icmp_ln32_reg_1416,
      I2 => or_ln27_1_fu_1086_p3(0),
      I3 => \select_ln24_23_reg_1542[0]_i_2_n_5\,
      I4 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      I5 => select_ln24_23_reg_1542,
      O => \select_ln24_23_reg_1542[0]_i_1_n_5\
    );
\select_ln24_23_reg_1542[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage2,
      O => \select_ln24_23_reg_1542[0]_i_2_n_5\
    );
\select_ln24_23_reg_1542_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln24_23_reg_1542[0]_i_1_n_5\,
      Q => select_ln24_23_reg_1542,
      R => '0'
    );
\select_ln24_reg_1432[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => network_mul_mul_16s_13s_29_1_1_U7_n_37,
      I1 => select_ln32_reg_1624(0),
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      I4 => out_h_0_reg_300(0),
      O => select_ln24_fu_527_p3(0)
    );
\select_ln24_reg_1432[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => select_ln32_reg_1624(1),
      I1 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => out_h_0_reg_300(1),
      O => \select_ln24_reg_1432[1]_i_1_n_5\
    );
\select_ln24_reg_1432[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => select_ln32_reg_1624(2),
      I1 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => out_h_0_reg_300(2),
      O => \select_ln24_reg_1432[2]_i_1_n_5\
    );
\select_ln24_reg_1432[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => out_h_0_reg_300(3),
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      I3 => select_ln32_reg_1624(3),
      O => \select_ln24_reg_1432[3]_i_1_n_5\
    );
\select_ln24_reg_1432[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => icmp_ln24_fu_509_p2,
      I2 => network_mul_mul_16s_13s_29_1_1_U7_n_37,
      O => \select_ln24_reg_1432[4]_i_1_n_5\
    );
\select_ln24_reg_1432[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => out_h_0_reg_300(4),
      I1 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => select_ln32_reg_1624(4),
      O => \select_ln24_reg_1432[4]_i_2_n_5\
    );
\select_ln24_reg_1432_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln24_reg_14490,
      D => select_ln24_fu_527_p3(0),
      Q => select_ln24_reg_1432(0),
      R => '0'
    );
\select_ln24_reg_1432_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln24_reg_14490,
      D => \select_ln24_reg_1432[1]_i_1_n_5\,
      Q => select_ln24_reg_1432(1),
      R => \select_ln24_reg_1432[4]_i_1_n_5\
    );
\select_ln24_reg_1432_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln24_reg_14490,
      D => \select_ln24_reg_1432[2]_i_1_n_5\,
      Q => select_ln24_reg_1432(2),
      R => \select_ln24_reg_1432[4]_i_1_n_5\
    );
\select_ln24_reg_1432_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln24_reg_14490,
      D => \select_ln24_reg_1432[3]_i_1_n_5\,
      Q => select_ln24_reg_1432(3),
      R => \select_ln24_reg_1432[4]_i_1_n_5\
    );
\select_ln24_reg_1432_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln24_reg_14490,
      D => \select_ln24_reg_1432[4]_i_2_n_5\,
      Q => select_ln24_reg_1432(4),
      R => \select_ln24_reg_1432[4]_i_1_n_5\
    );
\select_ln27_reg_1382[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3033AAAA3F33AAAA"
    )
        port map (
      I0 => \select_ln27_reg_1382_reg_n_5_[0]\,
      I1 => or_ln27_1_fu_1086_p3(0),
      I2 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => select_ln24_23_reg_1542,
      O => \select_ln27_reg_1382[0]_i_1_n_5\
    );
\select_ln27_reg_1382[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCCAAAAC0CCAAAA"
    )
        port map (
      I0 => \select_ln27_reg_1382_reg_n_5_[1]\,
      I1 => or_ln27_1_fu_1086_p3(0),
      I2 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => select_ln24_23_reg_1542,
      O => \select_ln27_reg_1382[1]_i_1_n_5\
    );
\select_ln27_reg_1382_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln27_reg_1382[0]_i_1_n_5\,
      Q => \select_ln27_reg_1382_reg_n_5_[0]\,
      R => '0'
    );
\select_ln27_reg_1382_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln27_reg_1382[1]_i_1_n_5\,
      Q => \select_ln27_reg_1382_reg_n_5_[1]\,
      R => '0'
    );
\select_ln32_15_reg_1659[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => icmp_ln32_reg_1416,
      I1 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage4,
      O => select_ln32_15_reg_1659
    );
\select_ln32_15_reg_1659[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage4,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      O => reg_339210_out
    );
\select_ln32_15_reg_1659_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => reg_339210_out,
      D => add_ln32_3_reg_1577(0),
      Q => \select_ln32_15_reg_1659_reg_n_5_[0]\,
      S => select_ln32_15_reg_1659
    );
\select_ln32_15_reg_1659_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_339210_out,
      D => add_ln32_3_reg_1577(1),
      Q => \select_ln32_15_reg_1659_reg_n_5_[1]\,
      R => select_ln32_15_reg_1659
    );
\select_ln32_15_reg_1659_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_339210_out,
      D => add_ln32_3_reg_1577(2),
      Q => \select_ln32_15_reg_1659_reg_n_5_[2]\,
      R => select_ln32_15_reg_1659
    );
\select_ln32_15_reg_1659_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_339210_out,
      D => add_ln32_3_reg_1577(3),
      Q => \select_ln32_15_reg_1659_reg_n_5_[3]\,
      R => select_ln32_15_reg_1659
    );
\select_ln32_15_reg_1659_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_339210_out,
      D => add_ln32_3_reg_1577(4),
      Q => \select_ln32_15_reg_1659_reg_n_5_[4]\,
      R => select_ln32_15_reg_1659
    );
\select_ln32_15_reg_1659_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_339210_out,
      D => add_ln32_3_reg_1577(5),
      Q => \select_ln32_15_reg_1659_reg_n_5_[5]\,
      R => select_ln32_15_reg_1659
    );
\select_ln32_15_reg_1659_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_339210_out,
      D => add_ln32_3_reg_1577(6),
      Q => \select_ln32_15_reg_1659_reg_n_5_[6]\,
      R => select_ln32_15_reg_1659
    );
\select_ln32_15_reg_1659_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_339210_out,
      D => add_ln32_3_reg_1577(7),
      Q => \select_ln32_15_reg_1659_reg_n_5_[7]\,
      R => select_ln32_15_reg_1659
    );
\select_ln32_15_reg_1659_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_339210_out,
      D => add_ln32_3_reg_1577(8),
      Q => \select_ln32_15_reg_1659_reg_n_5_[8]\,
      R => select_ln32_15_reg_1659
    );
\select_ln32_15_reg_1659_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_339210_out,
      D => add_ln32_3_reg_1577(9),
      Q => \select_ln32_15_reg_1659_reg_n_5_[9]\,
      R => select_ln32_15_reg_1659
    );
\select_ln32_reg_1624[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_655_p1(5),
      I1 => and_ln24_reg_1449,
      I2 => select_ln24_reg_1432(0),
      O => select_ln32_fu_1106_p3(0)
    );
\select_ln32_reg_1624[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_655_p1(6),
      I1 => and_ln24_reg_1449,
      I2 => select_ln24_reg_1432(1),
      O => select_ln32_fu_1106_p3(1)
    );
\select_ln32_reg_1624[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_655_p1(7),
      I1 => and_ln24_reg_1449,
      I2 => select_ln24_reg_1432(2),
      O => select_ln32_fu_1106_p3(2)
    );
\select_ln32_reg_1624[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_655_p1(8),
      I1 => and_ln24_reg_1449,
      I2 => select_ln24_reg_1432(3),
      O => select_ln32_fu_1106_p3(3)
    );
\select_ln32_reg_1624[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_655_p1(9),
      I1 => and_ln24_reg_1449,
      I2 => select_ln24_reg_1432(4),
      O => select_ln32_fu_1106_p3(4)
    );
\select_ln32_reg_1624_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_339210_out,
      D => select_ln32_fu_1106_p3(0),
      Q => select_ln32_reg_1624(0),
      R => '0'
    );
\select_ln32_reg_1624_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_339210_out,
      D => select_ln32_fu_1106_p3(1),
      Q => select_ln32_reg_1624(1),
      R => '0'
    );
\select_ln32_reg_1624_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_339210_out,
      D => select_ln32_fu_1106_p3(2),
      Q => select_ln32_reg_1624(2),
      R => '0'
    );
\select_ln32_reg_1624_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_339210_out,
      D => select_ln32_fu_1106_p3(3),
      Q => select_ln32_reg_1624(3),
      R => '0'
    );
\select_ln32_reg_1624_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_339210_out,
      D => select_ln32_fu_1106_p3(4),
      Q => select_ln32_reg_1624(4),
      R => '0'
    );
\tmp10_0_0_mid2_reg_1493[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_655_p1(5),
      I1 => and_ln24_reg_1449,
      I2 => \tmp10_0_0_reg_1387_reg_n_5_[1]\,
      I3 => icmp_ln32_reg_1416,
      O => tmp10_0_0_mid2_fu_676_p3(1)
    );
\tmp10_0_0_mid2_reg_1493[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60606F60"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_655_p1(5),
      I1 => p_shl19_cast_mid1_fu_655_p1(6),
      I2 => and_ln24_reg_1449,
      I3 => \tmp10_0_0_reg_1387_reg_n_5_[2]\,
      I4 => icmp_ln32_reg_1416,
      O => tmp10_0_0_mid2_fu_676_p3(2)
    );
\tmp10_0_0_mid2_reg_1493[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5600560056FF5600"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_655_p1(7),
      I1 => p_shl19_cast_mid1_fu_655_p1(6),
      I2 => p_shl19_cast_mid1_fu_655_p1(5),
      I3 => and_ln24_reg_1449,
      I4 => \tmp10_0_0_reg_1387_reg_n_5_[3]\,
      I5 => icmp_ln32_reg_1416,
      O => tmp10_0_0_mid2_fu_676_p3(3)
    );
\tmp10_0_0_mid2_reg_1493[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90909F90"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_655_p1(8),
      I1 => \tmp10_0_0_mid2_reg_1493[4]_i_2_n_5\,
      I2 => and_ln24_reg_1449,
      I3 => \tmp10_0_0_reg_1387_reg_n_5_[4]\,
      I4 => icmp_ln32_reg_1416,
      O => tmp10_0_0_mid2_fu_676_p3(4)
    );
\tmp10_0_0_mid2_reg_1493[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_655_p1(6),
      I1 => p_shl19_cast_mid1_fu_655_p1(5),
      I2 => p_shl19_cast_mid1_fu_655_p1(7),
      O => \tmp10_0_0_mid2_reg_1493[4]_i_2_n_5\
    );
\tmp10_0_0_mid2_reg_1493[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6900690069FF6900"
    )
        port map (
      I0 => \tmp10_0_0_mid2_reg_1493[5]_i_2_n_5\,
      I1 => p_shl19_cast_mid1_fu_655_p1(9),
      I2 => p_shl19_cast_mid1_fu_655_p1(5),
      I3 => and_ln24_reg_1449,
      I4 => \tmp10_0_0_reg_1387_reg_n_5_[5]\,
      I5 => icmp_ln32_reg_1416,
      O => tmp10_0_0_mid2_fu_676_p3(5)
    );
\tmp10_0_0_mid2_reg_1493[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_655_p1(7),
      I1 => p_shl19_cast_mid1_fu_655_p1(5),
      I2 => p_shl19_cast_mid1_fu_655_p1(6),
      I3 => p_shl19_cast_mid1_fu_655_p1(8),
      O => \tmp10_0_0_mid2_reg_1493[5]_i_2_n_5\
    );
\tmp10_0_0_mid2_reg_1493[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90909F90"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_655_p1(6),
      I1 => \tmp10_0_0_mid2_reg_1493[6]_i_2_n_5\,
      I2 => and_ln24_reg_1449,
      I3 => \tmp10_0_0_reg_1387_reg_n_5_[6]\,
      I4 => icmp_ln32_reg_1416,
      O => tmp10_0_0_mid2_fu_676_p3(6)
    );
\tmp10_0_0_mid2_reg_1493[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50505051"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_655_p1(9),
      I1 => p_shl19_cast_mid1_fu_655_p1(7),
      I2 => p_shl19_cast_mid1_fu_655_p1(5),
      I3 => p_shl19_cast_mid1_fu_655_p1(6),
      I4 => p_shl19_cast_mid1_fu_655_p1(8),
      O => \tmp10_0_0_mid2_reg_1493[6]_i_2_n_5\
    );
\tmp10_0_0_mid2_reg_1493[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60606F60"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_655_p1(7),
      I1 => \tmp10_0_0_mid2_reg_1493[7]_i_2_n_5\,
      I2 => and_ln24_reg_1449,
      I3 => \tmp10_0_0_reg_1387_reg_n_5_[7]\,
      I4 => icmp_ln32_reg_1416,
      O => tmp10_0_0_mid2_fu_676_p3(7)
    );
\tmp10_0_0_mid2_reg_1493[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33330302"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_655_p1(8),
      I1 => p_shl19_cast_mid1_fu_655_p1(6),
      I2 => p_shl19_cast_mid1_fu_655_p1(5),
      I3 => p_shl19_cast_mid1_fu_655_p1(7),
      I4 => p_shl19_cast_mid1_fu_655_p1(9),
      O => \tmp10_0_0_mid2_reg_1493[7]_i_2_n_5\
    );
\tmp10_0_0_mid2_reg_1493[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60606F60"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_655_p1(8),
      I1 => \tmp10_0_0_mid2_reg_1493[9]_i_2_n_5\,
      I2 => and_ln24_reg_1449,
      I3 => \tmp10_0_0_reg_1387_reg_n_5_[8]\,
      I4 => icmp_ln32_reg_1416,
      O => tmp10_0_0_mid2_fu_676_p3(8)
    );
\tmp10_0_0_mid2_reg_1493[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D000FFD0D00000"
    )
        port map (
      I0 => \tmp10_0_0_mid2_reg_1493[9]_i_2_n_5\,
      I1 => p_shl19_cast_mid1_fu_655_p1(8),
      I2 => p_shl19_cast_mid1_fu_655_p1(9),
      I3 => icmp_ln32_reg_1416,
      I4 => and_ln24_reg_1449,
      I5 => \tmp10_0_0_reg_1387_reg_n_5_[9]\,
      O => tmp10_0_0_mid2_fu_676_p3(9)
    );
\tmp10_0_0_mid2_reg_1493[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B0A"
    )
        port map (
      I0 => p_shl19_cast_mid1_fu_655_p1(9),
      I1 => p_shl19_cast_mid1_fu_655_p1(5),
      I2 => p_shl19_cast_mid1_fu_655_p1(6),
      I3 => p_shl19_cast_mid1_fu_655_p1(8),
      I4 => p_shl19_cast_mid1_fu_655_p1(7),
      O => \tmp10_0_0_mid2_reg_1493[9]_i_2_n_5\
    );
\tmp10_0_0_mid2_reg_1493_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_14870,
      D => tmp10_0_0_mid2_fu_676_p3(1),
      Q => tmp10_0_0_mid2_reg_1493_reg(0),
      R => '0'
    );
\tmp10_0_0_mid2_reg_1493_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_14870,
      D => tmp10_0_0_mid2_fu_676_p3(2),
      Q => tmp10_0_0_mid2_reg_1493_reg(1),
      R => '0'
    );
\tmp10_0_0_mid2_reg_1493_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_14870,
      D => tmp10_0_0_mid2_fu_676_p3(3),
      Q => tmp10_0_0_mid2_reg_1493_reg(2),
      R => '0'
    );
\tmp10_0_0_mid2_reg_1493_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_14870,
      D => tmp10_0_0_mid2_fu_676_p3(4),
      Q => tmp10_0_0_mid2_reg_1493_reg(3),
      R => '0'
    );
\tmp10_0_0_mid2_reg_1493_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_14870,
      D => tmp10_0_0_mid2_fu_676_p3(5),
      Q => tmp10_0_0_mid2_reg_1493_reg(4),
      R => '0'
    );
\tmp10_0_0_mid2_reg_1493_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_14870,
      D => tmp10_0_0_mid2_fu_676_p3(6),
      Q => tmp10_0_0_mid2_reg_1493_reg(5),
      R => '0'
    );
\tmp10_0_0_mid2_reg_1493_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_14870,
      D => tmp10_0_0_mid2_fu_676_p3(7),
      Q => tmp10_0_0_mid2_reg_1493_reg(6),
      R => '0'
    );
\tmp10_0_0_mid2_reg_1493_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_14870,
      D => tmp10_0_0_mid2_fu_676_p3(8),
      Q => tmp10_0_0_mid2_reg_1493_reg(7),
      R => '0'
    );
\tmp10_0_0_mid2_reg_1493_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_14870,
      D => tmp10_0_0_mid2_fu_676_p3(9),
      Q => tmp10_0_0_mid2_reg_1493_reg(8),
      R => '0'
    );
\tmp10_0_0_reg_1387[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => select_ln32_reg_1624(0),
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      I3 => out_h_0_reg_300(0),
      O => ap_phi_mux_out_h_0_phi_fu_304_p4(0)
    );
\tmp10_0_0_reg_1387[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555533C3A5A533C3"
    )
        port map (
      I0 => out_h_0_reg_300(2),
      I1 => select_ln32_reg_1624(2),
      I2 => \tmp10_1_0_reg_1392[1]_i_1_n_5\,
      I3 => select_ln32_reg_1624(1),
      I4 => network_mul_mul_16s_13s_29_1_1_U7_n_38,
      I5 => out_h_0_reg_300(1),
      O => tmp10_0_0_fu_399_p2(3)
    );
\tmp10_0_0_reg_1387[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4747474747B84747"
    )
        port map (
      I0 => out_h_0_reg_300(3),
      I1 => network_mul_mul_16s_13s_29_1_1_U7_n_38,
      I2 => select_ln32_reg_1624(3),
      I3 => \select_ln24_reg_1432[1]_i_1_n_5\,
      I4 => \tmp10_1_0_reg_1392[1]_i_1_n_5\,
      I5 => \select_ln24_reg_1432[2]_i_1_n_5\,
      O => \tmp10_0_0_reg_1387[4]_i_1_n_5\
    );
\tmp10_0_0_reg_1387[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A6A5A5A"
    )
        port map (
      I0 => \select_ln24_reg_1432[4]_i_2_n_5\,
      I1 => \select_ln24_reg_1432[2]_i_1_n_5\,
      I2 => \tmp10_1_0_reg_1392[1]_i_1_n_5\,
      I3 => \select_ln24_reg_1432[1]_i_1_n_5\,
      I4 => tmp10_1_0_fu_435_p2(4),
      O => tmp10_0_0_fu_399_p2(5)
    );
\tmp10_0_0_reg_1387[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F383C"
    )
        port map (
      I0 => \select_ln24_reg_1432[2]_i_1_n_5\,
      I1 => \tmp10_1_0_reg_1392[1]_i_1_n_5\,
      I2 => \select_ln24_reg_1432[1]_i_1_n_5\,
      I3 => tmp10_1_0_fu_435_p2(4),
      I4 => \select_ln24_reg_1432[4]_i_2_n_5\,
      O => \tmp10_0_0_reg_1387[6]_i_1_n_5\
    );
\tmp10_0_0_reg_1387[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F50B0A"
    )
        port map (
      I0 => \select_ln24_reg_1432[4]_i_2_n_5\,
      I1 => tmp10_1_0_fu_435_p2(4),
      I2 => \select_ln24_reg_1432[1]_i_1_n_5\,
      I3 => \tmp10_1_0_reg_1392[1]_i_1_n_5\,
      I4 => \select_ln24_reg_1432[2]_i_1_n_5\,
      O => tmp10_0_0_fu_399_p2(7)
    );
\tmp10_0_0_reg_1387[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05FA00FB"
    )
        port map (
      I0 => \select_ln24_reg_1432[2]_i_1_n_5\,
      I1 => \tmp10_1_0_reg_1392[1]_i_1_n_5\,
      I2 => \select_ln24_reg_1432[1]_i_1_n_5\,
      I3 => tmp10_1_0_fu_435_p2(4),
      I4 => \select_ln24_reg_1432[4]_i_2_n_5\,
      O => \tmp10_0_0_reg_1387[8]_i_1_n_5\
    );
\tmp10_0_0_reg_1387[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCC4"
    )
        port map (
      I0 => tmp10_1_0_fu_435_p2(4),
      I1 => \select_ln24_reg_1432[4]_i_2_n_5\,
      I2 => \select_ln24_reg_1432[1]_i_1_n_5\,
      I3 => \select_ln24_reg_1432[2]_i_1_n_5\,
      O => tmp10_0_0_fu_399_p2(9)
    );
\tmp10_0_0_reg_1387_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_phi_mux_out_h_0_phi_fu_304_p4(0),
      Q => \tmp10_0_0_reg_1387_reg_n_5_[1]\,
      R => '0'
    );
\tmp10_0_0_reg_1387_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \out_h_reg_1459[1]_i_1_n_5\,
      Q => \tmp10_0_0_reg_1387_reg_n_5_[2]\,
      R => '0'
    );
\tmp10_0_0_reg_1387_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp10_0_0_fu_399_p2(3),
      Q => \tmp10_0_0_reg_1387_reg_n_5_[3]\,
      R => '0'
    );
\tmp10_0_0_reg_1387_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \tmp10_0_0_reg_1387[4]_i_1_n_5\,
      Q => \tmp10_0_0_reg_1387_reg_n_5_[4]\,
      R => '0'
    );
\tmp10_0_0_reg_1387_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp10_0_0_fu_399_p2(5),
      Q => \tmp10_0_0_reg_1387_reg_n_5_[5]\,
      R => '0'
    );
\tmp10_0_0_reg_1387_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \tmp10_0_0_reg_1387[6]_i_1_n_5\,
      Q => \tmp10_0_0_reg_1387_reg_n_5_[6]\,
      R => '0'
    );
\tmp10_0_0_reg_1387_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp10_0_0_fu_399_p2(7),
      Q => \tmp10_0_0_reg_1387_reg_n_5_[7]\,
      R => '0'
    );
\tmp10_0_0_reg_1387_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \tmp10_0_0_reg_1387[8]_i_1_n_5\,
      Q => \tmp10_0_0_reg_1387_reg_n_5_[8]\,
      R => '0'
    );
\tmp10_0_0_reg_1387_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp10_0_0_fu_399_p2(9),
      Q => \tmp10_0_0_reg_1387_reg_n_5_[9]\,
      R => '0'
    );
\tmp10_1_0_mid2_reg_1498[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln24_reg_1432(0),
      I1 => and_ln24_reg_1449,
      I2 => tmp10_1_0_reg_1392_reg(0),
      O => tmp10_1_0_mid2_fu_718_p3(1)
    );
\tmp10_1_0_mid2_reg_1498[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => select_ln24_reg_1432(0),
      I1 => select_ln24_reg_1432(1),
      I2 => and_ln24_reg_1449,
      I3 => tmp10_1_0_reg_1392_reg(1),
      O => tmp10_1_0_mid2_fu_718_p3(2)
    );
\tmp10_1_0_mid2_reg_1498[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"93FF9300"
    )
        port map (
      I0 => select_ln24_reg_1432(0),
      I1 => select_ln24_reg_1432(2),
      I2 => select_ln24_reg_1432(1),
      I3 => and_ln24_reg_1449,
      I4 => tmp10_1_0_reg_1392_reg(2),
      O => tmp10_1_0_mid2_fu_718_p3(3)
    );
\tmp10_1_0_mid2_reg_1498[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555FFFF95550000"
    )
        port map (
      I0 => select_ln24_reg_1432(3),
      I1 => select_ln24_reg_1432(1),
      I2 => select_ln24_reg_1432(0),
      I3 => select_ln24_reg_1432(2),
      I4 => and_ln24_reg_1449,
      I5 => tmp10_1_0_reg_1392_reg(3),
      O => tmp10_1_0_mid2_fu_718_p3(4)
    );
\tmp10_1_0_mid2_reg_1498[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A565FFFFA5650000"
    )
        port map (
      I0 => select_ln24_reg_1432(4),
      I1 => select_ln24_reg_1432(1),
      I2 => select_ln24_reg_1432(0),
      I3 => \tmp10_1_0_mid2_reg_1498[5]_i_2_n_5\,
      I4 => and_ln24_reg_1449,
      I5 => tmp10_1_0_reg_1392_reg(4),
      O => tmp10_1_0_mid2_fu_718_p3(5)
    );
\tmp10_1_0_mid2_reg_1498[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => select_ln24_reg_1432(2),
      I1 => select_ln24_reg_1432(3),
      O => \tmp10_1_0_mid2_reg_1498[5]_i_2_n_5\
    );
\tmp10_1_0_mid2_reg_1498[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => select_ln24_reg_1432(1),
      I1 => \tmp10_1_0_mid2_reg_1498[8]_i_2_n_5\,
      I2 => and_ln24_reg_1449,
      I3 => tmp10_1_0_reg_1392_reg(5),
      O => tmp10_1_0_mid2_fu_718_p3(6)
    );
\tmp10_1_0_mid2_reg_1498[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6FFA600"
    )
        port map (
      I0 => select_ln24_reg_1432(2),
      I1 => select_ln24_reg_1432(1),
      I2 => \tmp10_1_0_mid2_reg_1498[8]_i_2_n_5\,
      I3 => and_ln24_reg_1449,
      I4 => tmp10_1_0_reg_1392_reg(6),
      O => tmp10_1_0_mid2_fu_718_p3(7)
    );
\tmp10_1_0_mid2_reg_1498[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAFFFF9AAA0000"
    )
        port map (
      I0 => select_ln24_reg_1432(3),
      I1 => \tmp10_1_0_mid2_reg_1498[8]_i_2_n_5\,
      I2 => select_ln24_reg_1432(1),
      I3 => select_ln24_reg_1432(2),
      I4 => and_ln24_reg_1449,
      I5 => tmp10_1_0_reg_1392_reg(7),
      O => tmp10_1_0_mid2_fu_718_p3(8)
    );
\tmp10_1_0_mid2_reg_1498[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FFFD555"
    )
        port map (
      I0 => select_ln24_reg_1432(0),
      I1 => select_ln24_reg_1432(1),
      I2 => select_ln24_reg_1432(3),
      I3 => select_ln24_reg_1432(2),
      I4 => select_ln24_reg_1432(4),
      O => \tmp10_1_0_mid2_reg_1498[8]_i_2_n_5\
    );
\tmp10_1_0_mid2_reg_1498[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => icmp_ln32_reg_1416,
      I3 => and_ln24_reg_1449,
      O => \tmp10_1_0_mid2_reg_1498[9]_i_1_n_5\
    );
\tmp10_1_0_mid2_reg_1498[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      O => out_w_0_mid2_reg_14870
    );
\tmp10_1_0_mid2_reg_1498[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAFFFF2AAA0000"
    )
        port map (
      I0 => select_ln24_reg_1432(4),
      I1 => select_ln24_reg_1432(2),
      I2 => select_ln24_reg_1432(3),
      I3 => select_ln24_reg_1432(1),
      I4 => and_ln24_reg_1449,
      I5 => tmp10_1_0_reg_1392_reg(8),
      O => tmp10_1_0_mid2_fu_718_p3(9)
    );
\tmp10_1_0_mid2_reg_1498_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_14870,
      D => tmp10_1_0_mid2_fu_718_p3(1),
      Q => tmp10_1_0_mid2_reg_1498_reg(0),
      S => \tmp10_1_0_mid2_reg_1498[9]_i_1_n_5\
    );
\tmp10_1_0_mid2_reg_1498_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_14870,
      D => tmp10_1_0_mid2_fu_718_p3(2),
      Q => tmp10_1_0_mid2_reg_1498_reg(1),
      S => \tmp10_1_0_mid2_reg_1498[9]_i_1_n_5\
    );
\tmp10_1_0_mid2_reg_1498_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_14870,
      D => tmp10_1_0_mid2_fu_718_p3(3),
      Q => tmp10_1_0_mid2_reg_1498_reg(2),
      S => \tmp10_1_0_mid2_reg_1498[9]_i_1_n_5\
    );
\tmp10_1_0_mid2_reg_1498_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_14870,
      D => tmp10_1_0_mid2_fu_718_p3(4),
      Q => tmp10_1_0_mid2_reg_1498_reg(3),
      S => \tmp10_1_0_mid2_reg_1498[9]_i_1_n_5\
    );
\tmp10_1_0_mid2_reg_1498_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_14870,
      D => tmp10_1_0_mid2_fu_718_p3(5),
      Q => tmp10_1_0_mid2_reg_1498_reg(4),
      R => \tmp10_1_0_mid2_reg_1498[9]_i_1_n_5\
    );
\tmp10_1_0_mid2_reg_1498_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_14870,
      D => tmp10_1_0_mid2_fu_718_p3(6),
      Q => tmp10_1_0_mid2_reg_1498_reg(5),
      R => \tmp10_1_0_mid2_reg_1498[9]_i_1_n_5\
    );
\tmp10_1_0_mid2_reg_1498_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_14870,
      D => tmp10_1_0_mid2_fu_718_p3(7),
      Q => tmp10_1_0_mid2_reg_1498_reg(6),
      R => \tmp10_1_0_mid2_reg_1498[9]_i_1_n_5\
    );
\tmp10_1_0_mid2_reg_1498_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_14870,
      D => tmp10_1_0_mid2_fu_718_p3(8),
      Q => tmp10_1_0_mid2_reg_1498_reg(7),
      R => \tmp10_1_0_mid2_reg_1498[9]_i_1_n_5\
    );
\tmp10_1_0_mid2_reg_1498_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_14870,
      D => tmp10_1_0_mid2_fu_718_p3(9),
      Q => tmp10_1_0_mid2_reg_1498_reg(8),
      R => \tmp10_1_0_mid2_reg_1498[9]_i_1_n_5\
    );
\tmp10_1_0_reg_1392[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => out_h_0_reg_300(0),
      I1 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => select_ln32_reg_1624(0),
      O => \tmp10_1_0_reg_1392[1]_i_1_n_5\
    );
\tmp10_1_0_reg_1392[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"515D"
    )
        port map (
      I0 => out_h_0_reg_300(1),
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      I3 => select_ln32_reg_1624(1),
      O => tmp10_1_0_fu_435_p2(2)
    );
\tmp10_1_0_reg_1392[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"515D"
    )
        port map (
      I0 => out_h_0_reg_300(2),
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      I3 => select_ln32_reg_1624(2),
      O => tmp10_1_0_fu_435_p2(3)
    );
\tmp10_1_0_reg_1392[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => select_ln32_reg_1624(3),
      I1 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => out_h_0_reg_300(3),
      O => tmp10_1_0_fu_435_p2(4)
    );
\tmp10_1_0_reg_1392[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"478B74B8"
    )
        port map (
      I0 => out_h_0_reg_300(0),
      I1 => network_mul_mul_16s_13s_29_1_1_U7_n_38,
      I2 => select_ln32_reg_1624(0),
      I3 => out_h_0_reg_300(4),
      I4 => select_ln32_reg_1624(4),
      O => tmp10_1_0_fu_435_p2(5)
    );
\tmp10_1_0_reg_1392[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"73887788"
    )
        port map (
      I0 => \tmp10_1_0_reg_1392[1]_i_1_n_5\,
      I1 => \select_ln24_reg_1432[4]_i_2_n_5\,
      I2 => tmp10_1_0_fu_435_p2(4),
      I3 => \select_ln24_reg_1432[1]_i_1_n_5\,
      I4 => \select_ln24_reg_1432[2]_i_1_n_5\,
      O => \tmp10_1_0_reg_1392[6]_i_1_n_5\
    );
\tmp10_1_0_reg_1392[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B494F0F0"
    )
        port map (
      I0 => \select_ln24_reg_1432[1]_i_1_n_5\,
      I1 => \tmp10_1_0_reg_1392[1]_i_1_n_5\,
      I2 => \select_ln24_reg_1432[2]_i_1_n_5\,
      I3 => tmp10_1_0_fu_435_p2(4),
      I4 => \select_ln24_reg_1432[4]_i_2_n_5\,
      O => \tmp10_1_0_reg_1392[7]_i_1_n_5\
    );
\tmp10_1_0_reg_1392[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33133933"
    )
        port map (
      I0 => \select_ln24_reg_1432[4]_i_2_n_5\,
      I1 => tmp10_1_0_fu_435_p2(4),
      I2 => \select_ln24_reg_1432[2]_i_1_n_5\,
      I3 => \tmp10_1_0_reg_1392[1]_i_1_n_5\,
      I4 => \select_ln24_reg_1432[1]_i_1_n_5\,
      O => \tmp10_1_0_reg_1392[8]_i_1_n_5\
    );
\tmp10_1_0_reg_1392[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFF70000"
    )
        port map (
      I0 => \select_ln24_reg_1432[2]_i_1_n_5\,
      I1 => \select_ln24_reg_1432[1]_i_1_n_5\,
      I2 => tmp10_1_0_fu_435_p2(4),
      I3 => \tmp10_1_0_reg_1392[1]_i_1_n_5\,
      I4 => \select_ln24_reg_1432[4]_i_2_n_5\,
      O => tmp10_1_0_fu_435_p2(9)
    );
\tmp10_1_0_reg_1392_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \tmp10_1_0_reg_1392[1]_i_1_n_5\,
      Q => tmp10_1_0_reg_1392_reg(0),
      R => '0'
    );
\tmp10_1_0_reg_1392_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp10_1_0_fu_435_p2(2),
      Q => tmp10_1_0_reg_1392_reg(1),
      R => '0'
    );
\tmp10_1_0_reg_1392_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp10_1_0_fu_435_p2(3),
      Q => tmp10_1_0_reg_1392_reg(2),
      R => '0'
    );
\tmp10_1_0_reg_1392_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp10_1_0_fu_435_p2(4),
      Q => tmp10_1_0_reg_1392_reg(3),
      R => '0'
    );
\tmp10_1_0_reg_1392_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp10_1_0_fu_435_p2(5),
      Q => tmp10_1_0_reg_1392_reg(4),
      R => '0'
    );
\tmp10_1_0_reg_1392_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \tmp10_1_0_reg_1392[6]_i_1_n_5\,
      Q => tmp10_1_0_reg_1392_reg(5),
      R => '0'
    );
\tmp10_1_0_reg_1392_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \tmp10_1_0_reg_1392[7]_i_1_n_5\,
      Q => tmp10_1_0_reg_1392_reg(6),
      R => '0'
    );
\tmp10_1_0_reg_1392_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \tmp10_1_0_reg_1392[8]_i_1_n_5\,
      Q => tmp10_1_0_reg_1392_reg(7),
      R => '0'
    );
\tmp10_1_0_reg_1392_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp10_1_0_fu_435_p2(9),
      Q => tmp10_1_0_reg_1392_reg(8),
      R => '0'
    );
\tmp10_2_0_mid2_reg_1592[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => select_ln24_reg_1432(0),
      I1 => and_ln24_reg_1449,
      I2 => \tmp10_0_0_reg_1387_reg_n_5_[1]\,
      O => tmp10_2_0_mid2_fu_1022_p3(1)
    );
\tmp10_2_0_mid2_reg_1592[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln24_reg_1432(1),
      I1 => and_ln24_reg_1449,
      I2 => tmp10_2_0_reg_1397_reg(1),
      O => tmp10_2_0_mid2_fu_1022_p3(2)
    );
\tmp10_2_0_mid2_reg_1592[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => select_ln24_reg_1432(2),
      I1 => select_ln24_reg_1432(1),
      I2 => and_ln24_reg_1449,
      I3 => tmp10_2_0_reg_1397_reg(2),
      O => tmp10_2_0_mid2_fu_1022_p3(3)
    );
\tmp10_2_0_mid2_reg_1592[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9595FF00"
    )
        port map (
      I0 => select_ln24_reg_1432(3),
      I1 => select_ln24_reg_1432(2),
      I2 => select_ln24_reg_1432(1),
      I3 => tmp10_2_0_reg_1397_reg(3),
      I4 => and_ln24_reg_1449,
      O => tmp10_2_0_mid2_fu_1022_p3(4)
    );
\tmp10_2_0_mid2_reg_1592[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96FF9600"
    )
        port map (
      I0 => select_ln24_reg_1432(0),
      I1 => \tmp10_2_0_mid2_reg_1592[5]_i_2_n_5\,
      I2 => select_ln24_reg_1432(4),
      I3 => and_ln24_reg_1449,
      I4 => tmp10_2_0_reg_1397_reg(4),
      O => tmp10_2_0_mid2_fu_1022_p3(5)
    );
\tmp10_2_0_mid2_reg_1592[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => select_ln24_reg_1432(1),
      I1 => select_ln24_reg_1432(3),
      I2 => select_ln24_reg_1432(2),
      O => \tmp10_2_0_mid2_reg_1592[5]_i_2_n_5\
    );
\tmp10_2_0_mid2_reg_1592[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96FF9600"
    )
        port map (
      I0 => select_ln24_reg_1432(1),
      I1 => select_ln24_reg_1432(0),
      I2 => \tmp10_2_0_mid2_reg_1592[6]_i_2_n_5\,
      I3 => and_ln24_reg_1449,
      I4 => tmp10_2_0_reg_1397_reg(5),
      O => tmp10_2_0_mid2_fu_1022_p3(6)
    );
\tmp10_2_0_mid2_reg_1592[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20009555"
    )
        port map (
      I0 => select_ln24_reg_1432(4),
      I1 => select_ln24_reg_1432(1),
      I2 => select_ln24_reg_1432(3),
      I3 => select_ln24_reg_1432(2),
      I4 => select_ln24_reg_1432(0),
      O => \tmp10_2_0_mid2_reg_1592[6]_i_2_n_5\
    );
\tmp10_2_0_mid2_reg_1592[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11EFFFFE11E0000"
    )
        port map (
      I0 => select_ln24_reg_1432(0),
      I1 => select_ln24_reg_1432(1),
      I2 => select_ln24_reg_1432(2),
      I3 => \tmp10_2_0_mid2_reg_1592[7]_i_2_n_5\,
      I4 => and_ln24_reg_1449,
      I5 => tmp10_2_0_reg_1397_reg(6),
      O => tmp10_2_0_mid2_fu_1022_p3(7)
    );
\tmp10_2_0_mid2_reg_1592[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"152A40AA"
    )
        port map (
      I0 => select_ln24_reg_1432(0),
      I1 => select_ln24_reg_1432(2),
      I2 => select_ln24_reg_1432(3),
      I3 => select_ln24_reg_1432(1),
      I4 => select_ln24_reg_1432(4),
      O => \tmp10_2_0_mid2_reg_1592[7]_i_2_n_5\
    );
\tmp10_2_0_mid2_reg_1592[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp10_2_0_mid2_reg_1592[8]_i_2_n_5\,
      I1 => and_ln24_reg_1449,
      I2 => tmp10_2_0_reg_1397_reg(7),
      O => tmp10_2_0_mid2_fu_1022_p3(8)
    );
\tmp10_2_0_mid2_reg_1592[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57807F88"
    )
        port map (
      I0 => select_ln24_reg_1432(2),
      I1 => select_ln24_reg_1432(1),
      I2 => select_ln24_reg_1432(0),
      I3 => select_ln24_reg_1432(3),
      I4 => select_ln24_reg_1432(4),
      O => \tmp10_2_0_mid2_reg_1592[8]_i_2_n_5\
    );
\tmp10_2_0_mid2_reg_1592[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => icmp_ln32_reg_1416,
      I3 => and_ln24_reg_1449,
      O => \tmp10_2_0_mid2_reg_1592[9]_i_1_n_5\
    );
\tmp10_2_0_mid2_reg_1592[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      O => p_11_in
    );
\tmp10_2_0_mid2_reg_1592[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp10_2_0_mid2_reg_1592[9]_i_4_n_5\,
      I1 => and_ln24_reg_1449,
      I2 => tmp10_2_0_reg_1397_reg(8),
      O => tmp10_2_0_mid2_fu_1022_p3(9)
    );
\tmp10_2_0_mid2_reg_1592[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57FF8000"
    )
        port map (
      I0 => select_ln24_reg_1432(3),
      I1 => select_ln24_reg_1432(0),
      I2 => select_ln24_reg_1432(1),
      I3 => select_ln24_reg_1432(2),
      I4 => select_ln24_reg_1432(4),
      O => \tmp10_2_0_mid2_reg_1592[9]_i_4_n_5\
    );
\tmp10_2_0_mid2_reg_1592_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => tmp10_2_0_mid2_fu_1022_p3(1),
      Q => tmp10_2_0_mid2_reg_1592(1),
      R => \tmp10_2_0_mid2_reg_1592[9]_i_1_n_5\
    );
\tmp10_2_0_mid2_reg_1592_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => tmp10_2_0_mid2_fu_1022_p3(2),
      Q => tmp10_2_0_mid2_reg_1592(2),
      S => \tmp10_2_0_mid2_reg_1592[9]_i_1_n_5\
    );
\tmp10_2_0_mid2_reg_1592_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => tmp10_2_0_mid2_fu_1022_p3(3),
      Q => tmp10_2_0_mid2_reg_1592(3),
      S => \tmp10_2_0_mid2_reg_1592[9]_i_1_n_5\
    );
\tmp10_2_0_mid2_reg_1592_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => tmp10_2_0_mid2_fu_1022_p3(4),
      Q => tmp10_2_0_mid2_reg_1592(4),
      S => \tmp10_2_0_mid2_reg_1592[9]_i_1_n_5\
    );
\tmp10_2_0_mid2_reg_1592_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => tmp10_2_0_mid2_fu_1022_p3(5),
      Q => tmp10_2_0_mid2_reg_1592(5),
      S => \tmp10_2_0_mid2_reg_1592[9]_i_1_n_5\
    );
\tmp10_2_0_mid2_reg_1592_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => tmp10_2_0_mid2_fu_1022_p3(6),
      Q => tmp10_2_0_mid2_reg_1592(6),
      R => \tmp10_2_0_mid2_reg_1592[9]_i_1_n_5\
    );
\tmp10_2_0_mid2_reg_1592_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => tmp10_2_0_mid2_fu_1022_p3(7),
      Q => tmp10_2_0_mid2_reg_1592(7),
      R => \tmp10_2_0_mid2_reg_1592[9]_i_1_n_5\
    );
\tmp10_2_0_mid2_reg_1592_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => tmp10_2_0_mid2_fu_1022_p3(8),
      Q => tmp10_2_0_mid2_reg_1592(8),
      R => \tmp10_2_0_mid2_reg_1592[9]_i_1_n_5\
    );
\tmp10_2_0_mid2_reg_1592_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => tmp10_2_0_mid2_fu_1022_p3(9),
      Q => tmp10_2_0_mid2_reg_1592(9),
      R => \tmp10_2_0_mid2_reg_1592[9]_i_1_n_5\
    );
\tmp10_2_0_reg_1397[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88B7447"
    )
        port map (
      I0 => out_h_0_reg_300(0),
      I1 => network_mul_mul_16s_13s_29_1_1_U7_n_38,
      I2 => select_ln32_reg_1624(0),
      I3 => select_ln32_reg_1624(1),
      I4 => out_h_0_reg_300(1),
      O => p_0_in(1)
    );
\tmp10_2_0_reg_1397[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8338BCC74FF47"
    )
        port map (
      I0 => out_h_0_reg_300(1),
      I1 => network_mul_mul_16s_13s_29_1_1_U7_n_38,
      I2 => select_ln32_reg_1624(1),
      I3 => \tmp10_1_0_reg_1392[1]_i_1_n_5\,
      I4 => select_ln32_reg_1624(2),
      I5 => out_h_0_reg_300(2),
      O => p_0_in(2)
    );
\tmp10_2_0_reg_1397[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404040BFBFBF40BF"
    )
        port map (
      I0 => \tmp10_1_0_reg_1392[1]_i_1_n_5\,
      I1 => \select_ln24_reg_1432[1]_i_1_n_5\,
      I2 => \select_ln24_reg_1432[2]_i_1_n_5\,
      I3 => select_ln32_reg_1624(3),
      I4 => network_mul_mul_16s_13s_29_1_1_U7_n_38,
      I5 => out_h_0_reg_300(3),
      O => p_0_in(3)
    );
\tmp10_2_0_reg_1397[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404A4F45B0BABFB"
    )
        port map (
      I0 => \out_h_reg_1459[4]_i_2_n_5\,
      I1 => select_ln32_reg_1624(0),
      I2 => network_mul_mul_16s_13s_29_1_1_U7_n_38,
      I3 => out_h_0_reg_300(0),
      I4 => out_h_0_reg_300(4),
      I5 => select_ln32_reg_1624(4),
      O => \tmp10_2_0_reg_1397[5]_i_1_n_5\
    );
\tmp10_2_0_reg_1397[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE113E11"
    )
        port map (
      I0 => \tmp10_1_0_reg_1392[1]_i_1_n_5\,
      I1 => \select_ln24_reg_1432[4]_i_2_n_5\,
      I2 => \select_ln24_reg_1432[2]_i_1_n_5\,
      I3 => \select_ln24_reg_1432[1]_i_1_n_5\,
      I4 => tmp10_1_0_fu_435_p2(4),
      O => \tmp10_2_0_reg_1397[6]_i_1_n_5\
    );
\tmp10_2_0_reg_1397[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0F0B07C"
    )
        port map (
      I0 => tmp10_1_0_fu_435_p2(4),
      I1 => \select_ln24_reg_1432[1]_i_1_n_5\,
      I2 => \select_ln24_reg_1432[2]_i_1_n_5\,
      I3 => \select_ln24_reg_1432[4]_i_2_n_5\,
      I4 => \tmp10_1_0_reg_1392[1]_i_1_n_5\,
      O => p_0_in(6)
    );
\tmp10_2_0_reg_1397[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05557555"
    )
        port map (
      I0 => tmp10_1_0_fu_435_p2(4),
      I1 => \tmp10_1_0_reg_1392[1]_i_1_n_5\,
      I2 => \select_ln24_reg_1432[2]_i_1_n_5\,
      I3 => \select_ln24_reg_1432[1]_i_1_n_5\,
      I4 => \select_ln24_reg_1432[4]_i_2_n_5\,
      O => p_0_in(7)
    );
\tmp10_2_0_reg_1397[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FB08"
    )
        port map (
      I0 => select_ln32_reg_1624(4),
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      I3 => out_h_0_reg_300(4),
      I4 => \out_h_reg_1459[4]_i_2_n_5\,
      O => p_0_in(8)
    );
\tmp10_2_0_reg_1397_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => p_0_in(1),
      Q => tmp10_2_0_reg_1397_reg(1),
      R => '0'
    );
\tmp10_2_0_reg_1397_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => p_0_in(2),
      Q => tmp10_2_0_reg_1397_reg(2),
      R => '0'
    );
\tmp10_2_0_reg_1397_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => p_0_in(3),
      Q => tmp10_2_0_reg_1397_reg(3),
      R => '0'
    );
\tmp10_2_0_reg_1397_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \tmp10_2_0_reg_1397[5]_i_1_n_5\,
      Q => tmp10_2_0_reg_1397_reg(4),
      R => '0'
    );
\tmp10_2_0_reg_1397_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \tmp10_2_0_reg_1397[6]_i_1_n_5\,
      Q => tmp10_2_0_reg_1397_reg(5),
      R => '0'
    );
\tmp10_2_0_reg_1397_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => p_0_in(6),
      Q => tmp10_2_0_reg_1397_reg(6),
      R => '0'
    );
\tmp10_2_0_reg_1397_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => p_0_in(7),
      Q => tmp10_2_0_reg_1397_reg(7),
      R => '0'
    );
\tmp10_2_0_reg_1397_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => p_0_in(8),
      Q => tmp10_2_0_reg_1397_reg(8),
      R => '0'
    );
\tmp12_reg_1402[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => select_ln24_23_reg_1542,
      I1 => or_ln27_1_fu_1086_p3(0),
      I2 => select_ln32_reg_1624(0),
      I3 => network_mul_mul_16s_13s_29_1_1_U7_n_38,
      I4 => out_h_0_reg_300(0),
      O => tmp11_fu_473_p2(0)
    );
\tmp12_reg_1402[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D002E33D1CCE2FF"
    )
        port map (
      I0 => select_ln24_23_reg_1542,
      I1 => network_mul_mul_16s_13s_29_1_1_U7_n_38,
      I2 => or_ln27_1_fu_1086_p3(0),
      I3 => \tmp10_1_0_reg_1392[1]_i_1_n_5\,
      I4 => select_ln32_reg_1624(1),
      I5 => out_h_0_reg_300(1),
      O => tmp12_fu_503_p2(3)
    );
\tmp12_reg_1402[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5565555555656565"
    )
        port map (
      I0 => \select_ln24_reg_1432[2]_i_1_n_5\,
      I1 => \select_ln24_reg_1432[1]_i_1_n_5\,
      I2 => \tmp10_1_0_reg_1392[1]_i_1_n_5\,
      I3 => or_ln27_1_fu_1086_p3(0),
      I4 => network_mul_mul_16s_13s_29_1_1_U7_n_38,
      I5 => select_ln24_23_reg_1542,
      O => tmp12_fu_503_p2(4)
    );
\tmp12_reg_1402[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE1100FF00FFBE41"
    )
        port map (
      I0 => \tmp12_reg_1402[8]_i_2_n_5\,
      I1 => \select_ln24_reg_1432[2]_i_1_n_5\,
      I2 => \select_ln24_reg_1432[1]_i_1_n_5\,
      I3 => \tmp12_reg_1402[9]_i_2_n_5\,
      I4 => data4,
      I5 => \tmp10_1_0_reg_1392[1]_i_1_n_5\,
      O => tmp12_fu_503_p2(5)
    );
\tmp12_reg_1402[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C02F3FD0"
    )
        port map (
      I0 => \tmp12_reg_1402[9]_i_3_n_5\,
      I1 => tmp11_fu_473_p2(0),
      I2 => \tmp12_reg_1402[9]_i_2_n_5\,
      I3 => \tmp12_reg_1402[8]_i_2_n_5\,
      I4 => \tmp12_reg_1402[9]_i_4_n_5\,
      O => tmp12_fu_503_p2(6)
    );
\tmp12_reg_1402[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA15C037AA558077"
    )
        port map (
      I0 => \tmp12_reg_1402[9]_i_4_n_5\,
      I1 => \tmp12_reg_1402[9]_i_2_n_5\,
      I2 => tmp11_fu_473_p2(0),
      I3 => \tmp12_reg_1402[9]_i_3_n_5\,
      I4 => \tmp12_reg_1402[8]_i_2_n_5\,
      I5 => \select_ln24_reg_1432[1]_i_1_n_5\,
      O => \tmp12_reg_1402[7]_i_1_n_5\
    );
\tmp12_reg_1402[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3326330433663344"
    )
        port map (
      I0 => \tmp12_reg_1402[9]_i_4_n_5\,
      I1 => \tmp12_reg_1402[9]_i_2_n_5\,
      I2 => tmp11_fu_473_p2(0),
      I3 => \tmp12_reg_1402[9]_i_3_n_5\,
      I4 => \tmp12_reg_1402[8]_i_2_n_5\,
      I5 => \select_ln24_reg_1432[1]_i_1_n_5\,
      O => \tmp12_reg_1402[8]_i_1_n_5\
    );
\tmp12_reg_1402[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5AAC3C3A5AACCCC"
    )
        port map (
      I0 => out_h_0_reg_300(1),
      I1 => select_ln32_reg_1624(1),
      I2 => \tmp10_1_0_reg_1392[1]_i_1_n_5\,
      I3 => or_ln27_1_fu_1086_p3(0),
      I4 => network_mul_mul_16s_13s_29_1_1_U7_n_38,
      I5 => select_ln24_23_reg_1542,
      O => \tmp12_reg_1402[8]_i_2_n_5\
    );
\tmp12_reg_1402[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FDF5"
    )
        port map (
      I0 => \tmp12_reg_1402[9]_i_2_n_5\,
      I1 => tmp11_fu_473_p2(0),
      I2 => \tmp12_reg_1402[9]_i_3_n_5\,
      I3 => \select_ln24_reg_1432[1]_i_1_n_5\,
      I4 => \tmp12_reg_1402[9]_i_4_n_5\,
      O => tmp12_fu_503_p2(9)
    );
\tmp12_reg_1402[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA999AAA9A"
    )
        port map (
      I0 => tmp10_1_0_fu_435_p2(4),
      I1 => \tmp12_reg_1402[9]_i_5_n_5\,
      I2 => select_ln24_23_reg_1542,
      I3 => network_mul_mul_16s_13s_29_1_1_U7_n_38,
      I4 => or_ln27_1_fu_1086_p3(0),
      I5 => \tmp10_1_0_reg_1392[1]_i_1_n_5\,
      O => \tmp12_reg_1402[9]_i_2_n_5\
    );
\tmp12_reg_1402[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA56A6AAAAAAAA"
    )
        port map (
      I0 => \select_ln24_reg_1432[2]_i_1_n_5\,
      I1 => select_ln24_23_reg_1542,
      I2 => network_mul_mul_16s_13s_29_1_1_U7_n_38,
      I3 => or_ln27_1_fu_1086_p3(0),
      I4 => \tmp10_1_0_reg_1392[1]_i_1_n_5\,
      I5 => \select_ln24_reg_1432[1]_i_1_n_5\,
      O => \tmp12_reg_1402[9]_i_3_n_5\
    );
\tmp12_reg_1402[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555A95955555555"
    )
        port map (
      I0 => \select_ln24_reg_1432[4]_i_2_n_5\,
      I1 => select_ln24_23_reg_1542,
      I2 => network_mul_mul_16s_13s_29_1_1_U7_n_38,
      I3 => or_ln27_1_fu_1086_p3(0),
      I4 => \tmp10_1_0_reg_1392[1]_i_1_n_5\,
      I5 => \out_h_reg_1459[4]_i_2_n_5\,
      O => \tmp12_reg_1402[9]_i_4_n_5\
    );
\tmp12_reg_1402[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F335FFF"
    )
        port map (
      I0 => out_h_0_reg_300(2),
      I1 => select_ln32_reg_1624(2),
      I2 => out_h_0_reg_300(1),
      I3 => network_mul_mul_16s_13s_29_1_1_U7_n_38,
      I4 => select_ln32_reg_1624(1),
      O => \tmp12_reg_1402[9]_i_5_n_5\
    );
\tmp12_reg_1402_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp11_fu_473_p2(0),
      Q => \tmp12_reg_1402_reg_n_5_[2]\,
      R => '0'
    );
\tmp12_reg_1402_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp12_fu_503_p2(3),
      Q => \tmp12_reg_1402_reg_n_5_[3]\,
      R => '0'
    );
\tmp12_reg_1402_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp12_fu_503_p2(4),
      Q => \tmp12_reg_1402_reg_n_5_[4]\,
      R => '0'
    );
\tmp12_reg_1402_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp12_fu_503_p2(5),
      Q => \tmp12_reg_1402_reg_n_5_[5]\,
      R => '0'
    );
\tmp12_reg_1402_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp12_fu_503_p2(6),
      Q => \tmp12_reg_1402_reg_n_5_[6]\,
      R => '0'
    );
\tmp12_reg_1402_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \tmp12_reg_1402[7]_i_1_n_5\,
      Q => \tmp12_reg_1402_reg_n_5_[7]\,
      R => '0'
    );
\tmp12_reg_1402_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \tmp12_reg_1402[8]_i_1_n_5\,
      Q => \tmp12_reg_1402_reg_n_5_[8]\,
      R => '0'
    );
\tmp12_reg_1402_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => tmp12_fu_503_p2(9),
      Q => \tmp12_reg_1402_reg_n_5_[9]\,
      R => '0'
    );
\trunc_ln48_1_reg_1604_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => network_mul_mul_16s_13s_29_1_1_U7_n_20,
      Q => trunc_ln48_1_reg_1604(0),
      R => '0'
    );
\trunc_ln48_1_reg_1604_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => network_mul_mul_16s_13s_29_1_1_U7_n_10,
      Q => trunc_ln48_1_reg_1604(10),
      R => '0'
    );
\trunc_ln48_1_reg_1604_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => network_mul_mul_16s_13s_29_1_1_U7_n_9,
      Q => trunc_ln48_1_reg_1604(11),
      R => '0'
    );
\trunc_ln48_1_reg_1604_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => network_mul_mul_16s_13s_29_1_1_U7_n_8,
      Q => trunc_ln48_1_reg_1604(12),
      R => '0'
    );
\trunc_ln48_1_reg_1604_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => network_mul_mul_16s_13s_29_1_1_U7_n_7,
      Q => trunc_ln48_1_reg_1604(13),
      R => '0'
    );
\trunc_ln48_1_reg_1604_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => network_mul_mul_16s_13s_29_1_1_U7_n_6,
      Q => trunc_ln48_1_reg_1604(14),
      R => '0'
    );
\trunc_ln48_1_reg_1604_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => network_mul_mul_16s_13s_29_1_1_U7_n_5,
      Q => trunc_ln48_1_reg_1604(15),
      R => '0'
    );
\trunc_ln48_1_reg_1604_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => network_mul_mul_16s_13s_29_1_1_U7_n_19,
      Q => trunc_ln48_1_reg_1604(1),
      R => '0'
    );
\trunc_ln48_1_reg_1604_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => network_mul_mul_16s_13s_29_1_1_U7_n_18,
      Q => trunc_ln48_1_reg_1604(2),
      R => '0'
    );
\trunc_ln48_1_reg_1604_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => network_mul_mul_16s_13s_29_1_1_U7_n_17,
      Q => trunc_ln48_1_reg_1604(3),
      R => '0'
    );
\trunc_ln48_1_reg_1604_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => network_mul_mul_16s_13s_29_1_1_U7_n_16,
      Q => trunc_ln48_1_reg_1604(4),
      R => '0'
    );
\trunc_ln48_1_reg_1604_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => network_mul_mul_16s_13s_29_1_1_U7_n_15,
      Q => trunc_ln48_1_reg_1604(5),
      R => '0'
    );
\trunc_ln48_1_reg_1604_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => network_mul_mul_16s_13s_29_1_1_U7_n_14,
      Q => trunc_ln48_1_reg_1604(6),
      R => '0'
    );
\trunc_ln48_1_reg_1604_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => network_mul_mul_16s_13s_29_1_1_U7_n_13,
      Q => trunc_ln48_1_reg_1604(7),
      R => '0'
    );
\trunc_ln48_1_reg_1604_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => network_mul_mul_16s_13s_29_1_1_U7_n_12,
      Q => trunc_ln48_1_reg_1604(8),
      R => '0'
    );
\trunc_ln48_1_reg_1604_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => network_mul_mul_16s_13s_29_1_1_U7_n_11,
      Q => trunc_ln48_1_reg_1604(9),
      R => '0'
    );
\trunc_ln48_2_reg_1629_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => network_mul_mul_16s_13s_29_1_1_U8_n_20,
      Q => trunc_ln48_2_reg_1629(0),
      R => '0'
    );
\trunc_ln48_2_reg_1629_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => network_mul_mul_16s_13s_29_1_1_U8_n_10,
      Q => trunc_ln48_2_reg_1629(10),
      R => '0'
    );
\trunc_ln48_2_reg_1629_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => network_mul_mul_16s_13s_29_1_1_U8_n_9,
      Q => trunc_ln48_2_reg_1629(11),
      R => '0'
    );
\trunc_ln48_2_reg_1629_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => network_mul_mul_16s_13s_29_1_1_U8_n_8,
      Q => trunc_ln48_2_reg_1629(12),
      R => '0'
    );
\trunc_ln48_2_reg_1629_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => network_mul_mul_16s_13s_29_1_1_U8_n_7,
      Q => trunc_ln48_2_reg_1629(13),
      R => '0'
    );
\trunc_ln48_2_reg_1629_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => network_mul_mul_16s_13s_29_1_1_U8_n_6,
      Q => trunc_ln48_2_reg_1629(14),
      R => '0'
    );
\trunc_ln48_2_reg_1629_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => network_mul_mul_16s_13s_29_1_1_U8_n_5,
      Q => trunc_ln48_2_reg_1629(15),
      R => '0'
    );
\trunc_ln48_2_reg_1629_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => network_mul_mul_16s_13s_29_1_1_U8_n_19,
      Q => trunc_ln48_2_reg_1629(1),
      R => '0'
    );
\trunc_ln48_2_reg_1629_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => network_mul_mul_16s_13s_29_1_1_U8_n_18,
      Q => trunc_ln48_2_reg_1629(2),
      R => '0'
    );
\trunc_ln48_2_reg_1629_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => network_mul_mul_16s_13s_29_1_1_U8_n_17,
      Q => trunc_ln48_2_reg_1629(3),
      R => '0'
    );
\trunc_ln48_2_reg_1629_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => network_mul_mul_16s_13s_29_1_1_U8_n_16,
      Q => trunc_ln48_2_reg_1629(4),
      R => '0'
    );
\trunc_ln48_2_reg_1629_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => network_mul_mul_16s_13s_29_1_1_U8_n_15,
      Q => trunc_ln48_2_reg_1629(5),
      R => '0'
    );
\trunc_ln48_2_reg_1629_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => network_mul_mul_16s_13s_29_1_1_U8_n_14,
      Q => trunc_ln48_2_reg_1629(6),
      R => '0'
    );
\trunc_ln48_2_reg_1629_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => network_mul_mul_16s_13s_29_1_1_U8_n_13,
      Q => trunc_ln48_2_reg_1629(7),
      R => '0'
    );
\trunc_ln48_2_reg_1629_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => network_mul_mul_16s_13s_29_1_1_U8_n_12,
      Q => trunc_ln48_2_reg_1629(8),
      R => '0'
    );
\trunc_ln48_2_reg_1629_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => network_mul_mul_16s_13s_29_1_1_U8_n_11,
      Q => trunc_ln48_2_reg_1629(9),
      R => '0'
    );
\trunc_ln48_3_reg_1634_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => network_mul_mul_16s_13s_29_1_1_U9_n_20,
      Q => trunc_ln48_3_reg_1634(0),
      R => '0'
    );
\trunc_ln48_3_reg_1634_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => network_mul_mul_16s_13s_29_1_1_U9_n_10,
      Q => trunc_ln48_3_reg_1634(10),
      R => '0'
    );
\trunc_ln48_3_reg_1634_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => network_mul_mul_16s_13s_29_1_1_U9_n_9,
      Q => trunc_ln48_3_reg_1634(11),
      R => '0'
    );
\trunc_ln48_3_reg_1634_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => network_mul_mul_16s_13s_29_1_1_U9_n_8,
      Q => trunc_ln48_3_reg_1634(12),
      R => '0'
    );
\trunc_ln48_3_reg_1634_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => network_mul_mul_16s_13s_29_1_1_U9_n_7,
      Q => trunc_ln48_3_reg_1634(13),
      R => '0'
    );
\trunc_ln48_3_reg_1634_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => network_mul_mul_16s_13s_29_1_1_U9_n_6,
      Q => trunc_ln48_3_reg_1634(14),
      R => '0'
    );
\trunc_ln48_3_reg_1634_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => network_mul_mul_16s_13s_29_1_1_U9_n_5,
      Q => trunc_ln48_3_reg_1634(15),
      R => '0'
    );
\trunc_ln48_3_reg_1634_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => network_mul_mul_16s_13s_29_1_1_U9_n_19,
      Q => trunc_ln48_3_reg_1634(1),
      R => '0'
    );
\trunc_ln48_3_reg_1634_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => network_mul_mul_16s_13s_29_1_1_U9_n_18,
      Q => trunc_ln48_3_reg_1634(2),
      R => '0'
    );
\trunc_ln48_3_reg_1634_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => network_mul_mul_16s_13s_29_1_1_U9_n_17,
      Q => trunc_ln48_3_reg_1634(3),
      R => '0'
    );
\trunc_ln48_3_reg_1634_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => network_mul_mul_16s_13s_29_1_1_U9_n_16,
      Q => trunc_ln48_3_reg_1634(4),
      R => '0'
    );
\trunc_ln48_3_reg_1634_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => network_mul_mul_16s_13s_29_1_1_U9_n_15,
      Q => trunc_ln48_3_reg_1634(5),
      R => '0'
    );
\trunc_ln48_3_reg_1634_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => network_mul_mul_16s_13s_29_1_1_U9_n_14,
      Q => trunc_ln48_3_reg_1634(6),
      R => '0'
    );
\trunc_ln48_3_reg_1634_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => network_mul_mul_16s_13s_29_1_1_U9_n_13,
      Q => trunc_ln48_3_reg_1634(7),
      R => '0'
    );
\trunc_ln48_3_reg_1634_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => network_mul_mul_16s_13s_29_1_1_U9_n_12,
      Q => trunc_ln48_3_reg_1634(8),
      R => '0'
    );
\trunc_ln48_3_reg_1634_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_10_reg_16490,
      D => network_mul_mul_16s_13s_29_1_1_U9_n_11,
      Q => trunc_ln48_3_reg_1634(9),
      R => '0'
    );
\trunc_ln48_4_reg_1669[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \icmp_ln24_reg_1407_reg_n_5_[0]\,
      O => add_ln48_3_reg_16840
    );
\trunc_ln48_4_reg_1669_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => network_mul_mul_16s_13s_29_1_1_U6_n_20,
      Q => trunc_ln48_4_reg_1669(0),
      R => '0'
    );
\trunc_ln48_4_reg_1669_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => network_mul_mul_16s_13s_29_1_1_U6_n_10,
      Q => trunc_ln48_4_reg_1669(10),
      R => '0'
    );
\trunc_ln48_4_reg_1669_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => network_mul_mul_16s_13s_29_1_1_U6_n_9,
      Q => trunc_ln48_4_reg_1669(11),
      R => '0'
    );
\trunc_ln48_4_reg_1669_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => network_mul_mul_16s_13s_29_1_1_U6_n_8,
      Q => trunc_ln48_4_reg_1669(12),
      R => '0'
    );
\trunc_ln48_4_reg_1669_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => network_mul_mul_16s_13s_29_1_1_U6_n_7,
      Q => trunc_ln48_4_reg_1669(13),
      R => '0'
    );
\trunc_ln48_4_reg_1669_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => network_mul_mul_16s_13s_29_1_1_U6_n_6,
      Q => trunc_ln48_4_reg_1669(14),
      R => '0'
    );
\trunc_ln48_4_reg_1669_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => network_mul_mul_16s_13s_29_1_1_U6_n_5,
      Q => trunc_ln48_4_reg_1669(15),
      R => '0'
    );
\trunc_ln48_4_reg_1669_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => network_mul_mul_16s_13s_29_1_1_U6_n_19,
      Q => trunc_ln48_4_reg_1669(1),
      R => '0'
    );
\trunc_ln48_4_reg_1669_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => network_mul_mul_16s_13s_29_1_1_U6_n_18,
      Q => trunc_ln48_4_reg_1669(2),
      R => '0'
    );
\trunc_ln48_4_reg_1669_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => network_mul_mul_16s_13s_29_1_1_U6_n_17,
      Q => trunc_ln48_4_reg_1669(3),
      R => '0'
    );
\trunc_ln48_4_reg_1669_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => network_mul_mul_16s_13s_29_1_1_U6_n_16,
      Q => trunc_ln48_4_reg_1669(4),
      R => '0'
    );
\trunc_ln48_4_reg_1669_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => network_mul_mul_16s_13s_29_1_1_U6_n_15,
      Q => trunc_ln48_4_reg_1669(5),
      R => '0'
    );
\trunc_ln48_4_reg_1669_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => network_mul_mul_16s_13s_29_1_1_U6_n_14,
      Q => trunc_ln48_4_reg_1669(6),
      R => '0'
    );
\trunc_ln48_4_reg_1669_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => network_mul_mul_16s_13s_29_1_1_U6_n_13,
      Q => trunc_ln48_4_reg_1669(7),
      R => '0'
    );
\trunc_ln48_4_reg_1669_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => network_mul_mul_16s_13s_29_1_1_U6_n_12,
      Q => trunc_ln48_4_reg_1669(8),
      R => '0'
    );
\trunc_ln48_4_reg_1669_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => network_mul_mul_16s_13s_29_1_1_U6_n_11,
      Q => trunc_ln48_4_reg_1669(9),
      R => '0'
    );
\trunc_ln48_5_reg_1674_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => network_mul_mul_16s_13s_29_1_1_U7_n_20,
      Q => trunc_ln48_5_reg_1674(0),
      R => '0'
    );
\trunc_ln48_5_reg_1674_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => network_mul_mul_16s_13s_29_1_1_U7_n_10,
      Q => trunc_ln48_5_reg_1674(10),
      R => '0'
    );
\trunc_ln48_5_reg_1674_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => network_mul_mul_16s_13s_29_1_1_U7_n_9,
      Q => trunc_ln48_5_reg_1674(11),
      R => '0'
    );
\trunc_ln48_5_reg_1674_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => network_mul_mul_16s_13s_29_1_1_U7_n_8,
      Q => trunc_ln48_5_reg_1674(12),
      R => '0'
    );
\trunc_ln48_5_reg_1674_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => network_mul_mul_16s_13s_29_1_1_U7_n_7,
      Q => trunc_ln48_5_reg_1674(13),
      R => '0'
    );
\trunc_ln48_5_reg_1674_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => network_mul_mul_16s_13s_29_1_1_U7_n_6,
      Q => trunc_ln48_5_reg_1674(14),
      R => '0'
    );
\trunc_ln48_5_reg_1674_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => network_mul_mul_16s_13s_29_1_1_U7_n_5,
      Q => trunc_ln48_5_reg_1674(15),
      R => '0'
    );
\trunc_ln48_5_reg_1674_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => network_mul_mul_16s_13s_29_1_1_U7_n_19,
      Q => trunc_ln48_5_reg_1674(1),
      R => '0'
    );
\trunc_ln48_5_reg_1674_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => network_mul_mul_16s_13s_29_1_1_U7_n_18,
      Q => trunc_ln48_5_reg_1674(2),
      R => '0'
    );
\trunc_ln48_5_reg_1674_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => network_mul_mul_16s_13s_29_1_1_U7_n_17,
      Q => trunc_ln48_5_reg_1674(3),
      R => '0'
    );
\trunc_ln48_5_reg_1674_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => network_mul_mul_16s_13s_29_1_1_U7_n_16,
      Q => trunc_ln48_5_reg_1674(4),
      R => '0'
    );
\trunc_ln48_5_reg_1674_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => network_mul_mul_16s_13s_29_1_1_U7_n_15,
      Q => trunc_ln48_5_reg_1674(5),
      R => '0'
    );
\trunc_ln48_5_reg_1674_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => network_mul_mul_16s_13s_29_1_1_U7_n_14,
      Q => trunc_ln48_5_reg_1674(6),
      R => '0'
    );
\trunc_ln48_5_reg_1674_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => network_mul_mul_16s_13s_29_1_1_U7_n_13,
      Q => trunc_ln48_5_reg_1674(7),
      R => '0'
    );
\trunc_ln48_5_reg_1674_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => network_mul_mul_16s_13s_29_1_1_U7_n_12,
      Q => trunc_ln48_5_reg_1674(8),
      R => '0'
    );
\trunc_ln48_5_reg_1674_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_3_reg_16840,
      D => network_mul_mul_16s_13s_29_1_1_U7_n_11,
      Q => trunc_ln48_5_reg_1674(9),
      R => '0'
    );
\trunc_ln48_6_reg_1689_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_13s_29_1_1_U8_n_20,
      Q => trunc_ln48_6_reg_1689(0),
      R => '0'
    );
\trunc_ln48_6_reg_1689_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_13s_29_1_1_U8_n_10,
      Q => trunc_ln48_6_reg_1689(10),
      R => '0'
    );
\trunc_ln48_6_reg_1689_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_13s_29_1_1_U8_n_9,
      Q => trunc_ln48_6_reg_1689(11),
      R => '0'
    );
\trunc_ln48_6_reg_1689_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_13s_29_1_1_U8_n_8,
      Q => trunc_ln48_6_reg_1689(12),
      R => '0'
    );
\trunc_ln48_6_reg_1689_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_13s_29_1_1_U8_n_7,
      Q => trunc_ln48_6_reg_1689(13),
      R => '0'
    );
\trunc_ln48_6_reg_1689_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_13s_29_1_1_U8_n_6,
      Q => trunc_ln48_6_reg_1689(14),
      R => '0'
    );
\trunc_ln48_6_reg_1689_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_13s_29_1_1_U8_n_5,
      Q => trunc_ln48_6_reg_1689(15),
      R => '0'
    );
\trunc_ln48_6_reg_1689_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_13s_29_1_1_U8_n_19,
      Q => trunc_ln48_6_reg_1689(1),
      R => '0'
    );
\trunc_ln48_6_reg_1689_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_13s_29_1_1_U8_n_18,
      Q => trunc_ln48_6_reg_1689(2),
      R => '0'
    );
\trunc_ln48_6_reg_1689_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_13s_29_1_1_U8_n_17,
      Q => trunc_ln48_6_reg_1689(3),
      R => '0'
    );
\trunc_ln48_6_reg_1689_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_13s_29_1_1_U8_n_16,
      Q => trunc_ln48_6_reg_1689(4),
      R => '0'
    );
\trunc_ln48_6_reg_1689_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_13s_29_1_1_U8_n_15,
      Q => trunc_ln48_6_reg_1689(5),
      R => '0'
    );
\trunc_ln48_6_reg_1689_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_13s_29_1_1_U8_n_14,
      Q => trunc_ln48_6_reg_1689(6),
      R => '0'
    );
\trunc_ln48_6_reg_1689_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_13s_29_1_1_U8_n_13,
      Q => trunc_ln48_6_reg_1689(7),
      R => '0'
    );
\trunc_ln48_6_reg_1689_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_13s_29_1_1_U8_n_12,
      Q => trunc_ln48_6_reg_1689(8),
      R => '0'
    );
\trunc_ln48_6_reg_1689_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_13s_29_1_1_U8_n_11,
      Q => trunc_ln48_6_reg_1689(9),
      R => '0'
    );
\trunc_ln48_7_reg_1694[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \icmp_ln24_reg_1407_pp0_iter1_reg_reg_n_5_[0]\,
      O => p_7_in
    );
\trunc_ln48_7_reg_1694_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_13s_29_1_1_U9_n_20,
      Q => trunc_ln48_7_reg_1694(0),
      R => '0'
    );
\trunc_ln48_7_reg_1694_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_13s_29_1_1_U9_n_10,
      Q => trunc_ln48_7_reg_1694(10),
      R => '0'
    );
\trunc_ln48_7_reg_1694_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_13s_29_1_1_U9_n_9,
      Q => trunc_ln48_7_reg_1694(11),
      R => '0'
    );
\trunc_ln48_7_reg_1694_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_13s_29_1_1_U9_n_8,
      Q => trunc_ln48_7_reg_1694(12),
      R => '0'
    );
\trunc_ln48_7_reg_1694_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_13s_29_1_1_U9_n_7,
      Q => trunc_ln48_7_reg_1694(13),
      R => '0'
    );
\trunc_ln48_7_reg_1694_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_13s_29_1_1_U9_n_6,
      Q => trunc_ln48_7_reg_1694(14),
      R => '0'
    );
\trunc_ln48_7_reg_1694_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_13s_29_1_1_U9_n_5,
      Q => trunc_ln48_7_reg_1694(15),
      R => '0'
    );
\trunc_ln48_7_reg_1694_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_13s_29_1_1_U9_n_19,
      Q => trunc_ln48_7_reg_1694(1),
      R => '0'
    );
\trunc_ln48_7_reg_1694_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_13s_29_1_1_U9_n_18,
      Q => trunc_ln48_7_reg_1694(2),
      R => '0'
    );
\trunc_ln48_7_reg_1694_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_13s_29_1_1_U9_n_17,
      Q => trunc_ln48_7_reg_1694(3),
      R => '0'
    );
\trunc_ln48_7_reg_1694_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_13s_29_1_1_U9_n_16,
      Q => trunc_ln48_7_reg_1694(4),
      R => '0'
    );
\trunc_ln48_7_reg_1694_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_13s_29_1_1_U9_n_15,
      Q => trunc_ln48_7_reg_1694(5),
      R => '0'
    );
\trunc_ln48_7_reg_1694_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_13s_29_1_1_U9_n_14,
      Q => trunc_ln48_7_reg_1694(6),
      R => '0'
    );
\trunc_ln48_7_reg_1694_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_13s_29_1_1_U9_n_13,
      Q => trunc_ln48_7_reg_1694(7),
      R => '0'
    );
\trunc_ln48_7_reg_1694_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_13s_29_1_1_U9_n_12,
      Q => trunc_ln48_7_reg_1694(8),
      R => '0'
    );
\trunc_ln48_7_reg_1694_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_13s_29_1_1_U9_n_11,
      Q => trunc_ln48_7_reg_1694(9),
      R => '0'
    );
\trunc_ln_reg_1599_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => network_mul_mul_16s_13s_29_1_1_U6_n_20,
      Q => trunc_ln_reg_1599(0),
      R => '0'
    );
\trunc_ln_reg_1599_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => network_mul_mul_16s_13s_29_1_1_U6_n_10,
      Q => trunc_ln_reg_1599(10),
      R => '0'
    );
\trunc_ln_reg_1599_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => network_mul_mul_16s_13s_29_1_1_U6_n_9,
      Q => trunc_ln_reg_1599(11),
      R => '0'
    );
\trunc_ln_reg_1599_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => network_mul_mul_16s_13s_29_1_1_U6_n_8,
      Q => trunc_ln_reg_1599(12),
      R => '0'
    );
\trunc_ln_reg_1599_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => network_mul_mul_16s_13s_29_1_1_U6_n_7,
      Q => trunc_ln_reg_1599(13),
      R => '0'
    );
\trunc_ln_reg_1599_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => network_mul_mul_16s_13s_29_1_1_U6_n_6,
      Q => trunc_ln_reg_1599(14),
      R => '0'
    );
\trunc_ln_reg_1599_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => network_mul_mul_16s_13s_29_1_1_U6_n_5,
      Q => trunc_ln_reg_1599(15),
      R => '0'
    );
\trunc_ln_reg_1599_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => network_mul_mul_16s_13s_29_1_1_U6_n_19,
      Q => trunc_ln_reg_1599(1),
      R => '0'
    );
\trunc_ln_reg_1599_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => network_mul_mul_16s_13s_29_1_1_U6_n_18,
      Q => trunc_ln_reg_1599(2),
      R => '0'
    );
\trunc_ln_reg_1599_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => network_mul_mul_16s_13s_29_1_1_U6_n_17,
      Q => trunc_ln_reg_1599(3),
      R => '0'
    );
\trunc_ln_reg_1599_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => network_mul_mul_16s_13s_29_1_1_U6_n_16,
      Q => trunc_ln_reg_1599(4),
      R => '0'
    );
\trunc_ln_reg_1599_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => network_mul_mul_16s_13s_29_1_1_U6_n_15,
      Q => trunc_ln_reg_1599(5),
      R => '0'
    );
\trunc_ln_reg_1599_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => network_mul_mul_16s_13s_29_1_1_U6_n_14,
      Q => trunc_ln_reg_1599(6),
      R => '0'
    );
\trunc_ln_reg_1599_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => network_mul_mul_16s_13s_29_1_1_U6_n_13,
      Q => trunc_ln_reg_1599(7),
      R => '0'
    );
\trunc_ln_reg_1599_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => network_mul_mul_16s_13s_29_1_1_U6_n_12,
      Q => trunc_ln_reg_1599(8),
      R => '0'
    );
\trunc_ln_reg_1599_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => network_mul_mul_16s_13s_29_1_1_U6_n_11,
      Q => trunc_ln_reg_1599(9),
      R => '0'
    );
\xor_ln24_2_reg_1477[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => or_ln27_1_fu_1086_p3(0),
      I1 => icmp_ln32_reg_1416,
      O => \xor_ln24_2_reg_1477[0]_i_1_n_5\
    );
\xor_ln24_2_reg_1477_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_14870,
      D => \xor_ln24_2_reg_1477[0]_i_1_n_5\,
      Q => xor_ln24_2_reg_1477,
      R => '0'
    );
\zext_ln40_12_reg_1522_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_14870,
      D => zext_ln40_12_fu_750_p1(0),
      Q => zext_ln40_12_reg_1522_reg(0),
      R => '0'
    );
\zext_ln40_12_reg_1522_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_14870,
      D => zext_ln40_12_fu_750_p1(1),
      Q => zext_ln40_12_reg_1522_reg(1),
      R => '0'
    );
\zext_ln40_12_reg_1522_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_14870,
      D => zext_ln40_12_fu_750_p1(2),
      Q => zext_ln40_12_reg_1522_reg(2),
      R => '0'
    );
\zext_ln40_12_reg_1522_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_14870,
      D => zext_ln40_12_fu_750_p1(3),
      Q => zext_ln40_12_reg_1522_reg(3),
      R => '0'
    );
\zext_ln40_12_reg_1522_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_14870,
      D => zext_ln40_12_fu_750_p1(4),
      Q => zext_ln40_12_reg_1522_reg(4),
      R => '0'
    );
\zext_ln40_1_reg_1505[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => out_w_0_reg_311(0),
      I1 => and_ln24_reg_1449,
      I2 => icmp_ln32_reg_1416,
      O => out_w_0_mid2_fu_640_p3(0)
    );
\zext_ln40_1_reg_1505[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => out_w_0_reg_311(1),
      I1 => and_ln24_reg_1449,
      I2 => icmp_ln32_reg_1416,
      O => out_w_0_mid2_fu_640_p3(1)
    );
\zext_ln40_1_reg_1505[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => out_w_0_reg_311(2),
      I1 => and_ln24_reg_1449,
      I2 => icmp_ln32_reg_1416,
      O => out_w_0_mid2_fu_640_p3(2)
    );
\zext_ln40_1_reg_1505[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => out_w_0_reg_311(3),
      I1 => and_ln24_reg_1449,
      I2 => icmp_ln32_reg_1416,
      O => out_w_0_mid2_fu_640_p3(3)
    );
\zext_ln40_1_reg_1505[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => out_w_0_reg_311(4),
      I1 => and_ln24_reg_1449,
      I2 => icmp_ln32_reg_1416,
      O => out_w_0_mid2_fu_640_p3(4)
    );
\zext_ln40_1_reg_1505_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_14870,
      D => out_w_0_mid2_fu_640_p3(0),
      Q => zext_ln40_1_reg_1505(0),
      R => '0'
    );
\zext_ln40_1_reg_1505_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_14870,
      D => out_w_0_mid2_fu_640_p3(1),
      Q => zext_ln40_1_reg_1505(1),
      R => '0'
    );
\zext_ln40_1_reg_1505_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_14870,
      D => out_w_0_mid2_fu_640_p3(2),
      Q => zext_ln40_1_reg_1505(2),
      R => '0'
    );
\zext_ln40_1_reg_1505_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_14870,
      D => out_w_0_mid2_fu_640_p3(3),
      Q => zext_ln40_1_reg_1505(3),
      R => '0'
    );
\zext_ln40_1_reg_1505_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_w_0_mid2_reg_14870,
      D => out_w_0_mid2_fu_640_p3(4),
      Q => zext_ln40_1_reg_1505(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv2d_fix_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_depthwise_conv2d_fix_1_fu_447_input_r_address0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    reg_3551 : out STD_LOGIC;
    grp_depthwise_conv2d_fix_1_fu_447_output_r_ce0 : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ap_CS_fsm_reg[5]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_3\ : out STD_LOGIC;
    SeparableConv2D_3_w_s_ce0 : out STD_LOGIC;
    SeparableConv2D_2_w_s_ce0 : out STD_LOGIC;
    SeparableConv2D_2_w_s_ce1 : out STD_LOGIC;
    SeparableConv2D_3_w_s_ce1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[5]_4\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    B : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \^p\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_rst_n : in STD_LOGIC;
    grp_depthwise_conv2d_fix_1_fu_447_ap_start_reg : in STD_LOGIC;
    MemBank_B_address01 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    MemBank_B_ce01 : in STD_LOGIC;
    grp_depthwise_conv2d_fix_fu_471_input_r_ce1 : in STD_LOGIC;
    \ram_reg_0_i_37__0\ : in STD_LOGIC;
    data4 : in STD_LOGIC;
    MemBank_B_address010_out : in STD_LOGIC;
    MemBank_B_address011_out : in STD_LOGIC;
    grp_depthwise_conv2d_fix_fu_471_input_r_address1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_0 : in STD_LOGIC;
    grp_depthwise_conv2d_fix_2_fu_423_input_r_address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0_1 : in STD_LOGIC;
    grp_padding2d_fix16_fu_503_output_r_address1 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    grp_max_pooling2d_fix16_fu_521_input_r_address1 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_0_2 : in STD_LOGIC;
    ram_reg_0_3 : in STD_LOGIC;
    ram_reg_0_4 : in STD_LOGIC;
    ram_reg_0_5 : in STD_LOGIC;
    ram_reg_0_6 : in STD_LOGIC;
    ram_reg_0_7 : in STD_LOGIC;
    ram_reg_0_8 : in STD_LOGIC;
    ram_reg_0_9 : in STD_LOGIC;
    ram_reg_0_10 : in STD_LOGIC;
    MemBank_A_address01 : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_7 : in STD_LOGIC;
    ram_reg_7_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_7_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_7_2 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_6_0 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_5_0 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_4_0 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_3_0 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_2_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_1_0 : in STD_LOGIC;
    ram_reg_0_11 : in STD_LOGIC;
    ram_reg_0_12 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv2d_fix_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv2d_fix_1 is
  signal A_1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal B_2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal C : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln23_fu_702_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln23_reg_1370 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln23_reg_13700 : STD_LOGIC;
  signal \add_ln23_reg_1370[10]_i_3_n_5\ : STD_LOGIC;
  signal add_ln32_2_fu_606_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln32_2_reg_1295 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln32_2_reg_12950 : STD_LOGIC;
  signal \add_ln32_2_reg_1295[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln32_2_reg_1295[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln32_2_reg_1295[5]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln32_2_reg_1295[6]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln32_2_reg_1295[7]_i_3_n_5\ : STD_LOGIC;
  signal add_ln40_14_fu_751_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln40_15_fu_761_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln40_16_fu_852_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln40_17_fu_861_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln40_18_fu_935_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln40_19_fu_944_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln40_20_fu_953_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln40_20_reg_1484 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln40_20_reg_14840 : STD_LOGIC;
  signal \add_ln40_20_reg_1484[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln40_20_reg_1484[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln40_20_reg_1484[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln40_20_reg_1484[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln40_20_reg_1484_reg[10]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln40_20_reg_1484_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln40_20_reg_1484_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln40_20_reg_1484_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln40_20_reg_1484_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln40_20_reg_1484_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln40_20_reg_1484_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln40_20_reg_1484_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln40_20_reg_1484_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln40_20_reg_1484_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal add_ln48_10_fu_1005_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln48_10_reg_1514 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln48_10_reg_15140 : STD_LOGIC;
  signal \add_ln48_10_reg_1514[11]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln48_10_reg_1514[11]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln48_10_reg_1514[11]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln48_10_reg_1514[11]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln48_10_reg_1514[15]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln48_10_reg_1514[15]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln48_10_reg_1514[15]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln48_10_reg_1514[15]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln48_10_reg_1514[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln48_10_reg_1514[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln48_10_reg_1514[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln48_10_reg_1514[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln48_10_reg_1514[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln48_10_reg_1514[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln48_10_reg_1514[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln48_10_reg_1514[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln48_10_reg_1514_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln48_10_reg_1514_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln48_10_reg_1514_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln48_10_reg_1514_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln48_10_reg_1514_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln48_10_reg_1514_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln48_10_reg_1514_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln48_10_reg_1514_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln48_10_reg_1514_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln48_10_reg_1514_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln48_10_reg_1514_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln48_10_reg_1514_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln48_10_reg_1514_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln48_10_reg_1514_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln48_10_reg_1514_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal add_ln48_12_fu_1052_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln48_12_reg_1529 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \add_ln48_12_reg_1529[11]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln48_12_reg_1529[11]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln48_12_reg_1529[11]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln48_12_reg_1529[11]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln48_12_reg_1529[15]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln48_12_reg_1529[15]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln48_12_reg_1529[15]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln48_12_reg_1529[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln48_12_reg_1529[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln48_12_reg_1529[3]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln48_12_reg_1529[3]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln48_12_reg_1529[7]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln48_12_reg_1529[7]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln48_12_reg_1529[7]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln48_12_reg_1529[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln48_12_reg_1529_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln48_12_reg_1529_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln48_12_reg_1529_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln48_12_reg_1529_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln48_12_reg_1529_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln48_12_reg_1529_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln48_12_reg_1529_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln48_12_reg_1529_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln48_12_reg_1529_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln48_12_reg_1529_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln48_12_reg_1529_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln48_12_reg_1529_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln48_12_reg_1529_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln48_12_reg_1529_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln48_12_reg_1529_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal add_ln48_13_fu_1058_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln48_13_reg_1534 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \add_ln48_13_reg_1534[11]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln48_13_reg_1534[11]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln48_13_reg_1534[11]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln48_13_reg_1534[11]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln48_13_reg_1534[15]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln48_13_reg_1534[15]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln48_13_reg_1534[15]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln48_13_reg_1534[15]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln48_13_reg_1534[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln48_13_reg_1534[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln48_13_reg_1534[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln48_13_reg_1534[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln48_13_reg_1534[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln48_13_reg_1534[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln48_13_reg_1534[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln48_13_reg_1534[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln48_13_reg_1534_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln48_13_reg_1534_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln48_13_reg_1534_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln48_13_reg_1534_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln48_13_reg_1534_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln48_13_reg_1534_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln48_13_reg_1534_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln48_13_reg_1534_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln48_13_reg_1534_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln48_13_reg_1534_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln48_13_reg_1534_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln48_13_reg_1534_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln48_13_reg_1534_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln48_13_reg_1534_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln48_13_reg_1534_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal add_ln48_17_fu_1096_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln48_17_reg_15490 : STD_LOGIC;
  signal \add_ln48_17_reg_1549[11]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[11]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[11]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[11]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[11]_i_15_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[11]_i_16_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[11]_i_17_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[11]_i_18_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[11]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[11]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[11]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[11]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[11]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[11]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[11]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[11]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[15]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[15]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[15]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[15]_i_15_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[15]_i_16_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[15]_i_17_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[15]_i_18_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[15]_i_19_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[15]_i_20_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[15]_i_21_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[15]_i_22_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[15]_i_23_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[15]_i_24_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[15]_i_25_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[15]_i_26_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[15]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[15]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[15]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[15]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[15]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[15]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[15]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[3]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[3]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[3]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[7]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[7]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[7]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[7]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[7]_i_15_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[7]_i_16_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[7]_i_17_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[7]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[7]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[7]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[11]_i_10_n_10\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[11]_i_10_n_11\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[11]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[11]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[11]_i_10_n_6\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[11]_i_10_n_7\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[11]_i_10_n_8\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[11]_i_10_n_9\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[15]_i_10_n_10\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[15]_i_10_n_11\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[15]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[15]_i_10_n_6\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[15]_i_10_n_7\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[15]_i_10_n_8\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[15]_i_10_n_9\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[15]_i_11_n_10\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[15]_i_11_n_11\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[15]_i_11_n_12\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[15]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[15]_i_11_n_6\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[15]_i_11_n_7\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[15]_i_11_n_8\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[15]_i_11_n_9\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[15]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[7]_i_10_n_10\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[7]_i_10_n_11\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[7]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[7]_i_10_n_8\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[7]_i_10_n_9\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln48_17_reg_1549_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal add_ln48_reg_15440 : STD_LOGIC;
  signal add_ln48_reg_1544_reg_i_12_n_10 : STD_LOGIC;
  signal add_ln48_reg_1544_reg_i_12_n_11 : STD_LOGIC;
  signal add_ln48_reg_1544_reg_i_12_n_12 : STD_LOGIC;
  signal add_ln48_reg_1544_reg_i_12_n_7 : STD_LOGIC;
  signal add_ln48_reg_1544_reg_i_12_n_8 : STD_LOGIC;
  signal add_ln48_reg_1544_reg_i_13_n_7 : STD_LOGIC;
  signal add_ln48_reg_1544_reg_i_13_n_8 : STD_LOGIC;
  signal add_ln48_reg_1544_reg_i_14_n_10 : STD_LOGIC;
  signal add_ln48_reg_1544_reg_i_14_n_11 : STD_LOGIC;
  signal add_ln48_reg_1544_reg_i_14_n_12 : STD_LOGIC;
  signal add_ln48_reg_1544_reg_i_14_n_5 : STD_LOGIC;
  signal add_ln48_reg_1544_reg_i_14_n_6 : STD_LOGIC;
  signal add_ln48_reg_1544_reg_i_14_n_7 : STD_LOGIC;
  signal add_ln48_reg_1544_reg_i_14_n_8 : STD_LOGIC;
  signal add_ln48_reg_1544_reg_i_14_n_9 : STD_LOGIC;
  signal add_ln48_reg_1544_reg_i_15_n_5 : STD_LOGIC;
  signal add_ln48_reg_1544_reg_i_15_n_6 : STD_LOGIC;
  signal add_ln48_reg_1544_reg_i_15_n_7 : STD_LOGIC;
  signal add_ln48_reg_1544_reg_i_15_n_8 : STD_LOGIC;
  signal add_ln48_reg_1544_reg_i_16_n_5 : STD_LOGIC;
  signal add_ln48_reg_1544_reg_i_17_n_5 : STD_LOGIC;
  signal add_ln48_reg_1544_reg_i_18_n_5 : STD_LOGIC;
  signal add_ln48_reg_1544_reg_i_19_n_5 : STD_LOGIC;
  signal add_ln48_reg_1544_reg_i_20_n_5 : STD_LOGIC;
  signal add_ln48_reg_1544_reg_i_21_n_5 : STD_LOGIC;
  signal add_ln48_reg_1544_reg_i_22_n_5 : STD_LOGIC;
  signal add_ln48_reg_1544_reg_i_23_n_5 : STD_LOGIC;
  signal add_ln48_reg_1544_reg_i_24_n_5 : STD_LOGIC;
  signal add_ln48_reg_1544_reg_i_25_n_5 : STD_LOGIC;
  signal add_ln48_reg_1544_reg_i_26_n_5 : STD_LOGIC;
  signal add_ln48_reg_1544_reg_i_27_n_5 : STD_LOGIC;
  signal add_ln48_reg_1544_reg_i_28_n_5 : STD_LOGIC;
  signal add_ln48_reg_1544_reg_i_29_n_5 : STD_LOGIC;
  signal add_ln48_reg_1544_reg_i_30_n_5 : STD_LOGIC;
  signal add_ln48_reg_1544_reg_i_31_n_5 : STD_LOGIC;
  signal add_ln48_reg_1544_reg_i_32_n_5 : STD_LOGIC;
  signal add_ln48_reg_1544_reg_i_4_n_5 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ap_NS_fsm115_out : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__0_n_5\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_5 : STD_LOGIC;
  signal ap_phi_mux_indvar_flatten_phi_fu_326_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_out_h_0_phi_fu_337_p4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data4_0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal grp_depthwise_conv2d_fix_1_fu_447_ap_ready : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_447_input_r_ce1 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_447_output_r_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal icmp_ln23_fu_472_p2 : STD_LOGIC;
  signal \icmp_ln23_reg_1228[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln23_reg_1228[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln23_reg_1228[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln23_reg_1228[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln23_reg_1228[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln23_reg_1228[0]_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln23_reg_1228[0]_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln23_reg_1228_pp0_iter1_reg_reg_n_5_[0]\ : STD_LOGIC;
  signal \icmp_ln23_reg_1228_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \icmp_ln23_reg_1228_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \icmp_ln23_reg_1228_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \icmp_ln23_reg_1228_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln32_reg_1237 : STD_LOGIC;
  signal \icmp_ln32_reg_1237[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln32_reg_1237[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln32_reg_1237[0]_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln32_reg_1237[0]_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln32_reg_1237[0]_i_9_n_5\ : STD_LOGIC;
  signal indvar_flatten48_reg_298 : STD_LOGIC;
  signal indvar_flatten48_reg_2980 : STD_LOGIC;
  signal \indvar_flatten48_reg_298_reg_n_5_[0]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_298_reg_n_5_[10]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_298_reg_n_5_[1]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_298_reg_n_5_[2]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_298_reg_n_5_[3]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_298_reg_n_5_[4]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_298_reg_n_5_[5]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_298_reg_n_5_[6]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_298_reg_n_5_[7]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_298_reg_n_5_[8]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_298_reg_n_5_[9]\ : STD_LOGIC;
  signal indvar_flatten_reg_322 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mul_ln40_18_fu_535_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal mul_ln40_fu_457_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal mul_ln48_fu_693_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal mul_ln48_reg_1360 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \mul_ln48_reg_1360[3]_i_2_n_5\ : STD_LOGIC;
  signal \mul_ln48_reg_1360[3]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln48_reg_1360[3]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln48_reg_1360[3]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln48_reg_1360[3]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln48_reg_1360[6]_i_2_n_5\ : STD_LOGIC;
  signal \mul_ln48_reg_1360[6]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln48_reg_1360[6]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln48_reg_1360[6]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln48_reg_1360[6]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln48_reg_1360_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln48_reg_1360_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln48_reg_1360_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln48_reg_1360_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \mul_ln48_reg_1360_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln48_reg_1360_reg[6]_i_1_n_8\ : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U64_n_21 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U64_n_22 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U65_n_20 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U65_n_23 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U65_n_24 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U65_n_25 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U65_n_26 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U65_n_27 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U65_n_28 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U65_n_29 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U65_n_30 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U65_n_31 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U65_n_32 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U65_n_33 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U65_n_34 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U65_n_35 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U65_n_36 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U65_n_37 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U66_n_10 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U66_n_11 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U66_n_12 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U66_n_13 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U66_n_14 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U66_n_15 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U66_n_16 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U66_n_17 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U66_n_18 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U66_n_19 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U66_n_20 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U66_n_5 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U66_n_6 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U66_n_7 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U66_n_8 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U66_n_9 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U68_n_10 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U68_n_11 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U68_n_12 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U68_n_13 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U68_n_14 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U68_n_15 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U68_n_16 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U68_n_17 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U68_n_18 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U68_n_19 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U68_n_20 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U68_n_5 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U68_n_6 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U68_n_7 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U68_n_8 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U68_n_9 : STD_LOGIC;
  signal \out\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal out_d_0_reg_310 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_d_reg_1232 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_h_0_reg_333 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_h_reg_1271 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \out_h_reg_1271[2]_i_2_n_5\ : STD_LOGIC;
  signal \out_h_reg_1271[2]_i_3_n_5\ : STD_LOGIC;
  signal out_w_0_mid2_reg_1276 : STD_LOGIC;
  signal \out_w_0_mid2_reg_1276[0]_i_1_n_5\ : STD_LOGIC;
  signal \out_w_0_mid2_reg_1276[1]_i_1_n_5\ : STD_LOGIC;
  signal \out_w_0_mid2_reg_1276[2]_i_1_n_5\ : STD_LOGIC;
  signal \out_w_0_mid2_reg_1276[3]_i_2_n_5\ : STD_LOGIC;
  signal \out_w_0_mid2_reg_1276_reg_n_5_[0]\ : STD_LOGIC;
  signal \out_w_0_mid2_reg_1276_reg_n_5_[1]\ : STD_LOGIC;
  signal \out_w_0_mid2_reg_1276_reg_n_5_[2]\ : STD_LOGIC;
  signal \out_w_0_mid2_reg_1276_reg_n_5_[3]\ : STD_LOGIC;
  signal out_w_0_reg_344 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_w_reg_1344 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \out_w_reg_1344[0]_i_1_n_5\ : STD_LOGIC;
  signal \out_w_reg_1344[1]_i_1_n_5\ : STD_LOGIC;
  signal \out_w_reg_1344[2]_i_1_n_5\ : STD_LOGIC;
  signal \out_w_reg_1344[3]_i_2_n_5\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in1_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal \q0_reg_i_17__0_n_5\ : STD_LOGIC;
  signal q0_reg_i_18_n_5 : STD_LOGIC;
  signal \q0_reg_i_19__0_n_5\ : STD_LOGIC;
  signal \q0_reg_i_20__0_n_5\ : STD_LOGIC;
  signal \q0_reg_i_21__0_n_5\ : STD_LOGIC;
  signal \q0_reg_i_22__0_n_5\ : STD_LOGIC;
  signal \q0_reg_i_23__0_n_5\ : STD_LOGIC;
  signal q0_reg_i_24_n_5 : STD_LOGIC;
  signal \q0_reg_i_25__0_n_5\ : STD_LOGIC;
  signal \q0_reg_i_26__0_n_5\ : STD_LOGIC;
  signal \q0_reg_i_27__0_n_5\ : STD_LOGIC;
  signal \q0_reg_i_28__0_n_5\ : STD_LOGIC;
  signal \q0_reg_i_29__0_n_5\ : STD_LOGIC;
  signal \q0_reg_i_30__0_n_5\ : STD_LOGIC;
  signal \q0_reg_i_31__0_n_5\ : STD_LOGIC;
  signal \q0_reg_i_32__0_n_5\ : STD_LOGIC;
  signal \q0_reg_i_33__0_n_5\ : STD_LOGIC;
  signal \q0_reg_i_34__0_n_5\ : STD_LOGIC;
  signal \q0_reg_i_35__0_n_5\ : STD_LOGIC;
  signal \q0_reg_i_36__0_n_5\ : STD_LOGIC;
  signal q0_reg_i_37_n_5 : STD_LOGIC;
  signal q0_reg_i_38_n_5 : STD_LOGIC;
  signal \q0_reg_i_39__0_n_5\ : STD_LOGIC;
  signal \q0_reg_i_40__0_n_5\ : STD_LOGIC;
  signal \q0_reg_i_41__0_n_5\ : STD_LOGIC;
  signal \q0_reg_i_42__0_n_5\ : STD_LOGIC;
  signal q0_reg_i_43_n_5 : STD_LOGIC;
  signal q0_reg_i_44_n_5 : STD_LOGIC;
  signal q0_reg_i_45_n_5 : STD_LOGIC;
  signal q0_reg_i_46_n_5 : STD_LOGIC;
  signal q0_reg_i_47_n_5 : STD_LOGIC;
  signal q0_reg_i_48_n_5 : STD_LOGIC;
  signal q0_reg_i_49_n_5 : STD_LOGIC;
  signal q0_reg_i_50_n_5 : STD_LOGIC;
  signal q0_reg_i_51_n_5 : STD_LOGIC;
  signal q0_reg_i_52_n_5 : STD_LOGIC;
  signal ram_reg_0_i_100_n_5 : STD_LOGIC;
  signal ram_reg_0_i_103_n_5 : STD_LOGIC;
  signal ram_reg_0_i_107_n_5 : STD_LOGIC;
  signal ram_reg_0_i_111_n_5 : STD_LOGIC;
  signal ram_reg_0_i_115_n_5 : STD_LOGIC;
  signal ram_reg_0_i_119_n_5 : STD_LOGIC;
  signal ram_reg_0_i_123_n_5 : STD_LOGIC;
  signal ram_reg_0_i_127_n_5 : STD_LOGIC;
  signal ram_reg_0_i_131_n_5 : STD_LOGIC;
  signal ram_reg_0_i_135_n_5 : STD_LOGIC;
  signal ram_reg_0_i_139_n_5 : STD_LOGIC;
  signal ram_reg_0_i_262_n_5 : STD_LOGIC;
  signal ram_reg_0_i_263_n_7 : STD_LOGIC;
  signal ram_reg_0_i_263_n_8 : STD_LOGIC;
  signal ram_reg_0_i_264_n_5 : STD_LOGIC;
  signal ram_reg_0_i_267_n_5 : STD_LOGIC;
  signal ram_reg_0_i_271_n_5 : STD_LOGIC;
  signal ram_reg_0_i_272_n_5 : STD_LOGIC;
  signal ram_reg_0_i_272_n_6 : STD_LOGIC;
  signal ram_reg_0_i_272_n_7 : STD_LOGIC;
  signal ram_reg_0_i_272_n_8 : STD_LOGIC;
  signal ram_reg_0_i_274_n_5 : STD_LOGIC;
  signal ram_reg_0_i_276_n_5 : STD_LOGIC;
  signal ram_reg_0_i_278_n_5 : STD_LOGIC;
  signal ram_reg_0_i_283_n_5 : STD_LOGIC;
  signal ram_reg_0_i_284_n_5 : STD_LOGIC;
  signal ram_reg_0_i_284_n_6 : STD_LOGIC;
  signal ram_reg_0_i_284_n_7 : STD_LOGIC;
  signal ram_reg_0_i_284_n_8 : STD_LOGIC;
  signal ram_reg_0_i_286_n_5 : STD_LOGIC;
  signal ram_reg_0_i_288_n_5 : STD_LOGIC;
  signal ram_reg_0_i_290_n_5 : STD_LOGIC;
  signal ram_reg_0_i_343_n_5 : STD_LOGIC;
  signal ram_reg_0_i_344_n_7 : STD_LOGIC;
  signal ram_reg_0_i_344_n_8 : STD_LOGIC;
  signal ram_reg_0_i_345_n_5 : STD_LOGIC;
  signal ram_reg_0_i_350_n_5 : STD_LOGIC;
  signal ram_reg_0_i_354_n_5 : STD_LOGIC;
  signal ram_reg_0_i_371_n_5 : STD_LOGIC;
  signal ram_reg_0_i_372_n_5 : STD_LOGIC;
  signal ram_reg_0_i_372_n_6 : STD_LOGIC;
  signal ram_reg_0_i_372_n_7 : STD_LOGIC;
  signal ram_reg_0_i_372_n_8 : STD_LOGIC;
  signal ram_reg_0_i_375_n_5 : STD_LOGIC;
  signal ram_reg_0_i_378_n_5 : STD_LOGIC;
  signal ram_reg_0_i_382_n_5 : STD_LOGIC;
  signal ram_reg_0_i_399_n_5 : STD_LOGIC;
  signal ram_reg_0_i_400_n_5 : STD_LOGIC;
  signal ram_reg_0_i_400_n_6 : STD_LOGIC;
  signal ram_reg_0_i_400_n_7 : STD_LOGIC;
  signal ram_reg_0_i_400_n_8 : STD_LOGIC;
  signal ram_reg_0_i_407_n_5 : STD_LOGIC;
  signal ram_reg_0_i_410_n_5 : STD_LOGIC;
  signal ram_reg_0_i_413_n_5 : STD_LOGIC;
  signal ram_reg_0_i_425_n_10 : STD_LOGIC;
  signal ram_reg_0_i_425_n_11 : STD_LOGIC;
  signal ram_reg_0_i_425_n_12 : STD_LOGIC;
  signal ram_reg_0_i_425_n_7 : STD_LOGIC;
  signal ram_reg_0_i_425_n_8 : STD_LOGIC;
  signal ram_reg_0_i_426_n_7 : STD_LOGIC;
  signal ram_reg_0_i_426_n_8 : STD_LOGIC;
  signal ram_reg_0_i_427_n_7 : STD_LOGIC;
  signal ram_reg_0_i_427_n_8 : STD_LOGIC;
  signal ram_reg_0_i_430_n_10 : STD_LOGIC;
  signal ram_reg_0_i_430_n_11 : STD_LOGIC;
  signal ram_reg_0_i_430_n_12 : STD_LOGIC;
  signal ram_reg_0_i_430_n_5 : STD_LOGIC;
  signal ram_reg_0_i_430_n_6 : STD_LOGIC;
  signal ram_reg_0_i_430_n_7 : STD_LOGIC;
  signal ram_reg_0_i_430_n_8 : STD_LOGIC;
  signal ram_reg_0_i_430_n_9 : STD_LOGIC;
  signal ram_reg_0_i_431_n_5 : STD_LOGIC;
  signal ram_reg_0_i_431_n_6 : STD_LOGIC;
  signal ram_reg_0_i_431_n_7 : STD_LOGIC;
  signal ram_reg_0_i_431_n_8 : STD_LOGIC;
  signal ram_reg_0_i_432_n_5 : STD_LOGIC;
  signal ram_reg_0_i_432_n_6 : STD_LOGIC;
  signal ram_reg_0_i_432_n_7 : STD_LOGIC;
  signal ram_reg_0_i_432_n_8 : STD_LOGIC;
  signal ram_reg_0_i_447_n_10 : STD_LOGIC;
  signal ram_reg_0_i_447_n_11 : STD_LOGIC;
  signal ram_reg_0_i_447_n_12 : STD_LOGIC;
  signal ram_reg_0_i_447_n_5 : STD_LOGIC;
  signal ram_reg_0_i_447_n_6 : STD_LOGIC;
  signal ram_reg_0_i_447_n_7 : STD_LOGIC;
  signal ram_reg_0_i_447_n_8 : STD_LOGIC;
  signal ram_reg_0_i_447_n_9 : STD_LOGIC;
  signal ram_reg_0_i_448_n_5 : STD_LOGIC;
  signal ram_reg_0_i_448_n_6 : STD_LOGIC;
  signal ram_reg_0_i_448_n_7 : STD_LOGIC;
  signal ram_reg_0_i_448_n_8 : STD_LOGIC;
  signal ram_reg_0_i_449_n_5 : STD_LOGIC;
  signal ram_reg_0_i_449_n_6 : STD_LOGIC;
  signal ram_reg_0_i_449_n_7 : STD_LOGIC;
  signal ram_reg_0_i_449_n_8 : STD_LOGIC;
  signal ram_reg_0_i_450_n_5 : STD_LOGIC;
  signal ram_reg_0_i_451_n_5 : STD_LOGIC;
  signal ram_reg_0_i_452_n_5 : STD_LOGIC;
  signal ram_reg_0_i_453_n_5 : STD_LOGIC;
  signal ram_reg_0_i_500_n_10 : STD_LOGIC;
  signal ram_reg_0_i_500_n_11 : STD_LOGIC;
  signal ram_reg_0_i_500_n_12 : STD_LOGIC;
  signal ram_reg_0_i_500_n_7 : STD_LOGIC;
  signal ram_reg_0_i_500_n_8 : STD_LOGIC;
  signal ram_reg_0_i_501_n_7 : STD_LOGIC;
  signal ram_reg_0_i_501_n_8 : STD_LOGIC;
  signal ram_reg_0_i_502_n_7 : STD_LOGIC;
  signal ram_reg_0_i_502_n_8 : STD_LOGIC;
  signal ram_reg_0_i_513_n_10 : STD_LOGIC;
  signal ram_reg_0_i_513_n_11 : STD_LOGIC;
  signal ram_reg_0_i_513_n_12 : STD_LOGIC;
  signal ram_reg_0_i_513_n_5 : STD_LOGIC;
  signal ram_reg_0_i_513_n_6 : STD_LOGIC;
  signal ram_reg_0_i_513_n_7 : STD_LOGIC;
  signal ram_reg_0_i_513_n_8 : STD_LOGIC;
  signal ram_reg_0_i_513_n_9 : STD_LOGIC;
  signal ram_reg_0_i_514_n_5 : STD_LOGIC;
  signal ram_reg_0_i_514_n_6 : STD_LOGIC;
  signal ram_reg_0_i_514_n_7 : STD_LOGIC;
  signal ram_reg_0_i_514_n_8 : STD_LOGIC;
  signal ram_reg_0_i_515_n_5 : STD_LOGIC;
  signal ram_reg_0_i_515_n_6 : STD_LOGIC;
  signal ram_reg_0_i_515_n_7 : STD_LOGIC;
  signal ram_reg_0_i_515_n_8 : STD_LOGIC;
  signal ram_reg_0_i_530_n_10 : STD_LOGIC;
  signal ram_reg_0_i_530_n_11 : STD_LOGIC;
  signal ram_reg_0_i_530_n_12 : STD_LOGIC;
  signal ram_reg_0_i_530_n_5 : STD_LOGIC;
  signal ram_reg_0_i_530_n_6 : STD_LOGIC;
  signal ram_reg_0_i_530_n_7 : STD_LOGIC;
  signal ram_reg_0_i_530_n_8 : STD_LOGIC;
  signal ram_reg_0_i_530_n_9 : STD_LOGIC;
  signal ram_reg_0_i_531_n_5 : STD_LOGIC;
  signal ram_reg_0_i_531_n_6 : STD_LOGIC;
  signal ram_reg_0_i_531_n_7 : STD_LOGIC;
  signal ram_reg_0_i_531_n_8 : STD_LOGIC;
  signal ram_reg_0_i_532_n_5 : STD_LOGIC;
  signal ram_reg_0_i_532_n_6 : STD_LOGIC;
  signal ram_reg_0_i_532_n_7 : STD_LOGIC;
  signal ram_reg_0_i_532_n_8 : STD_LOGIC;
  signal ram_reg_0_i_533_n_5 : STD_LOGIC;
  signal ram_reg_0_i_534_n_5 : STD_LOGIC;
  signal ram_reg_0_i_535_n_5 : STD_LOGIC;
  signal ram_reg_0_i_536_n_5 : STD_LOGIC;
  signal ram_reg_0_i_556_n_5 : STD_LOGIC;
  signal ram_reg_0_i_557_n_5 : STD_LOGIC;
  signal ram_reg_0_i_558_n_5 : STD_LOGIC;
  signal ram_reg_0_i_559_n_5 : STD_LOGIC;
  signal ram_reg_0_i_560_n_5 : STD_LOGIC;
  signal ram_reg_0_i_561_n_5 : STD_LOGIC;
  signal ram_reg_0_i_562_n_5 : STD_LOGIC;
  signal ram_reg_0_i_563_n_5 : STD_LOGIC;
  signal ram_reg_0_i_564_n_5 : STD_LOGIC;
  signal ram_reg_0_i_565_n_5 : STD_LOGIC;
  signal ram_reg_0_i_566_n_5 : STD_LOGIC;
  signal ram_reg_0_i_567_n_5 : STD_LOGIC;
  signal ram_reg_0_i_568_n_5 : STD_LOGIC;
  signal ram_reg_0_i_614_n_5 : STD_LOGIC;
  signal ram_reg_0_i_615_n_5 : STD_LOGIC;
  signal ram_reg_0_i_616_n_5 : STD_LOGIC;
  signal ram_reg_0_i_617_n_5 : STD_LOGIC;
  signal ram_reg_0_i_618_n_5 : STD_LOGIC;
  signal ram_reg_0_i_619_n_5 : STD_LOGIC;
  signal ram_reg_0_i_620_n_5 : STD_LOGIC;
  signal ram_reg_0_i_621_n_5 : STD_LOGIC;
  signal ram_reg_0_i_622_n_5 : STD_LOGIC;
  signal ram_reg_0_i_623_n_5 : STD_LOGIC;
  signal ram_reg_0_i_624_n_5 : STD_LOGIC;
  signal ram_reg_0_i_625_n_5 : STD_LOGIC;
  signal ram_reg_0_i_79_n_5 : STD_LOGIC;
  signal \ram_reg_0_i_82__0_n_5\ : STD_LOGIC;
  signal \ram_reg_1_i_3__0_n_5\ : STD_LOGIC;
  signal \ram_reg_1_i_5__0_n_5\ : STD_LOGIC;
  signal ram_reg_2_i_4_n_5 : STD_LOGIC;
  signal \ram_reg_2_i_6__0_n_5\ : STD_LOGIC;
  signal \ram_reg_3_i_3__0_n_5\ : STD_LOGIC;
  signal \ram_reg_3_i_5__0_n_5\ : STD_LOGIC;
  signal \ram_reg_4_i_3__0_n_5\ : STD_LOGIC;
  signal \ram_reg_4_i_5__0_n_5\ : STD_LOGIC;
  signal ram_reg_5_i_4_n_5 : STD_LOGIC;
  signal \ram_reg_5_i_6__0_n_5\ : STD_LOGIC;
  signal \ram_reg_6_i_3__0_n_5\ : STD_LOGIC;
  signal \ram_reg_6_i_5__0_n_5\ : STD_LOGIC;
  signal ram_reg_7_i_4_n_5 : STD_LOGIC;
  signal \ram_reg_7_i_6__0_n_5\ : STD_LOGIC;
  signal reg_3550 : STD_LOGIC;
  signal reg_3552 : STD_LOGIC;
  signal reg_3600 : STD_LOGIC;
  signal select_ln24_10_fu_540_p3 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal select_ln24_14_reg_1265 : STD_LOGIC;
  signal \select_ln24_14_reg_1265[0]_i_2_n_5\ : STD_LOGIC;
  signal select_ln24_8_reg_1255 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \select_ln24_8_reg_1255[3]_i_2_n_5\ : STD_LOGIC;
  signal \select_ln24_8_reg_1255[3]_i_3_n_5\ : STD_LOGIC;
  signal \select_ln24_8_reg_1255[3]_i_4_n_5\ : STD_LOGIC;
  signal \select_ln24_8_reg_1255[3]_i_5_n_5\ : STD_LOGIC;
  signal \select_ln24_8_reg_1255[3]_i_6_n_5\ : STD_LOGIC;
  signal \select_ln24_8_reg_1255[3]_i_7_n_5\ : STD_LOGIC;
  signal \select_ln24_8_reg_1255[3]_i_8_n_5\ : STD_LOGIC;
  signal \select_ln24_8_reg_1255[3]_i_9_n_5\ : STD_LOGIC;
  signal \select_ln24_8_reg_1255[5]_i_2_n_5\ : STD_LOGIC;
  signal \select_ln24_8_reg_1255[5]_i_3_n_5\ : STD_LOGIC;
  signal \select_ln24_8_reg_1255[5]_i_4_n_5\ : STD_LOGIC;
  signal \select_ln24_8_reg_1255_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln24_8_reg_1255_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \select_ln24_8_reg_1255_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \select_ln24_8_reg_1255_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \select_ln24_8_reg_1255_reg[5]_i_1_n_8\ : STD_LOGIC;
  signal select_ln24_9_fu_898_p3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal select_ln24_9_reg_1453 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \select_ln24_9_reg_1453_reg_n_5_[0]\ : STD_LOGIC;
  signal \select_ln24_9_reg_1453_reg_n_5_[1]\ : STD_LOGIC;
  signal \select_ln24_9_reg_1453_reg_n_5_[2]\ : STD_LOGIC;
  signal select_ln24_fu_488_p3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal select_ln24_reg_1245 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal select_ln32_14_reg_1489 : STD_LOGIC;
  signal \select_ln32_14_reg_1489_reg_n_5_[0]\ : STD_LOGIC;
  signal \select_ln32_14_reg_1489_reg_n_5_[1]\ : STD_LOGIC;
  signal \select_ln32_14_reg_1489_reg_n_5_[2]\ : STD_LOGIC;
  signal \select_ln32_14_reg_1489_reg_n_5_[3]\ : STD_LOGIC;
  signal \select_ln32_14_reg_1489_reg_n_5_[4]\ : STD_LOGIC;
  signal \select_ln32_14_reg_1489_reg_n_5_[5]\ : STD_LOGIC;
  signal \select_ln32_14_reg_1489_reg_n_5_[6]\ : STD_LOGIC;
  signal \select_ln32_14_reg_1489_reg_n_5_[7]\ : STD_LOGIC;
  signal select_ln32_fu_904_p3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal select_ln32_reg_1459 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tmp10_0_0_mid2_fu_640_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tmp10_0_0_mid2_reg_1320 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tmp10_0_0_mid2_reg_13200 : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[10]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[1]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[1]_i_3_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[1]_i_4_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[1]_i_5_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[1]_i_6_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[1]_i_7_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[5]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[5]_i_3_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[5]_i_4_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[5]_i_5_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[5]_i_6_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[5]_i_7_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[9]_i_11_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[9]_i_12_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[9]_i_13_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[9]_i_14_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[9]_i_15_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[9]_i_16_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[9]_i_17_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[9]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[9]_i_3_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[9]_i_4_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[9]_i_5_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[9]_i_6_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[9]_i_7_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[9]_i_8_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320[9]_i_9_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_10\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_6\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_7\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_8\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_9\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320_reg[5]_i_1_n_8\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_10\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_11\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_7\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_8\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_reg_1320_reg[9]_i_1_n_8\ : STD_LOGIC;
  signal tmp10_0_0_mid2_v_v_reg_1288 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \tmp10_0_0_mid2_v_v_reg_1288[1]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[1]_i_3_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[1]_i_4_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[1]_i_5_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[2]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[2]_i_3_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[2]_i_4_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[2]_i_5_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[3]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[3]_i_3_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[3]_i_4_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[4]_i_10_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[4]_i_11_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[4]_i_12_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[4]_i_13_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[4]_i_15_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[4]_i_16_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[4]_i_17_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[4]_i_18_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[4]_i_19_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[4]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[4]_i_3_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[4]_i_6_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[4]_i_8_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[4]_i_9_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[5]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[5]_i_3_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[6]_i_10_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[6]_i_11_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[6]_i_12_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[6]_i_13_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[6]_i_14_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[6]_i_15_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[6]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[6]_i_3_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288[6]_i_6_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_4_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_4_n_6\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_4_n_7\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_4_n_8\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_5_n_5\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_5_n_6\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_5_n_7\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_5_n_8\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288_reg[6]_i_4_n_8\ : STD_LOGIC;
  signal \tmp10_0_0_mid2_v_v_reg_1288_reg[6]_i_5_n_8\ : STD_LOGIC;
  signal tmp10_1_0_mid2_fu_654_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tmp10_1_0_mid2_reg_1325 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \tmp10_1_0_mid2_reg_1325[10]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[10]_i_3_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[1]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[1]_i_3_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[1]_i_4_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[1]_i_5_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[1]_i_6_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[1]_i_7_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[5]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[5]_i_3_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[5]_i_4_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[5]_i_5_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[5]_i_6_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_11_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_12_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_13_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_14_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_15_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_16_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_17_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_18_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_19_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_20_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_21_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_22_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_23_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_24_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_25_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_26_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_3_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_4_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_5_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_6_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_7_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_8_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325[9]_i_9_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_10\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_6\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_7\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_8\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_9\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325_reg[5]_i_1_n_8\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_10\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_11\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_12\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_7\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_8\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \tmp10_1_0_mid2_reg_1325_reg[9]_i_1_n_8\ : STD_LOGIC;
  signal tmp10_2_0_mid2_fu_737_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tmp10_2_0_mid2_reg_1385 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tmp10_2_0_mid2_reg_13850 : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[10]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[10]_i_3_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[1]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[1]_i_3_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[1]_i_4_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[1]_i_5_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[1]_i_6_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[1]_i_7_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[5]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[5]_i_3_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[5]_i_4_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[5]_i_5_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[5]_i_6_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[5]_i_7_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[9]_i_11_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[9]_i_12_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[9]_i_13_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[9]_i_14_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[9]_i_15_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[9]_i_16_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[9]_i_17_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[9]_i_18_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[9]_i_19_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[9]_i_20_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[9]_i_21_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[9]_i_22_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[9]_i_23_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[9]_i_24_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[9]_i_2_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[9]_i_3_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[9]_i_4_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[9]_i_5_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[9]_i_6_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[9]_i_7_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[9]_i_8_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385[9]_i_9_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_10\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_6\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_7\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_8\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_9\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385_reg[5]_i_1_n_8\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_10\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_11\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_12\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_7\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_8\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \tmp10_2_0_mid2_reg_1385_reg[9]_i_1_n_8\ : STD_LOGIC;
  signal tmp11_fu_697_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tmp11_mid1_fu_814_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tmp11_reg_13650 : STD_LOGIC;
  signal \tmp11_reg_1365[3]_i_2_n_5\ : STD_LOGIC;
  signal \tmp11_reg_1365[3]_i_3_n_5\ : STD_LOGIC;
  signal \tmp11_reg_1365[3]_i_4_n_5\ : STD_LOGIC;
  signal \tmp11_reg_1365[3]_i_5_n_5\ : STD_LOGIC;
  signal \tmp11_reg_1365_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \tmp11_reg_1365_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \tmp11_reg_1365_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \tmp11_reg_1365_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \tmp11_reg_1365_reg[6]_i_2_n_7\ : STD_LOGIC;
  signal \tmp11_reg_1365_reg[6]_i_2_n_8\ : STD_LOGIC;
  signal \tmp11_reg_1365_reg_n_5_[0]\ : STD_LOGIC;
  signal \tmp11_reg_1365_reg_n_5_[1]\ : STD_LOGIC;
  signal \tmp11_reg_1365_reg_n_5_[2]\ : STD_LOGIC;
  signal \tmp11_reg_1365_reg_n_5_[3]\ : STD_LOGIC;
  signal \tmp11_reg_1365_reg_n_5_[4]\ : STD_LOGIC;
  signal \tmp11_reg_1365_reg_n_5_[5]\ : STD_LOGIC;
  signal \tmp11_reg_1365_reg_n_5_[6]\ : STD_LOGIC;
  signal trunc_ln48_1_reg_1499 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln48_2_reg_1504 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln48_3_reg_1519 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln48_4_reg_1524 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln48_5_reg_1539 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \trunc_ln48_5_reg_1539[15]_i_1_n_5\ : STD_LOGIC;
  signal trunc_ln48_8_reg_1469 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln48_9_reg_1428 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal trunc_ln48_s_reg_1464 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln_reg_1423 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zext_ln24_19_reg_1300 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal zext_ln40_13_reg_1332 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal zext_ln40_15_reg_1349_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \zext_ln40_17_reg_1392[1]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln40_17_reg_1392[2]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln40_17_reg_1392[3]_i_2_n_5\ : STD_LOGIC;
  signal \zext_ln40_1_cast14_reg_1180[0]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln40_1_cast14_reg_1180[4]_i_1_n_5\ : STD_LOGIC;
  signal zext_ln40_1_cast14_reg_1180_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal zext_ln40_2_cast_mid_fu_588_p1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal zext_ln40_2_cast_reg_1223_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \zext_ln48_2_reg_1218[0]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln48_2_reg_1218[1]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln48_2_reg_1218[2]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln48_2_reg_1218[3]_i_1_n_5\ : STD_LOGIC;
  signal zext_ln48_2_reg_1218_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln40_20_reg_1484_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln40_20_reg_1484_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln48_10_reg_1514_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln48_12_reg_1529_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln48_13_reg_1534_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln48_17_reg_1549_reg[15]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln48_17_reg_1549_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_add_ln48_reg_1544_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln48_reg_1544_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln48_reg_1544_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln48_reg_1544_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln48_reg_1544_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln48_reg_1544_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln48_reg_1544_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_ln48_reg_1544_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_ln48_reg_1544_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln48_reg_1544_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 11 );
  signal NLW_add_ln48_reg_1544_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_ln48_reg_1544_reg_i_12_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_add_ln48_reg_1544_reg_i_12_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_add_ln48_reg_1544_reg_i_13_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_add_ln48_reg_1544_reg_i_13_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln23_reg_1228_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul_ln48_reg_1360_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mul_ln48_reg_1360_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_0_i_263_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_i_263_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_0_i_344_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_i_344_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_0_i_425_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_i_425_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_0_i_426_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_i_426_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_0_i_427_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_i_427_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_0_i_500_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_i_500_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_0_i_501_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_i_501_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_0_i_502_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_i_502_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_select_ln24_8_reg_1255_reg[5]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_select_ln24_8_reg_1255_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp10_0_0_mid2_reg_1320_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp10_0_0_mid2_reg_1320_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp10_0_0_mid2_reg_1320_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp10_0_0_mid2_reg_1320_reg[9]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_tmp10_0_0_mid2_reg_1320_reg[9]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp10_0_0_mid2_v_v_reg_1288_reg[6]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp10_0_0_mid2_v_v_reg_1288_reg[6]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp10_0_0_mid2_v_v_reg_1288_reg[6]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp10_0_0_mid2_v_v_reg_1288_reg[6]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp10_1_0_mid2_reg_1325_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp10_1_0_mid2_reg_1325_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp10_1_0_mid2_reg_1325_reg[9]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_tmp10_1_0_mid2_reg_1325_reg[9]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp10_2_0_mid2_reg_1385_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp10_2_0_mid2_reg_1385_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp10_2_0_mid2_reg_1385_reg[9]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_tmp10_2_0_mid2_reg_1385_reg[9]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp11_reg_1365_reg[6]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp11_reg_1365_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln23_reg_1370[1]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \add_ln23_reg_1370[2]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \add_ln23_reg_1370[3]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \add_ln23_reg_1370[4]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \add_ln23_reg_1370[6]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \add_ln23_reg_1370[7]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \add_ln23_reg_1370[8]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \add_ln23_reg_1370[9]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \add_ln32_2_reg_1295[0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \add_ln32_2_reg_1295[1]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \add_ln32_2_reg_1295[2]_i_2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \add_ln32_2_reg_1295[3]_i_2\ : label is "soft_lutpair22";
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln48_17_reg_1549[11]_i_11\ : label is "lutpair52";
  attribute HLUTNM of \add_ln48_17_reg_1549[11]_i_12\ : label is "lutpair51";
  attribute HLUTNM of \add_ln48_17_reg_1549[11]_i_13\ : label is "lutpair50";
  attribute HLUTNM of \add_ln48_17_reg_1549[11]_i_14\ : label is "lutpair49";
  attribute HLUTNM of \add_ln48_17_reg_1549[11]_i_15\ : label is "lutpair53";
  attribute HLUTNM of \add_ln48_17_reg_1549[11]_i_16\ : label is "lutpair52";
  attribute HLUTNM of \add_ln48_17_reg_1549[11]_i_17\ : label is "lutpair51";
  attribute HLUTNM of \add_ln48_17_reg_1549[11]_i_18\ : label is "lutpair50";
  attribute HLUTNM of \add_ln48_17_reg_1549[11]_i_2\ : label is "lutpair70";
  attribute HLUTNM of \add_ln48_17_reg_1549[11]_i_3\ : label is "lutpair69";
  attribute HLUTNM of \add_ln48_17_reg_1549[11]_i_4\ : label is "lutpair68";
  attribute HLUTNM of \add_ln48_17_reg_1549[11]_i_5\ : label is "lutpair67";
  attribute HLUTNM of \add_ln48_17_reg_1549[11]_i_6\ : label is "lutpair71";
  attribute HLUTNM of \add_ln48_17_reg_1549[11]_i_7\ : label is "lutpair70";
  attribute HLUTNM of \add_ln48_17_reg_1549[11]_i_8\ : label is "lutpair69";
  attribute HLUTNM of \add_ln48_17_reg_1549[11]_i_9\ : label is "lutpair68";
  attribute HLUTNM of \add_ln48_17_reg_1549[15]_i_12\ : label is "lutpair59";
  attribute HLUTNM of \add_ln48_17_reg_1549[15]_i_13\ : label is "lutpair58";
  attribute HLUTNM of \add_ln48_17_reg_1549[15]_i_14\ : label is "lutpair57";
  attribute HLUTNM of \add_ln48_17_reg_1549[15]_i_17\ : label is "lutpair59";
  attribute HLUTNM of \add_ln48_17_reg_1549[15]_i_18\ : label is "lutpair58";
  attribute HLUTNM of \add_ln48_17_reg_1549[15]_i_19\ : label is "lutpair56";
  attribute HLUTNM of \add_ln48_17_reg_1549[15]_i_20\ : label is "lutpair55";
  attribute HLUTNM of \add_ln48_17_reg_1549[15]_i_21\ : label is "lutpair54";
  attribute HLUTNM of \add_ln48_17_reg_1549[15]_i_22\ : label is "lutpair53";
  attribute HLUTNM of \add_ln48_17_reg_1549[15]_i_23\ : label is "lutpair57";
  attribute HLUTNM of \add_ln48_17_reg_1549[15]_i_24\ : label is "lutpair56";
  attribute HLUTNM of \add_ln48_17_reg_1549[15]_i_25\ : label is "lutpair55";
  attribute HLUTNM of \add_ln48_17_reg_1549[15]_i_26\ : label is "lutpair54";
  attribute HLUTNM of \add_ln48_17_reg_1549[15]_i_3\ : label is "lutpair73";
  attribute HLUTNM of \add_ln48_17_reg_1549[15]_i_4\ : label is "lutpair72";
  attribute HLUTNM of \add_ln48_17_reg_1549[15]_i_5\ : label is "lutpair71";
  attribute HLUTNM of \add_ln48_17_reg_1549[15]_i_8\ : label is "lutpair73";
  attribute HLUTNM of \add_ln48_17_reg_1549[15]_i_9\ : label is "lutpair72";
  attribute HLUTNM of \add_ln48_17_reg_1549[3]_i_2\ : label is "lutpair62";
  attribute HLUTNM of \add_ln48_17_reg_1549[3]_i_3\ : label is "lutpair61";
  attribute HLUTNM of \add_ln48_17_reg_1549[3]_i_4\ : label is "lutpair60";
  attribute HLUTNM of \add_ln48_17_reg_1549[3]_i_5\ : label is "lutpair63";
  attribute HLUTNM of \add_ln48_17_reg_1549[3]_i_6\ : label is "lutpair62";
  attribute HLUTNM of \add_ln48_17_reg_1549[3]_i_7\ : label is "lutpair61";
  attribute HLUTNM of \add_ln48_17_reg_1549[3]_i_8\ : label is "lutpair60";
  attribute HLUTNM of \add_ln48_17_reg_1549[7]_i_11\ : label is "lutpair48";
  attribute HLUTNM of \add_ln48_17_reg_1549[7]_i_12\ : label is "lutpair47";
  attribute HLUTNM of \add_ln48_17_reg_1549[7]_i_13\ : label is "lutpair46";
  attribute HLUTNM of \add_ln48_17_reg_1549[7]_i_14\ : label is "lutpair49";
  attribute HLUTNM of \add_ln48_17_reg_1549[7]_i_15\ : label is "lutpair48";
  attribute HLUTNM of \add_ln48_17_reg_1549[7]_i_16\ : label is "lutpair47";
  attribute HLUTNM of \add_ln48_17_reg_1549[7]_i_17\ : label is "lutpair46";
  attribute HLUTNM of \add_ln48_17_reg_1549[7]_i_2\ : label is "lutpair66";
  attribute HLUTNM of \add_ln48_17_reg_1549[7]_i_3\ : label is "lutpair65";
  attribute HLUTNM of \add_ln48_17_reg_1549[7]_i_4\ : label is "lutpair64";
  attribute HLUTNM of \add_ln48_17_reg_1549[7]_i_5\ : label is "lutpair63";
  attribute HLUTNM of \add_ln48_17_reg_1549[7]_i_6\ : label is "lutpair67";
  attribute HLUTNM of \add_ln48_17_reg_1549[7]_i_7\ : label is "lutpair66";
  attribute HLUTNM of \add_ln48_17_reg_1549[7]_i_8\ : label is "lutpair65";
  attribute HLUTNM of \add_ln48_17_reg_1549[7]_i_9\ : label is "lutpair64";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of add_ln48_reg_1544_reg_i_12 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of add_ln48_reg_1544_reg_i_13 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of add_ln48_reg_1544_reg_i_14 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of add_ln48_reg_1544_reg_i_15 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \ap_CS_fsm[21]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \ap_CS_fsm[22]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \ap_CS_fsm[29]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ap_CS_fsm[30]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1\ : label is "soft_lutpair24";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute SOFT_HLUTNM of grp_depthwise_conv2d_fix_1_fu_447_ap_start_reg_i_1 : label is "soft_lutpair38";
  attribute METHODOLOGY_DRC_VIOS of \mul_ln48_reg_1360_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \mul_ln48_reg_1360_reg[6]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \out_d_reg_1232[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \out_w_reg_1344[0]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \out_w_reg_1344[1]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \out_w_reg_1344[2]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \out_w_reg_1344[3]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \q0_reg_i_19__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \q0_reg_i_20__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \q0_reg_i_31__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \q0_reg_i_33__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \q0_reg_i_35__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of q0_reg_i_37 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of q0_reg_i_38 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \q0_reg_i_40__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \q0_reg_i_42__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of q0_reg_i_43 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of q0_reg_i_45 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of q0_reg_i_47 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of q0_reg_i_48 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of q0_reg_i_49 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of q0_reg_i_50 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of q0_reg_i_51 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of q0_reg_i_52 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of ram_reg_0_i_157 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of ram_reg_0_i_345 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of ram_reg_0_i_96 : label is "soft_lutpair25";
  attribute METHODOLOGY_DRC_VIOS of \select_ln24_8_reg_1255_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \select_ln24_8_reg_1255_reg[5]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \select_ln24_9_reg_1453[0]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \select_ln24_9_reg_1453[1]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \select_ln24_9_reg_1453[2]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \select_ln24_9_reg_1453[3]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \select_ln32_reg_1459[0]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \select_ln32_reg_1459[1]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \select_ln32_reg_1459[2]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \select_ln32_reg_1459[3]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \tmp10_0_0_mid2_reg_1320[0]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \tmp10_0_0_mid2_reg_1320[5]_i_7\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \tmp10_0_0_mid2_reg_1320[9]_i_11\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \tmp10_0_0_mid2_reg_1320[9]_i_12\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \tmp10_0_0_mid2_reg_1320[9]_i_13\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \tmp10_0_0_mid2_v_v_reg_1288[3]_i_4\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \tmp10_0_0_mid2_v_v_reg_1288[4]_i_3\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \tmp10_0_0_mid2_v_v_reg_1288[6]_i_7\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \tmp10_0_0_mid2_v_v_reg_1288[6]_i_9\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \tmp10_1_0_mid2_reg_1325[10]_i_3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \tmp10_1_0_mid2_reg_1325[9]_i_11\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \tmp10_1_0_mid2_reg_1325[9]_i_13\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \tmp10_1_0_mid2_reg_1325[9]_i_14\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \tmp10_1_0_mid2_reg_1325[9]_i_16\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \tmp10_1_0_mid2_reg_1325[9]_i_17\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \tmp10_1_0_mid2_reg_1325[9]_i_18\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \tmp10_1_0_mid2_reg_1325[9]_i_19\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \tmp10_1_0_mid2_reg_1325[9]_i_21\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \tmp10_2_0_mid2_reg_1385[10]_i_3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \tmp10_2_0_mid2_reg_1385[5]_i_7\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \tmp10_2_0_mid2_reg_1385[9]_i_11\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \tmp10_2_0_mid2_reg_1385[9]_i_13\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \tmp10_2_0_mid2_reg_1385[9]_i_14\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \tmp10_2_0_mid2_reg_1385[9]_i_16\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \tmp10_2_0_mid2_reg_1385[9]_i_17\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \tmp10_2_0_mid2_reg_1385[9]_i_18\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \tmp10_2_0_mid2_reg_1385[9]_i_19\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \tmp10_2_0_mid2_reg_1385[9]_i_20\ : label is "soft_lutpair28";
  attribute METHODOLOGY_DRC_VIOS of \tmp11_reg_1365_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp11_reg_1365_reg[6]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \zext_ln40_17_reg_1392[2]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \zext_ln40_17_reg_1392[3]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \zext_ln40_1_cast14_reg_1180[0]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \zext_ln40_1_cast14_reg_1180[4]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \zext_ln48_2_reg_1218[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \zext_ln48_2_reg_1218[2]_i_1\ : label is "soft_lutpair13";
begin
  \ap_CS_fsm_reg[5]_0\(0) <= \^ap_cs_fsm_reg[5]_0\(0);
\add_ln23_reg_1370[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \indvar_flatten48_reg_298_reg_n_5_[0]\,
      O => add_ln23_fu_702_p2(0)
    );
\add_ln23_reg_1370[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_enable_reg_pp0_iter0,
      O => add_ln23_reg_13700
    );
\add_ln23_reg_1370[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \indvar_flatten48_reg_298_reg_n_5_[8]\,
      I1 => \indvar_flatten48_reg_298_reg_n_5_[6]\,
      I2 => \add_ln23_reg_1370[10]_i_3_n_5\,
      I3 => \indvar_flatten48_reg_298_reg_n_5_[7]\,
      I4 => \indvar_flatten48_reg_298_reg_n_5_[9]\,
      I5 => \indvar_flatten48_reg_298_reg_n_5_[10]\,
      O => add_ln23_fu_702_p2(10)
    );
\add_ln23_reg_1370[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \indvar_flatten48_reg_298_reg_n_5_[5]\,
      I1 => \indvar_flatten48_reg_298_reg_n_5_[3]\,
      I2 => \indvar_flatten48_reg_298_reg_n_5_[1]\,
      I3 => \indvar_flatten48_reg_298_reg_n_5_[0]\,
      I4 => \indvar_flatten48_reg_298_reg_n_5_[2]\,
      I5 => \indvar_flatten48_reg_298_reg_n_5_[4]\,
      O => \add_ln23_reg_1370[10]_i_3_n_5\
    );
\add_ln23_reg_1370[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \indvar_flatten48_reg_298_reg_n_5_[0]\,
      I1 => \indvar_flatten48_reg_298_reg_n_5_[1]\,
      O => add_ln23_fu_702_p2(1)
    );
\add_ln23_reg_1370[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \indvar_flatten48_reg_298_reg_n_5_[0]\,
      I1 => \indvar_flatten48_reg_298_reg_n_5_[1]\,
      I2 => \indvar_flatten48_reg_298_reg_n_5_[2]\,
      O => add_ln23_fu_702_p2(2)
    );
\add_ln23_reg_1370[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \indvar_flatten48_reg_298_reg_n_5_[1]\,
      I1 => \indvar_flatten48_reg_298_reg_n_5_[0]\,
      I2 => \indvar_flatten48_reg_298_reg_n_5_[2]\,
      I3 => \indvar_flatten48_reg_298_reg_n_5_[3]\,
      O => add_ln23_fu_702_p2(3)
    );
\add_ln23_reg_1370[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \indvar_flatten48_reg_298_reg_n_5_[2]\,
      I1 => \indvar_flatten48_reg_298_reg_n_5_[0]\,
      I2 => \indvar_flatten48_reg_298_reg_n_5_[1]\,
      I3 => \indvar_flatten48_reg_298_reg_n_5_[3]\,
      I4 => \indvar_flatten48_reg_298_reg_n_5_[4]\,
      O => add_ln23_fu_702_p2(4)
    );
\add_ln23_reg_1370[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \indvar_flatten48_reg_298_reg_n_5_[3]\,
      I1 => \indvar_flatten48_reg_298_reg_n_5_[1]\,
      I2 => \indvar_flatten48_reg_298_reg_n_5_[0]\,
      I3 => \indvar_flatten48_reg_298_reg_n_5_[2]\,
      I4 => \indvar_flatten48_reg_298_reg_n_5_[4]\,
      I5 => \indvar_flatten48_reg_298_reg_n_5_[5]\,
      O => add_ln23_fu_702_p2(5)
    );
\add_ln23_reg_1370[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln23_reg_1370[10]_i_3_n_5\,
      I1 => \indvar_flatten48_reg_298_reg_n_5_[6]\,
      O => add_ln23_fu_702_p2(6)
    );
\add_ln23_reg_1370[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \add_ln23_reg_1370[10]_i_3_n_5\,
      I1 => \indvar_flatten48_reg_298_reg_n_5_[6]\,
      I2 => \indvar_flatten48_reg_298_reg_n_5_[7]\,
      O => add_ln23_fu_702_p2(7)
    );
\add_ln23_reg_1370[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \indvar_flatten48_reg_298_reg_n_5_[6]\,
      I1 => \add_ln23_reg_1370[10]_i_3_n_5\,
      I2 => \indvar_flatten48_reg_298_reg_n_5_[7]\,
      I3 => \indvar_flatten48_reg_298_reg_n_5_[8]\,
      O => add_ln23_fu_702_p2(8)
    );
\add_ln23_reg_1370[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \indvar_flatten48_reg_298_reg_n_5_[7]\,
      I1 => \add_ln23_reg_1370[10]_i_3_n_5\,
      I2 => \indvar_flatten48_reg_298_reg_n_5_[6]\,
      I3 => \indvar_flatten48_reg_298_reg_n_5_[8]\,
      I4 => \indvar_flatten48_reg_298_reg_n_5_[9]\,
      O => add_ln23_fu_702_p2(9)
    );
\add_ln23_reg_1370_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_13700,
      D => add_ln23_fu_702_p2(0),
      Q => add_ln23_reg_1370(0),
      R => '0'
    );
\add_ln23_reg_1370_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_13700,
      D => add_ln23_fu_702_p2(10),
      Q => add_ln23_reg_1370(10),
      R => '0'
    );
\add_ln23_reg_1370_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_13700,
      D => add_ln23_fu_702_p2(1),
      Q => add_ln23_reg_1370(1),
      R => '0'
    );
\add_ln23_reg_1370_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_13700,
      D => add_ln23_fu_702_p2(2),
      Q => add_ln23_reg_1370(2),
      R => '0'
    );
\add_ln23_reg_1370_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_13700,
      D => add_ln23_fu_702_p2(3),
      Q => add_ln23_reg_1370(3),
      R => '0'
    );
\add_ln23_reg_1370_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_13700,
      D => add_ln23_fu_702_p2(4),
      Q => add_ln23_reg_1370(4),
      R => '0'
    );
\add_ln23_reg_1370_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_13700,
      D => add_ln23_fu_702_p2(5),
      Q => add_ln23_reg_1370(5),
      R => '0'
    );
\add_ln23_reg_1370_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_13700,
      D => add_ln23_fu_702_p2(6),
      Q => add_ln23_reg_1370(6),
      R => '0'
    );
\add_ln23_reg_1370_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_13700,
      D => add_ln23_fu_702_p2(7),
      Q => add_ln23_reg_1370(7),
      R => '0'
    );
\add_ln23_reg_1370_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_13700,
      D => add_ln23_fu_702_p2(8),
      Q => add_ln23_reg_1370(8),
      R => '0'
    );
\add_ln23_reg_1370_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_13700,
      D => add_ln23_fu_702_p2(9),
      Q => add_ln23_reg_1370(9),
      R => '0'
    );
\add_ln32_2_reg_1295[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => indvar_flatten_reg_322(0),
      I1 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \select_ln32_14_reg_1489_reg_n_5_[0]\,
      O => add_ln32_2_fu_606_p2(0)
    );
\add_ln32_2_reg_1295[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => indvar_flatten_reg_322(0),
      I1 => \select_ln32_14_reg_1489_reg_n_5_[0]\,
      I2 => indvar_flatten_reg_322(1),
      I3 => indvar_flatten48_reg_2980,
      I4 => \select_ln32_14_reg_1489_reg_n_5_[1]\,
      O => add_ln32_2_fu_606_p2(1)
    );
\add_ln32_2_reg_1295[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => ap_phi_mux_indvar_flatten_phi_fu_326_p4(0),
      I1 => \select_ln32_14_reg_1489_reg_n_5_[1]\,
      I2 => indvar_flatten_reg_322(1),
      I3 => indvar_flatten_reg_322(2),
      I4 => indvar_flatten48_reg_2980,
      I5 => \select_ln32_14_reg_1489_reg_n_5_[2]\,
      O => add_ln32_2_fu_606_p2(2)
    );
\add_ln32_2_reg_1295[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \select_ln32_14_reg_1489_reg_n_5_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I4 => indvar_flatten_reg_322(0),
      O => ap_phi_mux_indvar_flatten_phi_fu_326_p4(0)
    );
\add_ln32_2_reg_1295[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => \add_ln32_2_reg_1295[3]_i_2_n_5\,
      I1 => \select_ln32_14_reg_1489_reg_n_5_[2]\,
      I2 => indvar_flatten_reg_322(2),
      I3 => indvar_flatten_reg_322(3),
      I4 => indvar_flatten48_reg_2980,
      I5 => \select_ln32_14_reg_1489_reg_n_5_[3]\,
      O => add_ln32_2_fu_606_p2(3)
    );
\add_ln32_2_reg_1295[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => indvar_flatten_reg_322(1),
      I1 => \select_ln32_14_reg_1489_reg_n_5_[1]\,
      I2 => indvar_flatten_reg_322(0),
      I3 => indvar_flatten48_reg_2980,
      I4 => \select_ln32_14_reg_1489_reg_n_5_[0]\,
      O => \add_ln32_2_reg_1295[3]_i_2_n_5\
    );
\add_ln32_2_reg_1295[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => \add_ln32_2_reg_1295[4]_i_2_n_5\,
      I1 => \select_ln32_14_reg_1489_reg_n_5_[3]\,
      I2 => indvar_flatten_reg_322(3),
      I3 => indvar_flatten_reg_322(4),
      I4 => indvar_flatten48_reg_2980,
      I5 => \select_ln32_14_reg_1489_reg_n_5_[4]\,
      O => add_ln32_2_fu_606_p2(4)
    );
\add_ln32_2_reg_1295[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => indvar_flatten_reg_322(2),
      I1 => \select_ln32_14_reg_1489_reg_n_5_[2]\,
      I2 => ap_phi_mux_indvar_flatten_phi_fu_326_p4(0),
      I3 => \select_ln32_14_reg_1489_reg_n_5_[1]\,
      I4 => indvar_flatten48_reg_2980,
      I5 => indvar_flatten_reg_322(1),
      O => \add_ln32_2_reg_1295[4]_i_2_n_5\
    );
\add_ln32_2_reg_1295[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => \add_ln32_2_reg_1295[5]_i_2_n_5\,
      I1 => \select_ln32_14_reg_1489_reg_n_5_[4]\,
      I2 => indvar_flatten_reg_322(4),
      I3 => indvar_flatten_reg_322(5),
      I4 => indvar_flatten48_reg_2980,
      I5 => \select_ln32_14_reg_1489_reg_n_5_[5]\,
      O => add_ln32_2_fu_606_p2(5)
    );
\add_ln32_2_reg_1295[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => indvar_flatten_reg_322(3),
      I1 => \select_ln32_14_reg_1489_reg_n_5_[3]\,
      I2 => \add_ln32_2_reg_1295[3]_i_2_n_5\,
      I3 => \select_ln32_14_reg_1489_reg_n_5_[2]\,
      I4 => indvar_flatten48_reg_2980,
      I5 => indvar_flatten_reg_322(2),
      O => \add_ln32_2_reg_1295[5]_i_2_n_5\
    );
\add_ln32_2_reg_1295[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => \add_ln32_2_reg_1295[6]_i_2_n_5\,
      I1 => \select_ln32_14_reg_1489_reg_n_5_[5]\,
      I2 => indvar_flatten_reg_322(5),
      I3 => indvar_flatten_reg_322(6),
      I4 => indvar_flatten48_reg_2980,
      I5 => \select_ln32_14_reg_1489_reg_n_5_[6]\,
      O => add_ln32_2_fu_606_p2(6)
    );
\add_ln32_2_reg_1295[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => indvar_flatten_reg_322(4),
      I1 => \select_ln32_14_reg_1489_reg_n_5_[4]\,
      I2 => \add_ln32_2_reg_1295[4]_i_2_n_5\,
      I3 => \select_ln32_14_reg_1489_reg_n_5_[3]\,
      I4 => indvar_flatten48_reg_2980,
      I5 => indvar_flatten_reg_322(3),
      O => \add_ln32_2_reg_1295[6]_i_2_n_5\
    );
\add_ln32_2_reg_1295[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => icmp_ln23_fu_472_p2,
      O => add_ln32_2_reg_12950
    );
\add_ln32_2_reg_1295[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => \add_ln32_2_reg_1295[7]_i_3_n_5\,
      I1 => \select_ln32_14_reg_1489_reg_n_5_[6]\,
      I2 => indvar_flatten_reg_322(6),
      I3 => indvar_flatten_reg_322(7),
      I4 => indvar_flatten48_reg_2980,
      I5 => \select_ln32_14_reg_1489_reg_n_5_[7]\,
      O => add_ln32_2_fu_606_p2(7)
    );
\add_ln32_2_reg_1295[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => indvar_flatten_reg_322(5),
      I1 => \select_ln32_14_reg_1489_reg_n_5_[5]\,
      I2 => \add_ln32_2_reg_1295[5]_i_2_n_5\,
      I3 => \select_ln32_14_reg_1489_reg_n_5_[4]\,
      I4 => indvar_flatten48_reg_2980,
      I5 => indvar_flatten_reg_322(4),
      O => \add_ln32_2_reg_1295[7]_i_3_n_5\
    );
\add_ln32_2_reg_1295_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => add_ln32_2_fu_606_p2(0),
      Q => add_ln32_2_reg_1295(0),
      R => '0'
    );
\add_ln32_2_reg_1295_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => add_ln32_2_fu_606_p2(1),
      Q => add_ln32_2_reg_1295(1),
      R => '0'
    );
\add_ln32_2_reg_1295_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => add_ln32_2_fu_606_p2(2),
      Q => add_ln32_2_reg_1295(2),
      R => '0'
    );
\add_ln32_2_reg_1295_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => add_ln32_2_fu_606_p2(3),
      Q => add_ln32_2_reg_1295(3),
      R => '0'
    );
\add_ln32_2_reg_1295_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => add_ln32_2_fu_606_p2(4),
      Q => add_ln32_2_reg_1295(4),
      R => '0'
    );
\add_ln32_2_reg_1295_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => add_ln32_2_fu_606_p2(5),
      Q => add_ln32_2_reg_1295(5),
      R => '0'
    );
\add_ln32_2_reg_1295_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => add_ln32_2_fu_606_p2(6),
      Q => add_ln32_2_reg_1295(6),
      R => '0'
    );
\add_ln32_2_reg_1295_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => add_ln32_2_fu_606_p2(7),
      Q => add_ln32_2_reg_1295(7),
      R => '0'
    );
\add_ln40_20_reg_1484[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(0),
      I1 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      O => add_ln40_20_reg_14840
    );
\add_ln40_20_reg_1484[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1385(3),
      I1 => C(3),
      O => \add_ln40_20_reg_1484[3]_i_2_n_5\
    );
\add_ln40_20_reg_1484[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1385(2),
      I1 => C(2),
      O => \add_ln40_20_reg_1484[3]_i_3_n_5\
    );
\add_ln40_20_reg_1484[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1385(1),
      I1 => C(1),
      O => \add_ln40_20_reg_1484[3]_i_4_n_5\
    );
\add_ln40_20_reg_1484[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1385(0),
      I1 => C(0),
      O => \add_ln40_20_reg_1484[3]_i_5_n_5\
    );
\add_ln40_20_reg_1484_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_20_reg_14840,
      D => add_ln40_20_fu_953_p2(0),
      Q => add_ln40_20_reg_1484(0),
      R => '0'
    );
\add_ln40_20_reg_1484_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_20_reg_14840,
      D => add_ln40_20_fu_953_p2(10),
      Q => add_ln40_20_reg_1484(10),
      R => '0'
    );
\add_ln40_20_reg_1484_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln40_20_reg_1484_reg[7]_i_1_n_5\,
      CO(3 downto 2) => \NLW_add_ln40_20_reg_1484_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln40_20_reg_1484_reg[10]_i_2_n_7\,
      CO(0) => \add_ln40_20_reg_1484_reg[10]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => tmp10_2_0_mid2_reg_1385(9 downto 8),
      O(3) => \NLW_add_ln40_20_reg_1484_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln40_20_fu_953_p2(10 downto 8),
      S(3) => '0',
      S(2 downto 0) => tmp10_2_0_mid2_reg_1385(10 downto 8)
    );
\add_ln40_20_reg_1484_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_20_reg_14840,
      D => add_ln40_20_fu_953_p2(1),
      Q => add_ln40_20_reg_1484(1),
      R => '0'
    );
\add_ln40_20_reg_1484_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_20_reg_14840,
      D => add_ln40_20_fu_953_p2(2),
      Q => add_ln40_20_reg_1484(2),
      R => '0'
    );
\add_ln40_20_reg_1484_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_20_reg_14840,
      D => add_ln40_20_fu_953_p2(3),
      Q => add_ln40_20_reg_1484(3),
      R => '0'
    );
\add_ln40_20_reg_1484_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln40_20_reg_1484_reg[3]_i_1_n_5\,
      CO(2) => \add_ln40_20_reg_1484_reg[3]_i_1_n_6\,
      CO(1) => \add_ln40_20_reg_1484_reg[3]_i_1_n_7\,
      CO(0) => \add_ln40_20_reg_1484_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => tmp10_2_0_mid2_reg_1385(3 downto 0),
      O(3 downto 0) => add_ln40_20_fu_953_p2(3 downto 0),
      S(3) => \add_ln40_20_reg_1484[3]_i_2_n_5\,
      S(2) => \add_ln40_20_reg_1484[3]_i_3_n_5\,
      S(1) => \add_ln40_20_reg_1484[3]_i_4_n_5\,
      S(0) => \add_ln40_20_reg_1484[3]_i_5_n_5\
    );
\add_ln40_20_reg_1484_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_20_reg_14840,
      D => add_ln40_20_fu_953_p2(4),
      Q => add_ln40_20_reg_1484(4),
      R => '0'
    );
\add_ln40_20_reg_1484_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_20_reg_14840,
      D => add_ln40_20_fu_953_p2(5),
      Q => add_ln40_20_reg_1484(5),
      R => '0'
    );
\add_ln40_20_reg_1484_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_20_reg_14840,
      D => add_ln40_20_fu_953_p2(6),
      Q => add_ln40_20_reg_1484(6),
      R => '0'
    );
\add_ln40_20_reg_1484_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_20_reg_14840,
      D => add_ln40_20_fu_953_p2(7),
      Q => add_ln40_20_reg_1484(7),
      R => '0'
    );
\add_ln40_20_reg_1484_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln40_20_reg_1484_reg[3]_i_1_n_5\,
      CO(3) => \add_ln40_20_reg_1484_reg[7]_i_1_n_5\,
      CO(2) => \add_ln40_20_reg_1484_reg[7]_i_1_n_6\,
      CO(1) => \add_ln40_20_reg_1484_reg[7]_i_1_n_7\,
      CO(0) => \add_ln40_20_reg_1484_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => tmp10_2_0_mid2_reg_1385(7 downto 4),
      O(3 downto 0) => add_ln40_20_fu_953_p2(7 downto 4),
      S(3 downto 0) => tmp10_2_0_mid2_reg_1385(7 downto 4)
    );
\add_ln40_20_reg_1484_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_20_reg_14840,
      D => add_ln40_20_fu_953_p2(8),
      Q => add_ln40_20_reg_1484(8),
      R => '0'
    );
\add_ln40_20_reg_1484_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_20_reg_14840,
      D => add_ln40_20_fu_953_p2(9),
      Q => add_ln40_20_reg_1484(9),
      R => '0'
    );
\add_ln48_10_reg_1514[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_8_reg_1469(11),
      I1 => trunc_ln48_s_reg_1464(11),
      O => \add_ln48_10_reg_1514[11]_i_2_n_5\
    );
\add_ln48_10_reg_1514[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_8_reg_1469(10),
      I1 => trunc_ln48_s_reg_1464(10),
      O => \add_ln48_10_reg_1514[11]_i_3_n_5\
    );
\add_ln48_10_reg_1514[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_8_reg_1469(9),
      I1 => trunc_ln48_s_reg_1464(9),
      O => \add_ln48_10_reg_1514[11]_i_4_n_5\
    );
\add_ln48_10_reg_1514[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_8_reg_1469(8),
      I1 => trunc_ln48_s_reg_1464(8),
      O => \add_ln48_10_reg_1514[11]_i_5_n_5\
    );
\add_ln48_10_reg_1514[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_8_reg_1469(15),
      I1 => trunc_ln48_s_reg_1464(15),
      O => \add_ln48_10_reg_1514[15]_i_2_n_5\
    );
\add_ln48_10_reg_1514[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_8_reg_1469(14),
      I1 => trunc_ln48_s_reg_1464(14),
      O => \add_ln48_10_reg_1514[15]_i_3_n_5\
    );
\add_ln48_10_reg_1514[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_8_reg_1469(13),
      I1 => trunc_ln48_s_reg_1464(13),
      O => \add_ln48_10_reg_1514[15]_i_4_n_5\
    );
\add_ln48_10_reg_1514[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_8_reg_1469(12),
      I1 => trunc_ln48_s_reg_1464(12),
      O => \add_ln48_10_reg_1514[15]_i_5_n_5\
    );
\add_ln48_10_reg_1514[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_8_reg_1469(3),
      I1 => trunc_ln48_s_reg_1464(3),
      O => \add_ln48_10_reg_1514[3]_i_2_n_5\
    );
\add_ln48_10_reg_1514[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_8_reg_1469(2),
      I1 => trunc_ln48_s_reg_1464(2),
      O => \add_ln48_10_reg_1514[3]_i_3_n_5\
    );
\add_ln48_10_reg_1514[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_8_reg_1469(1),
      I1 => trunc_ln48_s_reg_1464(1),
      O => \add_ln48_10_reg_1514[3]_i_4_n_5\
    );
\add_ln48_10_reg_1514[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_8_reg_1469(0),
      I1 => trunc_ln48_s_reg_1464(0),
      O => \add_ln48_10_reg_1514[3]_i_5_n_5\
    );
\add_ln48_10_reg_1514[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_8_reg_1469(7),
      I1 => trunc_ln48_s_reg_1464(7),
      O => \add_ln48_10_reg_1514[7]_i_2_n_5\
    );
\add_ln48_10_reg_1514[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_8_reg_1469(6),
      I1 => trunc_ln48_s_reg_1464(6),
      O => \add_ln48_10_reg_1514[7]_i_3_n_5\
    );
\add_ln48_10_reg_1514[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_8_reg_1469(5),
      I1 => trunc_ln48_s_reg_1464(5),
      O => \add_ln48_10_reg_1514[7]_i_4_n_5\
    );
\add_ln48_10_reg_1514[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_8_reg_1469(4),
      I1 => trunc_ln48_s_reg_1464(4),
      O => \add_ln48_10_reg_1514[7]_i_5_n_5\
    );
\add_ln48_10_reg_1514_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => add_ln48_10_fu_1005_p2(0),
      Q => add_ln48_10_reg_1514(0),
      R => '0'
    );
\add_ln48_10_reg_1514_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => add_ln48_10_fu_1005_p2(10),
      Q => add_ln48_10_reg_1514(10),
      R => '0'
    );
\add_ln48_10_reg_1514_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => add_ln48_10_fu_1005_p2(11),
      Q => add_ln48_10_reg_1514(11),
      R => '0'
    );
\add_ln48_10_reg_1514_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_10_reg_1514_reg[7]_i_1_n_5\,
      CO(3) => \add_ln48_10_reg_1514_reg[11]_i_1_n_5\,
      CO(2) => \add_ln48_10_reg_1514_reg[11]_i_1_n_6\,
      CO(1) => \add_ln48_10_reg_1514_reg[11]_i_1_n_7\,
      CO(0) => \add_ln48_10_reg_1514_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln48_8_reg_1469(11 downto 8),
      O(3 downto 0) => add_ln48_10_fu_1005_p2(11 downto 8),
      S(3) => \add_ln48_10_reg_1514[11]_i_2_n_5\,
      S(2) => \add_ln48_10_reg_1514[11]_i_3_n_5\,
      S(1) => \add_ln48_10_reg_1514[11]_i_4_n_5\,
      S(0) => \add_ln48_10_reg_1514[11]_i_5_n_5\
    );
\add_ln48_10_reg_1514_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => add_ln48_10_fu_1005_p2(12),
      Q => add_ln48_10_reg_1514(12),
      R => '0'
    );
\add_ln48_10_reg_1514_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => add_ln48_10_fu_1005_p2(13),
      Q => add_ln48_10_reg_1514(13),
      R => '0'
    );
\add_ln48_10_reg_1514_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => add_ln48_10_fu_1005_p2(14),
      Q => add_ln48_10_reg_1514(14),
      R => '0'
    );
\add_ln48_10_reg_1514_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => add_ln48_10_fu_1005_p2(15),
      Q => add_ln48_10_reg_1514(15),
      R => '0'
    );
\add_ln48_10_reg_1514_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_10_reg_1514_reg[11]_i_1_n_5\,
      CO(3) => \NLW_add_ln48_10_reg_1514_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln48_10_reg_1514_reg[15]_i_1_n_6\,
      CO(1) => \add_ln48_10_reg_1514_reg[15]_i_1_n_7\,
      CO(0) => \add_ln48_10_reg_1514_reg[15]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => trunc_ln48_8_reg_1469(14 downto 12),
      O(3 downto 0) => add_ln48_10_fu_1005_p2(15 downto 12),
      S(3) => \add_ln48_10_reg_1514[15]_i_2_n_5\,
      S(2) => \add_ln48_10_reg_1514[15]_i_3_n_5\,
      S(1) => \add_ln48_10_reg_1514[15]_i_4_n_5\,
      S(0) => \add_ln48_10_reg_1514[15]_i_5_n_5\
    );
\add_ln48_10_reg_1514_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => add_ln48_10_fu_1005_p2(1),
      Q => add_ln48_10_reg_1514(1),
      R => '0'
    );
\add_ln48_10_reg_1514_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => add_ln48_10_fu_1005_p2(2),
      Q => add_ln48_10_reg_1514(2),
      R => '0'
    );
\add_ln48_10_reg_1514_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => add_ln48_10_fu_1005_p2(3),
      Q => add_ln48_10_reg_1514(3),
      R => '0'
    );
\add_ln48_10_reg_1514_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln48_10_reg_1514_reg[3]_i_1_n_5\,
      CO(2) => \add_ln48_10_reg_1514_reg[3]_i_1_n_6\,
      CO(1) => \add_ln48_10_reg_1514_reg[3]_i_1_n_7\,
      CO(0) => \add_ln48_10_reg_1514_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln48_8_reg_1469(3 downto 0),
      O(3 downto 0) => add_ln48_10_fu_1005_p2(3 downto 0),
      S(3) => \add_ln48_10_reg_1514[3]_i_2_n_5\,
      S(2) => \add_ln48_10_reg_1514[3]_i_3_n_5\,
      S(1) => \add_ln48_10_reg_1514[3]_i_4_n_5\,
      S(0) => \add_ln48_10_reg_1514[3]_i_5_n_5\
    );
\add_ln48_10_reg_1514_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => add_ln48_10_fu_1005_p2(4),
      Q => add_ln48_10_reg_1514(4),
      R => '0'
    );
\add_ln48_10_reg_1514_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => add_ln48_10_fu_1005_p2(5),
      Q => add_ln48_10_reg_1514(5),
      R => '0'
    );
\add_ln48_10_reg_1514_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => add_ln48_10_fu_1005_p2(6),
      Q => add_ln48_10_reg_1514(6),
      R => '0'
    );
\add_ln48_10_reg_1514_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => add_ln48_10_fu_1005_p2(7),
      Q => add_ln48_10_reg_1514(7),
      R => '0'
    );
\add_ln48_10_reg_1514_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_10_reg_1514_reg[3]_i_1_n_5\,
      CO(3) => \add_ln48_10_reg_1514_reg[7]_i_1_n_5\,
      CO(2) => \add_ln48_10_reg_1514_reg[7]_i_1_n_6\,
      CO(1) => \add_ln48_10_reg_1514_reg[7]_i_1_n_7\,
      CO(0) => \add_ln48_10_reg_1514_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln48_8_reg_1469(7 downto 4),
      O(3 downto 0) => add_ln48_10_fu_1005_p2(7 downto 4),
      S(3) => \add_ln48_10_reg_1514[7]_i_2_n_5\,
      S(2) => \add_ln48_10_reg_1514[7]_i_3_n_5\,
      S(1) => \add_ln48_10_reg_1514[7]_i_4_n_5\,
      S(0) => \add_ln48_10_reg_1514[7]_i_5_n_5\
    );
\add_ln48_10_reg_1514_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => add_ln48_10_fu_1005_p2(8),
      Q => add_ln48_10_reg_1514(8),
      R => '0'
    );
\add_ln48_10_reg_1514_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => add_ln48_10_fu_1005_p2(9),
      Q => add_ln48_10_reg_1514(9),
      R => '0'
    );
\add_ln48_12_reg_1529[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => network_mul_mul_16s_16s_29_1_1_U65_n_30,
      I1 => add_ln48_10_reg_1514(11),
      I2 => trunc_ln48_9_reg_1428(11),
      I3 => trunc_ln_reg_1423(11),
      I4 => add_ln48_10_reg_1514(10),
      I5 => trunc_ln48_9_reg_1428(10),
      O => \add_ln48_12_reg_1529[11]_i_6_n_5\
    );
\add_ln48_12_reg_1529[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => network_mul_mul_16s_16s_29_1_1_U65_n_31,
      I1 => add_ln48_10_reg_1514(10),
      I2 => trunc_ln48_9_reg_1428(10),
      I3 => trunc_ln_reg_1423(10),
      I4 => add_ln48_10_reg_1514(9),
      I5 => trunc_ln48_9_reg_1428(9),
      O => \add_ln48_12_reg_1529[11]_i_7_n_5\
    );
\add_ln48_12_reg_1529[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => network_mul_mul_16s_16s_29_1_1_U65_n_32,
      I1 => add_ln48_10_reg_1514(9),
      I2 => trunc_ln48_9_reg_1428(9),
      I3 => trunc_ln_reg_1423(9),
      I4 => add_ln48_10_reg_1514(8),
      I5 => trunc_ln48_9_reg_1428(8),
      O => \add_ln48_12_reg_1529[11]_i_8_n_5\
    );
\add_ln48_12_reg_1529[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => network_mul_mul_16s_16s_29_1_1_U65_n_33,
      I1 => add_ln48_10_reg_1514(8),
      I2 => trunc_ln48_9_reg_1428(8),
      I3 => trunc_ln_reg_1423(8),
      I4 => add_ln48_10_reg_1514(7),
      I5 => trunc_ln48_9_reg_1428(7),
      O => \add_ln48_12_reg_1529[11]_i_9_n_5\
    );
\add_ln48_12_reg_1529[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => network_mul_mul_16s_16s_29_1_1_U65_n_34,
      I1 => add_ln48_10_reg_1514(14),
      I2 => trunc_ln48_9_reg_1428(14),
      I3 => trunc_ln_reg_1423(14),
      I4 => add_ln48_10_reg_1514(13),
      I5 => trunc_ln48_9_reg_1428(13),
      O => \add_ln48_12_reg_1529[15]_i_6_n_5\
    );
\add_ln48_12_reg_1529[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => network_mul_mul_16s_16s_29_1_1_U65_n_35,
      I1 => add_ln48_10_reg_1514(13),
      I2 => trunc_ln48_9_reg_1428(13),
      I3 => trunc_ln_reg_1423(13),
      I4 => add_ln48_10_reg_1514(12),
      I5 => trunc_ln48_9_reg_1428(12),
      O => \add_ln48_12_reg_1529[15]_i_7_n_5\
    );
\add_ln48_12_reg_1529[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => network_mul_mul_16s_16s_29_1_1_U65_n_36,
      I1 => add_ln48_10_reg_1514(12),
      I2 => trunc_ln48_9_reg_1428(12),
      I3 => trunc_ln_reg_1423(12),
      I4 => add_ln48_10_reg_1514(11),
      I5 => trunc_ln48_9_reg_1428(11),
      O => \add_ln48_12_reg_1529[15]_i_8_n_5\
    );
\add_ln48_12_reg_1529[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln48_10_reg_1514(1),
      I1 => trunc_ln48_9_reg_1428(1),
      I2 => trunc_ln_reg_1423(1),
      O => \add_ln48_12_reg_1529[3]_i_4_n_5\
    );
\add_ln48_12_reg_1529[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => network_mul_mul_16s_16s_29_1_1_U65_n_24,
      I1 => add_ln48_10_reg_1514(3),
      I2 => trunc_ln48_9_reg_1428(3),
      I3 => trunc_ln_reg_1423(3),
      I4 => add_ln48_10_reg_1514(2),
      I5 => trunc_ln48_9_reg_1428(2),
      O => \add_ln48_12_reg_1529[3]_i_5_n_5\
    );
\add_ln48_12_reg_1529[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => add_ln48_10_reg_1514(2),
      I1 => trunc_ln48_9_reg_1428(2),
      I2 => trunc_ln_reg_1423(2),
      I3 => trunc_ln48_9_reg_1428(1),
      I4 => add_ln48_10_reg_1514(1),
      I5 => trunc_ln_reg_1423(1),
      O => \add_ln48_12_reg_1529[3]_i_6_n_5\
    );
\add_ln48_12_reg_1529[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln48_10_reg_1514(0),
      I1 => trunc_ln48_9_reg_1428(0),
      I2 => trunc_ln_reg_1423(0),
      O => \add_ln48_12_reg_1529[3]_i_8_n_5\
    );
\add_ln48_12_reg_1529[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => network_mul_mul_16s_16s_29_1_1_U65_n_26,
      I1 => add_ln48_10_reg_1514(7),
      I2 => trunc_ln48_9_reg_1428(7),
      I3 => trunc_ln_reg_1423(7),
      I4 => add_ln48_10_reg_1514(6),
      I5 => trunc_ln48_9_reg_1428(6),
      O => \add_ln48_12_reg_1529[7]_i_6_n_5\
    );
\add_ln48_12_reg_1529[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => network_mul_mul_16s_16s_29_1_1_U65_n_27,
      I1 => add_ln48_10_reg_1514(6),
      I2 => trunc_ln48_9_reg_1428(6),
      I3 => trunc_ln_reg_1423(6),
      I4 => add_ln48_10_reg_1514(5),
      I5 => trunc_ln48_9_reg_1428(5),
      O => \add_ln48_12_reg_1529[7]_i_7_n_5\
    );
\add_ln48_12_reg_1529[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => network_mul_mul_16s_16s_29_1_1_U65_n_28,
      I1 => add_ln48_10_reg_1514(5),
      I2 => trunc_ln48_9_reg_1428(5),
      I3 => trunc_ln_reg_1423(5),
      I4 => add_ln48_10_reg_1514(4),
      I5 => trunc_ln48_9_reg_1428(4),
      O => \add_ln48_12_reg_1529[7]_i_8_n_5\
    );
\add_ln48_12_reg_1529[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => network_mul_mul_16s_16s_29_1_1_U65_n_29,
      I1 => add_ln48_10_reg_1514(4),
      I2 => trunc_ln48_9_reg_1428(4),
      I3 => trunc_ln_reg_1423(4),
      I4 => add_ln48_10_reg_1514(3),
      I5 => trunc_ln48_9_reg_1428(3),
      O => \add_ln48_12_reg_1529[7]_i_9_n_5\
    );
\add_ln48_12_reg_1529_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_12_fu_1052_p2(0),
      Q => add_ln48_12_reg_1529(0),
      R => '0'
    );
\add_ln48_12_reg_1529_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_12_fu_1052_p2(10),
      Q => add_ln48_12_reg_1529(10),
      R => '0'
    );
\add_ln48_12_reg_1529_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_12_fu_1052_p2(11),
      Q => add_ln48_12_reg_1529(11),
      R => '0'
    );
\add_ln48_12_reg_1529_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_12_reg_1529_reg[7]_i_1_n_5\,
      CO(3) => \add_ln48_12_reg_1529_reg[11]_i_1_n_5\,
      CO(2) => \add_ln48_12_reg_1529_reg[11]_i_1_n_6\,
      CO(1) => \add_ln48_12_reg_1529_reg[11]_i_1_n_7\,
      CO(0) => \add_ln48_12_reg_1529_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => network_mul_mul_16s_16s_29_1_1_U65_n_30,
      DI(2) => network_mul_mul_16s_16s_29_1_1_U65_n_31,
      DI(1) => network_mul_mul_16s_16s_29_1_1_U65_n_32,
      DI(0) => network_mul_mul_16s_16s_29_1_1_U65_n_33,
      O(3 downto 0) => add_ln48_12_fu_1052_p2(11 downto 8),
      S(3) => \add_ln48_12_reg_1529[11]_i_6_n_5\,
      S(2) => \add_ln48_12_reg_1529[11]_i_7_n_5\,
      S(1) => \add_ln48_12_reg_1529[11]_i_8_n_5\,
      S(0) => \add_ln48_12_reg_1529[11]_i_9_n_5\
    );
\add_ln48_12_reg_1529_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_12_fu_1052_p2(12),
      Q => add_ln48_12_reg_1529(12),
      R => '0'
    );
\add_ln48_12_reg_1529_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_12_fu_1052_p2(13),
      Q => add_ln48_12_reg_1529(13),
      R => '0'
    );
\add_ln48_12_reg_1529_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_12_fu_1052_p2(14),
      Q => add_ln48_12_reg_1529(14),
      R => '0'
    );
\add_ln48_12_reg_1529_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_12_fu_1052_p2(15),
      Q => add_ln48_12_reg_1529(15),
      R => '0'
    );
\add_ln48_12_reg_1529_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_12_reg_1529_reg[11]_i_1_n_5\,
      CO(3) => \NLW_add_ln48_12_reg_1529_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln48_12_reg_1529_reg[15]_i_1_n_6\,
      CO(1) => \add_ln48_12_reg_1529_reg[15]_i_1_n_7\,
      CO(0) => \add_ln48_12_reg_1529_reg[15]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => network_mul_mul_16s_16s_29_1_1_U65_n_34,
      DI(1) => network_mul_mul_16s_16s_29_1_1_U65_n_35,
      DI(0) => network_mul_mul_16s_16s_29_1_1_U65_n_36,
      O(3 downto 0) => add_ln48_12_fu_1052_p2(15 downto 12),
      S(3) => network_mul_mul_16s_16s_29_1_1_U65_n_37,
      S(2) => \add_ln48_12_reg_1529[15]_i_6_n_5\,
      S(1) => \add_ln48_12_reg_1529[15]_i_7_n_5\,
      S(0) => \add_ln48_12_reg_1529[15]_i_8_n_5\
    );
\add_ln48_12_reg_1529_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_12_fu_1052_p2(1),
      Q => add_ln48_12_reg_1529(1),
      R => '0'
    );
\add_ln48_12_reg_1529_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_12_fu_1052_p2(2),
      Q => add_ln48_12_reg_1529(2),
      R => '0'
    );
\add_ln48_12_reg_1529_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_12_fu_1052_p2(3),
      Q => add_ln48_12_reg_1529(3),
      R => '0'
    );
\add_ln48_12_reg_1529_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln48_12_reg_1529_reg[3]_i_1_n_5\,
      CO(2) => \add_ln48_12_reg_1529_reg[3]_i_1_n_6\,
      CO(1) => \add_ln48_12_reg_1529_reg[3]_i_1_n_7\,
      CO(0) => \add_ln48_12_reg_1529_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => network_mul_mul_16s_16s_29_1_1_U65_n_24,
      DI(2) => network_mul_mul_16s_16s_29_1_1_U65_n_25,
      DI(1) => \add_ln48_12_reg_1529[3]_i_4_n_5\,
      DI(0) => trunc_ln_reg_1423(0),
      O(3 downto 0) => add_ln48_12_fu_1052_p2(3 downto 0),
      S(3) => \add_ln48_12_reg_1529[3]_i_5_n_5\,
      S(2) => \add_ln48_12_reg_1529[3]_i_6_n_5\,
      S(1) => network_mul_mul_16s_16s_29_1_1_U65_n_23,
      S(0) => \add_ln48_12_reg_1529[3]_i_8_n_5\
    );
\add_ln48_12_reg_1529_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_12_fu_1052_p2(4),
      Q => add_ln48_12_reg_1529(4),
      R => '0'
    );
\add_ln48_12_reg_1529_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_12_fu_1052_p2(5),
      Q => add_ln48_12_reg_1529(5),
      R => '0'
    );
\add_ln48_12_reg_1529_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_12_fu_1052_p2(6),
      Q => add_ln48_12_reg_1529(6),
      R => '0'
    );
\add_ln48_12_reg_1529_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_12_fu_1052_p2(7),
      Q => add_ln48_12_reg_1529(7),
      R => '0'
    );
\add_ln48_12_reg_1529_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_12_reg_1529_reg[3]_i_1_n_5\,
      CO(3) => \add_ln48_12_reg_1529_reg[7]_i_1_n_5\,
      CO(2) => \add_ln48_12_reg_1529_reg[7]_i_1_n_6\,
      CO(1) => \add_ln48_12_reg_1529_reg[7]_i_1_n_7\,
      CO(0) => \add_ln48_12_reg_1529_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => network_mul_mul_16s_16s_29_1_1_U65_n_26,
      DI(2) => network_mul_mul_16s_16s_29_1_1_U65_n_27,
      DI(1) => network_mul_mul_16s_16s_29_1_1_U65_n_28,
      DI(0) => network_mul_mul_16s_16s_29_1_1_U65_n_29,
      O(3 downto 0) => add_ln48_12_fu_1052_p2(7 downto 4),
      S(3) => \add_ln48_12_reg_1529[7]_i_6_n_5\,
      S(2) => \add_ln48_12_reg_1529[7]_i_7_n_5\,
      S(1) => \add_ln48_12_reg_1529[7]_i_8_n_5\,
      S(0) => \add_ln48_12_reg_1529[7]_i_9_n_5\
    );
\add_ln48_12_reg_1529_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_12_fu_1052_p2(8),
      Q => add_ln48_12_reg_1529(8),
      R => '0'
    );
\add_ln48_12_reg_1529_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_12_fu_1052_p2(9),
      Q => add_ln48_12_reg_1529(9),
      R => '0'
    );
\add_ln48_13_reg_1534[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_2_reg_1504(11),
      I1 => trunc_ln48_1_reg_1499(11),
      O => \add_ln48_13_reg_1534[11]_i_2_n_5\
    );
\add_ln48_13_reg_1534[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_2_reg_1504(10),
      I1 => trunc_ln48_1_reg_1499(10),
      O => \add_ln48_13_reg_1534[11]_i_3_n_5\
    );
\add_ln48_13_reg_1534[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_2_reg_1504(9),
      I1 => trunc_ln48_1_reg_1499(9),
      O => \add_ln48_13_reg_1534[11]_i_4_n_5\
    );
\add_ln48_13_reg_1534[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_2_reg_1504(8),
      I1 => trunc_ln48_1_reg_1499(8),
      O => \add_ln48_13_reg_1534[11]_i_5_n_5\
    );
\add_ln48_13_reg_1534[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_2_reg_1504(15),
      I1 => trunc_ln48_1_reg_1499(15),
      O => \add_ln48_13_reg_1534[15]_i_2_n_5\
    );
\add_ln48_13_reg_1534[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_2_reg_1504(14),
      I1 => trunc_ln48_1_reg_1499(14),
      O => \add_ln48_13_reg_1534[15]_i_3_n_5\
    );
\add_ln48_13_reg_1534[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_2_reg_1504(13),
      I1 => trunc_ln48_1_reg_1499(13),
      O => \add_ln48_13_reg_1534[15]_i_4_n_5\
    );
\add_ln48_13_reg_1534[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_2_reg_1504(12),
      I1 => trunc_ln48_1_reg_1499(12),
      O => \add_ln48_13_reg_1534[15]_i_5_n_5\
    );
\add_ln48_13_reg_1534[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_2_reg_1504(3),
      I1 => trunc_ln48_1_reg_1499(3),
      O => \add_ln48_13_reg_1534[3]_i_2_n_5\
    );
\add_ln48_13_reg_1534[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_2_reg_1504(2),
      I1 => trunc_ln48_1_reg_1499(2),
      O => \add_ln48_13_reg_1534[3]_i_3_n_5\
    );
\add_ln48_13_reg_1534[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_2_reg_1504(1),
      I1 => trunc_ln48_1_reg_1499(1),
      O => \add_ln48_13_reg_1534[3]_i_4_n_5\
    );
\add_ln48_13_reg_1534[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_2_reg_1504(0),
      I1 => trunc_ln48_1_reg_1499(0),
      O => \add_ln48_13_reg_1534[3]_i_5_n_5\
    );
\add_ln48_13_reg_1534[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_2_reg_1504(7),
      I1 => trunc_ln48_1_reg_1499(7),
      O => \add_ln48_13_reg_1534[7]_i_2_n_5\
    );
\add_ln48_13_reg_1534[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_2_reg_1504(6),
      I1 => trunc_ln48_1_reg_1499(6),
      O => \add_ln48_13_reg_1534[7]_i_3_n_5\
    );
\add_ln48_13_reg_1534[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_2_reg_1504(5),
      I1 => trunc_ln48_1_reg_1499(5),
      O => \add_ln48_13_reg_1534[7]_i_4_n_5\
    );
\add_ln48_13_reg_1534[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_2_reg_1504(4),
      I1 => trunc_ln48_1_reg_1499(4),
      O => \add_ln48_13_reg_1534[7]_i_5_n_5\
    );
\add_ln48_13_reg_1534_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_13_fu_1058_p2(0),
      Q => add_ln48_13_reg_1534(0),
      R => '0'
    );
\add_ln48_13_reg_1534_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_13_fu_1058_p2(10),
      Q => add_ln48_13_reg_1534(10),
      R => '0'
    );
\add_ln48_13_reg_1534_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_13_fu_1058_p2(11),
      Q => add_ln48_13_reg_1534(11),
      R => '0'
    );
\add_ln48_13_reg_1534_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_13_reg_1534_reg[7]_i_1_n_5\,
      CO(3) => \add_ln48_13_reg_1534_reg[11]_i_1_n_5\,
      CO(2) => \add_ln48_13_reg_1534_reg[11]_i_1_n_6\,
      CO(1) => \add_ln48_13_reg_1534_reg[11]_i_1_n_7\,
      CO(0) => \add_ln48_13_reg_1534_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln48_2_reg_1504(11 downto 8),
      O(3 downto 0) => add_ln48_13_fu_1058_p2(11 downto 8),
      S(3) => \add_ln48_13_reg_1534[11]_i_2_n_5\,
      S(2) => \add_ln48_13_reg_1534[11]_i_3_n_5\,
      S(1) => \add_ln48_13_reg_1534[11]_i_4_n_5\,
      S(0) => \add_ln48_13_reg_1534[11]_i_5_n_5\
    );
\add_ln48_13_reg_1534_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_13_fu_1058_p2(12),
      Q => add_ln48_13_reg_1534(12),
      R => '0'
    );
\add_ln48_13_reg_1534_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_13_fu_1058_p2(13),
      Q => add_ln48_13_reg_1534(13),
      R => '0'
    );
\add_ln48_13_reg_1534_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_13_fu_1058_p2(14),
      Q => add_ln48_13_reg_1534(14),
      R => '0'
    );
\add_ln48_13_reg_1534_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_13_fu_1058_p2(15),
      Q => add_ln48_13_reg_1534(15),
      R => '0'
    );
\add_ln48_13_reg_1534_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_13_reg_1534_reg[11]_i_1_n_5\,
      CO(3) => \NLW_add_ln48_13_reg_1534_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln48_13_reg_1534_reg[15]_i_1_n_6\,
      CO(1) => \add_ln48_13_reg_1534_reg[15]_i_1_n_7\,
      CO(0) => \add_ln48_13_reg_1534_reg[15]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => trunc_ln48_2_reg_1504(14 downto 12),
      O(3 downto 0) => add_ln48_13_fu_1058_p2(15 downto 12),
      S(3) => \add_ln48_13_reg_1534[15]_i_2_n_5\,
      S(2) => \add_ln48_13_reg_1534[15]_i_3_n_5\,
      S(1) => \add_ln48_13_reg_1534[15]_i_4_n_5\,
      S(0) => \add_ln48_13_reg_1534[15]_i_5_n_5\
    );
\add_ln48_13_reg_1534_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_13_fu_1058_p2(1),
      Q => add_ln48_13_reg_1534(1),
      R => '0'
    );
\add_ln48_13_reg_1534_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_13_fu_1058_p2(2),
      Q => add_ln48_13_reg_1534(2),
      R => '0'
    );
\add_ln48_13_reg_1534_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_13_fu_1058_p2(3),
      Q => add_ln48_13_reg_1534(3),
      R => '0'
    );
\add_ln48_13_reg_1534_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln48_13_reg_1534_reg[3]_i_1_n_5\,
      CO(2) => \add_ln48_13_reg_1534_reg[3]_i_1_n_6\,
      CO(1) => \add_ln48_13_reg_1534_reg[3]_i_1_n_7\,
      CO(0) => \add_ln48_13_reg_1534_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln48_2_reg_1504(3 downto 0),
      O(3 downto 0) => add_ln48_13_fu_1058_p2(3 downto 0),
      S(3) => \add_ln48_13_reg_1534[3]_i_2_n_5\,
      S(2) => \add_ln48_13_reg_1534[3]_i_3_n_5\,
      S(1) => \add_ln48_13_reg_1534[3]_i_4_n_5\,
      S(0) => \add_ln48_13_reg_1534[3]_i_5_n_5\
    );
\add_ln48_13_reg_1534_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_13_fu_1058_p2(4),
      Q => add_ln48_13_reg_1534(4),
      R => '0'
    );
\add_ln48_13_reg_1534_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_13_fu_1058_p2(5),
      Q => add_ln48_13_reg_1534(5),
      R => '0'
    );
\add_ln48_13_reg_1534_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_13_fu_1058_p2(6),
      Q => add_ln48_13_reg_1534(6),
      R => '0'
    );
\add_ln48_13_reg_1534_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_13_fu_1058_p2(7),
      Q => add_ln48_13_reg_1534(7),
      R => '0'
    );
\add_ln48_13_reg_1534_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_13_reg_1534_reg[3]_i_1_n_5\,
      CO(3) => \add_ln48_13_reg_1534_reg[7]_i_1_n_5\,
      CO(2) => \add_ln48_13_reg_1534_reg[7]_i_1_n_6\,
      CO(1) => \add_ln48_13_reg_1534_reg[7]_i_1_n_7\,
      CO(0) => \add_ln48_13_reg_1534_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln48_2_reg_1504(7 downto 4),
      O(3 downto 0) => add_ln48_13_fu_1058_p2(7 downto 4),
      S(3) => \add_ln48_13_reg_1534[7]_i_2_n_5\,
      S(2) => \add_ln48_13_reg_1534[7]_i_3_n_5\,
      S(1) => \add_ln48_13_reg_1534[7]_i_4_n_5\,
      S(0) => \add_ln48_13_reg_1534[7]_i_5_n_5\
    );
\add_ln48_13_reg_1534_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_13_fu_1058_p2(8),
      Q => add_ln48_13_reg_1534(8),
      R => '0'
    );
\add_ln48_13_reg_1534_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => add_ln48_13_fu_1058_p2(9),
      Q => add_ln48_13_reg_1534(9),
      R => '0'
    );
\add_ln48_17_reg_1549[11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_3_reg_1519(6),
      I1 => add_ln48_13_reg_1534(6),
      I2 => add_ln48_12_reg_1529(6),
      O => \add_ln48_17_reg_1549[11]_i_11_n_5\
    );
\add_ln48_17_reg_1549[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_3_reg_1519(5),
      I1 => add_ln48_13_reg_1534(5),
      I2 => add_ln48_12_reg_1529(5),
      O => \add_ln48_17_reg_1549[11]_i_12_n_5\
    );
\add_ln48_17_reg_1549[11]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_3_reg_1519(4),
      I1 => add_ln48_13_reg_1534(4),
      I2 => add_ln48_12_reg_1529(4),
      O => \add_ln48_17_reg_1549[11]_i_13_n_5\
    );
\add_ln48_17_reg_1549[11]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_3_reg_1519(3),
      I1 => add_ln48_13_reg_1534(3),
      I2 => add_ln48_12_reg_1529(3),
      O => \add_ln48_17_reg_1549[11]_i_14_n_5\
    );
\add_ln48_17_reg_1549[11]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_3_reg_1519(7),
      I1 => add_ln48_13_reg_1534(7),
      I2 => add_ln48_12_reg_1529(7),
      I3 => \add_ln48_17_reg_1549[11]_i_11_n_5\,
      O => \add_ln48_17_reg_1549[11]_i_15_n_5\
    );
\add_ln48_17_reg_1549[11]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_3_reg_1519(6),
      I1 => add_ln48_13_reg_1534(6),
      I2 => add_ln48_12_reg_1529(6),
      I3 => \add_ln48_17_reg_1549[11]_i_12_n_5\,
      O => \add_ln48_17_reg_1549[11]_i_16_n_5\
    );
\add_ln48_17_reg_1549[11]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_3_reg_1519(5),
      I1 => add_ln48_13_reg_1534(5),
      I2 => add_ln48_12_reg_1529(5),
      I3 => \add_ln48_17_reg_1549[11]_i_13_n_5\,
      O => \add_ln48_17_reg_1549[11]_i_17_n_5\
    );
\add_ln48_17_reg_1549[11]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_3_reg_1519(4),
      I1 => add_ln48_13_reg_1534(4),
      I2 => add_ln48_12_reg_1529(4),
      I3 => \add_ln48_17_reg_1549[11]_i_14_n_5\,
      O => \add_ln48_17_reg_1549[11]_i_18_n_5\
    );
\add_ln48_17_reg_1549[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_17_reg_1549_reg[15]_i_11_n_10\,
      I1 => trunc_ln48_4_reg_1524(10),
      I2 => trunc_ln48_5_reg_1539(10),
      O => \add_ln48_17_reg_1549[11]_i_2_n_5\
    );
\add_ln48_17_reg_1549[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_17_reg_1549_reg[15]_i_11_n_11\,
      I1 => trunc_ln48_4_reg_1524(9),
      I2 => trunc_ln48_5_reg_1539(9),
      O => \add_ln48_17_reg_1549[11]_i_3_n_5\
    );
\add_ln48_17_reg_1549[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_17_reg_1549_reg[15]_i_11_n_12\,
      I1 => trunc_ln48_4_reg_1524(8),
      I2 => trunc_ln48_5_reg_1539(8),
      O => \add_ln48_17_reg_1549[11]_i_4_n_5\
    );
\add_ln48_17_reg_1549[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_17_reg_1549_reg[11]_i_10_n_9\,
      I1 => trunc_ln48_4_reg_1524(7),
      I2 => trunc_ln48_5_reg_1539(7),
      O => \add_ln48_17_reg_1549[11]_i_5_n_5\
    );
\add_ln48_17_reg_1549[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_17_reg_1549_reg[15]_i_11_n_9\,
      I1 => trunc_ln48_4_reg_1524(11),
      I2 => trunc_ln48_5_reg_1539(11),
      I3 => \add_ln48_17_reg_1549[11]_i_2_n_5\,
      O => \add_ln48_17_reg_1549[11]_i_6_n_5\
    );
\add_ln48_17_reg_1549[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_17_reg_1549_reg[15]_i_11_n_10\,
      I1 => trunc_ln48_4_reg_1524(10),
      I2 => trunc_ln48_5_reg_1539(10),
      I3 => \add_ln48_17_reg_1549[11]_i_3_n_5\,
      O => \add_ln48_17_reg_1549[11]_i_7_n_5\
    );
\add_ln48_17_reg_1549[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_17_reg_1549_reg[15]_i_11_n_11\,
      I1 => trunc_ln48_4_reg_1524(9),
      I2 => trunc_ln48_5_reg_1539(9),
      I3 => \add_ln48_17_reg_1549[11]_i_4_n_5\,
      O => \add_ln48_17_reg_1549[11]_i_8_n_5\
    );
\add_ln48_17_reg_1549[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_17_reg_1549_reg[15]_i_11_n_12\,
      I1 => trunc_ln48_4_reg_1524(8),
      I2 => trunc_ln48_5_reg_1539(8),
      I3 => \add_ln48_17_reg_1549[11]_i_5_n_5\,
      O => \add_ln48_17_reg_1549[11]_i_9_n_5\
    );
\add_ln48_17_reg_1549[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => \icmp_ln23_reg_1228_pp0_iter1_reg_reg_n_5_[0]\,
      O => add_ln48_17_reg_15490
    );
\add_ln48_17_reg_1549[15]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_3_reg_1519(13),
      I1 => add_ln48_13_reg_1534(13),
      I2 => add_ln48_12_reg_1529(13),
      O => \add_ln48_17_reg_1549[15]_i_12_n_5\
    );
\add_ln48_17_reg_1549[15]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_3_reg_1519(12),
      I1 => add_ln48_13_reg_1534(12),
      I2 => add_ln48_12_reg_1529(12),
      O => \add_ln48_17_reg_1549[15]_i_13_n_5\
    );
\add_ln48_17_reg_1549[15]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_3_reg_1519(11),
      I1 => add_ln48_13_reg_1534(11),
      I2 => add_ln48_12_reg_1529(11),
      O => \add_ln48_17_reg_1549[15]_i_14_n_5\
    );
\add_ln48_17_reg_1549[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln48_12_reg_1529(14),
      I1 => add_ln48_13_reg_1534(14),
      I2 => trunc_ln48_3_reg_1519(14),
      I3 => add_ln48_13_reg_1534(15),
      I4 => trunc_ln48_3_reg_1519(15),
      I5 => add_ln48_12_reg_1529(15),
      O => \add_ln48_17_reg_1549[15]_i_15_n_5\
    );
\add_ln48_17_reg_1549[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_17_reg_1549[15]_i_12_n_5\,
      I1 => add_ln48_13_reg_1534(14),
      I2 => trunc_ln48_3_reg_1519(14),
      I3 => add_ln48_12_reg_1529(14),
      O => \add_ln48_17_reg_1549[15]_i_16_n_5\
    );
\add_ln48_17_reg_1549[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_3_reg_1519(13),
      I1 => add_ln48_13_reg_1534(13),
      I2 => add_ln48_12_reg_1529(13),
      I3 => \add_ln48_17_reg_1549[15]_i_13_n_5\,
      O => \add_ln48_17_reg_1549[15]_i_17_n_5\
    );
\add_ln48_17_reg_1549[15]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_3_reg_1519(12),
      I1 => add_ln48_13_reg_1534(12),
      I2 => add_ln48_12_reg_1529(12),
      I3 => \add_ln48_17_reg_1549[15]_i_14_n_5\,
      O => \add_ln48_17_reg_1549[15]_i_18_n_5\
    );
\add_ln48_17_reg_1549[15]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_3_reg_1519(10),
      I1 => add_ln48_13_reg_1534(10),
      I2 => add_ln48_12_reg_1529(10),
      O => \add_ln48_17_reg_1549[15]_i_19_n_5\
    );
\add_ln48_17_reg_1549[15]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_3_reg_1519(9),
      I1 => add_ln48_13_reg_1534(9),
      I2 => add_ln48_12_reg_1529(9),
      O => \add_ln48_17_reg_1549[15]_i_20_n_5\
    );
\add_ln48_17_reg_1549[15]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_3_reg_1519(8),
      I1 => add_ln48_13_reg_1534(8),
      I2 => add_ln48_12_reg_1529(8),
      O => \add_ln48_17_reg_1549[15]_i_21_n_5\
    );
\add_ln48_17_reg_1549[15]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_3_reg_1519(7),
      I1 => add_ln48_13_reg_1534(7),
      I2 => add_ln48_12_reg_1529(7),
      O => \add_ln48_17_reg_1549[15]_i_22_n_5\
    );
\add_ln48_17_reg_1549[15]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_3_reg_1519(11),
      I1 => add_ln48_13_reg_1534(11),
      I2 => add_ln48_12_reg_1529(11),
      I3 => \add_ln48_17_reg_1549[15]_i_19_n_5\,
      O => \add_ln48_17_reg_1549[15]_i_23_n_5\
    );
\add_ln48_17_reg_1549[15]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_3_reg_1519(10),
      I1 => add_ln48_13_reg_1534(10),
      I2 => add_ln48_12_reg_1529(10),
      I3 => \add_ln48_17_reg_1549[15]_i_20_n_5\,
      O => \add_ln48_17_reg_1549[15]_i_24_n_5\
    );
\add_ln48_17_reg_1549[15]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_3_reg_1519(9),
      I1 => add_ln48_13_reg_1534(9),
      I2 => add_ln48_12_reg_1529(9),
      I3 => \add_ln48_17_reg_1549[15]_i_21_n_5\,
      O => \add_ln48_17_reg_1549[15]_i_25_n_5\
    );
\add_ln48_17_reg_1549[15]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_3_reg_1519(8),
      I1 => add_ln48_13_reg_1534(8),
      I2 => add_ln48_12_reg_1529(8),
      I3 => \add_ln48_17_reg_1549[15]_i_22_n_5\,
      O => \add_ln48_17_reg_1549[15]_i_26_n_5\
    );
\add_ln48_17_reg_1549[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_17_reg_1549_reg[15]_i_10_n_11\,
      I1 => trunc_ln48_4_reg_1524(13),
      I2 => trunc_ln48_5_reg_1539(13),
      O => \add_ln48_17_reg_1549[15]_i_3_n_5\
    );
\add_ln48_17_reg_1549[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_17_reg_1549_reg[15]_i_10_n_12\,
      I1 => trunc_ln48_4_reg_1524(12),
      I2 => trunc_ln48_5_reg_1539(12),
      O => \add_ln48_17_reg_1549[15]_i_4_n_5\
    );
\add_ln48_17_reg_1549[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_17_reg_1549_reg[15]_i_11_n_9\,
      I1 => trunc_ln48_4_reg_1524(11),
      I2 => trunc_ln48_5_reg_1539(11),
      O => \add_ln48_17_reg_1549[15]_i_5_n_5\
    );
\add_ln48_17_reg_1549[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => trunc_ln48_5_reg_1539(14),
      I1 => trunc_ln48_4_reg_1524(14),
      I2 => \add_ln48_17_reg_1549_reg[15]_i_10_n_10\,
      I3 => trunc_ln48_4_reg_1524(15),
      I4 => \add_ln48_17_reg_1549_reg[15]_i_10_n_9\,
      I5 => trunc_ln48_5_reg_1539(15),
      O => \add_ln48_17_reg_1549[15]_i_6_n_5\
    );
\add_ln48_17_reg_1549[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_17_reg_1549[15]_i_3_n_5\,
      I1 => trunc_ln48_4_reg_1524(14),
      I2 => \add_ln48_17_reg_1549_reg[15]_i_10_n_10\,
      I3 => trunc_ln48_5_reg_1539(14),
      O => \add_ln48_17_reg_1549[15]_i_7_n_5\
    );
\add_ln48_17_reg_1549[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_17_reg_1549_reg[15]_i_10_n_11\,
      I1 => trunc_ln48_4_reg_1524(13),
      I2 => trunc_ln48_5_reg_1539(13),
      I3 => \add_ln48_17_reg_1549[15]_i_4_n_5\,
      O => \add_ln48_17_reg_1549[15]_i_8_n_5\
    );
\add_ln48_17_reg_1549[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_17_reg_1549_reg[15]_i_10_n_12\,
      I1 => trunc_ln48_4_reg_1524(12),
      I2 => trunc_ln48_5_reg_1539(12),
      I3 => \add_ln48_17_reg_1549[15]_i_5_n_5\,
      O => \add_ln48_17_reg_1549[15]_i_9_n_5\
    );
\add_ln48_17_reg_1549[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_17_reg_1549_reg[7]_i_10_n_10\,
      I1 => trunc_ln48_4_reg_1524(2),
      I2 => trunc_ln48_5_reg_1539(2),
      O => \add_ln48_17_reg_1549[3]_i_2_n_5\
    );
\add_ln48_17_reg_1549[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_17_reg_1549_reg[7]_i_10_n_11\,
      I1 => trunc_ln48_4_reg_1524(1),
      I2 => trunc_ln48_5_reg_1539(1),
      O => \add_ln48_17_reg_1549[3]_i_3_n_5\
    );
\add_ln48_17_reg_1549[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_17_reg_1549_reg[7]_i_10_n_12\,
      I1 => trunc_ln48_4_reg_1524(0),
      I2 => trunc_ln48_5_reg_1539(0),
      O => \add_ln48_17_reg_1549[3]_i_4_n_5\
    );
\add_ln48_17_reg_1549[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_17_reg_1549_reg[7]_i_10_n_9\,
      I1 => trunc_ln48_4_reg_1524(3),
      I2 => trunc_ln48_5_reg_1539(3),
      I3 => \add_ln48_17_reg_1549[3]_i_2_n_5\,
      O => \add_ln48_17_reg_1549[3]_i_5_n_5\
    );
\add_ln48_17_reg_1549[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_17_reg_1549_reg[7]_i_10_n_10\,
      I1 => trunc_ln48_4_reg_1524(2),
      I2 => trunc_ln48_5_reg_1539(2),
      I3 => \add_ln48_17_reg_1549[3]_i_3_n_5\,
      O => \add_ln48_17_reg_1549[3]_i_6_n_5\
    );
\add_ln48_17_reg_1549[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_17_reg_1549_reg[7]_i_10_n_11\,
      I1 => trunc_ln48_4_reg_1524(1),
      I2 => trunc_ln48_5_reg_1539(1),
      I3 => \add_ln48_17_reg_1549[3]_i_4_n_5\,
      O => \add_ln48_17_reg_1549[3]_i_7_n_5\
    );
\add_ln48_17_reg_1549[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln48_17_reg_1549_reg[7]_i_10_n_12\,
      I1 => trunc_ln48_4_reg_1524(0),
      I2 => trunc_ln48_5_reg_1539(0),
      O => \add_ln48_17_reg_1549[3]_i_8_n_5\
    );
\add_ln48_17_reg_1549[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_3_reg_1519(2),
      I1 => add_ln48_13_reg_1534(2),
      I2 => add_ln48_12_reg_1529(2),
      O => \add_ln48_17_reg_1549[7]_i_11_n_5\
    );
\add_ln48_17_reg_1549[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_3_reg_1519(1),
      I1 => add_ln48_13_reg_1534(1),
      I2 => add_ln48_12_reg_1529(1),
      O => \add_ln48_17_reg_1549[7]_i_12_n_5\
    );
\add_ln48_17_reg_1549[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_3_reg_1519(0),
      I1 => add_ln48_13_reg_1534(0),
      I2 => add_ln48_12_reg_1529(0),
      O => \add_ln48_17_reg_1549[7]_i_13_n_5\
    );
\add_ln48_17_reg_1549[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_3_reg_1519(3),
      I1 => add_ln48_13_reg_1534(3),
      I2 => add_ln48_12_reg_1529(3),
      I3 => \add_ln48_17_reg_1549[7]_i_11_n_5\,
      O => \add_ln48_17_reg_1549[7]_i_14_n_5\
    );
\add_ln48_17_reg_1549[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_3_reg_1519(2),
      I1 => add_ln48_13_reg_1534(2),
      I2 => add_ln48_12_reg_1529(2),
      I3 => \add_ln48_17_reg_1549[7]_i_12_n_5\,
      O => \add_ln48_17_reg_1549[7]_i_15_n_5\
    );
\add_ln48_17_reg_1549[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_3_reg_1519(1),
      I1 => add_ln48_13_reg_1534(1),
      I2 => add_ln48_12_reg_1529(1),
      I3 => \add_ln48_17_reg_1549[7]_i_13_n_5\,
      O => \add_ln48_17_reg_1549[7]_i_16_n_5\
    );
\add_ln48_17_reg_1549[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => trunc_ln48_3_reg_1519(0),
      I1 => add_ln48_13_reg_1534(0),
      I2 => add_ln48_12_reg_1529(0),
      O => \add_ln48_17_reg_1549[7]_i_17_n_5\
    );
\add_ln48_17_reg_1549[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_17_reg_1549_reg[11]_i_10_n_10\,
      I1 => trunc_ln48_4_reg_1524(6),
      I2 => trunc_ln48_5_reg_1539(6),
      O => \add_ln48_17_reg_1549[7]_i_2_n_5\
    );
\add_ln48_17_reg_1549[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_17_reg_1549_reg[11]_i_10_n_11\,
      I1 => trunc_ln48_4_reg_1524(5),
      I2 => trunc_ln48_5_reg_1539(5),
      O => \add_ln48_17_reg_1549[7]_i_3_n_5\
    );
\add_ln48_17_reg_1549[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_17_reg_1549_reg[11]_i_10_n_12\,
      I1 => trunc_ln48_4_reg_1524(4),
      I2 => trunc_ln48_5_reg_1539(4),
      O => \add_ln48_17_reg_1549[7]_i_4_n_5\
    );
\add_ln48_17_reg_1549[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_17_reg_1549_reg[7]_i_10_n_9\,
      I1 => trunc_ln48_4_reg_1524(3),
      I2 => trunc_ln48_5_reg_1539(3),
      O => \add_ln48_17_reg_1549[7]_i_5_n_5\
    );
\add_ln48_17_reg_1549[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_17_reg_1549_reg[11]_i_10_n_9\,
      I1 => trunc_ln48_4_reg_1524(7),
      I2 => trunc_ln48_5_reg_1539(7),
      I3 => \add_ln48_17_reg_1549[7]_i_2_n_5\,
      O => \add_ln48_17_reg_1549[7]_i_6_n_5\
    );
\add_ln48_17_reg_1549[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_17_reg_1549_reg[11]_i_10_n_10\,
      I1 => trunc_ln48_4_reg_1524(6),
      I2 => trunc_ln48_5_reg_1539(6),
      I3 => \add_ln48_17_reg_1549[7]_i_3_n_5\,
      O => \add_ln48_17_reg_1549[7]_i_7_n_5\
    );
\add_ln48_17_reg_1549[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_17_reg_1549_reg[11]_i_10_n_11\,
      I1 => trunc_ln48_4_reg_1524(5),
      I2 => trunc_ln48_5_reg_1539(5),
      I3 => \add_ln48_17_reg_1549[7]_i_4_n_5\,
      O => \add_ln48_17_reg_1549[7]_i_8_n_5\
    );
\add_ln48_17_reg_1549[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_17_reg_1549_reg[11]_i_10_n_12\,
      I1 => trunc_ln48_4_reg_1524(4),
      I2 => trunc_ln48_5_reg_1539(4),
      I3 => \add_ln48_17_reg_1549[7]_i_5_n_5\,
      O => \add_ln48_17_reg_1549[7]_i_9_n_5\
    );
\add_ln48_17_reg_1549_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_17_reg_15490,
      D => add_ln48_17_fu_1096_p2(0),
      Q => grp_depthwise_conv2d_fix_1_fu_447_output_r_d0(0),
      R => '0'
    );
\add_ln48_17_reg_1549_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_17_reg_15490,
      D => add_ln48_17_fu_1096_p2(10),
      Q => grp_depthwise_conv2d_fix_1_fu_447_output_r_d0(10),
      R => '0'
    );
\add_ln48_17_reg_1549_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_17_reg_15490,
      D => add_ln48_17_fu_1096_p2(11),
      Q => grp_depthwise_conv2d_fix_1_fu_447_output_r_d0(11),
      R => '0'
    );
\add_ln48_17_reg_1549_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_17_reg_1549_reg[7]_i_1_n_5\,
      CO(3) => \add_ln48_17_reg_1549_reg[11]_i_1_n_5\,
      CO(2) => \add_ln48_17_reg_1549_reg[11]_i_1_n_6\,
      CO(1) => \add_ln48_17_reg_1549_reg[11]_i_1_n_7\,
      CO(0) => \add_ln48_17_reg_1549_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln48_17_reg_1549[11]_i_2_n_5\,
      DI(2) => \add_ln48_17_reg_1549[11]_i_3_n_5\,
      DI(1) => \add_ln48_17_reg_1549[11]_i_4_n_5\,
      DI(0) => \add_ln48_17_reg_1549[11]_i_5_n_5\,
      O(3 downto 0) => add_ln48_17_fu_1096_p2(11 downto 8),
      S(3) => \add_ln48_17_reg_1549[11]_i_6_n_5\,
      S(2) => \add_ln48_17_reg_1549[11]_i_7_n_5\,
      S(1) => \add_ln48_17_reg_1549[11]_i_8_n_5\,
      S(0) => \add_ln48_17_reg_1549[11]_i_9_n_5\
    );
\add_ln48_17_reg_1549_reg[11]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_17_reg_1549_reg[7]_i_10_n_5\,
      CO(3) => \add_ln48_17_reg_1549_reg[11]_i_10_n_5\,
      CO(2) => \add_ln48_17_reg_1549_reg[11]_i_10_n_6\,
      CO(1) => \add_ln48_17_reg_1549_reg[11]_i_10_n_7\,
      CO(0) => \add_ln48_17_reg_1549_reg[11]_i_10_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln48_17_reg_1549[11]_i_11_n_5\,
      DI(2) => \add_ln48_17_reg_1549[11]_i_12_n_5\,
      DI(1) => \add_ln48_17_reg_1549[11]_i_13_n_5\,
      DI(0) => \add_ln48_17_reg_1549[11]_i_14_n_5\,
      O(3) => \add_ln48_17_reg_1549_reg[11]_i_10_n_9\,
      O(2) => \add_ln48_17_reg_1549_reg[11]_i_10_n_10\,
      O(1) => \add_ln48_17_reg_1549_reg[11]_i_10_n_11\,
      O(0) => \add_ln48_17_reg_1549_reg[11]_i_10_n_12\,
      S(3) => \add_ln48_17_reg_1549[11]_i_15_n_5\,
      S(2) => \add_ln48_17_reg_1549[11]_i_16_n_5\,
      S(1) => \add_ln48_17_reg_1549[11]_i_17_n_5\,
      S(0) => \add_ln48_17_reg_1549[11]_i_18_n_5\
    );
\add_ln48_17_reg_1549_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_17_reg_15490,
      D => add_ln48_17_fu_1096_p2(12),
      Q => grp_depthwise_conv2d_fix_1_fu_447_output_r_d0(12),
      R => '0'
    );
\add_ln48_17_reg_1549_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_17_reg_15490,
      D => add_ln48_17_fu_1096_p2(13),
      Q => grp_depthwise_conv2d_fix_1_fu_447_output_r_d0(13),
      R => '0'
    );
\add_ln48_17_reg_1549_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_17_reg_15490,
      D => add_ln48_17_fu_1096_p2(14),
      Q => grp_depthwise_conv2d_fix_1_fu_447_output_r_d0(14),
      R => '0'
    );
\add_ln48_17_reg_1549_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_17_reg_15490,
      D => add_ln48_17_fu_1096_p2(15),
      Q => grp_depthwise_conv2d_fix_1_fu_447_output_r_d0(15),
      R => '0'
    );
\add_ln48_17_reg_1549_reg[15]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_17_reg_1549_reg[15]_i_11_n_5\,
      CO(3) => \NLW_add_ln48_17_reg_1549_reg[15]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \add_ln48_17_reg_1549_reg[15]_i_10_n_6\,
      CO(1) => \add_ln48_17_reg_1549_reg[15]_i_10_n_7\,
      CO(0) => \add_ln48_17_reg_1549_reg[15]_i_10_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln48_17_reg_1549[15]_i_12_n_5\,
      DI(1) => \add_ln48_17_reg_1549[15]_i_13_n_5\,
      DI(0) => \add_ln48_17_reg_1549[15]_i_14_n_5\,
      O(3) => \add_ln48_17_reg_1549_reg[15]_i_10_n_9\,
      O(2) => \add_ln48_17_reg_1549_reg[15]_i_10_n_10\,
      O(1) => \add_ln48_17_reg_1549_reg[15]_i_10_n_11\,
      O(0) => \add_ln48_17_reg_1549_reg[15]_i_10_n_12\,
      S(3) => \add_ln48_17_reg_1549[15]_i_15_n_5\,
      S(2) => \add_ln48_17_reg_1549[15]_i_16_n_5\,
      S(1) => \add_ln48_17_reg_1549[15]_i_17_n_5\,
      S(0) => \add_ln48_17_reg_1549[15]_i_18_n_5\
    );
\add_ln48_17_reg_1549_reg[15]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_17_reg_1549_reg[11]_i_10_n_5\,
      CO(3) => \add_ln48_17_reg_1549_reg[15]_i_11_n_5\,
      CO(2) => \add_ln48_17_reg_1549_reg[15]_i_11_n_6\,
      CO(1) => \add_ln48_17_reg_1549_reg[15]_i_11_n_7\,
      CO(0) => \add_ln48_17_reg_1549_reg[15]_i_11_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln48_17_reg_1549[15]_i_19_n_5\,
      DI(2) => \add_ln48_17_reg_1549[15]_i_20_n_5\,
      DI(1) => \add_ln48_17_reg_1549[15]_i_21_n_5\,
      DI(0) => \add_ln48_17_reg_1549[15]_i_22_n_5\,
      O(3) => \add_ln48_17_reg_1549_reg[15]_i_11_n_9\,
      O(2) => \add_ln48_17_reg_1549_reg[15]_i_11_n_10\,
      O(1) => \add_ln48_17_reg_1549_reg[15]_i_11_n_11\,
      O(0) => \add_ln48_17_reg_1549_reg[15]_i_11_n_12\,
      S(3) => \add_ln48_17_reg_1549[15]_i_23_n_5\,
      S(2) => \add_ln48_17_reg_1549[15]_i_24_n_5\,
      S(1) => \add_ln48_17_reg_1549[15]_i_25_n_5\,
      S(0) => \add_ln48_17_reg_1549[15]_i_26_n_5\
    );
\add_ln48_17_reg_1549_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_17_reg_1549_reg[11]_i_1_n_5\,
      CO(3) => \NLW_add_ln48_17_reg_1549_reg[15]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \add_ln48_17_reg_1549_reg[15]_i_2_n_6\,
      CO(1) => \add_ln48_17_reg_1549_reg[15]_i_2_n_7\,
      CO(0) => \add_ln48_17_reg_1549_reg[15]_i_2_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln48_17_reg_1549[15]_i_3_n_5\,
      DI(1) => \add_ln48_17_reg_1549[15]_i_4_n_5\,
      DI(0) => \add_ln48_17_reg_1549[15]_i_5_n_5\,
      O(3 downto 0) => add_ln48_17_fu_1096_p2(15 downto 12),
      S(3) => \add_ln48_17_reg_1549[15]_i_6_n_5\,
      S(2) => \add_ln48_17_reg_1549[15]_i_7_n_5\,
      S(1) => \add_ln48_17_reg_1549[15]_i_8_n_5\,
      S(0) => \add_ln48_17_reg_1549[15]_i_9_n_5\
    );
\add_ln48_17_reg_1549_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_17_reg_15490,
      D => add_ln48_17_fu_1096_p2(1),
      Q => grp_depthwise_conv2d_fix_1_fu_447_output_r_d0(1),
      R => '0'
    );
\add_ln48_17_reg_1549_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_17_reg_15490,
      D => add_ln48_17_fu_1096_p2(2),
      Q => grp_depthwise_conv2d_fix_1_fu_447_output_r_d0(2),
      R => '0'
    );
\add_ln48_17_reg_1549_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_17_reg_15490,
      D => add_ln48_17_fu_1096_p2(3),
      Q => grp_depthwise_conv2d_fix_1_fu_447_output_r_d0(3),
      R => '0'
    );
\add_ln48_17_reg_1549_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln48_17_reg_1549_reg[3]_i_1_n_5\,
      CO(2) => \add_ln48_17_reg_1549_reg[3]_i_1_n_6\,
      CO(1) => \add_ln48_17_reg_1549_reg[3]_i_1_n_7\,
      CO(0) => \add_ln48_17_reg_1549_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln48_17_reg_1549[3]_i_2_n_5\,
      DI(2) => \add_ln48_17_reg_1549[3]_i_3_n_5\,
      DI(1) => \add_ln48_17_reg_1549[3]_i_4_n_5\,
      DI(0) => '0',
      O(3 downto 0) => add_ln48_17_fu_1096_p2(3 downto 0),
      S(3) => \add_ln48_17_reg_1549[3]_i_5_n_5\,
      S(2) => \add_ln48_17_reg_1549[3]_i_6_n_5\,
      S(1) => \add_ln48_17_reg_1549[3]_i_7_n_5\,
      S(0) => \add_ln48_17_reg_1549[3]_i_8_n_5\
    );
\add_ln48_17_reg_1549_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_17_reg_15490,
      D => add_ln48_17_fu_1096_p2(4),
      Q => grp_depthwise_conv2d_fix_1_fu_447_output_r_d0(4),
      R => '0'
    );
\add_ln48_17_reg_1549_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_17_reg_15490,
      D => add_ln48_17_fu_1096_p2(5),
      Q => grp_depthwise_conv2d_fix_1_fu_447_output_r_d0(5),
      R => '0'
    );
\add_ln48_17_reg_1549_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_17_reg_15490,
      D => add_ln48_17_fu_1096_p2(6),
      Q => grp_depthwise_conv2d_fix_1_fu_447_output_r_d0(6),
      R => '0'
    );
\add_ln48_17_reg_1549_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_17_reg_15490,
      D => add_ln48_17_fu_1096_p2(7),
      Q => grp_depthwise_conv2d_fix_1_fu_447_output_r_d0(7),
      R => '0'
    );
\add_ln48_17_reg_1549_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_17_reg_1549_reg[3]_i_1_n_5\,
      CO(3) => \add_ln48_17_reg_1549_reg[7]_i_1_n_5\,
      CO(2) => \add_ln48_17_reg_1549_reg[7]_i_1_n_6\,
      CO(1) => \add_ln48_17_reg_1549_reg[7]_i_1_n_7\,
      CO(0) => \add_ln48_17_reg_1549_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln48_17_reg_1549[7]_i_2_n_5\,
      DI(2) => \add_ln48_17_reg_1549[7]_i_3_n_5\,
      DI(1) => \add_ln48_17_reg_1549[7]_i_4_n_5\,
      DI(0) => \add_ln48_17_reg_1549[7]_i_5_n_5\,
      O(3 downto 0) => add_ln48_17_fu_1096_p2(7 downto 4),
      S(3) => \add_ln48_17_reg_1549[7]_i_6_n_5\,
      S(2) => \add_ln48_17_reg_1549[7]_i_7_n_5\,
      S(1) => \add_ln48_17_reg_1549[7]_i_8_n_5\,
      S(0) => \add_ln48_17_reg_1549[7]_i_9_n_5\
    );
\add_ln48_17_reg_1549_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln48_17_reg_1549_reg[7]_i_10_n_5\,
      CO(2) => \add_ln48_17_reg_1549_reg[7]_i_10_n_6\,
      CO(1) => \add_ln48_17_reg_1549_reg[7]_i_10_n_7\,
      CO(0) => \add_ln48_17_reg_1549_reg[7]_i_10_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln48_17_reg_1549[7]_i_11_n_5\,
      DI(2) => \add_ln48_17_reg_1549[7]_i_12_n_5\,
      DI(1) => \add_ln48_17_reg_1549[7]_i_13_n_5\,
      DI(0) => '0',
      O(3) => \add_ln48_17_reg_1549_reg[7]_i_10_n_9\,
      O(2) => \add_ln48_17_reg_1549_reg[7]_i_10_n_10\,
      O(1) => \add_ln48_17_reg_1549_reg[7]_i_10_n_11\,
      O(0) => \add_ln48_17_reg_1549_reg[7]_i_10_n_12\,
      S(3) => \add_ln48_17_reg_1549[7]_i_14_n_5\,
      S(2) => \add_ln48_17_reg_1549[7]_i_15_n_5\,
      S(1) => \add_ln48_17_reg_1549[7]_i_16_n_5\,
      S(0) => \add_ln48_17_reg_1549[7]_i_17_n_5\
    );
\add_ln48_17_reg_1549_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_17_reg_15490,
      D => add_ln48_17_fu_1096_p2(8),
      Q => grp_depthwise_conv2d_fix_1_fu_447_output_r_d0(8),
      R => '0'
    );
\add_ln48_17_reg_1549_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_17_reg_15490,
      D => add_ln48_17_fu_1096_p2(9),
      Q => grp_depthwise_conv2d_fix_1_fu_447_output_r_d0(9),
      R => '0'
    );
add_ln48_reg_1544_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 7) => B"00000000000000000000000",
      A(6 downto 0) => \out\(6 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_ln48_reg_1544_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 4) => B"00000000000000",
      B(3) => Q(5),
      B(2 downto 1) => B"11",
      B(0) => add_ln48_reg_1544_reg_i_4_n_5,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_ln48_reg_1544_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 4) => B"00000000000000000000000000000000000000000000",
      C(3 downto 0) => zext_ln40_13_reg_1332(3 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_ln48_reg_1544_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_ln48_reg_1544_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_11_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_NS_fsm115_out,
      CEC => ap_CS_fsm_pp0_stage1,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => add_ln48_reg_15440,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_ln48_reg_1544_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_add_ln48_reg_1544_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 11) => NLW_add_ln48_reg_1544_reg_P_UNCONNECTED(47 downto 11),
      P(10 downto 0) => P(10 downto 0),
      PATTERNBDETECT => NLW_add_ln48_reg_1544_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_ln48_reg_1544_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_add_ln48_reg_1544_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_ln48_reg_1544_reg_UNDERFLOW_UNCONNECTED
    );
add_ln48_reg_1544_reg_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => icmp_ln32_reg_1237,
      I1 => \tmp11_reg_1365_reg_n_5_[1]\,
      I2 => add_ln48_reg_1544_reg_i_14_n_11,
      I3 => select_ln24_14_reg_1265,
      I4 => tmp11_mid1_fu_814_p2(1),
      O => \out\(1)
    );
add_ln48_reg_1544_reg_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => icmp_ln32_reg_1237,
      I1 => \tmp11_reg_1365_reg_n_5_[0]\,
      I2 => add_ln48_reg_1544_reg_i_14_n_12,
      I3 => select_ln24_14_reg_1265,
      I4 => tmp11_mid1_fu_814_p2(0),
      O => \out\(0)
    );
add_ln48_reg_1544_reg_i_12: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln48_reg_1544_reg_i_14_n_5,
      CO(3 downto 2) => NLW_add_ln48_reg_1544_reg_i_12_CO_UNCONNECTED(3 downto 2),
      CO(1) => add_ln48_reg_1544_reg_i_12_n_7,
      CO(0) => add_ln48_reg_1544_reg_i_12_n_8,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => add_ln48_reg_1544_reg_i_16_n_5,
      DI(0) => add_ln48_reg_1544_reg_i_17_n_5,
      O(3) => NLW_add_ln48_reg_1544_reg_i_12_O_UNCONNECTED(3),
      O(2) => add_ln48_reg_1544_reg_i_12_n_10,
      O(1) => add_ln48_reg_1544_reg_i_12_n_11,
      O(0) => add_ln48_reg_1544_reg_i_12_n_12,
      S(3) => '0',
      S(2) => add_ln48_reg_1544_reg_i_18_n_5,
      S(1) => add_ln48_reg_1544_reg_i_19_n_5,
      S(0) => add_ln48_reg_1544_reg_i_20_n_5
    );
add_ln48_reg_1544_reg_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln48_reg_1544_reg_i_15_n_5,
      CO(3 downto 2) => NLW_add_ln48_reg_1544_reg_i_13_CO_UNCONNECTED(3 downto 2),
      CO(1) => add_ln48_reg_1544_reg_i_13_n_7,
      CO(0) => add_ln48_reg_1544_reg_i_13_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_add_ln48_reg_1544_reg_i_13_O_UNCONNECTED(3),
      O(2 downto 0) => tmp11_mid1_fu_814_p2(6 downto 4),
      S(3) => '0',
      S(2) => add_ln48_reg_1544_reg_i_21_n_5,
      S(1) => add_ln48_reg_1544_reg_i_22_n_5,
      S(0) => add_ln48_reg_1544_reg_i_23_n_5
    );
add_ln48_reg_1544_reg_i_14: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln48_reg_1544_reg_i_14_n_5,
      CO(2) => add_ln48_reg_1544_reg_i_14_n_6,
      CO(1) => add_ln48_reg_1544_reg_i_14_n_7,
      CO(0) => add_ln48_reg_1544_reg_i_14_n_8,
      CYINIT => '0',
      DI(3) => add_ln48_reg_1544_reg_i_24_n_5,
      DI(2) => out_d_reg_1232(0),
      DI(1) => out_d_reg_1232(0),
      DI(0) => '0',
      O(3) => add_ln48_reg_1544_reg_i_14_n_9,
      O(2) => add_ln48_reg_1544_reg_i_14_n_10,
      O(1) => add_ln48_reg_1544_reg_i_14_n_11,
      O(0) => add_ln48_reg_1544_reg_i_14_n_12,
      S(3) => add_ln48_reg_1544_reg_i_25_n_5,
      S(2) => add_ln48_reg_1544_reg_i_26_n_5,
      S(1) => add_ln48_reg_1544_reg_i_27_n_5,
      S(0) => add_ln48_reg_1544_reg_i_28_n_5
    );
add_ln48_reg_1544_reg_i_15: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln48_reg_1544_reg_i_15_n_5,
      CO(2) => add_ln48_reg_1544_reg_i_15_n_6,
      CO(1) => add_ln48_reg_1544_reg_i_15_n_7,
      CO(0) => add_ln48_reg_1544_reg_i_15_n_8,
      CYINIT => '0',
      DI(3 downto 0) => out_h_reg_1271(3 downto 0),
      O(3 downto 0) => tmp11_mid1_fu_814_p2(3 downto 0),
      S(3) => add_ln48_reg_1544_reg_i_29_n_5,
      S(2) => add_ln48_reg_1544_reg_i_30_n_5,
      S(1) => add_ln48_reg_1544_reg_i_31_n_5,
      S(0) => add_ln48_reg_1544_reg_i_32_n_5
    );
add_ln48_reg_1544_reg_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => out_d_reg_1232(0),
      I1 => zext_ln40_1_cast14_reg_1180_reg(0),
      I2 => out_d_reg_1232(2),
      I3 => out_d_reg_1232(3),
      I4 => zext_ln40_1_cast14_reg_1180_reg(4),
      I5 => out_d_reg_1232(1),
      O => add_ln48_reg_1544_reg_i_16_n_5
    );
add_ln48_reg_1544_reg_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"708F0FF00FF00FF0"
    )
        port map (
      I0 => out_d_reg_1232(0),
      I1 => zext_ln40_1_cast14_reg_1180_reg(0),
      I2 => out_d_reg_1232(2),
      I3 => out_d_reg_1232(3),
      I4 => zext_ln40_1_cast14_reg_1180_reg(4),
      I5 => out_d_reg_1232(1),
      O => add_ln48_reg_1544_reg_i_17_n_5
    );
add_ln48_reg_1544_reg_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3840"
    )
        port map (
      I0 => out_d_reg_1232(1),
      I1 => zext_ln40_1_cast14_reg_1180_reg(4),
      I2 => out_d_reg_1232(3),
      I3 => out_d_reg_1232(2),
      O => add_ln48_reg_1544_reg_i_18_n_5
    );
add_ln48_reg_1544_reg_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700F0000FF0FF000"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(0),
      I1 => out_d_reg_1232(0),
      I2 => out_d_reg_1232(2),
      I3 => zext_ln40_1_cast14_reg_1180_reg(4),
      I4 => out_d_reg_1232(3),
      I5 => out_d_reg_1232(1),
      O => add_ln48_reg_1544_reg_i_19_n_5
    );
add_ln48_reg_1544_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_1_fu_447_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      O => ap_NS_fsm115_out
    );
add_ln48_reg_1544_reg_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DA2A55AAFFF00FF0"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(4),
      I1 => out_d_reg_1232(0),
      I2 => out_d_reg_1232(2),
      I3 => out_d_reg_1232(3),
      I4 => zext_ln40_1_cast14_reg_1180_reg(0),
      I5 => out_d_reg_1232(1),
      O => add_ln48_reg_1544_reg_i_20_n_5
    );
add_ln48_reg_1544_reg_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln48_reg_1544_reg_i_12_n_10,
      I1 => icmp_ln32_reg_1237,
      I2 => mul_ln48_reg_1360(6),
      O => add_ln48_reg_1544_reg_i_21_n_5
    );
add_ln48_reg_1544_reg_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln48_reg_1544_reg_i_12_n_11,
      I1 => icmp_ln32_reg_1237,
      I2 => mul_ln48_reg_1360(5),
      O => add_ln48_reg_1544_reg_i_22_n_5
    );
add_ln48_reg_1544_reg_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln48_reg_1544_reg_i_12_n_12,
      I1 => icmp_ln32_reg_1237,
      I2 => mul_ln48_reg_1360(4),
      O => add_ln48_reg_1544_reg_i_23_n_5
    );
add_ln48_reg_1544_reg_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => out_d_reg_1232(2),
      I1 => zext_ln40_1_cast14_reg_1180_reg(0),
      I2 => out_d_reg_1232(3),
      I3 => out_d_reg_1232(1),
      O => add_ln48_reg_1544_reg_i_24_n_5
    );
add_ln48_reg_1544_reg_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95C0953F953F6AC0"
    )
        port map (
      I0 => out_d_reg_1232(3),
      I1 => zext_ln40_1_cast14_reg_1180_reg(4),
      I2 => out_d_reg_1232(0),
      I3 => zext_ln40_1_cast14_reg_1180_reg(0),
      I4 => out_d_reg_1232(2),
      I5 => out_d_reg_1232(1),
      O => add_ln48_reg_1544_reg_i_25_n_5
    );
add_ln48_reg_1544_reg_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => out_d_reg_1232(2),
      I1 => zext_ln40_1_cast14_reg_1180_reg(0),
      I2 => out_d_reg_1232(1),
      I3 => out_d_reg_1232(0),
      O => add_ln48_reg_1544_reg_i_26_n_5
    );
add_ln48_reg_1544_reg_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => out_d_reg_1232(0),
      I1 => out_d_reg_1232(1),
      I2 => zext_ln40_1_cast14_reg_1180_reg(0),
      O => add_ln48_reg_1544_reg_i_27_n_5
    );
add_ln48_reg_1544_reg_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(0),
      I1 => out_d_reg_1232(0),
      O => add_ln48_reg_1544_reg_i_28_n_5
    );
add_ln48_reg_1544_reg_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => out_h_reg_1271(3),
      I1 => mul_ln48_reg_1360(3),
      I2 => icmp_ln32_reg_1237,
      I3 => add_ln48_reg_1544_reg_i_14_n_9,
      O => add_ln48_reg_1544_reg_i_29_n_5
    );
add_ln48_reg_1544_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => \icmp_ln23_reg_1228_pp0_iter1_reg_reg_n_5_[0]\,
      O => add_ln48_reg_15440
    );
add_ln48_reg_1544_reg_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => out_h_reg_1271(2),
      I1 => mul_ln48_reg_1360(2),
      I2 => icmp_ln32_reg_1237,
      I3 => add_ln48_reg_1544_reg_i_14_n_10,
      O => add_ln48_reg_1544_reg_i_30_n_5
    );
add_ln48_reg_1544_reg_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => out_h_reg_1271(1),
      I1 => mul_ln48_reg_1360(1),
      I2 => icmp_ln32_reg_1237,
      I3 => add_ln48_reg_1544_reg_i_14_n_11,
      O => add_ln48_reg_1544_reg_i_31_n_5
    );
add_ln48_reg_1544_reg_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => out_h_reg_1271(0),
      I1 => mul_ln48_reg_1360(0),
      I2 => icmp_ln32_reg_1237,
      I3 => add_ln48_reg_1544_reg_i_14_n_12,
      O => add_ln48_reg_1544_reg_i_32_n_5
    );
add_ln48_reg_1544_reg_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => add_ln48_reg_1544_reg_i_4_n_5
    );
add_ln48_reg_1544_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => icmp_ln32_reg_1237,
      I1 => \tmp11_reg_1365_reg_n_5_[6]\,
      I2 => add_ln48_reg_1544_reg_i_12_n_10,
      I3 => select_ln24_14_reg_1265,
      I4 => tmp11_mid1_fu_814_p2(6),
      O => \out\(6)
    );
add_ln48_reg_1544_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => icmp_ln32_reg_1237,
      I1 => \tmp11_reg_1365_reg_n_5_[5]\,
      I2 => add_ln48_reg_1544_reg_i_12_n_11,
      I3 => select_ln24_14_reg_1265,
      I4 => tmp11_mid1_fu_814_p2(5),
      O => \out\(5)
    );
add_ln48_reg_1544_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => icmp_ln32_reg_1237,
      I1 => \tmp11_reg_1365_reg_n_5_[4]\,
      I2 => add_ln48_reg_1544_reg_i_12_n_12,
      I3 => select_ln24_14_reg_1265,
      I4 => tmp11_mid1_fu_814_p2(4),
      O => \out\(4)
    );
add_ln48_reg_1544_reg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => icmp_ln32_reg_1237,
      I1 => \tmp11_reg_1365_reg_n_5_[3]\,
      I2 => add_ln48_reg_1544_reg_i_14_n_9,
      I3 => select_ln24_14_reg_1265,
      I4 => tmp11_mid1_fu_814_p2(3),
      O => \out\(3)
    );
add_ln48_reg_1544_reg_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => icmp_ln32_reg_1237,
      I1 => \tmp11_reg_1365_reg_n_5_[2]\,
      I2 => add_ln48_reg_1544_reg_i_14_n_10,
      I3 => select_ln24_14_reg_1265,
      I4 => tmp11_mid1_fu_814_p2(2),
      O => \out\(2)
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_1_fu_447_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_depthwise_conv2d_fix_1_fu_447_ap_ready,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8A8A8A"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(0),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \ap_CS_fsm_reg_n_5_[0]\,
      I4 => grp_depthwise_conv2d_fix_1_fu_447_ap_start_reg,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBABAAAA"
    )
        port map (
      I0 => Q(2),
      I1 => grp_depthwise_conv2d_fix_1_fu_447_ap_ready,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => grp_depthwise_conv2d_fix_1_fu_447_ap_start_reg,
      I4 => Q(3),
      O => D(0)
    );
\ap_CS_fsm[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA20"
    )
        port map (
      I0 => Q(3),
      I1 => grp_depthwise_conv2d_fix_1_fu_447_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => grp_depthwise_conv2d_fix_1_fu_447_ap_ready,
      O => D(1)
    );
\ap_CS_fsm[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBABAAAA"
    )
        port map (
      I0 => Q(4),
      I1 => grp_depthwise_conv2d_fix_1_fu_447_ap_ready,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => grp_depthwise_conv2d_fix_1_fu_447_ap_start_reg,
      I4 => Q(5),
      O => D(2)
    );
\ap_CS_fsm[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA20"
    )
        port map (
      I0 => Q(5),
      I1 => grp_depthwise_conv2d_fix_1_fu_447_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => grp_depthwise_conv2d_fix_1_fu_447_ap_ready,
      O => D(3)
    );
\ap_CS_fsm[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C00A0A0"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(0),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I4 => ap_enable_reg_pp0_iter0,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage0,
      Q => ap_CS_fsm_pp0_stage1,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage1,
      Q => ap_CS_fsm_pp0_stage2,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp0_stage3,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage3,
      Q => \^ap_cs_fsm_reg[5]_0\(0),
      R => SS(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => grp_depthwise_conv2d_fix_1_fu_447_ap_ready,
      R => SS(0)
    );
\ap_enable_reg_pp0_iter0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EA00EA00EA00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => grp_depthwise_conv2d_fix_1_fu_447_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => ap_rst_n,
      I4 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I5 => ap_CS_fsm_pp0_stage2,
      O => \ap_enable_reg_pp0_iter0_i_1__0_n_5\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__0_n_5\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C000A0A0A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_5,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_rst_n,
      I3 => \ap_CS_fsm_reg_n_5_[0]\,
      I4 => grp_depthwise_conv2d_fix_1_fu_447_ap_start_reg,
      I5 => \^ap_cs_fsm_reg[5]_0\(0),
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_5\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_5\,
      Q => ap_enable_reg_pp0_iter1_reg_n_5,
      R => '0'
    );
grp_depthwise_conv2d_fix_1_fu_447_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFC"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_1_fu_447_ap_ready,
      I1 => Q(4),
      I2 => Q(2),
      I3 => grp_depthwise_conv2d_fix_1_fu_447_ap_start_reg,
      O => \ap_CS_fsm_reg[6]_0\
    );
\icmp_ln23_reg_1228[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200C011220C001D"
    )
        port map (
      I0 => \indvar_flatten48_reg_298_reg_n_5_[9]\,
      I1 => indvar_flatten48_reg_2980,
      I2 => add_ln23_reg_1370(9),
      I3 => zext_ln40_1_cast14_reg_1180_reg(4),
      I4 => \indvar_flatten48_reg_298_reg_n_5_[10]\,
      I5 => add_ln23_reg_1370(10),
      O => \icmp_ln23_reg_1228[0]_i_2_n_5\
    );
\icmp_ln23_reg_1228[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82888222"
    )
        port map (
      I0 => \icmp_ln23_reg_1228[0]_i_6_n_5\,
      I1 => zext_ln40_1_cast14_reg_1180_reg(0),
      I2 => add_ln23_reg_1370(8),
      I3 => indvar_flatten48_reg_2980,
      I4 => \indvar_flatten48_reg_298_reg_n_5_[8]\,
      O => \icmp_ln23_reg_1228[0]_i_3_n_5\
    );
\icmp_ln23_reg_1228[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82888222"
    )
        port map (
      I0 => \icmp_ln23_reg_1228[0]_i_7_n_5\,
      I1 => zext_ln40_1_cast14_reg_1180_reg(4),
      I2 => add_ln23_reg_1370(5),
      I3 => indvar_flatten48_reg_2980,
      I4 => \indvar_flatten48_reg_298_reg_n_5_[5]\,
      O => \icmp_ln23_reg_1228[0]_i_4_n_5\
    );
\icmp_ln23_reg_1228[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044034700000000"
    )
        port map (
      I0 => add_ln23_reg_1370(1),
      I1 => indvar_flatten48_reg_2980,
      I2 => \indvar_flatten48_reg_298_reg_n_5_[1]\,
      I3 => add_ln23_reg_1370(0),
      I4 => \indvar_flatten48_reg_298_reg_n_5_[0]\,
      I5 => \icmp_ln23_reg_1228[0]_i_8_n_5\,
      O => \icmp_ln23_reg_1228[0]_i_5_n_5\
    );
\icmp_ln23_reg_1228[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A5999900A5"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(0),
      I1 => add_ln23_reg_1370(7),
      I2 => \indvar_flatten48_reg_298_reg_n_5_[7]\,
      I3 => \indvar_flatten48_reg_298_reg_n_5_[6]\,
      I4 => indvar_flatten48_reg_2980,
      I5 => add_ln23_reg_1370(6),
      O => \icmp_ln23_reg_1228[0]_i_6_n_5\
    );
\icmp_ln23_reg_1228[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A5999900A5"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(0),
      I1 => add_ln23_reg_1370(3),
      I2 => \indvar_flatten48_reg_298_reg_n_5_[3]\,
      I3 => \indvar_flatten48_reg_298_reg_n_5_[4]\,
      I4 => indvar_flatten48_reg_2980,
      I5 => add_ln23_reg_1370(4),
      O => \icmp_ln23_reg_1228[0]_i_7_n_5\
    );
\icmp_ln23_reg_1228[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FF7F"
    )
        port map (
      I0 => add_ln23_reg_1370(2),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I4 => \indvar_flatten48_reg_298_reg_n_5_[2]\,
      O => \icmp_ln23_reg_1228[0]_i_8_n_5\
    );
\icmp_ln23_reg_1228_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      Q => \icmp_ln23_reg_1228_pp0_iter1_reg_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln23_reg_1228_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => icmp_ln23_fu_472_p2,
      Q => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln23_reg_1228_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln23_fu_472_p2,
      CO(2) => \icmp_ln23_reg_1228_reg[0]_i_1_n_6\,
      CO(1) => \icmp_ln23_reg_1228_reg[0]_i_1_n_7\,
      CO(0) => \icmp_ln23_reg_1228_reg[0]_i_1_n_8\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln23_reg_1228_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln23_reg_1228[0]_i_2_n_5\,
      S(2) => \icmp_ln23_reg_1228[0]_i_3_n_5\,
      S(1) => \icmp_ln23_reg_1228[0]_i_4_n_5\,
      S(0) => \icmp_ln23_reg_1228[0]_i_5_n_5\
    );
\icmp_ln32_reg_1237[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400101014001"
    )
        port map (
      I0 => \icmp_ln32_reg_1237[0]_i_2_n_5\,
      I1 => zext_ln40_1_cast14_reg_1180_reg(4),
      I2 => ap_phi_mux_indvar_flatten_phi_fu_326_p4(6),
      I3 => indvar_flatten_reg_322(7),
      I4 => indvar_flatten48_reg_2980,
      I5 => \select_ln32_14_reg_1489_reg_n_5_[7]\,
      O => p_0_in1_in
    );
\icmp_ln32_reg_1237[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ap_phi_mux_indvar_flatten_phi_fu_326_p4(3),
      I1 => ap_phi_mux_indvar_flatten_phi_fu_326_p4(1),
      I2 => \icmp_ln32_reg_1237[0]_i_6_n_5\,
      I3 => \icmp_ln32_reg_1237[0]_i_7_n_5\,
      I4 => \icmp_ln32_reg_1237[0]_i_8_n_5\,
      I5 => \icmp_ln32_reg_1237[0]_i_9_n_5\,
      O => \icmp_ln32_reg_1237[0]_i_2_n_5\
    );
\icmp_ln32_reg_1237[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \select_ln32_14_reg_1489_reg_n_5_[6]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I4 => indvar_flatten_reg_322(6),
      O => ap_phi_mux_indvar_flatten_phi_fu_326_p4(6)
    );
\icmp_ln32_reg_1237[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \select_ln32_14_reg_1489_reg_n_5_[3]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I4 => indvar_flatten_reg_322(3),
      O => ap_phi_mux_indvar_flatten_phi_fu_326_p4(3)
    );
\icmp_ln32_reg_1237[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \select_ln32_14_reg_1489_reg_n_5_[1]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I4 => indvar_flatten_reg_322(1),
      O => ap_phi_mux_indvar_flatten_phi_fu_326_p4(1)
    );
\icmp_ln32_reg_1237[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45557555BAAA8AAA"
    )
        port map (
      I0 => indvar_flatten_reg_322(0),
      I1 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \select_ln32_14_reg_1489_reg_n_5_[0]\,
      I5 => zext_ln40_1_cast14_reg_1180_reg(0),
      O => \icmp_ln32_reg_1237[0]_i_6_n_5\
    );
\icmp_ln32_reg_1237[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656666666A666666"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(0),
      I1 => indvar_flatten_reg_322(4),
      I2 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \select_ln32_14_reg_1489_reg_n_5_[4]\,
      O => \icmp_ln32_reg_1237[0]_i_7_n_5\
    );
\icmp_ln32_reg_1237[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656666666A666666"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(4),
      I1 => indvar_flatten_reg_322(2),
      I2 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \select_ln32_14_reg_1489_reg_n_5_[2]\,
      O => \icmp_ln32_reg_1237[0]_i_8_n_5\
    );
\icmp_ln32_reg_1237[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45557555BAAA8AAA"
    )
        port map (
      I0 => indvar_flatten_reg_322(5),
      I1 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \select_ln32_14_reg_1489_reg_n_5_[5]\,
      I5 => zext_ln40_1_cast14_reg_1180_reg(0),
      O => \icmp_ln32_reg_1237[0]_i_9_n_5\
    );
\icmp_ln32_reg_1237_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => p_0_in1_in,
      Q => icmp_ln32_reg_1237,
      R => '0'
    );
\indvar_flatten48_reg_298[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888888"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_depthwise_conv2d_fix_1_fu_447_ap_start_reg,
      I2 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      O => indvar_flatten48_reg_298
    );
\indvar_flatten48_reg_298_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => add_ln23_reg_1370(0),
      Q => \indvar_flatten48_reg_298_reg_n_5_[0]\,
      R => indvar_flatten48_reg_298
    );
\indvar_flatten48_reg_298_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => add_ln23_reg_1370(10),
      Q => \indvar_flatten48_reg_298_reg_n_5_[10]\,
      R => indvar_flatten48_reg_298
    );
\indvar_flatten48_reg_298_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => add_ln23_reg_1370(1),
      Q => \indvar_flatten48_reg_298_reg_n_5_[1]\,
      R => indvar_flatten48_reg_298
    );
\indvar_flatten48_reg_298_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => add_ln23_reg_1370(2),
      Q => \indvar_flatten48_reg_298_reg_n_5_[2]\,
      R => indvar_flatten48_reg_298
    );
\indvar_flatten48_reg_298_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => add_ln23_reg_1370(3),
      Q => \indvar_flatten48_reg_298_reg_n_5_[3]\,
      R => indvar_flatten48_reg_298
    );
\indvar_flatten48_reg_298_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => add_ln23_reg_1370(4),
      Q => \indvar_flatten48_reg_298_reg_n_5_[4]\,
      R => indvar_flatten48_reg_298
    );
\indvar_flatten48_reg_298_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => add_ln23_reg_1370(5),
      Q => \indvar_flatten48_reg_298_reg_n_5_[5]\,
      R => indvar_flatten48_reg_298
    );
\indvar_flatten48_reg_298_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => add_ln23_reg_1370(6),
      Q => \indvar_flatten48_reg_298_reg_n_5_[6]\,
      R => indvar_flatten48_reg_298
    );
\indvar_flatten48_reg_298_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => add_ln23_reg_1370(7),
      Q => \indvar_flatten48_reg_298_reg_n_5_[7]\,
      R => indvar_flatten48_reg_298
    );
\indvar_flatten48_reg_298_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => add_ln23_reg_1370(8),
      Q => \indvar_flatten48_reg_298_reg_n_5_[8]\,
      R => indvar_flatten48_reg_298
    );
\indvar_flatten48_reg_298_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => add_ln23_reg_1370(9),
      Q => \indvar_flatten48_reg_298_reg_n_5_[9]\,
      R => indvar_flatten48_reg_298
    );
\indvar_flatten_reg_322_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => \select_ln32_14_reg_1489_reg_n_5_[0]\,
      Q => indvar_flatten_reg_322(0),
      R => indvar_flatten48_reg_298
    );
\indvar_flatten_reg_322_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => \select_ln32_14_reg_1489_reg_n_5_[1]\,
      Q => indvar_flatten_reg_322(1),
      R => indvar_flatten48_reg_298
    );
\indvar_flatten_reg_322_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => \select_ln32_14_reg_1489_reg_n_5_[2]\,
      Q => indvar_flatten_reg_322(2),
      R => indvar_flatten48_reg_298
    );
\indvar_flatten_reg_322_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => \select_ln32_14_reg_1489_reg_n_5_[3]\,
      Q => indvar_flatten_reg_322(3),
      R => indvar_flatten48_reg_298
    );
\indvar_flatten_reg_322_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => \select_ln32_14_reg_1489_reg_n_5_[4]\,
      Q => indvar_flatten_reg_322(4),
      R => indvar_flatten48_reg_298
    );
\indvar_flatten_reg_322_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => \select_ln32_14_reg_1489_reg_n_5_[5]\,
      Q => indvar_flatten_reg_322(5),
      R => indvar_flatten48_reg_298
    );
\indvar_flatten_reg_322_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => \select_ln32_14_reg_1489_reg_n_5_[6]\,
      Q => indvar_flatten_reg_322(6),
      R => indvar_flatten48_reg_298
    );
\indvar_flatten_reg_322_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => \select_ln32_14_reg_1489_reg_n_5_[7]\,
      Q => indvar_flatten_reg_322(7),
      R => indvar_flatten48_reg_298
    );
\mul_ln48_reg_1360[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => zext_ln48_2_reg_1218_reg(2),
      I1 => zext_ln40_1_cast14_reg_1180_reg(0),
      I2 => zext_ln48_2_reg_1218_reg(3),
      I3 => zext_ln48_2_reg_1218_reg(1),
      O => \mul_ln48_reg_1360[3]_i_2_n_5\
    );
\mul_ln48_reg_1360[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95C0953F953F6AC0"
    )
        port map (
      I0 => zext_ln48_2_reg_1218_reg(3),
      I1 => zext_ln40_1_cast14_reg_1180_reg(4),
      I2 => zext_ln48_2_reg_1218_reg(0),
      I3 => zext_ln40_1_cast14_reg_1180_reg(0),
      I4 => zext_ln48_2_reg_1218_reg(2),
      I5 => zext_ln48_2_reg_1218_reg(1),
      O => \mul_ln48_reg_1360[3]_i_3_n_5\
    );
\mul_ln48_reg_1360[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => zext_ln48_2_reg_1218_reg(2),
      I1 => zext_ln40_1_cast14_reg_1180_reg(0),
      I2 => zext_ln48_2_reg_1218_reg(1),
      I3 => zext_ln48_2_reg_1218_reg(0),
      O => \mul_ln48_reg_1360[3]_i_4_n_5\
    );
\mul_ln48_reg_1360[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => zext_ln48_2_reg_1218_reg(0),
      I1 => zext_ln48_2_reg_1218_reg(1),
      I2 => zext_ln40_1_cast14_reg_1180_reg(0),
      O => \mul_ln48_reg_1360[3]_i_5_n_5\
    );
\mul_ln48_reg_1360[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(0),
      I1 => zext_ln48_2_reg_1218_reg(0),
      O => \mul_ln48_reg_1360[3]_i_6_n_5\
    );
\mul_ln48_reg_1360[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => zext_ln48_2_reg_1218_reg(0),
      I1 => zext_ln40_1_cast14_reg_1180_reg(0),
      I2 => zext_ln48_2_reg_1218_reg(2),
      I3 => zext_ln48_2_reg_1218_reg(3),
      I4 => zext_ln40_1_cast14_reg_1180_reg(4),
      I5 => zext_ln48_2_reg_1218_reg(1),
      O => \mul_ln48_reg_1360[6]_i_2_n_5\
    );
\mul_ln48_reg_1360[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"708F0FF00FF00FF0"
    )
        port map (
      I0 => zext_ln48_2_reg_1218_reg(0),
      I1 => zext_ln40_1_cast14_reg_1180_reg(0),
      I2 => zext_ln48_2_reg_1218_reg(2),
      I3 => zext_ln48_2_reg_1218_reg(3),
      I4 => zext_ln40_1_cast14_reg_1180_reg(4),
      I5 => zext_ln48_2_reg_1218_reg(1),
      O => \mul_ln48_reg_1360[6]_i_3_n_5\
    );
\mul_ln48_reg_1360[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3840"
    )
        port map (
      I0 => zext_ln48_2_reg_1218_reg(1),
      I1 => zext_ln40_1_cast14_reg_1180_reg(4),
      I2 => zext_ln48_2_reg_1218_reg(3),
      I3 => zext_ln48_2_reg_1218_reg(2),
      O => \mul_ln48_reg_1360[6]_i_4_n_5\
    );
\mul_ln48_reg_1360[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700F0000FF0FF000"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(0),
      I1 => zext_ln48_2_reg_1218_reg(0),
      I2 => zext_ln48_2_reg_1218_reg(2),
      I3 => zext_ln40_1_cast14_reg_1180_reg(4),
      I4 => zext_ln48_2_reg_1218_reg(3),
      I5 => zext_ln48_2_reg_1218_reg(1),
      O => \mul_ln48_reg_1360[6]_i_5_n_5\
    );
\mul_ln48_reg_1360[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DA2A55AAFFF00FF0"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(4),
      I1 => zext_ln48_2_reg_1218_reg(0),
      I2 => zext_ln48_2_reg_1218_reg(2),
      I3 => zext_ln48_2_reg_1218_reg(3),
      I4 => zext_ln40_1_cast14_reg_1180_reg(0),
      I5 => zext_ln48_2_reg_1218_reg(1),
      O => \mul_ln48_reg_1360[6]_i_6_n_5\
    );
\mul_ln48_reg_1360_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => mul_ln48_fu_693_p2(0),
      Q => mul_ln48_reg_1360(0),
      R => '0'
    );
\mul_ln48_reg_1360_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => mul_ln48_fu_693_p2(1),
      Q => mul_ln48_reg_1360(1),
      R => '0'
    );
\mul_ln48_reg_1360_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => mul_ln48_fu_693_p2(2),
      Q => mul_ln48_reg_1360(2),
      R => '0'
    );
\mul_ln48_reg_1360_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => mul_ln48_fu_693_p2(3),
      Q => mul_ln48_reg_1360(3),
      R => '0'
    );
\mul_ln48_reg_1360_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln48_reg_1360_reg[3]_i_1_n_5\,
      CO(2) => \mul_ln48_reg_1360_reg[3]_i_1_n_6\,
      CO(1) => \mul_ln48_reg_1360_reg[3]_i_1_n_7\,
      CO(0) => \mul_ln48_reg_1360_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \mul_ln48_reg_1360[3]_i_2_n_5\,
      DI(2) => zext_ln48_2_reg_1218_reg(0),
      DI(1) => zext_ln48_2_reg_1218_reg(0),
      DI(0) => '0',
      O(3 downto 0) => mul_ln48_fu_693_p2(3 downto 0),
      S(3) => \mul_ln48_reg_1360[3]_i_3_n_5\,
      S(2) => \mul_ln48_reg_1360[3]_i_4_n_5\,
      S(1) => \mul_ln48_reg_1360[3]_i_5_n_5\,
      S(0) => \mul_ln48_reg_1360[3]_i_6_n_5\
    );
\mul_ln48_reg_1360_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => mul_ln48_fu_693_p2(4),
      Q => mul_ln48_reg_1360(4),
      R => '0'
    );
\mul_ln48_reg_1360_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => mul_ln48_fu_693_p2(5),
      Q => mul_ln48_reg_1360(5),
      R => '0'
    );
\mul_ln48_reg_1360_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => mul_ln48_fu_693_p2(6),
      Q => mul_ln48_reg_1360(6),
      R => '0'
    );
\mul_ln48_reg_1360_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln48_reg_1360_reg[3]_i_1_n_5\,
      CO(3 downto 2) => \NLW_mul_ln48_reg_1360_reg[6]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \mul_ln48_reg_1360_reg[6]_i_1_n_7\,
      CO(0) => \mul_ln48_reg_1360_reg[6]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \mul_ln48_reg_1360[6]_i_2_n_5\,
      DI(0) => \mul_ln48_reg_1360[6]_i_3_n_5\,
      O(3) => \NLW_mul_ln48_reg_1360_reg[6]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => mul_ln48_fu_693_p2(6 downto 4),
      S(3) => '0',
      S(2) => \mul_ln48_reg_1360[6]_i_4_n_5\,
      S(1) => \mul_ln48_reg_1360[6]_i_5_n_5\,
      S(0) => \mul_ln48_reg_1360[6]_i_6_n_5\
    );
network_mul_mul_16s_16s_29_1_1_U64: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_35
     port map (
      A(15 downto 0) => A(15 downto 0),
      B(14 downto 0) => B(14 downto 0),
      P(15 downto 0) => trunc_ln_reg_1423(15 downto 0),
      Q(4) => \^ap_cs_fsm_reg[5]_0\(0),
      Q(3) => ap_CS_fsm_pp0_stage3,
      Q(2) => ap_CS_fsm_pp0_stage2,
      Q(1) => ap_CS_fsm_pp0_stage1,
      Q(0) => ap_CS_fsm_pp0_stage0,
      \ap_CS_fsm_reg[2]\ => network_mul_mul_16s_16s_29_1_1_U64_n_21,
      \ap_CS_fsm_reg[2]_0\ => network_mul_mul_16s_16s_29_1_1_U64_n_22,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      indvar_flatten48_reg_2980 => indvar_flatten48_reg_2980,
      \^p\ => ap_enable_reg_pp0_iter1_reg_n_5,
      p_0 => \icmp_ln23_reg_1228_pp0_iter1_reg_reg_n_5_[0]\,
      p_1 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      p_11_in => p_11_in,
      reg_3551 => reg_3551
    );
network_mul_mul_16s_16s_29_1_1_U65: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_36
     port map (
      DI(1) => network_mul_mul_16s_16s_29_1_1_U65_n_24,
      DI(0) => network_mul_mul_16s_16s_29_1_1_U65_n_25,
      P(14 downto 0) => trunc_ln48_9_reg_1428(14 downto 0),
      Q(3) => \^ap_cs_fsm_reg[5]_0\(0),
      Q(2) => ap_CS_fsm_pp0_stage3,
      Q(1) => ap_CS_fsm_pp0_stage2,
      Q(0) => ap_CS_fsm_pp0_stage0,
      S(0) => network_mul_mul_16s_16s_29_1_1_U65_n_23,
      \add_ln48_10_reg_1514_reg[13]\(0) => network_mul_mul_16s_16s_29_1_1_U65_n_37,
      \add_ln48_12_reg_1529[15]_i_5\(14 downto 0) => trunc_ln_reg_1423(15 downto 1),
      \add_ln48_12_reg_1529[15]_i_5_0\(15 downto 0) => add_ln48_10_reg_1514(15 downto 0),
      \ap_CS_fsm_reg[5]\ => network_mul_mul_16s_16s_29_1_1_U65_n_20,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      indvar_flatten48_reg_2980 => indvar_flatten48_reg_2980,
      \out_d_0_reg_310_reg[0]\ => ap_enable_reg_pp0_iter1_reg_n_5,
      \out_d_0_reg_310_reg[0]_0\ => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      \^p\(3) => network_mul_mul_16s_16s_29_1_1_U65_n_26,
      \^p\(2) => network_mul_mul_16s_16s_29_1_1_U65_n_27,
      \^p\(1) => network_mul_mul_16s_16s_29_1_1_U65_n_28,
      \^p\(0) => network_mul_mul_16s_16s_29_1_1_U65_n_29,
      p_0(3) => network_mul_mul_16s_16s_29_1_1_U65_n_30,
      p_0(2) => network_mul_mul_16s_16s_29_1_1_U65_n_31,
      p_0(1) => network_mul_mul_16s_16s_29_1_1_U65_n_32,
      p_0(0) => network_mul_mul_16s_16s_29_1_1_U65_n_33,
      p_1(2) => network_mul_mul_16s_16s_29_1_1_U65_n_34,
      p_1(1) => network_mul_mul_16s_16s_29_1_1_U65_n_35,
      p_1(0) => network_mul_mul_16s_16s_29_1_1_U65_n_36,
      p_11_in => p_11_in,
      p_2(14 downto 0) => p_0(14 downto 0),
      p_3(15 downto 0) => \^p\(15 downto 0),
      reg_3600 => reg_3600
    );
network_mul_mul_16s_16s_29_1_1_U66: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_37
     port map (
      A(15 downto 0) => A(15 downto 0),
      D(15) => network_mul_mul_16s_16s_29_1_1_U66_n_5,
      D(14) => network_mul_mul_16s_16s_29_1_1_U66_n_6,
      D(13) => network_mul_mul_16s_16s_29_1_1_U66_n_7,
      D(12) => network_mul_mul_16s_16s_29_1_1_U66_n_8,
      D(11) => network_mul_mul_16s_16s_29_1_1_U66_n_9,
      D(10) => network_mul_mul_16s_16s_29_1_1_U66_n_10,
      D(9) => network_mul_mul_16s_16s_29_1_1_U66_n_11,
      D(8) => network_mul_mul_16s_16s_29_1_1_U66_n_12,
      D(7) => network_mul_mul_16s_16s_29_1_1_U66_n_13,
      D(6) => network_mul_mul_16s_16s_29_1_1_U66_n_14,
      D(5) => network_mul_mul_16s_16s_29_1_1_U66_n_15,
      D(4) => network_mul_mul_16s_16s_29_1_1_U66_n_16,
      D(3) => network_mul_mul_16s_16s_29_1_1_U66_n_17,
      D(2) => network_mul_mul_16s_16s_29_1_1_U66_n_18,
      D(1) => network_mul_mul_16s_16s_29_1_1_U66_n_19,
      D(0) => network_mul_mul_16s_16s_29_1_1_U66_n_20,
      Q(1) => \^ap_cs_fsm_reg[5]_0\(0),
      Q(0) => ap_CS_fsm_pp0_stage2,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      p => network_mul_mul_16s_16s_29_1_1_U64_n_21,
      p_0(14 downto 0) => p_1(14 downto 0),
      p_1 => \icmp_ln23_reg_1228_reg_n_5_[0]\
    );
network_mul_mul_16s_16s_29_1_1_U67: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_38
     port map (
      B(14 downto 0) => B(14 downto 0),
      D(15 downto 0) => p_0_in(15 downto 0),
      ap_clk => ap_clk,
      p => network_mul_mul_16s_16s_29_1_1_U65_n_20,
      p_0 => network_mul_mul_16s_16s_29_1_1_U64_n_22,
      p_1(15 downto 0) => \^p\(15 downto 0)
    );
network_mul_mul_16s_16s_29_1_1_U68: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_39
     port map (
      A(15 downto 0) => A(15 downto 0),
      D(15) => network_mul_mul_16s_16s_29_1_1_U68_n_5,
      D(14) => network_mul_mul_16s_16s_29_1_1_U68_n_6,
      D(13) => network_mul_mul_16s_16s_29_1_1_U68_n_7,
      D(12) => network_mul_mul_16s_16s_29_1_1_U68_n_8,
      D(11) => network_mul_mul_16s_16s_29_1_1_U68_n_9,
      D(10) => network_mul_mul_16s_16s_29_1_1_U68_n_10,
      D(9) => network_mul_mul_16s_16s_29_1_1_U68_n_11,
      D(8) => network_mul_mul_16s_16s_29_1_1_U68_n_12,
      D(7) => network_mul_mul_16s_16s_29_1_1_U68_n_13,
      D(6) => network_mul_mul_16s_16s_29_1_1_U68_n_14,
      D(5) => network_mul_mul_16s_16s_29_1_1_U68_n_15,
      D(4) => network_mul_mul_16s_16s_29_1_1_U68_n_16,
      D(3) => network_mul_mul_16s_16s_29_1_1_U68_n_17,
      D(2) => network_mul_mul_16s_16s_29_1_1_U68_n_18,
      D(1) => network_mul_mul_16s_16s_29_1_1_U68_n_19,
      D(0) => network_mul_mul_16s_16s_29_1_1_U68_n_20,
      ap_clk => ap_clk,
      p => network_mul_mul_16s_16s_29_1_1_U64_n_21,
      p_0(14 downto 0) => p_0(14 downto 0),
      reg_3600 => reg_3600
    );
\out_d_0_reg_310_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => \select_ln24_9_reg_1453_reg_n_5_[0]\,
      Q => out_d_0_reg_310(0),
      R => indvar_flatten48_reg_298
    );
\out_d_0_reg_310_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => \select_ln24_9_reg_1453_reg_n_5_[1]\,
      Q => out_d_0_reg_310(1),
      R => indvar_flatten48_reg_298
    );
\out_d_0_reg_310_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => \select_ln24_9_reg_1453_reg_n_5_[2]\,
      Q => out_d_0_reg_310(2),
      R => indvar_flatten48_reg_298
    );
\out_d_0_reg_310_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => select_ln24_9_reg_1453(3),
      Q => out_d_0_reg_310(3),
      R => indvar_flatten48_reg_298
    );
\out_d_reg_1232[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => out_d_0_reg_310(0),
      I1 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \select_ln24_9_reg_1453_reg_n_5_[0]\,
      O => B_2(0)
    );
\out_d_reg_1232[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => out_d_0_reg_310(0),
      I1 => \select_ln24_9_reg_1453_reg_n_5_[0]\,
      I2 => out_d_0_reg_310(1),
      I3 => indvar_flatten48_reg_2980,
      I4 => \select_ln24_9_reg_1453_reg_n_5_[1]\,
      O => B_2(1)
    );
\out_d_reg_1232[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => \zext_ln48_2_reg_1218[0]_i_1_n_5\,
      I1 => \select_ln24_9_reg_1453_reg_n_5_[1]\,
      I2 => out_d_0_reg_310(1),
      I3 => out_d_0_reg_310(2),
      I4 => indvar_flatten48_reg_2980,
      I5 => \select_ln24_9_reg_1453_reg_n_5_[2]\,
      O => B_2(2)
    );
\out_d_reg_1232[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F8080807F80"
    )
        port map (
      I0 => \zext_ln48_2_reg_1218[1]_i_1_n_5\,
      I1 => \zext_ln48_2_reg_1218[0]_i_1_n_5\,
      I2 => \zext_ln48_2_reg_1218[2]_i_1_n_5\,
      I3 => out_d_0_reg_310(3),
      I4 => indvar_flatten48_reg_2980,
      I5 => select_ln24_9_reg_1453(3),
      O => B_2(3)
    );
\out_d_reg_1232_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => B_2(0),
      Q => out_d_reg_1232(0),
      R => '0'
    );
\out_d_reg_1232_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => B_2(1),
      Q => out_d_reg_1232(1),
      R => '0'
    );
\out_d_reg_1232_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => B_2(2),
      Q => out_d_reg_1232(2),
      R => '0'
    );
\out_d_reg_1232_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => B_2(3),
      Q => out_d_reg_1232(3),
      R => '0'
    );
\out_h_0_reg_333_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => select_ln32_reg_1459(0),
      Q => out_h_0_reg_333(0),
      R => indvar_flatten48_reg_298
    );
\out_h_0_reg_333_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => select_ln32_reg_1459(1),
      Q => out_h_0_reg_333(1),
      R => indvar_flatten48_reg_298
    );
\out_h_0_reg_333_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => select_ln32_reg_1459(2),
      Q => out_h_0_reg_333(2),
      R => indvar_flatten48_reg_298
    );
\out_h_0_reg_333_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => select_ln32_reg_1459(3),
      Q => out_h_0_reg_333(3),
      R => indvar_flatten48_reg_298
    );
\out_h_reg_1271[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAFFBF"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => select_ln32_reg_1459(0),
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I4 => out_h_0_reg_333(0),
      O => zext_ln40_2_cast_mid_fu_588_p1(0)
    );
\out_h_reg_1271[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"455555548AAAAAA8"
    )
        port map (
      I0 => ap_phi_mux_out_h_0_phi_fu_337_p4(0),
      I1 => \icmp_ln32_reg_1237[0]_i_2_n_5\,
      I2 => zext_ln40_1_cast14_reg_1180_reg(4),
      I3 => ap_phi_mux_indvar_flatten_phi_fu_326_p4(6),
      I4 => ap_phi_mux_indvar_flatten_phi_fu_326_p4(7),
      I5 => ap_phi_mux_out_h_0_phi_fu_337_p4(1),
      O => zext_ln40_2_cast_mid_fu_588_p1(1)
    );
\out_h_reg_1271[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7700770788008808"
    )
        port map (
      I0 => ap_phi_mux_out_h_0_phi_fu_337_p4(0),
      I1 => ap_phi_mux_out_h_0_phi_fu_337_p4(1),
      I2 => \out_h_reg_1271[2]_i_2_n_5\,
      I3 => \icmp_ln32_reg_1237[0]_i_2_n_5\,
      I4 => \out_h_reg_1271[2]_i_3_n_5\,
      I5 => ap_phi_mux_out_h_0_phi_fu_337_p4(2),
      O => zext_ln40_2_cast_mid_fu_588_p1(2)
    );
\out_h_reg_1271[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888A0000000A000"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(4),
      I1 => \select_ln32_14_reg_1489_reg_n_5_[6]\,
      I2 => indvar_flatten_reg_322(6),
      I3 => indvar_flatten_reg_322(7),
      I4 => indvar_flatten48_reg_2980,
      I5 => \select_ln32_14_reg_1489_reg_n_5_[7]\,
      O => \out_h_reg_1271[2]_i_2_n_5\
    );
\out_h_reg_1271[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000511110005"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(4),
      I1 => \select_ln32_14_reg_1489_reg_n_5_[6]\,
      I2 => indvar_flatten_reg_322(6),
      I3 => indvar_flatten_reg_322(7),
      I4 => indvar_flatten48_reg_2980,
      I5 => \select_ln32_14_reg_1489_reg_n_5_[7]\,
      O => \out_h_reg_1271[2]_i_3_n_5\
    );
\out_h_reg_1271[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => ap_phi_mux_out_h_0_phi_fu_337_p4(1),
      I1 => ap_phi_mux_out_h_0_phi_fu_337_p4(0),
      I2 => ap_phi_mux_out_h_0_phi_fu_337_p4(2),
      I3 => p_0_in1_in,
      I4 => ap_phi_mux_out_h_0_phi_fu_337_p4(3),
      O => zext_ln40_2_cast_mid_fu_588_p1(3)
    );
\out_h_reg_1271_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => zext_ln40_2_cast_mid_fu_588_p1(0),
      Q => out_h_reg_1271(0),
      R => '0'
    );
\out_h_reg_1271_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => zext_ln40_2_cast_mid_fu_588_p1(1),
      Q => out_h_reg_1271(1),
      R => '0'
    );
\out_h_reg_1271_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => zext_ln40_2_cast_mid_fu_588_p1(2),
      Q => out_h_reg_1271(2),
      R => '0'
    );
\out_h_reg_1271_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => zext_ln40_2_cast_mid_fu_588_p1(3),
      Q => out_h_reg_1271(3),
      R => '0'
    );
\out_w_0_mid2_reg_1276[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => out_w_reg_1344(0),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I4 => out_w_0_reg_344(0),
      O => \out_w_0_mid2_reg_1276[0]_i_1_n_5\
    );
\out_w_0_mid2_reg_1276[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => out_w_reg_1344(1),
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I3 => out_w_0_reg_344(1),
      O => \out_w_0_mid2_reg_1276[1]_i_1_n_5\
    );
\out_w_0_mid2_reg_1276[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => out_w_reg_1344(2),
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I3 => out_w_0_reg_344(2),
      O => \out_w_0_mid2_reg_1276[2]_i_1_n_5\
    );
\out_w_0_mid2_reg_1276[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => icmp_ln23_fu_472_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => p_0_in1_in,
      I3 => p_1_in,
      O => out_w_0_mid2_reg_1276
    );
\out_w_0_mid2_reg_1276[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => out_w_reg_1344(3),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I4 => out_w_0_reg_344(3),
      O => \out_w_0_mid2_reg_1276[3]_i_2_n_5\
    );
\out_w_0_mid2_reg_1276_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => \out_w_0_mid2_reg_1276[0]_i_1_n_5\,
      Q => \out_w_0_mid2_reg_1276_reg_n_5_[0]\,
      R => out_w_0_mid2_reg_1276
    );
\out_w_0_mid2_reg_1276_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => \out_w_0_mid2_reg_1276[1]_i_1_n_5\,
      Q => \out_w_0_mid2_reg_1276_reg_n_5_[1]\,
      R => out_w_0_mid2_reg_1276
    );
\out_w_0_mid2_reg_1276_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => \out_w_0_mid2_reg_1276[2]_i_1_n_5\,
      Q => \out_w_0_mid2_reg_1276_reg_n_5_[2]\,
      R => out_w_0_mid2_reg_1276
    );
\out_w_0_mid2_reg_1276_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => \out_w_0_mid2_reg_1276[3]_i_2_n_5\,
      Q => \out_w_0_mid2_reg_1276_reg_n_5_[3]\,
      R => out_w_0_mid2_reg_1276
    );
\out_w_0_reg_344_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => out_w_reg_1344(0),
      Q => out_w_0_reg_344(0),
      R => indvar_flatten48_reg_298
    );
\out_w_0_reg_344_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => out_w_reg_1344(1),
      Q => out_w_0_reg_344(1),
      R => indvar_flatten48_reg_298
    );
\out_w_0_reg_344_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => out_w_reg_1344(2),
      Q => out_w_0_reg_344(2),
      R => indvar_flatten48_reg_298
    );
\out_w_0_reg_344_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_2980,
      D => out_w_reg_1344(3),
      Q => out_w_0_reg_344(3),
      R => indvar_flatten48_reg_298
    );
\out_w_reg_1344[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1276_reg_n_5_[0]\,
      O => \out_w_reg_1344[0]_i_1_n_5\
    );
\out_w_reg_1344[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1276_reg_n_5_[0]\,
      I1 => \out_w_0_mid2_reg_1276_reg_n_5_[1]\,
      O => \out_w_reg_1344[1]_i_1_n_5\
    );
\out_w_reg_1344[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1276_reg_n_5_[0]\,
      I1 => \out_w_0_mid2_reg_1276_reg_n_5_[1]\,
      I2 => \out_w_0_mid2_reg_1276_reg_n_5_[2]\,
      O => \out_w_reg_1344[2]_i_1_n_5\
    );
\out_w_reg_1344[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage1,
      O => reg_3550
    );
\out_w_reg_1344[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1276_reg_n_5_[1]\,
      I1 => \out_w_0_mid2_reg_1276_reg_n_5_[0]\,
      I2 => \out_w_0_mid2_reg_1276_reg_n_5_[2]\,
      I3 => \out_w_0_mid2_reg_1276_reg_n_5_[3]\,
      O => \out_w_reg_1344[3]_i_2_n_5\
    );
\out_w_reg_1344_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3550,
      D => \out_w_reg_1344[0]_i_1_n_5\,
      Q => out_w_reg_1344(0),
      R => '0'
    );
\out_w_reg_1344_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3550,
      D => \out_w_reg_1344[1]_i_1_n_5\,
      Q => out_w_reg_1344(1),
      R => '0'
    );
\out_w_reg_1344_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3550,
      D => \out_w_reg_1344[2]_i_1_n_5\,
      Q => out_w_reg_1344(2),
      R => '0'
    );
\out_w_reg_1344_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3550,
      D => \out_w_reg_1344[3]_i_2_n_5\,
      Q => out_w_reg_1344(3),
      R => '0'
    );
\q0_reg_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB83030B8B83030"
    )
        port map (
      I0 => \q0_reg_i_31__0_n_5\,
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => \q0_reg_i_32__0_n_5\,
      I3 => \q0_reg_i_33__0_n_5\,
      I4 => zext_ln24_19_reg_1300(5),
      I5 => ap_CS_fsm_pp0_stage3,
      O => ADDRBWRADDR(6)
    );
\q0_reg_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF2F2FF00F8F8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => \q0_reg_i_33__0_n_5\,
      I2 => \q0_reg_i_34__0_n_5\,
      I3 => \q0_reg_i_31__0_n_5\,
      I4 => \^ap_cs_fsm_reg[5]_0\(0),
      I5 => zext_ln24_19_reg_1300(5),
      O => ADDRBWRADDR(5)
    );
\q0_reg_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF2F2FF00F8F8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => \q0_reg_i_35__0_n_5\,
      I2 => \q0_reg_i_36__0_n_5\,
      I3 => q0_reg_i_37_n_5,
      I4 => \^ap_cs_fsm_reg[5]_0\(0),
      I5 => zext_ln24_19_reg_1300(4),
      O => ADDRBWRADDR(4)
    );
\q0_reg_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF7272FF00D8D8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => q0_reg_i_38_n_5,
      I2 => \q0_reg_i_39__0_n_5\,
      I3 => \q0_reg_i_40__0_n_5\,
      I4 => \^ap_cs_fsm_reg[5]_0\(0),
      I5 => zext_ln24_19_reg_1300(3),
      O => ADDRBWRADDR(3)
    );
\q0_reg_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAA0EEE4055F444E"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(0),
      I1 => \q0_reg_i_41__0_n_5\,
      I2 => zext_ln24_19_reg_1300(1),
      I3 => zext_ln24_19_reg_1300(0),
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => zext_ln24_19_reg_1300(2),
      O => ADDRBWRADDR(2)
    );
\q0_reg_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEF55015501AAEF"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(0),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => select_ln24_8_reg_1255(1),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => zext_ln24_19_reg_1300(0),
      I5 => zext_ln24_19_reg_1300(1),
      O => ADDRBWRADDR(1)
    );
\q0_reg_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33373332"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(0),
      I1 => zext_ln24_19_reg_1300(0),
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => select_ln24_8_reg_1255(0),
      O => ADDRBWRADDR(0)
    );
\q0_reg_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage2,
      O => \q0_reg_i_17__0_n_5\
    );
q0_reg_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800F00088000000"
    )
        port map (
      I0 => zext_ln24_19_reg_1300(3),
      I1 => zext_ln24_19_reg_1300(4),
      I2 => \q0_reg_i_42__0_n_5\,
      I3 => zext_ln24_19_reg_1300(5),
      I4 => \^ap_cs_fsm_reg[5]_0\(0),
      I5 => ap_CS_fsm_pp0_stage3,
      O => q0_reg_i_18_n_5
    );
\q0_reg_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(0),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage2,
      O => \q0_reg_i_19__0_n_5\
    );
\q0_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA88888880"
    )
        port map (
      I0 => Q(5),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => \q0_reg_i_17__0_n_5\,
      O => SeparableConv2D_3_w_s_ce0
    );
\q0_reg_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAA800000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \^ap_cs_fsm_reg[5]_0\(0),
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => \q0_reg_i_17__0_n_5\,
      I5 => Q(3),
      O => SeparableConv2D_2_w_s_ce0
    );
\q0_reg_i_20__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => select_ln24_8_reg_1255(4),
      I1 => select_ln24_8_reg_1255(2),
      I2 => select_ln24_8_reg_1255(0),
      I3 => select_ln24_8_reg_1255(1),
      I4 => select_ln24_8_reg_1255(3),
      O => \q0_reg_i_20__0_n_5\
    );
\q0_reg_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \q0_reg_i_22__0_n_5\,
      I1 => zext_ln24_19_reg_1300(5),
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => zext_ln24_19_reg_1300(3),
      I4 => zext_ln24_19_reg_1300(2),
      I5 => zext_ln24_19_reg_1300(4),
      O => \q0_reg_i_21__0_n_5\
    );
\q0_reg_i_22__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      O => \q0_reg_i_22__0_n_5\
    );
\q0_reg_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"660066FF66F066FF"
    )
        port map (
      I0 => zext_ln24_19_reg_1300(5),
      I1 => q0_reg_i_43_n_5,
      I2 => data4_0(5),
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => q0_reg_i_44_n_5,
      I5 => ap_CS_fsm_pp0_stage1,
      O => \q0_reg_i_23__0_n_5\
    );
q0_reg_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF2222F0008888"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => \q0_reg_i_42__0_n_5\,
      I2 => zext_ln24_19_reg_1300(4),
      I3 => zext_ln24_19_reg_1300(3),
      I4 => \^ap_cs_fsm_reg[5]_0\(0),
      I5 => zext_ln24_19_reg_1300(5),
      O => q0_reg_i_24_n_5
    );
\q0_reg_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"660066FF66F066FF"
    )
        port map (
      I0 => zext_ln24_19_reg_1300(4),
      I1 => q0_reg_i_45_n_5,
      I2 => data4_0(4),
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => q0_reg_i_46_n_5,
      I5 => ap_CS_fsm_pp0_stage1,
      O => \q0_reg_i_25__0_n_5\
    );
\q0_reg_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFA8FFAA0000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => zext_ln24_19_reg_1300(1),
      I2 => zext_ln24_19_reg_1300(2),
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => zext_ln24_19_reg_1300(4),
      I5 => zext_ln24_19_reg_1300(3),
      O => \q0_reg_i_26__0_n_5\
    );
\q0_reg_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99FF9900990F9900"
    )
        port map (
      I0 => zext_ln24_19_reg_1300(3),
      I1 => zext_ln24_19_reg_1300(2),
      I2 => data4_0(3),
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => q0_reg_i_47_n_5,
      I5 => ap_CS_fsm_pp0_stage1,
      O => \q0_reg_i_27__0_n_5\
    );
\q0_reg_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCCAAAA00000000"
    )
        port map (
      I0 => data4_0(2),
      I1 => select_ln24_8_reg_1255(2),
      I2 => select_ln24_8_reg_1255(1),
      I3 => select_ln24_8_reg_1255(0),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => \q0_reg_i_19__0_n_5\,
      O => \q0_reg_i_28__0_n_5\
    );
\q0_reg_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000003CAA"
    )
        port map (
      I0 => data4_0(1),
      I1 => select_ln24_8_reg_1255(1),
      I2 => select_ln24_8_reg_1255(0),
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => \q0_reg_i_22__0_n_5\,
      I5 => ap_CS_fsm_pp0_stage2,
      O => \q0_reg_i_29__0_n_5\
    );
\q0_reg_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0A0A0A080"
    )
        port map (
      I0 => Q(3),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => \^ap_cs_fsm_reg[5]_0\(0),
      O => SeparableConv2D_2_w_s_ce1
    );
\q0_reg_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0A0A0A080"
    )
        port map (
      I0 => Q(5),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => \^ap_cs_fsm_reg[5]_0\(0),
      O => SeparableConv2D_3_w_s_ce1
    );
\q0_reg_i_30__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFB1B1"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => data4_0(0),
      I2 => select_ln24_8_reg_1255(0),
      I3 => zext_ln24_19_reg_1300(0),
      I4 => ap_CS_fsm_pp0_stage2,
      O => \q0_reg_i_30__0_n_5\
    );
\q0_reg_i_31__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80000"
    )
        port map (
      I0 => zext_ln24_19_reg_1300(4),
      I1 => zext_ln24_19_reg_1300(1),
      I2 => zext_ln24_19_reg_1300(0),
      I3 => zext_ln24_19_reg_1300(2),
      I4 => zext_ln24_19_reg_1300(3),
      O => \q0_reg_i_31__0_n_5\
    );
\q0_reg_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008888F000"
    )
        port map (
      I0 => q0_reg_i_48_n_5,
      I1 => zext_ln24_19_reg_1300(5),
      I2 => q0_reg_i_49_n_5,
      I3 => select_ln24_8_reg_1255(5),
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => ap_CS_fsm_pp0_stage3,
      O => \q0_reg_i_32__0_n_5\
    );
\q0_reg_i_33__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800000"
    )
        port map (
      I0 => zext_ln24_19_reg_1300(4),
      I1 => zext_ln24_19_reg_1300(0),
      I2 => zext_ln24_19_reg_1300(1),
      I3 => zext_ln24_19_reg_1300(2),
      I4 => zext_ln24_19_reg_1300(3),
      O => \q0_reg_i_33__0_n_5\
    );
\q0_reg_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000012DEDE12"
    )
        port map (
      I0 => q0_reg_i_49_n_5,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => select_ln24_8_reg_1255(5),
      I3 => q0_reg_i_48_n_5,
      I4 => zext_ln24_19_reg_1300(5),
      I5 => ap_CS_fsm_pp0_stage3,
      O => \q0_reg_i_34__0_n_5\
    );
\q0_reg_i_35__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => zext_ln24_19_reg_1300(3),
      I1 => zext_ln24_19_reg_1300(2),
      I2 => zext_ln24_19_reg_1300(1),
      I3 => zext_ln24_19_reg_1300(0),
      O => \q0_reg_i_35__0_n_5\
    );
\q0_reg_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000012DEDE12"
    )
        port map (
      I0 => q0_reg_i_50_n_5,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => select_ln24_8_reg_1255(4),
      I3 => q0_reg_i_51_n_5,
      I4 => zext_ln24_19_reg_1300(4),
      I5 => ap_CS_fsm_pp0_stage3,
      O => \q0_reg_i_36__0_n_5\
    );
q0_reg_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => zext_ln24_19_reg_1300(3),
      I1 => zext_ln24_19_reg_1300(2),
      I2 => zext_ln24_19_reg_1300(0),
      I3 => zext_ln24_19_reg_1300(1),
      O => q0_reg_i_37_n_5
    );
q0_reg_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => zext_ln24_19_reg_1300(0),
      I1 => zext_ln24_19_reg_1300(1),
      I2 => zext_ln24_19_reg_1300(2),
      O => q0_reg_i_38_n_5
    );
\q0_reg_i_39__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"660F66F066F066F0"
    )
        port map (
      I0 => zext_ln24_19_reg_1300(3),
      I1 => q0_reg_i_52_n_5,
      I2 => select_ln24_8_reg_1255(3),
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => select_ln24_8_reg_1255(1),
      I5 => select_ln24_8_reg_1255(2),
      O => \q0_reg_i_39__0_n_5\
    );
\q0_reg_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAAAAAA"
    )
        port map (
      I0 => q0_reg_i_18_n_5,
      I1 => \q0_reg_i_19__0_n_5\,
      I2 => select_ln24_8_reg_1255(5),
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => \q0_reg_i_20__0_n_5\,
      I5 => \q0_reg_i_21__0_n_5\,
      O => ADDRARDADDR(6)
    );
\q0_reg_i_40__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => zext_ln24_19_reg_1300(1),
      I1 => zext_ln24_19_reg_1300(0),
      I2 => zext_ln24_19_reg_1300(2),
      O => \q0_reg_i_40__0_n_5\
    );
\q0_reg_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060606F6F6F6F606"
    )
        port map (
      I0 => select_ln24_8_reg_1255(2),
      I1 => select_ln24_8_reg_1255(1),
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => zext_ln24_19_reg_1300(1),
      I4 => zext_ln24_19_reg_1300(0),
      I5 => zext_ln24_19_reg_1300(2),
      O => \q0_reg_i_41__0_n_5\
    );
\q0_reg_i_42__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => zext_ln24_19_reg_1300(4),
      I1 => zext_ln24_19_reg_1300(1),
      I2 => zext_ln24_19_reg_1300(2),
      I3 => zext_ln24_19_reg_1300(3),
      O => \q0_reg_i_42__0_n_5\
    );
q0_reg_i_43: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => zext_ln24_19_reg_1300(4),
      I1 => zext_ln24_19_reg_1300(2),
      I2 => zext_ln24_19_reg_1300(3),
      O => q0_reg_i_43_n_5
    );
q0_reg_i_44: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => select_ln24_8_reg_1255(5),
      I1 => \q0_reg_i_20__0_n_5\,
      I2 => ap_CS_fsm_pp0_stage1,
      O => q0_reg_i_44_n_5
    );
q0_reg_i_45: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln24_19_reg_1300(3),
      I1 => zext_ln24_19_reg_1300(2),
      O => q0_reg_i_45_n_5
    );
q0_reg_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95555555FFFFFFFF"
    )
        port map (
      I0 => select_ln24_8_reg_1255(4),
      I1 => select_ln24_8_reg_1255(3),
      I2 => select_ln24_8_reg_1255(1),
      I3 => select_ln24_8_reg_1255(0),
      I4 => select_ln24_8_reg_1255(2),
      I5 => ap_CS_fsm_pp0_stage1,
      O => q0_reg_i_46_n_5
    );
q0_reg_i_47: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9555FFFF"
    )
        port map (
      I0 => select_ln24_8_reg_1255(3),
      I1 => select_ln24_8_reg_1255(2),
      I2 => select_ln24_8_reg_1255(0),
      I3 => select_ln24_8_reg_1255(1),
      I4 => ap_CS_fsm_pp0_stage1,
      O => q0_reg_i_47_n_5
    );
q0_reg_i_48: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800000"
    )
        port map (
      I0 => zext_ln24_19_reg_1300(4),
      I1 => zext_ln24_19_reg_1300(2),
      I2 => zext_ln24_19_reg_1300(1),
      I3 => zext_ln24_19_reg_1300(0),
      I4 => zext_ln24_19_reg_1300(3),
      O => q0_reg_i_48_n_5
    );
q0_reg_i_49: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => select_ln24_8_reg_1255(4),
      I1 => select_ln24_8_reg_1255(2),
      I2 => select_ln24_8_reg_1255(1),
      I3 => select_ln24_8_reg_1255(3),
      O => q0_reg_i_49_n_5
    );
\q0_reg_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0_reg_i_23__0_n_5\,
      I1 => q0_reg_i_24_n_5,
      O => ADDRARDADDR(5),
      S => \q0_reg_i_22__0_n_5\
    );
q0_reg_i_50: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => select_ln24_8_reg_1255(3),
      I1 => select_ln24_8_reg_1255(1),
      I2 => select_ln24_8_reg_1255(2),
      O => q0_reg_i_50_n_5
    );
q0_reg_i_51: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => zext_ln24_19_reg_1300(3),
      I1 => zext_ln24_19_reg_1300(0),
      I2 => zext_ln24_19_reg_1300(1),
      I3 => zext_ln24_19_reg_1300(2),
      O => q0_reg_i_51_n_5
    );
q0_reg_i_52: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => zext_ln24_19_reg_1300(2),
      I1 => zext_ln24_19_reg_1300(1),
      I2 => zext_ln24_19_reg_1300(0),
      O => q0_reg_i_52_n_5
    );
\q0_reg_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0_reg_i_25__0_n_5\,
      I1 => \q0_reg_i_26__0_n_5\,
      O => ADDRARDADDR(4),
      S => \q0_reg_i_22__0_n_5\
    );
\q0_reg_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FF03FC5555"
    )
        port map (
      I0 => \q0_reg_i_27__0_n_5\,
      I1 => zext_ln24_19_reg_1300(2),
      I2 => zext_ln24_19_reg_1300(1),
      I3 => zext_ln24_19_reg_1300(3),
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => \^ap_cs_fsm_reg[5]_0\(0),
      O => ADDRARDADDR(3)
    );
\q0_reg_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE1A5E0A4"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(0),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => zext_ln24_19_reg_1300(2),
      I3 => zext_ln24_19_reg_1300(1),
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \q0_reg_i_28__0_n_5\,
      O => ADDRARDADDR(2)
    );
\q0_reg_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAFFAEA"
    )
        port map (
      I0 => \q0_reg_i_29__0_n_5\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => zext_ln24_19_reg_1300(1),
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => ap_CS_fsm_pp0_stage3,
      O => ADDRARDADDR(1)
    );
\q0_reg_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCC5"
    )
        port map (
      I0 => \q0_reg_i_30__0_n_5\,
      I1 => zext_ln24_19_reg_1300(0),
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      O => ADDRARDADDR(0)
    );
ram_reg_0_i_100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3330003022222222"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_2_fu_423_input_r_address1(10),
      I1 => Q(1),
      I2 => ram_reg_0_i_262_n_5,
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => add_ln40_18_fu_935_p2(10),
      I5 => MemBank_B_address01,
      O => ram_reg_0_i_100_n_5
    );
ram_reg_0_i_103: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3330003022222222"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_2_fu_423_input_r_address1(9),
      I1 => Q(1),
      I2 => ram_reg_0_i_264_n_5,
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => add_ln40_18_fu_935_p2(9),
      I5 => MemBank_B_address01,
      O => ram_reg_0_i_103_n_5
    );
ram_reg_0_i_107: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3330003022222222"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_2_fu_423_input_r_address1(8),
      I1 => Q(1),
      I2 => ram_reg_0_i_267_n_5,
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => add_ln40_18_fu_935_p2(8),
      I5 => MemBank_B_address01,
      O => ram_reg_0_i_107_n_5
    );
ram_reg_0_i_111: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3330003022222222"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_2_fu_423_input_r_address1(7),
      I1 => Q(1),
      I2 => ram_reg_0_i_271_n_5,
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => add_ln40_18_fu_935_p2(7),
      I5 => MemBank_B_address01,
      O => ram_reg_0_i_111_n_5
    );
ram_reg_0_i_115: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3330003022222222"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_2_fu_423_input_r_address1(6),
      I1 => Q(1),
      I2 => ram_reg_0_i_274_n_5,
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => add_ln40_18_fu_935_p2(6),
      I5 => MemBank_B_address01,
      O => ram_reg_0_i_115_n_5
    );
ram_reg_0_i_119: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3330003022222222"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_2_fu_423_input_r_address1(5),
      I1 => Q(1),
      I2 => ram_reg_0_i_276_n_5,
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => add_ln40_18_fu_935_p2(5),
      I5 => MemBank_B_address01,
      O => ram_reg_0_i_119_n_5
    );
ram_reg_0_i_123: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3330003022222222"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_2_fu_423_input_r_address1(4),
      I1 => Q(1),
      I2 => ram_reg_0_i_278_n_5,
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => add_ln40_18_fu_935_p2(4),
      I5 => MemBank_B_address01,
      O => ram_reg_0_i_123_n_5
    );
ram_reg_0_i_127: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3330003022222222"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_2_fu_423_input_r_address1(3),
      I1 => Q(1),
      I2 => ram_reg_0_i_283_n_5,
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => add_ln40_18_fu_935_p2(3),
      I5 => MemBank_B_address01,
      O => ram_reg_0_i_127_n_5
    );
ram_reg_0_i_131: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3330003022222222"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_2_fu_423_input_r_address1(2),
      I1 => Q(1),
      I2 => ram_reg_0_i_286_n_5,
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => add_ln40_18_fu_935_p2(2),
      I5 => MemBank_B_address01,
      O => ram_reg_0_i_131_n_5
    );
ram_reg_0_i_135: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3330003022222222"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_2_fu_423_input_r_address1(1),
      I1 => Q(1),
      I2 => ram_reg_0_i_288_n_5,
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => add_ln40_18_fu_935_p2(1),
      I5 => MemBank_B_address01,
      O => ram_reg_0_i_135_n_5
    );
ram_reg_0_i_139: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3330003022222222"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_2_fu_423_input_r_address1(0),
      I1 => Q(1),
      I2 => ram_reg_0_i_290_n_5,
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => add_ln40_18_fu_935_p2(0),
      I5 => MemBank_B_address01,
      O => ram_reg_0_i_139_n_5
    );
ram_reg_0_i_154: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333300022222222"
    )
        port map (
      I0 => \ram_reg_0_i_37__0\,
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => grp_depthwise_conv2d_fix_1_fu_447_input_r_ce1,
      I5 => MemBank_B_address01,
      O => \ap_CS_fsm_reg[5]_2\
    );
ram_reg_0_i_157: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE00"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(0),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage3,
      O => grp_depthwise_conv2d_fix_1_fu_447_input_r_ce1
    );
\ram_reg_0_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => ram_reg_0_i_79_n_5,
      I1 => MemBank_A_address01,
      I2 => MemBank_B_address011_out,
      I3 => Q(0),
      I4 => q0(1),
      I5 => ram_reg_0_11,
      O => d0(1)
    );
\ram_reg_0_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \ram_reg_0_i_82__0_n_5\,
      I1 => MemBank_A_address01,
      I2 => MemBank_B_address011_out,
      I3 => Q(0),
      I4 => q0(0),
      I5 => ram_reg_0_12,
      O => d0(0)
    );
ram_reg_0_i_182: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0CC555555"
    )
        port map (
      I0 => ram_reg_0_i_343_n_5,
      I1 => add_ln40_19_fu_944_p2(10),
      I2 => add_ln40_20_reg_1484(10),
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ram_reg_0_i_345_n_5,
      O => grp_depthwise_conv2d_fix_1_fu_447_input_r_address0(10)
    );
ram_reg_0_i_189: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0CC555555"
    )
        port map (
      I0 => ram_reg_0_i_350_n_5,
      I1 => add_ln40_19_fu_944_p2(9),
      I2 => add_ln40_20_reg_1484(9),
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ram_reg_0_i_345_n_5,
      O => grp_depthwise_conv2d_fix_1_fu_447_input_r_address0(9)
    );
ram_reg_0_i_194: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0CC555555"
    )
        port map (
      I0 => ram_reg_0_i_354_n_5,
      I1 => add_ln40_19_fu_944_p2(8),
      I2 => add_ln40_20_reg_1484(8),
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ram_reg_0_i_345_n_5,
      O => grp_depthwise_conv2d_fix_1_fu_447_input_r_address0(8)
    );
ram_reg_0_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => ram_reg_0_i_100_n_5,
      I1 => ram_reg_0_10,
      I2 => MemBank_B_address010_out,
      I3 => MemBank_B_address011_out,
      I4 => grp_padding2d_fix16_fu_503_output_r_address1(9),
      I5 => grp_max_pooling2d_fix16_fu_521_input_r_address1(9),
      O => \ap_CS_fsm_reg[5]_4\(10)
    );
ram_reg_0_i_202: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0CC555555"
    )
        port map (
      I0 => ram_reg_0_i_371_n_5,
      I1 => add_ln40_19_fu_944_p2(7),
      I2 => add_ln40_20_reg_1484(7),
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ram_reg_0_i_345_n_5,
      O => grp_depthwise_conv2d_fix_1_fu_447_input_r_address0(7)
    );
ram_reg_0_i_207: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0CC555555"
    )
        port map (
      I0 => ram_reg_0_i_375_n_5,
      I1 => add_ln40_19_fu_944_p2(6),
      I2 => add_ln40_20_reg_1484(6),
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ram_reg_0_i_345_n_5,
      O => grp_depthwise_conv2d_fix_1_fu_447_input_r_address0(6)
    );
ram_reg_0_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => ram_reg_0_i_103_n_5,
      I1 => ram_reg_0_9,
      I2 => MemBank_B_address010_out,
      I3 => MemBank_B_address011_out,
      I4 => grp_padding2d_fix16_fu_503_output_r_address1(8),
      I5 => grp_max_pooling2d_fix16_fu_521_input_r_address1(8),
      O => \ap_CS_fsm_reg[5]_4\(9)
    );
ram_reg_0_i_212: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0CC555555"
    )
        port map (
      I0 => ram_reg_0_i_378_n_5,
      I1 => add_ln40_19_fu_944_p2(5),
      I2 => add_ln40_20_reg_1484(5),
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ram_reg_0_i_345_n_5,
      O => grp_depthwise_conv2d_fix_1_fu_447_input_r_address0(5)
    );
ram_reg_0_i_217: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0CC555555"
    )
        port map (
      I0 => ram_reg_0_i_382_n_5,
      I1 => add_ln40_19_fu_944_p2(4),
      I2 => add_ln40_20_reg_1484(4),
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ram_reg_0_i_345_n_5,
      O => grp_depthwise_conv2d_fix_1_fu_447_input_r_address0(4)
    );
ram_reg_0_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => ram_reg_0_i_107_n_5,
      I1 => ram_reg_0_8,
      I2 => MemBank_B_address010_out,
      I3 => MemBank_B_address011_out,
      I4 => grp_padding2d_fix16_fu_503_output_r_address1(7),
      I5 => grp_max_pooling2d_fix16_fu_521_input_r_address1(7),
      O => \ap_CS_fsm_reg[5]_4\(8)
    );
ram_reg_0_i_225: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0CC555555"
    )
        port map (
      I0 => ram_reg_0_i_399_n_5,
      I1 => add_ln40_19_fu_944_p2(3),
      I2 => add_ln40_20_reg_1484(3),
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ram_reg_0_i_345_n_5,
      O => grp_depthwise_conv2d_fix_1_fu_447_input_r_address0(3)
    );
ram_reg_0_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => ram_reg_0_i_111_n_5,
      I1 => ram_reg_0_7,
      I2 => MemBank_B_address010_out,
      I3 => MemBank_B_address011_out,
      I4 => grp_padding2d_fix16_fu_503_output_r_address1(6),
      I5 => grp_max_pooling2d_fix16_fu_521_input_r_address1(6),
      O => \ap_CS_fsm_reg[5]_4\(7)
    );
ram_reg_0_i_231: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0CC555555"
    )
        port map (
      I0 => ram_reg_0_i_407_n_5,
      I1 => add_ln40_19_fu_944_p2(2),
      I2 => add_ln40_20_reg_1484(2),
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ram_reg_0_i_345_n_5,
      O => grp_depthwise_conv2d_fix_1_fu_447_input_r_address0(2)
    );
ram_reg_0_i_236: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0CC555555"
    )
        port map (
      I0 => ram_reg_0_i_410_n_5,
      I1 => add_ln40_19_fu_944_p2(1),
      I2 => add_ln40_20_reg_1484(1),
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ram_reg_0_i_345_n_5,
      O => grp_depthwise_conv2d_fix_1_fu_447_input_r_address0(1)
    );
ram_reg_0_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => ram_reg_0_i_115_n_5,
      I1 => ram_reg_0_6,
      I2 => MemBank_B_address010_out,
      I3 => MemBank_B_address011_out,
      I4 => grp_padding2d_fix16_fu_503_output_r_address1(5),
      I5 => grp_max_pooling2d_fix16_fu_521_input_r_address1(5),
      O => \ap_CS_fsm_reg[5]_4\(6)
    );
ram_reg_0_i_241: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0CC555555"
    )
        port map (
      I0 => ram_reg_0_i_413_n_5,
      I1 => add_ln40_19_fu_944_p2(0),
      I2 => add_ln40_20_reg_1484(0),
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ram_reg_0_i_345_n_5,
      O => grp_depthwise_conv2d_fix_1_fu_447_input_r_address0(0)
    );
ram_reg_0_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => ram_reg_0_i_119_n_5,
      I1 => ram_reg_0_5,
      I2 => MemBank_B_address010_out,
      I3 => MemBank_B_address011_out,
      I4 => grp_padding2d_fix16_fu_503_output_r_address1(4),
      I5 => grp_max_pooling2d_fix16_fu_521_input_r_address1(4),
      O => \ap_CS_fsm_reg[5]_4\(5)
    );
ram_reg_0_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => ram_reg_0_i_123_n_5,
      I1 => ram_reg_0_4,
      I2 => MemBank_B_address010_out,
      I3 => MemBank_B_address011_out,
      I4 => grp_padding2d_fix16_fu_503_output_r_address1(3),
      I5 => grp_max_pooling2d_fix16_fu_521_input_r_address1(3),
      O => \ap_CS_fsm_reg[5]_4\(4)
    );
ram_reg_0_i_262: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_0_i_425_n_10,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => add_ln40_14_fu_751_p2(10),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => add_ln40_16_fu_852_p2(10),
      O => ram_reg_0_i_262_n_5
    );
ram_reg_0_i_263: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_272_n_5,
      CO(3 downto 2) => NLW_ram_reg_0_i_263_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_0_i_263_n_7,
      CO(0) => ram_reg_0_i_263_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_ram_reg_0_i_263_O_UNCONNECTED(3),
      O(2 downto 0) => add_ln40_18_fu_935_p2(10 downto 8),
      S(3) => '0',
      S(2 downto 0) => tmp10_2_0_mid2_reg_1385(10 downto 8)
    );
ram_reg_0_i_264: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_0_i_425_n_11,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => add_ln40_14_fu_751_p2(9),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => add_ln40_16_fu_852_p2(9),
      O => ram_reg_0_i_264_n_5
    );
ram_reg_0_i_267: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_0_i_425_n_12,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => add_ln40_14_fu_751_p2(8),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => add_ln40_16_fu_852_p2(8),
      O => ram_reg_0_i_267_n_5
    );
ram_reg_0_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => ram_reg_0_i_127_n_5,
      I1 => ram_reg_0_3,
      I2 => MemBank_B_address010_out,
      I3 => MemBank_B_address011_out,
      I4 => grp_padding2d_fix16_fu_503_output_r_address1(2),
      I5 => grp_max_pooling2d_fix16_fu_521_input_r_address1(2),
      O => \ap_CS_fsm_reg[5]_4\(3)
    );
ram_reg_0_i_271: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_0_i_430_n_9,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => add_ln40_14_fu_751_p2(7),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => add_ln40_16_fu_852_p2(7),
      O => ram_reg_0_i_271_n_5
    );
ram_reg_0_i_272: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_284_n_5,
      CO(3) => ram_reg_0_i_272_n_5,
      CO(2) => ram_reg_0_i_272_n_6,
      CO(1) => ram_reg_0_i_272_n_7,
      CO(0) => ram_reg_0_i_272_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln40_18_fu_935_p2(7 downto 4),
      S(3 downto 0) => tmp10_2_0_mid2_reg_1385(7 downto 4)
    );
ram_reg_0_i_274: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_0_i_430_n_10,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => add_ln40_14_fu_751_p2(6),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => add_ln40_16_fu_852_p2(6),
      O => ram_reg_0_i_274_n_5
    );
ram_reg_0_i_276: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_0_i_430_n_11,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => add_ln40_14_fu_751_p2(5),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => add_ln40_16_fu_852_p2(5),
      O => ram_reg_0_i_276_n_5
    );
ram_reg_0_i_278: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_0_i_430_n_12,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => add_ln40_14_fu_751_p2(4),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => add_ln40_16_fu_852_p2(4),
      O => ram_reg_0_i_278_n_5
    );
ram_reg_0_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => ram_reg_0_i_131_n_5,
      I1 => ram_reg_0_2,
      I2 => MemBank_B_address010_out,
      I3 => MemBank_B_address011_out,
      I4 => grp_padding2d_fix16_fu_503_output_r_address1(1),
      I5 => grp_max_pooling2d_fix16_fu_521_input_r_address1(1),
      O => \ap_CS_fsm_reg[5]_4\(2)
    );
ram_reg_0_i_283: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_0_i_447_n_9,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => add_ln40_14_fu_751_p2(3),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => add_ln40_16_fu_852_p2(3),
      O => ram_reg_0_i_283_n_5
    );
ram_reg_0_i_284: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_284_n_5,
      CO(2) => ram_reg_0_i_284_n_6,
      CO(1) => ram_reg_0_i_284_n_7,
      CO(0) => ram_reg_0_i_284_n_8,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln40_13_reg_1332(3 downto 0),
      O(3 downto 0) => add_ln40_18_fu_935_p2(3 downto 0),
      S(3) => ram_reg_0_i_450_n_5,
      S(2) => ram_reg_0_i_451_n_5,
      S(1) => ram_reg_0_i_452_n_5,
      S(0) => ram_reg_0_i_453_n_5
    );
ram_reg_0_i_286: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_0_i_447_n_10,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => add_ln40_14_fu_751_p2(2),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => add_ln40_16_fu_852_p2(2),
      O => ram_reg_0_i_286_n_5
    );
ram_reg_0_i_288: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_0_i_447_n_11,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => add_ln40_14_fu_751_p2(1),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => add_ln40_16_fu_852_p2(1),
      O => ram_reg_0_i_288_n_5
    );
ram_reg_0_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => ram_reg_0_i_135_n_5,
      I1 => ram_reg_0_1,
      I2 => MemBank_B_address010_out,
      I3 => MemBank_B_address011_out,
      I4 => grp_padding2d_fix16_fu_503_output_r_address1(0),
      I5 => grp_max_pooling2d_fix16_fu_521_input_r_address1(0),
      O => \ap_CS_fsm_reg[5]_4\(1)
    );
ram_reg_0_i_290: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_0_i_447_n_12,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => add_ln40_14_fu_751_p2(0),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => add_ln40_16_fu_852_p2(0),
      O => ram_reg_0_i_290_n_5
    );
ram_reg_0_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF11101010"
    )
        port map (
      I0 => MemBank_B_address010_out,
      I1 => MemBank_B_address011_out,
      I2 => ram_reg_0_i_139_n_5,
      I3 => Q(1),
      I4 => grp_depthwise_conv2d_fix_fu_471_input_r_address1(0),
      I5 => ram_reg_0_0,
      O => \ap_CS_fsm_reg[5]_4\(0)
    );
ram_reg_0_i_343: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF1B1B33333333"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ram_reg_0_i_500_n_10,
      I2 => add_ln40_15_fu_761_p2(10),
      I3 => add_ln40_17_fu_861_p2(10),
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => ap_enable_reg_pp0_iter0,
      O => ram_reg_0_i_343_n_5
    );
ram_reg_0_i_344: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_372_n_5,
      CO(3 downto 2) => NLW_ram_reg_0_i_344_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_0_i_344_n_7,
      CO(0) => ram_reg_0_i_344_n_8,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => tmp10_2_0_mid2_reg_1385(9 downto 8),
      O(3) => NLW_ram_reg_0_i_344_O_UNCONNECTED(3),
      O(2 downto 0) => add_ln40_19_fu_944_p2(10 downto 8),
      S(3) => '0',
      S(2 downto 0) => tmp10_2_0_mid2_reg_1385(10 downto 8)
    );
ram_reg_0_i_345: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_5,
      I1 => ap_CS_fsm_pp0_stage0,
      O => ram_reg_0_i_345_n_5
    );
ram_reg_0_i_350: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF1B1B33333333"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ram_reg_0_i_500_n_11,
      I2 => add_ln40_15_fu_761_p2(9),
      I3 => add_ln40_17_fu_861_p2(9),
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => ap_enable_reg_pp0_iter0,
      O => ram_reg_0_i_350_n_5
    );
ram_reg_0_i_354: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF1B1B33333333"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ram_reg_0_i_500_n_12,
      I2 => add_ln40_15_fu_761_p2(8),
      I3 => add_ln40_17_fu_861_p2(8),
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => ap_enable_reg_pp0_iter0,
      O => ram_reg_0_i_354_n_5
    );
ram_reg_0_i_371: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF1B1B33333333"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ram_reg_0_i_513_n_9,
      I2 => add_ln40_15_fu_761_p2(7),
      I3 => add_ln40_17_fu_861_p2(7),
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => ap_enable_reg_pp0_iter0,
      O => ram_reg_0_i_371_n_5
    );
ram_reg_0_i_372: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_400_n_5,
      CO(3) => ram_reg_0_i_372_n_5,
      CO(2) => ram_reg_0_i_372_n_6,
      CO(1) => ram_reg_0_i_372_n_7,
      CO(0) => ram_reg_0_i_372_n_8,
      CYINIT => '0',
      DI(3 downto 0) => tmp10_2_0_mid2_reg_1385(7 downto 4),
      O(3 downto 0) => add_ln40_19_fu_944_p2(7 downto 4),
      S(3 downto 0) => tmp10_2_0_mid2_reg_1385(7 downto 4)
    );
ram_reg_0_i_375: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF1B1B33333333"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ram_reg_0_i_513_n_10,
      I2 => add_ln40_15_fu_761_p2(6),
      I3 => add_ln40_17_fu_861_p2(6),
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => ap_enable_reg_pp0_iter0,
      O => ram_reg_0_i_375_n_5
    );
ram_reg_0_i_378: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF1B1B33333333"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ram_reg_0_i_513_n_11,
      I2 => add_ln40_15_fu_761_p2(5),
      I3 => add_ln40_17_fu_861_p2(5),
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => ap_enable_reg_pp0_iter0,
      O => ram_reg_0_i_378_n_5
    );
ram_reg_0_i_382: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF1B1B33333333"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ram_reg_0_i_513_n_12,
      I2 => add_ln40_15_fu_761_p2(4),
      I3 => add_ln40_17_fu_861_p2(4),
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => ap_enable_reg_pp0_iter0,
      O => ram_reg_0_i_382_n_5
    );
ram_reg_0_i_399: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF1B1B33333333"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ram_reg_0_i_530_n_9,
      I2 => add_ln40_15_fu_761_p2(3),
      I3 => add_ln40_17_fu_861_p2(3),
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => ap_enable_reg_pp0_iter0,
      O => ram_reg_0_i_399_n_5
    );
ram_reg_0_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => MemBank_B_address01,
      I1 => grp_depthwise_conv2d_fix_1_fu_447_input_r_ce1,
      I2 => ram_reg_0,
      I3 => MemBank_B_ce01,
      I4 => Q(1),
      I5 => grp_depthwise_conv2d_fix_fu_471_input_r_ce1,
      O => \ap_CS_fsm_reg[5]_1\
    );
ram_reg_0_i_400: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_400_n_5,
      CO(2) => ram_reg_0_i_400_n_6,
      CO(1) => ram_reg_0_i_400_n_7,
      CO(0) => ram_reg_0_i_400_n_8,
      CYINIT => '0',
      DI(3 downto 0) => tmp10_2_0_mid2_reg_1385(3 downto 0),
      O(3 downto 0) => add_ln40_19_fu_944_p2(3 downto 0),
      S(3) => ram_reg_0_i_533_n_5,
      S(2) => ram_reg_0_i_534_n_5,
      S(1) => ram_reg_0_i_535_n_5,
      S(0) => ram_reg_0_i_536_n_5
    );
ram_reg_0_i_407: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF1B1B33333333"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ram_reg_0_i_530_n_10,
      I2 => add_ln40_15_fu_761_p2(2),
      I3 => add_ln40_17_fu_861_p2(2),
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => ap_enable_reg_pp0_iter0,
      O => ram_reg_0_i_407_n_5
    );
ram_reg_0_i_410: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF1B1B33333333"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ram_reg_0_i_530_n_11,
      I2 => add_ln40_15_fu_761_p2(1),
      I3 => add_ln40_17_fu_861_p2(1),
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => ap_enable_reg_pp0_iter0,
      O => ram_reg_0_i_410_n_5
    );
ram_reg_0_i_413: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF1B1B33333333"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ram_reg_0_i_530_n_12,
      I2 => add_ln40_15_fu_761_p2(0),
      I3 => add_ln40_17_fu_861_p2(0),
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => ap_enable_reg_pp0_iter0,
      O => ram_reg_0_i_413_n_5
    );
ram_reg_0_i_425: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_430_n_5,
      CO(3 downto 2) => NLW_ram_reg_0_i_425_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_0_i_425_n_7,
      CO(0) => ram_reg_0_i_425_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_ram_reg_0_i_425_O_UNCONNECTED(3),
      O(2) => ram_reg_0_i_425_n_10,
      O(1) => ram_reg_0_i_425_n_11,
      O(0) => ram_reg_0_i_425_n_12,
      S(3) => '0',
      S(2 downto 0) => tmp10_0_0_mid2_fu_640_p2(10 downto 8)
    );
ram_reg_0_i_426: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_431_n_5,
      CO(3 downto 2) => NLW_ram_reg_0_i_426_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_0_i_426_n_7,
      CO(0) => ram_reg_0_i_426_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_ram_reg_0_i_426_O_UNCONNECTED(3),
      O(2 downto 0) => add_ln40_14_fu_751_p2(10 downto 8),
      S(3) => '0',
      S(2 downto 0) => tmp10_0_0_mid2_reg_1320(10 downto 8)
    );
ram_reg_0_i_427: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_432_n_5,
      CO(3 downto 2) => NLW_ram_reg_0_i_427_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_0_i_427_n_7,
      CO(0) => ram_reg_0_i_427_n_8,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => tmp10_1_0_mid2_reg_1325(9 downto 8),
      O(3) => NLW_ram_reg_0_i_427_O_UNCONNECTED(3),
      O(2 downto 0) => add_ln40_16_fu_852_p2(10 downto 8),
      S(3) => '0',
      S(2 downto 0) => tmp10_1_0_mid2_reg_1325(10 downto 8)
    );
ram_reg_0_i_430: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_447_n_5,
      CO(3) => ram_reg_0_i_430_n_5,
      CO(2) => ram_reg_0_i_430_n_6,
      CO(1) => ram_reg_0_i_430_n_7,
      CO(0) => ram_reg_0_i_430_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => ram_reg_0_i_430_n_9,
      O(2) => ram_reg_0_i_430_n_10,
      O(1) => ram_reg_0_i_430_n_11,
      O(0) => ram_reg_0_i_430_n_12,
      S(3 downto 0) => tmp10_0_0_mid2_fu_640_p2(7 downto 4)
    );
ram_reg_0_i_431: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_448_n_5,
      CO(3) => ram_reg_0_i_431_n_5,
      CO(2) => ram_reg_0_i_431_n_6,
      CO(1) => ram_reg_0_i_431_n_7,
      CO(0) => ram_reg_0_i_431_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln40_14_fu_751_p2(7 downto 4),
      S(3 downto 0) => tmp10_0_0_mid2_reg_1320(7 downto 4)
    );
ram_reg_0_i_432: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_449_n_5,
      CO(3) => ram_reg_0_i_432_n_5,
      CO(2) => ram_reg_0_i_432_n_6,
      CO(1) => ram_reg_0_i_432_n_7,
      CO(0) => ram_reg_0_i_432_n_8,
      CYINIT => '0',
      DI(3 downto 0) => tmp10_1_0_mid2_reg_1325(7 downto 4),
      O(3 downto 0) => add_ln40_16_fu_852_p2(7 downto 4),
      S(3 downto 0) => tmp10_1_0_mid2_reg_1325(7 downto 4)
    );
ram_reg_0_i_447: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_447_n_5,
      CO(2) => ram_reg_0_i_447_n_6,
      CO(1) => ram_reg_0_i_447_n_7,
      CO(0) => ram_reg_0_i_447_n_8,
      CYINIT => '0',
      DI(3 downto 1) => tmp10_0_0_mid2_fu_640_p2(3 downto 1),
      DI(0) => ram_reg_0_i_556_n_5,
      O(3) => ram_reg_0_i_447_n_9,
      O(2) => ram_reg_0_i_447_n_10,
      O(1) => ram_reg_0_i_447_n_11,
      O(0) => ram_reg_0_i_447_n_12,
      S(3) => ram_reg_0_i_557_n_5,
      S(2) => ram_reg_0_i_558_n_5,
      S(1) => ram_reg_0_i_559_n_5,
      S(0) => ram_reg_0_i_560_n_5
    );
ram_reg_0_i_448: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_448_n_5,
      CO(2) => ram_reg_0_i_448_n_6,
      CO(1) => ram_reg_0_i_448_n_7,
      CO(0) => ram_reg_0_i_448_n_8,
      CYINIT => '0',
      DI(3 downto 0) => tmp10_0_0_mid2_reg_1320(3 downto 0),
      O(3 downto 0) => add_ln40_14_fu_751_p2(3 downto 0),
      S(3) => ram_reg_0_i_561_n_5,
      S(2) => ram_reg_0_i_562_n_5,
      S(1) => ram_reg_0_i_563_n_5,
      S(0) => ram_reg_0_i_564_n_5
    );
ram_reg_0_i_449: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_449_n_5,
      CO(2) => ram_reg_0_i_449_n_6,
      CO(1) => ram_reg_0_i_449_n_7,
      CO(0) => ram_reg_0_i_449_n_8,
      CYINIT => '0',
      DI(3 downto 0) => tmp10_1_0_mid2_reg_1325(3 downto 0),
      O(3 downto 0) => add_ln40_16_fu_852_p2(3 downto 0),
      S(3) => ram_reg_0_i_565_n_5,
      S(2) => ram_reg_0_i_566_n_5,
      S(1) => ram_reg_0_i_567_n_5,
      S(0) => ram_reg_0_i_568_n_5
    );
ram_reg_0_i_450: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln40_13_reg_1332(3),
      I1 => tmp10_2_0_mid2_reg_1385(3),
      O => ram_reg_0_i_450_n_5
    );
ram_reg_0_i_451: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln40_13_reg_1332(2),
      I1 => tmp10_2_0_mid2_reg_1385(2),
      O => ram_reg_0_i_451_n_5
    );
ram_reg_0_i_452: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln40_13_reg_1332(1),
      I1 => tmp10_2_0_mid2_reg_1385(1),
      O => ram_reg_0_i_452_n_5
    );
ram_reg_0_i_453: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln40_13_reg_1332(0),
      I1 => tmp10_2_0_mid2_reg_1385(0),
      O => ram_reg_0_i_453_n_5
    );
ram_reg_0_i_500: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_513_n_5,
      CO(3 downto 2) => NLW_ram_reg_0_i_500_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_0_i_500_n_7,
      CO(0) => ram_reg_0_i_500_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_ram_reg_0_i_500_O_UNCONNECTED(3),
      O(2) => ram_reg_0_i_500_n_10,
      O(1) => ram_reg_0_i_500_n_11,
      O(0) => ram_reg_0_i_500_n_12,
      S(3) => '0',
      S(2 downto 0) => tmp10_0_0_mid2_fu_640_p2(10 downto 8)
    );
ram_reg_0_i_501: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_514_n_5,
      CO(3 downto 2) => NLW_ram_reg_0_i_501_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_0_i_501_n_7,
      CO(0) => ram_reg_0_i_501_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_ram_reg_0_i_501_O_UNCONNECTED(3),
      O(2 downto 0) => add_ln40_15_fu_761_p2(10 downto 8),
      S(3) => '0',
      S(2 downto 0) => tmp10_1_0_mid2_reg_1325(10 downto 8)
    );
ram_reg_0_i_502: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_515_n_5,
      CO(3 downto 2) => NLW_ram_reg_0_i_502_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_0_i_502_n_7,
      CO(0) => ram_reg_0_i_502_n_8,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => tmp10_1_0_mid2_reg_1325(9 downto 8),
      O(3) => NLW_ram_reg_0_i_502_O_UNCONNECTED(3),
      O(2 downto 0) => add_ln40_17_fu_861_p2(10 downto 8),
      S(3) => '0',
      S(2 downto 0) => tmp10_1_0_mid2_reg_1325(10 downto 8)
    );
ram_reg_0_i_513: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_530_n_5,
      CO(3) => ram_reg_0_i_513_n_5,
      CO(2) => ram_reg_0_i_513_n_6,
      CO(1) => ram_reg_0_i_513_n_7,
      CO(0) => ram_reg_0_i_513_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => ram_reg_0_i_513_n_9,
      O(2) => ram_reg_0_i_513_n_10,
      O(1) => ram_reg_0_i_513_n_11,
      O(0) => ram_reg_0_i_513_n_12,
      S(3 downto 0) => tmp10_0_0_mid2_fu_640_p2(7 downto 4)
    );
ram_reg_0_i_514: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_531_n_5,
      CO(3) => ram_reg_0_i_514_n_5,
      CO(2) => ram_reg_0_i_514_n_6,
      CO(1) => ram_reg_0_i_514_n_7,
      CO(0) => ram_reg_0_i_514_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln40_15_fu_761_p2(7 downto 4),
      S(3 downto 0) => tmp10_1_0_mid2_reg_1325(7 downto 4)
    );
ram_reg_0_i_515: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_532_n_5,
      CO(3) => ram_reg_0_i_515_n_5,
      CO(2) => ram_reg_0_i_515_n_6,
      CO(1) => ram_reg_0_i_515_n_7,
      CO(0) => ram_reg_0_i_515_n_8,
      CYINIT => '0',
      DI(3 downto 0) => tmp10_1_0_mid2_reg_1325(7 downto 4),
      O(3 downto 0) => add_ln40_17_fu_861_p2(7 downto 4),
      S(3 downto 0) => tmp10_1_0_mid2_reg_1325(7 downto 4)
    );
ram_reg_0_i_530: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_530_n_5,
      CO(2) => ram_reg_0_i_530_n_6,
      CO(1) => ram_reg_0_i_530_n_7,
      CO(0) => ram_reg_0_i_530_n_8,
      CYINIT => '0',
      DI(3) => \out_w_0_mid2_reg_1276_reg_n_5_[3]\,
      DI(2) => \out_w_0_mid2_reg_1276_reg_n_5_[2]\,
      DI(1) => \out_w_0_mid2_reg_1276_reg_n_5_[1]\,
      DI(0) => \out_w_0_mid2_reg_1276_reg_n_5_[0]\,
      O(3) => ram_reg_0_i_530_n_9,
      O(2) => ram_reg_0_i_530_n_10,
      O(1) => ram_reg_0_i_530_n_11,
      O(0) => ram_reg_0_i_530_n_12,
      S(3) => ram_reg_0_i_614_n_5,
      S(2) => ram_reg_0_i_615_n_5,
      S(1) => ram_reg_0_i_616_n_5,
      S(0) => ram_reg_0_i_617_n_5
    );
ram_reg_0_i_531: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_531_n_5,
      CO(2) => ram_reg_0_i_531_n_6,
      CO(1) => ram_reg_0_i_531_n_7,
      CO(0) => ram_reg_0_i_531_n_8,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln40_13_reg_1332(3 downto 0),
      O(3 downto 0) => add_ln40_15_fu_761_p2(3 downto 0),
      S(3) => ram_reg_0_i_618_n_5,
      S(2) => ram_reg_0_i_619_n_5,
      S(1) => ram_reg_0_i_620_n_5,
      S(0) => ram_reg_0_i_621_n_5
    );
ram_reg_0_i_532: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_532_n_5,
      CO(2) => ram_reg_0_i_532_n_6,
      CO(1) => ram_reg_0_i_532_n_7,
      CO(0) => ram_reg_0_i_532_n_8,
      CYINIT => '0',
      DI(3 downto 0) => tmp10_1_0_mid2_reg_1325(3 downto 0),
      O(3 downto 0) => add_ln40_17_fu_861_p2(3 downto 0),
      S(3) => ram_reg_0_i_622_n_5,
      S(2) => ram_reg_0_i_623_n_5,
      S(1) => ram_reg_0_i_624_n_5,
      S(0) => ram_reg_0_i_625_n_5
    );
ram_reg_0_i_533: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1385(3),
      I1 => zext_ln40_15_reg_1349_reg(3),
      O => ram_reg_0_i_533_n_5
    );
ram_reg_0_i_534: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1385(2),
      I1 => zext_ln40_15_reg_1349_reg(2),
      O => ram_reg_0_i_534_n_5
    );
ram_reg_0_i_535: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1385(1),
      I1 => zext_ln40_15_reg_1349_reg(1),
      O => ram_reg_0_i_535_n_5
    );
ram_reg_0_i_536: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1385(0),
      I1 => zext_ln40_15_reg_1349_reg(0),
      O => ram_reg_0_i_536_n_5
    );
ram_reg_0_i_556: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I1 => zext_ln40_1_cast14_reg_1180_reg(0),
      O => ram_reg_0_i_556_n_5
    );
ram_reg_0_i_557: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666666"
    )
        port map (
      I0 => tmp10_0_0_mid2_fu_640_p2(3),
      I1 => \out_w_0_mid2_reg_1276_reg_n_5_[3]\,
      I2 => \out_w_0_mid2_reg_1276_reg_n_5_[2]\,
      I3 => \out_w_0_mid2_reg_1276_reg_n_5_[0]\,
      I4 => \out_w_0_mid2_reg_1276_reg_n_5_[1]\,
      O => ram_reg_0_i_557_n_5
    );
ram_reg_0_i_558: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => tmp10_0_0_mid2_fu_640_p2(2),
      I1 => \out_w_0_mid2_reg_1276_reg_n_5_[2]\,
      I2 => \out_w_0_mid2_reg_1276_reg_n_5_[1]\,
      I3 => \out_w_0_mid2_reg_1276_reg_n_5_[0]\,
      O => ram_reg_0_i_558_n_5
    );
ram_reg_0_i_559: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp10_0_0_mid2_fu_640_p2(1),
      I1 => \out_w_0_mid2_reg_1276_reg_n_5_[1]\,
      I2 => \out_w_0_mid2_reg_1276_reg_n_5_[0]\,
      O => ram_reg_0_i_559_n_5
    );
ram_reg_0_i_560: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I1 => zext_ln40_1_cast14_reg_1180_reg(0),
      I2 => \out_w_0_mid2_reg_1276_reg_n_5_[0]\,
      O => ram_reg_0_i_560_n_5
    );
ram_reg_0_i_561: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => tmp10_0_0_mid2_reg_1320(3),
      I1 => \out_w_0_mid2_reg_1276_reg_n_5_[3]\,
      I2 => \out_w_0_mid2_reg_1276_reg_n_5_[2]\,
      I3 => \out_w_0_mid2_reg_1276_reg_n_5_[1]\,
      O => ram_reg_0_i_561_n_5
    );
ram_reg_0_i_562: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp10_0_0_mid2_reg_1320(2),
      I1 => \out_w_0_mid2_reg_1276_reg_n_5_[2]\,
      I2 => \out_w_0_mid2_reg_1276_reg_n_5_[1]\,
      O => ram_reg_0_i_562_n_5
    );
ram_reg_0_i_563: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp10_0_0_mid2_reg_1320(1),
      I1 => \out_w_0_mid2_reg_1276_reg_n_5_[1]\,
      O => ram_reg_0_i_563_n_5
    );
ram_reg_0_i_564: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_0_0_mid2_reg_1320(0),
      I1 => \out_w_0_mid2_reg_1276_reg_n_5_[0]\,
      O => ram_reg_0_i_564_n_5
    );
ram_reg_0_i_565: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1325(3),
      I1 => zext_ln40_15_reg_1349_reg(3),
      O => ram_reg_0_i_565_n_5
    );
ram_reg_0_i_566: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1325(2),
      I1 => zext_ln40_15_reg_1349_reg(2),
      O => ram_reg_0_i_566_n_5
    );
ram_reg_0_i_567: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1325(1),
      I1 => zext_ln40_15_reg_1349_reg(1),
      O => ram_reg_0_i_567_n_5
    );
ram_reg_0_i_568: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1325(0),
      I1 => zext_ln40_15_reg_1349_reg(0),
      O => ram_reg_0_i_568_n_5
    );
ram_reg_0_i_614: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1276_reg_n_5_[3]\,
      I1 => tmp10_0_0_mid2_fu_640_p2(3),
      O => ram_reg_0_i_614_n_5
    );
ram_reg_0_i_615: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1276_reg_n_5_[2]\,
      I1 => tmp10_0_0_mid2_fu_640_p2(2),
      O => ram_reg_0_i_615_n_5
    );
ram_reg_0_i_616: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1276_reg_n_5_[1]\,
      I1 => tmp10_0_0_mid2_fu_640_p2(1),
      O => ram_reg_0_i_616_n_5
    );
ram_reg_0_i_617: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1276_reg_n_5_[0]\,
      I1 => zext_ln40_1_cast14_reg_1180_reg(0),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(0),
      O => ram_reg_0_i_617_n_5
    );
ram_reg_0_i_618: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln40_13_reg_1332(3),
      I1 => tmp10_1_0_mid2_reg_1325(3),
      O => ram_reg_0_i_618_n_5
    );
ram_reg_0_i_619: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln40_13_reg_1332(2),
      I1 => tmp10_1_0_mid2_reg_1325(2),
      O => ram_reg_0_i_619_n_5
    );
ram_reg_0_i_620: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln40_13_reg_1332(1),
      I1 => tmp10_1_0_mid2_reg_1325(1),
      O => ram_reg_0_i_620_n_5
    );
ram_reg_0_i_621: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln40_13_reg_1332(0),
      I1 => tmp10_1_0_mid2_reg_1325(0),
      O => ram_reg_0_i_621_n_5
    );
ram_reg_0_i_622: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1325(3),
      I1 => C(3),
      O => ram_reg_0_i_622_n_5
    );
ram_reg_0_i_623: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1325(2),
      I1 => C(2),
      O => ram_reg_0_i_623_n_5
    );
ram_reg_0_i_624: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1325(1),
      I1 => C(1),
      O => ram_reg_0_i_624_n_5
    );
ram_reg_0_i_625: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1325(0),
      I1 => C(0),
      O => ram_reg_0_i_625_n_5
    );
ram_reg_0_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1E00000F1E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => grp_depthwise_conv2d_fix_1_fu_447_output_r_d0(1),
      I3 => ram_reg_7_0(1),
      I4 => Q(1),
      I5 => ram_reg_7_1(1),
      O => ram_reg_0_i_79_n_5
    );
\ram_reg_0_i_82__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1E00000F1E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => grp_depthwise_conv2d_fix_1_fu_447_output_r_d0(0),
      I3 => ram_reg_7_0(0),
      I4 => Q(1),
      I5 => ram_reg_7_1(0),
      O => \ram_reg_0_i_82__0_n_5\
    );
ram_reg_0_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300000022222222"
    )
        port map (
      I0 => data4,
      I1 => Q(1),
      I2 => \icmp_ln23_reg_1228_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => ap_enable_reg_pp0_iter1_reg_n_5,
      I5 => MemBank_B_address01,
      O => \ap_CS_fsm_reg[5]_3\
    );
ram_reg_0_i_96: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(0),
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      O => grp_depthwise_conv2d_fix_1_fu_447_output_r_ce0
    );
\ram_reg_1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \ram_reg_1_i_3__0_n_5\,
      I1 => MemBank_A_address01,
      I2 => MemBank_B_address011_out,
      I3 => Q(0),
      I4 => q0(3),
      I5 => ram_reg_1,
      O => d0(3)
    );
\ram_reg_1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \ram_reg_1_i_5__0_n_5\,
      I1 => MemBank_A_address01,
      I2 => MemBank_B_address011_out,
      I3 => Q(0),
      I4 => q0(2),
      I5 => ram_reg_1_0,
      O => d0(2)
    );
\ram_reg_1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1E00000F1E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => grp_depthwise_conv2d_fix_1_fu_447_output_r_d0(3),
      I3 => ram_reg_7_0(3),
      I4 => Q(1),
      I5 => ram_reg_7_1(3),
      O => \ram_reg_1_i_3__0_n_5\
    );
\ram_reg_1_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1E00000F1E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => grp_depthwise_conv2d_fix_1_fu_447_output_r_d0(2),
      I3 => ram_reg_7_0(2),
      I4 => Q(1),
      I5 => ram_reg_7_1(2),
      O => \ram_reg_1_i_5__0_n_5\
    );
\ram_reg_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => ram_reg_2_i_4_n_5,
      I1 => MemBank_A_address01,
      I2 => MemBank_B_address011_out,
      I3 => Q(0),
      I4 => q0(5),
      I5 => ram_reg_2,
      O => d0(5)
    );
\ram_reg_2_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \ram_reg_2_i_6__0_n_5\,
      I1 => MemBank_A_address01,
      I2 => MemBank_B_address011_out,
      I3 => Q(0),
      I4 => q0(4),
      I5 => ram_reg_2_0,
      O => d0(4)
    );
ram_reg_2_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1E00000F1E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => grp_depthwise_conv2d_fix_1_fu_447_output_r_d0(5),
      I3 => ram_reg_7_0(5),
      I4 => Q(1),
      I5 => ram_reg_7_1(5),
      O => ram_reg_2_i_4_n_5
    );
\ram_reg_2_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1E00000F1E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => grp_depthwise_conv2d_fix_1_fu_447_output_r_d0(4),
      I3 => ram_reg_7_0(4),
      I4 => Q(1),
      I5 => ram_reg_7_1(4),
      O => \ram_reg_2_i_6__0_n_5\
    );
\ram_reg_3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \ram_reg_3_i_3__0_n_5\,
      I1 => MemBank_A_address01,
      I2 => MemBank_B_address011_out,
      I3 => Q(0),
      I4 => q0(7),
      I5 => ram_reg_3,
      O => d0(7)
    );
\ram_reg_3_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \ram_reg_3_i_5__0_n_5\,
      I1 => MemBank_A_address01,
      I2 => MemBank_B_address011_out,
      I3 => Q(0),
      I4 => q0(6),
      I5 => ram_reg_3_0,
      O => d0(6)
    );
\ram_reg_3_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1E00000F1E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => grp_depthwise_conv2d_fix_1_fu_447_output_r_d0(7),
      I3 => ram_reg_7_0(7),
      I4 => Q(1),
      I5 => ram_reg_7_1(7),
      O => \ram_reg_3_i_3__0_n_5\
    );
\ram_reg_3_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1E00000F1E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => grp_depthwise_conv2d_fix_1_fu_447_output_r_d0(6),
      I3 => ram_reg_7_0(6),
      I4 => Q(1),
      I5 => ram_reg_7_1(6),
      O => \ram_reg_3_i_5__0_n_5\
    );
\ram_reg_4_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \ram_reg_4_i_3__0_n_5\,
      I1 => MemBank_A_address01,
      I2 => MemBank_B_address011_out,
      I3 => Q(0),
      I4 => q0(9),
      I5 => ram_reg_4,
      O => d0(9)
    );
\ram_reg_4_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \ram_reg_4_i_5__0_n_5\,
      I1 => MemBank_A_address01,
      I2 => MemBank_B_address011_out,
      I3 => Q(0),
      I4 => q0(8),
      I5 => ram_reg_4_0,
      O => d0(8)
    );
\ram_reg_4_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1E00000F1E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => grp_depthwise_conv2d_fix_1_fu_447_output_r_d0(9),
      I3 => ram_reg_7_0(9),
      I4 => Q(1),
      I5 => ram_reg_7_1(9),
      O => \ram_reg_4_i_3__0_n_5\
    );
\ram_reg_4_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1E00000F1E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => grp_depthwise_conv2d_fix_1_fu_447_output_r_d0(8),
      I3 => ram_reg_7_0(8),
      I4 => Q(1),
      I5 => ram_reg_7_1(8),
      O => \ram_reg_4_i_5__0_n_5\
    );
\ram_reg_5_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => ram_reg_5_i_4_n_5,
      I1 => MemBank_A_address01,
      I2 => MemBank_B_address011_out,
      I3 => Q(0),
      I4 => q0(11),
      I5 => ram_reg_5,
      O => d0(11)
    );
\ram_reg_5_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \ram_reg_5_i_6__0_n_5\,
      I1 => MemBank_A_address01,
      I2 => MemBank_B_address011_out,
      I3 => Q(0),
      I4 => q0(10),
      I5 => ram_reg_5_0,
      O => d0(10)
    );
ram_reg_5_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1E00000F1E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => grp_depthwise_conv2d_fix_1_fu_447_output_r_d0(11),
      I3 => ram_reg_7_0(11),
      I4 => Q(1),
      I5 => ram_reg_7_1(11),
      O => ram_reg_5_i_4_n_5
    );
\ram_reg_5_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1E00000F1E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => grp_depthwise_conv2d_fix_1_fu_447_output_r_d0(10),
      I3 => ram_reg_7_0(10),
      I4 => Q(1),
      I5 => ram_reg_7_1(10),
      O => \ram_reg_5_i_6__0_n_5\
    );
\ram_reg_6_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \ram_reg_6_i_3__0_n_5\,
      I1 => MemBank_A_address01,
      I2 => MemBank_B_address011_out,
      I3 => Q(0),
      I4 => q0(13),
      I5 => ram_reg_6,
      O => d0(13)
    );
\ram_reg_6_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \ram_reg_6_i_5__0_n_5\,
      I1 => MemBank_A_address01,
      I2 => MemBank_B_address011_out,
      I3 => Q(0),
      I4 => q0(12),
      I5 => ram_reg_6_0,
      O => d0(12)
    );
\ram_reg_6_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1E00000F1E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => grp_depthwise_conv2d_fix_1_fu_447_output_r_d0(13),
      I3 => ram_reg_7_0(13),
      I4 => Q(1),
      I5 => ram_reg_7_1(13),
      O => \ram_reg_6_i_3__0_n_5\
    );
\ram_reg_6_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1E00000F1E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => grp_depthwise_conv2d_fix_1_fu_447_output_r_d0(12),
      I3 => ram_reg_7_0(12),
      I4 => Q(1),
      I5 => ram_reg_7_1(12),
      O => \ram_reg_6_i_5__0_n_5\
    );
\ram_reg_7_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => ram_reg_7_i_4_n_5,
      I1 => MemBank_A_address01,
      I2 => MemBank_B_address011_out,
      I3 => Q(0),
      I4 => q0(15),
      I5 => ram_reg_7,
      O => d0(15)
    );
\ram_reg_7_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \ram_reg_7_i_6__0_n_5\,
      I1 => MemBank_A_address01,
      I2 => MemBank_B_address011_out,
      I3 => Q(0),
      I4 => q0(14),
      I5 => ram_reg_7_2,
      O => d0(14)
    );
ram_reg_7_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1E00000F1E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => grp_depthwise_conv2d_fix_1_fu_447_output_r_d0(15),
      I3 => ram_reg_7_0(15),
      I4 => Q(1),
      I5 => ram_reg_7_1(15),
      O => ram_reg_7_i_4_n_5
    );
\ram_reg_7_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1E00000F1E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => grp_depthwise_conv2d_fix_1_fu_447_output_r_d0(14),
      I3 => ram_reg_7_0(14),
      I4 => Q(1),
      I5 => ram_reg_7_1(14),
      O => \ram_reg_7_i_6__0_n_5\
    );
\select_ln24_14_reg_1265[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000090000090"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(4),
      I1 => \out_w_0_mid2_reg_1276[3]_i_2_n_5\,
      I2 => \select_ln24_14_reg_1265[0]_i_2_n_5\,
      I3 => \out_w_0_mid2_reg_1276[0]_i_1_n_5\,
      I4 => zext_ln40_1_cast14_reg_1180_reg(0),
      I5 => p_0_in1_in,
      O => p_1_in
    );
\select_ln24_14_reg_1265[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => out_w_0_reg_344(1),
      I1 => out_w_reg_1344(1),
      I2 => out_w_0_reg_344(2),
      I3 => indvar_flatten48_reg_2980,
      I4 => out_w_reg_1344(2),
      O => \select_ln24_14_reg_1265[0]_i_2_n_5\
    );
\select_ln24_14_reg_1265_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => p_1_in,
      Q => select_ln24_14_reg_1265,
      R => '0'
    );
\select_ln24_8_reg_1255[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => B_2(3),
      I1 => p_0_in1_in,
      I2 => \select_ln24_9_reg_1453_reg_n_5_[0]\,
      I3 => indvar_flatten48_reg_2980,
      I4 => out_d_0_reg_310(0),
      O => \select_ln24_8_reg_1255[3]_i_2_n_5\
    );
\select_ln24_8_reg_1255[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => B_2(2),
      O => \select_ln24_8_reg_1255[3]_i_3_n_5\
    );
\select_ln24_8_reg_1255[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202A808A2A208A80"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \select_ln24_9_reg_1453_reg_n_5_[1]\,
      I2 => indvar_flatten48_reg_2980,
      I3 => out_d_0_reg_310(1),
      I4 => \select_ln24_9_reg_1453_reg_n_5_[0]\,
      I5 => out_d_0_reg_310(0),
      O => \select_ln24_8_reg_1255[3]_i_4_n_5\
    );
\select_ln24_8_reg_1255[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202222222A222222"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => out_d_0_reg_310(0),
      I2 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \select_ln24_9_reg_1453_reg_n_5_[0]\,
      O => \select_ln24_8_reg_1255[3]_i_5_n_5\
    );
\select_ln24_8_reg_1255[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA03F35555FC0C"
    )
        port map (
      I0 => B_2(3),
      I1 => out_d_0_reg_310(3),
      I2 => indvar_flatten48_reg_2980,
      I3 => select_ln24_9_reg_1453(3),
      I4 => p_0_in1_in,
      I5 => \zext_ln48_2_reg_1218[0]_i_1_n_5\,
      O => \select_ln24_8_reg_1255[3]_i_6_n_5\
    );
\select_ln24_8_reg_1255[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => B_2(2),
      I1 => p_0_in1_in,
      I2 => \select_ln24_9_reg_1453_reg_n_5_[2]\,
      I3 => indvar_flatten48_reg_2980,
      I4 => out_d_0_reg_310(2),
      O => \select_ln24_8_reg_1255[3]_i_7_n_5\
    );
\select_ln24_8_reg_1255[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FC05F5F3FC0A0A0"
    )
        port map (
      I0 => out_d_0_reg_310(0),
      I1 => \select_ln24_9_reg_1453_reg_n_5_[0]\,
      I2 => p_0_in1_in,
      I3 => \select_ln24_9_reg_1453_reg_n_5_[1]\,
      I4 => indvar_flatten48_reg_2980,
      I5 => out_d_0_reg_310(1),
      O => \select_ln24_8_reg_1255[3]_i_8_n_5\
    );
\select_ln24_8_reg_1255[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55556555AAAA6AAA"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \select_ln24_9_reg_1453_reg_n_5_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I5 => out_d_0_reg_310(0),
      O => \select_ln24_8_reg_1255[3]_i_9_n_5\
    );
\select_ln24_8_reg_1255[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BAAA8AAA"
    )
        port map (
      I0 => out_d_0_reg_310(1),
      I1 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \select_ln24_9_reg_1453_reg_n_5_[1]\,
      I5 => p_0_in1_in,
      O => \select_ln24_8_reg_1255[5]_i_2_n_5\
    );
\select_ln24_8_reg_1255[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \select_ln24_9_reg_1453_reg_n_5_[2]\,
      I1 => indvar_flatten48_reg_2980,
      I2 => out_d_0_reg_310(2),
      I3 => B_2(2),
      I4 => p_0_in1_in,
      O => \select_ln24_8_reg_1255[5]_i_3_n_5\
    );
\select_ln24_8_reg_1255[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"335ACC5AFFF000F0"
    )
        port map (
      I0 => out_d_0_reg_310(0),
      I1 => \select_ln24_9_reg_1453_reg_n_5_[0]\,
      I2 => out_d_0_reg_310(1),
      I3 => indvar_flatten48_reg_2980,
      I4 => \select_ln24_9_reg_1453_reg_n_5_[1]\,
      I5 => p_0_in1_in,
      O => \select_ln24_8_reg_1255[5]_i_4_n_5\
    );
\select_ln24_8_reg_1255_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => data4_0(0),
      Q => select_ln24_8_reg_1255(0),
      R => '0'
    );
\select_ln24_8_reg_1255_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => data4_0(1),
      Q => select_ln24_8_reg_1255(1),
      R => '0'
    );
\select_ln24_8_reg_1255_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => data4_0(2),
      Q => select_ln24_8_reg_1255(2),
      R => '0'
    );
\select_ln24_8_reg_1255_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => data4_0(3),
      Q => select_ln24_8_reg_1255(3),
      R => '0'
    );
\select_ln24_8_reg_1255_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \select_ln24_8_reg_1255_reg[3]_i_1_n_5\,
      CO(2) => \select_ln24_8_reg_1255_reg[3]_i_1_n_6\,
      CO(1) => \select_ln24_8_reg_1255_reg[3]_i_1_n_7\,
      CO(0) => \select_ln24_8_reg_1255_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \select_ln24_8_reg_1255[3]_i_2_n_5\,
      DI(2) => \select_ln24_8_reg_1255[3]_i_3_n_5\,
      DI(1) => \select_ln24_8_reg_1255[3]_i_4_n_5\,
      DI(0) => \select_ln24_8_reg_1255[3]_i_5_n_5\,
      O(3 downto 0) => data4_0(3 downto 0),
      S(3) => \select_ln24_8_reg_1255[3]_i_6_n_5\,
      S(2) => \select_ln24_8_reg_1255[3]_i_7_n_5\,
      S(1) => \select_ln24_8_reg_1255[3]_i_8_n_5\,
      S(0) => \select_ln24_8_reg_1255[3]_i_9_n_5\
    );
\select_ln24_8_reg_1255_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => data4_0(4),
      Q => select_ln24_8_reg_1255(4),
      R => '0'
    );
\select_ln24_8_reg_1255_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => data4_0(5),
      Q => select_ln24_8_reg_1255(5),
      R => '0'
    );
\select_ln24_8_reg_1255_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln24_8_reg_1255_reg[3]_i_1_n_5\,
      CO(3 downto 1) => \NLW_select_ln24_8_reg_1255_reg[5]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \select_ln24_8_reg_1255_reg[5]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \select_ln24_8_reg_1255[5]_i_2_n_5\,
      O(3 downto 2) => \NLW_select_ln24_8_reg_1255_reg[5]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => data4_0(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \select_ln24_8_reg_1255[5]_i_3_n_5\,
      S(0) => \select_ln24_8_reg_1255[5]_i_4_n_5\
    );
\select_ln24_9_reg_1453[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_d_reg_1232(0),
      I1 => icmp_ln32_reg_1237,
      I2 => out_d_0_reg_310(0),
      O => select_ln24_9_fu_898_p3(0)
    );
\select_ln24_9_reg_1453[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_d_reg_1232(1),
      I1 => icmp_ln32_reg_1237,
      I2 => out_d_0_reg_310(1),
      O => select_ln24_9_fu_898_p3(1)
    );
\select_ln24_9_reg_1453[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_d_reg_1232(2),
      I1 => icmp_ln32_reg_1237,
      I2 => out_d_0_reg_310(2),
      O => select_ln24_9_fu_898_p3(2)
    );
\select_ln24_9_reg_1453[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_d_reg_1232(3),
      I1 => icmp_ln32_reg_1237,
      I2 => out_d_0_reg_310(3),
      O => select_ln24_9_fu_898_p3(3)
    );
\select_ln24_9_reg_1453_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3552,
      D => select_ln24_9_fu_898_p3(0),
      Q => \select_ln24_9_reg_1453_reg_n_5_[0]\,
      R => '0'
    );
\select_ln24_9_reg_1453_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3552,
      D => select_ln24_9_fu_898_p3(1),
      Q => \select_ln24_9_reg_1453_reg_n_5_[1]\,
      R => '0'
    );
\select_ln24_9_reg_1453_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3552,
      D => select_ln24_9_fu_898_p3(2),
      Q => \select_ln24_9_reg_1453_reg_n_5_[2]\,
      R => '0'
    );
\select_ln24_9_reg_1453_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3552,
      D => select_ln24_9_fu_898_p3(3),
      Q => select_ln24_9_reg_1453(3),
      R => '0'
    );
\select_ln24_reg_1245[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA2AA8"
    )
        port map (
      I0 => ap_phi_mux_out_h_0_phi_fu_337_p4(0),
      I1 => ap_phi_mux_indvar_flatten_phi_fu_326_p4(7),
      I2 => ap_phi_mux_indvar_flatten_phi_fu_326_p4(6),
      I3 => zext_ln40_1_cast14_reg_1180_reg(4),
      I4 => \icmp_ln32_reg_1237[0]_i_2_n_5\,
      O => select_ln24_fu_488_p3(0)
    );
\select_ln24_reg_1245[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA2AA8"
    )
        port map (
      I0 => ap_phi_mux_out_h_0_phi_fu_337_p4(1),
      I1 => ap_phi_mux_indvar_flatten_phi_fu_326_p4(7),
      I2 => ap_phi_mux_indvar_flatten_phi_fu_326_p4(6),
      I3 => zext_ln40_1_cast14_reg_1180_reg(4),
      I4 => \icmp_ln32_reg_1237[0]_i_2_n_5\,
      O => select_ln24_fu_488_p3(1)
    );
\select_ln24_reg_1245[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA2AA8"
    )
        port map (
      I0 => ap_phi_mux_out_h_0_phi_fu_337_p4(2),
      I1 => ap_phi_mux_indvar_flatten_phi_fu_326_p4(7),
      I2 => ap_phi_mux_indvar_flatten_phi_fu_326_p4(6),
      I3 => zext_ln40_1_cast14_reg_1180_reg(4),
      I4 => \icmp_ln32_reg_1237[0]_i_2_n_5\,
      O => select_ln24_fu_488_p3(2)
    );
\select_ln24_reg_1245[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \select_ln32_14_reg_1489_reg_n_5_[7]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I4 => indvar_flatten_reg_322(7),
      O => ap_phi_mux_indvar_flatten_phi_fu_326_p4(7)
    );
\select_ln24_reg_1245[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => out_h_0_reg_333(3),
      I1 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => select_ln32_reg_1459(3),
      I4 => p_0_in1_in,
      O => select_ln24_fu_488_p3(3)
    );
\select_ln24_reg_1245_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => select_ln24_fu_488_p3(0),
      Q => select_ln24_reg_1245(0),
      R => '0'
    );
\select_ln24_reg_1245_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => select_ln24_fu_488_p3(1),
      Q => select_ln24_reg_1245(1),
      R => '0'
    );
\select_ln24_reg_1245_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => select_ln24_fu_488_p3(2),
      Q => select_ln24_reg_1245(2),
      R => '0'
    );
\select_ln24_reg_1245_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => select_ln24_fu_488_p3(3),
      Q => select_ln24_reg_1245(3),
      R => '0'
    );
\select_ln32_14_reg_1489[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(0),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I3 => icmp_ln32_reg_1237,
      O => select_ln32_14_reg_1489
    );
\select_ln32_14_reg_1489[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \^ap_cs_fsm_reg[5]_0\(0),
      O => reg_3552
    );
\select_ln32_14_reg_1489_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => reg_3552,
      D => add_ln32_2_reg_1295(0),
      Q => \select_ln32_14_reg_1489_reg_n_5_[0]\,
      S => select_ln32_14_reg_1489
    );
\select_ln32_14_reg_1489_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3552,
      D => add_ln32_2_reg_1295(1),
      Q => \select_ln32_14_reg_1489_reg_n_5_[1]\,
      R => select_ln32_14_reg_1489
    );
\select_ln32_14_reg_1489_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3552,
      D => add_ln32_2_reg_1295(2),
      Q => \select_ln32_14_reg_1489_reg_n_5_[2]\,
      R => select_ln32_14_reg_1489
    );
\select_ln32_14_reg_1489_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3552,
      D => add_ln32_2_reg_1295(3),
      Q => \select_ln32_14_reg_1489_reg_n_5_[3]\,
      R => select_ln32_14_reg_1489
    );
\select_ln32_14_reg_1489_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3552,
      D => add_ln32_2_reg_1295(4),
      Q => \select_ln32_14_reg_1489_reg_n_5_[4]\,
      R => select_ln32_14_reg_1489
    );
\select_ln32_14_reg_1489_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3552,
      D => add_ln32_2_reg_1295(5),
      Q => \select_ln32_14_reg_1489_reg_n_5_[5]\,
      R => select_ln32_14_reg_1489
    );
\select_ln32_14_reg_1489_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3552,
      D => add_ln32_2_reg_1295(6),
      Q => \select_ln32_14_reg_1489_reg_n_5_[6]\,
      R => select_ln32_14_reg_1489
    );
\select_ln32_14_reg_1489_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3552,
      D => add_ln32_2_reg_1295(7),
      Q => \select_ln32_14_reg_1489_reg_n_5_[7]\,
      R => select_ln32_14_reg_1489
    );
\select_ln32_reg_1459[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_h_reg_1271(0),
      I1 => select_ln24_14_reg_1265,
      I2 => select_ln24_reg_1245(0),
      O => select_ln32_fu_904_p3(0)
    );
\select_ln32_reg_1459[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_h_reg_1271(1),
      I1 => select_ln24_14_reg_1265,
      I2 => select_ln24_reg_1245(1),
      O => select_ln32_fu_904_p3(1)
    );
\select_ln32_reg_1459[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_h_reg_1271(2),
      I1 => select_ln24_14_reg_1265,
      I2 => select_ln24_reg_1245(2),
      O => select_ln32_fu_904_p3(2)
    );
\select_ln32_reg_1459[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_h_reg_1271(3),
      I1 => select_ln24_14_reg_1265,
      I2 => select_ln24_reg_1245(3),
      O => select_ln32_fu_904_p3(3)
    );
\select_ln32_reg_1459_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3552,
      D => select_ln32_fu_904_p3(0),
      Q => select_ln32_reg_1459(0),
      R => '0'
    );
\select_ln32_reg_1459_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3552,
      D => select_ln32_fu_904_p3(1),
      Q => select_ln32_reg_1459(1),
      R => '0'
    );
\select_ln32_reg_1459_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3552,
      D => select_ln32_fu_904_p3(2),
      Q => select_ln32_reg_1459(2),
      R => '0'
    );
\select_ln32_reg_1459_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3552,
      D => select_ln32_fu_904_p3(3),
      Q => select_ln32_reg_1459(3),
      R => '0'
    );
\tmp10_0_0_mid2_reg_1320[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I1 => zext_ln40_1_cast14_reg_1180_reg(0),
      O => tmp10_0_0_mid2_fu_640_p2(0)
    );
\tmp10_0_0_mid2_reg_1320[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(0),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(5),
      I2 => zext_ln40_1_cast14_reg_1180_reg(4),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(6),
      O => \tmp10_0_0_mid2_reg_1320[10]_i_2_n_5\
    );
\tmp10_0_0_mid2_reg_1320[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(0),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(3),
      O => \tmp10_0_0_mid2_reg_1320[1]_i_2_n_5\
    );
\tmp10_0_0_mid2_reg_1320[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I1 => zext_ln40_1_cast14_reg_1180_reg(0),
      O => \tmp10_0_0_mid2_reg_1320[1]_i_3_n_5\
    );
\tmp10_0_0_mid2_reg_1320[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(0),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(3),
      O => \tmp10_0_0_mid2_reg_1320[1]_i_4_n_5\
    );
\tmp10_0_0_mid2_reg_1320[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(0),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(2),
      O => \tmp10_0_0_mid2_reg_1320[1]_i_5_n_5\
    );
\tmp10_0_0_mid2_reg_1320[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I1 => zext_ln40_1_cast14_reg_1180_reg(0),
      O => \tmp10_0_0_mid2_reg_1320[1]_i_6_n_5\
    );
\tmp10_0_0_mid2_reg_1320[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I1 => zext_ln40_1_cast14_reg_1180_reg(0),
      O => \tmp10_0_0_mid2_reg_1320[1]_i_7_n_5\
    );
\tmp10_0_0_mid2_reg_1320[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(4),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I2 => \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_11\,
      O => \tmp10_0_0_mid2_reg_1320[5]_i_2_n_5\
    );
\tmp10_0_0_mid2_reg_1320[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(4),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I2 => \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12\,
      O => \tmp10_0_0_mid2_reg_1320[5]_i_3_n_5\
    );
\tmp10_0_0_mid2_reg_1320[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669A5A56969A5A5"
    )
        port map (
      I0 => \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_11\,
      I1 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I2 => \tmp10_0_0_mid2_reg_1320[5]_i_7_n_5\,
      I3 => \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12\,
      I4 => zext_ln40_1_cast14_reg_1180_reg(4),
      I5 => tmp10_0_0_mid2_v_v_reg_1288(0),
      O => \tmp10_0_0_mid2_reg_1320[5]_i_4_n_5\
    );
\tmp10_0_0_mid2_reg_1320[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A6A"
    )
        port map (
      I0 => \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12\,
      I1 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I2 => zext_ln40_1_cast14_reg_1180_reg(4),
      I3 => zext_ln40_1_cast14_reg_1180_reg(0),
      I4 => tmp10_0_0_mid2_v_v_reg_1288(1),
      O => \tmp10_0_0_mid2_reg_1320[5]_i_5_n_5\
    );
\tmp10_0_0_mid2_reg_1320[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_9\,
      I1 => zext_ln40_1_cast14_reg_1180_reg(0),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(0),
      O => \tmp10_0_0_mid2_reg_1320[5]_i_6_n_5\
    );
\tmp10_0_0_mid2_reg_1320[5]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I1 => zext_ln40_1_cast14_reg_1180_reg(0),
      O => \tmp10_0_0_mid2_reg_1320[5]_i_7_n_5\
    );
\tmp10_0_0_mid2_reg_1320[9]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(4),
      I1 => zext_ln40_1_cast14_reg_1180_reg(0),
      O => \tmp10_0_0_mid2_reg_1320[9]_i_11_n_5\
    );
\tmp10_0_0_mid2_reg_1320[9]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I1 => zext_ln40_1_cast14_reg_1180_reg(4),
      I2 => \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12\,
      I3 => zext_ln40_1_cast14_reg_1180_reg(0),
      I4 => tmp10_0_0_mid2_v_v_reg_1288(2),
      O => \tmp10_0_0_mid2_reg_1320[9]_i_12_n_5\
    );
\tmp10_0_0_mid2_reg_1320[9]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(5),
      I1 => zext_ln40_1_cast14_reg_1180_reg(0),
      O => \tmp10_0_0_mid2_reg_1320[9]_i_13_n_5\
    );
\tmp10_0_0_mid2_reg_1320[9]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(4),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(3),
      I2 => \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_5\,
      O => \tmp10_0_0_mid2_reg_1320[9]_i_14_n_5\
    );
\tmp10_0_0_mid2_reg_1320[9]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(0),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(6),
      O => \tmp10_0_0_mid2_reg_1320[9]_i_15_n_5\
    );
\tmp10_0_0_mid2_reg_1320[9]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(0),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(5),
      O => \tmp10_0_0_mid2_reg_1320[9]_i_16_n_5\
    );
\tmp10_0_0_mid2_reg_1320[9]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(0),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(4),
      O => \tmp10_0_0_mid2_reg_1320[9]_i_17_n_5\
    );
\tmp10_0_0_mid2_reg_1320[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC80800080008000"
    )
        port map (
      I0 => \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_5\,
      I1 => zext_ln40_1_cast14_reg_1180_reg(4),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(3),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(4),
      I4 => zext_ln40_1_cast14_reg_1180_reg(0),
      I5 => tmp10_0_0_mid2_v_v_reg_1288(5),
      O => \tmp10_0_0_mid2_reg_1320[9]_i_2_n_5\
    );
\tmp10_0_0_mid2_reg_1320[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00808000B3CCFF80"
    )
        port map (
      I0 => \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_10\,
      I1 => zext_ln40_1_cast14_reg_1180_reg(4),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I3 => \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_5\,
      I4 => tmp10_0_0_mid2_v_v_reg_1288(3),
      I5 => \tmp10_0_0_mid2_reg_1320[9]_i_11_n_5\,
      O => \tmp10_0_0_mid2_reg_1320[9]_i_3_n_5\
    );
\tmp10_0_0_mid2_reg_1320[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEE288828882888"
    )
        port map (
      I0 => \tmp10_0_0_mid2_reg_1320[9]_i_12_n_5\,
      I1 => \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_10\,
      I2 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I3 => zext_ln40_1_cast14_reg_1180_reg(4),
      I4 => zext_ln40_1_cast14_reg_1180_reg(0),
      I5 => tmp10_0_0_mid2_v_v_reg_1288(3),
      O => \tmp10_0_0_mid2_reg_1320[9]_i_4_n_5\
    );
\tmp10_0_0_mid2_reg_1320[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999966696669666"
    )
        port map (
      I0 => \tmp10_0_0_mid2_reg_1320[9]_i_12_n_5\,
      I1 => \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_10\,
      I2 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I3 => zext_ln40_1_cast14_reg_1180_reg(4),
      I4 => zext_ln40_1_cast14_reg_1180_reg(0),
      I5 => tmp10_0_0_mid2_v_v_reg_1288(3),
      O => \tmp10_0_0_mid2_reg_1320[9]_i_5_n_5\
    );
\tmp10_0_0_mid2_reg_1320[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A6A"
    )
        port map (
      I0 => \tmp10_0_0_mid2_reg_1320[9]_i_2_n_5\,
      I1 => tmp10_0_0_mid2_v_v_reg_1288(6),
      I2 => zext_ln40_1_cast14_reg_1180_reg(0),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(5),
      I4 => zext_ln40_1_cast14_reg_1180_reg(4),
      O => \tmp10_0_0_mid2_reg_1320[9]_i_6_n_5\
    );
\tmp10_0_0_mid2_reg_1320[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699699969996999"
    )
        port map (
      I0 => \tmp10_0_0_mid2_reg_1320[9]_i_3_n_5\,
      I1 => \tmp10_0_0_mid2_reg_1320[9]_i_13_n_5\,
      I2 => tmp10_0_0_mid2_v_v_reg_1288(4),
      I3 => zext_ln40_1_cast14_reg_1180_reg(4),
      I4 => \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_5\,
      I5 => tmp10_0_0_mid2_v_v_reg_1288(3),
      O => \tmp10_0_0_mid2_reg_1320[9]_i_7_n_5\
    );
\tmp10_0_0_mid2_reg_1320[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669696969696969"
    )
        port map (
      I0 => \tmp10_0_0_mid2_reg_1320[9]_i_4_n_5\,
      I1 => \tmp10_0_0_mid2_reg_1320[9]_i_11_n_5\,
      I2 => \tmp10_0_0_mid2_reg_1320[9]_i_14_n_5\,
      I3 => \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_10\,
      I4 => zext_ln40_1_cast14_reg_1180_reg(4),
      I5 => tmp10_0_0_mid2_v_v_reg_1288(2),
      O => \tmp10_0_0_mid2_reg_1320[9]_i_8_n_5\
    );
\tmp10_0_0_mid2_reg_1320[9]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tmp10_0_0_mid2_reg_1320[9]_i_5_n_5\,
      I1 => \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_11\,
      I2 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I3 => zext_ln40_1_cast14_reg_1180_reg(4),
      O => \tmp10_0_0_mid2_reg_1320[9]_i_9_n_5\
    );
\tmp10_0_0_mid2_reg_1320_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => tmp10_0_0_mid2_fu_640_p2(0),
      Q => tmp10_0_0_mid2_reg_1320(0),
      R => '0'
    );
\tmp10_0_0_mid2_reg_1320_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => tmp10_0_0_mid2_fu_640_p2(10),
      Q => tmp10_0_0_mid2_reg_1320(10),
      R => '0'
    );
\tmp10_0_0_mid2_reg_1320_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp10_0_0_mid2_reg_1320_reg[9]_i_1_n_5\,
      CO(3 downto 0) => \NLW_tmp10_0_0_mid2_reg_1320_reg[10]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp10_0_0_mid2_reg_1320_reg[10]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp10_0_0_mid2_fu_640_p2(10),
      S(3 downto 1) => B"000",
      S(0) => \tmp10_0_0_mid2_reg_1320[10]_i_2_n_5\
    );
\tmp10_0_0_mid2_reg_1320_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => tmp10_0_0_mid2_fu_640_p2(1),
      Q => tmp10_0_0_mid2_reg_1320(1),
      R => '0'
    );
\tmp10_0_0_mid2_reg_1320_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5\,
      CO(2) => \tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_6\,
      CO(1) => \tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_7\,
      CO(0) => \tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \tmp10_0_0_mid2_reg_1320[1]_i_2_n_5\,
      DI(2) => '0',
      DI(1) => \tmp10_0_0_mid2_reg_1320[1]_i_3_n_5\,
      DI(0) => '0',
      O(3) => \tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_9\,
      O(2) => \tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_10\,
      O(1) => tmp10_0_0_mid2_fu_640_p2(1),
      O(0) => \NLW_tmp10_0_0_mid2_reg_1320_reg[1]_i_1_O_UNCONNECTED\(0),
      S(3) => \tmp10_0_0_mid2_reg_1320[1]_i_4_n_5\,
      S(2) => \tmp10_0_0_mid2_reg_1320[1]_i_5_n_5\,
      S(1) => \tmp10_0_0_mid2_reg_1320[1]_i_6_n_5\,
      S(0) => \tmp10_0_0_mid2_reg_1320[1]_i_7_n_5\
    );
\tmp10_0_0_mid2_reg_1320_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => tmp10_0_0_mid2_fu_640_p2(2),
      Q => tmp10_0_0_mid2_reg_1320(2),
      R => '0'
    );
\tmp10_0_0_mid2_reg_1320_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => tmp10_0_0_mid2_fu_640_p2(3),
      Q => tmp10_0_0_mid2_reg_1320(3),
      R => '0'
    );
\tmp10_0_0_mid2_reg_1320_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => tmp10_0_0_mid2_fu_640_p2(4),
      Q => tmp10_0_0_mid2_reg_1320(4),
      R => '0'
    );
\tmp10_0_0_mid2_reg_1320_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => tmp10_0_0_mid2_fu_640_p2(5),
      Q => tmp10_0_0_mid2_reg_1320(5),
      R => '0'
    );
\tmp10_0_0_mid2_reg_1320_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp10_0_0_mid2_reg_1320_reg[5]_i_1_n_5\,
      CO(2) => \tmp10_0_0_mid2_reg_1320_reg[5]_i_1_n_6\,
      CO(1) => \tmp10_0_0_mid2_reg_1320_reg[5]_i_1_n_7\,
      CO(0) => \tmp10_0_0_mid2_reg_1320_reg[5]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \tmp10_0_0_mid2_reg_1320[5]_i_2_n_5\,
      DI(2) => \tmp10_0_0_mid2_reg_1320[5]_i_3_n_5\,
      DI(1) => \tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_9\,
      DI(0) => '0',
      O(3 downto 0) => tmp10_0_0_mid2_fu_640_p2(5 downto 2),
      S(3) => \tmp10_0_0_mid2_reg_1320[5]_i_4_n_5\,
      S(2) => \tmp10_0_0_mid2_reg_1320[5]_i_5_n_5\,
      S(1) => \tmp10_0_0_mid2_reg_1320[5]_i_6_n_5\,
      S(0) => \tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_10\
    );
\tmp10_0_0_mid2_reg_1320_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => tmp10_0_0_mid2_fu_640_p2(6),
      Q => tmp10_0_0_mid2_reg_1320(6),
      R => '0'
    );
\tmp10_0_0_mid2_reg_1320_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => tmp10_0_0_mid2_fu_640_p2(7),
      Q => tmp10_0_0_mid2_reg_1320(7),
      R => '0'
    );
\tmp10_0_0_mid2_reg_1320_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => tmp10_0_0_mid2_fu_640_p2(8),
      Q => tmp10_0_0_mid2_reg_1320(8),
      R => '0'
    );
\tmp10_0_0_mid2_reg_1320_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => tmp10_0_0_mid2_fu_640_p2(9),
      Q => tmp10_0_0_mid2_reg_1320(9),
      R => '0'
    );
\tmp10_0_0_mid2_reg_1320_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp10_0_0_mid2_reg_1320_reg[5]_i_1_n_5\,
      CO(3) => \tmp10_0_0_mid2_reg_1320_reg[9]_i_1_n_5\,
      CO(2) => \tmp10_0_0_mid2_reg_1320_reg[9]_i_1_n_6\,
      CO(1) => \tmp10_0_0_mid2_reg_1320_reg[9]_i_1_n_7\,
      CO(0) => \tmp10_0_0_mid2_reg_1320_reg[9]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \tmp10_0_0_mid2_reg_1320[9]_i_2_n_5\,
      DI(2) => \tmp10_0_0_mid2_reg_1320[9]_i_3_n_5\,
      DI(1) => \tmp10_0_0_mid2_reg_1320[9]_i_4_n_5\,
      DI(0) => \tmp10_0_0_mid2_reg_1320[9]_i_5_n_5\,
      O(3 downto 0) => tmp10_0_0_mid2_fu_640_p2(9 downto 6),
      S(3) => \tmp10_0_0_mid2_reg_1320[9]_i_6_n_5\,
      S(2) => \tmp10_0_0_mid2_reg_1320[9]_i_7_n_5\,
      S(1) => \tmp10_0_0_mid2_reg_1320[9]_i_8_n_5\,
      S(0) => \tmp10_0_0_mid2_reg_1320[9]_i_9_n_5\
    );
\tmp10_0_0_mid2_reg_1320_reg[9]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5\,
      CO(3) => \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_5\,
      CO(2) => \NLW_tmp10_0_0_mid2_reg_1320_reg[9]_i_10_CO_UNCONNECTED\(2),
      CO(1) => \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_7\,
      CO(0) => \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp10_0_0_mid2_reg_1320_reg[9]_i_10_O_UNCONNECTED\(3),
      O(2) => \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_10\,
      O(1) => \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_11\,
      O(0) => \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12\,
      S(3) => '1',
      S(2) => \tmp10_0_0_mid2_reg_1320[9]_i_15_n_5\,
      S(1) => \tmp10_0_0_mid2_reg_1320[9]_i_16_n_5\,
      S(0) => \tmp10_0_0_mid2_reg_1320[9]_i_17_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A959A6A"
    )
        port map (
      I0 => p_1_in,
      I1 => \zext_ln48_2_reg_1218[0]_i_1_n_5\,
      I2 => zext_ln40_1_cast14_reg_1180_reg(0),
      I3 => p_0_in1_in,
      I4 => ap_phi_mux_out_h_0_phi_fu_337_p4(0),
      O => A_1(0)
    );
\tmp10_0_0_mid2_v_v_reg_1288[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F8FFF8FFF800F8"
    )
        port map (
      I0 => mul_ln40_18_fu_535_p2(1),
      I1 => p_0_in1_in,
      I2 => \tmp10_0_0_mid2_v_v_reg_1288[1]_i_2_n_5\,
      I3 => p_1_in,
      I4 => \tmp10_0_0_mid2_v_v_reg_1288[1]_i_3_n_5\,
      I5 => \tmp10_0_0_mid2_v_v_reg_1288[1]_i_4_n_5\,
      O => A_1(1)
    );
\tmp10_0_0_mid2_v_v_reg_1288[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4114414141141414"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \tmp10_0_0_mid2_v_v_reg_1288[1]_i_5_n_5\,
      I2 => mul_ln40_fu_457_p2(1),
      I3 => select_ln32_reg_1459(1),
      I4 => indvar_flatten48_reg_2980,
      I5 => out_h_0_reg_333(1),
      O => \tmp10_0_0_mid2_v_v_reg_1288[1]_i_2_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF960096"
    )
        port map (
      I0 => ap_phi_mux_out_h_0_phi_fu_337_p4(1),
      I1 => ap_phi_mux_out_h_0_phi_fu_337_p4(0),
      I2 => mul_ln40_fu_457_p2(1),
      I3 => p_0_in1_in,
      I4 => mul_ln40_18_fu_535_p2(1),
      O => \tmp10_0_0_mid2_v_v_reg_1288[1]_i_3_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044004088448848"
    )
        port map (
      I0 => \zext_ln48_2_reg_1218[0]_i_1_n_5\,
      I1 => zext_ln40_1_cast14_reg_1180_reg(0),
      I2 => \out_h_reg_1271[2]_i_2_n_5\,
      I3 => \icmp_ln32_reg_1237[0]_i_2_n_5\,
      I4 => \out_h_reg_1271[2]_i_3_n_5\,
      I5 => ap_phi_mux_out_h_0_phi_fu_337_p4(0),
      O => \tmp10_0_0_mid2_v_v_reg_1288[1]_i_4_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0000000C000"
    )
        port map (
      I0 => \select_ln24_9_reg_1453_reg_n_5_[0]\,
      I1 => out_d_0_reg_310(0),
      I2 => zext_ln40_1_cast14_reg_1180_reg(0),
      I3 => out_h_0_reg_333(0),
      I4 => indvar_flatten48_reg_2980,
      I5 => select_ln32_reg_1459(0),
      O => \tmp10_0_0_mid2_v_v_reg_1288[1]_i_5_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F8FFF8FFF800F8"
    )
        port map (
      I0 => mul_ln40_18_fu_535_p2(2),
      I1 => p_0_in1_in,
      I2 => \tmp10_0_0_mid2_v_v_reg_1288[2]_i_2_n_5\,
      I3 => p_1_in,
      I4 => \tmp10_0_0_mid2_v_v_reg_1288[2]_i_3_n_5\,
      I5 => \tmp10_0_0_mid2_v_v_reg_1288[2]_i_4_n_5\,
      O => A_1(2)
    );
\tmp10_0_0_mid2_v_v_reg_1288[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4114414141141414"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \tmp10_0_0_mid2_v_v_reg_1288[2]_i_5_n_5\,
      I2 => mul_ln40_fu_457_p2(2),
      I3 => select_ln32_reg_1459(2),
      I4 => indvar_flatten48_reg_2980,
      I5 => out_h_0_reg_333(2),
      O => \tmp10_0_0_mid2_v_v_reg_1288[2]_i_2_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF956A0000956A"
    )
        port map (
      I0 => ap_phi_mux_out_h_0_phi_fu_337_p4(2),
      I1 => ap_phi_mux_out_h_0_phi_fu_337_p4(1),
      I2 => ap_phi_mux_out_h_0_phi_fu_337_p4(0),
      I3 => mul_ln40_fu_457_p2(2),
      I4 => p_0_in1_in,
      I5 => mul_ln40_18_fu_535_p2(2),
      O => \tmp10_0_0_mid2_v_v_reg_1288[2]_i_3_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808F8A8F808A80"
    )
        port map (
      I0 => select_ln24_10_fu_540_p3(0),
      I1 => mul_ln40_18_fu_535_p2(1),
      I2 => p_0_in1_in,
      I3 => mul_ln40_fu_457_p2(1),
      I4 => ap_phi_mux_out_h_0_phi_fu_337_p4(0),
      I5 => ap_phi_mux_out_h_0_phi_fu_337_p4(1),
      O => \tmp10_0_0_mid2_v_v_reg_1288[2]_i_4_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8EEE888"
    )
        port map (
      I0 => \tmp10_0_0_mid2_v_v_reg_1288[1]_i_5_n_5\,
      I1 => mul_ln40_fu_457_p2(1),
      I2 => select_ln32_reg_1459(1),
      I3 => indvar_flatten48_reg_2980,
      I4 => out_h_0_reg_333(1),
      O => \tmp10_0_0_mid2_v_v_reg_1288[2]_i_5_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFE000040010000"
    )
        port map (
      I0 => \icmp_ln32_reg_1237[0]_i_2_n_5\,
      I1 => zext_ln40_1_cast14_reg_1180_reg(4),
      I2 => ap_phi_mux_indvar_flatten_phi_fu_326_p4(6),
      I3 => ap_phi_mux_indvar_flatten_phi_fu_326_p4(7),
      I4 => zext_ln40_1_cast14_reg_1180_reg(0),
      I5 => \zext_ln48_2_reg_1218[0]_i_1_n_5\,
      O => select_ln24_10_fu_540_p3(0)
    );
\tmp10_0_0_mid2_v_v_reg_1288[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF8F8FF00F8F8"
    )
        port map (
      I0 => mul_ln40_18_fu_535_p2(3),
      I1 => p_0_in1_in,
      I2 => \tmp10_0_0_mid2_v_v_reg_1288[3]_i_2_n_5\,
      I3 => \tmp10_0_0_mid2_v_v_reg_1288[3]_i_3_n_5\,
      I4 => p_1_in,
      I5 => \tmp10_0_0_mid2_v_v_reg_1288[3]_i_4_n_5\,
      O => A_1(3)
    );
\tmp10_0_0_mid2_v_v_reg_1288[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2112212121121212"
    )
        port map (
      I0 => \tmp10_0_0_mid2_v_v_reg_1288[6]_i_6_n_5\,
      I1 => p_0_in1_in,
      I2 => mul_ln40_fu_457_p2(3),
      I3 => select_ln32_reg_1459(3),
      I4 => indvar_flatten48_reg_2980,
      I5 => out_h_0_reg_333(3),
      O => \tmp10_0_0_mid2_v_v_reg_1288[3]_i_2_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => zext_ln40_2_cast_mid_fu_588_p1(1),
      I1 => select_ln24_10_fu_540_p3(1),
      I2 => \tmp10_0_0_mid2_v_v_reg_1288[1]_i_4_n_5\,
      I3 => select_ln24_10_fu_540_p3(2),
      I4 => zext_ln40_2_cast_mid_fu_588_p1(2),
      O => \tmp10_0_0_mid2_v_v_reg_1288[3]_i_3_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => zext_ln40_2_cast_mid_fu_588_p1(3),
      I1 => mul_ln40_fu_457_p2(3),
      I2 => p_0_in1_in,
      I3 => mul_ln40_18_fu_535_p2(3),
      O => \tmp10_0_0_mid2_v_v_reg_1288[3]_i_4_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFE20000002"
    )
        port map (
      I0 => mul_ln40_18_fu_535_p2(1),
      I1 => \icmp_ln32_reg_1237[0]_i_2_n_5\,
      I2 => zext_ln40_1_cast14_reg_1180_reg(4),
      I3 => ap_phi_mux_indvar_flatten_phi_fu_326_p4(6),
      I4 => ap_phi_mux_indvar_flatten_phi_fu_326_p4(7),
      I5 => mul_ln40_fu_457_p2(1),
      O => select_ln24_10_fu_540_p3(1)
    );
\tmp10_0_0_mid2_v_v_reg_1288[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFE20000002"
    )
        port map (
      I0 => mul_ln40_18_fu_535_p2(2),
      I1 => \icmp_ln32_reg_1237[0]_i_2_n_5\,
      I2 => zext_ln40_1_cast14_reg_1180_reg(4),
      I3 => ap_phi_mux_indvar_flatten_phi_fu_326_p4(6),
      I4 => ap_phi_mux_indvar_flatten_phi_fu_326_p4(7),
      I5 => mul_ln40_fu_457_p2(2),
      O => select_ln24_10_fu_540_p3(2)
    );
\tmp10_0_0_mid2_v_v_reg_1288[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F35CAC0C035CA"
    )
        port map (
      I0 => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_2_n_5\,
      I1 => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_3_n_5\,
      I2 => p_1_in,
      I3 => mul_ln40_fu_457_p2(4),
      I4 => p_0_in1_in,
      I5 => mul_ln40_18_fu_535_p2(4),
      O => A_1(4)
    );
\tmp10_0_0_mid2_v_v_reg_1288[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A335ACC00000000"
    )
        port map (
      I0 => select_ln24_9_reg_1453(3),
      I1 => out_d_0_reg_310(3),
      I2 => \select_ln24_9_reg_1453_reg_n_5_[0]\,
      I3 => indvar_flatten48_reg_2980,
      I4 => out_d_0_reg_310(0),
      I5 => zext_ln40_1_cast14_reg_1180_reg(0),
      O => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_10_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88888880888888"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(0),
      I1 => out_d_0_reg_310(2),
      I2 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \select_ln24_9_reg_1453_reg_n_5_[2]\,
      O => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_11_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88888880888888"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(0),
      I1 => out_d_0_reg_310(1),
      I2 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \select_ln24_9_reg_1453_reg_n_5_[1]\,
      O => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_12_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D001D001DFFE200"
    )
        port map (
      I0 => out_d_0_reg_310(1),
      I1 => indvar_flatten48_reg_2980,
      I2 => \select_ln24_9_reg_1453_reg_n_5_[1]\,
      I3 => zext_ln40_1_cast14_reg_1180_reg(0),
      I4 => zext_ln40_1_cast14_reg_1180_reg(4),
      I5 => \zext_ln48_2_reg_1218[0]_i_1_n_5\,
      O => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_13_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202222222A222222"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(0),
      I1 => out_d_0_reg_310(0),
      I2 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \select_ln24_9_reg_1453_reg_n_5_[0]\,
      O => mul_ln40_18_fu_535_p2(0)
    );
\tmp10_0_0_mid2_v_v_reg_1288[4]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(0),
      I1 => B_2(2),
      O => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_15_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D001D001DFFE200"
    )
        port map (
      I0 => out_d_0_reg_310(1),
      I1 => indvar_flatten48_reg_2980,
      I2 => \select_ln24_9_reg_1453_reg_n_5_[1]\,
      I3 => zext_ln40_1_cast14_reg_1180_reg(0),
      I4 => zext_ln40_1_cast14_reg_1180_reg(4),
      I5 => \zext_ln48_2_reg_1218[0]_i_1_n_5\,
      O => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_16_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[4]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A950000"
    )
        port map (
      I0 => B_2(3),
      I1 => \select_ln24_9_reg_1453_reg_n_5_[0]\,
      I2 => indvar_flatten48_reg_2980,
      I3 => out_d_0_reg_310(0),
      I4 => zext_ln40_1_cast14_reg_1180_reg(0),
      O => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_17_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[4]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(0),
      I1 => B_2(2),
      O => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_18_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202A808A2A208A80"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(0),
      I1 => \select_ln24_9_reg_1453_reg_n_5_[1]\,
      I2 => indvar_flatten48_reg_2980,
      I3 => out_d_0_reg_310(1),
      I4 => \select_ln24_9_reg_1453_reg_n_5_[0]\,
      I5 => out_d_0_reg_310(0),
      O => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_19_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8EEE888"
    )
        port map (
      I0 => \tmp10_0_0_mid2_v_v_reg_1288[6]_i_6_n_5\,
      I1 => mul_ln40_fu_457_p2(3),
      I2 => select_ln32_reg_1459(3),
      I3 => indvar_flatten48_reg_2980,
      I4 => out_h_0_reg_333(3),
      O => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_2_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEA8A80"
    )
        port map (
      I0 => \tmp10_0_0_mid2_v_v_reg_1288[3]_i_3_n_5\,
      I1 => mul_ln40_18_fu_535_p2(3),
      I2 => p_0_in1_in,
      I3 => mul_ln40_fu_457_p2(3),
      I4 => zext_ln40_2_cast_mid_fu_588_p1(3),
      O => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_3_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFB800B800B800"
    )
        port map (
      I0 => \select_ln24_9_reg_1453_reg_n_5_[1]\,
      I1 => indvar_flatten48_reg_2980,
      I2 => out_d_0_reg_310(1),
      I3 => zext_ln40_1_cast14_reg_1180_reg(0),
      I4 => \zext_ln48_2_reg_1218[0]_i_1_n_5\,
      I5 => zext_ln40_1_cast14_reg_1180_reg(4),
      O => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_6_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88888880888888"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(0),
      I1 => out_d_0_reg_310(0),
      I2 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \select_ln24_9_reg_1453_reg_n_5_[0]\,
      O => mul_ln40_fu_457_p2(0)
    );
\tmp10_0_0_mid2_v_v_reg_1288[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88888880888888"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(0),
      I1 => out_d_0_reg_310(2),
      I2 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \select_ln24_9_reg_1453_reg_n_5_[2]\,
      O => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_8_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFB800B800B800"
    )
        port map (
      I0 => \select_ln24_9_reg_1453_reg_n_5_[1]\,
      I1 => indvar_flatten48_reg_2980,
      I2 => out_d_0_reg_310(1),
      I3 => zext_ln40_1_cast14_reg_1180_reg(0),
      I4 => \zext_ln48_2_reg_1218[0]_i_1_n_5\,
      I5 => zext_ln40_1_cast14_reg_1180_reg(4),
      O => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_9_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F35CAC0C035CA"
    )
        port map (
      I0 => \tmp10_0_0_mid2_v_v_reg_1288[5]_i_2_n_5\,
      I1 => \tmp10_0_0_mid2_v_v_reg_1288[5]_i_3_n_5\,
      I2 => p_1_in,
      I3 => mul_ln40_fu_457_p2(5),
      I4 => p_0_in1_in,
      I5 => mul_ln40_18_fu_535_p2(5),
      O => A_1(5)
    );
\tmp10_0_0_mid2_v_v_reg_1288[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA808A8080000"
    )
        port map (
      I0 => mul_ln40_fu_457_p2(4),
      I1 => out_h_0_reg_333(3),
      I2 => indvar_flatten48_reg_2980,
      I3 => select_ln32_reg_1459(3),
      I4 => mul_ln40_fu_457_p2(3),
      I5 => \tmp10_0_0_mid2_v_v_reg_1288[6]_i_6_n_5\,
      O => \tmp10_0_0_mid2_v_v_reg_1288[5]_i_2_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E200E2000000"
    )
        port map (
      I0 => mul_ln40_fu_457_p2(4),
      I1 => p_0_in1_in,
      I2 => mul_ln40_18_fu_535_p2(4),
      I3 => zext_ln40_2_cast_mid_fu_588_p1(3),
      I4 => select_ln24_10_fu_540_p3(3),
      I5 => \tmp10_0_0_mid2_v_v_reg_1288[3]_i_3_n_5\,
      O => \tmp10_0_0_mid2_v_v_reg_1288[5]_i_3_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F35CAC0C035CA"
    )
        port map (
      I0 => \tmp10_0_0_mid2_v_v_reg_1288[6]_i_2_n_5\,
      I1 => \tmp10_0_0_mid2_v_v_reg_1288[6]_i_3_n_5\,
      I2 => p_1_in,
      I3 => mul_ln40_fu_457_p2(6),
      I4 => p_0_in1_in,
      I5 => mul_ln40_18_fu_535_p2(6),
      O => A_1(6)
    );
\tmp10_0_0_mid2_v_v_reg_1288[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800000000000000"
    )
        port map (
      I0 => \select_ln24_9_reg_1453_reg_n_5_[1]\,
      I1 => indvar_flatten48_reg_2980,
      I2 => out_d_0_reg_310(1),
      I3 => zext_ln40_1_cast14_reg_1180_reg(0),
      I4 => \zext_ln48_2_reg_1218[0]_i_1_n_5\,
      I5 => zext_ln40_1_cast14_reg_1180_reg(4),
      O => \tmp10_0_0_mid2_v_v_reg_1288[6]_i_10_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[6]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B7C0C0C0"
    )
        port map (
      I0 => \zext_ln48_2_reg_1218[1]_i_1_n_5\,
      I1 => zext_ln40_1_cast14_reg_1180_reg(0),
      I2 => \zext_ln48_2_reg_1218[3]_i_1_n_5\,
      I3 => zext_ln40_1_cast14_reg_1180_reg(4),
      I4 => \zext_ln48_2_reg_1218[2]_i_1_n_5\,
      O => \tmp10_0_0_mid2_v_v_reg_1288[6]_i_11_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[6]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B7C0C0C0"
    )
        port map (
      I0 => \zext_ln48_2_reg_1218[0]_i_1_n_5\,
      I1 => zext_ln40_1_cast14_reg_1180_reg(0),
      I2 => \zext_ln48_2_reg_1218[2]_i_1_n_5\,
      I3 => zext_ln40_1_cast14_reg_1180_reg(4),
      I4 => \zext_ln48_2_reg_1218[1]_i_1_n_5\,
      O => \tmp10_0_0_mid2_v_v_reg_1288[6]_i_12_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2000000"
    )
        port map (
      I0 => out_d_0_reg_310(1),
      I1 => indvar_flatten48_reg_2980,
      I2 => \select_ln24_9_reg_1453_reg_n_5_[1]\,
      I3 => zext_ln40_1_cast14_reg_1180_reg(0),
      I4 => zext_ln40_1_cast14_reg_1180_reg(4),
      I5 => \zext_ln48_2_reg_1218[0]_i_1_n_5\,
      O => \tmp10_0_0_mid2_v_v_reg_1288[6]_i_13_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27D8D87828888888"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(0),
      I1 => \zext_ln48_2_reg_1218[3]_i_1_n_5\,
      I2 => \zext_ln48_2_reg_1218[2]_i_1_n_5\,
      I3 => \zext_ln48_2_reg_1218[0]_i_1_n_5\,
      I4 => \zext_ln48_2_reg_1218[1]_i_1_n_5\,
      I5 => zext_ln40_1_cast14_reg_1180_reg(4),
      O => \tmp10_0_0_mid2_v_v_reg_1288[6]_i_14_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[6]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"27D82888"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(0),
      I1 => \zext_ln48_2_reg_1218[2]_i_1_n_5\,
      I2 => \zext_ln48_2_reg_1218[1]_i_1_n_5\,
      I3 => \zext_ln48_2_reg_1218[0]_i_1_n_5\,
      I4 => zext_ln40_1_cast14_reg_1180_reg(4),
      O => \tmp10_0_0_mid2_v_v_reg_1288[6]_i_15_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8800000"
    )
        port map (
      I0 => mul_ln40_fu_457_p2(5),
      I1 => \tmp10_0_0_mid2_v_v_reg_1288[6]_i_6_n_5\,
      I2 => mul_ln40_fu_457_p2(3),
      I3 => ap_phi_mux_out_h_0_phi_fu_337_p4(3),
      I4 => mul_ln40_fu_457_p2(4),
      O => \tmp10_0_0_mid2_v_v_reg_1288[6]_i_2_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8800000"
    )
        port map (
      I0 => select_ln24_10_fu_540_p3(5),
      I1 => \tmp10_0_0_mid2_v_v_reg_1288[3]_i_3_n_5\,
      I2 => select_ln24_10_fu_540_p3(3),
      I3 => zext_ln40_2_cast_mid_fu_588_p1(3),
      I4 => select_ln24_10_fu_540_p3(4),
      O => \tmp10_0_0_mid2_v_v_reg_1288[6]_i_3_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8EEE888"
    )
        port map (
      I0 => \tmp10_0_0_mid2_v_v_reg_1288[2]_i_5_n_5\,
      I1 => mul_ln40_fu_457_p2(2),
      I2 => select_ln32_reg_1459(2),
      I3 => indvar_flatten48_reg_2980,
      I4 => out_h_0_reg_333(2),
      O => \tmp10_0_0_mid2_v_v_reg_1288[6]_i_6_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288[6]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mul_ln40_18_fu_535_p2(5),
      I1 => p_0_in1_in,
      I2 => mul_ln40_fu_457_p2(5),
      O => select_ln24_10_fu_540_p3(5)
    );
\tmp10_0_0_mid2_v_v_reg_1288[6]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mul_ln40_18_fu_535_p2(3),
      I1 => p_0_in1_in,
      I2 => mul_ln40_fu_457_p2(3),
      O => select_ln24_10_fu_540_p3(3)
    );
\tmp10_0_0_mid2_v_v_reg_1288[6]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mul_ln40_18_fu_535_p2(4),
      I1 => p_0_in1_in,
      I2 => mul_ln40_fu_457_p2(4),
      O => select_ln24_10_fu_540_p3(4)
    );
\tmp10_0_0_mid2_v_v_reg_1288_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => A_1(0),
      Q => tmp10_0_0_mid2_v_v_reg_1288(0),
      R => '0'
    );
\tmp10_0_0_mid2_v_v_reg_1288_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => A_1(1),
      Q => tmp10_0_0_mid2_v_v_reg_1288(1),
      R => '0'
    );
\tmp10_0_0_mid2_v_v_reg_1288_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => A_1(2),
      Q => tmp10_0_0_mid2_v_v_reg_1288(2),
      R => '0'
    );
\tmp10_0_0_mid2_v_v_reg_1288_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => A_1(3),
      Q => tmp10_0_0_mid2_v_v_reg_1288(3),
      R => '0'
    );
\tmp10_0_0_mid2_v_v_reg_1288_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => A_1(4),
      Q => tmp10_0_0_mid2_v_v_reg_1288(4),
      R => '0'
    );
\tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_4_n_5\,
      CO(2) => \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_4_n_6\,
      CO(1) => \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_4_n_7\,
      CO(0) => \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_4_n_8\,
      CYINIT => '0',
      DI(3) => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_6_n_5\,
      DI(2) => mul_ln40_fu_457_p2(0),
      DI(1) => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_8_n_5\,
      DI(0) => '0',
      O(3 downto 0) => mul_ln40_fu_457_p2(4 downto 1),
      S(3) => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_9_n_5\,
      S(2) => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_10_n_5\,
      S(1) => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_11_n_5\,
      S(0) => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_12_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_5_n_5\,
      CO(2) => \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_5_n_6\,
      CO(1) => \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_5_n_7\,
      CO(0) => \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_5_n_8\,
      CYINIT => '0',
      DI(3) => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_13_n_5\,
      DI(2) => mul_ln40_18_fu_535_p2(0),
      DI(1) => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_15_n_5\,
      DI(0) => '0',
      O(3 downto 0) => mul_ln40_18_fu_535_p2(4 downto 1),
      S(3) => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_16_n_5\,
      S(2) => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_17_n_5\,
      S(1) => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_18_n_5\,
      S(0) => \tmp10_0_0_mid2_v_v_reg_1288[4]_i_19_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => A_1(5),
      Q => tmp10_0_0_mid2_v_v_reg_1288(5),
      R => '0'
    );
\tmp10_0_0_mid2_v_v_reg_1288_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_2_reg_12950,
      D => A_1(6),
      Q => tmp10_0_0_mid2_v_v_reg_1288(6),
      R => '0'
    );
\tmp10_0_0_mid2_v_v_reg_1288_reg[6]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_4_n_5\,
      CO(3 downto 1) => \NLW_tmp10_0_0_mid2_v_v_reg_1288_reg[6]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp10_0_0_mid2_v_v_reg_1288_reg[6]_i_4_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp10_0_0_mid2_v_v_reg_1288[6]_i_10_n_5\,
      O(3 downto 2) => \NLW_tmp10_0_0_mid2_v_v_reg_1288_reg[6]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => mul_ln40_fu_457_p2(6 downto 5),
      S(3 downto 2) => B"00",
      S(1) => \tmp10_0_0_mid2_v_v_reg_1288[6]_i_11_n_5\,
      S(0) => \tmp10_0_0_mid2_v_v_reg_1288[6]_i_12_n_5\
    );
\tmp10_0_0_mid2_v_v_reg_1288_reg[6]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_5_n_5\,
      CO(3 downto 1) => \NLW_tmp10_0_0_mid2_v_v_reg_1288_reg[6]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp10_0_0_mid2_v_v_reg_1288_reg[6]_i_5_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp10_0_0_mid2_v_v_reg_1288[6]_i_13_n_5\,
      O(3 downto 2) => \NLW_tmp10_0_0_mid2_v_v_reg_1288_reg[6]_i_5_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => mul_ln40_18_fu_535_p2(6 downto 5),
      S(3 downto 2) => B"00",
      S(1) => \tmp10_0_0_mid2_v_v_reg_1288[6]_i_14_n_5\,
      S(0) => \tmp10_0_0_mid2_v_v_reg_1288[6]_i_15_n_5\
    );
\tmp10_1_0_mid2_reg_1325[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"044CC000"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(0),
      I1 => zext_ln40_1_cast14_reg_1180_reg(4),
      I2 => \tmp10_1_0_mid2_reg_1325[10]_i_3_n_5\,
      I3 => tmp10_0_0_mid2_v_v_reg_1288(5),
      I4 => tmp10_0_0_mid2_v_v_reg_1288(6),
      O => \tmp10_1_0_mid2_reg_1325[10]_i_2_n_5\
    );
\tmp10_1_0_mid2_reg_1325[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(4),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I4 => tmp10_0_0_mid2_v_v_reg_1288(3),
      O => \tmp10_1_0_mid2_reg_1325[10]_i_3_n_5\
    );
\tmp10_1_0_mid2_reg_1325[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(0),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I4 => tmp10_0_0_mid2_v_v_reg_1288(3),
      O => \tmp10_1_0_mid2_reg_1325[1]_i_2_n_5\
    );
\tmp10_1_0_mid2_reg_1325[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I2 => zext_ln40_1_cast14_reg_1180_reg(0),
      O => \tmp10_1_0_mid2_reg_1325[1]_i_3_n_5\
    );
\tmp10_1_0_mid2_reg_1325[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(0),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I4 => tmp10_0_0_mid2_v_v_reg_1288(3),
      O => \tmp10_1_0_mid2_reg_1325[1]_i_4_n_5\
    );
\tmp10_1_0_mid2_reg_1325[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(0),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(2),
      O => \tmp10_1_0_mid2_reg_1325[1]_i_5_n_5\
    );
\tmp10_1_0_mid2_reg_1325[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I2 => zext_ln40_1_cast14_reg_1180_reg(0),
      O => \tmp10_1_0_mid2_reg_1325[1]_i_6_n_5\
    );
\tmp10_1_0_mid2_reg_1325[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(0),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(0),
      O => \tmp10_1_0_mid2_reg_1325[1]_i_7_n_5\
    );
\tmp10_1_0_mid2_reg_1325[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(4),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I3 => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_11\,
      O => \tmp10_1_0_mid2_reg_1325[5]_i_2_n_5\
    );
\tmp10_1_0_mid2_reg_1325[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(4),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I2 => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_12\,
      O => \tmp10_1_0_mid2_reg_1325[5]_i_3_n_5\
    );
\tmp10_1_0_mid2_reg_1325[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696A5A59669A5A5"
    )
        port map (
      I0 => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_11\,
      I1 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I2 => \tmp10_1_0_mid2_reg_1325[9]_i_16_n_5\,
      I3 => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_12\,
      I4 => zext_ln40_1_cast14_reg_1180_reg(4),
      I5 => tmp10_0_0_mid2_v_v_reg_1288(0),
      O => \tmp10_1_0_mid2_reg_1325[5]_i_4_n_5\
    );
\tmp10_1_0_mid2_reg_1325[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA965A66"
    )
        port map (
      I0 => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_12\,
      I1 => zext_ln40_1_cast14_reg_1180_reg(4),
      I2 => zext_ln40_1_cast14_reg_1180_reg(0),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I4 => tmp10_0_0_mid2_v_v_reg_1288(1),
      O => \tmp10_1_0_mid2_reg_1325[5]_i_5_n_5\
    );
\tmp10_1_0_mid2_reg_1325[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_9\,
      I1 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I2 => zext_ln40_1_cast14_reg_1180_reg(0),
      O => \tmp10_1_0_mid2_reg_1325[5]_i_6_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(1),
      O => \tmp10_1_0_mid2_reg_1325[9]_i_11_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tmp10_1_0_mid2_reg_1325[9]_i_26_n_5\,
      I1 => zext_ln40_1_cast14_reg_1180_reg(0),
      O => \tmp10_1_0_mid2_reg_1325[9]_i_12_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"95FF"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I3 => zext_ln40_1_cast14_reg_1180_reg(4),
      O => \tmp10_1_0_mid2_reg_1325[9]_i_13_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9555FFFF"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(3),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I4 => zext_ln40_1_cast14_reg_1180_reg(4),
      O => \tmp10_1_0_mid2_reg_1325[9]_i_14_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95555555FFFFFFFF"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(4),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(3),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I4 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I5 => zext_ln40_1_cast14_reg_1180_reg(0),
      O => \tmp10_1_0_mid2_reg_1325[9]_i_15_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"95FF"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I3 => zext_ln40_1_cast14_reg_1180_reg(0),
      O => \tmp10_1_0_mid2_reg_1325[9]_i_16_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D57F2A80"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(4),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I4 => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_10\,
      O => \tmp10_1_0_mid2_reg_1325[9]_i_17_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9555FFFF"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(3),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I4 => zext_ln40_1_cast14_reg_1180_reg(0),
      O => \tmp10_1_0_mid2_reg_1325[9]_i_18_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08888000"
    )
        port map (
      I0 => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_10\,
      I1 => zext_ln40_1_cast14_reg_1180_reg(4),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I4 => tmp10_0_0_mid2_v_v_reg_1288(2),
      O => \tmp10_1_0_mid2_reg_1325[9]_i_19_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088000000CCCC880"
    )
        port map (
      I0 => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_5\,
      I1 => zext_ln40_1_cast14_reg_1180_reg(4),
      I2 => \tmp10_1_0_mid2_reg_1325[9]_i_11_n_5\,
      I3 => tmp10_0_0_mid2_v_v_reg_1288(3),
      I4 => tmp10_0_0_mid2_v_v_reg_1288(4),
      I5 => \tmp10_1_0_mid2_reg_1325[9]_i_12_n_5\,
      O => \tmp10_1_0_mid2_reg_1325[9]_i_2_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(4),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(3),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I4 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I5 => zext_ln40_1_cast14_reg_1180_reg(4),
      O => \tmp10_1_0_mid2_reg_1325[9]_i_20_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(4),
      I1 => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_12\,
      I2 => zext_ln40_1_cast14_reg_1180_reg(0),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I4 => tmp10_0_0_mid2_v_v_reg_1288(2),
      O => \tmp10_1_0_mid2_reg_1325[9]_i_21_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5557FFF2AAA8000"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(4),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I4 => tmp10_0_0_mid2_v_v_reg_1288(3),
      I5 => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_5\,
      O => \tmp10_1_0_mid2_reg_1325[9]_i_22_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(0),
      I1 => \tmp10_1_0_mid2_reg_1325[10]_i_3_n_5\,
      I2 => tmp10_0_0_mid2_v_v_reg_1288(5),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(6),
      O => \tmp10_1_0_mid2_reg_1325[9]_i_23_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(0),
      I1 => \tmp10_1_0_mid2_reg_1325[9]_i_26_n_5\,
      O => \tmp10_1_0_mid2_reg_1325[9]_i_24_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(0),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I4 => tmp10_0_0_mid2_v_v_reg_1288(3),
      I5 => tmp10_0_0_mid2_v_v_reg_1288(4),
      O => \tmp10_1_0_mid2_reg_1325[9]_i_25_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(3),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I4 => tmp10_0_0_mid2_v_v_reg_1288(4),
      I5 => tmp10_0_0_mid2_v_v_reg_1288(5),
      O => \tmp10_1_0_mid2_reg_1325[9]_i_26_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2002F22F"
    )
        port map (
      I0 => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_10\,
      I1 => \tmp10_1_0_mid2_reg_1325[9]_i_13_n_5\,
      I2 => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_5\,
      I3 => \tmp10_1_0_mid2_reg_1325[9]_i_14_n_5\,
      I4 => \tmp10_1_0_mid2_reg_1325[9]_i_15_n_5\,
      O => \tmp10_1_0_mid2_reg_1325[9]_i_3_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400000FFFF0040"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I1 => zext_ln40_1_cast14_reg_1180_reg(4),
      I2 => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_12\,
      I3 => \tmp10_1_0_mid2_reg_1325[9]_i_16_n_5\,
      I4 => \tmp10_1_0_mid2_reg_1325[9]_i_17_n_5\,
      I5 => \tmp10_1_0_mid2_reg_1325[9]_i_18_n_5\,
      O => \tmp10_1_0_mid2_reg_1325[9]_i_4_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF00400040FFBF"
    )
        port map (
      I0 => \tmp10_1_0_mid2_reg_1325[9]_i_16_n_5\,
      I1 => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_12\,
      I2 => zext_ln40_1_cast14_reg_1180_reg(4),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I4 => \tmp10_1_0_mid2_reg_1325[9]_i_17_n_5\,
      I5 => \tmp10_1_0_mid2_reg_1325[9]_i_18_n_5\,
      O => \tmp10_1_0_mid2_reg_1325[9]_i_5_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996A55A9666AAAA"
    )
        port map (
      I0 => \tmp10_1_0_mid2_reg_1325[9]_i_2_n_5\,
      I1 => tmp10_0_0_mid2_v_v_reg_1288(6),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(5),
      I3 => \tmp10_1_0_mid2_reg_1325[10]_i_3_n_5\,
      I4 => zext_ln40_1_cast14_reg_1180_reg(0),
      I5 => zext_ln40_1_cast14_reg_1180_reg(4),
      O => \tmp10_1_0_mid2_reg_1325[9]_i_6_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2DD2B44B4BB42DD2"
    )
        port map (
      I0 => \tmp10_1_0_mid2_reg_1325[9]_i_15_n_5\,
      I1 => \tmp10_1_0_mid2_reg_1325[9]_i_19_n_5\,
      I2 => \tmp10_1_0_mid2_reg_1325[9]_i_12_n_5\,
      I3 => \tmp10_1_0_mid2_reg_1325[9]_i_20_n_5\,
      I4 => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_5\,
      I5 => \tmp10_1_0_mid2_reg_1325[9]_i_14_n_5\,
      O => \tmp10_1_0_mid2_reg_1325[9]_i_7_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2DD2B44B4BB42DD2"
    )
        port map (
      I0 => \tmp10_1_0_mid2_reg_1325[9]_i_18_n_5\,
      I1 => \tmp10_1_0_mid2_reg_1325[9]_i_21_n_5\,
      I2 => \tmp10_1_0_mid2_reg_1325[9]_i_15_n_5\,
      I3 => \tmp10_1_0_mid2_reg_1325[9]_i_22_n_5\,
      I4 => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_10\,
      I5 => \tmp10_1_0_mid2_reg_1325[9]_i_13_n_5\,
      O => \tmp10_1_0_mid2_reg_1325[9]_i_8_n_5\
    );
\tmp10_1_0_mid2_reg_1325[9]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => \tmp10_1_0_mid2_reg_1325[9]_i_5_n_5\,
      I1 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I3 => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_11\,
      I4 => zext_ln40_1_cast14_reg_1180_reg(4),
      O => \tmp10_1_0_mid2_reg_1325[9]_i_9_n_5\
    );
\tmp10_1_0_mid2_reg_1325_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => tmp10_1_0_mid2_fu_654_p2(0),
      Q => tmp10_1_0_mid2_reg_1325(0),
      R => '0'
    );
\tmp10_1_0_mid2_reg_1325_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => tmp10_1_0_mid2_fu_654_p2(10),
      Q => tmp10_1_0_mid2_reg_1325(10),
      R => '0'
    );
\tmp10_1_0_mid2_reg_1325_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp10_1_0_mid2_reg_1325_reg[9]_i_1_n_5\,
      CO(3 downto 0) => \NLW_tmp10_1_0_mid2_reg_1325_reg[10]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp10_1_0_mid2_reg_1325_reg[10]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp10_1_0_mid2_fu_654_p2(10),
      S(3 downto 1) => B"000",
      S(0) => \tmp10_1_0_mid2_reg_1325[10]_i_2_n_5\
    );
\tmp10_1_0_mid2_reg_1325_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => tmp10_1_0_mid2_fu_654_p2(1),
      Q => tmp10_1_0_mid2_reg_1325(1),
      R => '0'
    );
\tmp10_1_0_mid2_reg_1325_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_5\,
      CO(2) => \tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_6\,
      CO(1) => \tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_7\,
      CO(0) => \tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \tmp10_1_0_mid2_reg_1325[1]_i_2_n_5\,
      DI(2) => '0',
      DI(1) => \tmp10_1_0_mid2_reg_1325[1]_i_3_n_5\,
      DI(0) => '0',
      O(3) => \tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_9\,
      O(2) => \tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_10\,
      O(1 downto 0) => tmp10_1_0_mid2_fu_654_p2(1 downto 0),
      S(3) => \tmp10_1_0_mid2_reg_1325[1]_i_4_n_5\,
      S(2) => \tmp10_1_0_mid2_reg_1325[1]_i_5_n_5\,
      S(1) => \tmp10_1_0_mid2_reg_1325[1]_i_6_n_5\,
      S(0) => \tmp10_1_0_mid2_reg_1325[1]_i_7_n_5\
    );
\tmp10_1_0_mid2_reg_1325_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => tmp10_1_0_mid2_fu_654_p2(2),
      Q => tmp10_1_0_mid2_reg_1325(2),
      R => '0'
    );
\tmp10_1_0_mid2_reg_1325_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => tmp10_1_0_mid2_fu_654_p2(3),
      Q => tmp10_1_0_mid2_reg_1325(3),
      R => '0'
    );
\tmp10_1_0_mid2_reg_1325_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => tmp10_1_0_mid2_fu_654_p2(4),
      Q => tmp10_1_0_mid2_reg_1325(4),
      R => '0'
    );
\tmp10_1_0_mid2_reg_1325_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => tmp10_1_0_mid2_fu_654_p2(5),
      Q => tmp10_1_0_mid2_reg_1325(5),
      R => '0'
    );
\tmp10_1_0_mid2_reg_1325_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp10_1_0_mid2_reg_1325_reg[5]_i_1_n_5\,
      CO(2) => \tmp10_1_0_mid2_reg_1325_reg[5]_i_1_n_6\,
      CO(1) => \tmp10_1_0_mid2_reg_1325_reg[5]_i_1_n_7\,
      CO(0) => \tmp10_1_0_mid2_reg_1325_reg[5]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \tmp10_1_0_mid2_reg_1325[5]_i_2_n_5\,
      DI(2) => \tmp10_1_0_mid2_reg_1325[5]_i_3_n_5\,
      DI(1) => \tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_9\,
      DI(0) => '0',
      O(3 downto 0) => tmp10_1_0_mid2_fu_654_p2(5 downto 2),
      S(3) => \tmp10_1_0_mid2_reg_1325[5]_i_4_n_5\,
      S(2) => \tmp10_1_0_mid2_reg_1325[5]_i_5_n_5\,
      S(1) => \tmp10_1_0_mid2_reg_1325[5]_i_6_n_5\,
      S(0) => \tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_10\
    );
\tmp10_1_0_mid2_reg_1325_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => tmp10_1_0_mid2_fu_654_p2(6),
      Q => tmp10_1_0_mid2_reg_1325(6),
      R => '0'
    );
\tmp10_1_0_mid2_reg_1325_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => tmp10_1_0_mid2_fu_654_p2(7),
      Q => tmp10_1_0_mid2_reg_1325(7),
      R => '0'
    );
\tmp10_1_0_mid2_reg_1325_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => tmp10_1_0_mid2_fu_654_p2(8),
      Q => tmp10_1_0_mid2_reg_1325(8),
      R => '0'
    );
\tmp10_1_0_mid2_reg_1325_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => tmp10_1_0_mid2_fu_654_p2(9),
      Q => tmp10_1_0_mid2_reg_1325(9),
      R => '0'
    );
\tmp10_1_0_mid2_reg_1325_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp10_1_0_mid2_reg_1325_reg[5]_i_1_n_5\,
      CO(3) => \tmp10_1_0_mid2_reg_1325_reg[9]_i_1_n_5\,
      CO(2) => \tmp10_1_0_mid2_reg_1325_reg[9]_i_1_n_6\,
      CO(1) => \tmp10_1_0_mid2_reg_1325_reg[9]_i_1_n_7\,
      CO(0) => \tmp10_1_0_mid2_reg_1325_reg[9]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \tmp10_1_0_mid2_reg_1325[9]_i_2_n_5\,
      DI(2) => \tmp10_1_0_mid2_reg_1325[9]_i_3_n_5\,
      DI(1) => \tmp10_1_0_mid2_reg_1325[9]_i_4_n_5\,
      DI(0) => \tmp10_1_0_mid2_reg_1325[9]_i_5_n_5\,
      O(3 downto 0) => tmp10_1_0_mid2_fu_654_p2(9 downto 6),
      S(3) => \tmp10_1_0_mid2_reg_1325[9]_i_6_n_5\,
      S(2) => \tmp10_1_0_mid2_reg_1325[9]_i_7_n_5\,
      S(1) => \tmp10_1_0_mid2_reg_1325[9]_i_8_n_5\,
      S(0) => \tmp10_1_0_mid2_reg_1325[9]_i_9_n_5\
    );
\tmp10_1_0_mid2_reg_1325_reg[9]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_5\,
      CO(3) => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_5\,
      CO(2) => \NLW_tmp10_1_0_mid2_reg_1325_reg[9]_i_10_CO_UNCONNECTED\(2),
      CO(1) => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_7\,
      CO(0) => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp10_1_0_mid2_reg_1325_reg[9]_i_10_O_UNCONNECTED\(3),
      O(2) => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_10\,
      O(1) => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_11\,
      O(0) => \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_12\,
      S(3) => '1',
      S(2) => \tmp10_1_0_mid2_reg_1325[9]_i_23_n_5\,
      S(1) => \tmp10_1_0_mid2_reg_1325[9]_i_24_n_5\,
      S(0) => \tmp10_1_0_mid2_reg_1325[9]_i_25_n_5\
    );
\tmp10_2_0_mid2_reg_1385[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"044CC000"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(0),
      I1 => zext_ln40_1_cast14_reg_1180_reg(4),
      I2 => \tmp10_2_0_mid2_reg_1385[10]_i_3_n_5\,
      I3 => tmp10_0_0_mid2_v_v_reg_1288(5),
      I4 => tmp10_0_0_mid2_v_v_reg_1288(6),
      O => \tmp10_2_0_mid2_reg_1385[10]_i_2_n_5\
    );
\tmp10_2_0_mid2_reg_1385[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(4),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(3),
      O => \tmp10_2_0_mid2_reg_1385[10]_i_3_n_5\
    );
\tmp10_2_0_mid2_reg_1385[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(0),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(3),
      O => \tmp10_2_0_mid2_reg_1385[1]_i_2_n_5\
    );
\tmp10_2_0_mid2_reg_1385[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(0),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(1),
      O => \tmp10_2_0_mid2_reg_1385[1]_i_3_n_5\
    );
\tmp10_2_0_mid2_reg_1385[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(0),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(3),
      O => \tmp10_2_0_mid2_reg_1385[1]_i_4_n_5\
    );
\tmp10_2_0_mid2_reg_1385[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(0),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(2),
      O => \tmp10_2_0_mid2_reg_1385[1]_i_5_n_5\
    );
\tmp10_2_0_mid2_reg_1385[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(0),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(1),
      O => \tmp10_2_0_mid2_reg_1385[1]_i_6_n_5\
    );
\tmp10_2_0_mid2_reg_1385[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I1 => zext_ln40_1_cast14_reg_1180_reg(0),
      O => \tmp10_2_0_mid2_reg_1385[1]_i_7_n_5\
    );
\tmp10_2_0_mid2_reg_1385[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(4),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I2 => \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_11\,
      O => \tmp10_2_0_mid2_reg_1385[5]_i_2_n_5\
    );
\tmp10_2_0_mid2_reg_1385[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(4),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I2 => \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_12\,
      O => \tmp10_2_0_mid2_reg_1385[5]_i_3_n_5\
    );
\tmp10_2_0_mid2_reg_1385[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996A5A59696A5A5"
    )
        port map (
      I0 => \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_11\,
      I1 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I2 => \tmp10_2_0_mid2_reg_1385[5]_i_7_n_5\,
      I3 => \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_12\,
      I4 => zext_ln40_1_cast14_reg_1180_reg(4),
      I5 => tmp10_0_0_mid2_v_v_reg_1288(0),
      O => \tmp10_2_0_mid2_reg_1385[5]_i_4_n_5\
    );
\tmp10_2_0_mid2_reg_1385[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A956A6A"
    )
        port map (
      I0 => \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_12\,
      I1 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I2 => zext_ln40_1_cast14_reg_1180_reg(4),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I4 => zext_ln40_1_cast14_reg_1180_reg(0),
      O => \tmp10_2_0_mid2_reg_1385[5]_i_5_n_5\
    );
\tmp10_2_0_mid2_reg_1385[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_9\,
      I1 => zext_ln40_1_cast14_reg_1180_reg(0),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(0),
      O => \tmp10_2_0_mid2_reg_1385[5]_i_6_n_5\
    );
\tmp10_2_0_mid2_reg_1385[5]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I2 => zext_ln40_1_cast14_reg_1180_reg(0),
      O => \tmp10_2_0_mid2_reg_1385[5]_i_7_n_5\
    );
\tmp10_2_0_mid2_reg_1385[9]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(1),
      O => \tmp10_2_0_mid2_reg_1385[9]_i_11_n_5\
    );
\tmp10_2_0_mid2_reg_1385[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95555555FFFFFFFF"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(5),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(4),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I4 => tmp10_0_0_mid2_v_v_reg_1288(3),
      I5 => zext_ln40_1_cast14_reg_1180_reg(0),
      O => \tmp10_2_0_mid2_reg_1385[9]_i_12_n_5\
    );
\tmp10_2_0_mid2_reg_1385[9]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D57F2A80"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(4),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(3),
      I4 => \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_5\,
      O => \tmp10_2_0_mid2_reg_1385[9]_i_13_n_5\
    );
\tmp10_2_0_mid2_reg_1385[9]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9555FFFF"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(4),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(3),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I4 => zext_ln40_1_cast14_reg_1180_reg(0),
      O => \tmp10_2_0_mid2_reg_1385[9]_i_14_n_5\
    );
\tmp10_2_0_mid2_reg_1385[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080000000"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(0),
      I1 => zext_ln40_1_cast14_reg_1180_reg(4),
      I2 => \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_12\,
      I3 => zext_ln40_1_cast14_reg_1180_reg(0),
      I4 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I5 => tmp10_0_0_mid2_v_v_reg_1288(2),
      O => \tmp10_2_0_mid2_reg_1385[9]_i_15_n_5\
    );
\tmp10_2_0_mid2_reg_1385[9]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"95FF"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(3),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I3 => zext_ln40_1_cast14_reg_1180_reg(0),
      O => \tmp10_2_0_mid2_reg_1385[9]_i_16_n_5\
    );
\tmp10_2_0_mid2_reg_1385[9]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0880"
    )
        port map (
      I0 => \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_10\,
      I1 => zext_ln40_1_cast14_reg_1180_reg(4),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(2),
      O => \tmp10_2_0_mid2_reg_1385[9]_i_17_n_5\
    );
\tmp10_2_0_mid2_reg_1385[9]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(4),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(3),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I4 => zext_ln40_1_cast14_reg_1180_reg(4),
      O => \tmp10_2_0_mid2_reg_1385[9]_i_18_n_5\
    );
\tmp10_2_0_mid2_reg_1385[9]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"95FF"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(3),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I3 => zext_ln40_1_cast14_reg_1180_reg(4),
      O => \tmp10_2_0_mid2_reg_1385[9]_i_19_n_5\
    );
\tmp10_2_0_mid2_reg_1385[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088000000CCCC880"
    )
        port map (
      I0 => \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_5\,
      I1 => zext_ln40_1_cast14_reg_1180_reg(4),
      I2 => \tmp10_2_0_mid2_reg_1385[9]_i_11_n_5\,
      I3 => tmp10_0_0_mid2_v_v_reg_1288(3),
      I4 => tmp10_0_0_mid2_v_v_reg_1288(4),
      I5 => \tmp10_2_0_mid2_reg_1385[9]_i_12_n_5\,
      O => \tmp10_2_0_mid2_reg_1385[9]_i_2_n_5\
    );
\tmp10_2_0_mid2_reg_1385[9]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I2 => zext_ln40_1_cast14_reg_1180_reg(4),
      O => \tmp10_2_0_mid2_reg_1385[9]_i_20_n_5\
    );
\tmp10_2_0_mid2_reg_1385[9]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(0),
      I1 => \tmp10_2_0_mid2_reg_1385[9]_i_24_n_5\,
      O => \tmp10_2_0_mid2_reg_1385[9]_i_21_n_5\
    );
\tmp10_2_0_mid2_reg_1385[9]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(0),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(3),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I4 => tmp10_0_0_mid2_v_v_reg_1288(4),
      I5 => tmp10_0_0_mid2_v_v_reg_1288(5),
      O => \tmp10_2_0_mid2_reg_1385[9]_i_22_n_5\
    );
\tmp10_2_0_mid2_reg_1385[9]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => zext_ln40_1_cast14_reg_1180_reg(0),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(3),
      I4 => tmp10_0_0_mid2_v_v_reg_1288(4),
      O => \tmp10_2_0_mid2_reg_1385[9]_i_23_n_5\
    );
\tmp10_2_0_mid2_reg_1385[9]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1288(4),
      I1 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(3),
      I4 => tmp10_0_0_mid2_v_v_reg_1288(5),
      I5 => tmp10_0_0_mid2_v_v_reg_1288(6),
      O => \tmp10_2_0_mid2_reg_1385[9]_i_24_n_5\
    );
\tmp10_2_0_mid2_reg_1385[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08800000FFFF0880"
    )
        port map (
      I0 => \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_10\,
      I1 => zext_ln40_1_cast14_reg_1180_reg(4),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I4 => \tmp10_2_0_mid2_reg_1385[9]_i_13_n_5\,
      I5 => \tmp10_2_0_mid2_reg_1385[9]_i_14_n_5\,
      O => \tmp10_2_0_mid2_reg_1385[9]_i_3_n_5\
    );
\tmp10_2_0_mid2_reg_1385[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82288888EBBEEEEE"
    )
        port map (
      I0 => \tmp10_2_0_mid2_reg_1385[9]_i_15_n_5\,
      I1 => \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_10\,
      I2 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I4 => zext_ln40_1_cast14_reg_1180_reg(4),
      I5 => \tmp10_2_0_mid2_reg_1385[9]_i_16_n_5\,
      O => \tmp10_2_0_mid2_reg_1385[9]_i_4_n_5\
    );
\tmp10_2_0_mid2_reg_1385[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996666696699999"
    )
        port map (
      I0 => \tmp10_2_0_mid2_reg_1385[9]_i_15_n_5\,
      I1 => \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_10\,
      I2 => tmp10_0_0_mid2_v_v_reg_1288(2),
      I3 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I4 => zext_ln40_1_cast14_reg_1180_reg(4),
      I5 => \tmp10_2_0_mid2_reg_1385[9]_i_16_n_5\,
      O => \tmp10_2_0_mid2_reg_1385[9]_i_5_n_5\
    );
\tmp10_2_0_mid2_reg_1385[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996A55A9666AAAA"
    )
        port map (
      I0 => \tmp10_2_0_mid2_reg_1385[9]_i_2_n_5\,
      I1 => tmp10_0_0_mid2_v_v_reg_1288(6),
      I2 => tmp10_0_0_mid2_v_v_reg_1288(5),
      I3 => \tmp10_2_0_mid2_reg_1385[10]_i_3_n_5\,
      I4 => zext_ln40_1_cast14_reg_1180_reg(0),
      I5 => zext_ln40_1_cast14_reg_1180_reg(4),
      O => \tmp10_2_0_mid2_reg_1385[9]_i_6_n_5\
    );
\tmp10_2_0_mid2_reg_1385[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2DD2B44B4BB42DD2"
    )
        port map (
      I0 => \tmp10_2_0_mid2_reg_1385[9]_i_14_n_5\,
      I1 => \tmp10_2_0_mid2_reg_1385[9]_i_17_n_5\,
      I2 => \tmp10_2_0_mid2_reg_1385[9]_i_12_n_5\,
      I3 => \tmp10_2_0_mid2_reg_1385[9]_i_18_n_5\,
      I4 => \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_5\,
      I5 => \tmp10_2_0_mid2_reg_1385[9]_i_19_n_5\,
      O => \tmp10_2_0_mid2_reg_1385[9]_i_7_n_5\
    );
\tmp10_2_0_mid2_reg_1385[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2DD2B44B4BB42DD2"
    )
        port map (
      I0 => \tmp10_2_0_mid2_reg_1385[9]_i_16_n_5\,
      I1 => \tmp10_2_0_mid2_reg_1385[9]_i_15_n_5\,
      I2 => \tmp10_2_0_mid2_reg_1385[9]_i_14_n_5\,
      I3 => \tmp10_2_0_mid2_reg_1385[9]_i_13_n_5\,
      I4 => \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_10\,
      I5 => \tmp10_2_0_mid2_reg_1385[9]_i_20_n_5\,
      O => \tmp10_2_0_mid2_reg_1385[9]_i_8_n_5\
    );
\tmp10_2_0_mid2_reg_1385[9]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => \tmp10_2_0_mid2_reg_1385[9]_i_5_n_5\,
      I1 => tmp10_0_0_mid2_v_v_reg_1288(1),
      I2 => \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_11\,
      I3 => zext_ln40_1_cast14_reg_1180_reg(4),
      O => \tmp10_2_0_mid2_reg_1385[9]_i_9_n_5\
    );
\tmp10_2_0_mid2_reg_1385_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13850,
      D => tmp10_2_0_mid2_fu_737_p2(0),
      Q => tmp10_2_0_mid2_reg_1385(0),
      R => '0'
    );
\tmp10_2_0_mid2_reg_1385_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13850,
      D => tmp10_2_0_mid2_fu_737_p2(10),
      Q => tmp10_2_0_mid2_reg_1385(10),
      R => '0'
    );
\tmp10_2_0_mid2_reg_1385_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp10_2_0_mid2_reg_1385_reg[9]_i_1_n_5\,
      CO(3 downto 0) => \NLW_tmp10_2_0_mid2_reg_1385_reg[10]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp10_2_0_mid2_reg_1385_reg[10]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp10_2_0_mid2_fu_737_p2(10),
      S(3 downto 1) => B"000",
      S(0) => \tmp10_2_0_mid2_reg_1385[10]_i_2_n_5\
    );
\tmp10_2_0_mid2_reg_1385_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13850,
      D => tmp10_2_0_mid2_fu_737_p2(1),
      Q => tmp10_2_0_mid2_reg_1385(1),
      R => '0'
    );
\tmp10_2_0_mid2_reg_1385_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_5\,
      CO(2) => \tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_6\,
      CO(1) => \tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_7\,
      CO(0) => \tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \tmp10_2_0_mid2_reg_1385[1]_i_2_n_5\,
      DI(2) => '0',
      DI(1) => \tmp10_2_0_mid2_reg_1385[1]_i_3_n_5\,
      DI(0) => '0',
      O(3) => \tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_9\,
      O(2) => \tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_10\,
      O(1 downto 0) => tmp10_2_0_mid2_fu_737_p2(1 downto 0),
      S(3) => \tmp10_2_0_mid2_reg_1385[1]_i_4_n_5\,
      S(2) => \tmp10_2_0_mid2_reg_1385[1]_i_5_n_5\,
      S(1) => \tmp10_2_0_mid2_reg_1385[1]_i_6_n_5\,
      S(0) => \tmp10_2_0_mid2_reg_1385[1]_i_7_n_5\
    );
\tmp10_2_0_mid2_reg_1385_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13850,
      D => tmp10_2_0_mid2_fu_737_p2(2),
      Q => tmp10_2_0_mid2_reg_1385(2),
      R => '0'
    );
\tmp10_2_0_mid2_reg_1385_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13850,
      D => tmp10_2_0_mid2_fu_737_p2(3),
      Q => tmp10_2_0_mid2_reg_1385(3),
      R => '0'
    );
\tmp10_2_0_mid2_reg_1385_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13850,
      D => tmp10_2_0_mid2_fu_737_p2(4),
      Q => tmp10_2_0_mid2_reg_1385(4),
      R => '0'
    );
\tmp10_2_0_mid2_reg_1385_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13850,
      D => tmp10_2_0_mid2_fu_737_p2(5),
      Q => tmp10_2_0_mid2_reg_1385(5),
      R => '0'
    );
\tmp10_2_0_mid2_reg_1385_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp10_2_0_mid2_reg_1385_reg[5]_i_1_n_5\,
      CO(2) => \tmp10_2_0_mid2_reg_1385_reg[5]_i_1_n_6\,
      CO(1) => \tmp10_2_0_mid2_reg_1385_reg[5]_i_1_n_7\,
      CO(0) => \tmp10_2_0_mid2_reg_1385_reg[5]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \tmp10_2_0_mid2_reg_1385[5]_i_2_n_5\,
      DI(2) => \tmp10_2_0_mid2_reg_1385[5]_i_3_n_5\,
      DI(1) => \tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_9\,
      DI(0) => '0',
      O(3 downto 0) => tmp10_2_0_mid2_fu_737_p2(5 downto 2),
      S(3) => \tmp10_2_0_mid2_reg_1385[5]_i_4_n_5\,
      S(2) => \tmp10_2_0_mid2_reg_1385[5]_i_5_n_5\,
      S(1) => \tmp10_2_0_mid2_reg_1385[5]_i_6_n_5\,
      S(0) => \tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_10\
    );
\tmp10_2_0_mid2_reg_1385_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13850,
      D => tmp10_2_0_mid2_fu_737_p2(6),
      Q => tmp10_2_0_mid2_reg_1385(6),
      R => '0'
    );
\tmp10_2_0_mid2_reg_1385_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13850,
      D => tmp10_2_0_mid2_fu_737_p2(7),
      Q => tmp10_2_0_mid2_reg_1385(7),
      R => '0'
    );
\tmp10_2_0_mid2_reg_1385_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13850,
      D => tmp10_2_0_mid2_fu_737_p2(8),
      Q => tmp10_2_0_mid2_reg_1385(8),
      R => '0'
    );
\tmp10_2_0_mid2_reg_1385_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13850,
      D => tmp10_2_0_mid2_fu_737_p2(9),
      Q => tmp10_2_0_mid2_reg_1385(9),
      R => '0'
    );
\tmp10_2_0_mid2_reg_1385_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp10_2_0_mid2_reg_1385_reg[5]_i_1_n_5\,
      CO(3) => \tmp10_2_0_mid2_reg_1385_reg[9]_i_1_n_5\,
      CO(2) => \tmp10_2_0_mid2_reg_1385_reg[9]_i_1_n_6\,
      CO(1) => \tmp10_2_0_mid2_reg_1385_reg[9]_i_1_n_7\,
      CO(0) => \tmp10_2_0_mid2_reg_1385_reg[9]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \tmp10_2_0_mid2_reg_1385[9]_i_2_n_5\,
      DI(2) => \tmp10_2_0_mid2_reg_1385[9]_i_3_n_5\,
      DI(1) => \tmp10_2_0_mid2_reg_1385[9]_i_4_n_5\,
      DI(0) => \tmp10_2_0_mid2_reg_1385[9]_i_5_n_5\,
      O(3 downto 0) => tmp10_2_0_mid2_fu_737_p2(9 downto 6),
      S(3) => \tmp10_2_0_mid2_reg_1385[9]_i_6_n_5\,
      S(2) => \tmp10_2_0_mid2_reg_1385[9]_i_7_n_5\,
      S(1) => \tmp10_2_0_mid2_reg_1385[9]_i_8_n_5\,
      S(0) => \tmp10_2_0_mid2_reg_1385[9]_i_9_n_5\
    );
\tmp10_2_0_mid2_reg_1385_reg[9]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_5\,
      CO(3) => \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_5\,
      CO(2) => \NLW_tmp10_2_0_mid2_reg_1385_reg[9]_i_10_CO_UNCONNECTED\(2),
      CO(1) => \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_7\,
      CO(0) => \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp10_2_0_mid2_reg_1385_reg[9]_i_10_O_UNCONNECTED\(3),
      O(2) => \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_10\,
      O(1) => \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_11\,
      O(0) => \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_12\,
      S(3) => '1',
      S(2) => \tmp10_2_0_mid2_reg_1385[9]_i_21_n_5\,
      S(1) => \tmp10_2_0_mid2_reg_1385[9]_i_22_n_5\,
      S(0) => \tmp10_2_0_mid2_reg_1385[9]_i_23_n_5\
    );
\tmp11_reg_1365[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln40_2_cast_reg_1223_reg(3),
      I1 => mul_ln48_fu_693_p2(3),
      O => \tmp11_reg_1365[3]_i_2_n_5\
    );
\tmp11_reg_1365[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln40_2_cast_reg_1223_reg(2),
      I1 => mul_ln48_fu_693_p2(2),
      O => \tmp11_reg_1365[3]_i_3_n_5\
    );
\tmp11_reg_1365[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln40_2_cast_reg_1223_reg(1),
      I1 => mul_ln48_fu_693_p2(1),
      O => \tmp11_reg_1365[3]_i_4_n_5\
    );
\tmp11_reg_1365[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln40_2_cast_reg_1223_reg(0),
      I1 => mul_ln48_fu_693_p2(0),
      O => \tmp11_reg_1365[3]_i_5_n_5\
    );
\tmp11_reg_1365[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => icmp_ln32_reg_1237,
      I1 => select_ln24_14_reg_1265,
      I2 => ap_CS_fsm_pp0_stage2,
      O => tmp11_reg_13650
    );
\tmp11_reg_1365_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp11_reg_13650,
      D => tmp11_fu_697_p2(0),
      Q => \tmp11_reg_1365_reg_n_5_[0]\,
      R => '0'
    );
\tmp11_reg_1365_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp11_reg_13650,
      D => tmp11_fu_697_p2(1),
      Q => \tmp11_reg_1365_reg_n_5_[1]\,
      R => '0'
    );
\tmp11_reg_1365_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp11_reg_13650,
      D => tmp11_fu_697_p2(2),
      Q => \tmp11_reg_1365_reg_n_5_[2]\,
      R => '0'
    );
\tmp11_reg_1365_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp11_reg_13650,
      D => tmp11_fu_697_p2(3),
      Q => \tmp11_reg_1365_reg_n_5_[3]\,
      R => '0'
    );
\tmp11_reg_1365_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp11_reg_1365_reg[3]_i_1_n_5\,
      CO(2) => \tmp11_reg_1365_reg[3]_i_1_n_6\,
      CO(1) => \tmp11_reg_1365_reg[3]_i_1_n_7\,
      CO(0) => \tmp11_reg_1365_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln40_2_cast_reg_1223_reg(3 downto 0),
      O(3 downto 0) => tmp11_fu_697_p2(3 downto 0),
      S(3) => \tmp11_reg_1365[3]_i_2_n_5\,
      S(2) => \tmp11_reg_1365[3]_i_3_n_5\,
      S(1) => \tmp11_reg_1365[3]_i_4_n_5\,
      S(0) => \tmp11_reg_1365[3]_i_5_n_5\
    );
\tmp11_reg_1365_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp11_reg_13650,
      D => tmp11_fu_697_p2(4),
      Q => \tmp11_reg_1365_reg_n_5_[4]\,
      R => '0'
    );
\tmp11_reg_1365_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp11_reg_13650,
      D => tmp11_fu_697_p2(5),
      Q => \tmp11_reg_1365_reg_n_5_[5]\,
      R => '0'
    );
\tmp11_reg_1365_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp11_reg_13650,
      D => tmp11_fu_697_p2(6),
      Q => \tmp11_reg_1365_reg_n_5_[6]\,
      R => '0'
    );
\tmp11_reg_1365_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp11_reg_1365_reg[3]_i_1_n_5\,
      CO(3 downto 2) => \NLW_tmp11_reg_1365_reg[6]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp11_reg_1365_reg[6]_i_2_n_7\,
      CO(0) => \tmp11_reg_1365_reg[6]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp11_reg_1365_reg[6]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp11_fu_697_p2(6 downto 4),
      S(3) => '0',
      S(2 downto 0) => mul_ln48_fu_693_p2(6 downto 4)
    );
\trunc_ln48_1_reg_1499[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      O => add_ln48_10_reg_15140
    );
\trunc_ln48_1_reg_1499_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => network_mul_mul_16s_16s_29_1_1_U68_n_20,
      Q => trunc_ln48_1_reg_1499(0),
      R => '0'
    );
\trunc_ln48_1_reg_1499_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => network_mul_mul_16s_16s_29_1_1_U68_n_10,
      Q => trunc_ln48_1_reg_1499(10),
      R => '0'
    );
\trunc_ln48_1_reg_1499_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => network_mul_mul_16s_16s_29_1_1_U68_n_9,
      Q => trunc_ln48_1_reg_1499(11),
      R => '0'
    );
\trunc_ln48_1_reg_1499_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => network_mul_mul_16s_16s_29_1_1_U68_n_8,
      Q => trunc_ln48_1_reg_1499(12),
      R => '0'
    );
\trunc_ln48_1_reg_1499_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => network_mul_mul_16s_16s_29_1_1_U68_n_7,
      Q => trunc_ln48_1_reg_1499(13),
      R => '0'
    );
\trunc_ln48_1_reg_1499_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => network_mul_mul_16s_16s_29_1_1_U68_n_6,
      Q => trunc_ln48_1_reg_1499(14),
      R => '0'
    );
\trunc_ln48_1_reg_1499_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => network_mul_mul_16s_16s_29_1_1_U68_n_5,
      Q => trunc_ln48_1_reg_1499(15),
      R => '0'
    );
\trunc_ln48_1_reg_1499_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => network_mul_mul_16s_16s_29_1_1_U68_n_19,
      Q => trunc_ln48_1_reg_1499(1),
      R => '0'
    );
\trunc_ln48_1_reg_1499_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => network_mul_mul_16s_16s_29_1_1_U68_n_18,
      Q => trunc_ln48_1_reg_1499(2),
      R => '0'
    );
\trunc_ln48_1_reg_1499_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => network_mul_mul_16s_16s_29_1_1_U68_n_17,
      Q => trunc_ln48_1_reg_1499(3),
      R => '0'
    );
\trunc_ln48_1_reg_1499_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => network_mul_mul_16s_16s_29_1_1_U68_n_16,
      Q => trunc_ln48_1_reg_1499(4),
      R => '0'
    );
\trunc_ln48_1_reg_1499_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => network_mul_mul_16s_16s_29_1_1_U68_n_15,
      Q => trunc_ln48_1_reg_1499(5),
      R => '0'
    );
\trunc_ln48_1_reg_1499_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => network_mul_mul_16s_16s_29_1_1_U68_n_14,
      Q => trunc_ln48_1_reg_1499(6),
      R => '0'
    );
\trunc_ln48_1_reg_1499_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => network_mul_mul_16s_16s_29_1_1_U68_n_13,
      Q => trunc_ln48_1_reg_1499(7),
      R => '0'
    );
\trunc_ln48_1_reg_1499_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => network_mul_mul_16s_16s_29_1_1_U68_n_12,
      Q => trunc_ln48_1_reg_1499(8),
      R => '0'
    );
\trunc_ln48_1_reg_1499_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => network_mul_mul_16s_16s_29_1_1_U68_n_11,
      Q => trunc_ln48_1_reg_1499(9),
      R => '0'
    );
\trunc_ln48_2_reg_1504_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => p_0_in(0),
      Q => trunc_ln48_2_reg_1504(0),
      R => '0'
    );
\trunc_ln48_2_reg_1504_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => p_0_in(10),
      Q => trunc_ln48_2_reg_1504(10),
      R => '0'
    );
\trunc_ln48_2_reg_1504_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => p_0_in(11),
      Q => trunc_ln48_2_reg_1504(11),
      R => '0'
    );
\trunc_ln48_2_reg_1504_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => p_0_in(12),
      Q => trunc_ln48_2_reg_1504(12),
      R => '0'
    );
\trunc_ln48_2_reg_1504_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => p_0_in(13),
      Q => trunc_ln48_2_reg_1504(13),
      R => '0'
    );
\trunc_ln48_2_reg_1504_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => p_0_in(14),
      Q => trunc_ln48_2_reg_1504(14),
      R => '0'
    );
\trunc_ln48_2_reg_1504_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => p_0_in(15),
      Q => trunc_ln48_2_reg_1504(15),
      R => '0'
    );
\trunc_ln48_2_reg_1504_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => p_0_in(1),
      Q => trunc_ln48_2_reg_1504(1),
      R => '0'
    );
\trunc_ln48_2_reg_1504_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => p_0_in(2),
      Q => trunc_ln48_2_reg_1504(2),
      R => '0'
    );
\trunc_ln48_2_reg_1504_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => p_0_in(3),
      Q => trunc_ln48_2_reg_1504(3),
      R => '0'
    );
\trunc_ln48_2_reg_1504_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => p_0_in(4),
      Q => trunc_ln48_2_reg_1504(4),
      R => '0'
    );
\trunc_ln48_2_reg_1504_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => p_0_in(5),
      Q => trunc_ln48_2_reg_1504(5),
      R => '0'
    );
\trunc_ln48_2_reg_1504_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => p_0_in(6),
      Q => trunc_ln48_2_reg_1504(6),
      R => '0'
    );
\trunc_ln48_2_reg_1504_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => p_0_in(7),
      Q => trunc_ln48_2_reg_1504(7),
      R => '0'
    );
\trunc_ln48_2_reg_1504_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => p_0_in(8),
      Q => trunc_ln48_2_reg_1504(8),
      R => '0'
    );
\trunc_ln48_2_reg_1504_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_10_reg_15140,
      D => p_0_in(9),
      Q => trunc_ln48_2_reg_1504(9),
      R => '0'
    );
\trunc_ln48_3_reg_1519_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_16s_29_1_1_U66_n_20,
      Q => trunc_ln48_3_reg_1519(0),
      R => '0'
    );
\trunc_ln48_3_reg_1519_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_16s_29_1_1_U66_n_10,
      Q => trunc_ln48_3_reg_1519(10),
      R => '0'
    );
\trunc_ln48_3_reg_1519_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_16s_29_1_1_U66_n_9,
      Q => trunc_ln48_3_reg_1519(11),
      R => '0'
    );
\trunc_ln48_3_reg_1519_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_16s_29_1_1_U66_n_8,
      Q => trunc_ln48_3_reg_1519(12),
      R => '0'
    );
\trunc_ln48_3_reg_1519_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_16s_29_1_1_U66_n_7,
      Q => trunc_ln48_3_reg_1519(13),
      R => '0'
    );
\trunc_ln48_3_reg_1519_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_16s_29_1_1_U66_n_6,
      Q => trunc_ln48_3_reg_1519(14),
      R => '0'
    );
\trunc_ln48_3_reg_1519_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_16s_29_1_1_U66_n_5,
      Q => trunc_ln48_3_reg_1519(15),
      R => '0'
    );
\trunc_ln48_3_reg_1519_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_16s_29_1_1_U66_n_19,
      Q => trunc_ln48_3_reg_1519(1),
      R => '0'
    );
\trunc_ln48_3_reg_1519_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_16s_29_1_1_U66_n_18,
      Q => trunc_ln48_3_reg_1519(2),
      R => '0'
    );
\trunc_ln48_3_reg_1519_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_16s_29_1_1_U66_n_17,
      Q => trunc_ln48_3_reg_1519(3),
      R => '0'
    );
\trunc_ln48_3_reg_1519_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_16s_29_1_1_U66_n_16,
      Q => trunc_ln48_3_reg_1519(4),
      R => '0'
    );
\trunc_ln48_3_reg_1519_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_16s_29_1_1_U66_n_15,
      Q => trunc_ln48_3_reg_1519(5),
      R => '0'
    );
\trunc_ln48_3_reg_1519_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_16s_29_1_1_U66_n_14,
      Q => trunc_ln48_3_reg_1519(6),
      R => '0'
    );
\trunc_ln48_3_reg_1519_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_16s_29_1_1_U66_n_13,
      Q => trunc_ln48_3_reg_1519(7),
      R => '0'
    );
\trunc_ln48_3_reg_1519_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_16s_29_1_1_U66_n_12,
      Q => trunc_ln48_3_reg_1519(8),
      R => '0'
    );
\trunc_ln48_3_reg_1519_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => network_mul_mul_16s_16s_29_1_1_U66_n_11,
      Q => trunc_ln48_3_reg_1519(9),
      R => '0'
    );
\trunc_ln48_4_reg_1524[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \icmp_ln23_reg_1228_pp0_iter1_reg_reg_n_5_[0]\,
      O => p_7_in
    );
\trunc_ln48_4_reg_1524_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => p_0_in(0),
      Q => trunc_ln48_4_reg_1524(0),
      R => '0'
    );
\trunc_ln48_4_reg_1524_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => p_0_in(10),
      Q => trunc_ln48_4_reg_1524(10),
      R => '0'
    );
\trunc_ln48_4_reg_1524_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => p_0_in(11),
      Q => trunc_ln48_4_reg_1524(11),
      R => '0'
    );
\trunc_ln48_4_reg_1524_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => p_0_in(12),
      Q => trunc_ln48_4_reg_1524(12),
      R => '0'
    );
\trunc_ln48_4_reg_1524_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => p_0_in(13),
      Q => trunc_ln48_4_reg_1524(13),
      R => '0'
    );
\trunc_ln48_4_reg_1524_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => p_0_in(14),
      Q => trunc_ln48_4_reg_1524(14),
      R => '0'
    );
\trunc_ln48_4_reg_1524_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => p_0_in(15),
      Q => trunc_ln48_4_reg_1524(15),
      R => '0'
    );
\trunc_ln48_4_reg_1524_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => p_0_in(1),
      Q => trunc_ln48_4_reg_1524(1),
      R => '0'
    );
\trunc_ln48_4_reg_1524_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => p_0_in(2),
      Q => trunc_ln48_4_reg_1524(2),
      R => '0'
    );
\trunc_ln48_4_reg_1524_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => p_0_in(3),
      Q => trunc_ln48_4_reg_1524(3),
      R => '0'
    );
\trunc_ln48_4_reg_1524_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => p_0_in(4),
      Q => trunc_ln48_4_reg_1524(4),
      R => '0'
    );
\trunc_ln48_4_reg_1524_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => p_0_in(5),
      Q => trunc_ln48_4_reg_1524(5),
      R => '0'
    );
\trunc_ln48_4_reg_1524_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => p_0_in(6),
      Q => trunc_ln48_4_reg_1524(6),
      R => '0'
    );
\trunc_ln48_4_reg_1524_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => p_0_in(7),
      Q => trunc_ln48_4_reg_1524(7),
      R => '0'
    );
\trunc_ln48_4_reg_1524_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => p_0_in(8),
      Q => trunc_ln48_4_reg_1524(8),
      R => '0'
    );
\trunc_ln48_4_reg_1524_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => p_0_in(9),
      Q => trunc_ln48_4_reg_1524(9),
      R => '0'
    );
\trunc_ln48_5_reg_1539[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => \icmp_ln23_reg_1228_pp0_iter1_reg_reg_n_5_[0]\,
      O => \trunc_ln48_5_reg_1539[15]_i_1_n_5\
    );
\trunc_ln48_5_reg_1539_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln48_5_reg_1539[15]_i_1_n_5\,
      D => network_mul_mul_16s_16s_29_1_1_U68_n_20,
      Q => trunc_ln48_5_reg_1539(0),
      R => '0'
    );
\trunc_ln48_5_reg_1539_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln48_5_reg_1539[15]_i_1_n_5\,
      D => network_mul_mul_16s_16s_29_1_1_U68_n_10,
      Q => trunc_ln48_5_reg_1539(10),
      R => '0'
    );
\trunc_ln48_5_reg_1539_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln48_5_reg_1539[15]_i_1_n_5\,
      D => network_mul_mul_16s_16s_29_1_1_U68_n_9,
      Q => trunc_ln48_5_reg_1539(11),
      R => '0'
    );
\trunc_ln48_5_reg_1539_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln48_5_reg_1539[15]_i_1_n_5\,
      D => network_mul_mul_16s_16s_29_1_1_U68_n_8,
      Q => trunc_ln48_5_reg_1539(12),
      R => '0'
    );
\trunc_ln48_5_reg_1539_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln48_5_reg_1539[15]_i_1_n_5\,
      D => network_mul_mul_16s_16s_29_1_1_U68_n_7,
      Q => trunc_ln48_5_reg_1539(13),
      R => '0'
    );
\trunc_ln48_5_reg_1539_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln48_5_reg_1539[15]_i_1_n_5\,
      D => network_mul_mul_16s_16s_29_1_1_U68_n_6,
      Q => trunc_ln48_5_reg_1539(14),
      R => '0'
    );
\trunc_ln48_5_reg_1539_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln48_5_reg_1539[15]_i_1_n_5\,
      D => network_mul_mul_16s_16s_29_1_1_U68_n_5,
      Q => trunc_ln48_5_reg_1539(15),
      R => '0'
    );
\trunc_ln48_5_reg_1539_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln48_5_reg_1539[15]_i_1_n_5\,
      D => network_mul_mul_16s_16s_29_1_1_U68_n_19,
      Q => trunc_ln48_5_reg_1539(1),
      R => '0'
    );
\trunc_ln48_5_reg_1539_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln48_5_reg_1539[15]_i_1_n_5\,
      D => network_mul_mul_16s_16s_29_1_1_U68_n_18,
      Q => trunc_ln48_5_reg_1539(2),
      R => '0'
    );
\trunc_ln48_5_reg_1539_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln48_5_reg_1539[15]_i_1_n_5\,
      D => network_mul_mul_16s_16s_29_1_1_U68_n_17,
      Q => trunc_ln48_5_reg_1539(3),
      R => '0'
    );
\trunc_ln48_5_reg_1539_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln48_5_reg_1539[15]_i_1_n_5\,
      D => network_mul_mul_16s_16s_29_1_1_U68_n_16,
      Q => trunc_ln48_5_reg_1539(4),
      R => '0'
    );
\trunc_ln48_5_reg_1539_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln48_5_reg_1539[15]_i_1_n_5\,
      D => network_mul_mul_16s_16s_29_1_1_U68_n_15,
      Q => trunc_ln48_5_reg_1539(5),
      R => '0'
    );
\trunc_ln48_5_reg_1539_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln48_5_reg_1539[15]_i_1_n_5\,
      D => network_mul_mul_16s_16s_29_1_1_U68_n_14,
      Q => trunc_ln48_5_reg_1539(6),
      R => '0'
    );
\trunc_ln48_5_reg_1539_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln48_5_reg_1539[15]_i_1_n_5\,
      D => network_mul_mul_16s_16s_29_1_1_U68_n_13,
      Q => trunc_ln48_5_reg_1539(7),
      R => '0'
    );
\trunc_ln48_5_reg_1539_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln48_5_reg_1539[15]_i_1_n_5\,
      D => network_mul_mul_16s_16s_29_1_1_U68_n_12,
      Q => trunc_ln48_5_reg_1539(8),
      R => '0'
    );
\trunc_ln48_5_reg_1539_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \trunc_ln48_5_reg_1539[15]_i_1_n_5\,
      D => network_mul_mul_16s_16s_29_1_1_U68_n_11,
      Q => trunc_ln48_5_reg_1539(9),
      R => '0'
    );
\trunc_ln48_8_reg_1469_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_20_reg_14840,
      D => p_0_in(0),
      Q => trunc_ln48_8_reg_1469(0),
      R => '0'
    );
\trunc_ln48_8_reg_1469_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_20_reg_14840,
      D => p_0_in(10),
      Q => trunc_ln48_8_reg_1469(10),
      R => '0'
    );
\trunc_ln48_8_reg_1469_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_20_reg_14840,
      D => p_0_in(11),
      Q => trunc_ln48_8_reg_1469(11),
      R => '0'
    );
\trunc_ln48_8_reg_1469_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_20_reg_14840,
      D => p_0_in(12),
      Q => trunc_ln48_8_reg_1469(12),
      R => '0'
    );
\trunc_ln48_8_reg_1469_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_20_reg_14840,
      D => p_0_in(13),
      Q => trunc_ln48_8_reg_1469(13),
      R => '0'
    );
\trunc_ln48_8_reg_1469_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_20_reg_14840,
      D => p_0_in(14),
      Q => trunc_ln48_8_reg_1469(14),
      R => '0'
    );
\trunc_ln48_8_reg_1469_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_20_reg_14840,
      D => p_0_in(15),
      Q => trunc_ln48_8_reg_1469(15),
      R => '0'
    );
\trunc_ln48_8_reg_1469_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_20_reg_14840,
      D => p_0_in(1),
      Q => trunc_ln48_8_reg_1469(1),
      R => '0'
    );
\trunc_ln48_8_reg_1469_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_20_reg_14840,
      D => p_0_in(2),
      Q => trunc_ln48_8_reg_1469(2),
      R => '0'
    );
\trunc_ln48_8_reg_1469_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_20_reg_14840,
      D => p_0_in(3),
      Q => trunc_ln48_8_reg_1469(3),
      R => '0'
    );
\trunc_ln48_8_reg_1469_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_20_reg_14840,
      D => p_0_in(4),
      Q => trunc_ln48_8_reg_1469(4),
      R => '0'
    );
\trunc_ln48_8_reg_1469_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_20_reg_14840,
      D => p_0_in(5),
      Q => trunc_ln48_8_reg_1469(5),
      R => '0'
    );
\trunc_ln48_8_reg_1469_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_20_reg_14840,
      D => p_0_in(6),
      Q => trunc_ln48_8_reg_1469(6),
      R => '0'
    );
\trunc_ln48_8_reg_1469_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_20_reg_14840,
      D => p_0_in(7),
      Q => trunc_ln48_8_reg_1469(7),
      R => '0'
    );
\trunc_ln48_8_reg_1469_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_20_reg_14840,
      D => p_0_in(8),
      Q => trunc_ln48_8_reg_1469(8),
      R => '0'
    );
\trunc_ln48_8_reg_1469_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_20_reg_14840,
      D => p_0_in(9),
      Q => trunc_ln48_8_reg_1469(9),
      R => '0'
    );
\trunc_ln48_s_reg_1464_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_20_reg_14840,
      D => network_mul_mul_16s_16s_29_1_1_U66_n_20,
      Q => trunc_ln48_s_reg_1464(0),
      R => '0'
    );
\trunc_ln48_s_reg_1464_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_20_reg_14840,
      D => network_mul_mul_16s_16s_29_1_1_U66_n_10,
      Q => trunc_ln48_s_reg_1464(10),
      R => '0'
    );
\trunc_ln48_s_reg_1464_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_20_reg_14840,
      D => network_mul_mul_16s_16s_29_1_1_U66_n_9,
      Q => trunc_ln48_s_reg_1464(11),
      R => '0'
    );
\trunc_ln48_s_reg_1464_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_20_reg_14840,
      D => network_mul_mul_16s_16s_29_1_1_U66_n_8,
      Q => trunc_ln48_s_reg_1464(12),
      R => '0'
    );
\trunc_ln48_s_reg_1464_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_20_reg_14840,
      D => network_mul_mul_16s_16s_29_1_1_U66_n_7,
      Q => trunc_ln48_s_reg_1464(13),
      R => '0'
    );
\trunc_ln48_s_reg_1464_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_20_reg_14840,
      D => network_mul_mul_16s_16s_29_1_1_U66_n_6,
      Q => trunc_ln48_s_reg_1464(14),
      R => '0'
    );
\trunc_ln48_s_reg_1464_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_20_reg_14840,
      D => network_mul_mul_16s_16s_29_1_1_U66_n_5,
      Q => trunc_ln48_s_reg_1464(15),
      R => '0'
    );
\trunc_ln48_s_reg_1464_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_20_reg_14840,
      D => network_mul_mul_16s_16s_29_1_1_U66_n_19,
      Q => trunc_ln48_s_reg_1464(1),
      R => '0'
    );
\trunc_ln48_s_reg_1464_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_20_reg_14840,
      D => network_mul_mul_16s_16s_29_1_1_U66_n_18,
      Q => trunc_ln48_s_reg_1464(2),
      R => '0'
    );
\trunc_ln48_s_reg_1464_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_20_reg_14840,
      D => network_mul_mul_16s_16s_29_1_1_U66_n_17,
      Q => trunc_ln48_s_reg_1464(3),
      R => '0'
    );
\trunc_ln48_s_reg_1464_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_20_reg_14840,
      D => network_mul_mul_16s_16s_29_1_1_U66_n_16,
      Q => trunc_ln48_s_reg_1464(4),
      R => '0'
    );
\trunc_ln48_s_reg_1464_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_20_reg_14840,
      D => network_mul_mul_16s_16s_29_1_1_U66_n_15,
      Q => trunc_ln48_s_reg_1464(5),
      R => '0'
    );
\trunc_ln48_s_reg_1464_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_20_reg_14840,
      D => network_mul_mul_16s_16s_29_1_1_U66_n_14,
      Q => trunc_ln48_s_reg_1464(6),
      R => '0'
    );
\trunc_ln48_s_reg_1464_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_20_reg_14840,
      D => network_mul_mul_16s_16s_29_1_1_U66_n_13,
      Q => trunc_ln48_s_reg_1464(7),
      R => '0'
    );
\trunc_ln48_s_reg_1464_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_20_reg_14840,
      D => network_mul_mul_16s_16s_29_1_1_U66_n_12,
      Q => trunc_ln48_s_reg_1464(8),
      R => '0'
    );
\trunc_ln48_s_reg_1464_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln40_20_reg_14840,
      D => network_mul_mul_16s_16s_29_1_1_U66_n_11,
      Q => trunc_ln48_s_reg_1464(9),
      R => '0'
    );
\zext_ln24_19_reg_1300_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => select_ln24_8_reg_1255(0),
      Q => zext_ln24_19_reg_1300(0),
      R => '0'
    );
\zext_ln24_19_reg_1300_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => select_ln24_8_reg_1255(1),
      Q => zext_ln24_19_reg_1300(1),
      R => '0'
    );
\zext_ln24_19_reg_1300_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => select_ln24_8_reg_1255(2),
      Q => zext_ln24_19_reg_1300(2),
      R => '0'
    );
\zext_ln24_19_reg_1300_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => select_ln24_8_reg_1255(3),
      Q => zext_ln24_19_reg_1300(3),
      R => '0'
    );
\zext_ln24_19_reg_1300_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => select_ln24_8_reg_1255(4),
      Q => zext_ln24_19_reg_1300(4),
      R => '0'
    );
\zext_ln24_19_reg_1300_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => select_ln24_8_reg_1255(5),
      Q => zext_ln24_19_reg_1300(5),
      R => '0'
    );
\zext_ln40_13_reg_1332_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => \out_w_0_mid2_reg_1276_reg_n_5_[0]\,
      Q => zext_ln40_13_reg_1332(0),
      R => '0'
    );
\zext_ln40_13_reg_1332_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => \out_w_0_mid2_reg_1276_reg_n_5_[1]\,
      Q => zext_ln40_13_reg_1332(1),
      R => '0'
    );
\zext_ln40_13_reg_1332_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => \out_w_0_mid2_reg_1276_reg_n_5_[2]\,
      Q => zext_ln40_13_reg_1332(2),
      R => '0'
    );
\zext_ln40_13_reg_1332_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => \out_w_0_mid2_reg_1276_reg_n_5_[3]\,
      Q => zext_ln40_13_reg_1332(3),
      R => '0'
    );
\zext_ln40_15_reg_1349[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      O => tmp10_0_0_mid2_reg_13200
    );
\zext_ln40_15_reg_1349_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => \out_w_reg_1344[0]_i_1_n_5\,
      Q => zext_ln40_15_reg_1349_reg(0),
      R => '0'
    );
\zext_ln40_15_reg_1349_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => \out_w_reg_1344[1]_i_1_n_5\,
      Q => zext_ln40_15_reg_1349_reg(1),
      R => '0'
    );
\zext_ln40_15_reg_1349_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => \out_w_reg_1344[2]_i_1_n_5\,
      Q => zext_ln40_15_reg_1349_reg(2),
      R => '0'
    );
\zext_ln40_15_reg_1349_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_0_0_mid2_reg_13200,
      D => \out_w_reg_1344[3]_i_2_n_5\,
      Q => zext_ln40_15_reg_1349_reg(3),
      R => '0'
    );
\zext_ln40_17_reg_1392[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1276_reg_n_5_[1]\,
      O => \zext_ln40_17_reg_1392[1]_i_1_n_5\
    );
\zext_ln40_17_reg_1392[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1276_reg_n_5_[1]\,
      I1 => \out_w_0_mid2_reg_1276_reg_n_5_[2]\,
      O => \zext_ln40_17_reg_1392[2]_i_1_n_5\
    );
\zext_ln40_17_reg_1392[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      O => tmp10_2_0_mid2_reg_13850
    );
\zext_ln40_17_reg_1392[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1276_reg_n_5_[1]\,
      I1 => \out_w_0_mid2_reg_1276_reg_n_5_[2]\,
      I2 => \out_w_0_mid2_reg_1276_reg_n_5_[3]\,
      O => \zext_ln40_17_reg_1392[3]_i_2_n_5\
    );
\zext_ln40_17_reg_1392_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13850,
      D => \out_w_0_mid2_reg_1276_reg_n_5_[0]\,
      Q => C(0),
      R => '0'
    );
\zext_ln40_17_reg_1392_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13850,
      D => \zext_ln40_17_reg_1392[1]_i_1_n_5\,
      Q => C(1),
      R => '0'
    );
\zext_ln40_17_reg_1392_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13850,
      D => \zext_ln40_17_reg_1392[2]_i_1_n_5\,
      Q => C(2),
      R => '0'
    );
\zext_ln40_17_reg_1392_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13850,
      D => \zext_ln40_17_reg_1392[3]_i_2_n_5\,
      Q => C(3),
      R => '0'
    );
\zext_ln40_1_cast14_reg_1180[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => Q(5),
      I1 => grp_depthwise_conv2d_fix_1_fu_447_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => zext_ln40_1_cast14_reg_1180_reg(0),
      O => \zext_ln40_1_cast14_reg_1180[0]_i_1_n_5\
    );
\zext_ln40_1_cast14_reg_1180[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(5),
      I1 => grp_depthwise_conv2d_fix_1_fu_447_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => zext_ln40_1_cast14_reg_1180_reg(4),
      O => \zext_ln40_1_cast14_reg_1180[4]_i_1_n_5\
    );
\zext_ln40_1_cast14_reg_1180_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln40_1_cast14_reg_1180[0]_i_1_n_5\,
      Q => zext_ln40_1_cast14_reg_1180_reg(0),
      R => '0'
    );
\zext_ln40_1_cast14_reg_1180_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln40_1_cast14_reg_1180[4]_i_1_n_5\,
      Q => zext_ln40_1_cast14_reg_1180_reg(4),
      R => '0'
    );
\zext_ln40_2_cast_reg_1223[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => select_ln32_reg_1459(0),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I4 => out_h_0_reg_333(0),
      O => ap_phi_mux_out_h_0_phi_fu_337_p4(0)
    );
\zext_ln40_2_cast_reg_1223[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => select_ln32_reg_1459(1),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I4 => out_h_0_reg_333(1),
      O => ap_phi_mux_out_h_0_phi_fu_337_p4(1)
    );
\zext_ln40_2_cast_reg_1223[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => select_ln32_reg_1459(2),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I4 => out_h_0_reg_333(2),
      O => ap_phi_mux_out_h_0_phi_fu_337_p4(2)
    );
\zext_ln40_2_cast_reg_1223[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => select_ln32_reg_1459(3),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I4 => out_h_0_reg_333(3),
      O => ap_phi_mux_out_h_0_phi_fu_337_p4(3)
    );
\zext_ln40_2_cast_reg_1223_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_phi_mux_out_h_0_phi_fu_337_p4(0),
      Q => zext_ln40_2_cast_reg_1223_reg(0),
      R => '0'
    );
\zext_ln40_2_cast_reg_1223_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_phi_mux_out_h_0_phi_fu_337_p4(1),
      Q => zext_ln40_2_cast_reg_1223_reg(1),
      R => '0'
    );
\zext_ln40_2_cast_reg_1223_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_phi_mux_out_h_0_phi_fu_337_p4(2),
      Q => zext_ln40_2_cast_reg_1223_reg(2),
      R => '0'
    );
\zext_ln40_2_cast_reg_1223_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_phi_mux_out_h_0_phi_fu_337_p4(3),
      Q => zext_ln40_2_cast_reg_1223_reg(3),
      R => '0'
    );
\zext_ln48_2_reg_1218[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \select_ln24_9_reg_1453_reg_n_5_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I4 => out_d_0_reg_310(0),
      O => \zext_ln48_2_reg_1218[0]_i_1_n_5\
    );
\zext_ln48_2_reg_1218[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \select_ln24_9_reg_1453_reg_n_5_[1]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I4 => out_d_0_reg_310(1),
      O => \zext_ln48_2_reg_1218[1]_i_1_n_5\
    );
\zext_ln48_2_reg_1218[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \select_ln24_9_reg_1453_reg_n_5_[2]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I4 => out_d_0_reg_310(2),
      O => \zext_ln48_2_reg_1218[2]_i_1_n_5\
    );
\zext_ln48_2_reg_1218[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => select_ln24_9_reg_1453(3),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1228_reg_n_5_[0]\,
      I4 => out_d_0_reg_310(3),
      O => \zext_ln48_2_reg_1218[3]_i_1_n_5\
    );
\zext_ln48_2_reg_1218_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \zext_ln48_2_reg_1218[0]_i_1_n_5\,
      Q => zext_ln48_2_reg_1218_reg(0),
      R => '0'
    );
\zext_ln48_2_reg_1218_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \zext_ln48_2_reg_1218[1]_i_1_n_5\,
      Q => zext_ln48_2_reg_1218_reg(1),
      R => '0'
    );
\zext_ln48_2_reg_1218_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \zext_ln48_2_reg_1218[2]_i_1_n_5\,
      Q => zext_ln48_2_reg_1218_reg(2),
      R => '0'
    );
\zext_ln48_2_reg_1218_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \zext_ln48_2_reg_1218[3]_i_1_n_5\,
      Q => zext_ln48_2_reg_1218_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv2d_fix_2 is
  port (
    P : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_depthwise_conv2d_fix_2_fu_423_input_r_address1 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \ap_CS_fsm_reg[37]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[37]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SeparableConv2D_4_w_s_ce0 : out STD_LOGIC;
    SeparableConv2D_1_w_s_ce0 : out STD_LOGIC;
    SeparableConv2D_4_w_s_ce1 : out STD_LOGIC;
    SeparableConv2D_1_w_s_ce1 : out STD_LOGIC;
    data4 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_10\ : out STD_LOGIC;
    add_ln40_10_reg_1504_reg_0 : out STD_LOGIC;
    add_ln40_10_reg_1504_reg_1 : out STD_LOGIC;
    add_ln40_10_reg_1504_reg_2 : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC;
    \add_ln48_9_reg_1559_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \^p\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    B : in STD_LOGIC_VECTOR ( 14 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    p_1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_rst_n : in STD_LOGIC;
    grp_depthwise_conv2d_fix_2_fu_423_ap_start_reg : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    MemBank_B_ce01 : in STD_LOGIC;
    grp_depthwise_conv2d_fix_1_fu_447_output_r_ce0 : in STD_LOGIC;
    MemBank_B_address01 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv2d_fix_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv2d_fix_2 is
  signal A : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal B_0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln23_fu_794_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln23_reg_1428 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln23_reg_14280 : STD_LOGIC;
  signal \add_ln23_reg_1428_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln23_reg_1428_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln23_reg_1428_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln23_reg_1428_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln23_reg_1428_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln23_reg_1428_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln23_reg_1428_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln23_reg_1428_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln23_reg_1428_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln23_reg_1428_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln23_reg_1428_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln23_reg_1428_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal add_ln32_1_fu_628_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln32_1_reg_1317 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln32_1_reg_13170 : STD_LOGIC;
  signal \add_ln32_1_reg_1317[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln32_1_reg_1317[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln32_1_reg_1317[5]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln32_1_reg_1317[6]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln32_1_reg_1317[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln32_1_reg_1317[8]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln32_1_reg_1317[9]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln32_1_reg_1317[9]_i_4_n_5\ : STD_LOGIC;
  signal add_ln40_10_reg_15040 : STD_LOGIC;
  signal add_ln40_10_reg_1504_reg_n_100 : STD_LOGIC;
  signal add_ln40_10_reg_1504_reg_n_101 : STD_LOGIC;
  signal add_ln40_10_reg_1504_reg_n_102 : STD_LOGIC;
  signal add_ln40_10_reg_1504_reg_n_103 : STD_LOGIC;
  signal add_ln40_10_reg_1504_reg_n_104 : STD_LOGIC;
  signal add_ln40_10_reg_1504_reg_n_105 : STD_LOGIC;
  signal add_ln40_10_reg_1504_reg_n_106 : STD_LOGIC;
  signal add_ln40_10_reg_1504_reg_n_107 : STD_LOGIC;
  signal add_ln40_10_reg_1504_reg_n_108 : STD_LOGIC;
  signal add_ln40_10_reg_1504_reg_n_109 : STD_LOGIC;
  signal add_ln40_10_reg_1504_reg_n_110 : STD_LOGIC;
  signal add_ln40_10_reg_1504_reg_n_97 : STD_LOGIC;
  signal add_ln40_10_reg_1504_reg_n_98 : STD_LOGIC;
  signal add_ln40_10_reg_1504_reg_n_99 : STD_LOGIC;
  signal add_ln40_3_fu_766_p2 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal add_ln48_4_fu_1000_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln48_4_reg_1524 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \add_ln48_4_reg_1524[11]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524[11]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524[11]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524[11]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524[11]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524[11]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524[11]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524[11]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524[11]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524[11]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524[11]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524[11]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524[15]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524[15]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524[15]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524[15]_i_18_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524[15]_i_19_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524[15]_i_20_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524[15]_i_21_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524[15]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524[15]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524[15]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524[15]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524[15]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524[15]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524[15]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524[3]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524[3]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524[3]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524[7]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524[7]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524[7]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524[7]_i_17_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524[7]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524[7]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524[7]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[11]_i_10_n_10\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[11]_i_10_n_11\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[11]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[11]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[11]_i_10_n_6\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[11]_i_10_n_7\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[11]_i_10_n_8\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[11]_i_10_n_9\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[15]_i_10_n_10\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[15]_i_10_n_11\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[15]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[15]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[15]_i_10_n_6\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[15]_i_10_n_7\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[15]_i_10_n_8\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[15]_i_10_n_9\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[15]_i_9_n_10\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[15]_i_9_n_11\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[15]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[15]_i_9_n_6\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[15]_i_9_n_7\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[15]_i_9_n_8\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[15]_i_9_n_9\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[7]_i_10_n_10\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[7]_i_10_n_11\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[7]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[7]_i_10_n_8\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[7]_i_10_n_9\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln48_4_reg_1524_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal add_ln48_5_fu_1073_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln48_5_reg_1544 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln48_5_reg_15440 : STD_LOGIC;
  signal \add_ln48_5_reg_1544[11]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln48_5_reg_1544[11]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln48_5_reg_1544[11]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln48_5_reg_1544[11]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln48_5_reg_1544[15]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln48_5_reg_1544[15]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln48_5_reg_1544[15]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln48_5_reg_1544[15]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln48_5_reg_1544[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln48_5_reg_1544[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln48_5_reg_1544[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln48_5_reg_1544[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln48_5_reg_1544[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln48_5_reg_1544[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln48_5_reg_1544[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln48_5_reg_1544[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln48_5_reg_1544_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln48_5_reg_1544_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln48_5_reg_1544_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln48_5_reg_1544_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln48_5_reg_1544_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln48_5_reg_1544_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln48_5_reg_1544_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln48_5_reg_1544_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln48_5_reg_1544_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln48_5_reg_1544_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln48_5_reg_1544_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln48_5_reg_1544_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln48_5_reg_1544_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln48_5_reg_1544_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln48_5_reg_1544_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal add_ln48_9_fu_1111_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln48_9_reg_15590 : STD_LOGIC;
  signal \add_ln48_9_reg_1559[11]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[11]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[11]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[11]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[11]_i_15_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[11]_i_16_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[11]_i_17_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[11]_i_18_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[11]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[11]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[11]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[11]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[11]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[11]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[11]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[11]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[15]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[15]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[15]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[15]_i_15_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[15]_i_16_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[15]_i_17_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[15]_i_18_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[15]_i_19_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[15]_i_20_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[15]_i_21_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[15]_i_22_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[15]_i_23_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[15]_i_24_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[15]_i_25_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[15]_i_26_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[15]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[15]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[15]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[15]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[15]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[15]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[15]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[3]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[3]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[3]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[7]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[7]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[7]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[7]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[7]_i_15_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[7]_i_16_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[7]_i_17_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[7]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[7]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[7]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[11]_i_10_n_10\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[11]_i_10_n_11\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[11]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[11]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[11]_i_10_n_6\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[11]_i_10_n_7\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[11]_i_10_n_8\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[11]_i_10_n_9\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[15]_i_10_n_10\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[15]_i_10_n_11\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[15]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[15]_i_10_n_6\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[15]_i_10_n_7\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[15]_i_10_n_8\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[15]_i_10_n_9\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[15]_i_11_n_10\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[15]_i_11_n_11\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[15]_i_11_n_12\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[15]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[15]_i_11_n_6\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[15]_i_11_n_7\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[15]_i_11_n_8\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[15]_i_11_n_9\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[15]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[7]_i_10_n_10\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[7]_i_10_n_11\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[7]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[7]_i_10_n_8\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[7]_i_10_n_9\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln48_9_reg_1559_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal add_ln48_reg_15540 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_13_n_6 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_13_n_7 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_13_n_8 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_14_n_6 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_14_n_7 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_14_n_8 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_15_n_5 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_15_n_6 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_15_n_7 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_15_n_8 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_16_n_5 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_16_n_6 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_16_n_7 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_16_n_8 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_17_n_10 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_17_n_5 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_17_n_6 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_17_n_7 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_17_n_8 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_17_n_9 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_18_n_5 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_19_n_5 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_20_n_5 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_21_n_5 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_22_n_7 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_22_n_8 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_23_n_5 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_23_n_6 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_23_n_7 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_23_n_8 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_24_n_5 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_25_n_5 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_26_n_5 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_27_n_5 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_28_n_5 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_29_n_5 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_30_n_5 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_32_n_5 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_33_n_5 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_34_n_5 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_35_n_5 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_36_n_5 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_37_n_5 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_38_n_5 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_39_n_5 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_40_n_5 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_41_n_5 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_42_n_5 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_43_n_10 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_43_n_11 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_43_n_12 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_43_n_5 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_43_n_7 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_43_n_8 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_44_n_5 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_45_n_5 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_46_n_5 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_47_n_5 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_48_n_5 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_49_n_5 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_50_n_5 : STD_LOGIC;
  signal add_ln48_reg_1554_reg_i_51_n_5 : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_1__2_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_1_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_2_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_5 : STD_LOGIC;
  signal ap_phi_mux_out_h_0_phi_fu_343_p4 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ap_phi_mux_out_w_0_phi_fu_354_p4 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data4_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_depthwise_conv2d_fix_2_fu_423_ap_done : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_423_ap_ready : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_423_output_height : STD_LOGIC_VECTOR ( 1 to 1 );
  signal icmp_ln23_fu_490_p2 : STD_LOGIC;
  signal \icmp_ln23_reg_1243[0]_i_10_n_5\ : STD_LOGIC;
  signal \icmp_ln23_reg_1243[0]_i_11_n_5\ : STD_LOGIC;
  signal \icmp_ln23_reg_1243[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln23_reg_1243[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln23_reg_1243[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln23_reg_1243[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln23_reg_1243[0]_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln23_reg_1243[0]_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln23_reg_1243[0]_i_9_n_5\ : STD_LOGIC;
  signal \icmp_ln23_reg_1243_pp0_iter1_reg_reg_n_5_[0]\ : STD_LOGIC;
  signal \icmp_ln23_reg_1243_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln23_reg_1243_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \icmp_ln23_reg_1243_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \icmp_ln23_reg_1243_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \icmp_ln23_reg_1243_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln32_reg_1252 : STD_LOGIC;
  signal \icmp_ln32_reg_1252[0]_i_10_n_5\ : STD_LOGIC;
  signal \icmp_ln32_reg_1252[0]_i_11_n_5\ : STD_LOGIC;
  signal \icmp_ln32_reg_1252[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln32_reg_1252[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln32_reg_1252[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln32_reg_1252[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln32_reg_1252[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln32_reg_1252[0]_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln32_reg_1252[0]_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln32_reg_1252[0]_i_9_n_5\ : STD_LOGIC;
  signal icmp_ln32_reg_1252_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln32_reg_1252_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \icmp_ln32_reg_1252_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \icmp_ln32_reg_1252_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal indvar_flatten48_reg_3040 : STD_LOGIC;
  signal \indvar_flatten48_reg_304[13]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten48_reg_304_reg_n_5_[0]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_304_reg_n_5_[10]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_304_reg_n_5_[11]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_304_reg_n_5_[12]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_304_reg_n_5_[13]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_304_reg_n_5_[1]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_304_reg_n_5_[2]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_304_reg_n_5_[3]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_304_reg_n_5_[4]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_304_reg_n_5_[5]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_304_reg_n_5_[6]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_304_reg_n_5_[7]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_304_reg_n_5_[8]\ : STD_LOGIC;
  signal \indvar_flatten48_reg_304_reg_n_5_[9]\ : STD_LOGIC;
  signal indvar_flatten_reg_328 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal mul_ln40_1_fu_557_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal mul_ln40_fu_475_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal mul_ln48_1_fu_762_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal mul_ln48_1_reg_1406 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal mul_ln48_1_reg_14060 : STD_LOGIC;
  signal \mul_ln48_1_reg_1406[1]_i_2_n_5\ : STD_LOGIC;
  signal \mul_ln48_1_reg_1406[1]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln48_1_reg_1406[1]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln48_1_reg_1406[1]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln48_1_reg_1406[1]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln48_1_reg_1406[5]_i_10_n_5\ : STD_LOGIC;
  signal \mul_ln48_1_reg_1406[5]_i_11_n_5\ : STD_LOGIC;
  signal \mul_ln48_1_reg_1406[5]_i_2_n_5\ : STD_LOGIC;
  signal \mul_ln48_1_reg_1406[5]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln48_1_reg_1406[5]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln48_1_reg_1406[5]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln48_1_reg_1406[5]_i_7_n_5\ : STD_LOGIC;
  signal \mul_ln48_1_reg_1406[5]_i_8_n_5\ : STD_LOGIC;
  signal \mul_ln48_1_reg_1406[5]_i_9_n_5\ : STD_LOGIC;
  signal \mul_ln48_1_reg_1406[8]_i_2_n_5\ : STD_LOGIC;
  signal \mul_ln48_1_reg_1406[8]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln48_1_reg_1406[8]_i_4_n_5\ : STD_LOGIC;
  signal \mul_ln48_1_reg_1406[8]_i_5_n_5\ : STD_LOGIC;
  signal \mul_ln48_1_reg_1406[8]_i_6_n_5\ : STD_LOGIC;
  signal \mul_ln48_1_reg_1406_reg[1]_i_1_n_10\ : STD_LOGIC;
  signal \mul_ln48_1_reg_1406_reg[1]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln48_1_reg_1406_reg[1]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln48_1_reg_1406_reg[1]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln48_1_reg_1406_reg[1]_i_1_n_8\ : STD_LOGIC;
  signal \mul_ln48_1_reg_1406_reg[1]_i_1_n_9\ : STD_LOGIC;
  signal \mul_ln48_1_reg_1406_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln48_1_reg_1406_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln48_1_reg_1406_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln48_1_reg_1406_reg[5]_i_1_n_8\ : STD_LOGIC;
  signal \mul_ln48_1_reg_1406_reg[5]_i_3_n_10\ : STD_LOGIC;
  signal \mul_ln48_1_reg_1406_reg[5]_i_3_n_11\ : STD_LOGIC;
  signal \mul_ln48_1_reg_1406_reg[5]_i_3_n_12\ : STD_LOGIC;
  signal \mul_ln48_1_reg_1406_reg[5]_i_3_n_5\ : STD_LOGIC;
  signal \mul_ln48_1_reg_1406_reg[5]_i_3_n_7\ : STD_LOGIC;
  signal \mul_ln48_1_reg_1406_reg[5]_i_3_n_8\ : STD_LOGIC;
  signal \mul_ln48_1_reg_1406_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln48_1_reg_1406_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal mul_ln48_fu_1006_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \mul_ln4_reg_1218[7]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln4_reg_1218[9]_i_1_n_5\ : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U34_n_19 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U34_n_21 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U34_n_22 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U34_n_23 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U34_n_24 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U34_n_25 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U34_n_26 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U34_n_27 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U34_n_28 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U34_n_29 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U34_n_30 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U34_n_31 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U34_n_32 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U34_n_33 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U34_n_34 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U34_n_35 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U34_n_36 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U34_n_37 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U34_n_38 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U34_n_39 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U34_n_40 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U34_n_41 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U34_n_42 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U34_n_43 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U34_n_44 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U34_n_45 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U34_n_46 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U34_n_47 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U34_n_48 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U34_n_49 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U34_n_50 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U35_n_21 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U35_n_23 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U35_n_24 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U35_n_25 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U35_n_26 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U35_n_27 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U35_n_28 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U35_n_29 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U35_n_30 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U35_n_31 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U35_n_32 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U35_n_33 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U35_n_34 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U35_n_35 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U35_n_36 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U35_n_37 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U35_n_38 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U35_n_39 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U38_n_21 : STD_LOGIC;
  signal network_mul_mul_16s_16s_29_1_1_U40_n_22 : STD_LOGIC;
  signal \out\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal out_d_0_reg_316 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_d_reg_1247 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \out_d_reg_1247[3]_i_2_n_5\ : STD_LOGIC;
  signal \out_d_reg_1247[4]_i_2_n_5\ : STD_LOGIC;
  signal out_h_0_reg_339 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_h_reg_1293 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \out_h_reg_1293[3]_i_2_n_5\ : STD_LOGIC;
  signal out_w_0_mid2_reg_1298 : STD_LOGIC;
  signal \out_w_0_mid2_reg_1298_reg_n_5_[0]\ : STD_LOGIC;
  signal \out_w_0_mid2_reg_1298_reg_n_5_[1]\ : STD_LOGIC;
  signal \out_w_0_mid2_reg_1298_reg_n_5_[2]\ : STD_LOGIC;
  signal \out_w_0_mid2_reg_1298_reg_n_5_[3]\ : STD_LOGIC;
  signal \out_w_0_mid2_reg_1298_reg_n_5_[4]\ : STD_LOGIC;
  signal out_w_0_reg_350 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_w_reg_1375 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \out_w_reg_1375[4]_i_1_n_5\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_3_in : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal q0_reg_i_19_n_5 : STD_LOGIC;
  signal q0_reg_i_20_n_5 : STD_LOGIC;
  signal q0_reg_i_21_n_5 : STD_LOGIC;
  signal q0_reg_i_22_n_5 : STD_LOGIC;
  signal q0_reg_i_23_n_5 : STD_LOGIC;
  signal \q0_reg_i_24__0_n_5\ : STD_LOGIC;
  signal q0_reg_i_25_n_5 : STD_LOGIC;
  signal q0_reg_i_26_n_5 : STD_LOGIC;
  signal q0_reg_i_27_n_5 : STD_LOGIC;
  signal q0_reg_i_28_n_5 : STD_LOGIC;
  signal q0_reg_i_29_n_5 : STD_LOGIC;
  signal q0_reg_i_30_n_5 : STD_LOGIC;
  signal q0_reg_i_31_n_5 : STD_LOGIC;
  signal q0_reg_i_32_n_5 : STD_LOGIC;
  signal q0_reg_i_33_n_5 : STD_LOGIC;
  signal q0_reg_i_34_n_5 : STD_LOGIC;
  signal q0_reg_i_35_n_5 : STD_LOGIC;
  signal q0_reg_i_36_n_5 : STD_LOGIC;
  signal \q0_reg_i_37__0_n_5\ : STD_LOGIC;
  signal \q0_reg_i_38__0_n_5\ : STD_LOGIC;
  signal q0_reg_i_39_n_5 : STD_LOGIC;
  signal q0_reg_i_40_n_5 : STD_LOGIC;
  signal q0_reg_i_41_n_5 : STD_LOGIC;
  signal q0_reg_i_42_n_5 : STD_LOGIC;
  signal ram_reg_0_i_244_n_5 : STD_LOGIC;
  signal ram_reg_0_i_245_n_5 : STD_LOGIC;
  signal ram_reg_0_i_246_n_5 : STD_LOGIC;
  signal ram_reg_0_i_252_n_5 : STD_LOGIC;
  signal ram_reg_0_i_252_n_6 : STD_LOGIC;
  signal ram_reg_0_i_252_n_7 : STD_LOGIC;
  signal ram_reg_0_i_252_n_8 : STD_LOGIC;
  signal ram_reg_0_i_253_n_5 : STD_LOGIC;
  signal ram_reg_0_i_254_n_5 : STD_LOGIC;
  signal ram_reg_0_i_255_n_5 : STD_LOGIC;
  signal ram_reg_0_i_256_n_5 : STD_LOGIC;
  signal ram_reg_0_i_257_n_5 : STD_LOGIC;
  signal ram_reg_0_i_258_n_5 : STD_LOGIC;
  signal ram_reg_0_i_259_n_5 : STD_LOGIC;
  signal ram_reg_0_i_260_n_5 : STD_LOGIC;
  signal ram_reg_0_i_282_n_5 : STD_LOGIC;
  signal ram_reg_0_i_282_n_6 : STD_LOGIC;
  signal ram_reg_0_i_282_n_7 : STD_LOGIC;
  signal ram_reg_0_i_282_n_8 : STD_LOGIC;
  signal ram_reg_0_i_318_n_11 : STD_LOGIC;
  signal ram_reg_0_i_318_n_12 : STD_LOGIC;
  signal ram_reg_0_i_318_n_8 : STD_LOGIC;
  signal ram_reg_0_i_324_n_10 : STD_LOGIC;
  signal ram_reg_0_i_324_n_11 : STD_LOGIC;
  signal ram_reg_0_i_324_n_12 : STD_LOGIC;
  signal ram_reg_0_i_324_n_5 : STD_LOGIC;
  signal ram_reg_0_i_324_n_6 : STD_LOGIC;
  signal ram_reg_0_i_324_n_7 : STD_LOGIC;
  signal ram_reg_0_i_324_n_8 : STD_LOGIC;
  signal ram_reg_0_i_324_n_9 : STD_LOGIC;
  signal ram_reg_0_i_370_n_10 : STD_LOGIC;
  signal ram_reg_0_i_370_n_11 : STD_LOGIC;
  signal ram_reg_0_i_370_n_12 : STD_LOGIC;
  signal ram_reg_0_i_370_n_5 : STD_LOGIC;
  signal ram_reg_0_i_370_n_6 : STD_LOGIC;
  signal ram_reg_0_i_370_n_7 : STD_LOGIC;
  signal ram_reg_0_i_370_n_8 : STD_LOGIC;
  signal ram_reg_0_i_370_n_9 : STD_LOGIC;
  signal ram_reg_0_i_398_n_10 : STD_LOGIC;
  signal ram_reg_0_i_398_n_11 : STD_LOGIC;
  signal ram_reg_0_i_398_n_12 : STD_LOGIC;
  signal ram_reg_0_i_398_n_5 : STD_LOGIC;
  signal ram_reg_0_i_398_n_6 : STD_LOGIC;
  signal ram_reg_0_i_398_n_7 : STD_LOGIC;
  signal ram_reg_0_i_398_n_8 : STD_LOGIC;
  signal ram_reg_0_i_398_n_9 : STD_LOGIC;
  signal ram_reg_0_i_417_n_5 : STD_LOGIC;
  signal ram_reg_0_i_418_n_5 : STD_LOGIC;
  signal ram_reg_0_i_419_n_5 : STD_LOGIC;
  signal ram_reg_0_i_420_n_5 : STD_LOGIC;
  signal ram_reg_0_i_421_n_5 : STD_LOGIC;
  signal ram_reg_0_i_422_n_5 : STD_LOGIC;
  signal ram_reg_0_i_423_n_5 : STD_LOGIC;
  signal ram_reg_0_i_424_n_5 : STD_LOGIC;
  signal ram_reg_0_i_439_n_5 : STD_LOGIC;
  signal ram_reg_0_i_440_n_5 : STD_LOGIC;
  signal ram_reg_0_i_441_n_5 : STD_LOGIC;
  signal ram_reg_0_i_442_n_5 : STD_LOGIC;
  signal ram_reg_0_i_443_n_5 : STD_LOGIC;
  signal ram_reg_0_i_444_n_5 : STD_LOGIC;
  signal ram_reg_0_i_445_n_5 : STD_LOGIC;
  signal ram_reg_0_i_446_n_5 : STD_LOGIC;
  signal ram_reg_0_i_485_n_5 : STD_LOGIC;
  signal ram_reg_0_i_488_n_5 : STD_LOGIC;
  signal ram_reg_0_i_489_n_5 : STD_LOGIC;
  signal ram_reg_0_i_496_n_5 : STD_LOGIC;
  signal ram_reg_0_i_497_n_5 : STD_LOGIC;
  signal ram_reg_0_i_498_n_5 : STD_LOGIC;
  signal ram_reg_0_i_499_n_5 : STD_LOGIC;
  signal ram_reg_0_i_509_n_5 : STD_LOGIC;
  signal ram_reg_0_i_510_n_5 : STD_LOGIC;
  signal ram_reg_0_i_511_n_5 : STD_LOGIC;
  signal ram_reg_0_i_512_n_5 : STD_LOGIC;
  signal ram_reg_0_i_526_n_5 : STD_LOGIC;
  signal ram_reg_0_i_527_n_5 : STD_LOGIC;
  signal ram_reg_0_i_528_n_5 : STD_LOGIC;
  signal ram_reg_0_i_529_n_5 : STD_LOGIC;
  signal ram_reg_0_i_540_n_5 : STD_LOGIC;
  signal ram_reg_0_i_553_n_5 : STD_LOGIC;
  signal ram_reg_0_i_554_n_5 : STD_LOGIC;
  signal ram_reg_0_i_555_n_5 : STD_LOGIC;
  signal ram_reg_0_i_592_n_5 : STD_LOGIC;
  signal ram_reg_0_i_626_n_5 : STD_LOGIC;
  signal ram_reg_0_i_93_n_8 : STD_LOGIC;
  signal ram_reg_0_i_98_n_5 : STD_LOGIC;
  signal ram_reg_0_i_98_n_6 : STD_LOGIC;
  signal ram_reg_0_i_98_n_7 : STD_LOGIC;
  signal ram_reg_0_i_98_n_8 : STD_LOGIC;
  signal reg_361 : STD_LOGIC;
  signal reg_3660 : STD_LOGIC;
  signal reg_3700 : STD_LOGIC;
  signal reg_374 : STD_LOGIC;
  signal reg_3792 : STD_LOGIC;
  signal select_ln24_1_reg_1270 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \select_ln24_1_reg_1270[3]_i_2_n_5\ : STD_LOGIC;
  signal \select_ln24_1_reg_1270[3]_i_3_n_5\ : STD_LOGIC;
  signal \select_ln24_1_reg_1270[3]_i_4_n_5\ : STD_LOGIC;
  signal \select_ln24_1_reg_1270[3]_i_5_n_5\ : STD_LOGIC;
  signal \select_ln24_1_reg_1270[3]_i_6_n_5\ : STD_LOGIC;
  signal \select_ln24_1_reg_1270[3]_i_7_n_5\ : STD_LOGIC;
  signal \select_ln24_1_reg_1270[3]_i_8_n_5\ : STD_LOGIC;
  signal \select_ln24_1_reg_1270[3]_i_9_n_5\ : STD_LOGIC;
  signal \select_ln24_1_reg_1270[7]_i_2_n_5\ : STD_LOGIC;
  signal \select_ln24_1_reg_1270[7]_i_3_n_5\ : STD_LOGIC;
  signal \select_ln24_1_reg_1270[7]_i_4_n_5\ : STD_LOGIC;
  signal \select_ln24_1_reg_1270[7]_i_5_n_5\ : STD_LOGIC;
  signal \select_ln24_1_reg_1270[7]_i_6_n_5\ : STD_LOGIC;
  signal \select_ln24_1_reg_1270[7]_i_7_n_5\ : STD_LOGIC;
  signal \select_ln24_1_reg_1270[7]_i_8_n_5\ : STD_LOGIC;
  signal \select_ln24_1_reg_1270[7]_i_9_n_5\ : STD_LOGIC;
  signal \select_ln24_1_reg_1270_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln24_1_reg_1270_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \select_ln24_1_reg_1270_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \select_ln24_1_reg_1270_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \select_ln24_1_reg_1270_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \select_ln24_1_reg_1270_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal select_ln24_2_fu_828_p3 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal select_ln24_2_reg_1443 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \select_ln24_2_reg_1443_reg_n_5_[0]\ : STD_LOGIC;
  signal \select_ln24_2_reg_1443_reg_n_5_[1]\ : STD_LOGIC;
  signal \select_ln24_2_reg_1443_reg_n_5_[2]\ : STD_LOGIC;
  signal \select_ln24_2_reg_1443_reg_n_5_[3]\ : STD_LOGIC;
  signal select_ln24_3_fu_562_p3 : STD_LOGIC_VECTOR ( 8 downto 5 );
  signal select_ln24_7_reg_1287 : STD_LOGIC;
  signal \select_ln24_7_reg_1287[0]_i_2_n_5\ : STD_LOGIC;
  signal \select_ln24_7_reg_1287[0]_i_3_n_5\ : STD_LOGIC;
  signal \select_ln24_7_reg_1287[0]_i_4_n_5\ : STD_LOGIC;
  signal select_ln24_7_reg_1287_pp0_iter1_reg : STD_LOGIC;
  signal select_ln24_fu_506_p3 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal select_ln24_reg_1260 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal select_ln32_13_reg_1474 : STD_LOGIC;
  signal \select_ln32_13_reg_1474_reg_n_5_[0]\ : STD_LOGIC;
  signal \select_ln32_13_reg_1474_reg_n_5_[1]\ : STD_LOGIC;
  signal \select_ln32_13_reg_1474_reg_n_5_[2]\ : STD_LOGIC;
  signal \select_ln32_13_reg_1474_reg_n_5_[3]\ : STD_LOGIC;
  signal \select_ln32_13_reg_1474_reg_n_5_[4]\ : STD_LOGIC;
  signal \select_ln32_13_reg_1474_reg_n_5_[5]\ : STD_LOGIC;
  signal \select_ln32_13_reg_1474_reg_n_5_[6]\ : STD_LOGIC;
  signal \select_ln32_13_reg_1474_reg_n_5_[7]\ : STD_LOGIC;
  signal \select_ln32_13_reg_1474_reg_n_5_[8]\ : STD_LOGIC;
  signal \select_ln32_13_reg_1474_reg_n_5_[9]\ : STD_LOGIC;
  signal select_ln32_fu_834_p3 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal select_ln32_reg_1449 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal tmp10_0_0_mid2_reg_13320 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_10_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_11_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_12_n_6 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_12_n_7 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_12_n_8 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_13_n_7 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_13_n_8 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_14_n_6 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_14_n_7 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_14_n_8 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_15_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_15_n_6 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_15_n_7 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_15_n_8 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_16_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_16_n_6 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_16_n_7 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_16_n_8 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_17_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_17_n_6 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_17_n_7 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_17_n_8 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_18_n_10 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_18_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_18_n_6 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_18_n_7 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_18_n_8 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_18_n_9 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_19_n_10 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_19_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_19_n_6 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_19_n_7 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_19_n_8 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_19_n_9 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_24_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_25_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_26_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_27_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_28_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_29_n_7 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_29_n_8 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_30_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_30_n_6 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_30_n_7 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_30_n_8 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_31_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_32_n_10 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_32_n_11 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_32_n_12 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_32_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_32_n_7 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_32_n_8 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_33_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_34_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_35_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_36_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_37_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_39_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_3_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_40_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_41_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_43_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_44_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_45_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_46_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_47_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_48_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_49_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_4_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_50_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_51_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_52_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_53_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_54_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_55_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_56_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_57_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_58_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_59_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_5_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_60_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_61_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_62_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_63_n_10 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_63_n_11 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_63_n_12 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_63_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_63_n_7 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_63_n_8 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_64_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_65_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_66_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_67_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_68_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_69_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_6_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_70_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_71_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_72_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_73_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_74_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_75_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_7_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_8_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_i_9_n_5 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_n_100 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_n_101 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_n_102 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_n_103 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_n_104 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_n_105 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_n_106 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_n_107 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_n_108 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_n_109 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_n_110 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_n_97 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_n_98 : STD_LOGIC;
  signal tmp10_0_0_mid2_reg_1332_reg_n_99 : STD_LOGIC;
  signal tmp10_0_0_mid2_v_v_reg_1310 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp10_1_0_mid2_reg_1339_reg_i_10_n_5 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1339_reg_i_1_n_5 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1339_reg_i_2_n_5 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1339_reg_i_3_n_5 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1339_reg_i_4_n_5 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1339_reg_i_5_n_5 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1339_reg_i_6_n_5 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1339_reg_i_7_n_5 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1339_reg_i_8_n_5 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1339_reg_i_9_n_5 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1339_reg_n_100 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1339_reg_n_101 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1339_reg_n_102 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1339_reg_n_103 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1339_reg_n_104 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1339_reg_n_105 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1339_reg_n_106 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1339_reg_n_107 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1339_reg_n_108 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1339_reg_n_109 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1339_reg_n_110 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1339_reg_n_97 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1339_reg_n_98 : STD_LOGIC;
  signal tmp10_1_0_mid2_reg_1339_reg_n_99 : STD_LOGIC;
  signal tmp10_2_0_mid2_reg_13560 : STD_LOGIC;
  signal tmp10_2_0_mid2_reg_1356_reg_i_4_n_5 : STD_LOGIC;
  signal tmp10_2_0_mid2_reg_1356_reg_n_100 : STD_LOGIC;
  signal tmp10_2_0_mid2_reg_1356_reg_n_101 : STD_LOGIC;
  signal tmp10_2_0_mid2_reg_1356_reg_n_102 : STD_LOGIC;
  signal tmp10_2_0_mid2_reg_1356_reg_n_103 : STD_LOGIC;
  signal tmp10_2_0_mid2_reg_1356_reg_n_104 : STD_LOGIC;
  signal tmp10_2_0_mid2_reg_1356_reg_n_105 : STD_LOGIC;
  signal tmp10_2_0_mid2_reg_1356_reg_n_106 : STD_LOGIC;
  signal tmp10_2_0_mid2_reg_1356_reg_n_107 : STD_LOGIC;
  signal tmp10_2_0_mid2_reg_1356_reg_n_108 : STD_LOGIC;
  signal tmp10_2_0_mid2_reg_1356_reg_n_109 : STD_LOGIC;
  signal tmp10_2_0_mid2_reg_1356_reg_n_110 : STD_LOGIC;
  signal tmp10_2_0_mid2_reg_1356_reg_n_97 : STD_LOGIC;
  signal tmp10_2_0_mid2_reg_1356_reg_n_98 : STD_LOGIC;
  signal tmp10_2_0_mid2_reg_1356_reg_n_99 : STD_LOGIC;
  signal tmp11_fu_1010_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal tmp11_mid1_fu_1035_p2 : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal tmp_0_0_fu_484_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal tmp_0_0_mid1_fu_614_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal tmp_1_reg_1223 : STD_LOGIC_VECTOR ( 13 downto 11 );
  signal trunc_ln48_1_reg_1484 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln48_2_reg_1489 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln48_3_reg_1509 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln48_4_reg_1514 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln48_5_reg_1534 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln48_6_reg_1539 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln48_7_reg_1549 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln48_s_reg_1459 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln_reg_1454 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal zext_ln40_1_reg_1363 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal zext_ln40_2_cast_mid_fu_610_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal zext_ln40_2_cast_mid_reg_1305_pp0_iter1_reg_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal zext_ln40_2_cast_reg_1238_pp0_iter1_reg_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal zext_ln40_2_cast_reg_1238_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal zext_ln40_3_fu_728_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal zext_ln40_3_reg_1380_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal zext_ln40_5_reg_1412_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \zext_ln48_1_reg_1233[0]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln48_1_reg_1233[1]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln48_1_reg_1233[2]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln48_1_reg_1233[3]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln48_1_reg_1233[4]_i_1_n_5\ : STD_LOGIC;
  signal zext_ln48_1_reg_1233_pp0_iter1_reg_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal zext_ln48_1_reg_1233_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_add_ln23_reg_1428_reg[13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln23_reg_1428_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_add_ln40_10_reg_1504_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln40_10_reg_1504_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln40_10_reg_1504_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln40_10_reg_1504_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln40_10_reg_1504_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln40_10_reg_1504_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln40_10_reg_1504_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_ln40_10_reg_1504_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_ln40_10_reg_1504_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln40_10_reg_1504_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_add_ln40_10_reg_1504_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_add_ln48_4_reg_1524_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln48_4_reg_1524_reg[15]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln48_5_reg_1544_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln48_9_reg_1559_reg[15]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln48_9_reg_1559_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_add_ln48_reg_1554_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln48_reg_1554_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln48_reg_1554_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln48_reg_1554_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln48_reg_1554_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln48_reg_1554_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln48_reg_1554_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_ln48_reg_1554_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_ln48_reg_1554_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln48_reg_1554_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_add_ln48_reg_1554_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_ln48_reg_1554_reg_i_13_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_add_ln48_reg_1554_reg_i_14_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_add_ln48_reg_1554_reg_i_15_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_add_ln48_reg_1554_reg_i_16_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_add_ln48_reg_1554_reg_i_17_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_add_ln48_reg_1554_reg_i_22_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_add_ln48_reg_1554_reg_i_22_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_add_ln48_reg_1554_reg_i_43_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_add_ln48_reg_1554_reg_i_43_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln23_reg_1243_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln23_reg_1243_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln23_reg_1243_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln32_reg_1252_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul_ln48_1_reg_1406_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_mul_ln48_1_reg_1406_reg[5]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_mul_ln48_1_reg_1406_reg[5]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mul_ln48_1_reg_1406_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mul_ln48_1_reg_1406_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_0_i_318_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_i_318_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_i_93_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_i_93_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_select_ln24_1_reg_1270_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_select_ln24_1_reg_1270_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp10_0_0_mid2_reg_1332_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp10_0_0_mid2_reg_1332_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp10_0_0_mid2_reg_1332_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp10_0_0_mid2_reg_1332_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp10_0_0_mid2_reg_1332_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp10_0_0_mid2_reg_1332_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp10_0_0_mid2_reg_1332_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp10_0_0_mid2_reg_1332_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp10_0_0_mid2_reg_1332_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp10_0_0_mid2_reg_1332_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_tmp10_0_0_mid2_reg_1332_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp10_0_0_mid2_reg_1332_reg_i_12_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp10_0_0_mid2_reg_1332_reg_i_13_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_tmp10_0_0_mid2_reg_1332_reg_i_13_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp10_0_0_mid2_reg_1332_reg_i_14_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp10_0_0_mid2_reg_1332_reg_i_16_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_tmp10_0_0_mid2_reg_1332_reg_i_17_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_tmp10_0_0_mid2_reg_1332_reg_i_18_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_tmp10_0_0_mid2_reg_1332_reg_i_19_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_tmp10_0_0_mid2_reg_1332_reg_i_29_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_tmp10_0_0_mid2_reg_1332_reg_i_29_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp10_0_0_mid2_reg_1332_reg_i_32_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_tmp10_0_0_mid2_reg_1332_reg_i_32_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp10_0_0_mid2_reg_1332_reg_i_63_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_tmp10_0_0_mid2_reg_1332_reg_i_63_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp10_1_0_mid2_reg_1339_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp10_1_0_mid2_reg_1339_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp10_1_0_mid2_reg_1339_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp10_1_0_mid2_reg_1339_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp10_1_0_mid2_reg_1339_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp10_1_0_mid2_reg_1339_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp10_1_0_mid2_reg_1339_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp10_1_0_mid2_reg_1339_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp10_1_0_mid2_reg_1339_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp10_1_0_mid2_reg_1339_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_tmp10_1_0_mid2_reg_1339_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp10_2_0_mid2_reg_1356_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp10_2_0_mid2_reg_1356_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp10_2_0_mid2_reg_1356_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp10_2_0_mid2_reg_1356_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp10_2_0_mid2_reg_1356_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp10_2_0_mid2_reg_1356_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp10_2_0_mid2_reg_1356_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp10_2_0_mid2_reg_1356_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp10_2_0_mid2_reg_1356_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp10_2_0_mid2_reg_1356_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_tmp10_2_0_mid2_reg_1356_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln48_4_reg_1524[11]_i_2\ : label is "lutpair10";
  attribute HLUTNM of \add_ln48_4_reg_1524[11]_i_3\ : label is "lutpair9";
  attribute HLUTNM of \add_ln48_4_reg_1524[11]_i_4\ : label is "lutpair8";
  attribute HLUTNM of \add_ln48_4_reg_1524[11]_i_5\ : label is "lutpair7";
  attribute HLUTNM of \add_ln48_4_reg_1524[11]_i_6\ : label is "lutpair11";
  attribute HLUTNM of \add_ln48_4_reg_1524[11]_i_7\ : label is "lutpair10";
  attribute HLUTNM of \add_ln48_4_reg_1524[11]_i_8\ : label is "lutpair9";
  attribute HLUTNM of \add_ln48_4_reg_1524[11]_i_9\ : label is "lutpair8";
  attribute HLUTNM of \add_ln48_4_reg_1524[15]_i_2\ : label is "lutpair13";
  attribute HLUTNM of \add_ln48_4_reg_1524[15]_i_3\ : label is "lutpair12";
  attribute HLUTNM of \add_ln48_4_reg_1524[15]_i_4\ : label is "lutpair11";
  attribute HLUTNM of \add_ln48_4_reg_1524[15]_i_7\ : label is "lutpair13";
  attribute HLUTNM of \add_ln48_4_reg_1524[15]_i_8\ : label is "lutpair12";
  attribute HLUTNM of \add_ln48_4_reg_1524[3]_i_2\ : label is "lutpair2";
  attribute HLUTNM of \add_ln48_4_reg_1524[3]_i_3\ : label is "lutpair1";
  attribute HLUTNM of \add_ln48_4_reg_1524[3]_i_4\ : label is "lutpair0";
  attribute HLUTNM of \add_ln48_4_reg_1524[3]_i_5\ : label is "lutpair3";
  attribute HLUTNM of \add_ln48_4_reg_1524[3]_i_6\ : label is "lutpair2";
  attribute HLUTNM of \add_ln48_4_reg_1524[3]_i_7\ : label is "lutpair1";
  attribute HLUTNM of \add_ln48_4_reg_1524[3]_i_8\ : label is "lutpair0";
  attribute HLUTNM of \add_ln48_4_reg_1524[7]_i_2\ : label is "lutpair6";
  attribute HLUTNM of \add_ln48_4_reg_1524[7]_i_3\ : label is "lutpair5";
  attribute HLUTNM of \add_ln48_4_reg_1524[7]_i_4\ : label is "lutpair4";
  attribute HLUTNM of \add_ln48_4_reg_1524[7]_i_5\ : label is "lutpair3";
  attribute HLUTNM of \add_ln48_4_reg_1524[7]_i_6\ : label is "lutpair7";
  attribute HLUTNM of \add_ln48_4_reg_1524[7]_i_7\ : label is "lutpair6";
  attribute HLUTNM of \add_ln48_4_reg_1524[7]_i_8\ : label is "lutpair5";
  attribute HLUTNM of \add_ln48_4_reg_1524[7]_i_9\ : label is "lutpair4";
  attribute HLUTNM of \add_ln48_9_reg_1559[11]_i_11\ : label is "lutpair20";
  attribute HLUTNM of \add_ln48_9_reg_1559[11]_i_12\ : label is "lutpair19";
  attribute HLUTNM of \add_ln48_9_reg_1559[11]_i_13\ : label is "lutpair18";
  attribute HLUTNM of \add_ln48_9_reg_1559[11]_i_14\ : label is "lutpair17";
  attribute HLUTNM of \add_ln48_9_reg_1559[11]_i_15\ : label is "lutpair21";
  attribute HLUTNM of \add_ln48_9_reg_1559[11]_i_16\ : label is "lutpair20";
  attribute HLUTNM of \add_ln48_9_reg_1559[11]_i_17\ : label is "lutpair19";
  attribute HLUTNM of \add_ln48_9_reg_1559[11]_i_18\ : label is "lutpair18";
  attribute HLUTNM of \add_ln48_9_reg_1559[11]_i_2\ : label is "lutpair38";
  attribute HLUTNM of \add_ln48_9_reg_1559[11]_i_3\ : label is "lutpair37";
  attribute HLUTNM of \add_ln48_9_reg_1559[11]_i_4\ : label is "lutpair36";
  attribute HLUTNM of \add_ln48_9_reg_1559[11]_i_5\ : label is "lutpair35";
  attribute HLUTNM of \add_ln48_9_reg_1559[11]_i_6\ : label is "lutpair39";
  attribute HLUTNM of \add_ln48_9_reg_1559[11]_i_7\ : label is "lutpair38";
  attribute HLUTNM of \add_ln48_9_reg_1559[11]_i_8\ : label is "lutpair37";
  attribute HLUTNM of \add_ln48_9_reg_1559[11]_i_9\ : label is "lutpair36";
  attribute HLUTNM of \add_ln48_9_reg_1559[15]_i_12\ : label is "lutpair27";
  attribute HLUTNM of \add_ln48_9_reg_1559[15]_i_13\ : label is "lutpair26";
  attribute HLUTNM of \add_ln48_9_reg_1559[15]_i_14\ : label is "lutpair25";
  attribute HLUTNM of \add_ln48_9_reg_1559[15]_i_17\ : label is "lutpair27";
  attribute HLUTNM of \add_ln48_9_reg_1559[15]_i_18\ : label is "lutpair26";
  attribute HLUTNM of \add_ln48_9_reg_1559[15]_i_19\ : label is "lutpair24";
  attribute HLUTNM of \add_ln48_9_reg_1559[15]_i_20\ : label is "lutpair23";
  attribute HLUTNM of \add_ln48_9_reg_1559[15]_i_21\ : label is "lutpair22";
  attribute HLUTNM of \add_ln48_9_reg_1559[15]_i_22\ : label is "lutpair21";
  attribute HLUTNM of \add_ln48_9_reg_1559[15]_i_23\ : label is "lutpair25";
  attribute HLUTNM of \add_ln48_9_reg_1559[15]_i_24\ : label is "lutpair24";
  attribute HLUTNM of \add_ln48_9_reg_1559[15]_i_25\ : label is "lutpair23";
  attribute HLUTNM of \add_ln48_9_reg_1559[15]_i_26\ : label is "lutpair22";
  attribute HLUTNM of \add_ln48_9_reg_1559[15]_i_3\ : label is "lutpair41";
  attribute HLUTNM of \add_ln48_9_reg_1559[15]_i_4\ : label is "lutpair40";
  attribute HLUTNM of \add_ln48_9_reg_1559[15]_i_5\ : label is "lutpair39";
  attribute HLUTNM of \add_ln48_9_reg_1559[15]_i_8\ : label is "lutpair41";
  attribute HLUTNM of \add_ln48_9_reg_1559[15]_i_9\ : label is "lutpair40";
  attribute HLUTNM of \add_ln48_9_reg_1559[3]_i_2\ : label is "lutpair30";
  attribute HLUTNM of \add_ln48_9_reg_1559[3]_i_3\ : label is "lutpair29";
  attribute HLUTNM of \add_ln48_9_reg_1559[3]_i_4\ : label is "lutpair28";
  attribute HLUTNM of \add_ln48_9_reg_1559[3]_i_5\ : label is "lutpair31";
  attribute HLUTNM of \add_ln48_9_reg_1559[3]_i_6\ : label is "lutpair30";
  attribute HLUTNM of \add_ln48_9_reg_1559[3]_i_7\ : label is "lutpair29";
  attribute HLUTNM of \add_ln48_9_reg_1559[3]_i_8\ : label is "lutpair28";
  attribute HLUTNM of \add_ln48_9_reg_1559[7]_i_11\ : label is "lutpair16";
  attribute HLUTNM of \add_ln48_9_reg_1559[7]_i_12\ : label is "lutpair15";
  attribute HLUTNM of \add_ln48_9_reg_1559[7]_i_13\ : label is "lutpair14";
  attribute HLUTNM of \add_ln48_9_reg_1559[7]_i_14\ : label is "lutpair17";
  attribute HLUTNM of \add_ln48_9_reg_1559[7]_i_15\ : label is "lutpair16";
  attribute HLUTNM of \add_ln48_9_reg_1559[7]_i_16\ : label is "lutpair15";
  attribute HLUTNM of \add_ln48_9_reg_1559[7]_i_17\ : label is "lutpair14";
  attribute HLUTNM of \add_ln48_9_reg_1559[7]_i_2\ : label is "lutpair34";
  attribute HLUTNM of \add_ln48_9_reg_1559[7]_i_3\ : label is "lutpair33";
  attribute HLUTNM of \add_ln48_9_reg_1559[7]_i_4\ : label is "lutpair32";
  attribute HLUTNM of \add_ln48_9_reg_1559[7]_i_5\ : label is "lutpair31";
  attribute HLUTNM of \add_ln48_9_reg_1559[7]_i_6\ : label is "lutpair35";
  attribute HLUTNM of \add_ln48_9_reg_1559[7]_i_7\ : label is "lutpair34";
  attribute HLUTNM of \add_ln48_9_reg_1559[7]_i_8\ : label is "lutpair33";
  attribute HLUTNM of \add_ln48_9_reg_1559[7]_i_9\ : label is "lutpair32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of add_ln48_reg_1554_reg_i_13 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of add_ln48_reg_1554_reg_i_14 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of add_ln48_reg_1554_reg_i_15 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of add_ln48_reg_1554_reg_i_16 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of add_ln48_reg_1554_reg_i_17 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of add_ln48_reg_1554_reg_i_22 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of add_ln48_reg_1554_reg_i_23 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute HLUTNM of add_ln48_reg_1554_reg_i_34 : label is "lutpair42";
  attribute HLUTNM of add_ln48_reg_1554_reg_i_37 : label is "lutpair44";
  attribute HLUTNM of add_ln48_reg_1554_reg_i_38 : label is "lutpair127";
  attribute HLUTNM of add_ln48_reg_1554_reg_i_41 : label is "lutpair44";
  attribute METHODOLOGY_DRC_VIOS of add_ln48_reg_1554_reg_i_43 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute HLUTNM of add_ln48_reg_1554_reg_i_44 : label is "lutpair127";
  attribute HLUTNM of add_ln48_reg_1554_reg_i_48 : label is "lutpair42";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \ap_CS_fsm[13]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \ap_CS_fsm[14]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \ap_CS_fsm[37]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \ap_CS_fsm[38]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1__2\ : label is "soft_lutpair71";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter2_i_2 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of grp_depthwise_conv2d_fix_2_fu_423_ap_start_reg_i_1 : label is "soft_lutpair65";
  attribute HLUTNM of \mul_ln48_1_reg_1406[1]_i_4\ : label is "lutpair43";
  attribute HLUTNM of \mul_ln48_1_reg_1406[5]_i_4\ : label is "lutpair128";
  attribute HLUTNM of \mul_ln48_1_reg_1406[5]_i_8\ : label is "lutpair43";
  attribute HLUTNM of \mul_ln48_1_reg_1406[8]_i_2\ : label is "lutpair45";
  attribute HLUTNM of \mul_ln48_1_reg_1406[8]_i_3\ : label is "lutpair128";
  attribute HLUTNM of \mul_ln48_1_reg_1406[8]_i_6\ : label is "lutpair45";
  attribute METHODOLOGY_DRC_VIOS of \mul_ln48_1_reg_1406_reg[1]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \mul_ln48_1_reg_1406_reg[5]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \mul_ln48_1_reg_1406_reg[5]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \mul_ln48_1_reg_1406_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \mul_ln4_reg_1218[7]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \mul_ln4_reg_1218[9]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \out_d_reg_1247[0]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \out_w_0_mid2_reg_1298[2]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \out_w_0_mid2_reg_1298[3]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \out_w_reg_1375[1]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \out_w_reg_1375[2]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \out_w_reg_1375[3]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \out_w_reg_1375[4]_i_2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of q0_reg_i_19 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of q0_reg_i_22 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \q0_reg_i_24__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of q0_reg_i_25 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of q0_reg_i_28 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of q0_reg_i_32 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of q0_reg_i_33 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \q0_reg_i_38__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of q0_reg_i_39 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of q0_reg_i_40 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of q0_reg_i_41 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of q0_reg_i_42 : label is "soft_lutpair54";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_i_252 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_i_282 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_i_318 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_i_324 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_i_370 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_i_398 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of ram_reg_0_i_485 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of ram_reg_0_i_553 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of ram_reg_0_i_592 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of ram_reg_0_i_626 : label is "soft_lutpair55";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_i_93 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_i_98 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \select_ln24_1_reg_1270[7]_i_8\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \select_ln24_1_reg_1270[7]_i_9\ : label is "soft_lutpair53";
  attribute METHODOLOGY_DRC_VIOS of \select_ln24_1_reg_1270_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \select_ln24_1_reg_1270_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \select_ln24_2_reg_1443[1]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \select_ln24_2_reg_1443[2]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \select_ln24_2_reg_1443[3]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \select_ln24_2_reg_1443[4]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \select_ln24_7_reg_1287[0]_i_3\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \select_ln32_reg_1449[0]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \select_ln32_reg_1449[1]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \select_ln32_reg_1449[3]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \select_ln32_reg_1449[4]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of tmp10_0_0_mid2_reg_1332_reg_i_55 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of tmp10_0_0_mid2_reg_1332_reg_i_56 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \zext_ln48_1_reg_1233[0]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \zext_ln48_1_reg_1233[1]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \zext_ln48_1_reg_1233[4]_i_1\ : label is "soft_lutpair56";
begin
  \ap_CS_fsm_reg[1]_0\ <= \^ap_cs_fsm_reg[1]_0\;
  \ap_CS_fsm_reg[5]_0\(0) <= \^ap_cs_fsm_reg[5]_0\(0);
\add_ln23_reg_1428[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \indvar_flatten48_reg_304_reg_n_5_[0]\,
      O => add_ln23_fu_794_p2(0)
    );
\add_ln23_reg_1428[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(0),
      I1 => ap_enable_reg_pp0_iter0,
      O => add_ln23_reg_14280
    );
\add_ln23_reg_1428_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_14280,
      D => add_ln23_fu_794_p2(0),
      Q => add_ln23_reg_1428(0),
      R => '0'
    );
\add_ln23_reg_1428_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_14280,
      D => add_ln23_fu_794_p2(10),
      Q => add_ln23_reg_1428(10),
      R => '0'
    );
\add_ln23_reg_1428_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_14280,
      D => add_ln23_fu_794_p2(11),
      Q => add_ln23_reg_1428(11),
      R => '0'
    );
\add_ln23_reg_1428_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_14280,
      D => add_ln23_fu_794_p2(12),
      Q => add_ln23_reg_1428(12),
      R => '0'
    );
\add_ln23_reg_1428_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln23_reg_1428_reg[8]_i_1_n_5\,
      CO(3) => \add_ln23_reg_1428_reg[12]_i_1_n_5\,
      CO(2) => \add_ln23_reg_1428_reg[12]_i_1_n_6\,
      CO(1) => \add_ln23_reg_1428_reg[12]_i_1_n_7\,
      CO(0) => \add_ln23_reg_1428_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln23_fu_794_p2(12 downto 9),
      S(3) => \indvar_flatten48_reg_304_reg_n_5_[12]\,
      S(2) => \indvar_flatten48_reg_304_reg_n_5_[11]\,
      S(1) => \indvar_flatten48_reg_304_reg_n_5_[10]\,
      S(0) => \indvar_flatten48_reg_304_reg_n_5_[9]\
    );
\add_ln23_reg_1428_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_14280,
      D => add_ln23_fu_794_p2(13),
      Q => add_ln23_reg_1428(13),
      R => '0'
    );
\add_ln23_reg_1428_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln23_reg_1428_reg[12]_i_1_n_5\,
      CO(3 downto 0) => \NLW_add_ln23_reg_1428_reg[13]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_ln23_reg_1428_reg[13]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln23_fu_794_p2(13),
      S(3 downto 1) => B"000",
      S(0) => \indvar_flatten48_reg_304_reg_n_5_[13]\
    );
\add_ln23_reg_1428_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_14280,
      D => add_ln23_fu_794_p2(1),
      Q => add_ln23_reg_1428(1),
      R => '0'
    );
\add_ln23_reg_1428_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_14280,
      D => add_ln23_fu_794_p2(2),
      Q => add_ln23_reg_1428(2),
      R => '0'
    );
\add_ln23_reg_1428_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_14280,
      D => add_ln23_fu_794_p2(3),
      Q => add_ln23_reg_1428(3),
      R => '0'
    );
\add_ln23_reg_1428_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_14280,
      D => add_ln23_fu_794_p2(4),
      Q => add_ln23_reg_1428(4),
      R => '0'
    );
\add_ln23_reg_1428_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln23_reg_1428_reg[4]_i_1_n_5\,
      CO(2) => \add_ln23_reg_1428_reg[4]_i_1_n_6\,
      CO(1) => \add_ln23_reg_1428_reg[4]_i_1_n_7\,
      CO(0) => \add_ln23_reg_1428_reg[4]_i_1_n_8\,
      CYINIT => \indvar_flatten48_reg_304_reg_n_5_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln23_fu_794_p2(4 downto 1),
      S(3) => \indvar_flatten48_reg_304_reg_n_5_[4]\,
      S(2) => \indvar_flatten48_reg_304_reg_n_5_[3]\,
      S(1) => \indvar_flatten48_reg_304_reg_n_5_[2]\,
      S(0) => \indvar_flatten48_reg_304_reg_n_5_[1]\
    );
\add_ln23_reg_1428_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_14280,
      D => add_ln23_fu_794_p2(5),
      Q => add_ln23_reg_1428(5),
      R => '0'
    );
\add_ln23_reg_1428_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_14280,
      D => add_ln23_fu_794_p2(6),
      Q => add_ln23_reg_1428(6),
      R => '0'
    );
\add_ln23_reg_1428_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_14280,
      D => add_ln23_fu_794_p2(7),
      Q => add_ln23_reg_1428(7),
      R => '0'
    );
\add_ln23_reg_1428_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_14280,
      D => add_ln23_fu_794_p2(8),
      Q => add_ln23_reg_1428(8),
      R => '0'
    );
\add_ln23_reg_1428_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln23_reg_1428_reg[4]_i_1_n_5\,
      CO(3) => \add_ln23_reg_1428_reg[8]_i_1_n_5\,
      CO(2) => \add_ln23_reg_1428_reg[8]_i_1_n_6\,
      CO(1) => \add_ln23_reg_1428_reg[8]_i_1_n_7\,
      CO(0) => \add_ln23_reg_1428_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln23_fu_794_p2(8 downto 5),
      S(3) => \indvar_flatten48_reg_304_reg_n_5_[8]\,
      S(2) => \indvar_flatten48_reg_304_reg_n_5_[7]\,
      S(1) => \indvar_flatten48_reg_304_reg_n_5_[6]\,
      S(0) => \indvar_flatten48_reg_304_reg_n_5_[5]\
    );
\add_ln23_reg_1428_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln23_reg_14280,
      D => add_ln23_fu_794_p2(9),
      Q => add_ln23_reg_1428(9),
      R => '0'
    );
\add_ln32_1_reg_1317[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => indvar_flatten_reg_328(0),
      I1 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \select_ln32_13_reg_1474_reg_n_5_[0]\,
      O => add_ln32_1_fu_628_p2(0)
    );
\add_ln32_1_reg_1317[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333335ACCCCCC5A"
    )
        port map (
      I0 => \select_ln32_13_reg_1474_reg_n_5_[0]\,
      I1 => indvar_flatten_reg_328(0),
      I2 => \select_ln32_13_reg_1474_reg_n_5_[1]\,
      I3 => \^ap_cs_fsm_reg[1]_0\,
      I4 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I5 => indvar_flatten_reg_328(1),
      O => add_ln32_1_fu_628_p2(1)
    );
\add_ln32_1_reg_1317[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAACCAA3C553CAA"
    )
        port map (
      I0 => \select_ln32_13_reg_1474_reg_n_5_[2]\,
      I1 => indvar_flatten_reg_328(2),
      I2 => indvar_flatten_reg_328(1),
      I3 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I4 => \select_ln32_13_reg_1474_reg_n_5_[1]\,
      I5 => add_ln32_1_fu_628_p2(0),
      O => add_ln32_1_fu_628_p2(2)
    );
\add_ln32_1_reg_1317[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBAF504444AF50"
    )
        port map (
      I0 => \add_ln32_1_reg_1317[3]_i_2_n_5\,
      I1 => indvar_flatten_reg_328(2),
      I2 => \select_ln32_13_reg_1474_reg_n_5_[2]\,
      I3 => \select_ln32_13_reg_1474_reg_n_5_[3]\,
      I4 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I5 => indvar_flatten_reg_328(3),
      O => add_ln32_1_fu_628_p2(3)
    );
\add_ln32_1_reg_1317[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333335FFFFFFF5F"
    )
        port map (
      I0 => \select_ln32_13_reg_1474_reg_n_5_[0]\,
      I1 => indvar_flatten_reg_328(0),
      I2 => \select_ln32_13_reg_1474_reg_n_5_[1]\,
      I3 => \^ap_cs_fsm_reg[1]_0\,
      I4 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I5 => indvar_flatten_reg_328(1),
      O => \add_ln32_1_reg_1317[3]_i_2_n_5\
    );
\add_ln32_1_reg_1317[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F30C0A0AF30C"
    )
        port map (
      I0 => indvar_flatten_reg_328(3),
      I1 => \select_ln32_13_reg_1474_reg_n_5_[3]\,
      I2 => \add_ln32_1_reg_1317[4]_i_2_n_5\,
      I3 => \select_ln32_13_reg_1474_reg_n_5_[4]\,
      I4 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I5 => indvar_flatten_reg_328(4),
      O => add_ln32_1_fu_628_p2(4)
    );
\add_ln32_1_reg_1317[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF3F553FFF"
    )
        port map (
      I0 => \select_ln32_13_reg_1474_reg_n_5_[2]\,
      I1 => indvar_flatten_reg_328(2),
      I2 => indvar_flatten_reg_328(1),
      I3 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I4 => \select_ln32_13_reg_1474_reg_n_5_[1]\,
      I5 => add_ln32_1_fu_628_p2(0),
      O => \add_ln32_1_reg_1317[4]_i_2_n_5\
    );
\add_ln32_1_reg_1317[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F30C0A0AF30C"
    )
        port map (
      I0 => indvar_flatten_reg_328(4),
      I1 => \select_ln32_13_reg_1474_reg_n_5_[4]\,
      I2 => \add_ln32_1_reg_1317[5]_i_2_n_5\,
      I3 => \select_ln32_13_reg_1474_reg_n_5_[5]\,
      I4 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I5 => indvar_flatten_reg_328(5),
      O => add_ln32_1_fu_628_p2(5)
    );
\add_ln32_1_reg_1317[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBAFFFFFFFAFFF"
    )
        port map (
      I0 => \add_ln32_1_reg_1317[3]_i_2_n_5\,
      I1 => indvar_flatten_reg_328(2),
      I2 => \select_ln32_13_reg_1474_reg_n_5_[2]\,
      I3 => \select_ln32_13_reg_1474_reg_n_5_[3]\,
      I4 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I5 => indvar_flatten_reg_328(3),
      O => \add_ln32_1_reg_1317[5]_i_2_n_5\
    );
\add_ln32_1_reg_1317[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F30C0A0AF30C"
    )
        port map (
      I0 => indvar_flatten_reg_328(5),
      I1 => \select_ln32_13_reg_1474_reg_n_5_[5]\,
      I2 => \add_ln32_1_reg_1317[6]_i_2_n_5\,
      I3 => \select_ln32_13_reg_1474_reg_n_5_[6]\,
      I4 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I5 => indvar_flatten_reg_328(6),
      O => add_ln32_1_fu_628_p2(6)
    );
\add_ln32_1_reg_1317[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F3FFFFFFF3FF"
    )
        port map (
      I0 => indvar_flatten_reg_328(3),
      I1 => \select_ln32_13_reg_1474_reg_n_5_[3]\,
      I2 => \add_ln32_1_reg_1317[4]_i_2_n_5\,
      I3 => \select_ln32_13_reg_1474_reg_n_5_[4]\,
      I4 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I5 => indvar_flatten_reg_328(4),
      O => \add_ln32_1_reg_1317[6]_i_2_n_5\
    );
\add_ln32_1_reg_1317[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F30C0A0AF30C"
    )
        port map (
      I0 => indvar_flatten_reg_328(6),
      I1 => \select_ln32_13_reg_1474_reg_n_5_[6]\,
      I2 => \add_ln32_1_reg_1317[7]_i_2_n_5\,
      I3 => \select_ln32_13_reg_1474_reg_n_5_[7]\,
      I4 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I5 => indvar_flatten_reg_328(7),
      O => add_ln32_1_fu_628_p2(7)
    );
\add_ln32_1_reg_1317[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F3FFFFFFF3FF"
    )
        port map (
      I0 => indvar_flatten_reg_328(4),
      I1 => \select_ln32_13_reg_1474_reg_n_5_[4]\,
      I2 => \add_ln32_1_reg_1317[5]_i_2_n_5\,
      I3 => \select_ln32_13_reg_1474_reg_n_5_[5]\,
      I4 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I5 => indvar_flatten_reg_328(5),
      O => \add_ln32_1_reg_1317[7]_i_2_n_5\
    );
\add_ln32_1_reg_1317[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F30C0A0AF30C"
    )
        port map (
      I0 => indvar_flatten_reg_328(7),
      I1 => \select_ln32_13_reg_1474_reg_n_5_[7]\,
      I2 => \add_ln32_1_reg_1317[8]_i_2_n_5\,
      I3 => \select_ln32_13_reg_1474_reg_n_5_[8]\,
      I4 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I5 => indvar_flatten_reg_328(8),
      O => add_ln32_1_fu_628_p2(8)
    );
\add_ln32_1_reg_1317[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F3FFFFFFF3FF"
    )
        port map (
      I0 => indvar_flatten_reg_328(5),
      I1 => \select_ln32_13_reg_1474_reg_n_5_[5]\,
      I2 => \add_ln32_1_reg_1317[6]_i_2_n_5\,
      I3 => \select_ln32_13_reg_1474_reg_n_5_[6]\,
      I4 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I5 => indvar_flatten_reg_328(6),
      O => \add_ln32_1_reg_1317[8]_i_2_n_5\
    );
\add_ln32_1_reg_1317[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => icmp_ln23_fu_490_p2,
      O => add_ln32_1_reg_13170
    );
\add_ln32_1_reg_1317[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F30C0A0AF30C"
    )
        port map (
      I0 => indvar_flatten_reg_328(8),
      I1 => \select_ln32_13_reg_1474_reg_n_5_[8]\,
      I2 => \add_ln32_1_reg_1317[9]_i_3_n_5\,
      I3 => \select_ln32_13_reg_1474_reg_n_5_[9]\,
      I4 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I5 => indvar_flatten_reg_328(9),
      O => add_ln32_1_fu_628_p2(9)
    );
\add_ln32_1_reg_1317[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F3FFFFFFF3FF"
    )
        port map (
      I0 => indvar_flatten_reg_328(6),
      I1 => \select_ln32_13_reg_1474_reg_n_5_[6]\,
      I2 => \add_ln32_1_reg_1317[7]_i_2_n_5\,
      I3 => \select_ln32_13_reg_1474_reg_n_5_[7]\,
      I4 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I5 => indvar_flatten_reg_328(7),
      O => \add_ln32_1_reg_1317[9]_i_3_n_5\
    );
\add_ln32_1_reg_1317[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => ap_CS_fsm_pp0_stage0,
      O => \add_ln32_1_reg_1317[9]_i_4_n_5\
    );
\add_ln32_1_reg_1317_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => add_ln32_1_fu_628_p2(0),
      Q => add_ln32_1_reg_1317(0),
      R => '0'
    );
\add_ln32_1_reg_1317_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => add_ln32_1_fu_628_p2(1),
      Q => add_ln32_1_reg_1317(1),
      R => '0'
    );
\add_ln32_1_reg_1317_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => add_ln32_1_fu_628_p2(2),
      Q => add_ln32_1_reg_1317(2),
      R => '0'
    );
\add_ln32_1_reg_1317_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => add_ln32_1_fu_628_p2(3),
      Q => add_ln32_1_reg_1317(3),
      R => '0'
    );
\add_ln32_1_reg_1317_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => add_ln32_1_fu_628_p2(4),
      Q => add_ln32_1_reg_1317(4),
      R => '0'
    );
\add_ln32_1_reg_1317_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => add_ln32_1_fu_628_p2(5),
      Q => add_ln32_1_reg_1317(5),
      R => '0'
    );
\add_ln32_1_reg_1317_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => add_ln32_1_fu_628_p2(6),
      Q => add_ln32_1_reg_1317(6),
      R => '0'
    );
\add_ln32_1_reg_1317_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => add_ln32_1_fu_628_p2(7),
      Q => add_ln32_1_reg_1317(7),
      R => '0'
    );
\add_ln32_1_reg_1317_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => add_ln32_1_fu_628_p2(8),
      Q => add_ln32_1_reg_1317(8),
      R => '0'
    );
\add_ln32_1_reg_1317_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => add_ln32_1_fu_628_p2(9),
      Q => add_ln32_1_reg_1317(9),
      R => '0'
    );
add_ln40_10_reg_1504_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 9) => B"000000000000000000000",
      A(8 downto 6) => A(8 downto 6),
      A(5) => tmp10_2_0_mid2_reg_1356_reg_i_4_n_5,
      A(4 downto 1) => A(4 downto 1),
      A(0) => tmp10_0_0_mid2_v_v_reg_1310(0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_ln40_10_reg_1504_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 4) => B"00000000000001",
      B(3) => Q(6),
      B(2) => Q(6),
      B(1) => Q(6),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_ln40_10_reg_1504_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 5) => B"0000000000000000000000000000000000000000000",
      C(4 downto 1) => add_ln40_3_fu_766_p2(4 downto 1),
      C(0) => \out_w_0_mid2_reg_1298_reg_n_5_[0]\,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_ln40_10_reg_1504_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_ln40_10_reg_1504_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_NS_fsm1,
      CEC => mul_ln48_1_reg_14060,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => tmp10_2_0_mid2_reg_13560,
      CEP => add_ln40_10_reg_15040,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_ln40_10_reg_1504_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_add_ln40_10_reg_1504_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_add_ln40_10_reg_1504_reg_P_UNCONNECTED(47 downto 14),
      P(13) => add_ln40_10_reg_1504_reg_n_97,
      P(12) => add_ln40_10_reg_1504_reg_n_98,
      P(11) => add_ln40_10_reg_1504_reg_n_99,
      P(10) => add_ln40_10_reg_1504_reg_n_100,
      P(9) => add_ln40_10_reg_1504_reg_n_101,
      P(8) => add_ln40_10_reg_1504_reg_n_102,
      P(7) => add_ln40_10_reg_1504_reg_n_103,
      P(6) => add_ln40_10_reg_1504_reg_n_104,
      P(5) => add_ln40_10_reg_1504_reg_n_105,
      P(4) => add_ln40_10_reg_1504_reg_n_106,
      P(3) => add_ln40_10_reg_1504_reg_n_107,
      P(2) => add_ln40_10_reg_1504_reg_n_108,
      P(1) => add_ln40_10_reg_1504_reg_n_109,
      P(0) => add_ln40_10_reg_1504_reg_n_110,
      PATTERNBDETECT => NLW_add_ln40_10_reg_1504_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_ln40_10_reg_1504_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_add_ln40_10_reg_1504_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_ln40_10_reg_1504_reg_UNDERFLOW_UNCONNECTED
    );
\add_ln48_4_reg_1524[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln_reg_1454(6),
      I1 => trunc_ln48_s_reg_1459(6),
      O => \add_ln48_4_reg_1524[11]_i_11_n_5\
    );
\add_ln48_4_reg_1524[11]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln_reg_1454(5),
      I1 => trunc_ln48_s_reg_1459(5),
      O => \add_ln48_4_reg_1524[11]_i_12_n_5\
    );
\add_ln48_4_reg_1524[11]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln_reg_1454(4),
      I1 => trunc_ln48_s_reg_1459(4),
      O => \add_ln48_4_reg_1524[11]_i_13_n_5\
    );
\add_ln48_4_reg_1524[11]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln_reg_1454(3),
      I1 => trunc_ln48_s_reg_1459(3),
      O => \add_ln48_4_reg_1524[11]_i_14_n_5\
    );
\add_ln48_4_reg_1524[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_4_reg_1524_reg[15]_i_10_n_10\,
      I1 => trunc_ln48_1_reg_1484(10),
      I2 => trunc_ln48_2_reg_1489(10),
      O => \add_ln48_4_reg_1524[11]_i_2_n_5\
    );
\add_ln48_4_reg_1524[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_4_reg_1524_reg[15]_i_10_n_11\,
      I1 => trunc_ln48_1_reg_1484(9),
      I2 => trunc_ln48_2_reg_1489(9),
      O => \add_ln48_4_reg_1524[11]_i_3_n_5\
    );
\add_ln48_4_reg_1524[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_4_reg_1524_reg[15]_i_10_n_12\,
      I1 => trunc_ln48_1_reg_1484(8),
      I2 => trunc_ln48_2_reg_1489(8),
      O => \add_ln48_4_reg_1524[11]_i_4_n_5\
    );
\add_ln48_4_reg_1524[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_4_reg_1524_reg[11]_i_10_n_9\,
      I1 => trunc_ln48_1_reg_1484(7),
      I2 => trunc_ln48_2_reg_1489(7),
      O => \add_ln48_4_reg_1524[11]_i_5_n_5\
    );
\add_ln48_4_reg_1524[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_4_reg_1524_reg[15]_i_10_n_9\,
      I1 => trunc_ln48_1_reg_1484(11),
      I2 => trunc_ln48_2_reg_1489(11),
      I3 => \add_ln48_4_reg_1524[11]_i_2_n_5\,
      O => \add_ln48_4_reg_1524[11]_i_6_n_5\
    );
\add_ln48_4_reg_1524[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_4_reg_1524_reg[15]_i_10_n_10\,
      I1 => trunc_ln48_1_reg_1484(10),
      I2 => trunc_ln48_2_reg_1489(10),
      I3 => \add_ln48_4_reg_1524[11]_i_3_n_5\,
      O => \add_ln48_4_reg_1524[11]_i_7_n_5\
    );
\add_ln48_4_reg_1524[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_4_reg_1524_reg[15]_i_10_n_11\,
      I1 => trunc_ln48_1_reg_1484(9),
      I2 => trunc_ln48_2_reg_1489(9),
      I3 => \add_ln48_4_reg_1524[11]_i_4_n_5\,
      O => \add_ln48_4_reg_1524[11]_i_8_n_5\
    );
\add_ln48_4_reg_1524[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_4_reg_1524_reg[15]_i_10_n_12\,
      I1 => trunc_ln48_1_reg_1484(8),
      I2 => trunc_ln48_2_reg_1489(8),
      I3 => \add_ln48_4_reg_1524[11]_i_5_n_5\,
      O => \add_ln48_4_reg_1524[11]_i_9_n_5\
    );
\add_ln48_4_reg_1524[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln_reg_1454(13),
      I1 => trunc_ln48_s_reg_1459(13),
      O => \add_ln48_4_reg_1524[15]_i_11_n_5\
    );
\add_ln48_4_reg_1524[15]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln_reg_1454(12),
      I1 => trunc_ln48_s_reg_1459(12),
      O => \add_ln48_4_reg_1524[15]_i_12_n_5\
    );
\add_ln48_4_reg_1524[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln_reg_1454(11),
      I1 => trunc_ln48_s_reg_1459(11),
      O => \add_ln48_4_reg_1524[15]_i_13_n_5\
    );
\add_ln48_4_reg_1524[15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln_reg_1454(10),
      I1 => trunc_ln48_s_reg_1459(10),
      O => \add_ln48_4_reg_1524[15]_i_18_n_5\
    );
\add_ln48_4_reg_1524[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln_reg_1454(9),
      I1 => trunc_ln48_s_reg_1459(9),
      O => \add_ln48_4_reg_1524[15]_i_19_n_5\
    );
\add_ln48_4_reg_1524[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_4_reg_1524_reg[15]_i_9_n_11\,
      I1 => trunc_ln48_1_reg_1484(13),
      I2 => trunc_ln48_2_reg_1489(13),
      O => \add_ln48_4_reg_1524[15]_i_2_n_5\
    );
\add_ln48_4_reg_1524[15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln_reg_1454(8),
      I1 => trunc_ln48_s_reg_1459(8),
      O => \add_ln48_4_reg_1524[15]_i_20_n_5\
    );
\add_ln48_4_reg_1524[15]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln_reg_1454(7),
      I1 => trunc_ln48_s_reg_1459(7),
      O => \add_ln48_4_reg_1524[15]_i_21_n_5\
    );
\add_ln48_4_reg_1524[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_4_reg_1524_reg[15]_i_9_n_12\,
      I1 => trunc_ln48_1_reg_1484(12),
      I2 => trunc_ln48_2_reg_1489(12),
      O => \add_ln48_4_reg_1524[15]_i_3_n_5\
    );
\add_ln48_4_reg_1524[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_4_reg_1524_reg[15]_i_10_n_9\,
      I1 => trunc_ln48_1_reg_1484(11),
      I2 => trunc_ln48_2_reg_1489(11),
      O => \add_ln48_4_reg_1524[15]_i_4_n_5\
    );
\add_ln48_4_reg_1524[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => trunc_ln48_2_reg_1489(14),
      I1 => trunc_ln48_1_reg_1484(14),
      I2 => \add_ln48_4_reg_1524_reg[15]_i_9_n_10\,
      I3 => trunc_ln48_1_reg_1484(15),
      I4 => \add_ln48_4_reg_1524_reg[15]_i_9_n_9\,
      I5 => trunc_ln48_2_reg_1489(15),
      O => \add_ln48_4_reg_1524[15]_i_5_n_5\
    );
\add_ln48_4_reg_1524[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_4_reg_1524[15]_i_2_n_5\,
      I1 => trunc_ln48_1_reg_1484(14),
      I2 => \add_ln48_4_reg_1524_reg[15]_i_9_n_10\,
      I3 => trunc_ln48_2_reg_1489(14),
      O => \add_ln48_4_reg_1524[15]_i_6_n_5\
    );
\add_ln48_4_reg_1524[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_4_reg_1524_reg[15]_i_9_n_11\,
      I1 => trunc_ln48_1_reg_1484(13),
      I2 => trunc_ln48_2_reg_1489(13),
      I3 => \add_ln48_4_reg_1524[15]_i_3_n_5\,
      O => \add_ln48_4_reg_1524[15]_i_7_n_5\
    );
\add_ln48_4_reg_1524[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_4_reg_1524_reg[15]_i_9_n_12\,
      I1 => trunc_ln48_1_reg_1484(12),
      I2 => trunc_ln48_2_reg_1489(12),
      I3 => \add_ln48_4_reg_1524[15]_i_4_n_5\,
      O => \add_ln48_4_reg_1524[15]_i_8_n_5\
    );
\add_ln48_4_reg_1524[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_4_reg_1524_reg[7]_i_10_n_10\,
      I1 => trunc_ln48_1_reg_1484(2),
      I2 => trunc_ln48_2_reg_1489(2),
      O => \add_ln48_4_reg_1524[3]_i_2_n_5\
    );
\add_ln48_4_reg_1524[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_4_reg_1524_reg[7]_i_10_n_11\,
      I1 => trunc_ln48_1_reg_1484(1),
      I2 => trunc_ln48_2_reg_1489(1),
      O => \add_ln48_4_reg_1524[3]_i_3_n_5\
    );
\add_ln48_4_reg_1524[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_4_reg_1524_reg[7]_i_10_n_12\,
      I1 => trunc_ln48_1_reg_1484(0),
      I2 => trunc_ln48_2_reg_1489(0),
      O => \add_ln48_4_reg_1524[3]_i_4_n_5\
    );
\add_ln48_4_reg_1524[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_4_reg_1524_reg[7]_i_10_n_9\,
      I1 => trunc_ln48_1_reg_1484(3),
      I2 => trunc_ln48_2_reg_1489(3),
      I3 => \add_ln48_4_reg_1524[3]_i_2_n_5\,
      O => \add_ln48_4_reg_1524[3]_i_5_n_5\
    );
\add_ln48_4_reg_1524[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_4_reg_1524_reg[7]_i_10_n_10\,
      I1 => trunc_ln48_1_reg_1484(2),
      I2 => trunc_ln48_2_reg_1489(2),
      I3 => \add_ln48_4_reg_1524[3]_i_3_n_5\,
      O => \add_ln48_4_reg_1524[3]_i_6_n_5\
    );
\add_ln48_4_reg_1524[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_4_reg_1524_reg[7]_i_10_n_11\,
      I1 => trunc_ln48_1_reg_1484(1),
      I2 => trunc_ln48_2_reg_1489(1),
      I3 => \add_ln48_4_reg_1524[3]_i_4_n_5\,
      O => \add_ln48_4_reg_1524[3]_i_7_n_5\
    );
\add_ln48_4_reg_1524[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln48_4_reg_1524_reg[7]_i_10_n_12\,
      I1 => trunc_ln48_1_reg_1484(0),
      I2 => trunc_ln48_2_reg_1489(0),
      O => \add_ln48_4_reg_1524[3]_i_8_n_5\
    );
\add_ln48_4_reg_1524[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln_reg_1454(2),
      I1 => trunc_ln48_s_reg_1459(2),
      O => \add_ln48_4_reg_1524[7]_i_11_n_5\
    );
\add_ln48_4_reg_1524[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln_reg_1454(1),
      I1 => trunc_ln48_s_reg_1459(1),
      O => \add_ln48_4_reg_1524[7]_i_12_n_5\
    );
\add_ln48_4_reg_1524[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln_reg_1454(0),
      I1 => trunc_ln48_s_reg_1459(0),
      O => \add_ln48_4_reg_1524[7]_i_13_n_5\
    );
\add_ln48_4_reg_1524[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1454(0),
      I1 => trunc_ln48_s_reg_1459(0),
      O => \add_ln48_4_reg_1524[7]_i_17_n_5\
    );
\add_ln48_4_reg_1524[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_4_reg_1524_reg[11]_i_10_n_10\,
      I1 => trunc_ln48_1_reg_1484(6),
      I2 => trunc_ln48_2_reg_1489(6),
      O => \add_ln48_4_reg_1524[7]_i_2_n_5\
    );
\add_ln48_4_reg_1524[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_4_reg_1524_reg[11]_i_10_n_11\,
      I1 => trunc_ln48_1_reg_1484(5),
      I2 => trunc_ln48_2_reg_1489(5),
      O => \add_ln48_4_reg_1524[7]_i_3_n_5\
    );
\add_ln48_4_reg_1524[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_4_reg_1524_reg[11]_i_10_n_12\,
      I1 => trunc_ln48_1_reg_1484(4),
      I2 => trunc_ln48_2_reg_1489(4),
      O => \add_ln48_4_reg_1524[7]_i_4_n_5\
    );
\add_ln48_4_reg_1524[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_4_reg_1524_reg[7]_i_10_n_9\,
      I1 => trunc_ln48_1_reg_1484(3),
      I2 => trunc_ln48_2_reg_1489(3),
      O => \add_ln48_4_reg_1524[7]_i_5_n_5\
    );
\add_ln48_4_reg_1524[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_4_reg_1524_reg[11]_i_10_n_9\,
      I1 => trunc_ln48_1_reg_1484(7),
      I2 => trunc_ln48_2_reg_1489(7),
      I3 => \add_ln48_4_reg_1524[7]_i_2_n_5\,
      O => \add_ln48_4_reg_1524[7]_i_6_n_5\
    );
\add_ln48_4_reg_1524[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_4_reg_1524_reg[11]_i_10_n_10\,
      I1 => trunc_ln48_1_reg_1484(6),
      I2 => trunc_ln48_2_reg_1489(6),
      I3 => \add_ln48_4_reg_1524[7]_i_3_n_5\,
      O => \add_ln48_4_reg_1524[7]_i_7_n_5\
    );
\add_ln48_4_reg_1524[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_4_reg_1524_reg[11]_i_10_n_11\,
      I1 => trunc_ln48_1_reg_1484(5),
      I2 => trunc_ln48_2_reg_1489(5),
      I3 => \add_ln48_4_reg_1524[7]_i_4_n_5\,
      O => \add_ln48_4_reg_1524[7]_i_8_n_5\
    );
\add_ln48_4_reg_1524[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_4_reg_1524_reg[11]_i_10_n_12\,
      I1 => trunc_ln48_1_reg_1484(4),
      I2 => trunc_ln48_2_reg_1489(4),
      I3 => \add_ln48_4_reg_1524[7]_i_5_n_5\,
      O => \add_ln48_4_reg_1524[7]_i_9_n_5\
    );
\add_ln48_4_reg_1524_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => add_ln48_4_fu_1000_p2(0),
      Q => add_ln48_4_reg_1524(0),
      R => '0'
    );
\add_ln48_4_reg_1524_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => add_ln48_4_fu_1000_p2(10),
      Q => add_ln48_4_reg_1524(10),
      R => '0'
    );
\add_ln48_4_reg_1524_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => add_ln48_4_fu_1000_p2(11),
      Q => add_ln48_4_reg_1524(11),
      R => '0'
    );
\add_ln48_4_reg_1524_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_4_reg_1524_reg[7]_i_1_n_5\,
      CO(3) => \add_ln48_4_reg_1524_reg[11]_i_1_n_5\,
      CO(2) => \add_ln48_4_reg_1524_reg[11]_i_1_n_6\,
      CO(1) => \add_ln48_4_reg_1524_reg[11]_i_1_n_7\,
      CO(0) => \add_ln48_4_reg_1524_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln48_4_reg_1524[11]_i_2_n_5\,
      DI(2) => \add_ln48_4_reg_1524[11]_i_3_n_5\,
      DI(1) => \add_ln48_4_reg_1524[11]_i_4_n_5\,
      DI(0) => \add_ln48_4_reg_1524[11]_i_5_n_5\,
      O(3 downto 0) => add_ln48_4_fu_1000_p2(11 downto 8),
      S(3) => \add_ln48_4_reg_1524[11]_i_6_n_5\,
      S(2) => \add_ln48_4_reg_1524[11]_i_7_n_5\,
      S(1) => \add_ln48_4_reg_1524[11]_i_8_n_5\,
      S(0) => \add_ln48_4_reg_1524[11]_i_9_n_5\
    );
\add_ln48_4_reg_1524_reg[11]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_4_reg_1524_reg[7]_i_10_n_5\,
      CO(3) => \add_ln48_4_reg_1524_reg[11]_i_10_n_5\,
      CO(2) => \add_ln48_4_reg_1524_reg[11]_i_10_n_6\,
      CO(1) => \add_ln48_4_reg_1524_reg[11]_i_10_n_7\,
      CO(0) => \add_ln48_4_reg_1524_reg[11]_i_10_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln48_4_reg_1524[11]_i_11_n_5\,
      DI(2) => \add_ln48_4_reg_1524[11]_i_12_n_5\,
      DI(1) => \add_ln48_4_reg_1524[11]_i_13_n_5\,
      DI(0) => \add_ln48_4_reg_1524[11]_i_14_n_5\,
      O(3) => \add_ln48_4_reg_1524_reg[11]_i_10_n_9\,
      O(2) => \add_ln48_4_reg_1524_reg[11]_i_10_n_10\,
      O(1) => \add_ln48_4_reg_1524_reg[11]_i_10_n_11\,
      O(0) => \add_ln48_4_reg_1524_reg[11]_i_10_n_12\,
      S(3) => network_mul_mul_16s_16s_29_1_1_U34_n_39,
      S(2) => network_mul_mul_16s_16s_29_1_1_U34_n_40,
      S(1) => network_mul_mul_16s_16s_29_1_1_U34_n_41,
      S(0) => network_mul_mul_16s_16s_29_1_1_U34_n_42
    );
\add_ln48_4_reg_1524_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => add_ln48_4_fu_1000_p2(12),
      Q => add_ln48_4_reg_1524(12),
      R => '0'
    );
\add_ln48_4_reg_1524_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => add_ln48_4_fu_1000_p2(13),
      Q => add_ln48_4_reg_1524(13),
      R => '0'
    );
\add_ln48_4_reg_1524_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => add_ln48_4_fu_1000_p2(14),
      Q => add_ln48_4_reg_1524(14),
      R => '0'
    );
\add_ln48_4_reg_1524_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => add_ln48_4_fu_1000_p2(15),
      Q => add_ln48_4_reg_1524(15),
      R => '0'
    );
\add_ln48_4_reg_1524_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_4_reg_1524_reg[11]_i_1_n_5\,
      CO(3) => \NLW_add_ln48_4_reg_1524_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln48_4_reg_1524_reg[15]_i_1_n_6\,
      CO(1) => \add_ln48_4_reg_1524_reg[15]_i_1_n_7\,
      CO(0) => \add_ln48_4_reg_1524_reg[15]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln48_4_reg_1524[15]_i_2_n_5\,
      DI(1) => \add_ln48_4_reg_1524[15]_i_3_n_5\,
      DI(0) => \add_ln48_4_reg_1524[15]_i_4_n_5\,
      O(3 downto 0) => add_ln48_4_fu_1000_p2(15 downto 12),
      S(3) => \add_ln48_4_reg_1524[15]_i_5_n_5\,
      S(2) => \add_ln48_4_reg_1524[15]_i_6_n_5\,
      S(1) => \add_ln48_4_reg_1524[15]_i_7_n_5\,
      S(0) => \add_ln48_4_reg_1524[15]_i_8_n_5\
    );
\add_ln48_4_reg_1524_reg[15]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_4_reg_1524_reg[11]_i_10_n_5\,
      CO(3) => \add_ln48_4_reg_1524_reg[15]_i_10_n_5\,
      CO(2) => \add_ln48_4_reg_1524_reg[15]_i_10_n_6\,
      CO(1) => \add_ln48_4_reg_1524_reg[15]_i_10_n_7\,
      CO(0) => \add_ln48_4_reg_1524_reg[15]_i_10_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln48_4_reg_1524[15]_i_18_n_5\,
      DI(2) => \add_ln48_4_reg_1524[15]_i_19_n_5\,
      DI(1) => \add_ln48_4_reg_1524[15]_i_20_n_5\,
      DI(0) => \add_ln48_4_reg_1524[15]_i_21_n_5\,
      O(3) => \add_ln48_4_reg_1524_reg[15]_i_10_n_9\,
      O(2) => \add_ln48_4_reg_1524_reg[15]_i_10_n_10\,
      O(1) => \add_ln48_4_reg_1524_reg[15]_i_10_n_11\,
      O(0) => \add_ln48_4_reg_1524_reg[15]_i_10_n_12\,
      S(3) => network_mul_mul_16s_16s_29_1_1_U34_n_43,
      S(2) => network_mul_mul_16s_16s_29_1_1_U34_n_44,
      S(1) => network_mul_mul_16s_16s_29_1_1_U34_n_45,
      S(0) => network_mul_mul_16s_16s_29_1_1_U34_n_46
    );
\add_ln48_4_reg_1524_reg[15]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_4_reg_1524_reg[15]_i_10_n_5\,
      CO(3) => \NLW_add_ln48_4_reg_1524_reg[15]_i_9_CO_UNCONNECTED\(3),
      CO(2) => \add_ln48_4_reg_1524_reg[15]_i_9_n_6\,
      CO(1) => \add_ln48_4_reg_1524_reg[15]_i_9_n_7\,
      CO(0) => \add_ln48_4_reg_1524_reg[15]_i_9_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln48_4_reg_1524[15]_i_11_n_5\,
      DI(1) => \add_ln48_4_reg_1524[15]_i_12_n_5\,
      DI(0) => \add_ln48_4_reg_1524[15]_i_13_n_5\,
      O(3) => \add_ln48_4_reg_1524_reg[15]_i_9_n_9\,
      O(2) => \add_ln48_4_reg_1524_reg[15]_i_9_n_10\,
      O(1) => \add_ln48_4_reg_1524_reg[15]_i_9_n_11\,
      O(0) => \add_ln48_4_reg_1524_reg[15]_i_9_n_12\,
      S(3) => network_mul_mul_16s_16s_29_1_1_U34_n_47,
      S(2) => network_mul_mul_16s_16s_29_1_1_U34_n_48,
      S(1) => network_mul_mul_16s_16s_29_1_1_U34_n_49,
      S(0) => network_mul_mul_16s_16s_29_1_1_U34_n_50
    );
\add_ln48_4_reg_1524_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => add_ln48_4_fu_1000_p2(1),
      Q => add_ln48_4_reg_1524(1),
      R => '0'
    );
\add_ln48_4_reg_1524_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => add_ln48_4_fu_1000_p2(2),
      Q => add_ln48_4_reg_1524(2),
      R => '0'
    );
\add_ln48_4_reg_1524_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => add_ln48_4_fu_1000_p2(3),
      Q => add_ln48_4_reg_1524(3),
      R => '0'
    );
\add_ln48_4_reg_1524_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln48_4_reg_1524_reg[3]_i_1_n_5\,
      CO(2) => \add_ln48_4_reg_1524_reg[3]_i_1_n_6\,
      CO(1) => \add_ln48_4_reg_1524_reg[3]_i_1_n_7\,
      CO(0) => \add_ln48_4_reg_1524_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln48_4_reg_1524[3]_i_2_n_5\,
      DI(2) => \add_ln48_4_reg_1524[3]_i_3_n_5\,
      DI(1) => \add_ln48_4_reg_1524[3]_i_4_n_5\,
      DI(0) => '0',
      O(3 downto 0) => add_ln48_4_fu_1000_p2(3 downto 0),
      S(3) => \add_ln48_4_reg_1524[3]_i_5_n_5\,
      S(2) => \add_ln48_4_reg_1524[3]_i_6_n_5\,
      S(1) => \add_ln48_4_reg_1524[3]_i_7_n_5\,
      S(0) => \add_ln48_4_reg_1524[3]_i_8_n_5\
    );
\add_ln48_4_reg_1524_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => add_ln48_4_fu_1000_p2(4),
      Q => add_ln48_4_reg_1524(4),
      R => '0'
    );
\add_ln48_4_reg_1524_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => add_ln48_4_fu_1000_p2(5),
      Q => add_ln48_4_reg_1524(5),
      R => '0'
    );
\add_ln48_4_reg_1524_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => add_ln48_4_fu_1000_p2(6),
      Q => add_ln48_4_reg_1524(6),
      R => '0'
    );
\add_ln48_4_reg_1524_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => add_ln48_4_fu_1000_p2(7),
      Q => add_ln48_4_reg_1524(7),
      R => '0'
    );
\add_ln48_4_reg_1524_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_4_reg_1524_reg[3]_i_1_n_5\,
      CO(3) => \add_ln48_4_reg_1524_reg[7]_i_1_n_5\,
      CO(2) => \add_ln48_4_reg_1524_reg[7]_i_1_n_6\,
      CO(1) => \add_ln48_4_reg_1524_reg[7]_i_1_n_7\,
      CO(0) => \add_ln48_4_reg_1524_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln48_4_reg_1524[7]_i_2_n_5\,
      DI(2) => \add_ln48_4_reg_1524[7]_i_3_n_5\,
      DI(1) => \add_ln48_4_reg_1524[7]_i_4_n_5\,
      DI(0) => \add_ln48_4_reg_1524[7]_i_5_n_5\,
      O(3 downto 0) => add_ln48_4_fu_1000_p2(7 downto 4),
      S(3) => \add_ln48_4_reg_1524[7]_i_6_n_5\,
      S(2) => \add_ln48_4_reg_1524[7]_i_7_n_5\,
      S(1) => \add_ln48_4_reg_1524[7]_i_8_n_5\,
      S(0) => \add_ln48_4_reg_1524[7]_i_9_n_5\
    );
\add_ln48_4_reg_1524_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln48_4_reg_1524_reg[7]_i_10_n_5\,
      CO(2) => \add_ln48_4_reg_1524_reg[7]_i_10_n_6\,
      CO(1) => \add_ln48_4_reg_1524_reg[7]_i_10_n_7\,
      CO(0) => \add_ln48_4_reg_1524_reg[7]_i_10_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln48_4_reg_1524[7]_i_11_n_5\,
      DI(2) => \add_ln48_4_reg_1524[7]_i_12_n_5\,
      DI(1) => \add_ln48_4_reg_1524[7]_i_13_n_5\,
      DI(0) => '0',
      O(3) => \add_ln48_4_reg_1524_reg[7]_i_10_n_9\,
      O(2) => \add_ln48_4_reg_1524_reg[7]_i_10_n_10\,
      O(1) => \add_ln48_4_reg_1524_reg[7]_i_10_n_11\,
      O(0) => \add_ln48_4_reg_1524_reg[7]_i_10_n_12\,
      S(3) => network_mul_mul_16s_16s_29_1_1_U34_n_36,
      S(2) => network_mul_mul_16s_16s_29_1_1_U34_n_37,
      S(1) => network_mul_mul_16s_16s_29_1_1_U34_n_38,
      S(0) => \add_ln48_4_reg_1524[7]_i_17_n_5\
    );
\add_ln48_4_reg_1524_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => add_ln48_4_fu_1000_p2(8),
      Q => add_ln48_4_reg_1524(8),
      R => '0'
    );
\add_ln48_4_reg_1524_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => add_ln48_4_fu_1000_p2(9),
      Q => add_ln48_4_reg_1524(9),
      R => '0'
    );
\add_ln48_5_reg_1544[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_4_reg_1514(11),
      I1 => trunc_ln48_3_reg_1509(11),
      O => \add_ln48_5_reg_1544[11]_i_2_n_5\
    );
\add_ln48_5_reg_1544[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_4_reg_1514(10),
      I1 => trunc_ln48_3_reg_1509(10),
      O => \add_ln48_5_reg_1544[11]_i_3_n_5\
    );
\add_ln48_5_reg_1544[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_4_reg_1514(9),
      I1 => trunc_ln48_3_reg_1509(9),
      O => \add_ln48_5_reg_1544[11]_i_4_n_5\
    );
\add_ln48_5_reg_1544[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_4_reg_1514(8),
      I1 => trunc_ln48_3_reg_1509(8),
      O => \add_ln48_5_reg_1544[11]_i_5_n_5\
    );
\add_ln48_5_reg_1544[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_4_reg_1514(15),
      I1 => trunc_ln48_3_reg_1509(15),
      O => \add_ln48_5_reg_1544[15]_i_2_n_5\
    );
\add_ln48_5_reg_1544[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_4_reg_1514(14),
      I1 => trunc_ln48_3_reg_1509(14),
      O => \add_ln48_5_reg_1544[15]_i_3_n_5\
    );
\add_ln48_5_reg_1544[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_4_reg_1514(13),
      I1 => trunc_ln48_3_reg_1509(13),
      O => \add_ln48_5_reg_1544[15]_i_4_n_5\
    );
\add_ln48_5_reg_1544[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_4_reg_1514(12),
      I1 => trunc_ln48_3_reg_1509(12),
      O => \add_ln48_5_reg_1544[15]_i_5_n_5\
    );
\add_ln48_5_reg_1544[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_4_reg_1514(3),
      I1 => trunc_ln48_3_reg_1509(3),
      O => \add_ln48_5_reg_1544[3]_i_2_n_5\
    );
\add_ln48_5_reg_1544[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_4_reg_1514(2),
      I1 => trunc_ln48_3_reg_1509(2),
      O => \add_ln48_5_reg_1544[3]_i_3_n_5\
    );
\add_ln48_5_reg_1544[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_4_reg_1514(1),
      I1 => trunc_ln48_3_reg_1509(1),
      O => \add_ln48_5_reg_1544[3]_i_4_n_5\
    );
\add_ln48_5_reg_1544[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_4_reg_1514(0),
      I1 => trunc_ln48_3_reg_1509(0),
      O => \add_ln48_5_reg_1544[3]_i_5_n_5\
    );
\add_ln48_5_reg_1544[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_4_reg_1514(7),
      I1 => trunc_ln48_3_reg_1509(7),
      O => \add_ln48_5_reg_1544[7]_i_2_n_5\
    );
\add_ln48_5_reg_1544[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_4_reg_1514(6),
      I1 => trunc_ln48_3_reg_1509(6),
      O => \add_ln48_5_reg_1544[7]_i_3_n_5\
    );
\add_ln48_5_reg_1544[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_4_reg_1514(5),
      I1 => trunc_ln48_3_reg_1509(5),
      O => \add_ln48_5_reg_1544[7]_i_4_n_5\
    );
\add_ln48_5_reg_1544[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln48_4_reg_1514(4),
      I1 => trunc_ln48_3_reg_1509(4),
      O => \add_ln48_5_reg_1544[7]_i_5_n_5\
    );
\add_ln48_5_reg_1544_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_5_reg_15440,
      D => add_ln48_5_fu_1073_p2(0),
      Q => add_ln48_5_reg_1544(0),
      R => '0'
    );
\add_ln48_5_reg_1544_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_5_reg_15440,
      D => add_ln48_5_fu_1073_p2(10),
      Q => add_ln48_5_reg_1544(10),
      R => '0'
    );
\add_ln48_5_reg_1544_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_5_reg_15440,
      D => add_ln48_5_fu_1073_p2(11),
      Q => add_ln48_5_reg_1544(11),
      R => '0'
    );
\add_ln48_5_reg_1544_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_5_reg_1544_reg[7]_i_1_n_5\,
      CO(3) => \add_ln48_5_reg_1544_reg[11]_i_1_n_5\,
      CO(2) => \add_ln48_5_reg_1544_reg[11]_i_1_n_6\,
      CO(1) => \add_ln48_5_reg_1544_reg[11]_i_1_n_7\,
      CO(0) => \add_ln48_5_reg_1544_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln48_4_reg_1514(11 downto 8),
      O(3 downto 0) => add_ln48_5_fu_1073_p2(11 downto 8),
      S(3) => \add_ln48_5_reg_1544[11]_i_2_n_5\,
      S(2) => \add_ln48_5_reg_1544[11]_i_3_n_5\,
      S(1) => \add_ln48_5_reg_1544[11]_i_4_n_5\,
      S(0) => \add_ln48_5_reg_1544[11]_i_5_n_5\
    );
\add_ln48_5_reg_1544_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_5_reg_15440,
      D => add_ln48_5_fu_1073_p2(12),
      Q => add_ln48_5_reg_1544(12),
      R => '0'
    );
\add_ln48_5_reg_1544_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_5_reg_15440,
      D => add_ln48_5_fu_1073_p2(13),
      Q => add_ln48_5_reg_1544(13),
      R => '0'
    );
\add_ln48_5_reg_1544_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_5_reg_15440,
      D => add_ln48_5_fu_1073_p2(14),
      Q => add_ln48_5_reg_1544(14),
      R => '0'
    );
\add_ln48_5_reg_1544_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_5_reg_15440,
      D => add_ln48_5_fu_1073_p2(15),
      Q => add_ln48_5_reg_1544(15),
      R => '0'
    );
\add_ln48_5_reg_1544_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_5_reg_1544_reg[11]_i_1_n_5\,
      CO(3) => \NLW_add_ln48_5_reg_1544_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln48_5_reg_1544_reg[15]_i_1_n_6\,
      CO(1) => \add_ln48_5_reg_1544_reg[15]_i_1_n_7\,
      CO(0) => \add_ln48_5_reg_1544_reg[15]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => trunc_ln48_4_reg_1514(14 downto 12),
      O(3 downto 0) => add_ln48_5_fu_1073_p2(15 downto 12),
      S(3) => \add_ln48_5_reg_1544[15]_i_2_n_5\,
      S(2) => \add_ln48_5_reg_1544[15]_i_3_n_5\,
      S(1) => \add_ln48_5_reg_1544[15]_i_4_n_5\,
      S(0) => \add_ln48_5_reg_1544[15]_i_5_n_5\
    );
\add_ln48_5_reg_1544_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_5_reg_15440,
      D => add_ln48_5_fu_1073_p2(1),
      Q => add_ln48_5_reg_1544(1),
      R => '0'
    );
\add_ln48_5_reg_1544_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_5_reg_15440,
      D => add_ln48_5_fu_1073_p2(2),
      Q => add_ln48_5_reg_1544(2),
      R => '0'
    );
\add_ln48_5_reg_1544_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_5_reg_15440,
      D => add_ln48_5_fu_1073_p2(3),
      Q => add_ln48_5_reg_1544(3),
      R => '0'
    );
\add_ln48_5_reg_1544_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln48_5_reg_1544_reg[3]_i_1_n_5\,
      CO(2) => \add_ln48_5_reg_1544_reg[3]_i_1_n_6\,
      CO(1) => \add_ln48_5_reg_1544_reg[3]_i_1_n_7\,
      CO(0) => \add_ln48_5_reg_1544_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln48_4_reg_1514(3 downto 0),
      O(3 downto 0) => add_ln48_5_fu_1073_p2(3 downto 0),
      S(3) => \add_ln48_5_reg_1544[3]_i_2_n_5\,
      S(2) => \add_ln48_5_reg_1544[3]_i_3_n_5\,
      S(1) => \add_ln48_5_reg_1544[3]_i_4_n_5\,
      S(0) => \add_ln48_5_reg_1544[3]_i_5_n_5\
    );
\add_ln48_5_reg_1544_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_5_reg_15440,
      D => add_ln48_5_fu_1073_p2(4),
      Q => add_ln48_5_reg_1544(4),
      R => '0'
    );
\add_ln48_5_reg_1544_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_5_reg_15440,
      D => add_ln48_5_fu_1073_p2(5),
      Q => add_ln48_5_reg_1544(5),
      R => '0'
    );
\add_ln48_5_reg_1544_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_5_reg_15440,
      D => add_ln48_5_fu_1073_p2(6),
      Q => add_ln48_5_reg_1544(6),
      R => '0'
    );
\add_ln48_5_reg_1544_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_5_reg_15440,
      D => add_ln48_5_fu_1073_p2(7),
      Q => add_ln48_5_reg_1544(7),
      R => '0'
    );
\add_ln48_5_reg_1544_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_5_reg_1544_reg[3]_i_1_n_5\,
      CO(3) => \add_ln48_5_reg_1544_reg[7]_i_1_n_5\,
      CO(2) => \add_ln48_5_reg_1544_reg[7]_i_1_n_6\,
      CO(1) => \add_ln48_5_reg_1544_reg[7]_i_1_n_7\,
      CO(0) => \add_ln48_5_reg_1544_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln48_4_reg_1514(7 downto 4),
      O(3 downto 0) => add_ln48_5_fu_1073_p2(7 downto 4),
      S(3) => \add_ln48_5_reg_1544[7]_i_2_n_5\,
      S(2) => \add_ln48_5_reg_1544[7]_i_3_n_5\,
      S(1) => \add_ln48_5_reg_1544[7]_i_4_n_5\,
      S(0) => \add_ln48_5_reg_1544[7]_i_5_n_5\
    );
\add_ln48_5_reg_1544_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_5_reg_15440,
      D => add_ln48_5_fu_1073_p2(8),
      Q => add_ln48_5_reg_1544(8),
      R => '0'
    );
\add_ln48_5_reg_1544_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_5_reg_15440,
      D => add_ln48_5_fu_1073_p2(9),
      Q => add_ln48_5_reg_1544(9),
      R => '0'
    );
\add_ln48_9_reg_1559[11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_5_reg_1534(6),
      I1 => add_ln48_5_reg_1544(6),
      I2 => add_ln48_4_reg_1524(6),
      O => \add_ln48_9_reg_1559[11]_i_11_n_5\
    );
\add_ln48_9_reg_1559[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_5_reg_1534(5),
      I1 => add_ln48_5_reg_1544(5),
      I2 => add_ln48_4_reg_1524(5),
      O => \add_ln48_9_reg_1559[11]_i_12_n_5\
    );
\add_ln48_9_reg_1559[11]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_5_reg_1534(4),
      I1 => add_ln48_5_reg_1544(4),
      I2 => add_ln48_4_reg_1524(4),
      O => \add_ln48_9_reg_1559[11]_i_13_n_5\
    );
\add_ln48_9_reg_1559[11]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_5_reg_1534(3),
      I1 => add_ln48_5_reg_1544(3),
      I2 => add_ln48_4_reg_1524(3),
      O => \add_ln48_9_reg_1559[11]_i_14_n_5\
    );
\add_ln48_9_reg_1559[11]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_5_reg_1534(7),
      I1 => add_ln48_5_reg_1544(7),
      I2 => add_ln48_4_reg_1524(7),
      I3 => \add_ln48_9_reg_1559[11]_i_11_n_5\,
      O => \add_ln48_9_reg_1559[11]_i_15_n_5\
    );
\add_ln48_9_reg_1559[11]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_5_reg_1534(6),
      I1 => add_ln48_5_reg_1544(6),
      I2 => add_ln48_4_reg_1524(6),
      I3 => \add_ln48_9_reg_1559[11]_i_12_n_5\,
      O => \add_ln48_9_reg_1559[11]_i_16_n_5\
    );
\add_ln48_9_reg_1559[11]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_5_reg_1534(5),
      I1 => add_ln48_5_reg_1544(5),
      I2 => add_ln48_4_reg_1524(5),
      I3 => \add_ln48_9_reg_1559[11]_i_13_n_5\,
      O => \add_ln48_9_reg_1559[11]_i_17_n_5\
    );
\add_ln48_9_reg_1559[11]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_5_reg_1534(4),
      I1 => add_ln48_5_reg_1544(4),
      I2 => add_ln48_4_reg_1524(4),
      I3 => \add_ln48_9_reg_1559[11]_i_14_n_5\,
      O => \add_ln48_9_reg_1559[11]_i_18_n_5\
    );
\add_ln48_9_reg_1559[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_9_reg_1559_reg[15]_i_11_n_10\,
      I1 => trunc_ln48_6_reg_1539(10),
      I2 => trunc_ln48_7_reg_1549(10),
      O => \add_ln48_9_reg_1559[11]_i_2_n_5\
    );
\add_ln48_9_reg_1559[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_9_reg_1559_reg[15]_i_11_n_11\,
      I1 => trunc_ln48_6_reg_1539(9),
      I2 => trunc_ln48_7_reg_1549(9),
      O => \add_ln48_9_reg_1559[11]_i_3_n_5\
    );
\add_ln48_9_reg_1559[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_9_reg_1559_reg[15]_i_11_n_12\,
      I1 => trunc_ln48_6_reg_1539(8),
      I2 => trunc_ln48_7_reg_1549(8),
      O => \add_ln48_9_reg_1559[11]_i_4_n_5\
    );
\add_ln48_9_reg_1559[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_9_reg_1559_reg[11]_i_10_n_9\,
      I1 => trunc_ln48_6_reg_1539(7),
      I2 => trunc_ln48_7_reg_1549(7),
      O => \add_ln48_9_reg_1559[11]_i_5_n_5\
    );
\add_ln48_9_reg_1559[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_9_reg_1559_reg[15]_i_11_n_9\,
      I1 => trunc_ln48_6_reg_1539(11),
      I2 => trunc_ln48_7_reg_1549(11),
      I3 => \add_ln48_9_reg_1559[11]_i_2_n_5\,
      O => \add_ln48_9_reg_1559[11]_i_6_n_5\
    );
\add_ln48_9_reg_1559[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_9_reg_1559_reg[15]_i_11_n_10\,
      I1 => trunc_ln48_6_reg_1539(10),
      I2 => trunc_ln48_7_reg_1549(10),
      I3 => \add_ln48_9_reg_1559[11]_i_3_n_5\,
      O => \add_ln48_9_reg_1559[11]_i_7_n_5\
    );
\add_ln48_9_reg_1559[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_9_reg_1559_reg[15]_i_11_n_11\,
      I1 => trunc_ln48_6_reg_1539(9),
      I2 => trunc_ln48_7_reg_1549(9),
      I3 => \add_ln48_9_reg_1559[11]_i_4_n_5\,
      O => \add_ln48_9_reg_1559[11]_i_8_n_5\
    );
\add_ln48_9_reg_1559[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_9_reg_1559_reg[15]_i_11_n_12\,
      I1 => trunc_ln48_6_reg_1539(8),
      I2 => trunc_ln48_7_reg_1549(8),
      I3 => \add_ln48_9_reg_1559[11]_i_5_n_5\,
      O => \add_ln48_9_reg_1559[11]_i_9_n_5\
    );
\add_ln48_9_reg_1559[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(0),
      I1 => \icmp_ln23_reg_1243_pp0_iter1_reg_reg_n_5_[0]\,
      O => add_ln48_9_reg_15590
    );
\add_ln48_9_reg_1559[15]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_5_reg_1534(13),
      I1 => add_ln48_5_reg_1544(13),
      I2 => add_ln48_4_reg_1524(13),
      O => \add_ln48_9_reg_1559[15]_i_12_n_5\
    );
\add_ln48_9_reg_1559[15]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_5_reg_1534(12),
      I1 => add_ln48_5_reg_1544(12),
      I2 => add_ln48_4_reg_1524(12),
      O => \add_ln48_9_reg_1559[15]_i_13_n_5\
    );
\add_ln48_9_reg_1559[15]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_5_reg_1534(11),
      I1 => add_ln48_5_reg_1544(11),
      I2 => add_ln48_4_reg_1524(11),
      O => \add_ln48_9_reg_1559[15]_i_14_n_5\
    );
\add_ln48_9_reg_1559[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln48_4_reg_1524(14),
      I1 => add_ln48_5_reg_1544(14),
      I2 => trunc_ln48_5_reg_1534(14),
      I3 => add_ln48_5_reg_1544(15),
      I4 => trunc_ln48_5_reg_1534(15),
      I5 => add_ln48_4_reg_1524(15),
      O => \add_ln48_9_reg_1559[15]_i_15_n_5\
    );
\add_ln48_9_reg_1559[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_9_reg_1559[15]_i_12_n_5\,
      I1 => add_ln48_5_reg_1544(14),
      I2 => trunc_ln48_5_reg_1534(14),
      I3 => add_ln48_4_reg_1524(14),
      O => \add_ln48_9_reg_1559[15]_i_16_n_5\
    );
\add_ln48_9_reg_1559[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_5_reg_1534(13),
      I1 => add_ln48_5_reg_1544(13),
      I2 => add_ln48_4_reg_1524(13),
      I3 => \add_ln48_9_reg_1559[15]_i_13_n_5\,
      O => \add_ln48_9_reg_1559[15]_i_17_n_5\
    );
\add_ln48_9_reg_1559[15]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_5_reg_1534(12),
      I1 => add_ln48_5_reg_1544(12),
      I2 => add_ln48_4_reg_1524(12),
      I3 => \add_ln48_9_reg_1559[15]_i_14_n_5\,
      O => \add_ln48_9_reg_1559[15]_i_18_n_5\
    );
\add_ln48_9_reg_1559[15]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_5_reg_1534(10),
      I1 => add_ln48_5_reg_1544(10),
      I2 => add_ln48_4_reg_1524(10),
      O => \add_ln48_9_reg_1559[15]_i_19_n_5\
    );
\add_ln48_9_reg_1559[15]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_5_reg_1534(9),
      I1 => add_ln48_5_reg_1544(9),
      I2 => add_ln48_4_reg_1524(9),
      O => \add_ln48_9_reg_1559[15]_i_20_n_5\
    );
\add_ln48_9_reg_1559[15]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_5_reg_1534(8),
      I1 => add_ln48_5_reg_1544(8),
      I2 => add_ln48_4_reg_1524(8),
      O => \add_ln48_9_reg_1559[15]_i_21_n_5\
    );
\add_ln48_9_reg_1559[15]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_5_reg_1534(7),
      I1 => add_ln48_5_reg_1544(7),
      I2 => add_ln48_4_reg_1524(7),
      O => \add_ln48_9_reg_1559[15]_i_22_n_5\
    );
\add_ln48_9_reg_1559[15]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_5_reg_1534(11),
      I1 => add_ln48_5_reg_1544(11),
      I2 => add_ln48_4_reg_1524(11),
      I3 => \add_ln48_9_reg_1559[15]_i_19_n_5\,
      O => \add_ln48_9_reg_1559[15]_i_23_n_5\
    );
\add_ln48_9_reg_1559[15]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_5_reg_1534(10),
      I1 => add_ln48_5_reg_1544(10),
      I2 => add_ln48_4_reg_1524(10),
      I3 => \add_ln48_9_reg_1559[15]_i_20_n_5\,
      O => \add_ln48_9_reg_1559[15]_i_24_n_5\
    );
\add_ln48_9_reg_1559[15]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_5_reg_1534(9),
      I1 => add_ln48_5_reg_1544(9),
      I2 => add_ln48_4_reg_1524(9),
      I3 => \add_ln48_9_reg_1559[15]_i_21_n_5\,
      O => \add_ln48_9_reg_1559[15]_i_25_n_5\
    );
\add_ln48_9_reg_1559[15]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_5_reg_1534(8),
      I1 => add_ln48_5_reg_1544(8),
      I2 => add_ln48_4_reg_1524(8),
      I3 => \add_ln48_9_reg_1559[15]_i_22_n_5\,
      O => \add_ln48_9_reg_1559[15]_i_26_n_5\
    );
\add_ln48_9_reg_1559[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_9_reg_1559_reg[15]_i_10_n_11\,
      I1 => trunc_ln48_6_reg_1539(13),
      I2 => trunc_ln48_7_reg_1549(13),
      O => \add_ln48_9_reg_1559[15]_i_3_n_5\
    );
\add_ln48_9_reg_1559[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_9_reg_1559_reg[15]_i_10_n_12\,
      I1 => trunc_ln48_6_reg_1539(12),
      I2 => trunc_ln48_7_reg_1549(12),
      O => \add_ln48_9_reg_1559[15]_i_4_n_5\
    );
\add_ln48_9_reg_1559[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_9_reg_1559_reg[15]_i_11_n_9\,
      I1 => trunc_ln48_6_reg_1539(11),
      I2 => trunc_ln48_7_reg_1549(11),
      O => \add_ln48_9_reg_1559[15]_i_5_n_5\
    );
\add_ln48_9_reg_1559[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => trunc_ln48_7_reg_1549(14),
      I1 => trunc_ln48_6_reg_1539(14),
      I2 => \add_ln48_9_reg_1559_reg[15]_i_10_n_10\,
      I3 => trunc_ln48_6_reg_1539(15),
      I4 => \add_ln48_9_reg_1559_reg[15]_i_10_n_9\,
      I5 => trunc_ln48_7_reg_1549(15),
      O => \add_ln48_9_reg_1559[15]_i_6_n_5\
    );
\add_ln48_9_reg_1559[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_9_reg_1559[15]_i_3_n_5\,
      I1 => trunc_ln48_6_reg_1539(14),
      I2 => \add_ln48_9_reg_1559_reg[15]_i_10_n_10\,
      I3 => trunc_ln48_7_reg_1549(14),
      O => \add_ln48_9_reg_1559[15]_i_7_n_5\
    );
\add_ln48_9_reg_1559[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_9_reg_1559_reg[15]_i_10_n_11\,
      I1 => trunc_ln48_6_reg_1539(13),
      I2 => trunc_ln48_7_reg_1549(13),
      I3 => \add_ln48_9_reg_1559[15]_i_4_n_5\,
      O => \add_ln48_9_reg_1559[15]_i_8_n_5\
    );
\add_ln48_9_reg_1559[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_9_reg_1559_reg[15]_i_10_n_12\,
      I1 => trunc_ln48_6_reg_1539(12),
      I2 => trunc_ln48_7_reg_1549(12),
      I3 => \add_ln48_9_reg_1559[15]_i_5_n_5\,
      O => \add_ln48_9_reg_1559[15]_i_9_n_5\
    );
\add_ln48_9_reg_1559[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_9_reg_1559_reg[7]_i_10_n_10\,
      I1 => trunc_ln48_6_reg_1539(2),
      I2 => trunc_ln48_7_reg_1549(2),
      O => \add_ln48_9_reg_1559[3]_i_2_n_5\
    );
\add_ln48_9_reg_1559[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_9_reg_1559_reg[7]_i_10_n_11\,
      I1 => trunc_ln48_6_reg_1539(1),
      I2 => trunc_ln48_7_reg_1549(1),
      O => \add_ln48_9_reg_1559[3]_i_3_n_5\
    );
\add_ln48_9_reg_1559[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_9_reg_1559_reg[7]_i_10_n_12\,
      I1 => trunc_ln48_6_reg_1539(0),
      I2 => trunc_ln48_7_reg_1549(0),
      O => \add_ln48_9_reg_1559[3]_i_4_n_5\
    );
\add_ln48_9_reg_1559[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_9_reg_1559_reg[7]_i_10_n_9\,
      I1 => trunc_ln48_6_reg_1539(3),
      I2 => trunc_ln48_7_reg_1549(3),
      I3 => \add_ln48_9_reg_1559[3]_i_2_n_5\,
      O => \add_ln48_9_reg_1559[3]_i_5_n_5\
    );
\add_ln48_9_reg_1559[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_9_reg_1559_reg[7]_i_10_n_10\,
      I1 => trunc_ln48_6_reg_1539(2),
      I2 => trunc_ln48_7_reg_1549(2),
      I3 => \add_ln48_9_reg_1559[3]_i_3_n_5\,
      O => \add_ln48_9_reg_1559[3]_i_6_n_5\
    );
\add_ln48_9_reg_1559[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_9_reg_1559_reg[7]_i_10_n_11\,
      I1 => trunc_ln48_6_reg_1539(1),
      I2 => trunc_ln48_7_reg_1549(1),
      I3 => \add_ln48_9_reg_1559[3]_i_4_n_5\,
      O => \add_ln48_9_reg_1559[3]_i_7_n_5\
    );
\add_ln48_9_reg_1559[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln48_9_reg_1559_reg[7]_i_10_n_12\,
      I1 => trunc_ln48_6_reg_1539(0),
      I2 => trunc_ln48_7_reg_1549(0),
      O => \add_ln48_9_reg_1559[3]_i_8_n_5\
    );
\add_ln48_9_reg_1559[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_5_reg_1534(2),
      I1 => add_ln48_5_reg_1544(2),
      I2 => add_ln48_4_reg_1524(2),
      O => \add_ln48_9_reg_1559[7]_i_11_n_5\
    );
\add_ln48_9_reg_1559[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_5_reg_1534(1),
      I1 => add_ln48_5_reg_1544(1),
      I2 => add_ln48_4_reg_1524(1),
      O => \add_ln48_9_reg_1559[7]_i_12_n_5\
    );
\add_ln48_9_reg_1559[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln48_5_reg_1534(0),
      I1 => add_ln48_5_reg_1544(0),
      I2 => add_ln48_4_reg_1524(0),
      O => \add_ln48_9_reg_1559[7]_i_13_n_5\
    );
\add_ln48_9_reg_1559[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_5_reg_1534(3),
      I1 => add_ln48_5_reg_1544(3),
      I2 => add_ln48_4_reg_1524(3),
      I3 => \add_ln48_9_reg_1559[7]_i_11_n_5\,
      O => \add_ln48_9_reg_1559[7]_i_14_n_5\
    );
\add_ln48_9_reg_1559[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_5_reg_1534(2),
      I1 => add_ln48_5_reg_1544(2),
      I2 => add_ln48_4_reg_1524(2),
      I3 => \add_ln48_9_reg_1559[7]_i_12_n_5\,
      O => \add_ln48_9_reg_1559[7]_i_15_n_5\
    );
\add_ln48_9_reg_1559[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln48_5_reg_1534(1),
      I1 => add_ln48_5_reg_1544(1),
      I2 => add_ln48_4_reg_1524(1),
      I3 => \add_ln48_9_reg_1559[7]_i_13_n_5\,
      O => \add_ln48_9_reg_1559[7]_i_16_n_5\
    );
\add_ln48_9_reg_1559[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => trunc_ln48_5_reg_1534(0),
      I1 => add_ln48_5_reg_1544(0),
      I2 => add_ln48_4_reg_1524(0),
      O => \add_ln48_9_reg_1559[7]_i_17_n_5\
    );
\add_ln48_9_reg_1559[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_9_reg_1559_reg[11]_i_10_n_10\,
      I1 => trunc_ln48_6_reg_1539(6),
      I2 => trunc_ln48_7_reg_1549(6),
      O => \add_ln48_9_reg_1559[7]_i_2_n_5\
    );
\add_ln48_9_reg_1559[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_9_reg_1559_reg[11]_i_10_n_11\,
      I1 => trunc_ln48_6_reg_1539(5),
      I2 => trunc_ln48_7_reg_1549(5),
      O => \add_ln48_9_reg_1559[7]_i_3_n_5\
    );
\add_ln48_9_reg_1559[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_9_reg_1559_reg[11]_i_10_n_12\,
      I1 => trunc_ln48_6_reg_1539(4),
      I2 => trunc_ln48_7_reg_1549(4),
      O => \add_ln48_9_reg_1559[7]_i_4_n_5\
    );
\add_ln48_9_reg_1559[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln48_9_reg_1559_reg[7]_i_10_n_9\,
      I1 => trunc_ln48_6_reg_1539(3),
      I2 => trunc_ln48_7_reg_1549(3),
      O => \add_ln48_9_reg_1559[7]_i_5_n_5\
    );
\add_ln48_9_reg_1559[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_9_reg_1559_reg[11]_i_10_n_9\,
      I1 => trunc_ln48_6_reg_1539(7),
      I2 => trunc_ln48_7_reg_1549(7),
      I3 => \add_ln48_9_reg_1559[7]_i_2_n_5\,
      O => \add_ln48_9_reg_1559[7]_i_6_n_5\
    );
\add_ln48_9_reg_1559[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_9_reg_1559_reg[11]_i_10_n_10\,
      I1 => trunc_ln48_6_reg_1539(6),
      I2 => trunc_ln48_7_reg_1549(6),
      I3 => \add_ln48_9_reg_1559[7]_i_3_n_5\,
      O => \add_ln48_9_reg_1559[7]_i_7_n_5\
    );
\add_ln48_9_reg_1559[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_9_reg_1559_reg[11]_i_10_n_11\,
      I1 => trunc_ln48_6_reg_1539(5),
      I2 => trunc_ln48_7_reg_1549(5),
      I3 => \add_ln48_9_reg_1559[7]_i_4_n_5\,
      O => \add_ln48_9_reg_1559[7]_i_8_n_5\
    );
\add_ln48_9_reg_1559[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln48_9_reg_1559_reg[11]_i_10_n_12\,
      I1 => trunc_ln48_6_reg_1539(4),
      I2 => trunc_ln48_7_reg_1549(4),
      I3 => \add_ln48_9_reg_1559[7]_i_5_n_5\,
      O => \add_ln48_9_reg_1559[7]_i_9_n_5\
    );
\add_ln48_9_reg_1559_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_9_reg_15590,
      D => add_ln48_9_fu_1111_p2(0),
      Q => \add_ln48_9_reg_1559_reg[15]_0\(0),
      R => '0'
    );
\add_ln48_9_reg_1559_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_9_reg_15590,
      D => add_ln48_9_fu_1111_p2(10),
      Q => \add_ln48_9_reg_1559_reg[15]_0\(10),
      R => '0'
    );
\add_ln48_9_reg_1559_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_9_reg_15590,
      D => add_ln48_9_fu_1111_p2(11),
      Q => \add_ln48_9_reg_1559_reg[15]_0\(11),
      R => '0'
    );
\add_ln48_9_reg_1559_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_9_reg_1559_reg[7]_i_1_n_5\,
      CO(3) => \add_ln48_9_reg_1559_reg[11]_i_1_n_5\,
      CO(2) => \add_ln48_9_reg_1559_reg[11]_i_1_n_6\,
      CO(1) => \add_ln48_9_reg_1559_reg[11]_i_1_n_7\,
      CO(0) => \add_ln48_9_reg_1559_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln48_9_reg_1559[11]_i_2_n_5\,
      DI(2) => \add_ln48_9_reg_1559[11]_i_3_n_5\,
      DI(1) => \add_ln48_9_reg_1559[11]_i_4_n_5\,
      DI(0) => \add_ln48_9_reg_1559[11]_i_5_n_5\,
      O(3 downto 0) => add_ln48_9_fu_1111_p2(11 downto 8),
      S(3) => \add_ln48_9_reg_1559[11]_i_6_n_5\,
      S(2) => \add_ln48_9_reg_1559[11]_i_7_n_5\,
      S(1) => \add_ln48_9_reg_1559[11]_i_8_n_5\,
      S(0) => \add_ln48_9_reg_1559[11]_i_9_n_5\
    );
\add_ln48_9_reg_1559_reg[11]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_9_reg_1559_reg[7]_i_10_n_5\,
      CO(3) => \add_ln48_9_reg_1559_reg[11]_i_10_n_5\,
      CO(2) => \add_ln48_9_reg_1559_reg[11]_i_10_n_6\,
      CO(1) => \add_ln48_9_reg_1559_reg[11]_i_10_n_7\,
      CO(0) => \add_ln48_9_reg_1559_reg[11]_i_10_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln48_9_reg_1559[11]_i_11_n_5\,
      DI(2) => \add_ln48_9_reg_1559[11]_i_12_n_5\,
      DI(1) => \add_ln48_9_reg_1559[11]_i_13_n_5\,
      DI(0) => \add_ln48_9_reg_1559[11]_i_14_n_5\,
      O(3) => \add_ln48_9_reg_1559_reg[11]_i_10_n_9\,
      O(2) => \add_ln48_9_reg_1559_reg[11]_i_10_n_10\,
      O(1) => \add_ln48_9_reg_1559_reg[11]_i_10_n_11\,
      O(0) => \add_ln48_9_reg_1559_reg[11]_i_10_n_12\,
      S(3) => \add_ln48_9_reg_1559[11]_i_15_n_5\,
      S(2) => \add_ln48_9_reg_1559[11]_i_16_n_5\,
      S(1) => \add_ln48_9_reg_1559[11]_i_17_n_5\,
      S(0) => \add_ln48_9_reg_1559[11]_i_18_n_5\
    );
\add_ln48_9_reg_1559_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_9_reg_15590,
      D => add_ln48_9_fu_1111_p2(12),
      Q => \add_ln48_9_reg_1559_reg[15]_0\(12),
      R => '0'
    );
\add_ln48_9_reg_1559_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_9_reg_15590,
      D => add_ln48_9_fu_1111_p2(13),
      Q => \add_ln48_9_reg_1559_reg[15]_0\(13),
      R => '0'
    );
\add_ln48_9_reg_1559_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_9_reg_15590,
      D => add_ln48_9_fu_1111_p2(14),
      Q => \add_ln48_9_reg_1559_reg[15]_0\(14),
      R => '0'
    );
\add_ln48_9_reg_1559_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_9_reg_15590,
      D => add_ln48_9_fu_1111_p2(15),
      Q => \add_ln48_9_reg_1559_reg[15]_0\(15),
      R => '0'
    );
\add_ln48_9_reg_1559_reg[15]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_9_reg_1559_reg[15]_i_11_n_5\,
      CO(3) => \NLW_add_ln48_9_reg_1559_reg[15]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \add_ln48_9_reg_1559_reg[15]_i_10_n_6\,
      CO(1) => \add_ln48_9_reg_1559_reg[15]_i_10_n_7\,
      CO(0) => \add_ln48_9_reg_1559_reg[15]_i_10_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln48_9_reg_1559[15]_i_12_n_5\,
      DI(1) => \add_ln48_9_reg_1559[15]_i_13_n_5\,
      DI(0) => \add_ln48_9_reg_1559[15]_i_14_n_5\,
      O(3) => \add_ln48_9_reg_1559_reg[15]_i_10_n_9\,
      O(2) => \add_ln48_9_reg_1559_reg[15]_i_10_n_10\,
      O(1) => \add_ln48_9_reg_1559_reg[15]_i_10_n_11\,
      O(0) => \add_ln48_9_reg_1559_reg[15]_i_10_n_12\,
      S(3) => \add_ln48_9_reg_1559[15]_i_15_n_5\,
      S(2) => \add_ln48_9_reg_1559[15]_i_16_n_5\,
      S(1) => \add_ln48_9_reg_1559[15]_i_17_n_5\,
      S(0) => \add_ln48_9_reg_1559[15]_i_18_n_5\
    );
\add_ln48_9_reg_1559_reg[15]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_9_reg_1559_reg[11]_i_10_n_5\,
      CO(3) => \add_ln48_9_reg_1559_reg[15]_i_11_n_5\,
      CO(2) => \add_ln48_9_reg_1559_reg[15]_i_11_n_6\,
      CO(1) => \add_ln48_9_reg_1559_reg[15]_i_11_n_7\,
      CO(0) => \add_ln48_9_reg_1559_reg[15]_i_11_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln48_9_reg_1559[15]_i_19_n_5\,
      DI(2) => \add_ln48_9_reg_1559[15]_i_20_n_5\,
      DI(1) => \add_ln48_9_reg_1559[15]_i_21_n_5\,
      DI(0) => \add_ln48_9_reg_1559[15]_i_22_n_5\,
      O(3) => \add_ln48_9_reg_1559_reg[15]_i_11_n_9\,
      O(2) => \add_ln48_9_reg_1559_reg[15]_i_11_n_10\,
      O(1) => \add_ln48_9_reg_1559_reg[15]_i_11_n_11\,
      O(0) => \add_ln48_9_reg_1559_reg[15]_i_11_n_12\,
      S(3) => \add_ln48_9_reg_1559[15]_i_23_n_5\,
      S(2) => \add_ln48_9_reg_1559[15]_i_24_n_5\,
      S(1) => \add_ln48_9_reg_1559[15]_i_25_n_5\,
      S(0) => \add_ln48_9_reg_1559[15]_i_26_n_5\
    );
\add_ln48_9_reg_1559_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_9_reg_1559_reg[11]_i_1_n_5\,
      CO(3) => \NLW_add_ln48_9_reg_1559_reg[15]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \add_ln48_9_reg_1559_reg[15]_i_2_n_6\,
      CO(1) => \add_ln48_9_reg_1559_reg[15]_i_2_n_7\,
      CO(0) => \add_ln48_9_reg_1559_reg[15]_i_2_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln48_9_reg_1559[15]_i_3_n_5\,
      DI(1) => \add_ln48_9_reg_1559[15]_i_4_n_5\,
      DI(0) => \add_ln48_9_reg_1559[15]_i_5_n_5\,
      O(3 downto 0) => add_ln48_9_fu_1111_p2(15 downto 12),
      S(3) => \add_ln48_9_reg_1559[15]_i_6_n_5\,
      S(2) => \add_ln48_9_reg_1559[15]_i_7_n_5\,
      S(1) => \add_ln48_9_reg_1559[15]_i_8_n_5\,
      S(0) => \add_ln48_9_reg_1559[15]_i_9_n_5\
    );
\add_ln48_9_reg_1559_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_9_reg_15590,
      D => add_ln48_9_fu_1111_p2(1),
      Q => \add_ln48_9_reg_1559_reg[15]_0\(1),
      R => '0'
    );
\add_ln48_9_reg_1559_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_9_reg_15590,
      D => add_ln48_9_fu_1111_p2(2),
      Q => \add_ln48_9_reg_1559_reg[15]_0\(2),
      R => '0'
    );
\add_ln48_9_reg_1559_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_9_reg_15590,
      D => add_ln48_9_fu_1111_p2(3),
      Q => \add_ln48_9_reg_1559_reg[15]_0\(3),
      R => '0'
    );
\add_ln48_9_reg_1559_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln48_9_reg_1559_reg[3]_i_1_n_5\,
      CO(2) => \add_ln48_9_reg_1559_reg[3]_i_1_n_6\,
      CO(1) => \add_ln48_9_reg_1559_reg[3]_i_1_n_7\,
      CO(0) => \add_ln48_9_reg_1559_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln48_9_reg_1559[3]_i_2_n_5\,
      DI(2) => \add_ln48_9_reg_1559[3]_i_3_n_5\,
      DI(1) => \add_ln48_9_reg_1559[3]_i_4_n_5\,
      DI(0) => '0',
      O(3 downto 0) => add_ln48_9_fu_1111_p2(3 downto 0),
      S(3) => \add_ln48_9_reg_1559[3]_i_5_n_5\,
      S(2) => \add_ln48_9_reg_1559[3]_i_6_n_5\,
      S(1) => \add_ln48_9_reg_1559[3]_i_7_n_5\,
      S(0) => \add_ln48_9_reg_1559[3]_i_8_n_5\
    );
\add_ln48_9_reg_1559_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_9_reg_15590,
      D => add_ln48_9_fu_1111_p2(4),
      Q => \add_ln48_9_reg_1559_reg[15]_0\(4),
      R => '0'
    );
\add_ln48_9_reg_1559_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_9_reg_15590,
      D => add_ln48_9_fu_1111_p2(5),
      Q => \add_ln48_9_reg_1559_reg[15]_0\(5),
      R => '0'
    );
\add_ln48_9_reg_1559_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_9_reg_15590,
      D => add_ln48_9_fu_1111_p2(6),
      Q => \add_ln48_9_reg_1559_reg[15]_0\(6),
      R => '0'
    );
\add_ln48_9_reg_1559_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_9_reg_15590,
      D => add_ln48_9_fu_1111_p2(7),
      Q => \add_ln48_9_reg_1559_reg[15]_0\(7),
      R => '0'
    );
\add_ln48_9_reg_1559_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln48_9_reg_1559_reg[3]_i_1_n_5\,
      CO(3) => \add_ln48_9_reg_1559_reg[7]_i_1_n_5\,
      CO(2) => \add_ln48_9_reg_1559_reg[7]_i_1_n_6\,
      CO(1) => \add_ln48_9_reg_1559_reg[7]_i_1_n_7\,
      CO(0) => \add_ln48_9_reg_1559_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln48_9_reg_1559[7]_i_2_n_5\,
      DI(2) => \add_ln48_9_reg_1559[7]_i_3_n_5\,
      DI(1) => \add_ln48_9_reg_1559[7]_i_4_n_5\,
      DI(0) => \add_ln48_9_reg_1559[7]_i_5_n_5\,
      O(3 downto 0) => add_ln48_9_fu_1111_p2(7 downto 4),
      S(3) => \add_ln48_9_reg_1559[7]_i_6_n_5\,
      S(2) => \add_ln48_9_reg_1559[7]_i_7_n_5\,
      S(1) => \add_ln48_9_reg_1559[7]_i_8_n_5\,
      S(0) => \add_ln48_9_reg_1559[7]_i_9_n_5\
    );
\add_ln48_9_reg_1559_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln48_9_reg_1559_reg[7]_i_10_n_5\,
      CO(2) => \add_ln48_9_reg_1559_reg[7]_i_10_n_6\,
      CO(1) => \add_ln48_9_reg_1559_reg[7]_i_10_n_7\,
      CO(0) => \add_ln48_9_reg_1559_reg[7]_i_10_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln48_9_reg_1559[7]_i_11_n_5\,
      DI(2) => \add_ln48_9_reg_1559[7]_i_12_n_5\,
      DI(1) => \add_ln48_9_reg_1559[7]_i_13_n_5\,
      DI(0) => '0',
      O(3) => \add_ln48_9_reg_1559_reg[7]_i_10_n_9\,
      O(2) => \add_ln48_9_reg_1559_reg[7]_i_10_n_10\,
      O(1) => \add_ln48_9_reg_1559_reg[7]_i_10_n_11\,
      O(0) => \add_ln48_9_reg_1559_reg[7]_i_10_n_12\,
      S(3) => \add_ln48_9_reg_1559[7]_i_14_n_5\,
      S(2) => \add_ln48_9_reg_1559[7]_i_15_n_5\,
      S(1) => \add_ln48_9_reg_1559[7]_i_16_n_5\,
      S(0) => \add_ln48_9_reg_1559[7]_i_17_n_5\
    );
\add_ln48_9_reg_1559_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_9_reg_15590,
      D => add_ln48_9_fu_1111_p2(8),
      Q => \add_ln48_9_reg_1559_reg[15]_0\(8),
      R => '0'
    );
\add_ln48_9_reg_1559_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln48_9_reg_15590,
      D => add_ln48_9_fu_1111_p2(9),
      Q => \add_ln48_9_reg_1559_reg[15]_0\(9),
      R => '0'
    );
add_ln48_reg_1554_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 9) => B"000000000000000000000",
      A(8 downto 0) => \out\(8 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_ln48_reg_1554_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 5) => B"0000000000000",
      B(4) => Q(6),
      B(3 downto 2) => B"11",
      B(1) => grp_depthwise_conv2d_fix_2_fu_423_output_height(1),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_ln48_reg_1554_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 5) => B"0000000000000000000000000000000000000000000",
      C(4 downto 0) => zext_ln40_1_reg_1363(4 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_ln48_reg_1554_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_ln48_reg_1554_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => add_ln48_5_reg_15440,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_NS_fsm1,
      CEC => ap_CS_fsm_pp0_stage2,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => add_ln48_reg_15540,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_ln48_reg_1554_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_add_ln48_reg_1554_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_add_ln48_reg_1554_reg_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => P(13 downto 0),
      PATTERNBDETECT => NLW_add_ln48_reg_1554_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_ln48_reg_1554_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_add_ln48_reg_1554_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_ln48_reg_1554_reg_UNDERFLOW_UNCONNECTED
    );
add_ln48_reg_1554_reg_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp11_mid1_fu_1035_p2(2),
      I1 => select_ln24_7_reg_1287_pp0_iter1_reg,
      I2 => mul_ln48_1_reg_1406(2),
      I3 => icmp_ln32_reg_1252_pp0_iter1_reg,
      I4 => tmp11_fu_1010_p2(2),
      O => \out\(2)
    );
add_ln48_reg_1554_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7844787778BB7888"
    )
        port map (
      I0 => zext_ln40_2_cast_mid_reg_1305_pp0_iter1_reg_reg(1),
      I1 => select_ln24_7_reg_1287_pp0_iter1_reg,
      I2 => mul_ln48_1_reg_1406(1),
      I3 => icmp_ln32_reg_1252_pp0_iter1_reg,
      I4 => zext_ln40_2_cast_reg_1238_pp0_iter1_reg_reg(1),
      I5 => mul_ln48_fu_1006_p2(1),
      O => \out\(1)
    );
add_ln48_reg_1554_reg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => zext_ln40_2_cast_mid_reg_1305_pp0_iter1_reg_reg(0),
      I1 => select_ln24_7_reg_1287_pp0_iter1_reg,
      I2 => zext_ln40_2_cast_reg_1238_pp0_iter1_reg_reg(0),
      I3 => icmp_ln32_reg_1252_pp0_iter1_reg,
      O => \out\(0)
    );
add_ln48_reg_1554_reg_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln48_reg_1554_reg_i_15_n_5,
      CO(3) => NLW_add_ln48_reg_1554_reg_i_13_CO_UNCONNECTED(3),
      CO(2) => add_ln48_reg_1554_reg_i_13_n_6,
      CO(1) => add_ln48_reg_1554_reg_i_13_n_7,
      CO(0) => add_ln48_reg_1554_reg_i_13_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp11_mid1_fu_1035_p2(8 downto 5),
      S(3) => add_ln48_reg_1554_reg_i_18_n_5,
      S(2) => add_ln48_reg_1554_reg_i_19_n_5,
      S(1) => add_ln48_reg_1554_reg_i_20_n_5,
      S(0) => add_ln48_reg_1554_reg_i_21_n_5
    );
add_ln48_reg_1554_reg_i_14: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln48_reg_1554_reg_i_16_n_5,
      CO(3) => NLW_add_ln48_reg_1554_reg_i_14_CO_UNCONNECTED(3),
      CO(2) => add_ln48_reg_1554_reg_i_14_n_6,
      CO(1) => add_ln48_reg_1554_reg_i_14_n_7,
      CO(0) => add_ln48_reg_1554_reg_i_14_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp11_fu_1010_p2(8 downto 5),
      S(3 downto 0) => mul_ln48_fu_1006_p2(8 downto 5)
    );
add_ln48_reg_1554_reg_i_15: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln48_reg_1554_reg_i_15_n_5,
      CO(2) => add_ln48_reg_1554_reg_i_15_n_6,
      CO(1) => add_ln48_reg_1554_reg_i_15_n_7,
      CO(0) => add_ln48_reg_1554_reg_i_15_n_8,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln40_2_cast_mid_reg_1305_pp0_iter1_reg_reg(4 downto 1),
      O(3 downto 1) => tmp11_mid1_fu_1035_p2(4 downto 2),
      O(0) => NLW_add_ln48_reg_1554_reg_i_15_O_UNCONNECTED(0),
      S(3) => add_ln48_reg_1554_reg_i_24_n_5,
      S(2) => add_ln48_reg_1554_reg_i_25_n_5,
      S(1) => add_ln48_reg_1554_reg_i_26_n_5,
      S(0) => add_ln48_reg_1554_reg_i_27_n_5
    );
add_ln48_reg_1554_reg_i_16: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln48_reg_1554_reg_i_16_n_5,
      CO(2) => add_ln48_reg_1554_reg_i_16_n_6,
      CO(1) => add_ln48_reg_1554_reg_i_16_n_7,
      CO(0) => add_ln48_reg_1554_reg_i_16_n_8,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln40_2_cast_reg_1238_pp0_iter1_reg_reg(4 downto 1),
      O(3 downto 1) => tmp11_fu_1010_p2(4 downto 2),
      O(0) => NLW_add_ln48_reg_1554_reg_i_16_O_UNCONNECTED(0),
      S(3) => add_ln48_reg_1554_reg_i_28_n_5,
      S(2) => add_ln48_reg_1554_reg_i_29_n_5,
      S(1) => add_ln48_reg_1554_reg_i_30_n_5,
      S(0) => tmp11_fu_1010_p2(1)
    );
add_ln48_reg_1554_reg_i_17: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln48_reg_1554_reg_i_17_n_5,
      CO(2) => add_ln48_reg_1554_reg_i_17_n_6,
      CO(1) => add_ln48_reg_1554_reg_i_17_n_7,
      CO(0) => add_ln48_reg_1554_reg_i_17_n_8,
      CYINIT => '0',
      DI(3) => add_ln48_reg_1554_reg_i_32_n_5,
      DI(2) => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(0),
      DI(1) => add_ln48_reg_1554_reg_i_33_n_5,
      DI(0) => '0',
      O(3) => add_ln48_reg_1554_reg_i_17_n_9,
      O(2) => add_ln48_reg_1554_reg_i_17_n_10,
      O(1) => mul_ln48_fu_1006_p2(1),
      O(0) => NLW_add_ln48_reg_1554_reg_i_17_O_UNCONNECTED(0),
      S(3) => add_ln48_reg_1554_reg_i_34_n_5,
      S(2) => add_ln48_reg_1554_reg_i_35_n_5,
      S(1) => add_ln48_reg_1554_reg_i_36_n_5,
      S(0) => '0'
    );
add_ln48_reg_1554_reg_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mul_ln48_1_reg_1406(8),
      I1 => icmp_ln32_reg_1252_pp0_iter1_reg,
      I2 => mul_ln48_fu_1006_p2(8),
      O => add_ln48_reg_1554_reg_i_18_n_5
    );
add_ln48_reg_1554_reg_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mul_ln48_1_reg_1406(7),
      I1 => icmp_ln32_reg_1252_pp0_iter1_reg,
      I2 => mul_ln48_fu_1006_p2(7),
      O => add_ln48_reg_1554_reg_i_19_n_5
    );
add_ln48_reg_1554_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_5,
      I1 => \icmp_ln23_reg_1243_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => ap_CS_fsm_pp0_stage3,
      O => add_ln48_reg_15540
    );
add_ln48_reg_1554_reg_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mul_ln48_1_reg_1406(6),
      I1 => icmp_ln32_reg_1252_pp0_iter1_reg,
      I2 => mul_ln48_fu_1006_p2(6),
      O => add_ln48_reg_1554_reg_i_20_n_5
    );
add_ln48_reg_1554_reg_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mul_ln48_1_reg_1406(5),
      I1 => icmp_ln32_reg_1252_pp0_iter1_reg,
      I2 => mul_ln48_fu_1006_p2(5),
      O => add_ln48_reg_1554_reg_i_21_n_5
    );
add_ln48_reg_1554_reg_i_22: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln48_reg_1554_reg_i_23_n_5,
      CO(3 downto 2) => NLW_add_ln48_reg_1554_reg_i_22_CO_UNCONNECTED(3 downto 2),
      CO(1) => add_ln48_reg_1554_reg_i_22_n_7,
      CO(0) => add_ln48_reg_1554_reg_i_22_n_8,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => add_ln48_reg_1554_reg_i_37_n_5,
      DI(0) => add_ln48_reg_1554_reg_i_38_n_5,
      O(3) => NLW_add_ln48_reg_1554_reg_i_22_O_UNCONNECTED(3),
      O(2 downto 0) => mul_ln48_fu_1006_p2(8 downto 6),
      S(3) => '0',
      S(2) => add_ln48_reg_1554_reg_i_39_n_5,
      S(1) => add_ln48_reg_1554_reg_i_40_n_5,
      S(0) => add_ln48_reg_1554_reg_i_41_n_5
    );
add_ln48_reg_1554_reg_i_23: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln48_reg_1554_reg_i_23_n_5,
      CO(2) => add_ln48_reg_1554_reg_i_23_n_6,
      CO(1) => add_ln48_reg_1554_reg_i_23_n_7,
      CO(0) => add_ln48_reg_1554_reg_i_23_n_8,
      CYINIT => '0',
      DI(3) => add_ln48_reg_1554_reg_i_42_n_5,
      DI(2) => add_ln48_reg_1554_reg_i_43_n_12,
      DI(1) => add_ln48_reg_1554_reg_i_17_n_9,
      DI(0) => '0',
      O(3 downto 0) => mul_ln48_fu_1006_p2(5 downto 2),
      S(3) => add_ln48_reg_1554_reg_i_44_n_5,
      S(2) => add_ln48_reg_1554_reg_i_45_n_5,
      S(1) => add_ln48_reg_1554_reg_i_17_n_9,
      S(0) => add_ln48_reg_1554_reg_i_17_n_10
    );
add_ln48_reg_1554_reg_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => zext_ln40_2_cast_mid_reg_1305_pp0_iter1_reg_reg(4),
      I1 => mul_ln48_fu_1006_p2(4),
      I2 => icmp_ln32_reg_1252_pp0_iter1_reg,
      I3 => mul_ln48_1_reg_1406(4),
      O => add_ln48_reg_1554_reg_i_24_n_5
    );
add_ln48_reg_1554_reg_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => zext_ln40_2_cast_mid_reg_1305_pp0_iter1_reg_reg(3),
      I1 => mul_ln48_fu_1006_p2(3),
      I2 => icmp_ln32_reg_1252_pp0_iter1_reg,
      I3 => mul_ln48_1_reg_1406(3),
      O => add_ln48_reg_1554_reg_i_25_n_5
    );
add_ln48_reg_1554_reg_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => zext_ln40_2_cast_mid_reg_1305_pp0_iter1_reg_reg(2),
      I1 => mul_ln48_fu_1006_p2(2),
      I2 => icmp_ln32_reg_1252_pp0_iter1_reg,
      I3 => mul_ln48_1_reg_1406(2),
      O => add_ln48_reg_1554_reg_i_26_n_5
    );
add_ln48_reg_1554_reg_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => zext_ln40_2_cast_mid_reg_1305_pp0_iter1_reg_reg(1),
      I1 => mul_ln48_fu_1006_p2(1),
      I2 => icmp_ln32_reg_1252_pp0_iter1_reg,
      I3 => mul_ln48_1_reg_1406(1),
      O => add_ln48_reg_1554_reg_i_27_n_5
    );
add_ln48_reg_1554_reg_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln40_2_cast_reg_1238_pp0_iter1_reg_reg(4),
      I1 => mul_ln48_fu_1006_p2(4),
      O => add_ln48_reg_1554_reg_i_28_n_5
    );
add_ln48_reg_1554_reg_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln40_2_cast_reg_1238_pp0_iter1_reg_reg(3),
      I1 => mul_ln48_fu_1006_p2(3),
      O => add_ln48_reg_1554_reg_i_29_n_5
    );
add_ln48_reg_1554_reg_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      O => grp_depthwise_conv2d_fix_2_fu_423_output_height(1)
    );
add_ln48_reg_1554_reg_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln40_2_cast_reg_1238_pp0_iter1_reg_reg(2),
      I1 => mul_ln48_fu_1006_p2(2),
      O => add_ln48_reg_1554_reg_i_30_n_5
    );
add_ln48_reg_1554_reg_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln40_2_cast_reg_1238_pp0_iter1_reg_reg(1),
      I1 => mul_ln48_fu_1006_p2(1),
      O => tmp11_fu_1010_p2(1)
    );
add_ln48_reg_1554_reg_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(2),
      I1 => tmp_1_reg_1223(11),
      I2 => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(1),
      I3 => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(0),
      O => add_ln48_reg_1554_reg_i_32_n_5
    );
add_ln48_reg_1554_reg_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(0),
      I1 => tmp_1_reg_1223(11),
      O => add_ln48_reg_1554_reg_i_33_n_5
    );
add_ln48_reg_1554_reg_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => tmp_1_reg_1223(11),
      I1 => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(2),
      I2 => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(0),
      I3 => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(1),
      O => add_ln48_reg_1554_reg_i_34_n_5
    );
add_ln48_reg_1554_reg_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(1),
      I1 => tmp_1_reg_1223(11),
      I2 => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(0),
      O => add_ln48_reg_1554_reg_i_35_n_5
    );
add_ln48_reg_1554_reg_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(0),
      I1 => tmp_1_reg_1223(11),
      O => add_ln48_reg_1554_reg_i_36_n_5
    );
add_ln48_reg_1554_reg_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(4),
      I1 => add_ln48_reg_1554_reg_i_43_n_10,
      I2 => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(3),
      O => add_ln48_reg_1554_reg_i_37_n_5
    );
add_ln48_reg_1554_reg_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA80"
    )
        port map (
      I0 => add_ln48_reg_1554_reg_i_43_n_11,
      I1 => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(4),
      I2 => tmp_1_reg_1223(11),
      I3 => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(3),
      O => add_ln48_reg_1554_reg_i_38_n_5
    );
add_ln48_reg_1554_reg_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3480"
    )
        port map (
      I0 => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(3),
      I1 => tmp_1_reg_1223(13),
      I2 => add_ln48_reg_1554_reg_i_43_n_5,
      I3 => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(4),
      O => add_ln48_reg_1554_reg_i_39_n_5
    );
add_ln48_reg_1554_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp11_mid1_fu_1035_p2(8),
      I1 => select_ln24_7_reg_1287_pp0_iter1_reg,
      I2 => mul_ln48_1_reg_1406(8),
      I3 => icmp_ln32_reg_1252_pp0_iter1_reg,
      I4 => tmp11_fu_1010_p2(8),
      O => \out\(8)
    );
add_ln48_reg_1554_reg_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => add_ln48_reg_1554_reg_i_37_n_5,
      I1 => tmp_1_reg_1223(13),
      I2 => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(3),
      I3 => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(4),
      I4 => add_ln48_reg_1554_reg_i_43_n_5,
      O => add_ln48_reg_1554_reg_i_40_n_5
    );
add_ln48_reg_1554_reg_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(4),
      I1 => add_ln48_reg_1554_reg_i_43_n_10,
      I2 => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(3),
      I3 => add_ln48_reg_1554_reg_i_38_n_5,
      O => add_ln48_reg_1554_reg_i_41_n_5
    );
add_ln48_reg_1554_reg_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(3),
      I1 => tmp_1_reg_1223(11),
      I2 => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(4),
      I3 => add_ln48_reg_1554_reg_i_43_n_11,
      O => add_ln48_reg_1554_reg_i_42_n_5
    );
add_ln48_reg_1554_reg_i_43: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln48_reg_1554_reg_i_17_n_5,
      CO(3) => add_ln48_reg_1554_reg_i_43_n_5,
      CO(2) => NLW_add_ln48_reg_1554_reg_i_43_CO_UNCONNECTED(2),
      CO(1) => add_ln48_reg_1554_reg_i_43_n_7,
      CO(0) => add_ln48_reg_1554_reg_i_43_n_8,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => add_ln48_reg_1554_reg_i_46_n_5,
      DI(1) => add_ln48_reg_1554_reg_i_47_n_5,
      DI(0) => add_ln48_reg_1554_reg_i_48_n_5,
      O(3) => NLW_add_ln48_reg_1554_reg_i_43_O_UNCONNECTED(3),
      O(2) => add_ln48_reg_1554_reg_i_43_n_10,
      O(1) => add_ln48_reg_1554_reg_i_43_n_11,
      O(0) => add_ln48_reg_1554_reg_i_43_n_12,
      S(3) => '1',
      S(2) => add_ln48_reg_1554_reg_i_49_n_5,
      S(1) => add_ln48_reg_1554_reg_i_50_n_5,
      S(0) => add_ln48_reg_1554_reg_i_51_n_5
    );
add_ln48_reg_1554_reg_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => add_ln48_reg_1554_reg_i_43_n_11,
      I1 => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(4),
      I2 => tmp_1_reg_1223(11),
      I3 => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(3),
      O => add_ln48_reg_1554_reg_i_44_n_5
    );
add_ln48_reg_1554_reg_i_45: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => add_ln48_reg_1554_reg_i_43_n_12,
      I1 => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(3),
      I2 => tmp_1_reg_1223(11),
      O => add_ln48_reg_1554_reg_i_45_n_5
    );
add_ln48_reg_1554_reg_i_46: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_1_reg_1223(13),
      I1 => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(2),
      O => add_ln48_reg_1554_reg_i_46_n_5
    );
add_ln48_reg_1554_reg_i_47: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(1),
      I1 => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(2),
      I2 => tmp_1_reg_1223(13),
      I3 => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(0),
      O => add_ln48_reg_1554_reg_i_47_n_5
    );
add_ln48_reg_1554_reg_i_48: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tmp_1_reg_1223(11),
      I1 => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(2),
      I2 => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(0),
      I3 => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(1),
      O => add_ln48_reg_1554_reg_i_48_n_5
    );
add_ln48_reg_1554_reg_i_49: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(1),
      I1 => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(2),
      I2 => tmp_1_reg_1223(13),
      O => add_ln48_reg_1554_reg_i_49_n_5
    );
add_ln48_reg_1554_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp11_mid1_fu_1035_p2(7),
      I1 => select_ln24_7_reg_1287_pp0_iter1_reg,
      I2 => mul_ln48_1_reg_1406(7),
      I3 => icmp_ln32_reg_1252_pp0_iter1_reg,
      I4 => tmp11_fu_1010_p2(7),
      O => \out\(7)
    );
add_ln48_reg_1554_reg_i_50: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C740"
    )
        port map (
      I0 => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(0),
      I1 => tmp_1_reg_1223(13),
      I2 => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(1),
      I3 => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(2),
      O => add_ln48_reg_1554_reg_i_50_n_5
    );
add_ln48_reg_1554_reg_i_51: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => add_ln48_reg_1554_reg_i_48_n_5,
      I1 => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(1),
      I2 => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(2),
      I3 => tmp_1_reg_1223(13),
      I4 => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(0),
      O => add_ln48_reg_1554_reg_i_51_n_5
    );
add_ln48_reg_1554_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp11_mid1_fu_1035_p2(6),
      I1 => select_ln24_7_reg_1287_pp0_iter1_reg,
      I2 => mul_ln48_1_reg_1406(6),
      I3 => icmp_ln32_reg_1252_pp0_iter1_reg,
      I4 => tmp11_fu_1010_p2(6),
      O => \out\(6)
    );
add_ln48_reg_1554_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp11_mid1_fu_1035_p2(5),
      I1 => select_ln24_7_reg_1287_pp0_iter1_reg,
      I2 => mul_ln48_1_reg_1406(5),
      I3 => icmp_ln32_reg_1252_pp0_iter1_reg,
      I4 => tmp11_fu_1010_p2(5),
      O => \out\(5)
    );
add_ln48_reg_1554_reg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp11_mid1_fu_1035_p2(4),
      I1 => select_ln24_7_reg_1287_pp0_iter1_reg,
      I2 => mul_ln48_1_reg_1406(4),
      I3 => icmp_ln32_reg_1252_pp0_iter1_reg,
      I4 => tmp11_fu_1010_p2(4),
      O => \out\(4)
    );
add_ln48_reg_1554_reg_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp11_mid1_fu_1035_p2(3),
      I1 => select_ln24_7_reg_1287_pp0_iter1_reg,
      I2 => mul_ln48_1_reg_1406(3),
      I3 => icmp_ln32_reg_1252_pp0_iter1_reg,
      I4 => tmp11_fu_1010_p2(3),
      O => \out\(3)
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_2_fu_423_ap_ready,
      I1 => grp_depthwise_conv2d_fix_2_fu_423_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      O => grp_depthwise_conv2d_fix_2_fu_423_ap_done
    );
\ap_CS_fsm[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAAA"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_depthwise_conv2d_fix_2_fu_423_ap_start_reg,
      I3 => grp_depthwise_conv2d_fix_2_fu_423_ap_ready,
      I4 => Q(2),
      O => \ap_CS_fsm_reg[37]_0\(0)
    );
\ap_CS_fsm[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => Q(2),
      I1 => grp_depthwise_conv2d_fix_2_fu_423_ap_ready,
      I2 => grp_depthwise_conv2d_fix_2_fu_423_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_5_[0]\,
      O => \ap_CS_fsm_reg[37]_0\(1)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(0),
      I1 => grp_depthwise_conv2d_fix_2_fu_423_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAAA"
    )
        port map (
      I0 => Q(5),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_depthwise_conv2d_fix_2_fu_423_ap_start_reg,
      I3 => grp_depthwise_conv2d_fix_2_fu_423_ap_ready,
      I4 => Q(6),
      O => \ap_CS_fsm_reg[37]_0\(2)
    );
\ap_CS_fsm[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => Q(6),
      I1 => grp_depthwise_conv2d_fix_2_fu_423_ap_ready,
      I2 => grp_depthwise_conv2d_fix_2_fu_423_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_5_[0]\,
      O => \ap_CS_fsm_reg[37]_0\(3)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => ap_CS_fsm_pp0_stage2,
      O => \ap_CS_fsm[6]_i_1__2_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_depthwise_conv2d_fix_2_fu_423_ap_done,
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage0,
      Q => ap_CS_fsm_pp0_stage1,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage1,
      Q => ap_CS_fsm_pp0_stage2,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp0_stage3,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage3,
      Q => \^ap_cs_fsm_reg[5]_0\(0),
      R => SS(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[6]_i_1__2_n_5\,
      Q => grp_depthwise_conv2d_fix_2_fu_423_ap_ready,
      R => SS(0)
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777700000000000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(0),
      I1 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I2 => grp_depthwise_conv2d_fix_2_fu_423_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_5_[0]\,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp0_iter0_i_1_n_5
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_i_1_n_5,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F051F00000000000"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => ap_enable_reg_pp0_iter1_reg_n_5,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp0_iter1_i_1_n_5
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_5,
      Q => ap_enable_reg_pp0_iter1_reg_n_5,
      R => '0'
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C055C00000000000"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_enable_reg_pp0_iter2_i_2_n_5,
      I4 => ap_enable_reg_pp0_iter2_reg_n_5,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp0_iter2_i_1_n_5
    );
ap_enable_reg_pp0_iter2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(0),
      I1 => ap_CS_fsm_pp0_stage2,
      O => ap_enable_reg_pp0_iter2_i_2_n_5
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_5,
      Q => ap_enable_reg_pp0_iter2_reg_n_5,
      R => '0'
    );
grp_depthwise_conv2d_fix_2_fu_423_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFC"
    )
        port map (
      I0 => grp_depthwise_conv2d_fix_2_fu_423_ap_ready,
      I1 => Q(5),
      I2 => Q(1),
      I3 => grp_depthwise_conv2d_fix_2_fu_423_ap_start_reg,
      O => \ap_CS_fsm_reg[6]_0\
    );
\icmp_ln23_reg_1243[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => add_ln23_reg_1428(5),
      I1 => add_ln23_reg_1428(4),
      I2 => add_ln23_reg_1428(3),
      O => \icmp_ln23_reg_1243[0]_i_10_n_5\
    );
\icmp_ln23_reg_1243[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => add_ln23_reg_1428(2),
      I1 => add_ln23_reg_1428(1),
      I2 => add_ln23_reg_1428(0),
      O => \icmp_ln23_reg_1243[0]_i_11_n_5\
    );
\icmp_ln23_reg_1243[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0CCA00005000533"
    )
        port map (
      I0 => \indvar_flatten48_reg_304_reg_n_5_[13]\,
      I1 => add_ln23_reg_1428(13),
      I2 => \indvar_flatten48_reg_304_reg_n_5_[12]\,
      I3 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I4 => add_ln23_reg_1428(12),
      I5 => tmp_1_reg_1223(13),
      O => \icmp_ln23_reg_1243[0]_i_3_n_5\
    );
\icmp_ln23_reg_1243[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002000AAAA2AAA"
    )
        port map (
      I0 => \icmp_ln23_reg_1243[0]_i_8_n_5\,
      I1 => add_ln23_reg_1428(9),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I5 => \indvar_flatten48_reg_304_reg_n_5_[9]\,
      O => \icmp_ln23_reg_1243[0]_i_4_n_5\
    );
\icmp_ln23_reg_1243[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000ABA85457"
    )
        port map (
      I0 => \indvar_flatten48_reg_304_reg_n_5_[8]\,
      I1 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I2 => \^ap_cs_fsm_reg[1]_0\,
      I3 => add_ln23_reg_1428(8),
      I4 => tmp_1_reg_1223(13),
      I5 => \icmp_ln23_reg_1243[0]_i_9_n_5\,
      O => \icmp_ln23_reg_1243[0]_i_5_n_5\
    );
\icmp_ln23_reg_1243[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010101FF01010100"
    )
        port map (
      I0 => \indvar_flatten48_reg_304_reg_n_5_[5]\,
      I1 => \indvar_flatten48_reg_304_reg_n_5_[4]\,
      I2 => \indvar_flatten48_reg_304_reg_n_5_[3]\,
      I3 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => \icmp_ln23_reg_1243[0]_i_10_n_5\,
      O => \icmp_ln23_reg_1243[0]_i_6_n_5\
    );
\icmp_ln23_reg_1243[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010101FF01010100"
    )
        port map (
      I0 => \indvar_flatten48_reg_304_reg_n_5_[0]\,
      I1 => \indvar_flatten48_reg_304_reg_n_5_[2]\,
      I2 => \indvar_flatten48_reg_304_reg_n_5_[1]\,
      I3 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => \icmp_ln23_reg_1243[0]_i_11_n_5\,
      O => \icmp_ln23_reg_1243[0]_i_7_n_5\
    );
\icmp_ln23_reg_1243[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0CCA00005000533"
    )
        port map (
      I0 => \indvar_flatten48_reg_304_reg_n_5_[11]\,
      I1 => add_ln23_reg_1428(11),
      I2 => \indvar_flatten48_reg_304_reg_n_5_[10]\,
      I3 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I4 => add_ln23_reg_1428(10),
      I5 => tmp_1_reg_1223(11),
      O => \icmp_ln23_reg_1243[0]_i_8_n_5\
    );
\icmp_ln23_reg_1243[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAACFFFFCFFFCAA"
    )
        port map (
      I0 => add_ln23_reg_1428(7),
      I1 => \indvar_flatten48_reg_304_reg_n_5_[7]\,
      I2 => \indvar_flatten48_reg_304_reg_n_5_[6]\,
      I3 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I4 => add_ln23_reg_1428(6),
      I5 => tmp_1_reg_1223(11),
      O => \icmp_ln23_reg_1243[0]_i_9_n_5\
    );
\icmp_ln23_reg_1243_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      Q => \icmp_ln23_reg_1243_pp0_iter1_reg_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln23_reg_1243_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => icmp_ln23_fu_490_p2,
      Q => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln23_reg_1243_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln23_reg_1243_reg[0]_i_2_n_5\,
      CO(3 downto 1) => \NLW_icmp_ln23_reg_1243_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln23_fu_490_p2,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln23_reg_1243_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \icmp_ln23_reg_1243[0]_i_3_n_5\
    );
\icmp_ln23_reg_1243_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln23_reg_1243_reg[0]_i_2_n_5\,
      CO(2) => \icmp_ln23_reg_1243_reg[0]_i_2_n_6\,
      CO(1) => \icmp_ln23_reg_1243_reg[0]_i_2_n_7\,
      CO(0) => \icmp_ln23_reg_1243_reg[0]_i_2_n_8\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln23_reg_1243_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln23_reg_1243[0]_i_4_n_5\,
      S(2) => \icmp_ln23_reg_1243[0]_i_5_n_5\,
      S(1) => \icmp_ln23_reg_1243[0]_i_6_n_5\,
      S(0) => \icmp_ln23_reg_1243[0]_i_7_n_5\
    );
\icmp_ln32_reg_1252[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => indvar_flatten_reg_328(5),
      I1 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \select_ln32_13_reg_1474_reg_n_5_[5]\,
      O => \icmp_ln32_reg_1252[0]_i_10_n_5\
    );
\icmp_ln32_reg_1252[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => indvar_flatten_reg_328(1),
      I1 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \select_ln32_13_reg_1474_reg_n_5_[1]\,
      O => \icmp_ln32_reg_1252[0]_i_11_n_5\
    );
\icmp_ln32_reg_1252[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA9AAA55559555"
    )
        port map (
      I0 => tmp_1_reg_1223(13),
      I1 => \select_ln32_13_reg_1474_reg_n_5_[9]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I5 => indvar_flatten_reg_328(9),
      O => \icmp_ln32_reg_1252[0]_i_2_n_5\
    );
\icmp_ln32_reg_1252[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00142800"
    )
        port map (
      I0 => \icmp_ln32_reg_1252[0]_i_6_n_5\,
      I1 => tmp_1_reg_1223(13),
      I2 => \icmp_ln32_reg_1252[0]_i_7_n_5\,
      I3 => \icmp_ln32_reg_1252[0]_i_8_n_5\,
      I4 => tmp_1_reg_1223(11),
      O => \icmp_ln32_reg_1252[0]_i_3_n_5\
    );
\icmp_ln32_reg_1252[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001D1D0000000000"
    )
        port map (
      I0 => \select_ln32_13_reg_1474_reg_n_5_[3]\,
      I1 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I2 => indvar_flatten_reg_328(3),
      I3 => tmp_1_reg_1223(13),
      I4 => \icmp_ln32_reg_1252[0]_i_9_n_5\,
      I5 => \icmp_ln32_reg_1252[0]_i_10_n_5\,
      O => \icmp_ln32_reg_1252[0]_i_4_n_5\
    );
\icmp_ln32_reg_1252[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B847000000000000"
    )
        port map (
      I0 => indvar_flatten_reg_328(2),
      I1 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I2 => \select_ln32_13_reg_1474_reg_n_5_[2]\,
      I3 => tmp_1_reg_1223(11),
      I4 => \icmp_ln32_reg_1252[0]_i_11_n_5\,
      I5 => add_ln32_1_fu_628_p2(0),
      O => \icmp_ln32_reg_1252[0]_i_5_n_5\
    );
\icmp_ln32_reg_1252[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => indvar_flatten_reg_328(7),
      I1 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \select_ln32_13_reg_1474_reg_n_5_[7]\,
      O => \icmp_ln32_reg_1252[0]_i_6_n_5\
    );
\icmp_ln32_reg_1252[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => indvar_flatten_reg_328(8),
      I1 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \select_ln32_13_reg_1474_reg_n_5_[8]\,
      O => \icmp_ln32_reg_1252[0]_i_7_n_5\
    );
\icmp_ln32_reg_1252[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => indvar_flatten_reg_328(6),
      I1 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \select_ln32_13_reg_1474_reg_n_5_[6]\,
      O => \icmp_ln32_reg_1252[0]_i_8_n_5\
    );
\icmp_ln32_reg_1252[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => indvar_flatten_reg_328(4),
      I1 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \select_ln32_13_reg_1474_reg_n_5_[4]\,
      O => \icmp_ln32_reg_1252[0]_i_9_n_5\
    );
\icmp_ln32_reg_1252_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => icmp_ln32_reg_1252,
      Q => icmp_ln32_reg_1252_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln32_reg_1252_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => p_0_in,
      Q => icmp_ln32_reg_1252,
      R => '0'
    );
\icmp_ln32_reg_1252_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_in,
      CO(2) => \icmp_ln32_reg_1252_reg[0]_i_1_n_6\,
      CO(1) => \icmp_ln32_reg_1252_reg[0]_i_1_n_7\,
      CO(0) => \icmp_ln32_reg_1252_reg[0]_i_1_n_8\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln32_reg_1252_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln32_reg_1252[0]_i_2_n_5\,
      S(2) => \icmp_ln32_reg_1252[0]_i_3_n_5\,
      S(1) => \icmp_ln32_reg_1252[0]_i_4_n_5\,
      S(0) => \icmp_ln32_reg_1252[0]_i_5_n_5\
    );
\indvar_flatten48_reg_304[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I3 => grp_depthwise_conv2d_fix_2_fu_423_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_5_[0]\,
      O => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten48_reg_304[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      O => indvar_flatten48_reg_3040
    );
\indvar_flatten48_reg_304_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => add_ln23_reg_1428(0),
      Q => \indvar_flatten48_reg_304_reg_n_5_[0]\,
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten48_reg_304_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => add_ln23_reg_1428(10),
      Q => \indvar_flatten48_reg_304_reg_n_5_[10]\,
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten48_reg_304_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => add_ln23_reg_1428(11),
      Q => \indvar_flatten48_reg_304_reg_n_5_[11]\,
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten48_reg_304_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => add_ln23_reg_1428(12),
      Q => \indvar_flatten48_reg_304_reg_n_5_[12]\,
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten48_reg_304_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => add_ln23_reg_1428(13),
      Q => \indvar_flatten48_reg_304_reg_n_5_[13]\,
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten48_reg_304_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => add_ln23_reg_1428(1),
      Q => \indvar_flatten48_reg_304_reg_n_5_[1]\,
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten48_reg_304_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => add_ln23_reg_1428(2),
      Q => \indvar_flatten48_reg_304_reg_n_5_[2]\,
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten48_reg_304_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => add_ln23_reg_1428(3),
      Q => \indvar_flatten48_reg_304_reg_n_5_[3]\,
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten48_reg_304_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => add_ln23_reg_1428(4),
      Q => \indvar_flatten48_reg_304_reg_n_5_[4]\,
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten48_reg_304_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => add_ln23_reg_1428(5),
      Q => \indvar_flatten48_reg_304_reg_n_5_[5]\,
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten48_reg_304_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => add_ln23_reg_1428(6),
      Q => \indvar_flatten48_reg_304_reg_n_5_[6]\,
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten48_reg_304_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => add_ln23_reg_1428(7),
      Q => \indvar_flatten48_reg_304_reg_n_5_[7]\,
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten48_reg_304_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => add_ln23_reg_1428(8),
      Q => \indvar_flatten48_reg_304_reg_n_5_[8]\,
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten48_reg_304_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => add_ln23_reg_1428(9),
      Q => \indvar_flatten48_reg_304_reg_n_5_[9]\,
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten_reg_328_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => \select_ln32_13_reg_1474_reg_n_5_[0]\,
      Q => indvar_flatten_reg_328(0),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten_reg_328_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => \select_ln32_13_reg_1474_reg_n_5_[1]\,
      Q => indvar_flatten_reg_328(1),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten_reg_328_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => \select_ln32_13_reg_1474_reg_n_5_[2]\,
      Q => indvar_flatten_reg_328(2),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten_reg_328_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => \select_ln32_13_reg_1474_reg_n_5_[3]\,
      Q => indvar_flatten_reg_328(3),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten_reg_328_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => \select_ln32_13_reg_1474_reg_n_5_[4]\,
      Q => indvar_flatten_reg_328(4),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten_reg_328_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => \select_ln32_13_reg_1474_reg_n_5_[5]\,
      Q => indvar_flatten_reg_328(5),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten_reg_328_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => \select_ln32_13_reg_1474_reg_n_5_[6]\,
      Q => indvar_flatten_reg_328(6),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten_reg_328_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => \select_ln32_13_reg_1474_reg_n_5_[7]\,
      Q => indvar_flatten_reg_328(7),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten_reg_328_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => \select_ln32_13_reg_1474_reg_n_5_[8]\,
      Q => indvar_flatten_reg_328(8),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\indvar_flatten_reg_328_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => \select_ln32_13_reg_1474_reg_n_5_[9]\,
      Q => indvar_flatten_reg_328(9),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\mul_ln48_1_reg_1406[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => out_d_reg_1247(2),
      I1 => tmp_1_reg_1223(11),
      I2 => out_d_reg_1247(1),
      I3 => out_d_reg_1247(0),
      O => \mul_ln48_1_reg_1406[1]_i_2_n_5\
    );
\mul_ln48_1_reg_1406[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_1_reg_1223(11),
      I1 => out_d_reg_1247(0),
      O => \mul_ln48_1_reg_1406[1]_i_3_n_5\
    );
\mul_ln48_1_reg_1406[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => tmp_1_reg_1223(11),
      I1 => out_d_reg_1247(2),
      I2 => out_d_reg_1247(0),
      I3 => out_d_reg_1247(1),
      O => \mul_ln48_1_reg_1406[1]_i_4_n_5\
    );
\mul_ln48_1_reg_1406[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => out_d_reg_1247(1),
      I1 => tmp_1_reg_1223(11),
      I2 => out_d_reg_1247(0),
      O => \mul_ln48_1_reg_1406[1]_i_5_n_5\
    );
\mul_ln48_1_reg_1406[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_1_reg_1223(11),
      I1 => out_d_reg_1247(0),
      O => \mul_ln48_1_reg_1406[1]_i_6_n_5\
    );
\mul_ln48_1_reg_1406[5]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C740"
    )
        port map (
      I0 => out_d_reg_1247(0),
      I1 => tmp_1_reg_1223(13),
      I2 => out_d_reg_1247(1),
      I3 => out_d_reg_1247(2),
      O => \mul_ln48_1_reg_1406[5]_i_10_n_5\
    );
\mul_ln48_1_reg_1406[5]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \mul_ln48_1_reg_1406[5]_i_8_n_5\,
      I1 => out_d_reg_1247(1),
      I2 => out_d_reg_1247(2),
      I3 => tmp_1_reg_1223(13),
      I4 => out_d_reg_1247(0),
      O => \mul_ln48_1_reg_1406[5]_i_11_n_5\
    );
\mul_ln48_1_reg_1406[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => out_d_reg_1247(3),
      I1 => tmp_1_reg_1223(11),
      I2 => out_d_reg_1247(4),
      I3 => \mul_ln48_1_reg_1406_reg[5]_i_3_n_11\,
      O => \mul_ln48_1_reg_1406[5]_i_2_n_5\
    );
\mul_ln48_1_reg_1406[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \mul_ln48_1_reg_1406_reg[5]_i_3_n_11\,
      I1 => out_d_reg_1247(4),
      I2 => tmp_1_reg_1223(11),
      I3 => out_d_reg_1247(3),
      O => \mul_ln48_1_reg_1406[5]_i_4_n_5\
    );
\mul_ln48_1_reg_1406[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \mul_ln48_1_reg_1406_reg[5]_i_3_n_12\,
      I1 => out_d_reg_1247(3),
      I2 => tmp_1_reg_1223(11),
      O => \mul_ln48_1_reg_1406[5]_i_5_n_5\
    );
\mul_ln48_1_reg_1406[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_1_reg_1223(13),
      I1 => out_d_reg_1247(2),
      O => \mul_ln48_1_reg_1406[5]_i_6_n_5\
    );
\mul_ln48_1_reg_1406[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => out_d_reg_1247(1),
      I1 => out_d_reg_1247(2),
      I2 => tmp_1_reg_1223(13),
      I3 => out_d_reg_1247(0),
      O => \mul_ln48_1_reg_1406[5]_i_7_n_5\
    );
\mul_ln48_1_reg_1406[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tmp_1_reg_1223(11),
      I1 => out_d_reg_1247(2),
      I2 => out_d_reg_1247(0),
      I3 => out_d_reg_1247(1),
      O => \mul_ln48_1_reg_1406[5]_i_8_n_5\
    );
\mul_ln48_1_reg_1406[5]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => out_d_reg_1247(1),
      I1 => out_d_reg_1247(2),
      I2 => tmp_1_reg_1223(13),
      O => \mul_ln48_1_reg_1406[5]_i_9_n_5\
    );
\mul_ln48_1_reg_1406[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => out_d_reg_1247(4),
      I1 => \mul_ln48_1_reg_1406_reg[5]_i_3_n_10\,
      I2 => out_d_reg_1247(3),
      O => \mul_ln48_1_reg_1406[8]_i_2_n_5\
    );
\mul_ln48_1_reg_1406[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA80"
    )
        port map (
      I0 => \mul_ln48_1_reg_1406_reg[5]_i_3_n_11\,
      I1 => out_d_reg_1247(4),
      I2 => tmp_1_reg_1223(11),
      I3 => out_d_reg_1247(3),
      O => \mul_ln48_1_reg_1406[8]_i_3_n_5\
    );
\mul_ln48_1_reg_1406[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3480"
    )
        port map (
      I0 => out_d_reg_1247(3),
      I1 => tmp_1_reg_1223(13),
      I2 => \mul_ln48_1_reg_1406_reg[5]_i_3_n_5\,
      I3 => out_d_reg_1247(4),
      O => \mul_ln48_1_reg_1406[8]_i_4_n_5\
    );
\mul_ln48_1_reg_1406[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => \mul_ln48_1_reg_1406[8]_i_2_n_5\,
      I1 => tmp_1_reg_1223(13),
      I2 => out_d_reg_1247(3),
      I3 => out_d_reg_1247(4),
      I4 => \mul_ln48_1_reg_1406_reg[5]_i_3_n_5\,
      O => \mul_ln48_1_reg_1406[8]_i_5_n_5\
    );
\mul_ln48_1_reg_1406[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => out_d_reg_1247(4),
      I1 => \mul_ln48_1_reg_1406_reg[5]_i_3_n_10\,
      I2 => out_d_reg_1247(3),
      I3 => \mul_ln48_1_reg_1406[8]_i_3_n_5\,
      O => \mul_ln48_1_reg_1406[8]_i_6_n_5\
    );
\mul_ln48_1_reg_1406_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln48_1_reg_14060,
      D => mul_ln48_1_fu_762_p2(1),
      Q => mul_ln48_1_reg_1406(1),
      R => '0'
    );
\mul_ln48_1_reg_1406_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln48_1_reg_1406_reg[1]_i_1_n_5\,
      CO(2) => \mul_ln48_1_reg_1406_reg[1]_i_1_n_6\,
      CO(1) => \mul_ln48_1_reg_1406_reg[1]_i_1_n_7\,
      CO(0) => \mul_ln48_1_reg_1406_reg[1]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \mul_ln48_1_reg_1406[1]_i_2_n_5\,
      DI(2) => out_d_reg_1247(0),
      DI(1) => \mul_ln48_1_reg_1406[1]_i_3_n_5\,
      DI(0) => '0',
      O(3) => \mul_ln48_1_reg_1406_reg[1]_i_1_n_9\,
      O(2) => \mul_ln48_1_reg_1406_reg[1]_i_1_n_10\,
      O(1) => mul_ln48_1_fu_762_p2(1),
      O(0) => \NLW_mul_ln48_1_reg_1406_reg[1]_i_1_O_UNCONNECTED\(0),
      S(3) => \mul_ln48_1_reg_1406[1]_i_4_n_5\,
      S(2) => \mul_ln48_1_reg_1406[1]_i_5_n_5\,
      S(1) => \mul_ln48_1_reg_1406[1]_i_6_n_5\,
      S(0) => '0'
    );
\mul_ln48_1_reg_1406_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln48_1_reg_14060,
      D => mul_ln48_1_fu_762_p2(2),
      Q => mul_ln48_1_reg_1406(2),
      R => '0'
    );
\mul_ln48_1_reg_1406_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln48_1_reg_14060,
      D => mul_ln48_1_fu_762_p2(3),
      Q => mul_ln48_1_reg_1406(3),
      R => '0'
    );
\mul_ln48_1_reg_1406_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln48_1_reg_14060,
      D => mul_ln48_1_fu_762_p2(4),
      Q => mul_ln48_1_reg_1406(4),
      R => '0'
    );
\mul_ln48_1_reg_1406_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln48_1_reg_14060,
      D => mul_ln48_1_fu_762_p2(5),
      Q => mul_ln48_1_reg_1406(5),
      R => '0'
    );
\mul_ln48_1_reg_1406_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln48_1_reg_1406_reg[5]_i_1_n_5\,
      CO(2) => \mul_ln48_1_reg_1406_reg[5]_i_1_n_6\,
      CO(1) => \mul_ln48_1_reg_1406_reg[5]_i_1_n_7\,
      CO(0) => \mul_ln48_1_reg_1406_reg[5]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \mul_ln48_1_reg_1406[5]_i_2_n_5\,
      DI(2) => \mul_ln48_1_reg_1406_reg[5]_i_3_n_12\,
      DI(1) => \mul_ln48_1_reg_1406_reg[1]_i_1_n_9\,
      DI(0) => '0',
      O(3 downto 0) => mul_ln48_1_fu_762_p2(5 downto 2),
      S(3) => \mul_ln48_1_reg_1406[5]_i_4_n_5\,
      S(2) => \mul_ln48_1_reg_1406[5]_i_5_n_5\,
      S(1) => \mul_ln48_1_reg_1406_reg[1]_i_1_n_9\,
      S(0) => \mul_ln48_1_reg_1406_reg[1]_i_1_n_10\
    );
\mul_ln48_1_reg_1406_reg[5]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln48_1_reg_1406_reg[1]_i_1_n_5\,
      CO(3) => \mul_ln48_1_reg_1406_reg[5]_i_3_n_5\,
      CO(2) => \NLW_mul_ln48_1_reg_1406_reg[5]_i_3_CO_UNCONNECTED\(2),
      CO(1) => \mul_ln48_1_reg_1406_reg[5]_i_3_n_7\,
      CO(0) => \mul_ln48_1_reg_1406_reg[5]_i_3_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mul_ln48_1_reg_1406[5]_i_6_n_5\,
      DI(1) => \mul_ln48_1_reg_1406[5]_i_7_n_5\,
      DI(0) => \mul_ln48_1_reg_1406[5]_i_8_n_5\,
      O(3) => \NLW_mul_ln48_1_reg_1406_reg[5]_i_3_O_UNCONNECTED\(3),
      O(2) => \mul_ln48_1_reg_1406_reg[5]_i_3_n_10\,
      O(1) => \mul_ln48_1_reg_1406_reg[5]_i_3_n_11\,
      O(0) => \mul_ln48_1_reg_1406_reg[5]_i_3_n_12\,
      S(3) => '1',
      S(2) => \mul_ln48_1_reg_1406[5]_i_9_n_5\,
      S(1) => \mul_ln48_1_reg_1406[5]_i_10_n_5\,
      S(0) => \mul_ln48_1_reg_1406[5]_i_11_n_5\
    );
\mul_ln48_1_reg_1406_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln48_1_reg_14060,
      D => mul_ln48_1_fu_762_p2(6),
      Q => mul_ln48_1_reg_1406(6),
      R => '0'
    );
\mul_ln48_1_reg_1406_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln48_1_reg_14060,
      D => mul_ln48_1_fu_762_p2(7),
      Q => mul_ln48_1_reg_1406(7),
      R => '0'
    );
\mul_ln48_1_reg_1406_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln48_1_reg_14060,
      D => mul_ln48_1_fu_762_p2(8),
      Q => mul_ln48_1_reg_1406(8),
      R => '0'
    );
\mul_ln48_1_reg_1406_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln48_1_reg_1406_reg[5]_i_1_n_5\,
      CO(3 downto 2) => \NLW_mul_ln48_1_reg_1406_reg[8]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \mul_ln48_1_reg_1406_reg[8]_i_1_n_7\,
      CO(0) => \mul_ln48_1_reg_1406_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \mul_ln48_1_reg_1406[8]_i_2_n_5\,
      DI(0) => \mul_ln48_1_reg_1406[8]_i_3_n_5\,
      O(3) => \NLW_mul_ln48_1_reg_1406_reg[8]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => mul_ln48_1_fu_762_p2(8 downto 6),
      S(3) => '0',
      S(2) => \mul_ln48_1_reg_1406[8]_i_4_n_5\,
      S(1) => \mul_ln48_1_reg_1406[8]_i_5_n_5\,
      S(0) => \mul_ln48_1_reg_1406[8]_i_6_n_5\
    );
\mul_ln4_reg_1218[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => Q(6),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_depthwise_conv2d_fix_2_fu_423_ap_start_reg,
      I3 => tmp_1_reg_1223(11),
      O => \mul_ln4_reg_1218[7]_i_1_n_5\
    );
\mul_ln4_reg_1218[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(6),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_depthwise_conv2d_fix_2_fu_423_ap_start_reg,
      I3 => tmp_1_reg_1223(13),
      O => \mul_ln4_reg_1218[9]_i_1_n_5\
    );
\mul_ln4_reg_1218_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln4_reg_1218[7]_i_1_n_5\,
      Q => tmp_1_reg_1223(11),
      R => '0'
    );
\mul_ln4_reg_1218_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln4_reg_1218[9]_i_1_n_5\,
      Q => tmp_1_reg_1223(13),
      R => '0'
    );
network_mul_mul_16s_16s_29_1_1_U34: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1
     port map (
      A(0) => network_mul_mul_16s_16s_29_1_1_U38_n_21,
      D(15 downto 0) => D(15 downto 0),
      P(13 downto 0) => trunc_ln_reg_1454(13 downto 0),
      Q(3) => \^ap_cs_fsm_reg[5]_0\(0),
      Q(2) => ap_CS_fsm_pp0_stage3,
      Q(1) => ap_CS_fsm_pp0_stage2,
      Q(0) => ap_CS_fsm_pp0_stage1,
      S(2) => network_mul_mul_16s_16s_29_1_1_U34_n_36,
      S(1) => network_mul_mul_16s_16s_29_1_1_U34_n_37,
      S(0) => network_mul_mul_16s_16s_29_1_1_U34_n_38,
      \add_ln48_4_reg_1524_reg[15]_i_9\(15 downto 0) => trunc_ln48_s_reg_1459(15 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      \icmp_ln23_reg_1243_reg[0]\ => network_mul_mul_16s_16s_29_1_1_U34_n_19,
      \^p\(3) => network_mul_mul_16s_16s_29_1_1_U34_n_39,
      \^p\(2) => network_mul_mul_16s_16s_29_1_1_U34_n_40,
      \^p\(1) => network_mul_mul_16s_16s_29_1_1_U34_n_41,
      \^p\(0) => network_mul_mul_16s_16s_29_1_1_U34_n_42,
      p_0(3) => network_mul_mul_16s_16s_29_1_1_U34_n_43,
      p_0(2) => network_mul_mul_16s_16s_29_1_1_U34_n_44,
      p_0(1) => network_mul_mul_16s_16s_29_1_1_U34_n_45,
      p_0(0) => network_mul_mul_16s_16s_29_1_1_U34_n_46,
      p_1(3) => network_mul_mul_16s_16s_29_1_1_U34_n_47,
      p_1(2) => network_mul_mul_16s_16s_29_1_1_U34_n_48,
      p_1(1) => network_mul_mul_16s_16s_29_1_1_U34_n_49,
      p_1(0) => network_mul_mul_16s_16s_29_1_1_U34_n_50,
      p_2 => network_mul_mul_16s_16s_29_1_1_U35_n_23,
      p_3(14 downto 0) => p_1(14 downto 0),
      p_4 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      p_5 => \^ap_cs_fsm_reg[1]_0\,
      p_6 => \icmp_ln23_reg_1243_pp0_iter1_reg_reg_n_5_[0]\,
      p_7 => ap_enable_reg_pp0_iter1_reg_n_5,
      q0(15 downto 0) => q0(15 downto 0),
      ram_reg_7(14) => network_mul_mul_16s_16s_29_1_1_U34_n_21,
      ram_reg_7(13) => network_mul_mul_16s_16s_29_1_1_U34_n_22,
      ram_reg_7(12) => network_mul_mul_16s_16s_29_1_1_U34_n_23,
      ram_reg_7(11) => network_mul_mul_16s_16s_29_1_1_U34_n_24,
      ram_reg_7(10) => network_mul_mul_16s_16s_29_1_1_U34_n_25,
      ram_reg_7(9) => network_mul_mul_16s_16s_29_1_1_U34_n_26,
      ram_reg_7(8) => network_mul_mul_16s_16s_29_1_1_U34_n_27,
      ram_reg_7(7) => network_mul_mul_16s_16s_29_1_1_U34_n_28,
      ram_reg_7(6) => network_mul_mul_16s_16s_29_1_1_U34_n_29,
      ram_reg_7(5) => network_mul_mul_16s_16s_29_1_1_U34_n_30,
      ram_reg_7(4) => network_mul_mul_16s_16s_29_1_1_U34_n_31,
      ram_reg_7(3) => network_mul_mul_16s_16s_29_1_1_U34_n_32,
      ram_reg_7(2) => network_mul_mul_16s_16s_29_1_1_U34_n_33,
      ram_reg_7(1) => network_mul_mul_16s_16s_29_1_1_U34_n_34,
      ram_reg_7(0) => network_mul_mul_16s_16s_29_1_1_U34_n_35,
      reg_361 => reg_361
    );
network_mul_mul_16s_16s_29_1_1_U35: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_19
     port map (
      A(15) => network_mul_mul_16s_16s_29_1_1_U35_n_24,
      A(14) => network_mul_mul_16s_16s_29_1_1_U35_n_25,
      A(13) => network_mul_mul_16s_16s_29_1_1_U35_n_26,
      A(12) => network_mul_mul_16s_16s_29_1_1_U35_n_27,
      A(11) => network_mul_mul_16s_16s_29_1_1_U35_n_28,
      A(10) => network_mul_mul_16s_16s_29_1_1_U35_n_29,
      A(9) => network_mul_mul_16s_16s_29_1_1_U35_n_30,
      A(8) => network_mul_mul_16s_16s_29_1_1_U35_n_31,
      A(7) => network_mul_mul_16s_16s_29_1_1_U35_n_32,
      A(6) => network_mul_mul_16s_16s_29_1_1_U35_n_33,
      A(5) => network_mul_mul_16s_16s_29_1_1_U35_n_34,
      A(4) => network_mul_mul_16s_16s_29_1_1_U35_n_35,
      A(3) => network_mul_mul_16s_16s_29_1_1_U35_n_36,
      A(2) => network_mul_mul_16s_16s_29_1_1_U35_n_37,
      A(1) => network_mul_mul_16s_16s_29_1_1_U35_n_38,
      A(0) => network_mul_mul_16s_16s_29_1_1_U35_n_39,
      D(15 downto 0) => D(15 downto 0),
      Q(3) => \^ap_cs_fsm_reg[5]_0\(0),
      Q(2) => ap_CS_fsm_pp0_stage3,
      Q(1) => ap_CS_fsm_pp0_stage2,
      Q(0) => ap_CS_fsm_pp0_stage1,
      \ap_CS_fsm_reg[5]\ => network_mul_mul_16s_16s_29_1_1_U35_n_23,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      \icmp_ln23_reg_1243_reg[0]\ => network_mul_mul_16s_16s_29_1_1_U35_n_21,
      p(15 downto 0) => trunc_ln48_s_reg_1459(15 downto 0),
      p_0(14 downto 0) => p_0(14 downto 0),
      p_1 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      p_2 => \^ap_cs_fsm_reg[1]_0\,
      p_3 => ap_enable_reg_pp0_iter1_reg_n_5,
      p_4 => \icmp_ln23_reg_1243_pp0_iter1_reg_reg_n_5_[0]\,
      q0(15 downto 0) => q0(15 downto 0),
      reg_3660 => reg_3660
    );
network_mul_mul_16s_16s_29_1_1_U36: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_20
     port map (
      D(0) => D(15),
      P(15 downto 0) => trunc_ln48_1_reg_1484(15 downto 0),
      Q(2) => ap_CS_fsm_pp0_stage2,
      Q(1) => ap_CS_fsm_pp0_stage1,
      Q(0) => ap_CS_fsm_pp0_stage0,
      add_ln40_10_reg_15040 => add_ln40_10_reg_15040,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      \^p\ => network_mul_mul_16s_16s_29_1_1_U34_n_19,
      p_0(14 downto 0) => \^p\(14 downto 0),
      p_1(14) => network_mul_mul_16s_16s_29_1_1_U34_n_21,
      p_1(13) => network_mul_mul_16s_16s_29_1_1_U34_n_22,
      p_1(12) => network_mul_mul_16s_16s_29_1_1_U34_n_23,
      p_1(11) => network_mul_mul_16s_16s_29_1_1_U34_n_24,
      p_1(10) => network_mul_mul_16s_16s_29_1_1_U34_n_25,
      p_1(9) => network_mul_mul_16s_16s_29_1_1_U34_n_26,
      p_1(8) => network_mul_mul_16s_16s_29_1_1_U34_n_27,
      p_1(7) => network_mul_mul_16s_16s_29_1_1_U34_n_28,
      p_1(6) => network_mul_mul_16s_16s_29_1_1_U34_n_29,
      p_1(5) => network_mul_mul_16s_16s_29_1_1_U34_n_30,
      p_1(4) => network_mul_mul_16s_16s_29_1_1_U34_n_31,
      p_1(3) => network_mul_mul_16s_16s_29_1_1_U34_n_32,
      p_1(2) => network_mul_mul_16s_16s_29_1_1_U34_n_33,
      p_1(1) => network_mul_mul_16s_16s_29_1_1_U34_n_34,
      p_1(0) => network_mul_mul_16s_16s_29_1_1_U34_n_35,
      p_2 => ap_enable_reg_pp0_iter1_reg_n_5,
      p_3 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      p_4 => \icmp_ln23_reg_1243_pp0_iter1_reg_reg_n_5_[0]\,
      q0(0) => q0(15),
      reg_3700 => reg_3700
    );
network_mul_mul_16s_16s_29_1_1_U37: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_21
     port map (
      A(15) => network_mul_mul_16s_16s_29_1_1_U35_n_24,
      A(14) => network_mul_mul_16s_16s_29_1_1_U35_n_25,
      A(13) => network_mul_mul_16s_16s_29_1_1_U35_n_26,
      A(12) => network_mul_mul_16s_16s_29_1_1_U35_n_27,
      A(11) => network_mul_mul_16s_16s_29_1_1_U35_n_28,
      A(10) => network_mul_mul_16s_16s_29_1_1_U35_n_29,
      A(9) => network_mul_mul_16s_16s_29_1_1_U35_n_30,
      A(8) => network_mul_mul_16s_16s_29_1_1_U35_n_31,
      A(7) => network_mul_mul_16s_16s_29_1_1_U35_n_32,
      A(6) => network_mul_mul_16s_16s_29_1_1_U35_n_33,
      A(5) => network_mul_mul_16s_16s_29_1_1_U35_n_34,
      A(4) => network_mul_mul_16s_16s_29_1_1_U35_n_35,
      A(3) => network_mul_mul_16s_16s_29_1_1_U35_n_36,
      A(2) => network_mul_mul_16s_16s_29_1_1_U35_n_37,
      A(1) => network_mul_mul_16s_16s_29_1_1_U35_n_38,
      A(0) => network_mul_mul_16s_16s_29_1_1_U35_n_39,
      B(14 downto 0) => B(14 downto 0),
      P(15 downto 0) => trunc_ln48_2_reg_1489(15 downto 0),
      Q(1) => ap_CS_fsm_pp0_stage3,
      Q(0) => ap_CS_fsm_pp0_stage0,
      add_ln40_10_reg_15040 => add_ln40_10_reg_15040,
      \ap_CS_fsm_reg[1]\ => \^ap_cs_fsm_reg[1]_0\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      \^p\ => network_mul_mul_16s_16s_29_1_1_U35_n_21,
      p_0 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      p_1 => ap_enable_reg_pp0_iter1_reg_n_5,
      reg_374 => reg_374
    );
network_mul_mul_16s_16s_29_1_1_U38: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_22
     port map (
      A(0) => network_mul_mul_16s_16s_29_1_1_U38_n_21,
      D(0) => D(15),
      E(0) => p_11_in,
      P(15 downto 0) => trunc_ln48_3_reg_1509(15 downto 0),
      Q(2) => ap_CS_fsm_pp0_stage3,
      Q(1) => ap_CS_fsm_pp0_stage2,
      Q(0) => ap_CS_fsm_pp0_stage1,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      \^p\ => network_mul_mul_16s_16s_29_1_1_U34_n_19,
      p_0(14 downto 0) => p_0(14 downto 0),
      p_1(14) => network_mul_mul_16s_16s_29_1_1_U34_n_21,
      p_1(13) => network_mul_mul_16s_16s_29_1_1_U34_n_22,
      p_1(12) => network_mul_mul_16s_16s_29_1_1_U34_n_23,
      p_1(11) => network_mul_mul_16s_16s_29_1_1_U34_n_24,
      p_1(10) => network_mul_mul_16s_16s_29_1_1_U34_n_25,
      p_1(9) => network_mul_mul_16s_16s_29_1_1_U34_n_26,
      p_1(8) => network_mul_mul_16s_16s_29_1_1_U34_n_27,
      p_1(7) => network_mul_mul_16s_16s_29_1_1_U34_n_28,
      p_1(6) => network_mul_mul_16s_16s_29_1_1_U34_n_29,
      p_1(5) => network_mul_mul_16s_16s_29_1_1_U34_n_30,
      p_1(4) => network_mul_mul_16s_16s_29_1_1_U34_n_31,
      p_1(3) => network_mul_mul_16s_16s_29_1_1_U34_n_32,
      p_1(2) => network_mul_mul_16s_16s_29_1_1_U34_n_33,
      p_1(1) => network_mul_mul_16s_16s_29_1_1_U34_n_34,
      p_1(0) => network_mul_mul_16s_16s_29_1_1_U34_n_35,
      p_2 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      p_3 => \icmp_ln23_reg_1243_pp0_iter1_reg_reg_n_5_[0]\,
      p_4 => ap_enable_reg_pp0_iter1_reg_n_5,
      q0(0) => q0(15)
    );
network_mul_mul_16s_16s_29_1_1_U39: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_23
     port map (
      A(15) => network_mul_mul_16s_16s_29_1_1_U35_n_24,
      A(14) => network_mul_mul_16s_16s_29_1_1_U35_n_25,
      A(13) => network_mul_mul_16s_16s_29_1_1_U35_n_26,
      A(12) => network_mul_mul_16s_16s_29_1_1_U35_n_27,
      A(11) => network_mul_mul_16s_16s_29_1_1_U35_n_28,
      A(10) => network_mul_mul_16s_16s_29_1_1_U35_n_29,
      A(9) => network_mul_mul_16s_16s_29_1_1_U35_n_30,
      A(8) => network_mul_mul_16s_16s_29_1_1_U35_n_31,
      A(7) => network_mul_mul_16s_16s_29_1_1_U35_n_32,
      A(6) => network_mul_mul_16s_16s_29_1_1_U35_n_33,
      A(5) => network_mul_mul_16s_16s_29_1_1_U35_n_34,
      A(4) => network_mul_mul_16s_16s_29_1_1_U35_n_35,
      A(3) => network_mul_mul_16s_16s_29_1_1_U35_n_36,
      A(2) => network_mul_mul_16s_16s_29_1_1_U35_n_37,
      A(1) => network_mul_mul_16s_16s_29_1_1_U35_n_38,
      A(0) => network_mul_mul_16s_16s_29_1_1_U35_n_39,
      E(0) => p_11_in,
      P(15 downto 0) => trunc_ln48_4_reg_1514(15 downto 0),
      Q(0) => ap_CS_fsm_pp0_stage1,
      ap_clk => ap_clk,
      \^p\ => network_mul_mul_16s_16s_29_1_1_U35_n_21,
      p_0(14 downto 0) => p_1(14 downto 0),
      p_1 => \icmp_ln23_reg_1243_pp0_iter1_reg_reg_n_5_[0]\,
      reg_361 => reg_361
    );
network_mul_mul_16s_16s_29_1_1_U40: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_24
     port map (
      A(0) => network_mul_mul_16s_16s_29_1_1_U40_n_22,
      D(0) => D(15),
      P(15 downto 0) => trunc_ln48_5_reg_1534(15 downto 0),
      Q(1) => ap_CS_fsm_pp0_stage2,
      Q(0) => ap_CS_fsm_pp0_stage1,
      add_ln48_5_reg_15440 => add_ln48_5_reg_15440,
      ap_clk => ap_clk,
      \^p\ => network_mul_mul_16s_16s_29_1_1_U34_n_19,
      p_0(14 downto 0) => p_0(14 downto 0),
      p_1(14) => network_mul_mul_16s_16s_29_1_1_U34_n_21,
      p_1(13) => network_mul_mul_16s_16s_29_1_1_U34_n_22,
      p_1(12) => network_mul_mul_16s_16s_29_1_1_U34_n_23,
      p_1(11) => network_mul_mul_16s_16s_29_1_1_U34_n_24,
      p_1(10) => network_mul_mul_16s_16s_29_1_1_U34_n_25,
      p_1(9) => network_mul_mul_16s_16s_29_1_1_U34_n_26,
      p_1(8) => network_mul_mul_16s_16s_29_1_1_U34_n_27,
      p_1(7) => network_mul_mul_16s_16s_29_1_1_U34_n_28,
      p_1(6) => network_mul_mul_16s_16s_29_1_1_U34_n_29,
      p_1(5) => network_mul_mul_16s_16s_29_1_1_U34_n_30,
      p_1(4) => network_mul_mul_16s_16s_29_1_1_U34_n_31,
      p_1(3) => network_mul_mul_16s_16s_29_1_1_U34_n_32,
      p_1(2) => network_mul_mul_16s_16s_29_1_1_U34_n_33,
      p_1(1) => network_mul_mul_16s_16s_29_1_1_U34_n_34,
      p_1(0) => network_mul_mul_16s_16s_29_1_1_U34_n_35,
      p_2 => \icmp_ln23_reg_1243_pp0_iter1_reg_reg_n_5_[0]\,
      p_3 => ap_enable_reg_pp0_iter1_reg_n_5,
      q0(0) => q0(15),
      reg_3660 => reg_3660
    );
network_mul_mul_16s_16s_29_1_1_U41: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_25
     port map (
      A(15) => network_mul_mul_16s_16s_29_1_1_U35_n_24,
      A(14) => network_mul_mul_16s_16s_29_1_1_U35_n_25,
      A(13) => network_mul_mul_16s_16s_29_1_1_U35_n_26,
      A(12) => network_mul_mul_16s_16s_29_1_1_U35_n_27,
      A(11) => network_mul_mul_16s_16s_29_1_1_U35_n_28,
      A(10) => network_mul_mul_16s_16s_29_1_1_U35_n_29,
      A(9) => network_mul_mul_16s_16s_29_1_1_U35_n_30,
      A(8) => network_mul_mul_16s_16s_29_1_1_U35_n_31,
      A(7) => network_mul_mul_16s_16s_29_1_1_U35_n_32,
      A(6) => network_mul_mul_16s_16s_29_1_1_U35_n_33,
      A(5) => network_mul_mul_16s_16s_29_1_1_U35_n_34,
      A(4) => network_mul_mul_16s_16s_29_1_1_U35_n_35,
      A(3) => network_mul_mul_16s_16s_29_1_1_U35_n_36,
      A(2) => network_mul_mul_16s_16s_29_1_1_U35_n_37,
      A(1) => network_mul_mul_16s_16s_29_1_1_U35_n_38,
      A(0) => network_mul_mul_16s_16s_29_1_1_U35_n_39,
      E(0) => add_ln48_5_reg_15440,
      P(15 downto 0) => trunc_ln48_6_reg_1539(15 downto 0),
      ap_clk => ap_clk,
      \^p\ => network_mul_mul_16s_16s_29_1_1_U35_n_21,
      p_0(14 downto 0) => \^p\(14 downto 0),
      reg_3700 => reg_3700
    );
network_mul_mul_16s_16s_29_1_1_U43: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_26
     port map (
      A(15) => network_mul_mul_16s_16s_29_1_1_U40_n_22,
      A(14) => network_mul_mul_16s_16s_29_1_1_U34_n_21,
      A(13) => network_mul_mul_16s_16s_29_1_1_U34_n_22,
      A(12) => network_mul_mul_16s_16s_29_1_1_U34_n_23,
      A(11) => network_mul_mul_16s_16s_29_1_1_U34_n_24,
      A(10) => network_mul_mul_16s_16s_29_1_1_U34_n_25,
      A(9) => network_mul_mul_16s_16s_29_1_1_U34_n_26,
      A(8) => network_mul_mul_16s_16s_29_1_1_U34_n_27,
      A(7) => network_mul_mul_16s_16s_29_1_1_U34_n_28,
      A(6) => network_mul_mul_16s_16s_29_1_1_U34_n_29,
      A(5) => network_mul_mul_16s_16s_29_1_1_U34_n_30,
      A(4) => network_mul_mul_16s_16s_29_1_1_U34_n_31,
      A(3) => network_mul_mul_16s_16s_29_1_1_U34_n_32,
      A(2) => network_mul_mul_16s_16s_29_1_1_U34_n_33,
      A(1) => network_mul_mul_16s_16s_29_1_1_U34_n_34,
      A(0) => network_mul_mul_16s_16s_29_1_1_U34_n_35,
      B(14 downto 0) => B(14 downto 0),
      D(0) => D(15),
      P(15 downto 0) => trunc_ln48_7_reg_1549(15 downto 0),
      Q(2) => ap_CS_fsm_pp0_stage3,
      Q(1) => ap_CS_fsm_pp0_stage2,
      Q(0) => ap_CS_fsm_pp0_stage1,
      ap_clk => ap_clk,
      \^p\ => network_mul_mul_16s_16s_29_1_1_U34_n_19,
      p_0 => \icmp_ln23_reg_1243_pp0_iter1_reg_reg_n_5_[0]\,
      p_1 => ap_enable_reg_pp0_iter1_reg_n_5,
      q0(0) => q0(15),
      reg_374 => reg_374
    );
\out_d_0_reg_316_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => \select_ln24_2_reg_1443_reg_n_5_[0]\,
      Q => out_d_0_reg_316(0),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\out_d_0_reg_316_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => \select_ln24_2_reg_1443_reg_n_5_[1]\,
      Q => out_d_0_reg_316(1),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\out_d_0_reg_316_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => \select_ln24_2_reg_1443_reg_n_5_[2]\,
      Q => out_d_0_reg_316(2),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\out_d_0_reg_316_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => \select_ln24_2_reg_1443_reg_n_5_[3]\,
      Q => out_d_0_reg_316(3),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\out_d_0_reg_316_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => select_ln24_2_reg_1443(4),
      Q => out_d_0_reg_316(4),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\out_d_reg_1247[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => out_d_0_reg_316(0),
      I1 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \select_ln24_2_reg_1443_reg_n_5_[0]\,
      O => B_0(0)
    );
\out_d_reg_1247[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333335ACCCCCC5A"
    )
        port map (
      I0 => \select_ln24_2_reg_1443_reg_n_5_[0]\,
      I1 => out_d_0_reg_316(0),
      I2 => \select_ln24_2_reg_1443_reg_n_5_[1]\,
      I3 => \^ap_cs_fsm_reg[1]_0\,
      I4 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I5 => out_d_0_reg_316(1),
      O => B_0(1)
    );
\out_d_reg_1247[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBA4F45B0B5404"
    )
        port map (
      I0 => B_0(0),
      I1 => \select_ln24_2_reg_1443_reg_n_5_[1]\,
      I2 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I3 => out_d_0_reg_316(1),
      I4 => \select_ln24_2_reg_1443_reg_n_5_[2]\,
      I5 => out_d_0_reg_316(2),
      O => B_0(2)
    );
\out_d_reg_1247[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3C3A5AACCCCA5AA"
    )
        port map (
      I0 => \select_ln24_2_reg_1443_reg_n_5_[3]\,
      I1 => out_d_0_reg_316(3),
      I2 => \out_d_reg_1247[3]_i_2_n_5\,
      I3 => \select_ln24_2_reg_1443_reg_n_5_[2]\,
      I4 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I5 => out_d_0_reg_316(2),
      O => B_0(3)
    );
\out_d_reg_1247[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333335FFFFFFF5F"
    )
        port map (
      I0 => \select_ln24_2_reg_1443_reg_n_5_[0]\,
      I1 => out_d_0_reg_316(0),
      I2 => \select_ln24_2_reg_1443_reg_n_5_[1]\,
      I3 => \^ap_cs_fsm_reg[1]_0\,
      I4 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I5 => out_d_0_reg_316(1),
      O => \out_d_reg_1247[3]_i_2_n_5\
    );
\out_d_reg_1247[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_d_reg_1247[4]_i_2_n_5\,
      O => B_0(4)
    );
\out_d_reg_1247[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA656AAAAA"
    )
        port map (
      I0 => \select_ln24_1_reg_1270[7]_i_8_n_5\,
      I1 => out_d_0_reg_316(3),
      I2 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I3 => \select_ln24_2_reg_1443_reg_n_5_[3]\,
      I4 => \zext_ln48_1_reg_1233[2]_i_1_n_5\,
      I5 => \out_d_reg_1247[3]_i_2_n_5\,
      O => \out_d_reg_1247[4]_i_2_n_5\
    );
\out_d_reg_1247_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => B_0(0),
      Q => out_d_reg_1247(0),
      R => '0'
    );
\out_d_reg_1247_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => B_0(1),
      Q => out_d_reg_1247(1),
      R => '0'
    );
\out_d_reg_1247_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => B_0(2),
      Q => out_d_reg_1247(2),
      R => '0'
    );
\out_d_reg_1247_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => B_0(3),
      Q => out_d_reg_1247(3),
      R => '0'
    );
\out_d_reg_1247_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => B_0(4),
      Q => out_d_reg_1247(4),
      R => '0'
    );
\out_h_0_reg_339_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => select_ln32_reg_1449(0),
      Q => out_h_0_reg_339(0),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\out_h_0_reg_339_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => select_ln32_reg_1449(1),
      Q => out_h_0_reg_339(1),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\out_h_0_reg_339_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => select_ln32_reg_1449(2),
      Q => out_h_0_reg_339(2),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\out_h_0_reg_339_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => select_ln32_reg_1449(3),
      Q => out_h_0_reg_339(3),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\out_h_0_reg_339_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => select_ln32_reg_1449(4),
      Q => out_h_0_reg_339(4),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\out_h_reg_1293[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBFBB"
    )
        port map (
      I0 => p_0_in,
      I1 => out_h_0_reg_339(0),
      I2 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => select_ln32_reg_1449(0),
      O => zext_ln40_2_cast_mid_fu_610_p1(0)
    );
\out_h_reg_1293[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"050A0303050A0C0C"
    )
        port map (
      I0 => out_h_0_reg_339(0),
      I1 => select_ln32_reg_1449(0),
      I2 => p_0_in,
      I3 => out_h_0_reg_339(1),
      I4 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I5 => select_ln32_reg_1449(1),
      O => zext_ln40_2_cast_mid_fu_610_p1(1)
    );
\out_h_reg_1293[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000057F70000A808"
    )
        port map (
      I0 => ap_phi_mux_out_h_0_phi_fu_343_p4(1),
      I1 => select_ln32_reg_1449(0),
      I2 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I3 => out_h_0_reg_339(0),
      I4 => p_0_in,
      I5 => ap_phi_mux_out_h_0_phi_fu_343_p4(2),
      O => zext_ln40_2_cast_mid_fu_610_p1(2)
    );
\out_h_reg_1293[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9A9A999A9A9AAA"
    )
        port map (
      I0 => \out_h_reg_1293[3]_i_2_n_5\,
      I1 => p_0_in,
      I2 => out_h_0_reg_339(3),
      I3 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => select_ln32_reg_1449(3),
      O => zext_ln40_2_cast_mid_fu_610_p1(3)
    );
\out_h_reg_1293[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0AAC00000000000"
    )
        port map (
      I0 => select_ln32_reg_1449(2),
      I1 => out_h_0_reg_339(2),
      I2 => out_h_0_reg_339(1),
      I3 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I4 => select_ln32_reg_1449(1),
      I5 => select_ln24_fu_506_p3(0),
      O => \out_h_reg_1293[3]_i_2_n_5\
    );
\out_h_reg_1293[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000057F70000A808"
    )
        port map (
      I0 => \out_h_reg_1293[3]_i_2_n_5\,
      I1 => select_ln32_reg_1449(3),
      I2 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I3 => out_h_0_reg_339(3),
      I4 => p_0_in,
      I5 => ap_phi_mux_out_h_0_phi_fu_343_p4(4),
      O => zext_ln40_2_cast_mid_fu_610_p1(4)
    );
\out_h_reg_1293_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => zext_ln40_2_cast_mid_fu_610_p1(0),
      Q => out_h_reg_1293(0),
      R => '0'
    );
\out_h_reg_1293_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => zext_ln40_2_cast_mid_fu_610_p1(1),
      Q => out_h_reg_1293(1),
      R => '0'
    );
\out_h_reg_1293_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => zext_ln40_2_cast_mid_fu_610_p1(2),
      Q => out_h_reg_1293(2),
      R => '0'
    );
\out_h_reg_1293_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => zext_ln40_2_cast_mid_fu_610_p1(3),
      Q => out_h_reg_1293(3),
      R => '0'
    );
\out_h_reg_1293_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => zext_ln40_2_cast_mid_fu_610_p1(4),
      Q => out_h_reg_1293(4),
      R => '0'
    );
\out_w_0_mid2_reg_1298[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => out_w_0_reg_350(0),
      I1 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => out_w_reg_1375(0),
      O => ap_phi_mux_out_w_0_phi_fu_354_p4(0)
    );
\out_w_0_mid2_reg_1298[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => out_w_reg_1375(1),
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I3 => out_w_0_reg_350(1),
      O => ap_phi_mux_out_w_0_phi_fu_354_p4(1)
    );
\out_w_0_mid2_reg_1298[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => out_w_reg_1375(2),
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I3 => out_w_0_reg_350(2),
      O => ap_phi_mux_out_w_0_phi_fu_354_p4(2)
    );
\out_w_0_mid2_reg_1298[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => out_w_reg_1375(3),
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I3 => out_w_0_reg_350(3),
      O => ap_phi_mux_out_w_0_phi_fu_354_p4(3)
    );
\out_w_0_mid2_reg_1298[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => icmp_ln23_fu_490_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => p_1_in,
      I3 => p_0_in,
      O => out_w_0_mid2_reg_1298
    );
\out_w_0_mid2_reg_1298[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => out_w_0_reg_350(4),
      I1 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => out_w_reg_1375(4),
      O => ap_phi_mux_out_w_0_phi_fu_354_p4(4)
    );
\out_w_0_mid2_reg_1298_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => ap_phi_mux_out_w_0_phi_fu_354_p4(0),
      Q => \out_w_0_mid2_reg_1298_reg_n_5_[0]\,
      R => out_w_0_mid2_reg_1298
    );
\out_w_0_mid2_reg_1298_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => ap_phi_mux_out_w_0_phi_fu_354_p4(1),
      Q => \out_w_0_mid2_reg_1298_reg_n_5_[1]\,
      R => out_w_0_mid2_reg_1298
    );
\out_w_0_mid2_reg_1298_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => ap_phi_mux_out_w_0_phi_fu_354_p4(2),
      Q => \out_w_0_mid2_reg_1298_reg_n_5_[2]\,
      R => out_w_0_mid2_reg_1298
    );
\out_w_0_mid2_reg_1298_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => ap_phi_mux_out_w_0_phi_fu_354_p4(3),
      Q => \out_w_0_mid2_reg_1298_reg_n_5_[3]\,
      R => out_w_0_mid2_reg_1298
    );
\out_w_0_mid2_reg_1298_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => ap_phi_mux_out_w_0_phi_fu_354_p4(4),
      Q => \out_w_0_mid2_reg_1298_reg_n_5_[4]\,
      R => out_w_0_mid2_reg_1298
    );
\out_w_0_reg_350_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => out_w_reg_1375(0),
      Q => out_w_0_reg_350(0),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\out_w_0_reg_350_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => out_w_reg_1375(1),
      Q => out_w_0_reg_350(1),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\out_w_0_reg_350_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => out_w_reg_1375(2),
      Q => out_w_0_reg_350(2),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\out_w_0_reg_350_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => out_w_reg_1375(3),
      Q => out_w_0_reg_350(3),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\out_w_0_reg_350_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten48_reg_3040,
      D => out_w_reg_1375(4),
      Q => out_w_0_reg_350(4),
      R => \indvar_flatten48_reg_304[13]_i_1_n_5\
    );
\out_w_reg_1375[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1298_reg_n_5_[0]\,
      O => zext_ln40_3_fu_728_p1(0)
    );
\out_w_reg_1375[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1298_reg_n_5_[0]\,
      I1 => \out_w_0_mid2_reg_1298_reg_n_5_[1]\,
      O => zext_ln40_3_fu_728_p1(1)
    );
\out_w_reg_1375[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1298_reg_n_5_[2]\,
      I1 => \out_w_0_mid2_reg_1298_reg_n_5_[1]\,
      I2 => \out_w_0_mid2_reg_1298_reg_n_5_[0]\,
      O => zext_ln40_3_fu_728_p1(2)
    );
\out_w_reg_1375[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1298_reg_n_5_[3]\,
      I1 => \out_w_0_mid2_reg_1298_reg_n_5_[0]\,
      I2 => \out_w_0_mid2_reg_1298_reg_n_5_[1]\,
      I3 => \out_w_0_mid2_reg_1298_reg_n_5_[2]\,
      O => zext_ln40_3_fu_728_p1(3)
    );
\out_w_reg_1375[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage2,
      O => \out_w_reg_1375[4]_i_1_n_5\
    );
\out_w_reg_1375[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1298_reg_n_5_[4]\,
      I1 => \out_w_0_mid2_reg_1298_reg_n_5_[2]\,
      I2 => \out_w_0_mid2_reg_1298_reg_n_5_[1]\,
      I3 => \out_w_0_mid2_reg_1298_reg_n_5_[0]\,
      I4 => \out_w_0_mid2_reg_1298_reg_n_5_[3]\,
      O => zext_ln40_3_fu_728_p1(4)
    );
\out_w_reg_1375_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_w_reg_1375[4]_i_1_n_5\,
      D => zext_ln40_3_fu_728_p1(0),
      Q => out_w_reg_1375(0),
      R => '0'
    );
\out_w_reg_1375_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_w_reg_1375[4]_i_1_n_5\,
      D => zext_ln40_3_fu_728_p1(1),
      Q => out_w_reg_1375(1),
      R => '0'
    );
\out_w_reg_1375_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_w_reg_1375[4]_i_1_n_5\,
      D => zext_ln40_3_fu_728_p1(2),
      Q => out_w_reg_1375(2),
      R => '0'
    );
\out_w_reg_1375_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_w_reg_1375[4]_i_1_n_5\,
      D => zext_ln40_3_fu_728_p1(3),
      Q => out_w_reg_1375(3),
      R => '0'
    );
\out_w_reg_1375_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_w_reg_1375[4]_i_1_n_5\,
      D => zext_ln40_3_fu_728_p1(4),
      Q => out_w_reg_1375(4),
      R => '0'
    );
q0_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A080A0"
    )
        port map (
      I0 => Q(6),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => q0_reg_i_19_n_5,
      I4 => ap_CS_fsm_pp0_stage1,
      O => SeparableConv2D_4_w_s_ce0
    );
q0_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF20000000E"
    )
        port map (
      I0 => data4_1(0),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => \^ap_cs_fsm_reg[5]_0\(0),
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => select_ln24_1_reg_1270(0),
      O => ADDRARDADDR(0)
    );
q0_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => select_ln24_1_reg_1270(7),
      I1 => q0_reg_i_34_n_5,
      I2 => select_ln24_1_reg_1270(6),
      I3 => select_ln24_1_reg_1270(5),
      I4 => select_ln24_1_reg_1270(3),
      I5 => select_ln24_1_reg_1270(4),
      O => ADDRBWRADDR(7)
    );
q0_reg_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => select_ln24_1_reg_1270(6),
      I1 => select_ln24_1_reg_1270(4),
      I2 => select_ln24_1_reg_1270(3),
      I3 => select_ln24_1_reg_1270(5),
      I4 => q0_reg_i_34_n_5,
      O => ADDRBWRADDR(6)
    );
q0_reg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => select_ln24_1_reg_1270(5),
      I1 => select_ln24_1_reg_1270(3),
      I2 => select_ln24_1_reg_1270(4),
      I3 => q0_reg_i_34_n_5,
      O => ADDRBWRADDR(5)
    );
q0_reg_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => select_ln24_1_reg_1270(4),
      I1 => select_ln24_1_reg_1270(3),
      I2 => q0_reg_i_34_n_5,
      O => ADDRBWRADDR(4)
    );
q0_reg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln24_1_reg_1270(3),
      I1 => q0_reg_i_34_n_5,
      O => ADDRBWRADDR(3)
    );
q0_reg_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAA0FA15055F05EA"
    )
        port map (
      I0 => select_ln24_1_reg_1270(1),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => select_ln24_1_reg_1270(0),
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => select_ln24_1_reg_1270(2),
      O => ADDRBWRADDR(2)
    );
q0_reg_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A85A57"
    )
        port map (
      I0 => select_ln24_1_reg_1270(0),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => \^ap_cs_fsm_reg[5]_0\(0),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => select_ln24_1_reg_1270(1),
      O => ADDRBWRADDR(1)
    );
\q0_reg_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => select_ln24_1_reg_1270(0),
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => ap_CS_fsm_pp0_stage3,
      O => ADDRBWRADDR(0)
    );
q0_reg_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => \^ap_cs_fsm_reg[5]_0\(0),
      O => q0_reg_i_19_n_5
    );
\q0_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A080A0"
    )
        port map (
      I0 => Q(2),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => q0_reg_i_19_n_5,
      I4 => ap_CS_fsm_pp0_stage1,
      O => SeparableConv2D_1_w_s_ce0
    );
q0_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => Q(6),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => ap_CS_fsm_pp0_stage3,
      O => SeparableConv2D_4_w_s_ce1
    );
q0_reg_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8222AAAA"
    )
        port map (
      I0 => q0_reg_i_35_n_5,
      I1 => select_ln24_1_reg_1270(7),
      I2 => select_ln24_1_reg_1270(2),
      I3 => q0_reg_i_22_n_5,
      I4 => ap_CS_fsm_pp0_stage2,
      O => q0_reg_i_20_n_5
    );
q0_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => select_ln24_1_reg_1270(6),
      I1 => select_ln24_1_reg_1270(5),
      I2 => select_ln24_1_reg_1270(4),
      I3 => select_ln24_1_reg_1270(3),
      I4 => select_ln24_1_reg_1270(2),
      I5 => select_ln24_1_reg_1270(1),
      O => q0_reg_i_21_n_5
    );
q0_reg_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => select_ln24_1_reg_1270(6),
      I1 => select_ln24_1_reg_1270(5),
      I2 => select_ln24_1_reg_1270(3),
      I3 => select_ln24_1_reg_1270(4),
      O => q0_reg_i_22_n_5
    );
q0_reg_i_23: unisim.vcomponents.MUXF7
     port map (
      I0 => q0_reg_i_36_n_5,
      I1 => \q0_reg_i_37__0_n_5\,
      O => q0_reg_i_23_n_5,
      S => ap_CS_fsm_pp0_stage2
    );
\q0_reg_i_24__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FFFFFFF"
    )
        port map (
      I0 => select_ln24_1_reg_1270(1),
      I1 => select_ln24_1_reg_1270(2),
      I2 => select_ln24_1_reg_1270(3),
      I3 => select_ln24_1_reg_1270(4),
      I4 => select_ln24_1_reg_1270(5),
      O => \q0_reg_i_24__0_n_5\
    );
q0_reg_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => select_ln24_1_reg_1270(4),
      I1 => select_ln24_1_reg_1270(3),
      I2 => select_ln24_1_reg_1270(5),
      O => q0_reg_i_25_n_5
    );
q0_reg_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88B8888B88BBBBB"
    )
        port map (
      I0 => \q0_reg_i_38__0_n_5\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => select_ln24_1_reg_1270(5),
      I3 => q0_reg_i_39_n_5,
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => data4_1(5),
      O => q0_reg_i_26_n_5
    );
q0_reg_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => select_ln24_1_reg_1270(1),
      I1 => select_ln24_1_reg_1270(2),
      O => q0_reg_i_27_n_5
    );
q0_reg_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => select_ln24_1_reg_1270(3),
      I1 => select_ln24_1_reg_1270(4),
      O => q0_reg_i_28_n_5
    );
q0_reg_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"93C3828293C3D7D7"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => select_ln24_1_reg_1270(4),
      I2 => q0_reg_i_40_n_5,
      I3 => q0_reg_i_41_n_5,
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => data4_1(4),
      O => q0_reg_i_29_n_5
    );
\q0_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => \^ap_cs_fsm_reg[5]_0\(0),
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => Q(2),
      O => SeparableConv2D_1_w_s_ce1
    );
q0_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33333C55CCCC3C55"
    )
        port map (
      I0 => q0_reg_i_20_n_5,
      I1 => select_ln24_1_reg_1270(7),
      I2 => q0_reg_i_21_n_5,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => \^ap_cs_fsm_reg[5]_0\(0),
      I5 => q0_reg_i_22_n_5,
      O => ADDRARDADDR(7)
    );
q0_reg_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9C3388229C33DD77"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => select_ln24_1_reg_1270(3),
      I2 => q0_reg_i_41_n_5,
      I3 => select_ln24_1_reg_1270(2),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => data4_1(3),
      O => q0_reg_i_30_n_5
    );
q0_reg_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF6A6AFF00"
    )
        port map (
      I0 => select_ln24_1_reg_1270(2),
      I1 => select_ln24_1_reg_1270(0),
      I2 => select_ln24_1_reg_1270(1),
      I3 => data4_1(2),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => ap_CS_fsm_pp0_stage2,
      O => q0_reg_i_31_n_5
    );
q0_reg_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000101"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(0),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => select_ln24_1_reg_1270(0),
      I4 => ap_CS_fsm_pp0_stage1,
      O => q0_reg_i_32_n_5
    );
q0_reg_i_33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000880F"
    )
        port map (
      I0 => select_ln24_1_reg_1270(1),
      I1 => select_ln24_1_reg_1270(0),
      I2 => data4_1(1),
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => ap_CS_fsm_pp0_stage2,
      O => q0_reg_i_33_n_5
    );
q0_reg_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAEAEEEEA8A0"
    )
        port map (
      I0 => select_ln24_1_reg_1270(2),
      I1 => select_ln24_1_reg_1270(0),
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => \^ap_cs_fsm_reg[5]_0\(0),
      I5 => select_ln24_1_reg_1270(1),
      O => q0_reg_i_34_n_5
    );
q0_reg_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF950095FF"
    )
        port map (
      I0 => select_ln24_1_reg_1270(7),
      I1 => q0_reg_i_42_n_5,
      I2 => q0_reg_i_22_n_5,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => data4_1(7),
      I5 => ap_CS_fsm_pp0_stage2,
      O => q0_reg_i_35_n_5
    );
q0_reg_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"950095FF"
    )
        port map (
      I0 => select_ln24_1_reg_1270(6),
      I1 => select_ln24_1_reg_1270(5),
      I2 => q0_reg_i_39_n_5,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => data4_1(6),
      O => q0_reg_i_36_n_5
    );
\q0_reg_i_37__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => select_ln24_1_reg_1270(6),
      I1 => select_ln24_1_reg_1270(4),
      I2 => select_ln24_1_reg_1270(3),
      I3 => select_ln24_1_reg_1270(5),
      I4 => select_ln24_1_reg_1270(2),
      O => \q0_reg_i_37__0_n_5\
    );
\q0_reg_i_38__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => select_ln24_1_reg_1270(5),
      I1 => select_ln24_1_reg_1270(3),
      I2 => select_ln24_1_reg_1270(4),
      I3 => select_ln24_1_reg_1270(2),
      O => \q0_reg_i_38__0_n_5\
    );
q0_reg_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => select_ln24_1_reg_1270(4),
      I1 => select_ln24_1_reg_1270(3),
      I2 => select_ln24_1_reg_1270(2),
      I3 => select_ln24_1_reg_1270(1),
      I4 => select_ln24_1_reg_1270(0),
      O => q0_reg_i_39_n_5
    );
q0_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCC3553333C355"
    )
        port map (
      I0 => q0_reg_i_23_n_5,
      I1 => select_ln24_1_reg_1270(6),
      I2 => \q0_reg_i_24__0_n_5\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => \^ap_cs_fsm_reg[5]_0\(0),
      I5 => q0_reg_i_25_n_5,
      O => ADDRARDADDR(6)
    );
q0_reg_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => select_ln24_1_reg_1270(3),
      I1 => select_ln24_1_reg_1270(2),
      O => q0_reg_i_40_n_5
    );
q0_reg_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => select_ln24_1_reg_1270(1),
      I1 => select_ln24_1_reg_1270(0),
      O => q0_reg_i_41_n_5
    );
q0_reg_i_42: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => select_ln24_1_reg_1270(2),
      I1 => select_ln24_1_reg_1270(0),
      I2 => select_ln24_1_reg_1270(1),
      O => q0_reg_i_42_n_5
    );
q0_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC33CC33CCC35555"
    )
        port map (
      I0 => q0_reg_i_26_n_5,
      I1 => select_ln24_1_reg_1270(5),
      I2 => q0_reg_i_27_n_5,
      I3 => q0_reg_i_28_n_5,
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => \^ap_cs_fsm_reg[5]_0\(0),
      O => ADDRARDADDR(5)
    );
q0_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33CC33CCC3CC5555"
    )
        port map (
      I0 => q0_reg_i_29_n_5,
      I1 => select_ln24_1_reg_1270(4),
      I2 => q0_reg_i_27_n_5,
      I3 => select_ln24_1_reg_1270(3),
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => \^ap_cs_fsm_reg[5]_0\(0),
      O => ADDRARDADDR(4)
    );
q0_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33333333333C5555"
    )
        port map (
      I0 => q0_reg_i_30_n_5,
      I1 => select_ln24_1_reg_1270(3),
      I2 => select_ln24_1_reg_1270(2),
      I3 => select_ln24_1_reg_1270(1),
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => \^ap_cs_fsm_reg[5]_0\(0),
      O => ADDRARDADDR(3)
    );
q0_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4000CF0F40F0C"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => q0_reg_i_31_n_5,
      I2 => \^ap_cs_fsm_reg[5]_0\(0),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => select_ln24_1_reg_1270(2),
      I5 => select_ln24_1_reg_1270(1),
      O => ADDRARDADDR(2)
    );
q0_reg_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2322F2"
    )
        port map (
      I0 => q0_reg_i_32_n_5,
      I1 => q0_reg_i_33_n_5,
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => \^ap_cs_fsm_reg[5]_0\(0),
      I4 => select_ln24_1_reg_1270(1),
      O => ADDRARDADDR(1)
    );
ram_reg_0_i_158: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE00FE00FE00"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => \^ap_cs_fsm_reg[5]_0\(0),
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_enable_reg_pp0_iter1_reg_n_5,
      I5 => ap_CS_fsm_pp0_stage0,
      O => \ap_CS_fsm_reg[4]_0\
    );
ram_reg_0_i_162: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000045554000"
    )
        port map (
      I0 => MemBank_B_address01,
      I1 => add_ln40_10_reg_1504_reg_n_97,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => ram_reg_0_i_318_n_11,
      I5 => Q(0),
      O => add_ln40_10_reg_1504_reg_2
    );
ram_reg_0_i_167: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000045554000"
    )
        port map (
      I0 => MemBank_B_address01,
      I1 => add_ln40_10_reg_1504_reg_n_98,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => ram_reg_0_i_318_n_12,
      I5 => Q(0),
      O => add_ln40_10_reg_1504_reg_1
    );
ram_reg_0_i_170: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000045554000"
    )
        port map (
      I0 => MemBank_B_address01,
      I1 => add_ln40_10_reg_1504_reg_n_99,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => ram_reg_0_i_324_n_9,
      I5 => Q(0),
      O => add_ln40_10_reg_1504_reg_0
    );
ram_reg_0_i_181: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => ram_reg_0_i_324_n_10,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => add_ln40_10_reg_1504_reg_n_100,
      I4 => Q(4),
      I5 => Q(3),
      O => \ap_CS_fsm_reg[2]_10\
    );
ram_reg_0_i_188: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => ram_reg_0_i_324_n_11,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => add_ln40_10_reg_1504_reg_n_101,
      I4 => Q(4),
      I5 => Q(3),
      O => \ap_CS_fsm_reg[2]_9\
    );
ram_reg_0_i_193: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => ram_reg_0_i_324_n_12,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => add_ln40_10_reg_1504_reg_n_102,
      I4 => Q(4),
      I5 => Q(3),
      O => \ap_CS_fsm_reg[2]_8\
    );
ram_reg_0_i_201: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => ram_reg_0_i_370_n_9,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => add_ln40_10_reg_1504_reg_n_103,
      I4 => Q(4),
      I5 => Q(3),
      O => \ap_CS_fsm_reg[2]_7\
    );
ram_reg_0_i_206: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => ram_reg_0_i_370_n_10,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => add_ln40_10_reg_1504_reg_n_104,
      I4 => Q(4),
      I5 => Q(3),
      O => \ap_CS_fsm_reg[2]_6\
    );
ram_reg_0_i_211: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => ram_reg_0_i_370_n_11,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => add_ln40_10_reg_1504_reg_n_105,
      I4 => Q(4),
      I5 => Q(3),
      O => \ap_CS_fsm_reg[2]_5\
    );
ram_reg_0_i_216: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => ram_reg_0_i_370_n_12,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => add_ln40_10_reg_1504_reg_n_106,
      I4 => Q(4),
      I5 => Q(3),
      O => \ap_CS_fsm_reg[2]_4\
    );
ram_reg_0_i_224: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => ram_reg_0_i_398_n_9,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => add_ln40_10_reg_1504_reg_n_107,
      I4 => Q(4),
      I5 => Q(3),
      O => \ap_CS_fsm_reg[2]_3\
    );
ram_reg_0_i_230: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => ram_reg_0_i_398_n_10,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => add_ln40_10_reg_1504_reg_n_108,
      I4 => Q(4),
      I5 => Q(3),
      O => \ap_CS_fsm_reg[2]_2\
    );
ram_reg_0_i_235: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => ram_reg_0_i_398_n_11,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => add_ln40_10_reg_1504_reg_n_109,
      I4 => Q(4),
      I5 => Q(3),
      O => \ap_CS_fsm_reg[2]_1\
    );
ram_reg_0_i_240: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA2A"
    )
        port map (
      I0 => ram_reg_0_i_398_n_12,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => add_ln40_10_reg_1504_reg_n_110,
      I4 => Q(4),
      I5 => Q(3),
      O => \ap_CS_fsm_reg[2]_0\
    );
ram_reg_0_i_244: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1356_reg_n_98,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => ap_CS_fsm_pp0_stage0,
      O => ram_reg_0_i_244_n_5
    );
ram_reg_0_i_245: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1339_reg_n_97,
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => tmp10_0_0_mid2_reg_1332_reg_n_97,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => tmp10_2_0_mid2_reg_1356_reg_n_97,
      O => ram_reg_0_i_245_n_5
    );
ram_reg_0_i_246: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1339_reg_n_98,
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => tmp10_0_0_mid2_reg_1332_reg_n_98,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => tmp10_2_0_mid2_reg_1356_reg_n_98,
      O => ram_reg_0_i_246_n_5
    );
ram_reg_0_i_252: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_282_n_5,
      CO(3) => ram_reg_0_i_252_n_5,
      CO(2) => ram_reg_0_i_252_n_6,
      CO(1) => ram_reg_0_i_252_n_7,
      CO(0) => ram_reg_0_i_252_n_8,
      CYINIT => '0',
      DI(3) => ram_reg_0_i_417_n_5,
      DI(2) => ram_reg_0_i_418_n_5,
      DI(1) => ram_reg_0_i_419_n_5,
      DI(0) => ram_reg_0_i_420_n_5,
      O(3 downto 0) => grp_depthwise_conv2d_fix_2_fu_423_input_r_address1(7 downto 4),
      S(3) => ram_reg_0_i_421_n_5,
      S(2) => ram_reg_0_i_422_n_5,
      S(1) => ram_reg_0_i_423_n_5,
      S(0) => ram_reg_0_i_424_n_5
    );
ram_reg_0_i_253: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1356_reg_n_99,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => ap_CS_fsm_pp0_stage0,
      O => ram_reg_0_i_253_n_5
    );
ram_reg_0_i_254: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1356_reg_n_100,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => ap_CS_fsm_pp0_stage0,
      O => ram_reg_0_i_254_n_5
    );
ram_reg_0_i_255: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1356_reg_n_101,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => ap_CS_fsm_pp0_stage0,
      O => ram_reg_0_i_255_n_5
    );
ram_reg_0_i_256: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1356_reg_n_102,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => ap_CS_fsm_pp0_stage0,
      O => ram_reg_0_i_256_n_5
    );
ram_reg_0_i_257: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1339_reg_n_99,
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => tmp10_0_0_mid2_reg_1332_reg_n_99,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => tmp10_2_0_mid2_reg_1356_reg_n_99,
      O => ram_reg_0_i_257_n_5
    );
ram_reg_0_i_258: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1339_reg_n_100,
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => tmp10_0_0_mid2_reg_1332_reg_n_100,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => tmp10_2_0_mid2_reg_1356_reg_n_100,
      O => ram_reg_0_i_258_n_5
    );
ram_reg_0_i_259: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1339_reg_n_101,
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => tmp10_0_0_mid2_reg_1332_reg_n_101,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => tmp10_2_0_mid2_reg_1356_reg_n_101,
      O => ram_reg_0_i_259_n_5
    );
ram_reg_0_i_260: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1339_reg_n_102,
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => tmp10_0_0_mid2_reg_1332_reg_n_102,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => tmp10_2_0_mid2_reg_1356_reg_n_102,
      O => ram_reg_0_i_260_n_5
    );
ram_reg_0_i_282: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_282_n_5,
      CO(2) => ram_reg_0_i_282_n_6,
      CO(1) => ram_reg_0_i_282_n_7,
      CO(0) => ram_reg_0_i_282_n_8,
      CYINIT => '0',
      DI(3) => ram_reg_0_i_439_n_5,
      DI(2) => ram_reg_0_i_440_n_5,
      DI(1) => ram_reg_0_i_441_n_5,
      DI(0) => ram_reg_0_i_442_n_5,
      O(3 downto 0) => grp_depthwise_conv2d_fix_2_fu_423_input_r_address1(3 downto 0),
      S(3) => ram_reg_0_i_443_n_5,
      S(2) => ram_reg_0_i_444_n_5,
      S(1) => ram_reg_0_i_445_n_5,
      S(0) => ram_reg_0_i_446_n_5
    );
ram_reg_0_i_314: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE0E0EEEEEEEE"
    )
        port map (
      I0 => Q(6),
      I1 => Q(2),
      I2 => ram_reg_0_i_485_n_5,
      I3 => q0_reg_i_19_n_5,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => \^ap_cs_fsm_reg[1]_0\,
      O => \ap_CS_fsm_reg[37]\
    );
ram_reg_0_i_318: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_324_n_5,
      CO(3 downto 1) => NLW_ram_reg_0_i_318_CO_UNCONNECTED(3 downto 1),
      CO(0) => ram_reg_0_i_318_n_8,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_3_in(12),
      O(3 downto 2) => NLW_ram_reg_0_i_318_O_UNCONNECTED(3 downto 2),
      O(1) => ram_reg_0_i_318_n_11,
      O(0) => ram_reg_0_i_318_n_12,
      S(3 downto 2) => B"00",
      S(1) => ram_reg_0_i_488_n_5,
      S(0) => ram_reg_0_i_489_n_5
    );
ram_reg_0_i_324: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_370_n_5,
      CO(3) => ram_reg_0_i_324_n_5,
      CO(2) => ram_reg_0_i_324_n_6,
      CO(1) => ram_reg_0_i_324_n_7,
      CO(0) => ram_reg_0_i_324_n_8,
      CYINIT => '0',
      DI(3 downto 0) => p_3_in(11 downto 8),
      O(3) => ram_reg_0_i_324_n_9,
      O(2) => ram_reg_0_i_324_n_10,
      O(1) => ram_reg_0_i_324_n_11,
      O(0) => ram_reg_0_i_324_n_12,
      S(3) => ram_reg_0_i_496_n_5,
      S(2) => ram_reg_0_i_497_n_5,
      S(1) => ram_reg_0_i_498_n_5,
      S(0) => ram_reg_0_i_499_n_5
    );
ram_reg_0_i_370: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_398_n_5,
      CO(3) => ram_reg_0_i_370_n_5,
      CO(2) => ram_reg_0_i_370_n_6,
      CO(1) => ram_reg_0_i_370_n_7,
      CO(0) => ram_reg_0_i_370_n_8,
      CYINIT => '0',
      DI(3 downto 0) => p_3_in(7 downto 4),
      O(3) => ram_reg_0_i_370_n_9,
      O(2) => ram_reg_0_i_370_n_10,
      O(1) => ram_reg_0_i_370_n_11,
      O(0) => ram_reg_0_i_370_n_12,
      S(3) => ram_reg_0_i_509_n_5,
      S(2) => ram_reg_0_i_510_n_5,
      S(1) => ram_reg_0_i_511_n_5,
      S(0) => ram_reg_0_i_512_n_5
    );
ram_reg_0_i_398: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_398_n_5,
      CO(2) => ram_reg_0_i_398_n_6,
      CO(1) => ram_reg_0_i_398_n_7,
      CO(0) => ram_reg_0_i_398_n_8,
      CYINIT => '0',
      DI(3 downto 0) => p_3_in(3 downto 0),
      O(3) => ram_reg_0_i_398_n_9,
      O(2) => ram_reg_0_i_398_n_10,
      O(1) => ram_reg_0_i_398_n_11,
      O(0) => ram_reg_0_i_398_n_12,
      S(3) => ram_reg_0_i_526_n_5,
      S(2) => ram_reg_0_i_527_n_5,
      S(1) => ram_reg_0_i_528_n_5,
      S(0) => ram_reg_0_i_529_n_5
    );
ram_reg_0_i_417: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1356_reg_n_103,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => ap_CS_fsm_pp0_stage0,
      O => ram_reg_0_i_417_n_5
    );
ram_reg_0_i_418: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1356_reg_n_104,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => ap_CS_fsm_pp0_stage0,
      O => ram_reg_0_i_418_n_5
    );
ram_reg_0_i_419: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1356_reg_n_105,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => ap_CS_fsm_pp0_stage0,
      O => ram_reg_0_i_419_n_5
    );
ram_reg_0_i_420: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1339_reg_n_106,
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => tmp10_0_0_mid2_reg_1332_reg_n_106,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => zext_ln40_3_reg_1380_reg(4),
      O => ram_reg_0_i_420_n_5
    );
ram_reg_0_i_421: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1339_reg_n_103,
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => tmp10_0_0_mid2_reg_1332_reg_n_103,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => tmp10_2_0_mid2_reg_1356_reg_n_103,
      O => ram_reg_0_i_421_n_5
    );
ram_reg_0_i_422: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1339_reg_n_104,
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => tmp10_0_0_mid2_reg_1332_reg_n_104,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => tmp10_2_0_mid2_reg_1356_reg_n_104,
      O => ram_reg_0_i_422_n_5
    );
ram_reg_0_i_423: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1339_reg_n_105,
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => tmp10_0_0_mid2_reg_1332_reg_n_105,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => tmp10_2_0_mid2_reg_1356_reg_n_105,
      O => ram_reg_0_i_423_n_5
    );
ram_reg_0_i_424: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => ram_reg_0_i_420_n_5,
      I1 => tmp10_2_0_mid2_reg_1356_reg_n_106,
      I2 => \^ap_cs_fsm_reg[1]_0\,
      I3 => ram_reg_0_i_540_n_5,
      I4 => add_ln23_reg_14280,
      I5 => zext_ln40_3_reg_1380_reg(4),
      O => ram_reg_0_i_424_n_5
    );
ram_reg_0_i_439: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1339_reg_n_107,
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => tmp10_0_0_mid2_reg_1332_reg_n_107,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => zext_ln40_3_reg_1380_reg(3),
      O => ram_reg_0_i_439_n_5
    );
ram_reg_0_i_440: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1339_reg_n_108,
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => tmp10_0_0_mid2_reg_1332_reg_n_108,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => zext_ln40_3_reg_1380_reg(2),
      O => ram_reg_0_i_440_n_5
    );
ram_reg_0_i_441: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1339_reg_n_109,
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => tmp10_0_0_mid2_reg_1332_reg_n_109,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => zext_ln40_3_reg_1380_reg(1),
      O => ram_reg_0_i_441_n_5
    );
ram_reg_0_i_442: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1339_reg_n_110,
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => tmp10_0_0_mid2_reg_1332_reg_n_110,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => zext_ln40_3_reg_1380_reg(0),
      O => ram_reg_0_i_442_n_5
    );
ram_reg_0_i_443: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => ram_reg_0_i_439_n_5,
      I1 => tmp10_2_0_mid2_reg_1356_reg_n_107,
      I2 => \^ap_cs_fsm_reg[1]_0\,
      I3 => ram_reg_0_i_553_n_5,
      I4 => add_ln23_reg_14280,
      I5 => zext_ln40_3_reg_1380_reg(3),
      O => ram_reg_0_i_443_n_5
    );
ram_reg_0_i_444: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65556AAA"
    )
        port map (
      I0 => ram_reg_0_i_440_n_5,
      I1 => tmp10_2_0_mid2_reg_1356_reg_n_108,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ram_reg_0_i_554_n_5,
      O => ram_reg_0_i_444_n_5
    );
ram_reg_0_i_445: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111DDD1DEEE222E2"
    )
        port map (
      I0 => zext_ln40_3_reg_1380_reg(1),
      I1 => \^ap_cs_fsm_reg[1]_0\,
      I2 => tmp10_0_0_mid2_reg_1332_reg_n_109,
      I3 => add_ln23_reg_14280,
      I4 => tmp10_1_0_mid2_reg_1339_reg_n_109,
      I5 => ram_reg_0_i_555_n_5,
      O => ram_reg_0_i_445_n_5
    );
ram_reg_0_i_446: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => ram_reg_0_i_442_n_5,
      I1 => tmp10_2_0_mid2_reg_1356_reg_n_110,
      I2 => \^ap_cs_fsm_reg[1]_0\,
      I3 => \out_w_0_mid2_reg_1298_reg_n_5_[0]\,
      I4 => add_ln23_reg_14280,
      I5 => zext_ln40_3_reg_1380_reg(0),
      O => ram_reg_0_i_446_n_5
    );
ram_reg_0_i_485: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_5,
      I1 => ap_CS_fsm_pp0_stage1,
      O => ram_reg_0_i_485_n_5
    );
ram_reg_0_i_487: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC000000AAAAAAAA"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1356_reg_n_98,
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => tmp10_1_0_mid2_reg_1339_reg_n_98,
      I5 => \^ap_cs_fsm_reg[1]_0\,
      O => p_3_in(12)
    );
ram_reg_0_i_488: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAFFC02A2A3F00"
    )
        port map (
      I0 => tmp10_0_0_mid2_reg_1332_reg_n_97,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => tmp10_1_0_mid2_reg_1339_reg_n_97,
      I4 => ram_reg_0_i_592_n_5,
      I5 => tmp10_2_0_mid2_reg_1356_reg_n_97,
      O => ram_reg_0_i_488_n_5
    );
ram_reg_0_i_489: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0F0F0CCAAAAAA"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1339_reg_n_98,
      I1 => tmp10_2_0_mid2_reg_1356_reg_n_98,
      I2 => tmp10_0_0_mid2_reg_1332_reg_n_98,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ram_reg_0_i_592_n_5,
      O => ram_reg_0_i_489_n_5
    );
ram_reg_0_i_492: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC000000AAAAAAAA"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1356_reg_n_99,
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => tmp10_1_0_mid2_reg_1339_reg_n_99,
      I5 => \^ap_cs_fsm_reg[1]_0\,
      O => p_3_in(11)
    );
ram_reg_0_i_493: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC000000AAAAAAAA"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1356_reg_n_100,
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => tmp10_1_0_mid2_reg_1339_reg_n_100,
      I5 => \^ap_cs_fsm_reg[1]_0\,
      O => p_3_in(10)
    );
ram_reg_0_i_494: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC000000AAAAAAAA"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1356_reg_n_101,
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => tmp10_1_0_mid2_reg_1339_reg_n_101,
      I5 => \^ap_cs_fsm_reg[1]_0\,
      O => p_3_in(9)
    );
ram_reg_0_i_495: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC000000AAAAAAAA"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1356_reg_n_102,
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => tmp10_1_0_mid2_reg_1339_reg_n_102,
      I5 => \^ap_cs_fsm_reg[1]_0\,
      O => p_3_in(8)
    );
ram_reg_0_i_496: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0F0F0CCAAAAAA"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1339_reg_n_99,
      I1 => tmp10_2_0_mid2_reg_1356_reg_n_99,
      I2 => tmp10_0_0_mid2_reg_1332_reg_n_99,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ram_reg_0_i_592_n_5,
      O => ram_reg_0_i_496_n_5
    );
ram_reg_0_i_497: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0F0F0CCAAAAAA"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1339_reg_n_100,
      I1 => tmp10_2_0_mid2_reg_1356_reg_n_100,
      I2 => tmp10_0_0_mid2_reg_1332_reg_n_100,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ram_reg_0_i_592_n_5,
      O => ram_reg_0_i_497_n_5
    );
ram_reg_0_i_498: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0F0F0CCAAAAAA"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1339_reg_n_101,
      I1 => tmp10_2_0_mid2_reg_1356_reg_n_101,
      I2 => tmp10_0_0_mid2_reg_1332_reg_n_101,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ram_reg_0_i_592_n_5,
      O => ram_reg_0_i_498_n_5
    );
ram_reg_0_i_499: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0F0F0CCAAAAAA"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1339_reg_n_102,
      I1 => tmp10_2_0_mid2_reg_1356_reg_n_102,
      I2 => tmp10_0_0_mid2_reg_1332_reg_n_102,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ram_reg_0_i_592_n_5,
      O => ram_reg_0_i_499_n_5
    );
ram_reg_0_i_505: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC000000AAAAAAAA"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1356_reg_n_103,
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => tmp10_1_0_mid2_reg_1339_reg_n_103,
      I5 => \^ap_cs_fsm_reg[1]_0\,
      O => p_3_in(7)
    );
ram_reg_0_i_506: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC000000AAAAAAAA"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1356_reg_n_104,
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => tmp10_1_0_mid2_reg_1339_reg_n_104,
      I5 => \^ap_cs_fsm_reg[1]_0\,
      O => p_3_in(6)
    );
ram_reg_0_i_507: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC000000AAAAAAAA"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1356_reg_n_105,
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => tmp10_1_0_mid2_reg_1339_reg_n_105,
      I5 => \^ap_cs_fsm_reg[1]_0\,
      O => p_3_in(5)
    );
ram_reg_0_i_508: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8B800B8B8B8"
    )
        port map (
      I0 => zext_ln40_3_fu_728_p1(4),
      I1 => ram_reg_0_i_592_n_5,
      I2 => tmp10_1_0_mid2_reg_1339_reg_n_106,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1_reg_n_5,
      I5 => tmp10_2_0_mid2_reg_1356_reg_n_106,
      O => p_3_in(4)
    );
ram_reg_0_i_509: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0F0F0CCAAAAAA"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1339_reg_n_103,
      I1 => tmp10_2_0_mid2_reg_1356_reg_n_103,
      I2 => tmp10_0_0_mid2_reg_1332_reg_n_103,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ram_reg_0_i_592_n_5,
      O => ram_reg_0_i_509_n_5
    );
ram_reg_0_i_510: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0F0F0CCAAAAAA"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1339_reg_n_104,
      I1 => tmp10_2_0_mid2_reg_1356_reg_n_104,
      I2 => tmp10_0_0_mid2_reg_1332_reg_n_104,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ram_reg_0_i_592_n_5,
      O => ram_reg_0_i_510_n_5
    );
ram_reg_0_i_511: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0F0F0CCAAAAAA"
    )
        port map (
      I0 => tmp10_1_0_mid2_reg_1339_reg_n_105,
      I1 => tmp10_2_0_mid2_reg_1356_reg_n_105,
      I2 => tmp10_0_0_mid2_reg_1332_reg_n_105,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ram_reg_0_i_592_n_5,
      O => ram_reg_0_i_511_n_5
    );
ram_reg_0_i_512: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111DDD1DEEE222E2"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1356_reg_n_106,
      I1 => \^ap_cs_fsm_reg[1]_0\,
      I2 => tmp10_1_0_mid2_reg_1339_reg_n_106,
      I3 => ram_reg_0_i_592_n_5,
      I4 => zext_ln40_3_fu_728_p1(4),
      I5 => p_2_in(4),
      O => ram_reg_0_i_512_n_5
    );
ram_reg_0_i_522: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8B800B8B8B8"
    )
        port map (
      I0 => zext_ln40_3_fu_728_p1(3),
      I1 => ram_reg_0_i_592_n_5,
      I2 => tmp10_1_0_mid2_reg_1339_reg_n_107,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1_reg_n_5,
      I5 => tmp10_2_0_mid2_reg_1356_reg_n_107,
      O => p_3_in(3)
    );
ram_reg_0_i_523: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8B800B8B8B8"
    )
        port map (
      I0 => zext_ln40_3_fu_728_p1(2),
      I1 => ram_reg_0_i_592_n_5,
      I2 => tmp10_1_0_mid2_reg_1339_reg_n_108,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1_reg_n_5,
      I5 => tmp10_2_0_mid2_reg_1356_reg_n_108,
      O => p_3_in(2)
    );
ram_reg_0_i_524: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60FFFF6F600000"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1298_reg_n_5_[0]\,
      I1 => \out_w_0_mid2_reg_1298_reg_n_5_[1]\,
      I2 => ram_reg_0_i_592_n_5,
      I3 => tmp10_1_0_mid2_reg_1339_reg_n_109,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => tmp10_2_0_mid2_reg_1356_reg_n_109,
      O => p_3_in(1)
    );
ram_reg_0_i_525: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF74747400747474"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1298_reg_n_5_[0]\,
      I1 => ram_reg_0_i_592_n_5,
      I2 => tmp10_1_0_mid2_reg_1339_reg_n_110,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1_reg_n_5,
      I5 => tmp10_2_0_mid2_reg_1356_reg_n_110,
      O => p_3_in(0)
    );
ram_reg_0_i_526: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111DDD1DEEE222E2"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1356_reg_n_107,
      I1 => \^ap_cs_fsm_reg[1]_0\,
      I2 => tmp10_1_0_mid2_reg_1339_reg_n_107,
      I3 => ram_reg_0_i_592_n_5,
      I4 => zext_ln40_3_fu_728_p1(3),
      I5 => p_2_in(3),
      O => ram_reg_0_i_526_n_5
    );
ram_reg_0_i_527: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111DDD1DEEE222E2"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1356_reg_n_108,
      I1 => \^ap_cs_fsm_reg[1]_0\,
      I2 => tmp10_1_0_mid2_reg_1339_reg_n_108,
      I3 => ram_reg_0_i_592_n_5,
      I4 => zext_ln40_3_fu_728_p1(2),
      I5 => p_2_in(2),
      O => ram_reg_0_i_527_n_5
    );
ram_reg_0_i_528: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111DDD1DEEE222E2"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1356_reg_n_109,
      I1 => \^ap_cs_fsm_reg[1]_0\,
      I2 => tmp10_1_0_mid2_reg_1339_reg_n_109,
      I3 => ram_reg_0_i_592_n_5,
      I4 => zext_ln40_3_fu_728_p1(1),
      I5 => p_2_in(1),
      O => ram_reg_0_i_528_n_5
    );
ram_reg_0_i_529: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD1D111D22E2EEE2"
    )
        port map (
      I0 => tmp10_2_0_mid2_reg_1356_reg_n_110,
      I1 => \^ap_cs_fsm_reg[1]_0\,
      I2 => tmp10_1_0_mid2_reg_1339_reg_n_110,
      I3 => ram_reg_0_i_592_n_5,
      I4 => \out_w_0_mid2_reg_1298_reg_n_5_[0]\,
      I5 => p_2_in(0),
      O => ram_reg_0_i_529_n_5
    );
ram_reg_0_i_540: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1298_reg_n_5_[1]\,
      I1 => \out_w_0_mid2_reg_1298_reg_n_5_[2]\,
      I2 => \out_w_0_mid2_reg_1298_reg_n_5_[3]\,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => \out_w_0_mid2_reg_1298_reg_n_5_[4]\,
      O => ram_reg_0_i_540_n_5
    );
ram_reg_0_i_553: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1298_reg_n_5_[2]\,
      I1 => \out_w_0_mid2_reg_1298_reg_n_5_[1]\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => \out_w_0_mid2_reg_1298_reg_n_5_[3]\,
      O => ram_reg_0_i_553_n_5
    );
ram_reg_0_i_554: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FBFBFBFB0808080"
    )
        port map (
      I0 => zext_ln40_3_reg_1380_reg(2),
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \out_w_0_mid2_reg_1298_reg_n_5_[1]\,
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => \out_w_0_mid2_reg_1298_reg_n_5_[2]\,
      O => ram_reg_0_i_554_n_5
    );
ram_reg_0_i_555: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8FFFF8BB80000"
    )
        port map (
      I0 => zext_ln40_3_reg_1380_reg(1),
      I1 => add_ln23_reg_14280,
      I2 => \out_w_0_mid2_reg_1298_reg_n_5_[1]\,
      I3 => ram_reg_0_i_626_n_5,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => tmp10_2_0_mid2_reg_1356_reg_n_109,
      O => ram_reg_0_i_555_n_5
    );
ram_reg_0_i_592: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(0),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter0,
      O => ram_reg_0_i_592_n_5
    );
ram_reg_0_i_598: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => zext_ln40_5_reg_1412_reg(4),
      I1 => add_ln23_reg_14280,
      I2 => ram_reg_0_i_626_n_5,
      I3 => tmp10_0_0_mid2_reg_1332_reg_n_106,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => zext_ln40_1_reg_1363(4),
      O => p_2_in(4)
    );
ram_reg_0_i_610: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => zext_ln40_5_reg_1412_reg(3),
      I1 => add_ln23_reg_14280,
      I2 => ram_reg_0_i_626_n_5,
      I3 => tmp10_0_0_mid2_reg_1332_reg_n_107,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => zext_ln40_1_reg_1363(3),
      O => p_2_in(3)
    );
ram_reg_0_i_611: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => zext_ln40_5_reg_1412_reg(2),
      I1 => add_ln23_reg_14280,
      I2 => ram_reg_0_i_626_n_5,
      I3 => tmp10_0_0_mid2_reg_1332_reg_n_108,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => zext_ln40_1_reg_1363(2),
      O => p_2_in(2)
    );
ram_reg_0_i_612: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => zext_ln40_5_reg_1412_reg(1),
      I1 => add_ln23_reg_14280,
      I2 => ram_reg_0_i_626_n_5,
      I3 => tmp10_0_0_mid2_reg_1332_reg_n_109,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => zext_ln40_1_reg_1363(1),
      O => p_2_in(1)
    );
ram_reg_0_i_613: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => zext_ln40_5_reg_1412_reg(0),
      I1 => add_ln23_reg_14280,
      I2 => ram_reg_0_i_626_n_5,
      I3 => tmp10_0_0_mid2_reg_1332_reg_n_110,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => zext_ln40_1_reg_1363(0),
      O => p_2_in(0)
    );
ram_reg_0_i_626: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage3,
      O => ram_reg_0_i_626_n_5
    );
ram_reg_0_i_91: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404000"
    )
        port map (
      I0 => \icmp_ln23_reg_1243_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter2_reg_n_5,
      I3 => Q(6),
      I4 => Q(2),
      O => data4
    );
ram_reg_0_i_93: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_98_n_5,
      CO(3 downto 1) => NLW_ram_reg_0_i_93_CO_UNCONNECTED(3 downto 1),
      CO(0) => ram_reg_0_i_93_n_8,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => ram_reg_0_i_244_n_5,
      O(3 downto 2) => NLW_ram_reg_0_i_93_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => grp_depthwise_conv2d_fix_2_fu_423_input_r_address1(13 downto 12),
      S(3 downto 2) => B"00",
      S(1) => ram_reg_0_i_245_n_5,
      S(0) => ram_reg_0_i_246_n_5
    );
\ram_reg_0_i_93__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000800080"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter2_reg_n_5,
      I2 => MemBank_B_ce01,
      I3 => Q(0),
      I4 => grp_depthwise_conv2d_fix_1_fu_447_output_r_ce0,
      I5 => MemBank_B_address01,
      O => \ap_CS_fsm_reg[1]_1\
    );
ram_reg_0_i_98: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_252_n_5,
      CO(3) => ram_reg_0_i_98_n_5,
      CO(2) => ram_reg_0_i_98_n_6,
      CO(1) => ram_reg_0_i_98_n_7,
      CO(0) => ram_reg_0_i_98_n_8,
      CYINIT => '0',
      DI(3) => ram_reg_0_i_253_n_5,
      DI(2) => ram_reg_0_i_254_n_5,
      DI(1) => ram_reg_0_i_255_n_5,
      DI(0) => ram_reg_0_i_256_n_5,
      O(3 downto 0) => grp_depthwise_conv2d_fix_2_fu_423_input_r_address1(11 downto 8),
      S(3) => ram_reg_0_i_257_n_5,
      S(2) => ram_reg_0_i_258_n_5,
      S(1) => ram_reg_0_i_259_n_5,
      S(0) => ram_reg_0_i_260_n_5
    );
\select_ln24_1_reg_1270[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABA80000ABA8"
    )
        port map (
      I0 => out_d_0_reg_316(0),
      I1 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I2 => \^ap_cs_fsm_reg[1]_0\,
      I3 => \select_ln24_2_reg_1443_reg_n_5_[0]\,
      I4 => p_0_in,
      I5 => B_0(3),
      O => \select_ln24_1_reg_1270[3]_i_2_n_5\
    );
\select_ln24_1_reg_1270[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888AAA8A22200020"
    )
        port map (
      I0 => p_0_in,
      I1 => B_0(0),
      I2 => \select_ln24_2_reg_1443_reg_n_5_[1]\,
      I3 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I4 => out_d_0_reg_316(1),
      I5 => \zext_ln48_1_reg_1233[2]_i_1_n_5\,
      O => \select_ln24_1_reg_1270[3]_i_3_n_5\
    );
\select_ln24_1_reg_1270[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"478B74B800000000"
    )
        port map (
      I0 => out_d_0_reg_316(1),
      I1 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I2 => \select_ln24_2_reg_1443_reg_n_5_[1]\,
      I3 => out_d_0_reg_316(0),
      I4 => \select_ln24_2_reg_1443_reg_n_5_[0]\,
      I5 => p_0_in,
      O => \select_ln24_1_reg_1270[3]_i_4_n_5\
    );
\select_ln24_1_reg_1270[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FF7F00000000"
    )
        port map (
      I0 => \select_ln24_2_reg_1443_reg_n_5_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I4 => out_d_0_reg_316(0),
      I5 => p_0_in,
      O => \select_ln24_1_reg_1270[3]_i_5_n_5\
    );
\select_ln24_1_reg_1270[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C6C6C6363636C63"
    )
        port map (
      I0 => B_0(3),
      I1 => B_0(0),
      I2 => p_0_in,
      I3 => \select_ln24_2_reg_1443_reg_n_5_[3]\,
      I4 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I5 => out_d_0_reg_316(3),
      O => \select_ln24_1_reg_1270[3]_i_6_n_5\
    );
\select_ln24_1_reg_1270[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF47FFFF00B80000"
    )
        port map (
      I0 => out_d_0_reg_316(1),
      I1 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I2 => \select_ln24_2_reg_1443_reg_n_5_[1]\,
      I3 => B_0(0),
      I4 => p_0_in,
      I5 => \zext_ln48_1_reg_1233[2]_i_1_n_5\,
      O => \select_ln24_1_reg_1270[3]_i_7_n_5\
    );
\select_ln24_1_reg_1270[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C553CAAF0FFF000"
    )
        port map (
      I0 => \select_ln24_2_reg_1443_reg_n_5_[0]\,
      I1 => out_d_0_reg_316(0),
      I2 => out_d_0_reg_316(1),
      I3 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I4 => \select_ln24_2_reg_1443_reg_n_5_[1]\,
      I5 => p_0_in,
      O => \select_ln24_1_reg_1270[3]_i_8_n_5\
    );
\select_ln24_1_reg_1270[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45557555BAAA8AAA"
    )
        port map (
      I0 => out_d_0_reg_316(0),
      I1 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \select_ln24_2_reg_1443_reg_n_5_[0]\,
      I5 => p_0_in,
      O => \select_ln24_1_reg_1270[3]_i_9_n_5\
    );
\select_ln24_1_reg_1270[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFBF0080"
    )
        port map (
      I0 => \select_ln24_2_reg_1443_reg_n_5_[3]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I4 => out_d_0_reg_316(3),
      I5 => p_0_in,
      O => \select_ln24_1_reg_1270[7]_i_2_n_5\
    );
\select_ln24_1_reg_1270[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEAAA2A"
    )
        port map (
      I0 => out_d_0_reg_316(2),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I4 => \select_ln24_2_reg_1443_reg_n_5_[2]\,
      I5 => p_0_in,
      O => \select_ln24_1_reg_1270[7]_i_3_n_5\
    );
\select_ln24_1_reg_1270[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFABA8ABA8"
    )
        port map (
      I0 => out_d_0_reg_316(1),
      I1 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I2 => \^ap_cs_fsm_reg[1]_0\,
      I3 => \select_ln24_2_reg_1443_reg_n_5_[1]\,
      I4 => \out_d_reg_1247[4]_i_2_n_5\,
      I5 => p_0_in,
      O => \select_ln24_1_reg_1270[7]_i_4_n_5\
    );
\select_ln24_1_reg_1270[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABA80000ABA8"
    )
        port map (
      I0 => out_d_0_reg_316(3),
      I1 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I2 => \^ap_cs_fsm_reg[1]_0\,
      I3 => \select_ln24_2_reg_1443_reg_n_5_[3]\,
      I4 => p_0_in,
      I5 => B_0(3),
      O => \select_ln24_1_reg_1270[7]_i_5_n_5\
    );
\select_ln24_1_reg_1270[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA656AAAAAAAAA"
    )
        port map (
      I0 => \zext_ln48_1_reg_1233[2]_i_1_n_5\,
      I1 => out_d_0_reg_316(1),
      I2 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I3 => \select_ln24_2_reg_1443_reg_n_5_[1]\,
      I4 => B_0(0),
      I5 => p_0_in,
      O => \select_ln24_1_reg_1270[7]_i_6_n_5\
    );
\select_ln24_1_reg_1270[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFF00F00F8F70"
    )
        port map (
      I0 => \zext_ln48_1_reg_1233[2]_i_1_n_5\,
      I1 => \zext_ln48_1_reg_1233[3]_i_1_n_5\,
      I2 => p_0_in,
      I3 => \select_ln24_1_reg_1270[7]_i_8_n_5\,
      I4 => \select_ln24_1_reg_1270[7]_i_9_n_5\,
      I5 => B_0(0),
      O => \select_ln24_1_reg_1270[7]_i_7_n_5\
    );
\select_ln24_1_reg_1270[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => out_d_0_reg_316(4),
      I1 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => select_ln24_2_reg_1443(4),
      O => \select_ln24_1_reg_1270[7]_i_8_n_5\
    );
\select_ln24_1_reg_1270[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => out_d_0_reg_316(1),
      I1 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \select_ln24_2_reg_1443_reg_n_5_[1]\,
      O => \select_ln24_1_reg_1270[7]_i_9_n_5\
    );
\select_ln24_1_reg_1270_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => data4_1(0),
      Q => select_ln24_1_reg_1270(0),
      R => '0'
    );
\select_ln24_1_reg_1270_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => data4_1(1),
      Q => select_ln24_1_reg_1270(1),
      R => '0'
    );
\select_ln24_1_reg_1270_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => data4_1(2),
      Q => select_ln24_1_reg_1270(2),
      R => '0'
    );
\select_ln24_1_reg_1270_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => data4_1(3),
      Q => select_ln24_1_reg_1270(3),
      R => '0'
    );
\select_ln24_1_reg_1270_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \select_ln24_1_reg_1270_reg[3]_i_1_n_5\,
      CO(2) => \select_ln24_1_reg_1270_reg[3]_i_1_n_6\,
      CO(1) => \select_ln24_1_reg_1270_reg[3]_i_1_n_7\,
      CO(0) => \select_ln24_1_reg_1270_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \select_ln24_1_reg_1270[3]_i_2_n_5\,
      DI(2) => \select_ln24_1_reg_1270[3]_i_3_n_5\,
      DI(1) => \select_ln24_1_reg_1270[3]_i_4_n_5\,
      DI(0) => \select_ln24_1_reg_1270[3]_i_5_n_5\,
      O(3 downto 0) => data4_1(3 downto 0),
      S(3) => \select_ln24_1_reg_1270[3]_i_6_n_5\,
      S(2) => \select_ln24_1_reg_1270[3]_i_7_n_5\,
      S(1) => \select_ln24_1_reg_1270[3]_i_8_n_5\,
      S(0) => \select_ln24_1_reg_1270[3]_i_9_n_5\
    );
\select_ln24_1_reg_1270_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => data4_1(4),
      Q => select_ln24_1_reg_1270(4),
      R => '0'
    );
\select_ln24_1_reg_1270_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => data4_1(5),
      Q => select_ln24_1_reg_1270(5),
      R => '0'
    );
\select_ln24_1_reg_1270_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => data4_1(6),
      Q => select_ln24_1_reg_1270(6),
      R => '0'
    );
\select_ln24_1_reg_1270_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => data4_1(7),
      Q => select_ln24_1_reg_1270(7),
      R => '0'
    );
\select_ln24_1_reg_1270_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln24_1_reg_1270_reg[3]_i_1_n_5\,
      CO(3) => data4_1(7),
      CO(2) => \NLW_select_ln24_1_reg_1270_reg[7]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \select_ln24_1_reg_1270_reg[7]_i_1_n_7\,
      CO(0) => \select_ln24_1_reg_1270_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \select_ln24_1_reg_1270[7]_i_2_n_5\,
      DI(1) => \select_ln24_1_reg_1270[7]_i_3_n_5\,
      DI(0) => \select_ln24_1_reg_1270[7]_i_4_n_5\,
      O(3) => \NLW_select_ln24_1_reg_1270_reg[7]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => data4_1(6 downto 4),
      S(3) => '1',
      S(2) => \select_ln24_1_reg_1270[7]_i_5_n_5\,
      S(1) => \select_ln24_1_reg_1270[7]_i_6_n_5\,
      S(0) => \select_ln24_1_reg_1270[7]_i_7_n_5\
    );
\select_ln24_2_reg_1443[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_d_reg_1247(0),
      I1 => icmp_ln32_reg_1252,
      I2 => out_d_0_reg_316(0),
      O => select_ln24_2_fu_828_p3(0)
    );
\select_ln24_2_reg_1443[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_d_reg_1247(1),
      I1 => icmp_ln32_reg_1252,
      I2 => out_d_0_reg_316(1),
      O => select_ln24_2_fu_828_p3(1)
    );
\select_ln24_2_reg_1443[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_d_reg_1247(2),
      I1 => icmp_ln32_reg_1252,
      I2 => out_d_0_reg_316(2),
      O => select_ln24_2_fu_828_p3(2)
    );
\select_ln24_2_reg_1443[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_d_reg_1247(3),
      I1 => icmp_ln32_reg_1252,
      I2 => out_d_0_reg_316(3),
      O => select_ln24_2_fu_828_p3(3)
    );
\select_ln24_2_reg_1443[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_d_reg_1247(4),
      I1 => icmp_ln32_reg_1252,
      I2 => out_d_0_reg_316(4),
      O => select_ln24_2_fu_828_p3(4)
    );
\select_ln24_2_reg_1443_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3792,
      D => select_ln24_2_fu_828_p3(0),
      Q => \select_ln24_2_reg_1443_reg_n_5_[0]\,
      R => '0'
    );
\select_ln24_2_reg_1443_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3792,
      D => select_ln24_2_fu_828_p3(1),
      Q => \select_ln24_2_reg_1443_reg_n_5_[1]\,
      R => '0'
    );
\select_ln24_2_reg_1443_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3792,
      D => select_ln24_2_fu_828_p3(2),
      Q => \select_ln24_2_reg_1443_reg_n_5_[2]\,
      R => '0'
    );
\select_ln24_2_reg_1443_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3792,
      D => select_ln24_2_fu_828_p3(3),
      Q => \select_ln24_2_reg_1443_reg_n_5_[3]\,
      R => '0'
    );
\select_ln24_2_reg_1443_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3792,
      D => select_ln24_2_fu_828_p3(4),
      Q => select_ln24_2_reg_1443(4),
      R => '0'
    );
\select_ln24_7_reg_1287[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000009"
    )
        port map (
      I0 => ap_phi_mux_out_w_0_phi_fu_354_p4(4),
      I1 => tmp_1_reg_1223(13),
      I2 => \select_ln24_7_reg_1287[0]_i_2_n_5\,
      I3 => \select_ln24_7_reg_1287[0]_i_3_n_5\,
      I4 => p_0_in,
      I5 => \select_ln24_7_reg_1287[0]_i_4_n_5\,
      O => p_1_in
    );
\select_ln24_7_reg_1287[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55556555AAAA6AAA"
    )
        port map (
      I0 => tmp_1_reg_1223(11),
      I1 => out_w_reg_1375(1),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I5 => out_w_0_reg_350(1),
      O => \select_ln24_7_reg_1287[0]_i_2_n_5\
    );
\select_ln24_7_reg_1287[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => out_w_0_reg_350(3),
      I1 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => out_w_reg_1375(3),
      O => \select_ln24_7_reg_1287[0]_i_3_n_5\
    );
\select_ln24_7_reg_1287[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCAFFFFFFFAF"
    )
        port map (
      I0 => out_w_reg_1375(0),
      I1 => out_w_0_reg_350(0),
      I2 => out_w_reg_1375(2),
      I3 => \^ap_cs_fsm_reg[1]_0\,
      I4 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I5 => out_w_0_reg_350(2),
      O => \select_ln24_7_reg_1287[0]_i_4_n_5\
    );
\select_ln24_7_reg_1287_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => select_ln24_7_reg_1287,
      Q => select_ln24_7_reg_1287_pp0_iter1_reg,
      R => '0'
    );
\select_ln24_7_reg_1287_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => p_1_in,
      Q => select_ln24_7_reg_1287,
      R => '0'
    );
\select_ln24_reg_1260[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFBF0080"
    )
        port map (
      I0 => select_ln32_reg_1449(0),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I4 => out_h_0_reg_339(0),
      I5 => p_0_in,
      O => select_ln24_fu_506_p3(0)
    );
\select_ln24_reg_1260[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FB08"
    )
        port map (
      I0 => select_ln32_reg_1449(1),
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I3 => out_h_0_reg_339(1),
      I4 => p_0_in,
      O => select_ln24_fu_506_p3(1)
    );
\select_ln24_reg_1260[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FB08"
    )
        port map (
      I0 => select_ln32_reg_1449(2),
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I3 => out_h_0_reg_339(2),
      I4 => p_0_in,
      O => select_ln24_fu_506_p3(2)
    );
\select_ln24_reg_1260[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FB08"
    )
        port map (
      I0 => select_ln32_reg_1449(3),
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I3 => out_h_0_reg_339(3),
      I4 => p_0_in,
      O => select_ln24_fu_506_p3(3)
    );
\select_ln24_reg_1260[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FB08"
    )
        port map (
      I0 => select_ln32_reg_1449(4),
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I3 => out_h_0_reg_339(4),
      I4 => p_0_in,
      O => select_ln24_fu_506_p3(4)
    );
\select_ln24_reg_1260_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => select_ln24_fu_506_p3(0),
      Q => select_ln24_reg_1260(0),
      R => '0'
    );
\select_ln24_reg_1260_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => select_ln24_fu_506_p3(1),
      Q => select_ln24_reg_1260(1),
      R => '0'
    );
\select_ln24_reg_1260_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => select_ln24_fu_506_p3(2),
      Q => select_ln24_reg_1260(2),
      R => '0'
    );
\select_ln24_reg_1260_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => select_ln24_fu_506_p3(3),
      Q => select_ln24_reg_1260(3),
      R => '0'
    );
\select_ln24_reg_1260_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => select_ln24_fu_506_p3(4),
      Q => select_ln24_reg_1260(4),
      R => '0'
    );
\select_ln32_13_reg_1474[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => icmp_ln32_reg_1252,
      I1 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I2 => \^ap_cs_fsm_reg[5]_0\(0),
      I3 => ap_enable_reg_pp0_iter0,
      O => select_ln32_13_reg_1474
    );
\select_ln32_13_reg_1474[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \^ap_cs_fsm_reg[5]_0\(0),
      I2 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      O => reg_3792
    );
\select_ln32_13_reg_1474_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => reg_3792,
      D => add_ln32_1_reg_1317(0),
      Q => \select_ln32_13_reg_1474_reg_n_5_[0]\,
      S => select_ln32_13_reg_1474
    );
\select_ln32_13_reg_1474_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3792,
      D => add_ln32_1_reg_1317(1),
      Q => \select_ln32_13_reg_1474_reg_n_5_[1]\,
      R => select_ln32_13_reg_1474
    );
\select_ln32_13_reg_1474_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3792,
      D => add_ln32_1_reg_1317(2),
      Q => \select_ln32_13_reg_1474_reg_n_5_[2]\,
      R => select_ln32_13_reg_1474
    );
\select_ln32_13_reg_1474_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3792,
      D => add_ln32_1_reg_1317(3),
      Q => \select_ln32_13_reg_1474_reg_n_5_[3]\,
      R => select_ln32_13_reg_1474
    );
\select_ln32_13_reg_1474_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3792,
      D => add_ln32_1_reg_1317(4),
      Q => \select_ln32_13_reg_1474_reg_n_5_[4]\,
      R => select_ln32_13_reg_1474
    );
\select_ln32_13_reg_1474_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3792,
      D => add_ln32_1_reg_1317(5),
      Q => \select_ln32_13_reg_1474_reg_n_5_[5]\,
      R => select_ln32_13_reg_1474
    );
\select_ln32_13_reg_1474_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3792,
      D => add_ln32_1_reg_1317(6),
      Q => \select_ln32_13_reg_1474_reg_n_5_[6]\,
      R => select_ln32_13_reg_1474
    );
\select_ln32_13_reg_1474_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3792,
      D => add_ln32_1_reg_1317(7),
      Q => \select_ln32_13_reg_1474_reg_n_5_[7]\,
      R => select_ln32_13_reg_1474
    );
\select_ln32_13_reg_1474_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3792,
      D => add_ln32_1_reg_1317(8),
      Q => \select_ln32_13_reg_1474_reg_n_5_[8]\,
      R => select_ln32_13_reg_1474
    );
\select_ln32_13_reg_1474_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3792,
      D => add_ln32_1_reg_1317(9),
      Q => \select_ln32_13_reg_1474_reg_n_5_[9]\,
      R => select_ln32_13_reg_1474
    );
\select_ln32_reg_1449[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_h_reg_1293(0),
      I1 => select_ln24_7_reg_1287,
      I2 => select_ln24_reg_1260(0),
      O => select_ln32_fu_834_p3(0)
    );
\select_ln32_reg_1449[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_h_reg_1293(1),
      I1 => select_ln24_7_reg_1287,
      I2 => select_ln24_reg_1260(1),
      O => select_ln32_fu_834_p3(1)
    );
\select_ln32_reg_1449[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_h_reg_1293(2),
      I1 => select_ln24_7_reg_1287,
      I2 => select_ln24_reg_1260(2),
      O => select_ln32_fu_834_p3(2)
    );
\select_ln32_reg_1449[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_h_reg_1293(3),
      I1 => select_ln24_7_reg_1287,
      I2 => select_ln24_reg_1260(3),
      O => select_ln32_fu_834_p3(3)
    );
\select_ln32_reg_1449[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_h_reg_1293(4),
      I1 => select_ln24_7_reg_1287,
      I2 => select_ln24_reg_1260(4),
      O => select_ln32_fu_834_p3(4)
    );
\select_ln32_reg_1449_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3792,
      D => select_ln32_fu_834_p3(0),
      Q => select_ln32_reg_1449(0),
      R => '0'
    );
\select_ln32_reg_1449_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3792,
      D => select_ln32_fu_834_p3(1),
      Q => select_ln32_reg_1449(1),
      R => '0'
    );
\select_ln32_reg_1449_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3792,
      D => select_ln32_fu_834_p3(2),
      Q => select_ln32_reg_1449(2),
      R => '0'
    );
\select_ln32_reg_1449_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3792,
      D => select_ln32_fu_834_p3(3),
      Q => select_ln32_reg_1449(3),
      R => '0'
    );
\select_ln32_reg_1449_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3792,
      D => select_ln32_fu_834_p3(4),
      Q => select_ln32_reg_1449(4),
      R => '0'
    );
tmp10_0_0_mid2_reg_1332_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 9) => B"000000000000000000000",
      A(8) => tmp10_0_0_mid2_reg_1332_reg_i_3_n_5,
      A(7) => tmp10_0_0_mid2_reg_1332_reg_i_4_n_5,
      A(6) => tmp10_0_0_mid2_reg_1332_reg_i_5_n_5,
      A(5) => tmp10_0_0_mid2_reg_1332_reg_i_6_n_5,
      A(4) => tmp10_0_0_mid2_reg_1332_reg_i_7_n_5,
      A(3) => tmp10_0_0_mid2_reg_1332_reg_i_8_n_5,
      A(2) => tmp10_0_0_mid2_reg_1332_reg_i_9_n_5,
      A(1) => tmp10_0_0_mid2_reg_1332_reg_i_10_n_5,
      A(0) => tmp10_0_0_mid2_reg_1332_reg_i_11_n_5,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp10_0_0_mid2_reg_1332_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 4) => B"00000000000001",
      B(3) => Q(6),
      B(2) => Q(6),
      B(1) => Q(6),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp10_0_0_mid2_reg_1332_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp10_0_0_mid2_reg_1332_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp10_0_0_mid2_reg_1332_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => add_ln32_1_reg_13170,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_NS_fsm1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => tmp10_0_0_mid2_reg_13320,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp10_0_0_mid2_reg_1332_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp10_0_0_mid2_reg_1332_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_tmp10_0_0_mid2_reg_1332_reg_P_UNCONNECTED(47 downto 14),
      P(13) => tmp10_0_0_mid2_reg_1332_reg_n_97,
      P(12) => tmp10_0_0_mid2_reg_1332_reg_n_98,
      P(11) => tmp10_0_0_mid2_reg_1332_reg_n_99,
      P(10) => tmp10_0_0_mid2_reg_1332_reg_n_100,
      P(9) => tmp10_0_0_mid2_reg_1332_reg_n_101,
      P(8) => tmp10_0_0_mid2_reg_1332_reg_n_102,
      P(7) => tmp10_0_0_mid2_reg_1332_reg_n_103,
      P(6) => tmp10_0_0_mid2_reg_1332_reg_n_104,
      P(5) => tmp10_0_0_mid2_reg_1332_reg_n_105,
      P(4) => tmp10_0_0_mid2_reg_1332_reg_n_106,
      P(3) => tmp10_0_0_mid2_reg_1332_reg_n_107,
      P(2) => tmp10_0_0_mid2_reg_1332_reg_n_108,
      P(1) => tmp10_0_0_mid2_reg_1332_reg_n_109,
      P(0) => tmp10_0_0_mid2_reg_1332_reg_n_110,
      PATTERNBDETECT => NLW_tmp10_0_0_mid2_reg_1332_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp10_0_0_mid2_reg_1332_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp10_0_0_mid2_reg_1332_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp10_0_0_mid2_reg_1332_reg_UNDERFLOW_UNCONNECTED
    );
tmp10_0_0_mid2_reg_1332_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_depthwise_conv2d_fix_2_fu_423_ap_start_reg,
      O => ap_NS_fsm1
    );
tmp10_0_0_mid2_reg_1332_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888787778777888"
    )
        port map (
      I0 => select_ln24_fu_506_p3(0),
      I1 => p_1_in,
      I2 => mul_ln40_1_fu_557_p2(1),
      I3 => p_0_in,
      I4 => ap_phi_mux_out_h_0_phi_fu_343_p4(1),
      I5 => mul_ln40_fu_475_p2(1),
      O => tmp10_0_0_mid2_reg_1332_reg_i_10_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABBBF44454440"
    )
        port map (
      I0 => p_0_in,
      I1 => out_h_0_reg_339(0),
      I2 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I3 => \^ap_cs_fsm_reg[1]_0\,
      I4 => select_ln32_reg_1449(0),
      I5 => p_1_in,
      O => tmp10_0_0_mid2_reg_1332_reg_i_11_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_12: unisim.vcomponents.CARRY4
     port map (
      CI => tmp10_0_0_mid2_reg_1332_reg_i_16_n_5,
      CO(3) => NLW_tmp10_0_0_mid2_reg_1332_reg_i_12_CO_UNCONNECTED(3),
      CO(2) => tmp10_0_0_mid2_reg_1332_reg_i_12_n_6,
      CO(1) => tmp10_0_0_mid2_reg_1332_reg_i_12_n_7,
      CO(0) => tmp10_0_0_mid2_reg_1332_reg_i_12_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_0_0_mid1_fu_614_p2(8 downto 5),
      S(3 downto 0) => select_ln24_3_fu_562_p3(8 downto 5)
    );
tmp10_0_0_mid2_reg_1332_reg_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => tmp10_0_0_mid2_reg_1332_reg_i_15_n_5,
      CO(3 downto 2) => NLW_tmp10_0_0_mid2_reg_1332_reg_i_13_CO_UNCONNECTED(3 downto 2),
      CO(1) => tmp10_0_0_mid2_reg_1332_reg_i_13_n_7,
      CO(0) => tmp10_0_0_mid2_reg_1332_reg_i_13_n_8,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => tmp10_0_0_mid2_reg_1332_reg_i_24_n_5,
      DI(0) => tmp10_0_0_mid2_reg_1332_reg_i_25_n_5,
      O(3) => NLW_tmp10_0_0_mid2_reg_1332_reg_i_13_O_UNCONNECTED(3),
      O(2 downto 0) => mul_ln40_1_fu_557_p2(8 downto 6),
      S(3) => '0',
      S(2) => tmp10_0_0_mid2_reg_1332_reg_i_26_n_5,
      S(1) => tmp10_0_0_mid2_reg_1332_reg_i_27_n_5,
      S(0) => tmp10_0_0_mid2_reg_1332_reg_i_28_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_14: unisim.vcomponents.CARRY4
     port map (
      CI => tmp10_0_0_mid2_reg_1332_reg_i_17_n_5,
      CO(3) => NLW_tmp10_0_0_mid2_reg_1332_reg_i_14_CO_UNCONNECTED(3),
      CO(2) => tmp10_0_0_mid2_reg_1332_reg_i_14_n_6,
      CO(1) => tmp10_0_0_mid2_reg_1332_reg_i_14_n_7,
      CO(0) => tmp10_0_0_mid2_reg_1332_reg_i_14_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_0_0_fu_484_p2(8 downto 5),
      S(3 downto 0) => mul_ln40_fu_475_p2(8 downto 5)
    );
tmp10_0_0_mid2_reg_1332_reg_i_15: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp10_0_0_mid2_reg_1332_reg_i_15_n_5,
      CO(2) => tmp10_0_0_mid2_reg_1332_reg_i_15_n_6,
      CO(1) => tmp10_0_0_mid2_reg_1332_reg_i_15_n_7,
      CO(0) => tmp10_0_0_mid2_reg_1332_reg_i_15_n_8,
      CYINIT => '0',
      DI(3) => tmp10_0_0_mid2_reg_1332_reg_i_31_n_5,
      DI(2) => tmp10_0_0_mid2_reg_1332_reg_i_32_n_12,
      DI(1) => tmp10_0_0_mid2_reg_1332_reg_i_18_n_9,
      DI(0) => '0',
      O(3 downto 0) => mul_ln40_1_fu_557_p2(5 downto 2),
      S(3) => tmp10_0_0_mid2_reg_1332_reg_i_33_n_5,
      S(2) => tmp10_0_0_mid2_reg_1332_reg_i_34_n_5,
      S(1) => tmp10_0_0_mid2_reg_1332_reg_i_18_n_9,
      S(0) => tmp10_0_0_mid2_reg_1332_reg_i_18_n_10
    );
tmp10_0_0_mid2_reg_1332_reg_i_16: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp10_0_0_mid2_reg_1332_reg_i_16_n_5,
      CO(2) => tmp10_0_0_mid2_reg_1332_reg_i_16_n_6,
      CO(1) => tmp10_0_0_mid2_reg_1332_reg_i_16_n_7,
      CO(0) => tmp10_0_0_mid2_reg_1332_reg_i_16_n_8,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln40_2_cast_mid_fu_610_p1(4 downto 1),
      O(3 downto 1) => tmp_0_0_mid1_fu_614_p2(4 downto 2),
      O(0) => NLW_tmp10_0_0_mid2_reg_1332_reg_i_16_O_UNCONNECTED(0),
      S(3) => tmp10_0_0_mid2_reg_1332_reg_i_35_n_5,
      S(2) => tmp10_0_0_mid2_reg_1332_reg_i_36_n_5,
      S(1) => tmp10_0_0_mid2_reg_1332_reg_i_37_n_5,
      S(0) => tmp_0_0_mid1_fu_614_p2(1)
    );
tmp10_0_0_mid2_reg_1332_reg_i_17: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp10_0_0_mid2_reg_1332_reg_i_17_n_5,
      CO(2) => tmp10_0_0_mid2_reg_1332_reg_i_17_n_6,
      CO(1) => tmp10_0_0_mid2_reg_1332_reg_i_17_n_7,
      CO(0) => tmp10_0_0_mid2_reg_1332_reg_i_17_n_8,
      CYINIT => '0',
      DI(3 downto 0) => ap_phi_mux_out_h_0_phi_fu_343_p4(4 downto 1),
      O(3 downto 1) => tmp_0_0_fu_484_p2(4 downto 2),
      O(0) => NLW_tmp10_0_0_mid2_reg_1332_reg_i_17_O_UNCONNECTED(0),
      S(3) => tmp10_0_0_mid2_reg_1332_reg_i_39_n_5,
      S(2) => tmp10_0_0_mid2_reg_1332_reg_i_40_n_5,
      S(1) => tmp10_0_0_mid2_reg_1332_reg_i_41_n_5,
      S(0) => tmp_0_0_fu_484_p2(1)
    );
tmp10_0_0_mid2_reg_1332_reg_i_18: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp10_0_0_mid2_reg_1332_reg_i_18_n_5,
      CO(2) => tmp10_0_0_mid2_reg_1332_reg_i_18_n_6,
      CO(1) => tmp10_0_0_mid2_reg_1332_reg_i_18_n_7,
      CO(0) => tmp10_0_0_mid2_reg_1332_reg_i_18_n_8,
      CYINIT => '0',
      DI(3) => tmp10_0_0_mid2_reg_1332_reg_i_43_n_5,
      DI(2) => tmp10_0_0_mid2_reg_1332_reg_i_44_n_5,
      DI(1) => tmp10_0_0_mid2_reg_1332_reg_i_45_n_5,
      DI(0) => '0',
      O(3) => tmp10_0_0_mid2_reg_1332_reg_i_18_n_9,
      O(2) => tmp10_0_0_mid2_reg_1332_reg_i_18_n_10,
      O(1) => mul_ln40_1_fu_557_p2(1),
      O(0) => NLW_tmp10_0_0_mid2_reg_1332_reg_i_18_O_UNCONNECTED(0),
      S(3) => tmp10_0_0_mid2_reg_1332_reg_i_46_n_5,
      S(2) => tmp10_0_0_mid2_reg_1332_reg_i_47_n_5,
      S(1) => tmp10_0_0_mid2_reg_1332_reg_i_48_n_5,
      S(0) => '0'
    );
tmp10_0_0_mid2_reg_1332_reg_i_19: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp10_0_0_mid2_reg_1332_reg_i_19_n_5,
      CO(2) => tmp10_0_0_mid2_reg_1332_reg_i_19_n_6,
      CO(1) => tmp10_0_0_mid2_reg_1332_reg_i_19_n_7,
      CO(0) => tmp10_0_0_mid2_reg_1332_reg_i_19_n_8,
      CYINIT => '0',
      DI(3) => tmp10_0_0_mid2_reg_1332_reg_i_49_n_5,
      DI(2) => tmp10_0_0_mid2_reg_1332_reg_i_50_n_5,
      DI(1) => tmp10_0_0_mid2_reg_1332_reg_i_51_n_5,
      DI(0) => '0',
      O(3) => tmp10_0_0_mid2_reg_1332_reg_i_19_n_9,
      O(2) => tmp10_0_0_mid2_reg_1332_reg_i_19_n_10,
      O(1) => mul_ln40_fu_475_p2(1),
      O(0) => NLW_tmp10_0_0_mid2_reg_1332_reg_i_19_O_UNCONNECTED(0),
      S(3) => tmp10_0_0_mid2_reg_1332_reg_i_52_n_5,
      S(2) => tmp10_0_0_mid2_reg_1332_reg_i_53_n_5,
      S(1) => tmp10_0_0_mid2_reg_1332_reg_i_54_n_5,
      S(0) => '0'
    );
tmp10_0_0_mid2_reg_1332_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      O => tmp10_0_0_mid2_reg_13320
    );
tmp10_0_0_mid2_reg_1332_reg_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mul_ln40_1_fu_557_p2(8),
      I1 => p_0_in,
      I2 => mul_ln40_fu_475_p2(8),
      O => select_ln24_3_fu_562_p3(8)
    );
tmp10_0_0_mid2_reg_1332_reg_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mul_ln40_1_fu_557_p2(7),
      I1 => p_0_in,
      I2 => mul_ln40_fu_475_p2(7),
      O => select_ln24_3_fu_562_p3(7)
    );
tmp10_0_0_mid2_reg_1332_reg_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mul_ln40_1_fu_557_p2(6),
      I1 => p_0_in,
      I2 => mul_ln40_fu_475_p2(6),
      O => select_ln24_3_fu_562_p3(6)
    );
tmp10_0_0_mid2_reg_1332_reg_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mul_ln40_1_fu_557_p2(5),
      I1 => p_0_in,
      I2 => mul_ln40_fu_475_p2(5),
      O => select_ln24_3_fu_562_p3(5)
    );
tmp10_0_0_mid2_reg_1332_reg_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFC0C55550000"
    )
        port map (
      I0 => tmp10_0_0_mid2_reg_1332_reg_i_55_n_5,
      I1 => select_ln24_2_reg_1443(4),
      I2 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I3 => out_d_0_reg_316(4),
      I4 => tmp10_0_0_mid2_reg_1332_reg_i_32_n_10,
      I5 => tmp10_0_0_mid2_reg_1332_reg_i_56_n_5,
      O => tmp10_0_0_mid2_reg_1332_reg_i_24_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8FFB80000FF00"
    )
        port map (
      I0 => out_d_0_reg_316(4),
      I1 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I2 => select_ln24_2_reg_1443(4),
      I3 => tmp10_0_0_mid2_reg_1332_reg_i_32_n_11,
      I4 => tmp10_0_0_mid2_reg_1332_reg_i_55_n_5,
      I5 => tmp10_0_0_mid2_reg_1332_reg_i_56_n_5,
      O => tmp10_0_0_mid2_reg_1332_reg_i_25_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A107"
    )
        port map (
      I0 => B_0(3),
      I1 => tmp_1_reg_1223(13),
      I2 => \out_d_reg_1247[4]_i_2_n_5\,
      I3 => tmp10_0_0_mid2_reg_1332_reg_i_32_n_5,
      O => tmp10_0_0_mid2_reg_1332_reg_i_26_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22D2DD2"
    )
        port map (
      I0 => tmp_1_reg_1223(13),
      I1 => \out_d_reg_1247[4]_i_2_n_5\,
      I2 => tmp10_0_0_mid2_reg_1332_reg_i_24_n_5,
      I3 => tmp10_0_0_mid2_reg_1332_reg_i_32_n_5,
      I4 => B_0(3),
      O => tmp10_0_0_mid2_reg_1332_reg_i_27_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22D2DD2"
    )
        port map (
      I0 => tmp_1_reg_1223(13),
      I1 => \out_d_reg_1247[4]_i_2_n_5\,
      I2 => tmp10_0_0_mid2_reg_1332_reg_i_25_n_5,
      I3 => tmp10_0_0_mid2_reg_1332_reg_i_32_n_10,
      I4 => tmp10_0_0_mid2_reg_1332_reg_i_56_n_5,
      O => tmp10_0_0_mid2_reg_1332_reg_i_28_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_29: unisim.vcomponents.CARRY4
     port map (
      CI => tmp10_0_0_mid2_reg_1332_reg_i_30_n_5,
      CO(3 downto 2) => NLW_tmp10_0_0_mid2_reg_1332_reg_i_29_CO_UNCONNECTED(3 downto 2),
      CO(1) => tmp10_0_0_mid2_reg_1332_reg_i_29_n_7,
      CO(0) => tmp10_0_0_mid2_reg_1332_reg_i_29_n_8,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => tmp10_0_0_mid2_reg_1332_reg_i_57_n_5,
      DI(0) => tmp10_0_0_mid2_reg_1332_reg_i_58_n_5,
      O(3) => NLW_tmp10_0_0_mid2_reg_1332_reg_i_29_O_UNCONNECTED(3),
      O(2 downto 0) => mul_ln40_fu_475_p2(8 downto 6),
      S(3) => '0',
      S(2) => tmp10_0_0_mid2_reg_1332_reg_i_59_n_5,
      S(1) => tmp10_0_0_mid2_reg_1332_reg_i_60_n_5,
      S(0) => tmp10_0_0_mid2_reg_1332_reg_i_61_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_0_0_mid1_fu_614_p2(8),
      I1 => p_1_in,
      I2 => mul_ln40_1_fu_557_p2(8),
      I3 => p_0_in,
      I4 => tmp_0_0_fu_484_p2(8),
      O => tmp10_0_0_mid2_reg_1332_reg_i_3_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_30: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp10_0_0_mid2_reg_1332_reg_i_30_n_5,
      CO(2) => tmp10_0_0_mid2_reg_1332_reg_i_30_n_6,
      CO(1) => tmp10_0_0_mid2_reg_1332_reg_i_30_n_7,
      CO(0) => tmp10_0_0_mid2_reg_1332_reg_i_30_n_8,
      CYINIT => '0',
      DI(3) => tmp10_0_0_mid2_reg_1332_reg_i_62_n_5,
      DI(2) => tmp10_0_0_mid2_reg_1332_reg_i_63_n_12,
      DI(1) => tmp10_0_0_mid2_reg_1332_reg_i_19_n_9,
      DI(0) => '0',
      O(3 downto 0) => mul_ln40_fu_475_p2(5 downto 2),
      S(3) => tmp10_0_0_mid2_reg_1332_reg_i_64_n_5,
      S(2) => tmp10_0_0_mid2_reg_1332_reg_i_65_n_5,
      S(1) => tmp10_0_0_mid2_reg_1332_reg_i_19_n_9,
      S(0) => tmp10_0_0_mid2_reg_1332_reg_i_19_n_10
    );
tmp10_0_0_mid2_reg_1332_reg_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmp10_0_0_mid2_reg_1332_reg_i_56_n_5,
      I1 => tmp10_0_0_mid2_reg_1332_reg_i_55_n_5,
      I2 => tmp10_0_0_mid2_reg_1332_reg_i_32_n_11,
      O => tmp10_0_0_mid2_reg_1332_reg_i_31_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_32: unisim.vcomponents.CARRY4
     port map (
      CI => tmp10_0_0_mid2_reg_1332_reg_i_18_n_5,
      CO(3) => tmp10_0_0_mid2_reg_1332_reg_i_32_n_5,
      CO(2) => NLW_tmp10_0_0_mid2_reg_1332_reg_i_32_CO_UNCONNECTED(2),
      CO(1) => tmp10_0_0_mid2_reg_1332_reg_i_32_n_7,
      CO(0) => tmp10_0_0_mid2_reg_1332_reg_i_32_n_8,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => tmp10_0_0_mid2_reg_1332_reg_i_66_n_5,
      DI(1) => tmp10_0_0_mid2_reg_1332_reg_i_67_n_5,
      DI(0) => tmp10_0_0_mid2_reg_1332_reg_i_67_n_5,
      O(3) => NLW_tmp10_0_0_mid2_reg_1332_reg_i_32_O_UNCONNECTED(3),
      O(2) => tmp10_0_0_mid2_reg_1332_reg_i_32_n_10,
      O(1) => tmp10_0_0_mid2_reg_1332_reg_i_32_n_11,
      O(0) => tmp10_0_0_mid2_reg_1332_reg_i_32_n_12,
      S(3) => '1',
      S(2) => tmp10_0_0_mid2_reg_1332_reg_i_68_n_5,
      S(1) => tmp10_0_0_mid2_reg_1332_reg_i_69_n_5,
      S(0) => tmp10_0_0_mid2_reg_1332_reg_i_70_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmp10_0_0_mid2_reg_1332_reg_i_56_n_5,
      I1 => tmp10_0_0_mid2_reg_1332_reg_i_55_n_5,
      I2 => tmp10_0_0_mid2_reg_1332_reg_i_32_n_11,
      O => tmp10_0_0_mid2_reg_1332_reg_i_33_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_0_0_mid2_reg_1332_reg_i_32_n_12,
      I1 => tmp10_0_0_mid2_reg_1332_reg_i_56_n_5,
      O => tmp10_0_0_mid2_reg_1332_reg_i_34_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => zext_ln40_2_cast_mid_fu_610_p1(4),
      I1 => mul_ln40_fu_475_p2(4),
      I2 => p_0_in,
      I3 => mul_ln40_1_fu_557_p2(4),
      O => tmp10_0_0_mid2_reg_1332_reg_i_35_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => zext_ln40_2_cast_mid_fu_610_p1(3),
      I1 => mul_ln40_fu_475_p2(3),
      I2 => p_0_in,
      I3 => mul_ln40_1_fu_557_p2(3),
      O => tmp10_0_0_mid2_reg_1332_reg_i_36_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => zext_ln40_2_cast_mid_fu_610_p1(2),
      I1 => mul_ln40_fu_475_p2(2),
      I2 => p_0_in,
      I3 => mul_ln40_1_fu_557_p2(2),
      O => tmp10_0_0_mid2_reg_1332_reg_i_37_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => zext_ln40_2_cast_mid_fu_610_p1(1),
      I1 => mul_ln40_fu_475_p2(1),
      I2 => p_0_in,
      I3 => mul_ln40_1_fu_557_p2(1),
      O => tmp_0_0_mid1_fu_614_p2(1)
    );
tmp10_0_0_mid2_reg_1332_reg_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FF7FFFBF0080"
    )
        port map (
      I0 => select_ln32_reg_1449(4),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I4 => out_h_0_reg_339(4),
      I5 => mul_ln40_fu_475_p2(4),
      O => tmp10_0_0_mid2_reg_1332_reg_i_39_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_0_0_mid1_fu_614_p2(7),
      I1 => p_1_in,
      I2 => mul_ln40_1_fu_557_p2(7),
      I3 => p_0_in,
      I4 => tmp_0_0_fu_484_p2(7),
      O => tmp10_0_0_mid2_reg_1332_reg_i_4_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FF7FFFBF0080"
    )
        port map (
      I0 => select_ln32_reg_1449(3),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I4 => out_h_0_reg_339(3),
      I5 => mul_ln40_fu_475_p2(3),
      O => tmp10_0_0_mid2_reg_1332_reg_i_40_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FF7FFFBF0080"
    )
        port map (
      I0 => select_ln32_reg_1449(2),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I4 => out_h_0_reg_339(2),
      I5 => mul_ln40_fu_475_p2(2),
      O => tmp10_0_0_mid2_reg_1332_reg_i_41_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FF7FFFBF0080"
    )
        port map (
      I0 => select_ln32_reg_1449(1),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I4 => out_h_0_reg_339(1),
      I5 => mul_ln40_fu_475_p2(1),
      O => tmp_0_0_fu_484_p2(1)
    );
tmp10_0_0_mid2_reg_1332_reg_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8484844444448444"
    )
        port map (
      I0 => \zext_ln48_1_reg_1233[2]_i_1_n_5\,
      I1 => tmp_1_reg_1223(13),
      I2 => B_0(0),
      I3 => \select_ln24_2_reg_1443_reg_n_5_[1]\,
      I4 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I5 => out_d_0_reg_316(1),
      O => tmp10_0_0_mid2_reg_1332_reg_i_43_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"478B74B800000000"
    )
        port map (
      I0 => out_d_0_reg_316(1),
      I1 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I2 => \select_ln24_2_reg_1443_reg_n_5_[1]\,
      I3 => out_d_0_reg_316(0),
      I4 => \select_ln24_2_reg_1443_reg_n_5_[0]\,
      I5 => tmp_1_reg_1223(13),
      O => tmp10_0_0_mid2_reg_1332_reg_i_44_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FF7F00000000"
    )
        port map (
      I0 => \select_ln24_2_reg_1443_reg_n_5_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I4 => out_d_0_reg_316(0),
      I5 => tmp_1_reg_1223(13),
      O => tmp10_0_0_mid2_reg_1332_reg_i_45_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8484844444448444"
    )
        port map (
      I0 => \zext_ln48_1_reg_1233[2]_i_1_n_5\,
      I1 => tmp_1_reg_1223(13),
      I2 => B_0(0),
      I3 => \select_ln24_2_reg_1443_reg_n_5_[1]\,
      I4 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I5 => out_d_0_reg_316(1),
      O => tmp10_0_0_mid2_reg_1332_reg_i_46_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_47: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3050"
    )
        port map (
      I0 => \select_ln24_2_reg_1443_reg_n_5_[1]\,
      I1 => out_d_0_reg_316(1),
      I2 => tmp_1_reg_1223(13),
      I3 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      O => tmp10_0_0_mid2_reg_1332_reg_i_47_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FF7F00000000"
    )
        port map (
      I0 => \select_ln24_2_reg_1443_reg_n_5_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I4 => out_d_0_reg_316(0),
      I5 => tmp_1_reg_1223(13),
      O => tmp10_0_0_mid2_reg_1332_reg_i_48_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6A95900000000"
    )
        port map (
      I0 => \zext_ln48_1_reg_1233[2]_i_1_n_5\,
      I1 => \select_ln24_2_reg_1443_reg_n_5_[1]\,
      I2 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I3 => out_d_0_reg_316(1),
      I4 => B_0(0),
      I5 => tmp_1_reg_1223(13),
      O => tmp10_0_0_mid2_reg_1332_reg_i_49_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_0_0_mid1_fu_614_p2(6),
      I1 => p_1_in,
      I2 => mul_ln40_1_fu_557_p2(6),
      I3 => p_0_in,
      I4 => tmp_0_0_fu_484_p2(6),
      O => tmp10_0_0_mid2_reg_1332_reg_i_5_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8AAA00008000"
    )
        port map (
      I0 => tmp_1_reg_1223(13),
      I1 => \select_ln24_2_reg_1443_reg_n_5_[1]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I5 => out_d_0_reg_316(1),
      O => tmp10_0_0_mid2_reg_1332_reg_i_50_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8AAA00008000"
    )
        port map (
      I0 => tmp_1_reg_1223(13),
      I1 => \select_ln24_2_reg_1443_reg_n_5_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I5 => out_d_0_reg_316(0),
      O => tmp10_0_0_mid2_reg_1332_reg_i_51_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6A95900000000"
    )
        port map (
      I0 => \zext_ln48_1_reg_1233[2]_i_1_n_5\,
      I1 => \select_ln24_2_reg_1443_reg_n_5_[1]\,
      I2 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I3 => out_d_0_reg_316(1),
      I4 => B_0(0),
      I5 => tmp_1_reg_1223(13),
      O => tmp10_0_0_mid2_reg_1332_reg_i_52_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A335ACC00000000"
    )
        port map (
      I0 => out_d_0_reg_316(1),
      I1 => \select_ln24_2_reg_1443_reg_n_5_[1]\,
      I2 => out_d_0_reg_316(0),
      I3 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I4 => \select_ln24_2_reg_1443_reg_n_5_[0]\,
      I5 => tmp_1_reg_1223(13),
      O => tmp10_0_0_mid2_reg_1332_reg_i_53_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8AAA00008000"
    )
        port map (
      I0 => tmp_1_reg_1223(13),
      I1 => \select_ln24_2_reg_1443_reg_n_5_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I5 => out_d_0_reg_316(0),
      O => tmp10_0_0_mid2_reg_1332_reg_i_54_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_55: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => tmp_1_reg_1223(13),
      I1 => \out_d_reg_1247[4]_i_2_n_5\,
      O => tmp10_0_0_mid2_reg_1332_reg_i_55_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_56: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_0(3),
      I1 => tmp_1_reg_1223(13),
      O => tmp10_0_0_mid2_reg_1332_reg_i_56_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200FF000000E200"
    )
        port map (
      I0 => \select_ln24_2_reg_1443_reg_n_5_[3]\,
      I1 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I2 => out_d_0_reg_316(3),
      I3 => tmp_1_reg_1223(13),
      I4 => \select_ln24_1_reg_1270[7]_i_8_n_5\,
      I5 => tmp10_0_0_mid2_reg_1332_reg_i_63_n_10,
      O => tmp10_0_0_mid2_reg_1332_reg_i_57_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD444D400000000"
    )
        port map (
      I0 => \select_ln24_1_reg_1270[7]_i_8_n_5\,
      I1 => tmp10_0_0_mid2_reg_1332_reg_i_63_n_11,
      I2 => \select_ln24_2_reg_1443_reg_n_5_[3]\,
      I3 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I4 => out_d_0_reg_316(3),
      I5 => tmp_1_reg_1223(13),
      O => tmp10_0_0_mid2_reg_1332_reg_i_58_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C1C1C1131313C113"
    )
        port map (
      I0 => tmp_1_reg_1223(13),
      I1 => \select_ln24_1_reg_1270[7]_i_8_n_5\,
      I2 => tmp10_0_0_mid2_reg_1332_reg_i_63_n_5,
      I3 => \select_ln24_2_reg_1443_reg_n_5_[3]\,
      I4 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I5 => out_d_0_reg_316(3),
      O => tmp10_0_0_mid2_reg_1332_reg_i_59_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_0_0_mid1_fu_614_p2(5),
      I1 => p_1_in,
      I2 => mul_ln40_1_fu_557_p2(5),
      I3 => p_0_in,
      I4 => tmp_0_0_fu_484_p2(5),
      O => tmp10_0_0_mid2_reg_1332_reg_i_6_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => tmp10_0_0_mid2_reg_1332_reg_i_57_n_5,
      I1 => tmp10_0_0_mid2_reg_1332_reg_i_63_n_5,
      I2 => tmp10_0_0_mid2_reg_1332_reg_i_71_n_5,
      I3 => out_d_0_reg_316(3),
      I4 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I5 => \select_ln24_2_reg_1443_reg_n_5_[3]\,
      O => tmp10_0_0_mid2_reg_1332_reg_i_60_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_61: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666966"
    )
        port map (
      I0 => tmp10_0_0_mid2_reg_1332_reg_i_58_n_5,
      I1 => tmp10_0_0_mid2_reg_1332_reg_i_63_n_10,
      I2 => \select_ln24_1_reg_1270[7]_i_8_n_5\,
      I3 => tmp_1_reg_1223(13),
      I4 => \zext_ln48_1_reg_1233[3]_i_1_n_5\,
      O => tmp10_0_0_mid2_reg_1332_reg_i_61_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFB8FFB8004700"
    )
        port map (
      I0 => out_d_0_reg_316(3),
      I1 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I2 => \select_ln24_2_reg_1443_reg_n_5_[3]\,
      I3 => tmp_1_reg_1223(13),
      I4 => \select_ln24_1_reg_1270[7]_i_8_n_5\,
      I5 => tmp10_0_0_mid2_reg_1332_reg_i_63_n_11,
      O => tmp10_0_0_mid2_reg_1332_reg_i_62_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_63: unisim.vcomponents.CARRY4
     port map (
      CI => tmp10_0_0_mid2_reg_1332_reg_i_19_n_5,
      CO(3) => tmp10_0_0_mid2_reg_1332_reg_i_63_n_5,
      CO(2) => NLW_tmp10_0_0_mid2_reg_1332_reg_i_63_CO_UNCONNECTED(2),
      CO(1) => tmp10_0_0_mid2_reg_1332_reg_i_63_n_7,
      CO(0) => tmp10_0_0_mid2_reg_1332_reg_i_63_n_8,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \zext_ln48_1_reg_1233[2]_i_1_n_5\,
      DI(1) => tmp10_0_0_mid2_reg_1332_reg_i_72_n_5,
      DI(0) => tmp10_0_0_mid2_reg_1332_reg_i_72_n_5,
      O(3) => NLW_tmp10_0_0_mid2_reg_1332_reg_i_63_O_UNCONNECTED(3),
      O(2) => tmp10_0_0_mid2_reg_1332_reg_i_63_n_10,
      O(1) => tmp10_0_0_mid2_reg_1332_reg_i_63_n_11,
      O(0) => tmp10_0_0_mid2_reg_1332_reg_i_63_n_12,
      S(3) => '1',
      S(2) => tmp10_0_0_mid2_reg_1332_reg_i_73_n_5,
      S(1) => tmp10_0_0_mid2_reg_1332_reg_i_74_n_5,
      S(0) => tmp10_0_0_mid2_reg_1332_reg_i_75_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFB8FFB8004700"
    )
        port map (
      I0 => out_d_0_reg_316(3),
      I1 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I2 => \select_ln24_2_reg_1443_reg_n_5_[3]\,
      I3 => tmp_1_reg_1223(13),
      I4 => \select_ln24_1_reg_1270[7]_i_8_n_5\,
      I5 => tmp10_0_0_mid2_reg_1332_reg_i_63_n_11,
      O => tmp10_0_0_mid2_reg_1332_reg_i_64_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A6A666A6A6AAA"
    )
        port map (
      I0 => tmp10_0_0_mid2_reg_1332_reg_i_63_n_12,
      I1 => tmp_1_reg_1223(13),
      I2 => out_d_0_reg_316(3),
      I3 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      I5 => \select_ln24_2_reg_1443_reg_n_5_[3]\,
      O => tmp10_0_0_mid2_reg_1332_reg_i_65_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800808088008"
    )
        port map (
      I0 => \zext_ln48_1_reg_1233[2]_i_1_n_5\,
      I1 => tmp_1_reg_1223(13),
      I2 => B_0(0),
      I3 => \select_ln24_2_reg_1443_reg_n_5_[1]\,
      I4 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I5 => out_d_0_reg_316(1),
      O => tmp10_0_0_mid2_reg_1332_reg_i_66_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0C0C0C0A0C0"
    )
        port map (
      I0 => B_0(0),
      I1 => \zext_ln48_1_reg_1233[2]_i_1_n_5\,
      I2 => tmp_1_reg_1223(13),
      I3 => \select_ln24_2_reg_1443_reg_n_5_[1]\,
      I4 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I5 => out_d_0_reg_316(1),
      O => tmp10_0_0_mid2_reg_1332_reg_i_67_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444DDD4D33300030"
    )
        port map (
      I0 => tmp_1_reg_1223(13),
      I1 => B_0(0),
      I2 => \select_ln24_2_reg_1443_reg_n_5_[1]\,
      I3 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I4 => out_d_0_reg_316(1),
      I5 => \zext_ln48_1_reg_1233[2]_i_1_n_5\,
      O => tmp10_0_0_mid2_reg_1332_reg_i_68_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_69: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A969596"
    )
        port map (
      I0 => tmp10_0_0_mid2_reg_1332_reg_i_67_n_5,
      I1 => B_0(0),
      I2 => \select_ln24_1_reg_1270[7]_i_9_n_5\,
      I3 => tmp_1_reg_1223(13),
      I4 => \zext_ln48_1_reg_1233[2]_i_1_n_5\,
      O => tmp10_0_0_mid2_reg_1332_reg_i_69_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_0_0_mid1_fu_614_p2(4),
      I1 => p_1_in,
      I2 => mul_ln40_1_fu_557_p2(4),
      I3 => p_0_in,
      I4 => tmp_0_0_fu_484_p2(4),
      O => tmp10_0_0_mid2_reg_1332_reg_i_7_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_70: unisim.vcomponents.LUT5
    generic map(
      INIT => X"959A659A"
    )
        port map (
      I0 => tmp10_0_0_mid2_reg_1332_reg_i_67_n_5,
      I1 => \zext_ln48_1_reg_1233[2]_i_1_n_5\,
      I2 => tmp_1_reg_1223(13),
      I3 => B_0(0),
      I4 => \select_ln24_1_reg_1270[7]_i_9_n_5\,
      O => tmp10_0_0_mid2_reg_1332_reg_i_70_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8AAA00008000"
    )
        port map (
      I0 => tmp_1_reg_1223(13),
      I1 => select_ln24_2_reg_1443(4),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I5 => out_d_0_reg_316(4),
      O => tmp10_0_0_mid2_reg_1332_reg_i_71_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C8C8C0808088C08"
    )
        port map (
      I0 => \zext_ln48_1_reg_1233[2]_i_1_n_5\,
      I1 => tmp_1_reg_1223(13),
      I2 => B_0(0),
      I3 => \select_ln24_2_reg_1443_reg_n_5_[1]\,
      I4 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I5 => out_d_0_reg_316(1),
      O => tmp10_0_0_mid2_reg_1332_reg_i_72_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F0077775F000000"
    )
        port map (
      I0 => tmp_1_reg_1223(13),
      I1 => \select_ln24_2_reg_1443_reg_n_5_[1]\,
      I2 => out_d_0_reg_316(1),
      I3 => out_d_0_reg_316(2),
      I4 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I5 => \select_ln24_2_reg_1443_reg_n_5_[2]\,
      O => tmp10_0_0_mid2_reg_1332_reg_i_73_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A9595956A6A6A"
    )
        port map (
      I0 => tmp10_0_0_mid2_reg_1332_reg_i_72_n_5,
      I1 => \zext_ln48_1_reg_1233[2]_i_1_n_5\,
      I2 => tmp_1_reg_1223(13),
      I3 => out_d_0_reg_316(1),
      I4 => \add_ln32_1_reg_1317[9]_i_4_n_5\,
      I5 => \select_ln24_2_reg_1443_reg_n_5_[1]\,
      O => tmp10_0_0_mid2_reg_1332_reg_i_74_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_75: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666999"
    )
        port map (
      I0 => tmp10_0_0_mid2_reg_1332_reg_i_72_n_5,
      I1 => tmp10_0_0_mid2_reg_1332_reg_i_50_n_5,
      I2 => tmp_1_reg_1223(13),
      I3 => \zext_ln48_1_reg_1233[2]_i_1_n_5\,
      I4 => B_0(0),
      O => tmp10_0_0_mid2_reg_1332_reg_i_75_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_0_0_mid1_fu_614_p2(3),
      I1 => p_1_in,
      I2 => mul_ln40_1_fu_557_p2(3),
      I3 => p_0_in,
      I4 => tmp_0_0_fu_484_p2(3),
      O => tmp10_0_0_mid2_reg_1332_reg_i_8_n_5
    );
tmp10_0_0_mid2_reg_1332_reg_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp_0_0_mid1_fu_614_p2(2),
      I1 => p_1_in,
      I2 => mul_ln40_1_fu_557_p2(2),
      I3 => p_0_in,
      I4 => tmp_0_0_fu_484_p2(2),
      O => tmp10_0_0_mid2_reg_1332_reg_i_9_n_5
    );
\tmp10_0_0_mid2_v_v_reg_1310_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => tmp10_0_0_mid2_reg_1332_reg_i_11_n_5,
      Q => tmp10_0_0_mid2_v_v_reg_1310(0),
      R => '0'
    );
\tmp10_0_0_mid2_v_v_reg_1310_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => tmp10_0_0_mid2_reg_1332_reg_i_10_n_5,
      Q => tmp10_0_0_mid2_v_v_reg_1310(1),
      R => '0'
    );
\tmp10_0_0_mid2_v_v_reg_1310_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => tmp10_0_0_mid2_reg_1332_reg_i_9_n_5,
      Q => tmp10_0_0_mid2_v_v_reg_1310(2),
      R => '0'
    );
\tmp10_0_0_mid2_v_v_reg_1310_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => tmp10_0_0_mid2_reg_1332_reg_i_8_n_5,
      Q => tmp10_0_0_mid2_v_v_reg_1310(3),
      R => '0'
    );
\tmp10_0_0_mid2_v_v_reg_1310_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => tmp10_0_0_mid2_reg_1332_reg_i_7_n_5,
      Q => tmp10_0_0_mid2_v_v_reg_1310(4),
      R => '0'
    );
\tmp10_0_0_mid2_v_v_reg_1310_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => tmp10_0_0_mid2_reg_1332_reg_i_6_n_5,
      Q => tmp10_0_0_mid2_v_v_reg_1310(5),
      R => '0'
    );
\tmp10_0_0_mid2_v_v_reg_1310_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => tmp10_0_0_mid2_reg_1332_reg_i_5_n_5,
      Q => tmp10_0_0_mid2_v_v_reg_1310(6),
      R => '0'
    );
\tmp10_0_0_mid2_v_v_reg_1310_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => tmp10_0_0_mid2_reg_1332_reg_i_4_n_5,
      Q => tmp10_0_0_mid2_v_v_reg_1310(7),
      R => '0'
    );
\tmp10_0_0_mid2_v_v_reg_1310_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln32_1_reg_13170,
      D => tmp10_0_0_mid2_reg_1332_reg_i_3_n_5,
      Q => tmp10_0_0_mid2_v_v_reg_1310(8),
      R => '0'
    );
tmp10_1_0_mid2_reg_1339_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 9) => B"000000000000000000000",
      A(8) => tmp10_1_0_mid2_reg_1339_reg_i_1_n_5,
      A(7) => tmp10_1_0_mid2_reg_1339_reg_i_2_n_5,
      A(6) => tmp10_1_0_mid2_reg_1339_reg_i_3_n_5,
      A(5) => tmp10_1_0_mid2_reg_1339_reg_i_4_n_5,
      A(4) => tmp10_1_0_mid2_reg_1339_reg_i_5_n_5,
      A(3) => tmp10_1_0_mid2_reg_1339_reg_i_6_n_5,
      A(2) => tmp10_1_0_mid2_reg_1339_reg_i_7_n_5,
      A(1) => tmp10_1_0_mid2_reg_1339_reg_i_8_n_5,
      A(0) => tmp10_1_0_mid2_reg_1339_reg_i_9_n_5,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp10_1_0_mid2_reg_1339_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 4) => B"00000000000001",
      B(3) => Q(6),
      B(2) => Q(6),
      B(1) => Q(6),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp10_1_0_mid2_reg_1339_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp10_1_0_mid2_reg_1339_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp10_1_0_mid2_reg_1339_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_NS_fsm1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => tmp10_0_0_mid2_reg_13320,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp10_1_0_mid2_reg_1339_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp10_1_0_mid2_reg_1339_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_tmp10_1_0_mid2_reg_1339_reg_P_UNCONNECTED(47 downto 14),
      P(13) => tmp10_1_0_mid2_reg_1339_reg_n_97,
      P(12) => tmp10_1_0_mid2_reg_1339_reg_n_98,
      P(11) => tmp10_1_0_mid2_reg_1339_reg_n_99,
      P(10) => tmp10_1_0_mid2_reg_1339_reg_n_100,
      P(9) => tmp10_1_0_mid2_reg_1339_reg_n_101,
      P(8) => tmp10_1_0_mid2_reg_1339_reg_n_102,
      P(7) => tmp10_1_0_mid2_reg_1339_reg_n_103,
      P(6) => tmp10_1_0_mid2_reg_1339_reg_n_104,
      P(5) => tmp10_1_0_mid2_reg_1339_reg_n_105,
      P(4) => tmp10_1_0_mid2_reg_1339_reg_n_106,
      P(3) => tmp10_1_0_mid2_reg_1339_reg_n_107,
      P(2) => tmp10_1_0_mid2_reg_1339_reg_n_108,
      P(1) => tmp10_1_0_mid2_reg_1339_reg_n_109,
      P(0) => tmp10_1_0_mid2_reg_1339_reg_n_110,
      PATTERNBDETECT => NLW_tmp10_1_0_mid2_reg_1339_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp10_1_0_mid2_reg_1339_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp10_1_0_mid2_reg_1339_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp10_1_0_mid2_reg_1339_reg_UNDERFLOW_UNCONNECTED
    );
tmp10_1_0_mid2_reg_1339_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1310(8),
      I1 => tmp10_0_0_mid2_v_v_reg_1310(0),
      I2 => tmp10_0_0_mid2_v_v_reg_1310(7),
      I3 => tmp10_0_0_mid2_v_v_reg_1310(5),
      I4 => tmp10_1_0_mid2_reg_1339_reg_i_10_n_5,
      I5 => tmp10_0_0_mid2_v_v_reg_1310(6),
      O => tmp10_1_0_mid2_reg_1339_reg_i_1_n_5
    );
tmp10_1_0_mid2_reg_1339_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1310(3),
      I1 => tmp10_0_0_mid2_v_v_reg_1310(1),
      I2 => tmp10_0_0_mid2_v_v_reg_1310(2),
      I3 => tmp10_0_0_mid2_v_v_reg_1310(4),
      O => tmp10_1_0_mid2_reg_1339_reg_i_10_n_5
    );
tmp10_1_0_mid2_reg_1339_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1310(7),
      I1 => tmp10_0_0_mid2_v_v_reg_1310(6),
      I2 => tmp10_1_0_mid2_reg_1339_reg_i_10_n_5,
      I3 => tmp10_0_0_mid2_v_v_reg_1310(5),
      I4 => tmp10_0_0_mid2_v_v_reg_1310(0),
      O => tmp10_1_0_mid2_reg_1339_reg_i_2_n_5
    );
tmp10_1_0_mid2_reg_1339_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1310(6),
      I1 => tmp10_0_0_mid2_v_v_reg_1310(0),
      I2 => tmp10_1_0_mid2_reg_1339_reg_i_10_n_5,
      I3 => tmp10_0_0_mid2_v_v_reg_1310(5),
      O => tmp10_1_0_mid2_reg_1339_reg_i_3_n_5
    );
tmp10_1_0_mid2_reg_1339_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1310(5),
      I1 => tmp10_0_0_mid2_v_v_reg_1310(3),
      I2 => tmp10_0_0_mid2_v_v_reg_1310(1),
      I3 => tmp10_0_0_mid2_v_v_reg_1310(2),
      I4 => tmp10_0_0_mid2_v_v_reg_1310(4),
      I5 => tmp10_0_0_mid2_v_v_reg_1310(0),
      O => tmp10_1_0_mid2_reg_1339_reg_i_4_n_5
    );
tmp10_1_0_mid2_reg_1339_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1310(4),
      I1 => tmp10_0_0_mid2_v_v_reg_1310(2),
      I2 => tmp10_0_0_mid2_v_v_reg_1310(1),
      I3 => tmp10_0_0_mid2_v_v_reg_1310(3),
      I4 => tmp10_0_0_mid2_v_v_reg_1310(0),
      O => tmp10_1_0_mid2_reg_1339_reg_i_5_n_5
    );
tmp10_1_0_mid2_reg_1339_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1310(3),
      I1 => tmp10_0_0_mid2_v_v_reg_1310(1),
      I2 => tmp10_0_0_mid2_v_v_reg_1310(2),
      I3 => tmp10_0_0_mid2_v_v_reg_1310(0),
      O => tmp10_1_0_mid2_reg_1339_reg_i_6_n_5
    );
tmp10_1_0_mid2_reg_1339_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1310(2),
      I1 => tmp10_0_0_mid2_v_v_reg_1310(1),
      I2 => tmp10_0_0_mid2_v_v_reg_1310(0),
      O => tmp10_1_0_mid2_reg_1339_reg_i_7_n_5
    );
tmp10_1_0_mid2_reg_1339_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1310(0),
      I1 => tmp10_0_0_mid2_v_v_reg_1310(1),
      O => tmp10_1_0_mid2_reg_1339_reg_i_8_n_5
    );
tmp10_1_0_mid2_reg_1339_reg_i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1310(0),
      O => tmp10_1_0_mid2_reg_1339_reg_i_9_n_5
    );
tmp10_2_0_mid2_reg_1356_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 9) => B"000000000000000000000",
      A(8 downto 6) => A(8 downto 6),
      A(5) => tmp10_2_0_mid2_reg_1356_reg_i_4_n_5,
      A(4 downto 1) => A(4 downto 1),
      A(0) => tmp10_0_0_mid2_v_v_reg_1310(0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp10_2_0_mid2_reg_1356_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 4) => B"00000000000001",
      B(3) => Q(6),
      B(2) => Q(6),
      B(1) => Q(6),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp10_2_0_mid2_reg_1356_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp10_2_0_mid2_reg_1356_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp10_2_0_mid2_reg_1356_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_NS_fsm1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => tmp10_2_0_mid2_reg_13560,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp10_2_0_mid2_reg_1356_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp10_2_0_mid2_reg_1356_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_tmp10_2_0_mid2_reg_1356_reg_P_UNCONNECTED(47 downto 14),
      P(13) => tmp10_2_0_mid2_reg_1356_reg_n_97,
      P(12) => tmp10_2_0_mid2_reg_1356_reg_n_98,
      P(11) => tmp10_2_0_mid2_reg_1356_reg_n_99,
      P(10) => tmp10_2_0_mid2_reg_1356_reg_n_100,
      P(9) => tmp10_2_0_mid2_reg_1356_reg_n_101,
      P(8) => tmp10_2_0_mid2_reg_1356_reg_n_102,
      P(7) => tmp10_2_0_mid2_reg_1356_reg_n_103,
      P(6) => tmp10_2_0_mid2_reg_1356_reg_n_104,
      P(5) => tmp10_2_0_mid2_reg_1356_reg_n_105,
      P(4) => tmp10_2_0_mid2_reg_1356_reg_n_106,
      P(3) => tmp10_2_0_mid2_reg_1356_reg_n_107,
      P(2) => tmp10_2_0_mid2_reg_1356_reg_n_108,
      P(1) => tmp10_2_0_mid2_reg_1356_reg_n_109,
      P(0) => tmp10_2_0_mid2_reg_1356_reg_n_110,
      PATTERNBDETECT => NLW_tmp10_2_0_mid2_reg_1356_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp10_2_0_mid2_reg_1356_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp10_2_0_mid2_reg_1356_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp10_2_0_mid2_reg_1356_reg_UNDERFLOW_UNCONNECTED
    );
tmp10_2_0_mid2_reg_1356_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1310(8),
      I1 => tmp10_0_0_mid2_v_v_reg_1310(6),
      I2 => tmp10_1_0_mid2_reg_1339_reg_i_10_n_5,
      I3 => tmp10_0_0_mid2_v_v_reg_1310(5),
      I4 => tmp10_0_0_mid2_v_v_reg_1310(7),
      O => A(8)
    );
tmp10_2_0_mid2_reg_1356_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1310(7),
      I1 => tmp10_0_0_mid2_v_v_reg_1310(6),
      I2 => tmp10_1_0_mid2_reg_1339_reg_i_10_n_5,
      I3 => tmp10_0_0_mid2_v_v_reg_1310(5),
      O => A(7)
    );
tmp10_2_0_mid2_reg_1356_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1310(6),
      I1 => tmp10_0_0_mid2_v_v_reg_1310(3),
      I2 => tmp10_0_0_mid2_v_v_reg_1310(1),
      I3 => tmp10_0_0_mid2_v_v_reg_1310(2),
      I4 => tmp10_0_0_mid2_v_v_reg_1310(4),
      I5 => tmp10_0_0_mid2_v_v_reg_1310(5),
      O => A(6)
    );
tmp10_2_0_mid2_reg_1356_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1310(5),
      I1 => tmp10_0_0_mid2_v_v_reg_1310(4),
      I2 => tmp10_0_0_mid2_v_v_reg_1310(2),
      I3 => tmp10_0_0_mid2_v_v_reg_1310(1),
      I4 => tmp10_0_0_mid2_v_v_reg_1310(3),
      O => tmp10_2_0_mid2_reg_1356_reg_i_4_n_5
    );
tmp10_2_0_mid2_reg_1356_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1310(4),
      I1 => tmp10_0_0_mid2_v_v_reg_1310(2),
      I2 => tmp10_0_0_mid2_v_v_reg_1310(1),
      I3 => tmp10_0_0_mid2_v_v_reg_1310(3),
      O => A(4)
    );
tmp10_2_0_mid2_reg_1356_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1310(3),
      I1 => tmp10_0_0_mid2_v_v_reg_1310(1),
      I2 => tmp10_0_0_mid2_v_v_reg_1310(2),
      O => A(3)
    );
tmp10_2_0_mid2_reg_1356_reg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1310(1),
      I1 => tmp10_0_0_mid2_v_v_reg_1310(2),
      O => A(2)
    );
tmp10_2_0_mid2_reg_1356_reg_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp10_0_0_mid2_v_v_reg_1310(1),
      O => A(1)
    );
\zext_ln40_1_reg_1363[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      O => tmp10_2_0_mid2_reg_13560
    );
\zext_ln40_1_reg_1363_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13560,
      D => \out_w_0_mid2_reg_1298_reg_n_5_[0]\,
      Q => zext_ln40_1_reg_1363(0),
      R => '0'
    );
\zext_ln40_1_reg_1363_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13560,
      D => \out_w_0_mid2_reg_1298_reg_n_5_[1]\,
      Q => zext_ln40_1_reg_1363(1),
      R => '0'
    );
\zext_ln40_1_reg_1363_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13560,
      D => \out_w_0_mid2_reg_1298_reg_n_5_[2]\,
      Q => zext_ln40_1_reg_1363(2),
      R => '0'
    );
\zext_ln40_1_reg_1363_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13560,
      D => \out_w_0_mid2_reg_1298_reg_n_5_[3]\,
      Q => zext_ln40_1_reg_1363(3),
      R => '0'
    );
\zext_ln40_1_reg_1363_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13560,
      D => \out_w_0_mid2_reg_1298_reg_n_5_[4]\,
      Q => zext_ln40_1_reg_1363(4),
      R => '0'
    );
\zext_ln40_2_cast_mid_reg_1305_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_h_reg_1293(0),
      Q => zext_ln40_2_cast_mid_reg_1305_pp0_iter1_reg_reg(0),
      R => '0'
    );
\zext_ln40_2_cast_mid_reg_1305_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_h_reg_1293(1),
      Q => zext_ln40_2_cast_mid_reg_1305_pp0_iter1_reg_reg(1),
      R => '0'
    );
\zext_ln40_2_cast_mid_reg_1305_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_h_reg_1293(2),
      Q => zext_ln40_2_cast_mid_reg_1305_pp0_iter1_reg_reg(2),
      R => '0'
    );
\zext_ln40_2_cast_mid_reg_1305_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_h_reg_1293(3),
      Q => zext_ln40_2_cast_mid_reg_1305_pp0_iter1_reg_reg(3),
      R => '0'
    );
\zext_ln40_2_cast_mid_reg_1305_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => out_h_reg_1293(4),
      Q => zext_ln40_2_cast_mid_reg_1305_pp0_iter1_reg_reg(4),
      R => '0'
    );
\zext_ln40_2_cast_reg_1238[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => out_h_0_reg_339(0),
      I1 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => select_ln32_reg_1449(0),
      O => ap_phi_mux_out_h_0_phi_fu_343_p4(0)
    );
\zext_ln40_2_cast_reg_1238[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => out_h_0_reg_339(1),
      I1 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => select_ln32_reg_1449(1),
      O => ap_phi_mux_out_h_0_phi_fu_343_p4(1)
    );
\zext_ln40_2_cast_reg_1238[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => out_h_0_reg_339(2),
      I1 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => select_ln32_reg_1449(2),
      O => ap_phi_mux_out_h_0_phi_fu_343_p4(2)
    );
\zext_ln40_2_cast_reg_1238[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => out_h_0_reg_339(3),
      I1 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => select_ln32_reg_1449(3),
      O => ap_phi_mux_out_h_0_phi_fu_343_p4(3)
    );
\zext_ln40_2_cast_reg_1238[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => out_h_0_reg_339(4),
      I1 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => select_ln32_reg_1449(4),
      O => ap_phi_mux_out_h_0_phi_fu_343_p4(4)
    );
\zext_ln40_2_cast_reg_1238_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln40_2_cast_reg_1238_reg(0),
      Q => zext_ln40_2_cast_reg_1238_pp0_iter1_reg_reg(0),
      R => '0'
    );
\zext_ln40_2_cast_reg_1238_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln40_2_cast_reg_1238_reg(1),
      Q => zext_ln40_2_cast_reg_1238_pp0_iter1_reg_reg(1),
      R => '0'
    );
\zext_ln40_2_cast_reg_1238_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln40_2_cast_reg_1238_reg(2),
      Q => zext_ln40_2_cast_reg_1238_pp0_iter1_reg_reg(2),
      R => '0'
    );
\zext_ln40_2_cast_reg_1238_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln40_2_cast_reg_1238_reg(3),
      Q => zext_ln40_2_cast_reg_1238_pp0_iter1_reg_reg(3),
      R => '0'
    );
\zext_ln40_2_cast_reg_1238_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln40_2_cast_reg_1238_reg(4),
      Q => zext_ln40_2_cast_reg_1238_pp0_iter1_reg_reg(4),
      R => '0'
    );
\zext_ln40_2_cast_reg_1238_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_phi_mux_out_h_0_phi_fu_343_p4(0),
      Q => zext_ln40_2_cast_reg_1238_reg(0),
      R => '0'
    );
\zext_ln40_2_cast_reg_1238_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_phi_mux_out_h_0_phi_fu_343_p4(1),
      Q => zext_ln40_2_cast_reg_1238_reg(1),
      R => '0'
    );
\zext_ln40_2_cast_reg_1238_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_phi_mux_out_h_0_phi_fu_343_p4(2),
      Q => zext_ln40_2_cast_reg_1238_reg(2),
      R => '0'
    );
\zext_ln40_2_cast_reg_1238_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_phi_mux_out_h_0_phi_fu_343_p4(3),
      Q => zext_ln40_2_cast_reg_1238_reg(3),
      R => '0'
    );
\zext_ln40_2_cast_reg_1238_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_phi_mux_out_h_0_phi_fu_343_p4(4),
      Q => zext_ln40_2_cast_reg_1238_reg(4),
      R => '0'
    );
\zext_ln40_3_reg_1380_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13560,
      D => zext_ln40_3_fu_728_p1(0),
      Q => zext_ln40_3_reg_1380_reg(0),
      R => '0'
    );
\zext_ln40_3_reg_1380_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13560,
      D => zext_ln40_3_fu_728_p1(1),
      Q => zext_ln40_3_reg_1380_reg(1),
      R => '0'
    );
\zext_ln40_3_reg_1380_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13560,
      D => zext_ln40_3_fu_728_p1(2),
      Q => zext_ln40_3_reg_1380_reg(2),
      R => '0'
    );
\zext_ln40_3_reg_1380_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13560,
      D => zext_ln40_3_fu_728_p1(3),
      Q => zext_ln40_3_reg_1380_reg(3),
      R => '0'
    );
\zext_ln40_3_reg_1380_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_2_0_mid2_reg_13560,
      D => zext_ln40_3_fu_728_p1(4),
      Q => zext_ln40_3_reg_1380_reg(4),
      R => '0'
    );
\zext_ln40_5_reg_1412[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1298_reg_n_5_[1]\,
      O => add_ln40_3_fu_766_p2(1)
    );
\zext_ln40_5_reg_1412[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1298_reg_n_5_[1]\,
      I1 => \out_w_0_mid2_reg_1298_reg_n_5_[2]\,
      O => add_ln40_3_fu_766_p2(2)
    );
\zext_ln40_5_reg_1412[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1298_reg_n_5_[3]\,
      I1 => \out_w_0_mid2_reg_1298_reg_n_5_[2]\,
      I2 => \out_w_0_mid2_reg_1298_reg_n_5_[1]\,
      O => add_ln40_3_fu_766_p2(3)
    );
\zext_ln40_5_reg_1412[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      O => mul_ln48_1_reg_14060
    );
\zext_ln40_5_reg_1412[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \out_w_0_mid2_reg_1298_reg_n_5_[4]\,
      I1 => \out_w_0_mid2_reg_1298_reg_n_5_[1]\,
      I2 => \out_w_0_mid2_reg_1298_reg_n_5_[2]\,
      I3 => \out_w_0_mid2_reg_1298_reg_n_5_[3]\,
      O => add_ln40_3_fu_766_p2(4)
    );
\zext_ln40_5_reg_1412_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln48_1_reg_14060,
      D => \out_w_0_mid2_reg_1298_reg_n_5_[0]\,
      Q => zext_ln40_5_reg_1412_reg(0),
      R => '0'
    );
\zext_ln40_5_reg_1412_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln48_1_reg_14060,
      D => add_ln40_3_fu_766_p2(1),
      Q => zext_ln40_5_reg_1412_reg(1),
      R => '0'
    );
\zext_ln40_5_reg_1412_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln48_1_reg_14060,
      D => add_ln40_3_fu_766_p2(2),
      Q => zext_ln40_5_reg_1412_reg(2),
      R => '0'
    );
\zext_ln40_5_reg_1412_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln48_1_reg_14060,
      D => add_ln40_3_fu_766_p2(3),
      Q => zext_ln40_5_reg_1412_reg(3),
      R => '0'
    );
\zext_ln40_5_reg_1412_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln48_1_reg_14060,
      D => add_ln40_3_fu_766_p2(4),
      Q => zext_ln40_5_reg_1412_reg(4),
      R => '0'
    );
\zext_ln48_1_reg_1233[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \select_ln24_2_reg_1443_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I3 => out_d_0_reg_316(0),
      O => \zext_ln48_1_reg_1233[0]_i_1_n_5\
    );
\zext_ln48_1_reg_1233[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \select_ln24_2_reg_1443_reg_n_5_[1]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I3 => out_d_0_reg_316(1),
      O => \zext_ln48_1_reg_1233[1]_i_1_n_5\
    );
\zext_ln48_1_reg_1233[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \select_ln24_2_reg_1443_reg_n_5_[2]\,
      I1 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => out_d_0_reg_316(2),
      O => \zext_ln48_1_reg_1233[2]_i_1_n_5\
    );
\zext_ln48_1_reg_1233[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => out_d_0_reg_316(3),
      I1 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \select_ln24_2_reg_1443_reg_n_5_[3]\,
      O => \zext_ln48_1_reg_1233[3]_i_1_n_5\
    );
\zext_ln48_1_reg_1233[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => select_ln24_2_reg_1443(4),
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => \icmp_ln23_reg_1243_reg_n_5_[0]\,
      I3 => out_d_0_reg_316(4),
      O => \zext_ln48_1_reg_1233[4]_i_1_n_5\
    );
\zext_ln48_1_reg_1233_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln48_1_reg_1233_reg(0),
      Q => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(0),
      R => '0'
    );
\zext_ln48_1_reg_1233_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln48_1_reg_1233_reg(1),
      Q => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(1),
      R => '0'
    );
\zext_ln48_1_reg_1233_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln48_1_reg_1233_reg(2),
      Q => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(2),
      R => '0'
    );
\zext_ln48_1_reg_1233_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln48_1_reg_1233_reg(3),
      Q => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(3),
      R => '0'
    );
\zext_ln48_1_reg_1233_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln48_1_reg_1233_reg(4),
      Q => zext_ln48_1_reg_1233_pp0_iter1_reg_reg(4),
      R => '0'
    );
\zext_ln48_1_reg_1233_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \zext_ln48_1_reg_1233[0]_i_1_n_5\,
      Q => zext_ln48_1_reg_1233_reg(0),
      R => '0'
    );
\zext_ln48_1_reg_1233_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \zext_ln48_1_reg_1233[1]_i_1_n_5\,
      Q => zext_ln48_1_reg_1233_reg(1),
      R => '0'
    );
\zext_ln48_1_reg_1233_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \zext_ln48_1_reg_1233[2]_i_1_n_5\,
      Q => zext_ln48_1_reg_1233_reg(2),
      R => '0'
    );
\zext_ln48_1_reg_1233_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \zext_ln48_1_reg_1233[3]_i_1_n_5\,
      Q => zext_ln48_1_reg_1233_reg(3),
      R => '0'
    );
\zext_ln48_1_reg_1233_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \zext_ln48_1_reg_1233[4]_i_1_n_5\,
      Q => zext_ln48_1_reg_1233_reg(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[14]\ : out STD_LOGIC;
    output_r_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[31]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_0\ : out STD_LOGIC;
    input_r_address0 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sext_ln47_2_fu_1411_p1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    trunc_ln46_fu_1378_p1 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_pointwise_conv2d_fix_1_fu_479_ap_start_reg : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_1 is
  signal A : STD_LOGIC_VECTOR ( 3 to 3 );
  signal add_ln24_fu_578_p2 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal add_ln24_reg_1530 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal \add_ln24_reg_1530[10]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln24_reg_1530[6]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln24_reg_1530[7]_i_1_n_5\ : STD_LOGIC;
  signal add_ln47_fu_1241_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal add_ln47_reg_1637 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal add_ln47_reg_16370 : STD_LOGIC;
  signal \add_ln47_reg_1637[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln47_reg_1637[4]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln47_reg_1637[4]_i_4_n_5\ : STD_LOGIC;
  signal add_ln47_reg_1637_pp1_iter2_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal add_ln47_reg_1637_pp1_iter3_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \add_ln47_reg_1637_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln47_reg_1637_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln47_reg_1637_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln47_reg_1637_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln47_reg_1637_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln47_reg_1637_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln47_reg_1637_reg[8]_i_2_n_8\ : STD_LOGIC;
  signal and_ln32_reg_1586 : STD_LOGIC;
  signal and_ln32_reg_1586_pp1_iter1_reg : STD_LOGIC;
  signal and_ln32_reg_1586_pp1_iter2_reg : STD_LOGIC;
  signal and_ln32_reg_1586_pp1_iter3_reg : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_1__4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_1__3_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[2]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0_i_1_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_i_1_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter3 : STD_LOGIC;
  signal ap_phi_mux_in_d_0_phi_fu_567_p4 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal buffer_0_reg_553 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \buffer_0_reg_553[11]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553[11]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553[11]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553[11]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553[11]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553[11]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553[11]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553[11]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553[15]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553[15]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553[15]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553[15]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553[15]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553[15]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553[15]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553[15]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553[19]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553[19]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553[19]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553[19]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553[19]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553[19]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553[23]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553[23]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553[23]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553[23]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553[23]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553[23]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553[3]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553[3]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553[3]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553[3]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553[3]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553[3]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553[3]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553[3]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553[7]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553[7]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553[7]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553[7]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553[7]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553[7]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553[7]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553[7]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[19]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[19]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[19]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[19]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[19]_i_1_n_9\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[23]_i_2_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[23]_i_2_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[23]_i_2_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[23]_i_2_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[23]_i_2_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[23]_i_2_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[23]_i_2_n_9\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[3]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_553_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_1_fu_479_ap_ready : STD_LOGIC;
  signal i_0_reg_498 : STD_LOGIC;
  signal i_0_reg_4980 : STD_LOGIC;
  signal \i_0_reg_498[1]_i_1_n_5\ : STD_LOGIC;
  signal i_0_reg_498_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal i_fu_640_p2 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal icmp_ln31_reg_1567_pp1_iter1_reg : STD_LOGIC;
  signal icmp_ln31_reg_1567_pp1_iter2_reg : STD_LOGIC;
  signal icmp_ln31_reg_1567_pp1_iter3_reg : STD_LOGIC;
  signal \icmp_ln31_reg_1567_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln33_fu_1063_p2 : STD_LOGIC;
  signal icmp_ln33_reg_1576 : STD_LOGIC;
  signal icmp_ln33_reg_1576_pp1_iter1_reg : STD_LOGIC;
  signal icmp_ln33_reg_1576_pp1_iter2_reg : STD_LOGIC;
  signal icmp_ln33_reg_1576_pp1_iter3_reg : STD_LOGIC;
  signal icmp_ln36_4_fu_1236_p2 : STD_LOGIC;
  signal icmp_ln36_4_reg_1633 : STD_LOGIC;
  signal \icmp_ln36_4_reg_1633[0]_i_1_n_5\ : STD_LOGIC;
  signal icmp_ln36_4_reg_1633_pp1_iter2_reg : STD_LOGIC;
  signal icmp_ln36_4_reg_1633_pp1_iter3_reg : STD_LOGIC;
  signal in_d_0_reg_563 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal in_d_0_reg_5631 : STD_LOGIC;
  signal in_d_fu_1199_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal in_d_reg_1617 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \in_d_reg_1617[3]_i_2_n_5\ : STD_LOGIC;
  signal indvar_flatten18_reg_5090 : STD_LOGIC;
  signal \indvar_flatten18_reg_509[0]_i_2_n_5\ : STD_LOGIC;
  signal indvar_flatten18_reg_509_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \indvar_flatten18_reg_509_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten18_reg_509_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten18_reg_509_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \indvar_flatten18_reg_509_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten18_reg_509_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten18_reg_509_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten18_reg_509_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten18_reg_509_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten18_reg_509_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten18_reg_509_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten18_reg_509_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \indvar_flatten18_reg_509_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten18_reg_509_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten18_reg_509_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten18_reg_509_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten18_reg_509_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten18_reg_509_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten18_reg_509_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten18_reg_509_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \indvar_flatten18_reg_509_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten18_reg_509_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten18_reg_509_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten18_reg_509_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_531[0]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_531[1]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_531[2]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_531[3]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_531[4]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_531[5]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_531[5]_i_2_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_531[6]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_531[7]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_531[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_531[8]_i_2_n_5\ : STD_LOGIC;
  signal indvar_flatten_reg_531_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal kernel_buffer_15_016_fu_446 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_016_fu_4460 : STD_LOGIC;
  signal \kernel_buffer_15_016_fu_446[31]_i_6_n_5\ : STD_LOGIC;
  signal \kernel_buffer_15_016_fu_446_reg[31]_i_3_n_7\ : STD_LOGIC;
  signal \kernel_buffer_15_016_fu_446_reg[31]_i_3_n_8\ : STD_LOGIC;
  signal kernel_buffer_15_45_fu_390 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_45_fu_3900 : STD_LOGIC;
  signal kernel_buffer_15_46_fu_394 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_46_fu_3940 : STD_LOGIC;
  signal kernel_buffer_15_47_fu_398 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_47_fu_3980 : STD_LOGIC;
  signal kernel_buffer_15_48_fu_402 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_48_fu_4020 : STD_LOGIC;
  signal kernel_buffer_15_49_fu_406 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_49_fu_4060 : STD_LOGIC;
  signal kernel_buffer_15_50_fu_410 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_50_fu_4100 : STD_LOGIC;
  signal kernel_buffer_15_51_fu_414 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_51_fu_4140 : STD_LOGIC;
  signal kernel_buffer_15_52_fu_418 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_52_fu_4180 : STD_LOGIC;
  signal kernel_buffer_15_53_fu_422 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_53_fu_4220 : STD_LOGIC;
  signal kernel_buffer_15_54_fu_426 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_54_fu_4260 : STD_LOGIC;
  signal kernel_buffer_15_55_fu_430 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_55_fu_4300 : STD_LOGIC;
  signal kernel_buffer_15_56_fu_434 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_56_fu_4340 : STD_LOGIC;
  signal kernel_buffer_15_57_fu_438 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_57_fu_4380 : STD_LOGIC;
  signal kernel_buffer_15_58_fu_442 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_58_fu_4420 : STD_LOGIC;
  signal kernel_buffer_15_fu_386 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_fu_3860 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_i_1_n_5 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_100 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_101 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_102 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_103 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_104 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_105 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_106 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_107 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_108 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_109 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_110 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_111 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_112 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_113 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_114 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_115 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_116 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_117 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_118 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_119 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_120 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_121 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_122 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_123 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_124 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_125 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_126 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_127 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_128 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_129 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_130 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_131 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_132 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_133 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_134 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_135 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_136 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_137 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_138 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_139 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_140 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_141 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_142 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_143 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_144 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_145 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_146 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_147 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_148 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_149 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_150 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_151 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_152 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_153 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_154 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_155 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_156 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_157 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_158 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_63 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_64 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_65 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_66 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_67 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_68 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_69 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_70 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_71 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_72 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_73 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_74 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_75 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_76 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_77 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_78 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_79 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_80 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_81 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_82 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_83 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_84 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_85 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_86 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_87 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_88 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_89 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_90 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_91 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_92 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_93 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_94 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_95 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_96 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_97 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_98 : STD_LOGIC;
  signal mul_ln39_fu_1334_p2_n_99 : STD_LOGIC;
  signal \mul_ln39_reg_1652[16]_i_1_n_5\ : STD_LOGIC;
  signal mul_ln39_reg_1652_reg_n_63 : STD_LOGIC;
  signal mul_ln39_reg_1652_reg_n_64 : STD_LOGIC;
  signal mul_ln39_reg_1652_reg_n_65 : STD_LOGIC;
  signal mul_ln39_reg_1652_reg_n_66 : STD_LOGIC;
  signal mul_ln39_reg_1652_reg_n_67 : STD_LOGIC;
  signal mul_ln39_reg_1652_reg_n_68 : STD_LOGIC;
  signal mul_ln39_reg_1652_reg_n_69 : STD_LOGIC;
  signal mul_ln39_reg_1652_reg_n_70 : STD_LOGIC;
  signal mul_ln39_reg_1652_reg_n_71 : STD_LOGIC;
  signal mul_ln39_reg_1652_reg_n_72 : STD_LOGIC;
  signal mul_ln39_reg_1652_reg_n_73 : STD_LOGIC;
  signal mul_ln39_reg_1652_reg_n_74 : STD_LOGIC;
  signal mul_ln39_reg_1652_reg_n_75 : STD_LOGIC;
  signal mul_ln39_reg_1652_reg_n_76 : STD_LOGIC;
  signal mul_ln39_reg_1652_reg_n_77 : STD_LOGIC;
  signal mul_ln39_reg_1652_reg_n_78 : STD_LOGIC;
  signal mul_ln39_reg_1652_reg_n_79 : STD_LOGIC;
  signal mul_ln39_reg_1652_reg_n_80 : STD_LOGIC;
  signal mul_ln39_reg_1652_reg_n_81 : STD_LOGIC;
  signal mul_ln39_reg_1652_reg_n_82 : STD_LOGIC;
  signal mul_ln39_reg_1652_reg_n_83 : STD_LOGIC;
  signal mul_ln39_reg_1652_reg_n_84 : STD_LOGIC;
  signal mul_ln39_reg_1652_reg_n_85 : STD_LOGIC;
  signal mul_ln39_reg_1652_reg_n_86 : STD_LOGIC;
  signal mul_ln39_reg_1652_reg_n_87 : STD_LOGIC;
  signal mul_ln39_reg_1652_reg_n_88 : STD_LOGIC;
  signal mul_ln39_reg_1652_reg_n_89 : STD_LOGIC;
  signal mul_ln39_reg_1652_reg_n_90 : STD_LOGIC;
  signal mul_ln39_reg_1652_reg_n_91 : STD_LOGIC;
  signal mul_ln39_reg_1652_reg_n_92 : STD_LOGIC;
  signal mul_ln39_reg_1652_reg_n_93 : STD_LOGIC;
  signal mul_ln39_reg_1652_reg_n_94 : STD_LOGIC;
  signal mul_ln39_reg_1652_reg_n_95 : STD_LOGIC;
  signal mux_1_2 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal mux_6_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mux_6_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_18 : STD_LOGIC;
  signal network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_21 : STD_LOGIC;
  signal network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_24 : STD_LOGIC;
  signal out_d_0_reg_476 : STD_LOGIC;
  signal \out_d_0_reg_476_reg_n_5_[0]\ : STD_LOGIC;
  signal \out_d_0_reg_476_reg_n_5_[1]\ : STD_LOGIC;
  signal \out_d_0_reg_476_reg_n_5_[2]\ : STD_LOGIC;
  signal \out_d_0_reg_476_reg_n_5_[3]\ : STD_LOGIC;
  signal out_d_fu_590_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_d_reg_1539 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_h_0_reg_520 : STD_LOGIC;
  signal \out_h_0_reg_520[0]_i_1_n_5\ : STD_LOGIC;
  signal out_h_0_reg_520_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_h_fu_1057_p2 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal out_w_0_reg_542 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^output_r_ce0\ : STD_LOGIC;
  signal p_0_in0_out : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal phi_mul_reg_487 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal ram_reg_0_i_179_n_6 : STD_LOGIC;
  signal ram_reg_0_i_179_n_7 : STD_LOGIC;
  signal ram_reg_0_i_179_n_8 : STD_LOGIC;
  signal ram_reg_0_i_198_n_5 : STD_LOGIC;
  signal ram_reg_0_i_198_n_6 : STD_LOGIC;
  signal ram_reg_0_i_198_n_7 : STD_LOGIC;
  signal ram_reg_0_i_198_n_8 : STD_LOGIC;
  signal ram_reg_0_i_221_n_5 : STD_LOGIC;
  signal ram_reg_0_i_221_n_6 : STD_LOGIC;
  signal ram_reg_0_i_221_n_7 : STD_LOGIC;
  signal ram_reg_0_i_221_n_8 : STD_LOGIC;
  signal ram_reg_0_i_292_n_6 : STD_LOGIC;
  signal ram_reg_0_i_292_n_7 : STD_LOGIC;
  signal ram_reg_0_i_292_n_8 : STD_LOGIC;
  signal ram_reg_0_i_293_n_5 : STD_LOGIC;
  signal ram_reg_0_i_293_n_6 : STD_LOGIC;
  signal ram_reg_0_i_293_n_7 : STD_LOGIC;
  signal ram_reg_0_i_293_n_8 : STD_LOGIC;
  signal ram_reg_0_i_333_n_5 : STD_LOGIC;
  signal ram_reg_0_i_334_n_5 : STD_LOGIC;
  signal ram_reg_0_i_335_n_5 : STD_LOGIC;
  signal ram_reg_0_i_336_n_5 : STD_LOGIC;
  signal ram_reg_0_i_337_n_5 : STD_LOGIC;
  signal ram_reg_0_i_361_n_5 : STD_LOGIC;
  signal ram_reg_0_i_362_n_5 : STD_LOGIC;
  signal ram_reg_0_i_363_n_5 : STD_LOGIC;
  signal ram_reg_0_i_364_n_5 : STD_LOGIC;
  signal ram_reg_0_i_388_n_5 : STD_LOGIC;
  signal ram_reg_0_i_389_n_5 : STD_LOGIC;
  signal ram_reg_0_i_390_n_5 : STD_LOGIC;
  signal ram_reg_0_i_391_n_5 : STD_LOGIC;
  signal ram_reg_0_i_455_n_5 : STD_LOGIC;
  signal ram_reg_0_i_455_n_6 : STD_LOGIC;
  signal ram_reg_0_i_455_n_7 : STD_LOGIC;
  signal ram_reg_0_i_455_n_8 : STD_LOGIC;
  signal ram_reg_0_i_459_n_5 : STD_LOGIC;
  signal ram_reg_0_i_460_n_5 : STD_LOGIC;
  signal ram_reg_0_i_461_n_5 : STD_LOGIC;
  signal ram_reg_0_i_462_n_5 : STD_LOGIC;
  signal ram_reg_0_i_463_n_5 : STD_LOGIC;
  signal ram_reg_0_i_464_n_5 : STD_LOGIC;
  signal ram_reg_0_i_465_n_5 : STD_LOGIC;
  signal ram_reg_0_i_466_n_5 : STD_LOGIC;
  signal ram_reg_0_i_569_n_5 : STD_LOGIC;
  signal ram_reg_0_i_570_n_5 : STD_LOGIC;
  signal ram_reg_0_i_571_n_5 : STD_LOGIC;
  signal ram_reg_0_i_572_n_5 : STD_LOGIC;
  signal ram_reg_0_i_573_n_5 : STD_LOGIC;
  signal ram_reg_2_i_10_n_5 : STD_LOGIC;
  signal ram_reg_2_i_10_n_6 : STD_LOGIC;
  signal ram_reg_2_i_10_n_7 : STD_LOGIC;
  signal ram_reg_2_i_10_n_8 : STD_LOGIC;
  signal ram_reg_2_i_20_n_5 : STD_LOGIC;
  signal ram_reg_2_i_21_n_5 : STD_LOGIC;
  signal ram_reg_2_i_22_n_5 : STD_LOGIC;
  signal ram_reg_2_i_23_n_5 : STD_LOGIC;
  signal ram_reg_4_i_18_n_5 : STD_LOGIC;
  signal ram_reg_4_i_19_n_5 : STD_LOGIC;
  signal ram_reg_4_i_20_n_5 : STD_LOGIC;
  signal ram_reg_4_i_21_n_5 : STD_LOGIC;
  signal ram_reg_4_i_8_n_5 : STD_LOGIC;
  signal ram_reg_4_i_8_n_6 : STD_LOGIC;
  signal ram_reg_4_i_8_n_7 : STD_LOGIC;
  signal ram_reg_4_i_8_n_8 : STD_LOGIC;
  signal ram_reg_6_i_18_n_5 : STD_LOGIC;
  signal ram_reg_6_i_19_n_5 : STD_LOGIC;
  signal ram_reg_6_i_20_n_5 : STD_LOGIC;
  signal ram_reg_6_i_21_n_5 : STD_LOGIC;
  signal ram_reg_6_i_8_n_5 : STD_LOGIC;
  signal ram_reg_6_i_8_n_6 : STD_LOGIC;
  signal ram_reg_6_i_8_n_7 : STD_LOGIC;
  signal ram_reg_6_i_8_n_8 : STD_LOGIC;
  signal select_ln32_10_fu_1107_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal select_ln32_10_reg_1581_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal select_ln32_fu_1069_p3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal select_ln36_11_fu_1173_p3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal select_ln36_11_reg_1601 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal select_ln36_fu_1345_p3 : STD_LOGIC_VECTOR ( 21 downto 19 );
  signal sext_ln34_reg_1544 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sext_ln34_reg_1544[0]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln34_reg_1544[11]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln34_reg_1544[12]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln34_reg_1544[15]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln34_reg_1544[1]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln34_reg_1544[2]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln34_reg_1544[3]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln34_reg_1544[4]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln34_reg_1544[5]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln34_reg_1544[6]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln34_reg_1544[7]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln34_reg_1544[8]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln34_reg_1544[9]_i_2_n_5\ : STD_LOGIC;
  signal sext_ln39_4_fu_1360_p1 : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal shl_ln_reg_1551 : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal tmp_5_fu_655_p129 : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal tmp_5_fu_655_p130 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_fu_1294_p18 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal trunc_ln39_reg_1612 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \trunc_ln39_reg_1612[3]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln39_reg_1612_pp1_iter1_reg_reg_n_5_[0]\ : STD_LOGIC;
  signal \trunc_ln39_reg_1612_pp1_iter1_reg_reg_n_5_[1]\ : STD_LOGIC;
  signal \trunc_ln39_reg_1612_pp1_iter1_reg_reg_n_5_[3]\ : STD_LOGIC;
  signal zext_ln24_reg_1525 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal \NLW_add_ln47_reg_1637_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_add_ln47_reg_1637_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_buffer_0_reg_553_reg[23]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_indvar_flatten18_reg_509_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_kernel_buffer_15_016_fu_446_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_kernel_buffer_15_016_fu_446_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln39_fu_1334_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_fu_1334_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_fu_1334_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_fu_1334_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_fu_1334_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_fu_1334_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_fu_1334_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln39_fu_1334_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln39_fu_1334_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln39_reg_1652_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_reg_1652_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_reg_1652_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_reg_1652_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_reg_1652_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_reg_1652_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_reg_1652_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln39_reg_1652_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln39_reg_1652_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln39_reg_1652_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_ram_reg_0_i_179_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_0_i_292_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_0_i_292_O_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_ram_reg_0_i_455_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln24_reg_1530[10]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \add_ln24_reg_1530[3]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \add_ln24_reg_1530[4]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \add_ln24_reg_1530[5]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \add_ln24_reg_1530[6]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \add_ln24_reg_1530[9]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__2\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \ap_CS_fsm[15]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \ap_CS_fsm[16]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2\ : label is "soft_lutpair234";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp1_iter0_i_1 : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of ap_enable_reg_pp1_iter1_i_1 : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of grp_pointwise_conv2d_fix_1_fu_479_ap_start_reg_i_1 : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \i_0_reg_498[1]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \i_0_reg_498[2]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \i_0_reg_498[3]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \i_0_reg_498[4]_i_3\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \in_d_reg_1617[3]_i_3\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_531[0]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_531[1]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_531[2]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_531[3]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_531[5]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_531[6]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_531[7]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_531[8]_i_1\ : label is "soft_lutpair229";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_ln39_fu_1334_p2 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \out_d_reg_1539[1]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \out_d_reg_1539[2]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \out_d_reg_1539[3]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \out_h_0_reg_520[0]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \out_h_0_reg_520[1]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \out_h_0_reg_520[2]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \out_h_0_reg_520[3]_i_2\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \select_ln32_10_reg_1581[2]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \select_ln32_10_reg_1581[3]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \select_ln32_10_reg_1581[4]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \select_ln32_10_reg_1581[5]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \select_ln32_10_reg_1581[6]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \select_ln32_10_reg_1581[7]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \select_ln36_11_reg_1601[0]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \sext_ln34_reg_1544[11]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \sext_ln34_reg_1544[12]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \sext_ln34_reg_1544[1]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \sext_ln34_reg_1544[2]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \sext_ln34_reg_1544[3]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \sext_ln34_reg_1544[4]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \sext_ln34_reg_1544[5]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \sext_ln34_reg_1544[7]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \sext_ln34_reg_1544[8]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \sext_ln34_reg_1544[9]_i_2\ : label is "soft_lutpair243";
begin
  output_r_ce0 <= \^output_r_ce0\;
\add_ln24_reg_1530[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => phi_mul_reg_487(8),
      I1 => \add_ln24_reg_1530[10]_i_2_n_5\,
      I2 => phi_mul_reg_487(9),
      I3 => phi_mul_reg_487(10),
      O => add_ln24_fu_578_p2(10)
    );
\add_ln24_reg_1530[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAAAAAA"
    )
        port map (
      I0 => phi_mul_reg_487(6),
      I1 => phi_mul_reg_487(5),
      I2 => phi_mul_reg_487(3),
      I3 => phi_mul_reg_487(2),
      I4 => phi_mul_reg_487(4),
      I5 => phi_mul_reg_487(7),
      O => \add_ln24_reg_1530[10]_i_2_n_5\
    );
\add_ln24_reg_1530[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_487(2),
      O => add_ln24_fu_578_p2(2)
    );
\add_ln24_reg_1530[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_487(2),
      I1 => phi_mul_reg_487(3),
      O => add_ln24_fu_578_p2(3)
    );
\add_ln24_reg_1530[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => phi_mul_reg_487(2),
      I1 => phi_mul_reg_487(3),
      I2 => phi_mul_reg_487(4),
      O => add_ln24_fu_578_p2(4)
    );
\add_ln24_reg_1530[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => phi_mul_reg_487(3),
      I1 => phi_mul_reg_487(2),
      I2 => phi_mul_reg_487(4),
      I3 => phi_mul_reg_487(5),
      O => add_ln24_fu_578_p2(5)
    );
\add_ln24_reg_1530[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80007FFF"
    )
        port map (
      I0 => phi_mul_reg_487(4),
      I1 => phi_mul_reg_487(2),
      I2 => phi_mul_reg_487(3),
      I3 => phi_mul_reg_487(5),
      I4 => phi_mul_reg_487(6),
      O => \add_ln24_reg_1530[6]_i_1_n_5\
    );
\add_ln24_reg_1530[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA15555555"
    )
        port map (
      I0 => phi_mul_reg_487(6),
      I1 => phi_mul_reg_487(5),
      I2 => phi_mul_reg_487(3),
      I3 => phi_mul_reg_487(2),
      I4 => phi_mul_reg_487(4),
      I5 => phi_mul_reg_487(7),
      O => \add_ln24_reg_1530[7]_i_1_n_5\
    );
\add_ln24_reg_1530[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln24_reg_1530[10]_i_2_n_5\,
      I1 => phi_mul_reg_487(8),
      O => add_ln24_fu_578_p2(8)
    );
\add_ln24_reg_1530[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \add_ln24_reg_1530[10]_i_2_n_5\,
      I1 => phi_mul_reg_487(8),
      I2 => phi_mul_reg_487(9),
      O => add_ln24_fu_578_p2(9)
    );
\add_ln24_reg_1530_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_578_p2(10),
      Q => add_ln24_reg_1530(10),
      R => '0'
    );
\add_ln24_reg_1530_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_578_p2(2),
      Q => add_ln24_reg_1530(2),
      R => '0'
    );
\add_ln24_reg_1530_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_578_p2(3),
      Q => add_ln24_reg_1530(3),
      R => '0'
    );
\add_ln24_reg_1530_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_578_p2(4),
      Q => add_ln24_reg_1530(4),
      R => '0'
    );
\add_ln24_reg_1530_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_578_p2(5),
      Q => add_ln24_reg_1530(5),
      R => '0'
    );
\add_ln24_reg_1530_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \add_ln24_reg_1530[6]_i_1_n_5\,
      Q => add_ln24_reg_1530(6),
      R => '0'
    );
\add_ln24_reg_1530_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \add_ln24_reg_1530[7]_i_1_n_5\,
      Q => add_ln24_reg_1530(7),
      R => '0'
    );
\add_ln24_reg_1530_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_578_p2(8),
      Q => add_ln24_reg_1530(8),
      R => '0'
    );
\add_ln24_reg_1530_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_578_p2(9),
      Q => add_ln24_reg_1530(9),
      R => '0'
    );
\add_ln47_reg_1637[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln36_11_reg_1601(1),
      I1 => select_ln32_10_reg_1581_reg(0),
      O => add_ln47_fu_1241_p2(1)
    );
\add_ln47_reg_1637[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln36_11_reg_1601(3),
      I1 => select_ln32_10_reg_1581_reg(2),
      O => \add_ln47_reg_1637[4]_i_2_n_5\
    );
\add_ln47_reg_1637[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln36_11_reg_1601(2),
      I1 => select_ln32_10_reg_1581_reg(1),
      O => \add_ln47_reg_1637[4]_i_3_n_5\
    );
\add_ln47_reg_1637[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln36_11_reg_1601(1),
      I1 => select_ln32_10_reg_1581_reg(0),
      O => \add_ln47_reg_1637[4]_i_4_n_5\
    );
\add_ln47_reg_1637[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => in_d_reg_1617(0),
      I2 => in_d_reg_1617(3),
      I3 => in_d_reg_1617(1),
      I4 => in_d_reg_1617(2),
      I5 => in_d_reg_1617(4),
      O => add_ln47_reg_16370
    );
\add_ln47_reg_1637_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1637(0),
      Q => add_ln47_reg_1637_pp1_iter2_reg(0),
      R => '0'
    );
\add_ln47_reg_1637_pp1_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1637(1),
      Q => add_ln47_reg_1637_pp1_iter2_reg(1),
      R => '0'
    );
\add_ln47_reg_1637_pp1_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1637(2),
      Q => add_ln47_reg_1637_pp1_iter2_reg(2),
      R => '0'
    );
\add_ln47_reg_1637_pp1_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1637(3),
      Q => add_ln47_reg_1637_pp1_iter2_reg(3),
      R => '0'
    );
\add_ln47_reg_1637_pp1_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1637(4),
      Q => add_ln47_reg_1637_pp1_iter2_reg(4),
      R => '0'
    );
\add_ln47_reg_1637_pp1_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1637(5),
      Q => add_ln47_reg_1637_pp1_iter2_reg(5),
      R => '0'
    );
\add_ln47_reg_1637_pp1_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1637(6),
      Q => add_ln47_reg_1637_pp1_iter2_reg(6),
      R => '0'
    );
\add_ln47_reg_1637_pp1_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1637(7),
      Q => add_ln47_reg_1637_pp1_iter2_reg(7),
      R => '0'
    );
\add_ln47_reg_1637_pp1_iter2_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1637(8),
      Q => add_ln47_reg_1637_pp1_iter2_reg(8),
      R => '0'
    );
\add_ln47_reg_1637_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1637_pp1_iter2_reg(0),
      Q => add_ln47_reg_1637_pp1_iter3_reg(0),
      R => '0'
    );
\add_ln47_reg_1637_pp1_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1637_pp1_iter2_reg(1),
      Q => add_ln47_reg_1637_pp1_iter3_reg(1),
      R => '0'
    );
\add_ln47_reg_1637_pp1_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1637_pp1_iter2_reg(2),
      Q => add_ln47_reg_1637_pp1_iter3_reg(2),
      R => '0'
    );
\add_ln47_reg_1637_pp1_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1637_pp1_iter2_reg(3),
      Q => add_ln47_reg_1637_pp1_iter3_reg(3),
      R => '0'
    );
\add_ln47_reg_1637_pp1_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1637_pp1_iter2_reg(4),
      Q => add_ln47_reg_1637_pp1_iter3_reg(4),
      R => '0'
    );
\add_ln47_reg_1637_pp1_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1637_pp1_iter2_reg(5),
      Q => add_ln47_reg_1637_pp1_iter3_reg(5),
      R => '0'
    );
\add_ln47_reg_1637_pp1_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1637_pp1_iter2_reg(6),
      Q => add_ln47_reg_1637_pp1_iter3_reg(6),
      R => '0'
    );
\add_ln47_reg_1637_pp1_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1637_pp1_iter2_reg(7),
      Q => add_ln47_reg_1637_pp1_iter3_reg(7),
      R => '0'
    );
\add_ln47_reg_1637_pp1_iter3_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1637_pp1_iter2_reg(8),
      Q => add_ln47_reg_1637_pp1_iter3_reg(8),
      R => '0'
    );
\add_ln47_reg_1637_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln47_reg_16370,
      D => select_ln36_11_reg_1601(0),
      Q => add_ln47_reg_1637(0),
      R => '0'
    );
\add_ln47_reg_1637_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln47_reg_16370,
      D => add_ln47_fu_1241_p2(1),
      Q => add_ln47_reg_1637(1),
      R => '0'
    );
\add_ln47_reg_1637_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln47_reg_16370,
      D => add_ln47_fu_1241_p2(2),
      Q => add_ln47_reg_1637(2),
      R => '0'
    );
\add_ln47_reg_1637_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln47_reg_16370,
      D => add_ln47_fu_1241_p2(3),
      Q => add_ln47_reg_1637(3),
      R => '0'
    );
\add_ln47_reg_1637_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln47_reg_16370,
      D => add_ln47_fu_1241_p2(4),
      Q => add_ln47_reg_1637(4),
      R => '0'
    );
\add_ln47_reg_1637_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln47_reg_1637_reg[4]_i_1_n_5\,
      CO(2) => \add_ln47_reg_1637_reg[4]_i_1_n_6\,
      CO(1) => \add_ln47_reg_1637_reg[4]_i_1_n_7\,
      CO(0) => \add_ln47_reg_1637_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => select_ln36_11_reg_1601(3 downto 1),
      O(3 downto 1) => add_ln47_fu_1241_p2(4 downto 2),
      O(0) => \NLW_add_ln47_reg_1637_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3) => select_ln32_10_reg_1581_reg(3),
      S(2) => \add_ln47_reg_1637[4]_i_2_n_5\,
      S(1) => \add_ln47_reg_1637[4]_i_3_n_5\,
      S(0) => \add_ln47_reg_1637[4]_i_4_n_5\
    );
\add_ln47_reg_1637_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln47_reg_16370,
      D => add_ln47_fu_1241_p2(5),
      Q => add_ln47_reg_1637(5),
      R => '0'
    );
\add_ln47_reg_1637_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln47_reg_16370,
      D => add_ln47_fu_1241_p2(6),
      Q => add_ln47_reg_1637(6),
      R => '0'
    );
\add_ln47_reg_1637_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln47_reg_16370,
      D => add_ln47_fu_1241_p2(7),
      Q => add_ln47_reg_1637(7),
      R => '0'
    );
\add_ln47_reg_1637_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln47_reg_16370,
      D => add_ln47_fu_1241_p2(8),
      Q => add_ln47_reg_1637(8),
      R => '0'
    );
\add_ln47_reg_1637_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln47_reg_1637_reg[4]_i_1_n_5\,
      CO(3) => \NLW_add_ln47_reg_1637_reg[8]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \add_ln47_reg_1637_reg[8]_i_2_n_6\,
      CO(1) => \add_ln47_reg_1637_reg[8]_i_2_n_7\,
      CO(0) => \add_ln47_reg_1637_reg[8]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln47_fu_1241_p2(8 downto 5),
      S(3) => '0',
      S(2 downto 0) => select_ln32_10_reg_1581_reg(6 downto 4)
    );
\and_ln32_reg_1586_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => and_ln32_reg_1586,
      Q => and_ln32_reg_1586_pp1_iter1_reg,
      R => '0'
    );
\and_ln32_reg_1586_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => and_ln32_reg_1586_pp1_iter1_reg,
      Q => and_ln32_reg_1586_pp1_iter2_reg,
      R => '0'
    );
\and_ln32_reg_1586_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => and_ln32_reg_1586_pp1_iter2_reg,
      Q => and_ln32_reg_1586_pp1_iter3_reg,
      R => '0'
    );
\and_ln32_reg_1586_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_18,
      D => p_1_in,
      Q => and_ln32_reg_1586,
      R => '0'
    );
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_1_fu_479_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_pointwise_conv2d_fix_1_fu_479_ap_ready,
      I3 => ap_CS_fsm_state2,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_pointwise_conv2d_fix_1_fu_479_ap_start_reg,
      I3 => grp_pointwise_conv2d_fix_1_fu_479_ap_ready,
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => Q(1),
      I1 => grp_pointwise_conv2d_fix_1_fu_479_ap_ready,
      I2 => grp_pointwise_conv2d_fix_1_fu_479_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_5_[0]\,
      O => D(1)
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_1_fu_479_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => ap_CS_fsm_state10,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_1_fu_479_ap_ready,
      I1 => ap_CS_fsm_state2,
      I2 => ap_NS_fsm1,
      I3 => \ap_CS_fsm_reg_n_5_[2]\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_d_0_reg_476_reg_n_5_[0]\,
      I2 => \out_d_0_reg_476_reg_n_5_[3]\,
      I3 => \out_d_0_reg_476_reg_n_5_[1]\,
      I4 => \out_d_0_reg_476_reg_n_5_[2]\,
      O => grp_pointwise_conv2d_fix_1_fu_479_ap_ready
    );
\ap_CS_fsm[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[2]\,
      I1 => i_0_reg_498_reg(4),
      I2 => i_0_reg_498_reg(2),
      I3 => i_0_reg_498_reg(1),
      I4 => i_0_reg_498_reg(3),
      I5 => i_0_reg_498_reg(0),
      O => \ap_CS_fsm[3]_i_1__4_n_5\
    );
\ap_CS_fsm[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => \ap_CS_fsm[4]_i_2_n_5\,
      I2 => ap_CS_fsm_pp1_stage0,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0BBBBBB"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter3,
      I1 => \^output_r_ce0\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_enable_reg_pp1_iter0,
      I4 => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_21,
      O => \ap_CS_fsm[4]_i_2_n_5\
    );
\ap_CS_fsm[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00800080AAAA0080"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_21,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => \^output_r_ce0\,
      I5 => ap_enable_reg_pp1_iter3,
      O => \ap_CS_fsm[5]_i_1__3_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \ap_CS_fsm_reg_n_5_[2]\,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[3]_i_1__4_n_5\,
      Q => ap_CS_fsm_state4,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp1_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[5]_i_1__3_n_5\,
      Q => ap_CS_fsm_state10,
      R => SS(0)
    );
ap_enable_reg_pp1_iter0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => ap_CS_fsm_state4,
      I2 => ap_rst_n,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_21,
      O => ap_enable_reg_pp1_iter0_i_1_n_5
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter0_i_1_n_5,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
ap_enable_reg_pp1_iter1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => ap_rst_n,
      I2 => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_21,
      O => ap_enable_reg_pp1_iter1_i_1_n_5
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter1_i_1_n_5,
      Q => ap_enable_reg_pp1_iter1,
      R => '0'
    );
ap_enable_reg_pp1_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter1,
      Q => ap_enable_reg_pp1_iter2,
      R => SS(0)
    );
ap_enable_reg_pp1_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter2,
      Q => ap_enable_reg_pp1_iter3,
      R => SS(0)
    );
ap_enable_reg_pp1_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter3,
      Q => \^output_r_ce0\,
      R => SS(0)
    );
\buffer_0_reg_553[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(11),
      I1 => ap_CS_fsm_state4,
      O => \buffer_0_reg_553[11]_i_2_n_5\
    );
\buffer_0_reg_553[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(10),
      I1 => ap_CS_fsm_state4,
      O => \buffer_0_reg_553[11]_i_3_n_5\
    );
\buffer_0_reg_553[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(9),
      I1 => ap_CS_fsm_state4,
      O => \buffer_0_reg_553[11]_i_4_n_5\
    );
\buffer_0_reg_553[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(8),
      I1 => ap_CS_fsm_state4,
      O => \buffer_0_reg_553[11]_i_5_n_5\
    );
\buffer_0_reg_553[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(11),
      I1 => buffer_0_reg_553(11),
      I2 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I3 => sext_ln34_reg_1544(11),
      I4 => and_ln32_reg_1586_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_553[11]_i_6_n_5\
    );
\buffer_0_reg_553[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(10),
      I1 => buffer_0_reg_553(10),
      I2 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I3 => sext_ln34_reg_1544(15),
      I4 => and_ln32_reg_1586_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_553[11]_i_7_n_5\
    );
\buffer_0_reg_553[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(9),
      I1 => buffer_0_reg_553(9),
      I2 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I3 => sext_ln34_reg_1544(9),
      I4 => and_ln32_reg_1586_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_553[11]_i_8_n_5\
    );
\buffer_0_reg_553[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(8),
      I1 => buffer_0_reg_553(8),
      I2 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I3 => sext_ln34_reg_1544(8),
      I4 => and_ln32_reg_1586_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_553[11]_i_9_n_5\
    );
\buffer_0_reg_553[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(15),
      I1 => ap_CS_fsm_state4,
      O => \buffer_0_reg_553[15]_i_2_n_5\
    );
\buffer_0_reg_553[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(14),
      I1 => ap_CS_fsm_state4,
      O => \buffer_0_reg_553[15]_i_3_n_5\
    );
\buffer_0_reg_553[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(13),
      I1 => ap_CS_fsm_state4,
      O => \buffer_0_reg_553[15]_i_4_n_5\
    );
\buffer_0_reg_553[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(12),
      I1 => ap_CS_fsm_state4,
      O => \buffer_0_reg_553[15]_i_5_n_5\
    );
\buffer_0_reg_553[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(15),
      I1 => buffer_0_reg_553(15),
      I2 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I3 => sext_ln34_reg_1544(15),
      I4 => and_ln32_reg_1586_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_553[15]_i_6_n_5\
    );
\buffer_0_reg_553[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(14),
      I1 => buffer_0_reg_553(14),
      I2 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I3 => sext_ln34_reg_1544(15),
      I4 => and_ln32_reg_1586_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_553[15]_i_7_n_5\
    );
\buffer_0_reg_553[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(13),
      I1 => buffer_0_reg_553(13),
      I2 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I3 => sext_ln34_reg_1544(15),
      I4 => and_ln32_reg_1586_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_553[15]_i_8_n_5\
    );
\buffer_0_reg_553[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(12),
      I1 => buffer_0_reg_553(12),
      I2 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I3 => sext_ln34_reg_1544(12),
      I4 => and_ln32_reg_1586_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_553[15]_i_9_n_5\
    );
\buffer_0_reg_553[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(17),
      I1 => ap_CS_fsm_state4,
      O => \buffer_0_reg_553[19]_i_2_n_5\
    );
\buffer_0_reg_553[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(16),
      I1 => ap_CS_fsm_state4,
      O => \buffer_0_reg_553[19]_i_3_n_5\
    );
\buffer_0_reg_553[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(18),
      I1 => buffer_0_reg_553(19),
      I2 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I3 => sext_ln34_reg_1544(15),
      I4 => and_ln32_reg_1586_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_553[19]_i_4_n_5\
    );
\buffer_0_reg_553[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(18),
      I1 => buffer_0_reg_553(18),
      I2 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I3 => sext_ln34_reg_1544(15),
      I4 => and_ln32_reg_1586_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_553[19]_i_5_n_5\
    );
\buffer_0_reg_553[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(17),
      I1 => buffer_0_reg_553(17),
      I2 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I3 => sext_ln34_reg_1544(15),
      I4 => and_ln32_reg_1586_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_553[19]_i_6_n_5\
    );
\buffer_0_reg_553[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(16),
      I1 => buffer_0_reg_553(16),
      I2 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I3 => sext_ln34_reg_1544(15),
      I4 => and_ln32_reg_1586_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_553[19]_i_7_n_5\
    );
\buffer_0_reg_553[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => icmp_ln31_reg_1567_pp1_iter3_reg,
      I2 => \^output_r_ce0\,
      O => \buffer_0_reg_553[23]_i_1_n_5\
    );
\buffer_0_reg_553[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(18),
      I1 => ap_CS_fsm_state4,
      O => \buffer_0_reg_553[23]_i_3_n_5\
    );
\buffer_0_reg_553[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(18),
      I1 => buffer_0_reg_553(23),
      I2 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I3 => sext_ln34_reg_1544(15),
      I4 => and_ln32_reg_1586_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_553[23]_i_4_n_5\
    );
\buffer_0_reg_553[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(18),
      I1 => buffer_0_reg_553(22),
      I2 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I3 => sext_ln34_reg_1544(15),
      I4 => and_ln32_reg_1586_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_553[23]_i_5_n_5\
    );
\buffer_0_reg_553[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(18),
      I1 => buffer_0_reg_553(21),
      I2 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I3 => sext_ln34_reg_1544(15),
      I4 => and_ln32_reg_1586_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_553[23]_i_6_n_5\
    );
\buffer_0_reg_553[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(18),
      I1 => buffer_0_reg_553(20),
      I2 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I3 => sext_ln34_reg_1544(15),
      I4 => and_ln32_reg_1586_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_553[23]_i_7_n_5\
    );
\buffer_0_reg_553[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(3),
      I1 => ap_CS_fsm_state4,
      O => \buffer_0_reg_553[3]_i_2_n_5\
    );
\buffer_0_reg_553[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(2),
      I1 => ap_CS_fsm_state4,
      O => \buffer_0_reg_553[3]_i_3_n_5\
    );
\buffer_0_reg_553[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(1),
      I1 => ap_CS_fsm_state4,
      O => \buffer_0_reg_553[3]_i_4_n_5\
    );
\buffer_0_reg_553[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(0),
      I1 => ap_CS_fsm_state4,
      O => \buffer_0_reg_553[3]_i_5_n_5\
    );
\buffer_0_reg_553[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(3),
      I1 => buffer_0_reg_553(3),
      I2 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I3 => sext_ln34_reg_1544(3),
      I4 => and_ln32_reg_1586_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_553[3]_i_6_n_5\
    );
\buffer_0_reg_553[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(2),
      I1 => buffer_0_reg_553(2),
      I2 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I3 => sext_ln34_reg_1544(2),
      I4 => and_ln32_reg_1586_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_553[3]_i_7_n_5\
    );
\buffer_0_reg_553[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(1),
      I1 => buffer_0_reg_553(1),
      I2 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I3 => sext_ln34_reg_1544(1),
      I4 => and_ln32_reg_1586_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_553[3]_i_8_n_5\
    );
\buffer_0_reg_553[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(0),
      I1 => buffer_0_reg_553(0),
      I2 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I3 => sext_ln34_reg_1544(0),
      I4 => and_ln32_reg_1586_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_553[3]_i_9_n_5\
    );
\buffer_0_reg_553[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(7),
      I1 => ap_CS_fsm_state4,
      O => \buffer_0_reg_553[7]_i_2_n_5\
    );
\buffer_0_reg_553[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(6),
      I1 => ap_CS_fsm_state4,
      O => \buffer_0_reg_553[7]_i_3_n_5\
    );
\buffer_0_reg_553[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(5),
      I1 => ap_CS_fsm_state4,
      O => \buffer_0_reg_553[7]_i_4_n_5\
    );
\buffer_0_reg_553[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(4),
      I1 => ap_CS_fsm_state4,
      O => \buffer_0_reg_553[7]_i_5_n_5\
    );
\buffer_0_reg_553[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(7),
      I1 => buffer_0_reg_553(7),
      I2 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I3 => sext_ln34_reg_1544(7),
      I4 => and_ln32_reg_1586_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_553[7]_i_6_n_5\
    );
\buffer_0_reg_553[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(6),
      I1 => buffer_0_reg_553(6),
      I2 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I3 => sext_ln34_reg_1544(6),
      I4 => and_ln32_reg_1586_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_553[7]_i_7_n_5\
    );
\buffer_0_reg_553[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(5),
      I1 => buffer_0_reg_553(5),
      I2 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I3 => sext_ln34_reg_1544(5),
      I4 => and_ln32_reg_1586_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_553[7]_i_8_n_5\
    );
\buffer_0_reg_553[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0055AA56A6"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(4),
      I1 => buffer_0_reg_553(4),
      I2 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I3 => sext_ln34_reg_1544(4),
      I4 => and_ln32_reg_1586_pp1_iter3_reg,
      I5 => ap_CS_fsm_state4,
      O => \buffer_0_reg_553[7]_i_9_n_5\
    );
\buffer_0_reg_553_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_553[23]_i_1_n_5\,
      D => \buffer_0_reg_553_reg[3]_i_1_n_12\,
      Q => buffer_0_reg_553(0),
      R => '0'
    );
\buffer_0_reg_553_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_553[23]_i_1_n_5\,
      D => \buffer_0_reg_553_reg[11]_i_1_n_10\,
      Q => buffer_0_reg_553(10),
      R => '0'
    );
\buffer_0_reg_553_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_553[23]_i_1_n_5\,
      D => \buffer_0_reg_553_reg[11]_i_1_n_9\,
      Q => buffer_0_reg_553(11),
      R => '0'
    );
\buffer_0_reg_553_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_553_reg[7]_i_1_n_5\,
      CO(3) => \buffer_0_reg_553_reg[11]_i_1_n_5\,
      CO(2) => \buffer_0_reg_553_reg[11]_i_1_n_6\,
      CO(1) => \buffer_0_reg_553_reg[11]_i_1_n_7\,
      CO(0) => \buffer_0_reg_553_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_553[11]_i_2_n_5\,
      DI(2) => \buffer_0_reg_553[11]_i_3_n_5\,
      DI(1) => \buffer_0_reg_553[11]_i_4_n_5\,
      DI(0) => \buffer_0_reg_553[11]_i_5_n_5\,
      O(3) => \buffer_0_reg_553_reg[11]_i_1_n_9\,
      O(2) => \buffer_0_reg_553_reg[11]_i_1_n_10\,
      O(1) => \buffer_0_reg_553_reg[11]_i_1_n_11\,
      O(0) => \buffer_0_reg_553_reg[11]_i_1_n_12\,
      S(3) => \buffer_0_reg_553[11]_i_6_n_5\,
      S(2) => \buffer_0_reg_553[11]_i_7_n_5\,
      S(1) => \buffer_0_reg_553[11]_i_8_n_5\,
      S(0) => \buffer_0_reg_553[11]_i_9_n_5\
    );
\buffer_0_reg_553_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_553[23]_i_1_n_5\,
      D => \buffer_0_reg_553_reg[15]_i_1_n_12\,
      Q => buffer_0_reg_553(12),
      R => '0'
    );
\buffer_0_reg_553_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_553[23]_i_1_n_5\,
      D => \buffer_0_reg_553_reg[15]_i_1_n_11\,
      Q => buffer_0_reg_553(13),
      R => '0'
    );
\buffer_0_reg_553_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_553[23]_i_1_n_5\,
      D => \buffer_0_reg_553_reg[15]_i_1_n_10\,
      Q => buffer_0_reg_553(14),
      R => '0'
    );
\buffer_0_reg_553_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_553[23]_i_1_n_5\,
      D => \buffer_0_reg_553_reg[15]_i_1_n_9\,
      Q => buffer_0_reg_553(15),
      R => '0'
    );
\buffer_0_reg_553_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_553_reg[11]_i_1_n_5\,
      CO(3) => \buffer_0_reg_553_reg[15]_i_1_n_5\,
      CO(2) => \buffer_0_reg_553_reg[15]_i_1_n_6\,
      CO(1) => \buffer_0_reg_553_reg[15]_i_1_n_7\,
      CO(0) => \buffer_0_reg_553_reg[15]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_553[15]_i_2_n_5\,
      DI(2) => \buffer_0_reg_553[15]_i_3_n_5\,
      DI(1) => \buffer_0_reg_553[15]_i_4_n_5\,
      DI(0) => \buffer_0_reg_553[15]_i_5_n_5\,
      O(3) => \buffer_0_reg_553_reg[15]_i_1_n_9\,
      O(2) => \buffer_0_reg_553_reg[15]_i_1_n_10\,
      O(1) => \buffer_0_reg_553_reg[15]_i_1_n_11\,
      O(0) => \buffer_0_reg_553_reg[15]_i_1_n_12\,
      S(3) => \buffer_0_reg_553[15]_i_6_n_5\,
      S(2) => \buffer_0_reg_553[15]_i_7_n_5\,
      S(1) => \buffer_0_reg_553[15]_i_8_n_5\,
      S(0) => \buffer_0_reg_553[15]_i_9_n_5\
    );
\buffer_0_reg_553_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_553[23]_i_1_n_5\,
      D => \buffer_0_reg_553_reg[19]_i_1_n_12\,
      Q => buffer_0_reg_553(16),
      R => '0'
    );
\buffer_0_reg_553_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_553[23]_i_1_n_5\,
      D => \buffer_0_reg_553_reg[19]_i_1_n_11\,
      Q => buffer_0_reg_553(17),
      R => '0'
    );
\buffer_0_reg_553_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_553[23]_i_1_n_5\,
      D => \buffer_0_reg_553_reg[19]_i_1_n_10\,
      Q => buffer_0_reg_553(18),
      R => '0'
    );
\buffer_0_reg_553_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_553[23]_i_1_n_5\,
      D => \buffer_0_reg_553_reg[19]_i_1_n_9\,
      Q => buffer_0_reg_553(19),
      R => '0'
    );
\buffer_0_reg_553_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_553_reg[15]_i_1_n_5\,
      CO(3) => \buffer_0_reg_553_reg[19]_i_1_n_5\,
      CO(2) => \buffer_0_reg_553_reg[19]_i_1_n_6\,
      CO(1) => \buffer_0_reg_553_reg[19]_i_1_n_7\,
      CO(0) => \buffer_0_reg_553_reg[19]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_553[23]_i_3_n_5\,
      DI(2) => \buffer_0_reg_553[23]_i_3_n_5\,
      DI(1) => \buffer_0_reg_553[19]_i_2_n_5\,
      DI(0) => \buffer_0_reg_553[19]_i_3_n_5\,
      O(3) => \buffer_0_reg_553_reg[19]_i_1_n_9\,
      O(2) => \buffer_0_reg_553_reg[19]_i_1_n_10\,
      O(1) => \buffer_0_reg_553_reg[19]_i_1_n_11\,
      O(0) => \buffer_0_reg_553_reg[19]_i_1_n_12\,
      S(3) => \buffer_0_reg_553[19]_i_4_n_5\,
      S(2) => \buffer_0_reg_553[19]_i_5_n_5\,
      S(1) => \buffer_0_reg_553[19]_i_6_n_5\,
      S(0) => \buffer_0_reg_553[19]_i_7_n_5\
    );
\buffer_0_reg_553_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_553[23]_i_1_n_5\,
      D => \buffer_0_reg_553_reg[3]_i_1_n_11\,
      Q => buffer_0_reg_553(1),
      R => '0'
    );
\buffer_0_reg_553_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_553[23]_i_1_n_5\,
      D => \buffer_0_reg_553_reg[23]_i_2_n_12\,
      Q => buffer_0_reg_553(20),
      R => '0'
    );
\buffer_0_reg_553_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_553[23]_i_1_n_5\,
      D => \buffer_0_reg_553_reg[23]_i_2_n_11\,
      Q => buffer_0_reg_553(21),
      R => '0'
    );
\buffer_0_reg_553_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_553[23]_i_1_n_5\,
      D => \buffer_0_reg_553_reg[23]_i_2_n_10\,
      Q => buffer_0_reg_553(22),
      R => '0'
    );
\buffer_0_reg_553_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_553[23]_i_1_n_5\,
      D => \buffer_0_reg_553_reg[23]_i_2_n_9\,
      Q => buffer_0_reg_553(23),
      R => '0'
    );
\buffer_0_reg_553_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_553_reg[19]_i_1_n_5\,
      CO(3) => \NLW_buffer_0_reg_553_reg[23]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \buffer_0_reg_553_reg[23]_i_2_n_6\,
      CO(1) => \buffer_0_reg_553_reg[23]_i_2_n_7\,
      CO(0) => \buffer_0_reg_553_reg[23]_i_2_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \buffer_0_reg_553[23]_i_3_n_5\,
      DI(1) => \buffer_0_reg_553[23]_i_3_n_5\,
      DI(0) => \buffer_0_reg_553[23]_i_3_n_5\,
      O(3) => \buffer_0_reg_553_reg[23]_i_2_n_9\,
      O(2) => \buffer_0_reg_553_reg[23]_i_2_n_10\,
      O(1) => \buffer_0_reg_553_reg[23]_i_2_n_11\,
      O(0) => \buffer_0_reg_553_reg[23]_i_2_n_12\,
      S(3) => \buffer_0_reg_553[23]_i_4_n_5\,
      S(2) => \buffer_0_reg_553[23]_i_5_n_5\,
      S(1) => \buffer_0_reg_553[23]_i_6_n_5\,
      S(0) => \buffer_0_reg_553[23]_i_7_n_5\
    );
\buffer_0_reg_553_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_553[23]_i_1_n_5\,
      D => \buffer_0_reg_553_reg[3]_i_1_n_10\,
      Q => buffer_0_reg_553(2),
      R => '0'
    );
\buffer_0_reg_553_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_553[23]_i_1_n_5\,
      D => \buffer_0_reg_553_reg[3]_i_1_n_9\,
      Q => buffer_0_reg_553(3),
      R => '0'
    );
\buffer_0_reg_553_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buffer_0_reg_553_reg[3]_i_1_n_5\,
      CO(2) => \buffer_0_reg_553_reg[3]_i_1_n_6\,
      CO(1) => \buffer_0_reg_553_reg[3]_i_1_n_7\,
      CO(0) => \buffer_0_reg_553_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_553[3]_i_2_n_5\,
      DI(2) => \buffer_0_reg_553[3]_i_3_n_5\,
      DI(1) => \buffer_0_reg_553[3]_i_4_n_5\,
      DI(0) => \buffer_0_reg_553[3]_i_5_n_5\,
      O(3) => \buffer_0_reg_553_reg[3]_i_1_n_9\,
      O(2) => \buffer_0_reg_553_reg[3]_i_1_n_10\,
      O(1) => \buffer_0_reg_553_reg[3]_i_1_n_11\,
      O(0) => \buffer_0_reg_553_reg[3]_i_1_n_12\,
      S(3) => \buffer_0_reg_553[3]_i_6_n_5\,
      S(2) => \buffer_0_reg_553[3]_i_7_n_5\,
      S(1) => \buffer_0_reg_553[3]_i_8_n_5\,
      S(0) => \buffer_0_reg_553[3]_i_9_n_5\
    );
\buffer_0_reg_553_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_553[23]_i_1_n_5\,
      D => \buffer_0_reg_553_reg[7]_i_1_n_12\,
      Q => buffer_0_reg_553(4),
      R => '0'
    );
\buffer_0_reg_553_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_553[23]_i_1_n_5\,
      D => \buffer_0_reg_553_reg[7]_i_1_n_11\,
      Q => buffer_0_reg_553(5),
      R => '0'
    );
\buffer_0_reg_553_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_553[23]_i_1_n_5\,
      D => \buffer_0_reg_553_reg[7]_i_1_n_10\,
      Q => buffer_0_reg_553(6),
      R => '0'
    );
\buffer_0_reg_553_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_553[23]_i_1_n_5\,
      D => \buffer_0_reg_553_reg[7]_i_1_n_9\,
      Q => buffer_0_reg_553(7),
      R => '0'
    );
\buffer_0_reg_553_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_553_reg[3]_i_1_n_5\,
      CO(3) => \buffer_0_reg_553_reg[7]_i_1_n_5\,
      CO(2) => \buffer_0_reg_553_reg[7]_i_1_n_6\,
      CO(1) => \buffer_0_reg_553_reg[7]_i_1_n_7\,
      CO(0) => \buffer_0_reg_553_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_553[7]_i_2_n_5\,
      DI(2) => \buffer_0_reg_553[7]_i_3_n_5\,
      DI(1) => \buffer_0_reg_553[7]_i_4_n_5\,
      DI(0) => \buffer_0_reg_553[7]_i_5_n_5\,
      O(3) => \buffer_0_reg_553_reg[7]_i_1_n_9\,
      O(2) => \buffer_0_reg_553_reg[7]_i_1_n_10\,
      O(1) => \buffer_0_reg_553_reg[7]_i_1_n_11\,
      O(0) => \buffer_0_reg_553_reg[7]_i_1_n_12\,
      S(3) => \buffer_0_reg_553[7]_i_6_n_5\,
      S(2) => \buffer_0_reg_553[7]_i_7_n_5\,
      S(1) => \buffer_0_reg_553[7]_i_8_n_5\,
      S(0) => \buffer_0_reg_553[7]_i_9_n_5\
    );
\buffer_0_reg_553_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_553[23]_i_1_n_5\,
      D => \buffer_0_reg_553_reg[11]_i_1_n_12\,
      Q => buffer_0_reg_553(8),
      R => '0'
    );
\buffer_0_reg_553_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_553[23]_i_1_n_5\,
      D => \buffer_0_reg_553_reg[11]_i_1_n_11\,
      Q => buffer_0_reg_553(9),
      R => '0'
    );
grp_pointwise_conv2d_fix_1_fu_479_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_1_fu_479_ap_ready,
      I1 => Q(0),
      I2 => grp_pointwise_conv2d_fix_1_fu_479_ap_start_reg,
      O => \ap_CS_fsm_reg[14]\
    );
\i_0_reg_498[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_0_reg_498_reg(0),
      O => mux_1_2(15)
    );
\i_0_reg_498[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_0_reg_498_reg(0),
      I1 => i_0_reg_498_reg(1),
      O => \i_0_reg_498[1]_i_1_n_5\
    );
\i_0_reg_498[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_0_reg_498_reg(1),
      I1 => i_0_reg_498_reg(0),
      I2 => i_0_reg_498_reg(2),
      O => i_fu_640_p2(2)
    );
\i_0_reg_498[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_0_reg_498_reg(0),
      I1 => i_0_reg_498_reg(1),
      I2 => i_0_reg_498_reg(2),
      I3 => i_0_reg_498_reg(3),
      O => i_fu_640_p2(3)
    );
\i_0_reg_498[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEF0000"
    )
        port map (
      I0 => \out_d_0_reg_476_reg_n_5_[2]\,
      I1 => \out_d_0_reg_476_reg_n_5_[1]\,
      I2 => \out_d_0_reg_476_reg_n_5_[3]\,
      I3 => \out_d_0_reg_476_reg_n_5_[0]\,
      I4 => ap_CS_fsm_state2,
      I5 => ap_NS_fsm1,
      O => i_0_reg_498
    );
\i_0_reg_498[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00000000"
    )
        port map (
      I0 => i_0_reg_498_reg(0),
      I1 => i_0_reg_498_reg(3),
      I2 => i_0_reg_498_reg(1),
      I3 => i_0_reg_498_reg(2),
      I4 => i_0_reg_498_reg(4),
      I5 => \ap_CS_fsm_reg_n_5_[2]\,
      O => ap_NS_fsm1
    );
\i_0_reg_498[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => i_0_reg_498_reg(2),
      I1 => i_0_reg_498_reg(1),
      I2 => i_0_reg_498_reg(0),
      I3 => i_0_reg_498_reg(3),
      I4 => i_0_reg_498_reg(4),
      O => i_fu_640_p2(4)
    );
\i_0_reg_498_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => mux_1_2(15),
      Q => i_0_reg_498_reg(0),
      R => i_0_reg_498
    );
\i_0_reg_498_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \i_0_reg_498[1]_i_1_n_5\,
      Q => i_0_reg_498_reg(1),
      R => i_0_reg_498
    );
\i_0_reg_498_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_fu_640_p2(2),
      Q => i_0_reg_498_reg(2),
      R => i_0_reg_498
    );
\i_0_reg_498_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_fu_640_p2(3),
      Q => i_0_reg_498_reg(3),
      R => i_0_reg_498
    );
\i_0_reg_498_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_fu_640_p2(4),
      Q => i_0_reg_498_reg(4),
      R => i_0_reg_498
    );
\icmp_ln31_reg_1567_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => \icmp_ln31_reg_1567_reg_n_5_[0]\,
      Q => icmp_ln31_reg_1567_pp1_iter1_reg,
      R => '0'
    );
\icmp_ln31_reg_1567_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln31_reg_1567_pp1_iter1_reg,
      Q => icmp_ln31_reg_1567_pp1_iter2_reg,
      R => '0'
    );
\icmp_ln31_reg_1567_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln31_reg_1567_pp1_iter2_reg,
      Q => icmp_ln31_reg_1567_pp1_iter3_reg,
      R => '0'
    );
\icmp_ln31_reg_1567_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_21,
      Q => \icmp_ln31_reg_1567_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln33_reg_1576_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => icmp_ln33_reg_1576,
      Q => icmp_ln33_reg_1576_pp1_iter1_reg,
      R => '0'
    );
\icmp_ln33_reg_1576_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln33_reg_1576_pp1_iter1_reg,
      Q => icmp_ln33_reg_1576_pp1_iter2_reg,
      R => '0'
    );
\icmp_ln33_reg_1576_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln33_reg_1576_pp1_iter2_reg,
      Q => icmp_ln33_reg_1576_pp1_iter3_reg,
      R => '0'
    );
\icmp_ln33_reg_1576_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_18,
      D => icmp_ln33_fu_1063_p2,
      Q => icmp_ln33_reg_1576,
      R => '0'
    );
\icmp_ln36_4_reg_1633[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => icmp_ln36_4_fu_1236_p2,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => \icmp_ln31_reg_1567_reg_n_5_[0]\,
      I3 => icmp_ln36_4_reg_1633,
      O => \icmp_ln36_4_reg_1633[0]_i_1_n_5\
    );
\icmp_ln36_4_reg_1633[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in_d_reg_1617(4),
      I1 => in_d_reg_1617(2),
      I2 => in_d_reg_1617(1),
      I3 => in_d_reg_1617(3),
      I4 => in_d_reg_1617(0),
      O => icmp_ln36_4_fu_1236_p2
    );
\icmp_ln36_4_reg_1633_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln36_4_reg_1633,
      Q => icmp_ln36_4_reg_1633_pp1_iter2_reg,
      R => '0'
    );
\icmp_ln36_4_reg_1633_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln36_4_reg_1633_pp1_iter2_reg,
      Q => icmp_ln36_4_reg_1633_pp1_iter3_reg,
      R => '0'
    );
\icmp_ln36_4_reg_1633_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln36_4_reg_1633[0]_i_1_n_5\,
      Q => icmp_ln36_4_reg_1633,
      R => '0'
    );
\in_d_0_reg_563_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_d_0_reg_5631,
      D => in_d_reg_1617(0),
      Q => in_d_0_reg_563(0),
      R => ap_CS_fsm_state4
    );
\in_d_0_reg_563_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_d_0_reg_5631,
      D => in_d_reg_1617(1),
      Q => in_d_0_reg_563(1),
      R => ap_CS_fsm_state4
    );
\in_d_0_reg_563_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_d_0_reg_5631,
      D => in_d_reg_1617(2),
      Q => in_d_0_reg_563(2),
      R => ap_CS_fsm_state4
    );
\in_d_0_reg_563_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_d_0_reg_5631,
      D => in_d_reg_1617(3),
      Q => in_d_0_reg_563(3),
      R => ap_CS_fsm_state4
    );
\in_d_0_reg_563_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_d_0_reg_5631,
      D => in_d_reg_1617(4),
      Q => in_d_0_reg_563(4),
      R => ap_CS_fsm_state4
    );
\in_d_reg_1617[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEEFFF"
    )
        port map (
      I0 => icmp_ln33_fu_1063_p2,
      I1 => p_1_in,
      I2 => in_d_reg_1617(0),
      I3 => in_d_0_reg_5631,
      I4 => in_d_0_reg_563(0),
      O => in_d_fu_1199_p2(0)
    );
\in_d_reg_1617[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"050A0303050A0C0C"
    )
        port map (
      I0 => in_d_reg_1617(0),
      I1 => in_d_0_reg_563(0),
      I2 => p_0_in0_out,
      I3 => in_d_reg_1617(1),
      I4 => in_d_0_reg_5631,
      I5 => in_d_0_reg_563(1),
      O => in_d_fu_1199_p2(1)
    );
\in_d_reg_1617[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAA9A9A9AAAAAA"
    )
        port map (
      I0 => \in_d_reg_1617[3]_i_2_n_5\,
      I1 => icmp_ln33_fu_1063_p2,
      I2 => p_1_in,
      I3 => in_d_reg_1617(2),
      I4 => in_d_0_reg_5631,
      I5 => in_d_0_reg_563(2),
      O => in_d_fu_1199_p2(2)
    );
\in_d_reg_1617[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000057F70000A808"
    )
        port map (
      I0 => \in_d_reg_1617[3]_i_2_n_5\,
      I1 => in_d_0_reg_563(2),
      I2 => in_d_0_reg_5631,
      I3 => in_d_reg_1617(2),
      I4 => p_0_in0_out,
      I5 => ap_phi_mux_in_d_0_phi_fu_567_p4(3),
      O => in_d_fu_1199_p2(3)
    );
\in_d_reg_1617[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A000C0C0A000000"
    )
        port map (
      I0 => in_d_reg_1617(1),
      I1 => in_d_0_reg_563(1),
      I2 => p_0_in0_out,
      I3 => in_d_reg_1617(0),
      I4 => in_d_0_reg_5631,
      I5 => in_d_0_reg_563(0),
      O => \in_d_reg_1617[3]_i_2_n_5\
    );
\in_d_reg_1617[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => icmp_ln33_fu_1063_p2,
      I1 => p_1_in,
      O => p_0_in0_out
    );
\in_d_reg_1617[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1444444444444440"
    )
        port map (
      I0 => icmp_ln33_fu_1063_p2,
      I1 => ap_phi_mux_in_d_0_phi_fu_567_p4(4),
      I2 => ap_phi_mux_in_d_0_phi_fu_567_p4(2),
      I3 => ap_phi_mux_in_d_0_phi_fu_567_p4(1),
      I4 => ap_phi_mux_in_d_0_phi_fu_567_p4(3),
      I5 => ap_phi_mux_in_d_0_phi_fu_567_p4(0),
      O => in_d_fu_1199_p2(4)
    );
\in_d_reg_1617_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5090,
      D => in_d_fu_1199_p2(0),
      Q => in_d_reg_1617(0),
      R => '0'
    );
\in_d_reg_1617_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5090,
      D => in_d_fu_1199_p2(1),
      Q => in_d_reg_1617(1),
      R => '0'
    );
\in_d_reg_1617_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5090,
      D => in_d_fu_1199_p2(2),
      Q => in_d_reg_1617(2),
      R => '0'
    );
\in_d_reg_1617_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5090,
      D => in_d_fu_1199_p2(3),
      Q => in_d_reg_1617(3),
      R => '0'
    );
\in_d_reg_1617_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5090,
      D => in_d_fu_1199_p2(4),
      Q => in_d_reg_1617(4),
      R => '0'
    );
\indvar_flatten18_reg_509[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten18_reg_509_reg(0),
      O => \indvar_flatten18_reg_509[0]_i_2_n_5\
    );
\indvar_flatten18_reg_509_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5090,
      D => \indvar_flatten18_reg_509_reg[0]_i_1_n_12\,
      Q => indvar_flatten18_reg_509_reg(0),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_509_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_flatten18_reg_509_reg[0]_i_1_n_5\,
      CO(2) => \indvar_flatten18_reg_509_reg[0]_i_1_n_6\,
      CO(1) => \indvar_flatten18_reg_509_reg[0]_i_1_n_7\,
      CO(0) => \indvar_flatten18_reg_509_reg[0]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \indvar_flatten18_reg_509_reg[0]_i_1_n_9\,
      O(2) => \indvar_flatten18_reg_509_reg[0]_i_1_n_10\,
      O(1) => \indvar_flatten18_reg_509_reg[0]_i_1_n_11\,
      O(0) => \indvar_flatten18_reg_509_reg[0]_i_1_n_12\,
      S(3 downto 1) => indvar_flatten18_reg_509_reg(3 downto 1),
      S(0) => \indvar_flatten18_reg_509[0]_i_2_n_5\
    );
\indvar_flatten18_reg_509_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5090,
      D => \indvar_flatten18_reg_509_reg[8]_i_1_n_10\,
      Q => indvar_flatten18_reg_509_reg(10),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_509_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5090,
      D => \indvar_flatten18_reg_509_reg[8]_i_1_n_9\,
      Q => indvar_flatten18_reg_509_reg(11),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_509_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5090,
      D => \indvar_flatten18_reg_509_reg[0]_i_1_n_11\,
      Q => indvar_flatten18_reg_509_reg(1),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_509_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5090,
      D => \indvar_flatten18_reg_509_reg[0]_i_1_n_10\,
      Q => indvar_flatten18_reg_509_reg(2),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_509_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5090,
      D => \indvar_flatten18_reg_509_reg[0]_i_1_n_9\,
      Q => indvar_flatten18_reg_509_reg(3),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_509_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5090,
      D => \indvar_flatten18_reg_509_reg[4]_i_1_n_12\,
      Q => indvar_flatten18_reg_509_reg(4),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_509_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten18_reg_509_reg[0]_i_1_n_5\,
      CO(3) => \indvar_flatten18_reg_509_reg[4]_i_1_n_5\,
      CO(2) => \indvar_flatten18_reg_509_reg[4]_i_1_n_6\,
      CO(1) => \indvar_flatten18_reg_509_reg[4]_i_1_n_7\,
      CO(0) => \indvar_flatten18_reg_509_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten18_reg_509_reg[4]_i_1_n_9\,
      O(2) => \indvar_flatten18_reg_509_reg[4]_i_1_n_10\,
      O(1) => \indvar_flatten18_reg_509_reg[4]_i_1_n_11\,
      O(0) => \indvar_flatten18_reg_509_reg[4]_i_1_n_12\,
      S(3 downto 0) => indvar_flatten18_reg_509_reg(7 downto 4)
    );
\indvar_flatten18_reg_509_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5090,
      D => \indvar_flatten18_reg_509_reg[4]_i_1_n_11\,
      Q => indvar_flatten18_reg_509_reg(5),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_509_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5090,
      D => \indvar_flatten18_reg_509_reg[4]_i_1_n_10\,
      Q => indvar_flatten18_reg_509_reg(6),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_509_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5090,
      D => \indvar_flatten18_reg_509_reg[4]_i_1_n_9\,
      Q => indvar_flatten18_reg_509_reg(7),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_509_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5090,
      D => \indvar_flatten18_reg_509_reg[8]_i_1_n_12\,
      Q => indvar_flatten18_reg_509_reg(8),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_509_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten18_reg_509_reg[4]_i_1_n_5\,
      CO(3) => \NLW_indvar_flatten18_reg_509_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \indvar_flatten18_reg_509_reg[8]_i_1_n_6\,
      CO(1) => \indvar_flatten18_reg_509_reg[8]_i_1_n_7\,
      CO(0) => \indvar_flatten18_reg_509_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten18_reg_509_reg[8]_i_1_n_9\,
      O(2) => \indvar_flatten18_reg_509_reg[8]_i_1_n_10\,
      O(1) => \indvar_flatten18_reg_509_reg[8]_i_1_n_11\,
      O(0) => \indvar_flatten18_reg_509_reg[8]_i_1_n_12\,
      S(3 downto 0) => indvar_flatten18_reg_509_reg(11 downto 8)
    );
\indvar_flatten18_reg_509_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5090,
      D => \indvar_flatten18_reg_509_reg[8]_i_1_n_11\,
      Q => indvar_flatten18_reg_509_reg(9),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_531[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => icmp_ln33_fu_1063_p2,
      I1 => indvar_flatten_reg_531_reg(0),
      O => \indvar_flatten_reg_531[0]_i_1_n_5\
    );
\indvar_flatten_reg_531[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => indvar_flatten_reg_531_reg(1),
      I1 => indvar_flatten_reg_531_reg(0),
      I2 => icmp_ln33_fu_1063_p2,
      O => \indvar_flatten_reg_531[1]_i_1_n_5\
    );
\indvar_flatten_reg_531[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => indvar_flatten_reg_531_reg(2),
      I1 => indvar_flatten_reg_531_reg(1),
      I2 => indvar_flatten_reg_531_reg(0),
      I3 => icmp_ln33_fu_1063_p2,
      O => \indvar_flatten_reg_531[2]_i_1_n_5\
    );
\indvar_flatten_reg_531[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => indvar_flatten_reg_531_reg(3),
      I1 => indvar_flatten_reg_531_reg(2),
      I2 => indvar_flatten_reg_531_reg(0),
      I3 => indvar_flatten_reg_531_reg(1),
      I4 => icmp_ln33_fu_1063_p2,
      O => \indvar_flatten_reg_531[3]_i_1_n_5\
    );
\indvar_flatten_reg_531[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAAAAAA"
    )
        port map (
      I0 => indvar_flatten_reg_531_reg(4),
      I1 => indvar_flatten_reg_531_reg(3),
      I2 => indvar_flatten_reg_531_reg(1),
      I3 => indvar_flatten_reg_531_reg(0),
      I4 => indvar_flatten_reg_531_reg(2),
      I5 => icmp_ln33_fu_1063_p2,
      O => \indvar_flatten_reg_531[4]_i_1_n_5\
    );
\indvar_flatten_reg_531[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => indvar_flatten_reg_531_reg(5),
      I1 => \indvar_flatten_reg_531[5]_i_2_n_5\,
      I2 => icmp_ln33_fu_1063_p2,
      O => \indvar_flatten_reg_531[5]_i_1_n_5\
    );
\indvar_flatten_reg_531[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => indvar_flatten_reg_531_reg(4),
      I1 => indvar_flatten_reg_531_reg(2),
      I2 => indvar_flatten_reg_531_reg(0),
      I3 => indvar_flatten_reg_531_reg(1),
      I4 => indvar_flatten_reg_531_reg(3),
      O => \indvar_flatten_reg_531[5]_i_2_n_5\
    );
\indvar_flatten_reg_531[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => indvar_flatten_reg_531_reg(6),
      I1 => \indvar_flatten_reg_531[8]_i_2_n_5\,
      I2 => icmp_ln33_fu_1063_p2,
      O => \indvar_flatten_reg_531[6]_i_1_n_5\
    );
\indvar_flatten_reg_531[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => indvar_flatten_reg_531_reg(7),
      I1 => indvar_flatten_reg_531_reg(6),
      I2 => \indvar_flatten_reg_531[8]_i_2_n_5\,
      I3 => icmp_ln33_fu_1063_p2,
      O => \indvar_flatten_reg_531[7]_i_1_n_5\
    );
\indvar_flatten_reg_531[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => indvar_flatten_reg_531_reg(8),
      I1 => indvar_flatten_reg_531_reg(7),
      I2 => \indvar_flatten_reg_531[8]_i_2_n_5\,
      I3 => indvar_flatten_reg_531_reg(6),
      I4 => icmp_ln33_fu_1063_p2,
      O => \indvar_flatten_reg_531[8]_i_1_n_5\
    );
\indvar_flatten_reg_531[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => indvar_flatten_reg_531_reg(5),
      I1 => indvar_flatten_reg_531_reg(3),
      I2 => indvar_flatten_reg_531_reg(1),
      I3 => indvar_flatten_reg_531_reg(0),
      I4 => indvar_flatten_reg_531_reg(2),
      I5 => indvar_flatten_reg_531_reg(4),
      O => \indvar_flatten_reg_531[8]_i_2_n_5\
    );
\indvar_flatten_reg_531_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5090,
      D => \indvar_flatten_reg_531[0]_i_1_n_5\,
      Q => indvar_flatten_reg_531_reg(0),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_531_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5090,
      D => \indvar_flatten_reg_531[1]_i_1_n_5\,
      Q => indvar_flatten_reg_531_reg(1),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_531_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5090,
      D => \indvar_flatten_reg_531[2]_i_1_n_5\,
      Q => indvar_flatten_reg_531_reg(2),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_531_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5090,
      D => \indvar_flatten_reg_531[3]_i_1_n_5\,
      Q => indvar_flatten_reg_531_reg(3),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_531_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5090,
      D => \indvar_flatten_reg_531[4]_i_1_n_5\,
      Q => indvar_flatten_reg_531_reg(4),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_531_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5090,
      D => \indvar_flatten_reg_531[5]_i_1_n_5\,
      Q => indvar_flatten_reg_531_reg(5),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_531_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5090,
      D => \indvar_flatten_reg_531[6]_i_1_n_5\,
      Q => indvar_flatten_reg_531_reg(6),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_531_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5090,
      D => \indvar_flatten_reg_531[7]_i_1_n_5\,
      Q => indvar_flatten_reg_531_reg(7),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_531_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5090,
      D => \indvar_flatten_reg_531[8]_i_1_n_5\,
      Q => indvar_flatten_reg_531_reg(8),
      R => ap_CS_fsm_state4
    );
\kernel_buffer_15_016_fu_446[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B722F6DB251BF408"
    )
        port map (
      I0 => tmp_5_fu_655_p129(5),
      I1 => tmp_5_fu_655_p129(4),
      I2 => i_0_reg_498_reg(2),
      I3 => i_0_reg_498_reg(3),
      I4 => i_0_reg_498_reg(0),
      I5 => i_0_reg_498_reg(1),
      O => mux_6_0(0)
    );
\kernel_buffer_15_016_fu_446[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9ADDAABB0E5F0704"
    )
        port map (
      I0 => tmp_5_fu_655_p129(5),
      I1 => tmp_5_fu_655_p129(4),
      I2 => i_0_reg_498_reg(2),
      I3 => i_0_reg_498_reg(3),
      I4 => i_0_reg_498_reg(0),
      I5 => i_0_reg_498_reg(1),
      O => mux_6_1(0)
    );
\kernel_buffer_15_016_fu_446[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"717F5C6A505DB8B3"
    )
        port map (
      I0 => tmp_5_fu_655_p129(5),
      I1 => tmp_5_fu_655_p129(4),
      I2 => i_0_reg_498_reg(3),
      I3 => i_0_reg_498_reg(2),
      I4 => i_0_reg_498_reg(0),
      I5 => i_0_reg_498_reg(1),
      O => mux_6_0(10)
    );
\kernel_buffer_15_016_fu_446[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"94D2BBD9E355C0AF"
    )
        port map (
      I0 => tmp_5_fu_655_p129(5),
      I1 => tmp_5_fu_655_p129(4),
      I2 => i_0_reg_498_reg(3),
      I3 => i_0_reg_498_reg(2),
      I4 => i_0_reg_498_reg(1),
      I5 => i_0_reg_498_reg(0),
      O => mux_6_1(10)
    );
\kernel_buffer_15_016_fu_446[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D68A7AFEE0ECA01F"
    )
        port map (
      I0 => tmp_5_fu_655_p129(5),
      I1 => tmp_5_fu_655_p129(4),
      I2 => i_0_reg_498_reg(3),
      I3 => i_0_reg_498_reg(0),
      I4 => i_0_reg_498_reg(1),
      I5 => i_0_reg_498_reg(2),
      O => mux_6_0(11)
    );
\kernel_buffer_15_016_fu_446[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3D0DA59EF5E330E"
    )
        port map (
      I0 => tmp_5_fu_655_p129(5),
      I1 => tmp_5_fu_655_p129(4),
      I2 => i_0_reg_498_reg(3),
      I3 => i_0_reg_498_reg(2),
      I4 => i_0_reg_498_reg(0),
      I5 => i_0_reg_498_reg(1),
      O => mux_6_1(11)
    );
\kernel_buffer_15_016_fu_446[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1797C5E8F708BFF7"
    )
        port map (
      I0 => tmp_5_fu_655_p129(5),
      I1 => i_0_reg_498_reg(2),
      I2 => tmp_5_fu_655_p129(4),
      I3 => i_0_reg_498_reg(3),
      I4 => i_0_reg_498_reg(0),
      I5 => i_0_reg_498_reg(1),
      O => mux_6_0(12)
    );
\kernel_buffer_15_016_fu_446[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F04F4670A052E95F"
    )
        port map (
      I0 => tmp_5_fu_655_p129(5),
      I1 => tmp_5_fu_655_p129(4),
      I2 => i_0_reg_498_reg(3),
      I3 => i_0_reg_498_reg(1),
      I4 => i_0_reg_498_reg(2),
      I5 => i_0_reg_498_reg(0),
      O => mux_6_1(12)
    );
\kernel_buffer_15_016_fu_446[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1970DDBCD2E0F5FC"
    )
        port map (
      I0 => tmp_5_fu_655_p129(5),
      I1 => tmp_5_fu_655_p129(4),
      I2 => i_0_reg_498_reg(3),
      I3 => i_0_reg_498_reg(2),
      I4 => i_0_reg_498_reg(0),
      I5 => i_0_reg_498_reg(1),
      O => mux_6_0(13)
    );
\kernel_buffer_15_016_fu_446[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F04B4E502112D1DF"
    )
        port map (
      I0 => tmp_5_fu_655_p129(5),
      I1 => tmp_5_fu_655_p129(4),
      I2 => i_0_reg_498_reg(3),
      I3 => i_0_reg_498_reg(1),
      I4 => i_0_reg_498_reg(2),
      I5 => i_0_reg_498_reg(0),
      O => mux_6_1(13)
    );
\kernel_buffer_15_016_fu_446[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"79AC28759F6D4B6F"
    )
        port map (
      I0 => tmp_5_fu_655_p129(5),
      I1 => tmp_5_fu_655_p129(4),
      I2 => i_0_reg_498_reg(3),
      I3 => i_0_reg_498_reg(2),
      I4 => i_0_reg_498_reg(1),
      I5 => i_0_reg_498_reg(0),
      O => mux_6_0(1)
    );
\kernel_buffer_15_016_fu_446[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFFEA3C8AFB9FBD"
    )
        port map (
      I0 => tmp_5_fu_655_p129(5),
      I1 => tmp_5_fu_655_p129(4),
      I2 => i_0_reg_498_reg(3),
      I3 => i_0_reg_498_reg(0),
      I4 => i_0_reg_498_reg(2),
      I5 => i_0_reg_498_reg(1),
      O => mux_6_1(1)
    );
\kernel_buffer_15_016_fu_446[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0017F6BDC510F415"
    )
        port map (
      I0 => tmp_5_fu_655_p129(5),
      I1 => tmp_5_fu_655_p129(4),
      I2 => i_0_reg_498_reg(3),
      I3 => i_0_reg_498_reg(2),
      I4 => i_0_reg_498_reg(1),
      I5 => i_0_reg_498_reg(0),
      O => mux_6_0(2)
    );
\kernel_buffer_15_016_fu_446[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E79686DE1D796DC"
    )
        port map (
      I0 => tmp_5_fu_655_p129(5),
      I1 => tmp_5_fu_655_p129(4),
      I2 => i_0_reg_498_reg(3),
      I3 => i_0_reg_498_reg(2),
      I4 => i_0_reg_498_reg(0),
      I5 => i_0_reg_498_reg(1),
      O => mux_6_1(2)
    );
\kernel_buffer_15_016_fu_446[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[2]\,
      I1 => i_0_reg_498_reg(1),
      I2 => i_0_reg_498_reg(2),
      I3 => i_0_reg_498_reg(3),
      I4 => i_0_reg_498_reg(0),
      O => kernel_buffer_15_016_fu_4460
    );
\kernel_buffer_15_016_fu_446[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"19D2DCFD70F0BCFE"
    )
        port map (
      I0 => tmp_5_fu_655_p129(5),
      I1 => tmp_5_fu_655_p129(4),
      I2 => i_0_reg_498_reg(3),
      I3 => i_0_reg_498_reg(1),
      I4 => i_0_reg_498_reg(0),
      I5 => i_0_reg_498_reg(2),
      O => mux_6_0(15)
    );
\kernel_buffer_15_016_fu_446[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F04B4650A152D1DF"
    )
        port map (
      I0 => tmp_5_fu_655_p129(5),
      I1 => tmp_5_fu_655_p129(4),
      I2 => i_0_reg_498_reg(3),
      I3 => i_0_reg_498_reg(1),
      I4 => i_0_reg_498_reg(2),
      I5 => i_0_reg_498_reg(0),
      O => mux_6_1(15)
    );
\kernel_buffer_15_016_fu_446[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln_reg_1551(4),
      I1 => i_0_reg_498_reg(4),
      O => \kernel_buffer_15_016_fu_446[31]_i_6_n_5\
    );
\kernel_buffer_15_016_fu_446[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln_reg_1551(4),
      I1 => i_0_reg_498_reg(4),
      O => tmp_5_fu_655_p129(4)
    );
\kernel_buffer_15_016_fu_446[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"315697F176748282"
    )
        port map (
      I0 => tmp_5_fu_655_p129(5),
      I1 => tmp_5_fu_655_p129(4),
      I2 => i_0_reg_498_reg(2),
      I3 => i_0_reg_498_reg(0),
      I4 => i_0_reg_498_reg(3),
      I5 => i_0_reg_498_reg(1),
      O => mux_6_0(3)
    );
\kernel_buffer_15_016_fu_446[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A8E2235BC9B39DE"
    )
        port map (
      I0 => tmp_5_fu_655_p129(5),
      I1 => tmp_5_fu_655_p129(4),
      I2 => i_0_reg_498_reg(3),
      I3 => i_0_reg_498_reg(2),
      I4 => i_0_reg_498_reg(0),
      I5 => i_0_reg_498_reg(1),
      O => mux_6_1(3)
    );
\kernel_buffer_15_016_fu_446[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF083C811A5136AE"
    )
        port map (
      I0 => tmp_5_fu_655_p129(5),
      I1 => tmp_5_fu_655_p129(4),
      I2 => i_0_reg_498_reg(3),
      I3 => i_0_reg_498_reg(2),
      I4 => i_0_reg_498_reg(0),
      I5 => i_0_reg_498_reg(1),
      O => mux_6_0(4)
    );
\kernel_buffer_15_016_fu_446[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E96BB91F665106BC"
    )
        port map (
      I0 => tmp_5_fu_655_p129(5),
      I1 => tmp_5_fu_655_p129(4),
      I2 => i_0_reg_498_reg(3),
      I3 => i_0_reg_498_reg(2),
      I4 => i_0_reg_498_reg(0),
      I5 => i_0_reg_498_reg(1),
      O => mux_6_1(4)
    );
\kernel_buffer_15_016_fu_446[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"774979FEFCD757ED"
    )
        port map (
      I0 => tmp_5_fu_655_p129(5),
      I1 => tmp_5_fu_655_p129(4),
      I2 => i_0_reg_498_reg(3),
      I3 => i_0_reg_498_reg(2),
      I4 => i_0_reg_498_reg(1),
      I5 => i_0_reg_498_reg(0),
      O => mux_6_0(5)
    );
\kernel_buffer_15_016_fu_446[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDE8A2646B7ABA3B"
    )
        port map (
      I0 => tmp_5_fu_655_p129(5),
      I1 => tmp_5_fu_655_p129(4),
      I2 => i_0_reg_498_reg(3),
      I3 => i_0_reg_498_reg(2),
      I4 => i_0_reg_498_reg(1),
      I5 => i_0_reg_498_reg(0),
      O => mux_6_1(5)
    );
\kernel_buffer_15_016_fu_446[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"148D2EAE1CADBDED"
    )
        port map (
      I0 => tmp_5_fu_655_p129(5),
      I1 => tmp_5_fu_655_p129(4),
      I2 => i_0_reg_498_reg(3),
      I3 => i_0_reg_498_reg(0),
      I4 => i_0_reg_498_reg(2),
      I5 => i_0_reg_498_reg(1),
      O => mux_6_0(6)
    );
\kernel_buffer_15_016_fu_446[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1033B7CA5CF3B659"
    )
        port map (
      I0 => tmp_5_fu_655_p129(5),
      I1 => tmp_5_fu_655_p129(4),
      I2 => i_0_reg_498_reg(0),
      I3 => i_0_reg_498_reg(3),
      I4 => i_0_reg_498_reg(1),
      I5 => i_0_reg_498_reg(2),
      O => mux_6_1(6)
    );
\kernel_buffer_15_016_fu_446[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B93526364A1BBB7F"
    )
        port map (
      I0 => tmp_5_fu_655_p129(5),
      I1 => tmp_5_fu_655_p129(4),
      I2 => i_0_reg_498_reg(3),
      I3 => i_0_reg_498_reg(2),
      I4 => i_0_reg_498_reg(0),
      I5 => i_0_reg_498_reg(1),
      O => mux_6_0(7)
    );
\kernel_buffer_15_016_fu_446[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18BF0F92D7909C8D"
    )
        port map (
      I0 => tmp_5_fu_655_p129(5),
      I1 => tmp_5_fu_655_p129(4),
      I2 => i_0_reg_498_reg(3),
      I3 => i_0_reg_498_reg(2),
      I4 => i_0_reg_498_reg(0),
      I5 => i_0_reg_498_reg(1),
      O => mux_6_1(7)
    );
\kernel_buffer_15_016_fu_446[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9B04FB3C0736EAB8"
    )
        port map (
      I0 => tmp_5_fu_655_p129(5),
      I1 => tmp_5_fu_655_p129(4),
      I2 => i_0_reg_498_reg(3),
      I3 => i_0_reg_498_reg(2),
      I4 => i_0_reg_498_reg(1),
      I5 => i_0_reg_498_reg(0),
      O => mux_6_0(8)
    );
\kernel_buffer_15_016_fu_446[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"46CF236273D1FBFF"
    )
        port map (
      I0 => tmp_5_fu_655_p129(5),
      I1 => tmp_5_fu_655_p129(4),
      I2 => i_0_reg_498_reg(3),
      I3 => i_0_reg_498_reg(2),
      I4 => i_0_reg_498_reg(1),
      I5 => i_0_reg_498_reg(0),
      O => mux_6_1(8)
    );
\kernel_buffer_15_016_fu_446[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DBCA0A134D5508FF"
    )
        port map (
      I0 => tmp_5_fu_655_p129(5),
      I1 => tmp_5_fu_655_p129(4),
      I2 => i_0_reg_498_reg(2),
      I3 => i_0_reg_498_reg(3),
      I4 => i_0_reg_498_reg(1),
      I5 => i_0_reg_498_reg(0),
      O => mux_6_0(9)
    );
\kernel_buffer_15_016_fu_446[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A7F8477E78895EB6"
    )
        port map (
      I0 => tmp_5_fu_655_p129(5),
      I1 => tmp_5_fu_655_p129(4),
      I2 => i_0_reg_498_reg(3),
      I3 => i_0_reg_498_reg(2),
      I4 => i_0_reg_498_reg(0),
      I5 => i_0_reg_498_reg(1),
      O => mux_6_1(9)
    );
\kernel_buffer_15_016_fu_446_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4460,
      D => tmp_5_fu_655_p130(0),
      Q => kernel_buffer_15_016_fu_446(0),
      R => '0'
    );
\kernel_buffer_15_016_fu_446_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(0),
      I1 => mux_6_1(0),
      O => tmp_5_fu_655_p130(0),
      S => tmp_5_fu_655_p129(6)
    );
\kernel_buffer_15_016_fu_446_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4460,
      D => tmp_5_fu_655_p130(10),
      Q => kernel_buffer_15_016_fu_446(10),
      R => '0'
    );
\kernel_buffer_15_016_fu_446_reg[10]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(10),
      I1 => mux_6_1(10),
      O => tmp_5_fu_655_p130(10),
      S => tmp_5_fu_655_p129(6)
    );
\kernel_buffer_15_016_fu_446_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4460,
      D => tmp_5_fu_655_p130(11),
      Q => kernel_buffer_15_016_fu_446(11),
      R => '0'
    );
\kernel_buffer_15_016_fu_446_reg[11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(11),
      I1 => mux_6_1(11),
      O => tmp_5_fu_655_p130(11),
      S => tmp_5_fu_655_p129(6)
    );
\kernel_buffer_15_016_fu_446_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4460,
      D => tmp_5_fu_655_p130(12),
      Q => kernel_buffer_15_016_fu_446(12),
      R => '0'
    );
\kernel_buffer_15_016_fu_446_reg[12]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(12),
      I1 => mux_6_1(12),
      O => tmp_5_fu_655_p130(12),
      S => tmp_5_fu_655_p129(6)
    );
\kernel_buffer_15_016_fu_446_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4460,
      D => tmp_5_fu_655_p130(13),
      Q => kernel_buffer_15_016_fu_446(13),
      R => '0'
    );
\kernel_buffer_15_016_fu_446_reg[13]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(13),
      I1 => mux_6_1(13),
      O => tmp_5_fu_655_p130(13),
      S => tmp_5_fu_655_p129(6)
    );
\kernel_buffer_15_016_fu_446_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4460,
      D => tmp_5_fu_655_p130(1),
      Q => kernel_buffer_15_016_fu_446(1),
      R => '0'
    );
\kernel_buffer_15_016_fu_446_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(1),
      I1 => mux_6_1(1),
      O => tmp_5_fu_655_p130(1),
      S => tmp_5_fu_655_p129(6)
    );
\kernel_buffer_15_016_fu_446_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4460,
      D => tmp_5_fu_655_p130(2),
      Q => kernel_buffer_15_016_fu_446(2),
      R => '0'
    );
\kernel_buffer_15_016_fu_446_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(2),
      I1 => mux_6_1(2),
      O => tmp_5_fu_655_p130(2),
      S => tmp_5_fu_655_p129(6)
    );
\kernel_buffer_15_016_fu_446_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4460,
      D => tmp_5_fu_655_p130(15),
      Q => kernel_buffer_15_016_fu_446(31),
      R => '0'
    );
\kernel_buffer_15_016_fu_446_reg[31]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(15),
      I1 => mux_6_1(15),
      O => tmp_5_fu_655_p130(15),
      S => tmp_5_fu_655_p129(6)
    );
\kernel_buffer_15_016_fu_446_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_kernel_buffer_15_016_fu_446_reg[31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \kernel_buffer_15_016_fu_446_reg[31]_i_3_n_7\,
      CO(0) => \kernel_buffer_15_016_fu_446_reg[31]_i_3_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => shl_ln_reg_1551(4),
      O(3) => \NLW_kernel_buffer_15_016_fu_446_reg[31]_i_3_O_UNCONNECTED\(3),
      O(2 downto 1) => tmp_5_fu_655_p129(6 downto 5),
      O(0) => \NLW_kernel_buffer_15_016_fu_446_reg[31]_i_3_O_UNCONNECTED\(0),
      S(3) => '0',
      S(2 downto 1) => shl_ln_reg_1551(6 downto 5),
      S(0) => \kernel_buffer_15_016_fu_446[31]_i_6_n_5\
    );
\kernel_buffer_15_016_fu_446_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4460,
      D => tmp_5_fu_655_p130(3),
      Q => kernel_buffer_15_016_fu_446(3),
      R => '0'
    );
\kernel_buffer_15_016_fu_446_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(3),
      I1 => mux_6_1(3),
      O => tmp_5_fu_655_p130(3),
      S => tmp_5_fu_655_p129(6)
    );
\kernel_buffer_15_016_fu_446_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4460,
      D => tmp_5_fu_655_p130(4),
      Q => kernel_buffer_15_016_fu_446(4),
      R => '0'
    );
\kernel_buffer_15_016_fu_446_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(4),
      I1 => mux_6_1(4),
      O => tmp_5_fu_655_p130(4),
      S => tmp_5_fu_655_p129(6)
    );
\kernel_buffer_15_016_fu_446_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4460,
      D => tmp_5_fu_655_p130(5),
      Q => kernel_buffer_15_016_fu_446(5),
      R => '0'
    );
\kernel_buffer_15_016_fu_446_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(5),
      I1 => mux_6_1(5),
      O => tmp_5_fu_655_p130(5),
      S => tmp_5_fu_655_p129(6)
    );
\kernel_buffer_15_016_fu_446_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4460,
      D => tmp_5_fu_655_p130(6),
      Q => kernel_buffer_15_016_fu_446(6),
      R => '0'
    );
\kernel_buffer_15_016_fu_446_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(6),
      I1 => mux_6_1(6),
      O => tmp_5_fu_655_p130(6),
      S => tmp_5_fu_655_p129(6)
    );
\kernel_buffer_15_016_fu_446_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4460,
      D => tmp_5_fu_655_p130(7),
      Q => kernel_buffer_15_016_fu_446(7),
      R => '0'
    );
\kernel_buffer_15_016_fu_446_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(7),
      I1 => mux_6_1(7),
      O => tmp_5_fu_655_p130(7),
      S => tmp_5_fu_655_p129(6)
    );
\kernel_buffer_15_016_fu_446_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4460,
      D => tmp_5_fu_655_p130(8),
      Q => kernel_buffer_15_016_fu_446(8),
      R => '0'
    );
\kernel_buffer_15_016_fu_446_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(8),
      I1 => mux_6_1(8),
      O => tmp_5_fu_655_p130(8),
      S => tmp_5_fu_655_p129(6)
    );
\kernel_buffer_15_016_fu_446_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4460,
      D => tmp_5_fu_655_p130(9),
      Q => kernel_buffer_15_016_fu_446(9),
      R => '0'
    );
\kernel_buffer_15_016_fu_446_reg[9]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(9),
      I1 => mux_6_1(9),
      O => tmp_5_fu_655_p130(9),
      S => tmp_5_fu_655_p129(6)
    );
\kernel_buffer_15_45_fu_390[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[2]\,
      I1 => i_0_reg_498_reg(2),
      I2 => i_0_reg_498_reg(3),
      I3 => i_0_reg_498_reg(1),
      I4 => i_0_reg_498_reg(0),
      O => kernel_buffer_15_45_fu_3900
    );
\kernel_buffer_15_45_fu_390_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_45_fu_3900,
      D => tmp_5_fu_655_p130(0),
      Q => kernel_buffer_15_45_fu_390(0),
      R => '0'
    );
\kernel_buffer_15_45_fu_390_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_45_fu_3900,
      D => tmp_5_fu_655_p130(10),
      Q => kernel_buffer_15_45_fu_390(10),
      R => '0'
    );
\kernel_buffer_15_45_fu_390_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_45_fu_3900,
      D => tmp_5_fu_655_p130(11),
      Q => kernel_buffer_15_45_fu_390(11),
      R => '0'
    );
\kernel_buffer_15_45_fu_390_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_45_fu_3900,
      D => tmp_5_fu_655_p130(12),
      Q => kernel_buffer_15_45_fu_390(12),
      R => '0'
    );
\kernel_buffer_15_45_fu_390_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_45_fu_3900,
      D => tmp_5_fu_655_p130(13),
      Q => kernel_buffer_15_45_fu_390(13),
      R => '0'
    );
\kernel_buffer_15_45_fu_390_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_45_fu_3900,
      D => tmp_5_fu_655_p130(1),
      Q => kernel_buffer_15_45_fu_390(1),
      R => '0'
    );
\kernel_buffer_15_45_fu_390_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_45_fu_3900,
      D => tmp_5_fu_655_p130(2),
      Q => kernel_buffer_15_45_fu_390(2),
      R => '0'
    );
\kernel_buffer_15_45_fu_390_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_45_fu_3900,
      D => tmp_5_fu_655_p130(15),
      Q => kernel_buffer_15_45_fu_390(31),
      R => '0'
    );
\kernel_buffer_15_45_fu_390_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_45_fu_3900,
      D => tmp_5_fu_655_p130(3),
      Q => kernel_buffer_15_45_fu_390(3),
      R => '0'
    );
\kernel_buffer_15_45_fu_390_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_45_fu_3900,
      D => tmp_5_fu_655_p130(4),
      Q => kernel_buffer_15_45_fu_390(4),
      R => '0'
    );
\kernel_buffer_15_45_fu_390_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_45_fu_3900,
      D => tmp_5_fu_655_p130(5),
      Q => kernel_buffer_15_45_fu_390(5),
      R => '0'
    );
\kernel_buffer_15_45_fu_390_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_45_fu_3900,
      D => tmp_5_fu_655_p130(6),
      Q => kernel_buffer_15_45_fu_390(6),
      R => '0'
    );
\kernel_buffer_15_45_fu_390_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_45_fu_3900,
      D => tmp_5_fu_655_p130(7),
      Q => kernel_buffer_15_45_fu_390(7),
      R => '0'
    );
\kernel_buffer_15_45_fu_390_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_45_fu_3900,
      D => tmp_5_fu_655_p130(8),
      Q => kernel_buffer_15_45_fu_390(8),
      R => '0'
    );
\kernel_buffer_15_45_fu_390_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_45_fu_3900,
      D => tmp_5_fu_655_p130(9),
      Q => kernel_buffer_15_45_fu_390(9),
      R => '0'
    );
\kernel_buffer_15_46_fu_394[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[2]\,
      I1 => i_0_reg_498_reg(0),
      I2 => i_0_reg_498_reg(1),
      I3 => i_0_reg_498_reg(2),
      I4 => i_0_reg_498_reg(3),
      O => kernel_buffer_15_46_fu_3940
    );
\kernel_buffer_15_46_fu_394_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_46_fu_3940,
      D => tmp_5_fu_655_p130(0),
      Q => kernel_buffer_15_46_fu_394(0),
      R => '0'
    );
\kernel_buffer_15_46_fu_394_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_46_fu_3940,
      D => tmp_5_fu_655_p130(10),
      Q => kernel_buffer_15_46_fu_394(10),
      R => '0'
    );
\kernel_buffer_15_46_fu_394_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_46_fu_3940,
      D => tmp_5_fu_655_p130(11),
      Q => kernel_buffer_15_46_fu_394(11),
      R => '0'
    );
\kernel_buffer_15_46_fu_394_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_46_fu_3940,
      D => tmp_5_fu_655_p130(12),
      Q => kernel_buffer_15_46_fu_394(12),
      R => '0'
    );
\kernel_buffer_15_46_fu_394_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_46_fu_3940,
      D => tmp_5_fu_655_p130(13),
      Q => kernel_buffer_15_46_fu_394(13),
      R => '0'
    );
\kernel_buffer_15_46_fu_394_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_46_fu_3940,
      D => tmp_5_fu_655_p130(1),
      Q => kernel_buffer_15_46_fu_394(1),
      R => '0'
    );
\kernel_buffer_15_46_fu_394_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_46_fu_3940,
      D => tmp_5_fu_655_p130(2),
      Q => kernel_buffer_15_46_fu_394(2),
      R => '0'
    );
\kernel_buffer_15_46_fu_394_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_46_fu_3940,
      D => tmp_5_fu_655_p130(15),
      Q => kernel_buffer_15_46_fu_394(31),
      R => '0'
    );
\kernel_buffer_15_46_fu_394_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_46_fu_3940,
      D => tmp_5_fu_655_p130(3),
      Q => kernel_buffer_15_46_fu_394(3),
      R => '0'
    );
\kernel_buffer_15_46_fu_394_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_46_fu_3940,
      D => tmp_5_fu_655_p130(4),
      Q => kernel_buffer_15_46_fu_394(4),
      R => '0'
    );
\kernel_buffer_15_46_fu_394_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_46_fu_3940,
      D => tmp_5_fu_655_p130(5),
      Q => kernel_buffer_15_46_fu_394(5),
      R => '0'
    );
\kernel_buffer_15_46_fu_394_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_46_fu_3940,
      D => tmp_5_fu_655_p130(6),
      Q => kernel_buffer_15_46_fu_394(6),
      R => '0'
    );
\kernel_buffer_15_46_fu_394_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_46_fu_3940,
      D => tmp_5_fu_655_p130(7),
      Q => kernel_buffer_15_46_fu_394(7),
      R => '0'
    );
\kernel_buffer_15_46_fu_394_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_46_fu_3940,
      D => tmp_5_fu_655_p130(8),
      Q => kernel_buffer_15_46_fu_394(8),
      R => '0'
    );
\kernel_buffer_15_46_fu_394_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_46_fu_3940,
      D => tmp_5_fu_655_p130(9),
      Q => kernel_buffer_15_46_fu_394(9),
      R => '0'
    );
\kernel_buffer_15_47_fu_398[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[2]\,
      I1 => i_0_reg_498_reg(3),
      I2 => i_0_reg_498_reg(2),
      I3 => i_0_reg_498_reg(1),
      I4 => i_0_reg_498_reg(0),
      O => kernel_buffer_15_47_fu_3980
    );
\kernel_buffer_15_47_fu_398_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_47_fu_3980,
      D => tmp_5_fu_655_p130(0),
      Q => kernel_buffer_15_47_fu_398(0),
      R => '0'
    );
\kernel_buffer_15_47_fu_398_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_47_fu_3980,
      D => tmp_5_fu_655_p130(10),
      Q => kernel_buffer_15_47_fu_398(10),
      R => '0'
    );
\kernel_buffer_15_47_fu_398_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_47_fu_3980,
      D => tmp_5_fu_655_p130(11),
      Q => kernel_buffer_15_47_fu_398(11),
      R => '0'
    );
\kernel_buffer_15_47_fu_398_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_47_fu_3980,
      D => tmp_5_fu_655_p130(12),
      Q => kernel_buffer_15_47_fu_398(12),
      R => '0'
    );
\kernel_buffer_15_47_fu_398_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_47_fu_3980,
      D => tmp_5_fu_655_p130(13),
      Q => kernel_buffer_15_47_fu_398(13),
      R => '0'
    );
\kernel_buffer_15_47_fu_398_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_47_fu_3980,
      D => tmp_5_fu_655_p130(1),
      Q => kernel_buffer_15_47_fu_398(1),
      R => '0'
    );
\kernel_buffer_15_47_fu_398_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_47_fu_3980,
      D => tmp_5_fu_655_p130(2),
      Q => kernel_buffer_15_47_fu_398(2),
      R => '0'
    );
\kernel_buffer_15_47_fu_398_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_47_fu_3980,
      D => tmp_5_fu_655_p130(15),
      Q => kernel_buffer_15_47_fu_398(31),
      R => '0'
    );
\kernel_buffer_15_47_fu_398_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_47_fu_3980,
      D => tmp_5_fu_655_p130(3),
      Q => kernel_buffer_15_47_fu_398(3),
      R => '0'
    );
\kernel_buffer_15_47_fu_398_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_47_fu_3980,
      D => tmp_5_fu_655_p130(4),
      Q => kernel_buffer_15_47_fu_398(4),
      R => '0'
    );
\kernel_buffer_15_47_fu_398_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_47_fu_3980,
      D => tmp_5_fu_655_p130(5),
      Q => kernel_buffer_15_47_fu_398(5),
      R => '0'
    );
\kernel_buffer_15_47_fu_398_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_47_fu_3980,
      D => tmp_5_fu_655_p130(6),
      Q => kernel_buffer_15_47_fu_398(6),
      R => '0'
    );
\kernel_buffer_15_47_fu_398_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_47_fu_3980,
      D => tmp_5_fu_655_p130(7),
      Q => kernel_buffer_15_47_fu_398(7),
      R => '0'
    );
\kernel_buffer_15_47_fu_398_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_47_fu_3980,
      D => tmp_5_fu_655_p130(8),
      Q => kernel_buffer_15_47_fu_398(8),
      R => '0'
    );
\kernel_buffer_15_47_fu_398_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_47_fu_3980,
      D => tmp_5_fu_655_p130(9),
      Q => kernel_buffer_15_47_fu_398(9),
      R => '0'
    );
\kernel_buffer_15_48_fu_402[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[2]\,
      I1 => i_0_reg_498_reg(0),
      I2 => i_0_reg_498_reg(3),
      I3 => i_0_reg_498_reg(2),
      I4 => i_0_reg_498_reg(1),
      O => kernel_buffer_15_48_fu_4020
    );
\kernel_buffer_15_48_fu_402_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_48_fu_4020,
      D => tmp_5_fu_655_p130(0),
      Q => kernel_buffer_15_48_fu_402(0),
      R => '0'
    );
\kernel_buffer_15_48_fu_402_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_48_fu_4020,
      D => tmp_5_fu_655_p130(10),
      Q => kernel_buffer_15_48_fu_402(10),
      R => '0'
    );
\kernel_buffer_15_48_fu_402_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_48_fu_4020,
      D => tmp_5_fu_655_p130(11),
      Q => kernel_buffer_15_48_fu_402(11),
      R => '0'
    );
\kernel_buffer_15_48_fu_402_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_48_fu_4020,
      D => tmp_5_fu_655_p130(12),
      Q => kernel_buffer_15_48_fu_402(12),
      R => '0'
    );
\kernel_buffer_15_48_fu_402_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_48_fu_4020,
      D => tmp_5_fu_655_p130(13),
      Q => kernel_buffer_15_48_fu_402(13),
      R => '0'
    );
\kernel_buffer_15_48_fu_402_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_48_fu_4020,
      D => tmp_5_fu_655_p130(1),
      Q => kernel_buffer_15_48_fu_402(1),
      R => '0'
    );
\kernel_buffer_15_48_fu_402_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_48_fu_4020,
      D => tmp_5_fu_655_p130(2),
      Q => kernel_buffer_15_48_fu_402(2),
      R => '0'
    );
\kernel_buffer_15_48_fu_402_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_48_fu_4020,
      D => tmp_5_fu_655_p130(15),
      Q => kernel_buffer_15_48_fu_402(31),
      R => '0'
    );
\kernel_buffer_15_48_fu_402_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_48_fu_4020,
      D => tmp_5_fu_655_p130(3),
      Q => kernel_buffer_15_48_fu_402(3),
      R => '0'
    );
\kernel_buffer_15_48_fu_402_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_48_fu_4020,
      D => tmp_5_fu_655_p130(4),
      Q => kernel_buffer_15_48_fu_402(4),
      R => '0'
    );
\kernel_buffer_15_48_fu_402_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_48_fu_4020,
      D => tmp_5_fu_655_p130(5),
      Q => kernel_buffer_15_48_fu_402(5),
      R => '0'
    );
\kernel_buffer_15_48_fu_402_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_48_fu_4020,
      D => tmp_5_fu_655_p130(6),
      Q => kernel_buffer_15_48_fu_402(6),
      R => '0'
    );
\kernel_buffer_15_48_fu_402_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_48_fu_4020,
      D => tmp_5_fu_655_p130(7),
      Q => kernel_buffer_15_48_fu_402(7),
      R => '0'
    );
\kernel_buffer_15_48_fu_402_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_48_fu_4020,
      D => tmp_5_fu_655_p130(8),
      Q => kernel_buffer_15_48_fu_402(8),
      R => '0'
    );
\kernel_buffer_15_48_fu_402_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_48_fu_4020,
      D => tmp_5_fu_655_p130(9),
      Q => kernel_buffer_15_48_fu_402(9),
      R => '0'
    );
\kernel_buffer_15_49_fu_406[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[2]\,
      I1 => i_0_reg_498_reg(3),
      I2 => i_0_reg_498_reg(2),
      I3 => i_0_reg_498_reg(1),
      I4 => i_0_reg_498_reg(0),
      O => kernel_buffer_15_49_fu_4060
    );
\kernel_buffer_15_49_fu_406_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_49_fu_4060,
      D => tmp_5_fu_655_p130(0),
      Q => kernel_buffer_15_49_fu_406(0),
      R => '0'
    );
\kernel_buffer_15_49_fu_406_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_49_fu_4060,
      D => tmp_5_fu_655_p130(10),
      Q => kernel_buffer_15_49_fu_406(10),
      R => '0'
    );
\kernel_buffer_15_49_fu_406_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_49_fu_4060,
      D => tmp_5_fu_655_p130(11),
      Q => kernel_buffer_15_49_fu_406(11),
      R => '0'
    );
\kernel_buffer_15_49_fu_406_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_49_fu_4060,
      D => tmp_5_fu_655_p130(12),
      Q => kernel_buffer_15_49_fu_406(12),
      R => '0'
    );
\kernel_buffer_15_49_fu_406_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_49_fu_4060,
      D => tmp_5_fu_655_p130(13),
      Q => kernel_buffer_15_49_fu_406(13),
      R => '0'
    );
\kernel_buffer_15_49_fu_406_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_49_fu_4060,
      D => tmp_5_fu_655_p130(1),
      Q => kernel_buffer_15_49_fu_406(1),
      R => '0'
    );
\kernel_buffer_15_49_fu_406_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_49_fu_4060,
      D => tmp_5_fu_655_p130(2),
      Q => kernel_buffer_15_49_fu_406(2),
      R => '0'
    );
\kernel_buffer_15_49_fu_406_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_49_fu_4060,
      D => tmp_5_fu_655_p130(15),
      Q => kernel_buffer_15_49_fu_406(31),
      R => '0'
    );
\kernel_buffer_15_49_fu_406_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_49_fu_4060,
      D => tmp_5_fu_655_p130(3),
      Q => kernel_buffer_15_49_fu_406(3),
      R => '0'
    );
\kernel_buffer_15_49_fu_406_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_49_fu_4060,
      D => tmp_5_fu_655_p130(4),
      Q => kernel_buffer_15_49_fu_406(4),
      R => '0'
    );
\kernel_buffer_15_49_fu_406_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_49_fu_4060,
      D => tmp_5_fu_655_p130(5),
      Q => kernel_buffer_15_49_fu_406(5),
      R => '0'
    );
\kernel_buffer_15_49_fu_406_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_49_fu_4060,
      D => tmp_5_fu_655_p130(6),
      Q => kernel_buffer_15_49_fu_406(6),
      R => '0'
    );
\kernel_buffer_15_49_fu_406_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_49_fu_4060,
      D => tmp_5_fu_655_p130(7),
      Q => kernel_buffer_15_49_fu_406(7),
      R => '0'
    );
\kernel_buffer_15_49_fu_406_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_49_fu_4060,
      D => tmp_5_fu_655_p130(8),
      Q => kernel_buffer_15_49_fu_406(8),
      R => '0'
    );
\kernel_buffer_15_49_fu_406_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_49_fu_4060,
      D => tmp_5_fu_655_p130(9),
      Q => kernel_buffer_15_49_fu_406(9),
      R => '0'
    );
\kernel_buffer_15_50_fu_410[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[2]\,
      I1 => i_0_reg_498_reg(0),
      I2 => i_0_reg_498_reg(1),
      I3 => i_0_reg_498_reg(3),
      I4 => i_0_reg_498_reg(2),
      O => kernel_buffer_15_50_fu_4100
    );
\kernel_buffer_15_50_fu_410_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_50_fu_4100,
      D => tmp_5_fu_655_p130(0),
      Q => kernel_buffer_15_50_fu_410(0),
      R => '0'
    );
\kernel_buffer_15_50_fu_410_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_50_fu_4100,
      D => tmp_5_fu_655_p130(10),
      Q => kernel_buffer_15_50_fu_410(10),
      R => '0'
    );
\kernel_buffer_15_50_fu_410_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_50_fu_4100,
      D => tmp_5_fu_655_p130(11),
      Q => kernel_buffer_15_50_fu_410(11),
      R => '0'
    );
\kernel_buffer_15_50_fu_410_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_50_fu_4100,
      D => tmp_5_fu_655_p130(12),
      Q => kernel_buffer_15_50_fu_410(12),
      R => '0'
    );
\kernel_buffer_15_50_fu_410_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_50_fu_4100,
      D => tmp_5_fu_655_p130(13),
      Q => kernel_buffer_15_50_fu_410(13),
      R => '0'
    );
\kernel_buffer_15_50_fu_410_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_50_fu_4100,
      D => tmp_5_fu_655_p130(1),
      Q => kernel_buffer_15_50_fu_410(1),
      R => '0'
    );
\kernel_buffer_15_50_fu_410_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_50_fu_4100,
      D => tmp_5_fu_655_p130(2),
      Q => kernel_buffer_15_50_fu_410(2),
      R => '0'
    );
\kernel_buffer_15_50_fu_410_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_50_fu_4100,
      D => tmp_5_fu_655_p130(15),
      Q => kernel_buffer_15_50_fu_410(31),
      R => '0'
    );
\kernel_buffer_15_50_fu_410_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_50_fu_4100,
      D => tmp_5_fu_655_p130(3),
      Q => kernel_buffer_15_50_fu_410(3),
      R => '0'
    );
\kernel_buffer_15_50_fu_410_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_50_fu_4100,
      D => tmp_5_fu_655_p130(4),
      Q => kernel_buffer_15_50_fu_410(4),
      R => '0'
    );
\kernel_buffer_15_50_fu_410_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_50_fu_4100,
      D => tmp_5_fu_655_p130(5),
      Q => kernel_buffer_15_50_fu_410(5),
      R => '0'
    );
\kernel_buffer_15_50_fu_410_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_50_fu_4100,
      D => tmp_5_fu_655_p130(6),
      Q => kernel_buffer_15_50_fu_410(6),
      R => '0'
    );
\kernel_buffer_15_50_fu_410_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_50_fu_4100,
      D => tmp_5_fu_655_p130(7),
      Q => kernel_buffer_15_50_fu_410(7),
      R => '0'
    );
\kernel_buffer_15_50_fu_410_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_50_fu_4100,
      D => tmp_5_fu_655_p130(8),
      Q => kernel_buffer_15_50_fu_410(8),
      R => '0'
    );
\kernel_buffer_15_50_fu_410_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_50_fu_4100,
      D => tmp_5_fu_655_p130(9),
      Q => kernel_buffer_15_50_fu_410(9),
      R => '0'
    );
\kernel_buffer_15_51_fu_414[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[2]\,
      I1 => i_0_reg_498_reg(2),
      I2 => i_0_reg_498_reg(3),
      I3 => i_0_reg_498_reg(1),
      I4 => i_0_reg_498_reg(0),
      O => kernel_buffer_15_51_fu_4140
    );
\kernel_buffer_15_51_fu_414_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_51_fu_4140,
      D => tmp_5_fu_655_p130(0),
      Q => kernel_buffer_15_51_fu_414(0),
      R => '0'
    );
\kernel_buffer_15_51_fu_414_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_51_fu_4140,
      D => tmp_5_fu_655_p130(10),
      Q => kernel_buffer_15_51_fu_414(10),
      R => '0'
    );
\kernel_buffer_15_51_fu_414_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_51_fu_4140,
      D => tmp_5_fu_655_p130(11),
      Q => kernel_buffer_15_51_fu_414(11),
      R => '0'
    );
\kernel_buffer_15_51_fu_414_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_51_fu_4140,
      D => tmp_5_fu_655_p130(12),
      Q => kernel_buffer_15_51_fu_414(12),
      R => '0'
    );
\kernel_buffer_15_51_fu_414_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_51_fu_4140,
      D => tmp_5_fu_655_p130(13),
      Q => kernel_buffer_15_51_fu_414(13),
      R => '0'
    );
\kernel_buffer_15_51_fu_414_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_51_fu_4140,
      D => tmp_5_fu_655_p130(1),
      Q => kernel_buffer_15_51_fu_414(1),
      R => '0'
    );
\kernel_buffer_15_51_fu_414_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_51_fu_4140,
      D => tmp_5_fu_655_p130(2),
      Q => kernel_buffer_15_51_fu_414(2),
      R => '0'
    );
\kernel_buffer_15_51_fu_414_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_51_fu_4140,
      D => tmp_5_fu_655_p130(15),
      Q => kernel_buffer_15_51_fu_414(31),
      R => '0'
    );
\kernel_buffer_15_51_fu_414_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_51_fu_4140,
      D => tmp_5_fu_655_p130(3),
      Q => kernel_buffer_15_51_fu_414(3),
      R => '0'
    );
\kernel_buffer_15_51_fu_414_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_51_fu_4140,
      D => tmp_5_fu_655_p130(4),
      Q => kernel_buffer_15_51_fu_414(4),
      R => '0'
    );
\kernel_buffer_15_51_fu_414_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_51_fu_4140,
      D => tmp_5_fu_655_p130(5),
      Q => kernel_buffer_15_51_fu_414(5),
      R => '0'
    );
\kernel_buffer_15_51_fu_414_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_51_fu_4140,
      D => tmp_5_fu_655_p130(6),
      Q => kernel_buffer_15_51_fu_414(6),
      R => '0'
    );
\kernel_buffer_15_51_fu_414_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_51_fu_4140,
      D => tmp_5_fu_655_p130(7),
      Q => kernel_buffer_15_51_fu_414(7),
      R => '0'
    );
\kernel_buffer_15_51_fu_414_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_51_fu_4140,
      D => tmp_5_fu_655_p130(8),
      Q => kernel_buffer_15_51_fu_414(8),
      R => '0'
    );
\kernel_buffer_15_51_fu_414_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_51_fu_4140,
      D => tmp_5_fu_655_p130(9),
      Q => kernel_buffer_15_51_fu_414(9),
      R => '0'
    );
\kernel_buffer_15_52_fu_418[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[2]\,
      I1 => i_0_reg_498_reg(0),
      I2 => i_0_reg_498_reg(2),
      I3 => i_0_reg_498_reg(3),
      I4 => i_0_reg_498_reg(1),
      O => kernel_buffer_15_52_fu_4180
    );
\kernel_buffer_15_52_fu_418_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_52_fu_4180,
      D => tmp_5_fu_655_p130(0),
      Q => kernel_buffer_15_52_fu_418(0),
      R => '0'
    );
\kernel_buffer_15_52_fu_418_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_52_fu_4180,
      D => tmp_5_fu_655_p130(10),
      Q => kernel_buffer_15_52_fu_418(10),
      R => '0'
    );
\kernel_buffer_15_52_fu_418_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_52_fu_4180,
      D => tmp_5_fu_655_p130(11),
      Q => kernel_buffer_15_52_fu_418(11),
      R => '0'
    );
\kernel_buffer_15_52_fu_418_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_52_fu_4180,
      D => tmp_5_fu_655_p130(12),
      Q => kernel_buffer_15_52_fu_418(12),
      R => '0'
    );
\kernel_buffer_15_52_fu_418_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_52_fu_4180,
      D => tmp_5_fu_655_p130(13),
      Q => kernel_buffer_15_52_fu_418(13),
      R => '0'
    );
\kernel_buffer_15_52_fu_418_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_52_fu_4180,
      D => tmp_5_fu_655_p130(1),
      Q => kernel_buffer_15_52_fu_418(1),
      R => '0'
    );
\kernel_buffer_15_52_fu_418_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_52_fu_4180,
      D => tmp_5_fu_655_p130(2),
      Q => kernel_buffer_15_52_fu_418(2),
      R => '0'
    );
\kernel_buffer_15_52_fu_418_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_52_fu_4180,
      D => tmp_5_fu_655_p130(15),
      Q => kernel_buffer_15_52_fu_418(31),
      R => '0'
    );
\kernel_buffer_15_52_fu_418_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_52_fu_4180,
      D => tmp_5_fu_655_p130(3),
      Q => kernel_buffer_15_52_fu_418(3),
      R => '0'
    );
\kernel_buffer_15_52_fu_418_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_52_fu_4180,
      D => tmp_5_fu_655_p130(4),
      Q => kernel_buffer_15_52_fu_418(4),
      R => '0'
    );
\kernel_buffer_15_52_fu_418_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_52_fu_4180,
      D => tmp_5_fu_655_p130(5),
      Q => kernel_buffer_15_52_fu_418(5),
      R => '0'
    );
\kernel_buffer_15_52_fu_418_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_52_fu_4180,
      D => tmp_5_fu_655_p130(6),
      Q => kernel_buffer_15_52_fu_418(6),
      R => '0'
    );
\kernel_buffer_15_52_fu_418_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_52_fu_4180,
      D => tmp_5_fu_655_p130(7),
      Q => kernel_buffer_15_52_fu_418(7),
      R => '0'
    );
\kernel_buffer_15_52_fu_418_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_52_fu_4180,
      D => tmp_5_fu_655_p130(8),
      Q => kernel_buffer_15_52_fu_418(8),
      R => '0'
    );
\kernel_buffer_15_52_fu_418_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_52_fu_4180,
      D => tmp_5_fu_655_p130(9),
      Q => kernel_buffer_15_52_fu_418(9),
      R => '0'
    );
\kernel_buffer_15_53_fu_422[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[2]\,
      I1 => i_0_reg_498_reg(2),
      I2 => i_0_reg_498_reg(3),
      I3 => i_0_reg_498_reg(1),
      I4 => i_0_reg_498_reg(0),
      O => kernel_buffer_15_53_fu_4220
    );
\kernel_buffer_15_53_fu_422_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_53_fu_4220,
      D => tmp_5_fu_655_p130(0),
      Q => kernel_buffer_15_53_fu_422(0),
      R => '0'
    );
\kernel_buffer_15_53_fu_422_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_53_fu_4220,
      D => tmp_5_fu_655_p130(10),
      Q => kernel_buffer_15_53_fu_422(10),
      R => '0'
    );
\kernel_buffer_15_53_fu_422_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_53_fu_4220,
      D => tmp_5_fu_655_p130(11),
      Q => kernel_buffer_15_53_fu_422(11),
      R => '0'
    );
\kernel_buffer_15_53_fu_422_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_53_fu_4220,
      D => tmp_5_fu_655_p130(12),
      Q => kernel_buffer_15_53_fu_422(12),
      R => '0'
    );
\kernel_buffer_15_53_fu_422_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_53_fu_4220,
      D => tmp_5_fu_655_p130(13),
      Q => kernel_buffer_15_53_fu_422(13),
      R => '0'
    );
\kernel_buffer_15_53_fu_422_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_53_fu_4220,
      D => tmp_5_fu_655_p130(1),
      Q => kernel_buffer_15_53_fu_422(1),
      R => '0'
    );
\kernel_buffer_15_53_fu_422_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_53_fu_4220,
      D => tmp_5_fu_655_p130(2),
      Q => kernel_buffer_15_53_fu_422(2),
      R => '0'
    );
\kernel_buffer_15_53_fu_422_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_53_fu_4220,
      D => tmp_5_fu_655_p130(15),
      Q => kernel_buffer_15_53_fu_422(31),
      R => '0'
    );
\kernel_buffer_15_53_fu_422_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_53_fu_4220,
      D => tmp_5_fu_655_p130(3),
      Q => kernel_buffer_15_53_fu_422(3),
      R => '0'
    );
\kernel_buffer_15_53_fu_422_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_53_fu_4220,
      D => tmp_5_fu_655_p130(4),
      Q => kernel_buffer_15_53_fu_422(4),
      R => '0'
    );
\kernel_buffer_15_53_fu_422_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_53_fu_4220,
      D => tmp_5_fu_655_p130(5),
      Q => kernel_buffer_15_53_fu_422(5),
      R => '0'
    );
\kernel_buffer_15_53_fu_422_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_53_fu_4220,
      D => tmp_5_fu_655_p130(6),
      Q => kernel_buffer_15_53_fu_422(6),
      R => '0'
    );
\kernel_buffer_15_53_fu_422_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_53_fu_4220,
      D => tmp_5_fu_655_p130(7),
      Q => kernel_buffer_15_53_fu_422(7),
      R => '0'
    );
\kernel_buffer_15_53_fu_422_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_53_fu_4220,
      D => tmp_5_fu_655_p130(8),
      Q => kernel_buffer_15_53_fu_422(8),
      R => '0'
    );
\kernel_buffer_15_53_fu_422_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_53_fu_4220,
      D => tmp_5_fu_655_p130(9),
      Q => kernel_buffer_15_53_fu_422(9),
      R => '0'
    );
\kernel_buffer_15_54_fu_426[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[2]\,
      I1 => i_0_reg_498_reg(0),
      I2 => i_0_reg_498_reg(1),
      I3 => i_0_reg_498_reg(2),
      I4 => i_0_reg_498_reg(3),
      O => kernel_buffer_15_54_fu_4260
    );
\kernel_buffer_15_54_fu_426_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_54_fu_4260,
      D => tmp_5_fu_655_p130(0),
      Q => kernel_buffer_15_54_fu_426(0),
      R => '0'
    );
\kernel_buffer_15_54_fu_426_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_54_fu_4260,
      D => tmp_5_fu_655_p130(10),
      Q => kernel_buffer_15_54_fu_426(10),
      R => '0'
    );
\kernel_buffer_15_54_fu_426_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_54_fu_4260,
      D => tmp_5_fu_655_p130(11),
      Q => kernel_buffer_15_54_fu_426(11),
      R => '0'
    );
\kernel_buffer_15_54_fu_426_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_54_fu_4260,
      D => tmp_5_fu_655_p130(12),
      Q => kernel_buffer_15_54_fu_426(12),
      R => '0'
    );
\kernel_buffer_15_54_fu_426_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_54_fu_4260,
      D => tmp_5_fu_655_p130(13),
      Q => kernel_buffer_15_54_fu_426(13),
      R => '0'
    );
\kernel_buffer_15_54_fu_426_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_54_fu_4260,
      D => tmp_5_fu_655_p130(1),
      Q => kernel_buffer_15_54_fu_426(1),
      R => '0'
    );
\kernel_buffer_15_54_fu_426_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_54_fu_4260,
      D => tmp_5_fu_655_p130(2),
      Q => kernel_buffer_15_54_fu_426(2),
      R => '0'
    );
\kernel_buffer_15_54_fu_426_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_54_fu_4260,
      D => tmp_5_fu_655_p130(15),
      Q => kernel_buffer_15_54_fu_426(31),
      R => '0'
    );
\kernel_buffer_15_54_fu_426_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_54_fu_4260,
      D => tmp_5_fu_655_p130(3),
      Q => kernel_buffer_15_54_fu_426(3),
      R => '0'
    );
\kernel_buffer_15_54_fu_426_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_54_fu_4260,
      D => tmp_5_fu_655_p130(4),
      Q => kernel_buffer_15_54_fu_426(4),
      R => '0'
    );
\kernel_buffer_15_54_fu_426_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_54_fu_4260,
      D => tmp_5_fu_655_p130(5),
      Q => kernel_buffer_15_54_fu_426(5),
      R => '0'
    );
\kernel_buffer_15_54_fu_426_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_54_fu_4260,
      D => tmp_5_fu_655_p130(6),
      Q => kernel_buffer_15_54_fu_426(6),
      R => '0'
    );
\kernel_buffer_15_54_fu_426_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_54_fu_4260,
      D => tmp_5_fu_655_p130(7),
      Q => kernel_buffer_15_54_fu_426(7),
      R => '0'
    );
\kernel_buffer_15_54_fu_426_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_54_fu_4260,
      D => tmp_5_fu_655_p130(8),
      Q => kernel_buffer_15_54_fu_426(8),
      R => '0'
    );
\kernel_buffer_15_54_fu_426_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_54_fu_4260,
      D => tmp_5_fu_655_p130(9),
      Q => kernel_buffer_15_54_fu_426(9),
      R => '0'
    );
\kernel_buffer_15_55_fu_430[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[2]\,
      I1 => i_0_reg_498_reg(3),
      I2 => i_0_reg_498_reg(2),
      I3 => i_0_reg_498_reg(1),
      I4 => i_0_reg_498_reg(0),
      O => kernel_buffer_15_55_fu_4300
    );
\kernel_buffer_15_55_fu_430_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_55_fu_4300,
      D => tmp_5_fu_655_p130(0),
      Q => kernel_buffer_15_55_fu_430(0),
      R => '0'
    );
\kernel_buffer_15_55_fu_430_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_55_fu_4300,
      D => tmp_5_fu_655_p130(10),
      Q => kernel_buffer_15_55_fu_430(10),
      R => '0'
    );
\kernel_buffer_15_55_fu_430_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_55_fu_4300,
      D => tmp_5_fu_655_p130(11),
      Q => kernel_buffer_15_55_fu_430(11),
      R => '0'
    );
\kernel_buffer_15_55_fu_430_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_55_fu_4300,
      D => tmp_5_fu_655_p130(12),
      Q => kernel_buffer_15_55_fu_430(12),
      R => '0'
    );
\kernel_buffer_15_55_fu_430_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_55_fu_4300,
      D => tmp_5_fu_655_p130(13),
      Q => kernel_buffer_15_55_fu_430(13),
      R => '0'
    );
\kernel_buffer_15_55_fu_430_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_55_fu_4300,
      D => tmp_5_fu_655_p130(1),
      Q => kernel_buffer_15_55_fu_430(1),
      R => '0'
    );
\kernel_buffer_15_55_fu_430_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_55_fu_4300,
      D => tmp_5_fu_655_p130(2),
      Q => kernel_buffer_15_55_fu_430(2),
      R => '0'
    );
\kernel_buffer_15_55_fu_430_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_55_fu_4300,
      D => tmp_5_fu_655_p130(15),
      Q => kernel_buffer_15_55_fu_430(31),
      R => '0'
    );
\kernel_buffer_15_55_fu_430_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_55_fu_4300,
      D => tmp_5_fu_655_p130(3),
      Q => kernel_buffer_15_55_fu_430(3),
      R => '0'
    );
\kernel_buffer_15_55_fu_430_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_55_fu_4300,
      D => tmp_5_fu_655_p130(4),
      Q => kernel_buffer_15_55_fu_430(4),
      R => '0'
    );
\kernel_buffer_15_55_fu_430_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_55_fu_4300,
      D => tmp_5_fu_655_p130(5),
      Q => kernel_buffer_15_55_fu_430(5),
      R => '0'
    );
\kernel_buffer_15_55_fu_430_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_55_fu_4300,
      D => tmp_5_fu_655_p130(6),
      Q => kernel_buffer_15_55_fu_430(6),
      R => '0'
    );
\kernel_buffer_15_55_fu_430_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_55_fu_4300,
      D => tmp_5_fu_655_p130(7),
      Q => kernel_buffer_15_55_fu_430(7),
      R => '0'
    );
\kernel_buffer_15_55_fu_430_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_55_fu_4300,
      D => tmp_5_fu_655_p130(8),
      Q => kernel_buffer_15_55_fu_430(8),
      R => '0'
    );
\kernel_buffer_15_55_fu_430_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_55_fu_4300,
      D => tmp_5_fu_655_p130(9),
      Q => kernel_buffer_15_55_fu_430(9),
      R => '0'
    );
\kernel_buffer_15_56_fu_434[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[2]\,
      I1 => i_0_reg_498_reg(0),
      I2 => i_0_reg_498_reg(1),
      I3 => i_0_reg_498_reg(2),
      I4 => i_0_reg_498_reg(3),
      O => kernel_buffer_15_56_fu_4340
    );
\kernel_buffer_15_56_fu_434_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_56_fu_4340,
      D => tmp_5_fu_655_p130(0),
      Q => kernel_buffer_15_56_fu_434(0),
      R => '0'
    );
\kernel_buffer_15_56_fu_434_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_56_fu_4340,
      D => tmp_5_fu_655_p130(10),
      Q => kernel_buffer_15_56_fu_434(10),
      R => '0'
    );
\kernel_buffer_15_56_fu_434_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_56_fu_4340,
      D => tmp_5_fu_655_p130(11),
      Q => kernel_buffer_15_56_fu_434(11),
      R => '0'
    );
\kernel_buffer_15_56_fu_434_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_56_fu_4340,
      D => tmp_5_fu_655_p130(12),
      Q => kernel_buffer_15_56_fu_434(12),
      R => '0'
    );
\kernel_buffer_15_56_fu_434_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_56_fu_4340,
      D => tmp_5_fu_655_p130(13),
      Q => kernel_buffer_15_56_fu_434(13),
      R => '0'
    );
\kernel_buffer_15_56_fu_434_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_56_fu_4340,
      D => tmp_5_fu_655_p130(1),
      Q => kernel_buffer_15_56_fu_434(1),
      R => '0'
    );
\kernel_buffer_15_56_fu_434_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_56_fu_4340,
      D => tmp_5_fu_655_p130(2),
      Q => kernel_buffer_15_56_fu_434(2),
      R => '0'
    );
\kernel_buffer_15_56_fu_434_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_56_fu_4340,
      D => tmp_5_fu_655_p130(15),
      Q => kernel_buffer_15_56_fu_434(31),
      R => '0'
    );
\kernel_buffer_15_56_fu_434_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_56_fu_4340,
      D => tmp_5_fu_655_p130(3),
      Q => kernel_buffer_15_56_fu_434(3),
      R => '0'
    );
\kernel_buffer_15_56_fu_434_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_56_fu_4340,
      D => tmp_5_fu_655_p130(4),
      Q => kernel_buffer_15_56_fu_434(4),
      R => '0'
    );
\kernel_buffer_15_56_fu_434_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_56_fu_4340,
      D => tmp_5_fu_655_p130(5),
      Q => kernel_buffer_15_56_fu_434(5),
      R => '0'
    );
\kernel_buffer_15_56_fu_434_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_56_fu_4340,
      D => tmp_5_fu_655_p130(6),
      Q => kernel_buffer_15_56_fu_434(6),
      R => '0'
    );
\kernel_buffer_15_56_fu_434_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_56_fu_4340,
      D => tmp_5_fu_655_p130(7),
      Q => kernel_buffer_15_56_fu_434(7),
      R => '0'
    );
\kernel_buffer_15_56_fu_434_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_56_fu_4340,
      D => tmp_5_fu_655_p130(8),
      Q => kernel_buffer_15_56_fu_434(8),
      R => '0'
    );
\kernel_buffer_15_56_fu_434_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_56_fu_4340,
      D => tmp_5_fu_655_p130(9),
      Q => kernel_buffer_15_56_fu_434(9),
      R => '0'
    );
\kernel_buffer_15_57_fu_438[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[2]\,
      I1 => i_0_reg_498_reg(1),
      I2 => i_0_reg_498_reg(2),
      I3 => i_0_reg_498_reg(3),
      I4 => i_0_reg_498_reg(0),
      O => kernel_buffer_15_57_fu_4380
    );
\kernel_buffer_15_57_fu_438_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_57_fu_4380,
      D => tmp_5_fu_655_p130(0),
      Q => kernel_buffer_15_57_fu_438(0),
      R => '0'
    );
\kernel_buffer_15_57_fu_438_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_57_fu_4380,
      D => tmp_5_fu_655_p130(10),
      Q => kernel_buffer_15_57_fu_438(10),
      R => '0'
    );
\kernel_buffer_15_57_fu_438_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_57_fu_4380,
      D => tmp_5_fu_655_p130(11),
      Q => kernel_buffer_15_57_fu_438(11),
      R => '0'
    );
\kernel_buffer_15_57_fu_438_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_57_fu_4380,
      D => tmp_5_fu_655_p130(12),
      Q => kernel_buffer_15_57_fu_438(12),
      R => '0'
    );
\kernel_buffer_15_57_fu_438_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_57_fu_4380,
      D => tmp_5_fu_655_p130(13),
      Q => kernel_buffer_15_57_fu_438(13),
      R => '0'
    );
\kernel_buffer_15_57_fu_438_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_57_fu_4380,
      D => tmp_5_fu_655_p130(1),
      Q => kernel_buffer_15_57_fu_438(1),
      R => '0'
    );
\kernel_buffer_15_57_fu_438_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_57_fu_4380,
      D => tmp_5_fu_655_p130(2),
      Q => kernel_buffer_15_57_fu_438(2),
      R => '0'
    );
\kernel_buffer_15_57_fu_438_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_57_fu_4380,
      D => tmp_5_fu_655_p130(15),
      Q => kernel_buffer_15_57_fu_438(31),
      R => '0'
    );
\kernel_buffer_15_57_fu_438_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_57_fu_4380,
      D => tmp_5_fu_655_p130(3),
      Q => kernel_buffer_15_57_fu_438(3),
      R => '0'
    );
\kernel_buffer_15_57_fu_438_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_57_fu_4380,
      D => tmp_5_fu_655_p130(4),
      Q => kernel_buffer_15_57_fu_438(4),
      R => '0'
    );
\kernel_buffer_15_57_fu_438_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_57_fu_4380,
      D => tmp_5_fu_655_p130(5),
      Q => kernel_buffer_15_57_fu_438(5),
      R => '0'
    );
\kernel_buffer_15_57_fu_438_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_57_fu_4380,
      D => tmp_5_fu_655_p130(6),
      Q => kernel_buffer_15_57_fu_438(6),
      R => '0'
    );
\kernel_buffer_15_57_fu_438_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_57_fu_4380,
      D => tmp_5_fu_655_p130(7),
      Q => kernel_buffer_15_57_fu_438(7),
      R => '0'
    );
\kernel_buffer_15_57_fu_438_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_57_fu_4380,
      D => tmp_5_fu_655_p130(8),
      Q => kernel_buffer_15_57_fu_438(8),
      R => '0'
    );
\kernel_buffer_15_57_fu_438_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_57_fu_4380,
      D => tmp_5_fu_655_p130(9),
      Q => kernel_buffer_15_57_fu_438(9),
      R => '0'
    );
\kernel_buffer_15_58_fu_442[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[2]\,
      I1 => i_0_reg_498_reg(0),
      I2 => i_0_reg_498_reg(1),
      I3 => i_0_reg_498_reg(2),
      I4 => i_0_reg_498_reg(3),
      O => kernel_buffer_15_58_fu_4420
    );
\kernel_buffer_15_58_fu_442_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_58_fu_4420,
      D => tmp_5_fu_655_p130(0),
      Q => kernel_buffer_15_58_fu_442(0),
      R => '0'
    );
\kernel_buffer_15_58_fu_442_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_58_fu_4420,
      D => tmp_5_fu_655_p130(10),
      Q => kernel_buffer_15_58_fu_442(10),
      R => '0'
    );
\kernel_buffer_15_58_fu_442_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_58_fu_4420,
      D => tmp_5_fu_655_p130(11),
      Q => kernel_buffer_15_58_fu_442(11),
      R => '0'
    );
\kernel_buffer_15_58_fu_442_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_58_fu_4420,
      D => tmp_5_fu_655_p130(12),
      Q => kernel_buffer_15_58_fu_442(12),
      R => '0'
    );
\kernel_buffer_15_58_fu_442_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_58_fu_4420,
      D => tmp_5_fu_655_p130(13),
      Q => kernel_buffer_15_58_fu_442(13),
      R => '0'
    );
\kernel_buffer_15_58_fu_442_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_58_fu_4420,
      D => tmp_5_fu_655_p130(1),
      Q => kernel_buffer_15_58_fu_442(1),
      R => '0'
    );
\kernel_buffer_15_58_fu_442_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_58_fu_4420,
      D => tmp_5_fu_655_p130(2),
      Q => kernel_buffer_15_58_fu_442(2),
      R => '0'
    );
\kernel_buffer_15_58_fu_442_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_58_fu_4420,
      D => tmp_5_fu_655_p130(15),
      Q => kernel_buffer_15_58_fu_442(31),
      R => '0'
    );
\kernel_buffer_15_58_fu_442_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_58_fu_4420,
      D => tmp_5_fu_655_p130(3),
      Q => kernel_buffer_15_58_fu_442(3),
      R => '0'
    );
\kernel_buffer_15_58_fu_442_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_58_fu_4420,
      D => tmp_5_fu_655_p130(4),
      Q => kernel_buffer_15_58_fu_442(4),
      R => '0'
    );
\kernel_buffer_15_58_fu_442_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_58_fu_4420,
      D => tmp_5_fu_655_p130(5),
      Q => kernel_buffer_15_58_fu_442(5),
      R => '0'
    );
\kernel_buffer_15_58_fu_442_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_58_fu_4420,
      D => tmp_5_fu_655_p130(6),
      Q => kernel_buffer_15_58_fu_442(6),
      R => '0'
    );
\kernel_buffer_15_58_fu_442_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_58_fu_4420,
      D => tmp_5_fu_655_p130(7),
      Q => kernel_buffer_15_58_fu_442(7),
      R => '0'
    );
\kernel_buffer_15_58_fu_442_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_58_fu_4420,
      D => tmp_5_fu_655_p130(8),
      Q => kernel_buffer_15_58_fu_442(8),
      R => '0'
    );
\kernel_buffer_15_58_fu_442_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_58_fu_4420,
      D => tmp_5_fu_655_p130(9),
      Q => kernel_buffer_15_58_fu_442(9),
      R => '0'
    );
\kernel_buffer_15_fu_386[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[2]\,
      I1 => i_0_reg_498_reg(4),
      I2 => i_0_reg_498_reg(2),
      I3 => i_0_reg_498_reg(1),
      I4 => i_0_reg_498_reg(3),
      I5 => i_0_reg_498_reg(0),
      O => kernel_buffer_15_fu_3860
    );
\kernel_buffer_15_fu_386_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_3860,
      D => tmp_5_fu_655_p130(0),
      Q => kernel_buffer_15_fu_386(0),
      R => '0'
    );
\kernel_buffer_15_fu_386_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_3860,
      D => tmp_5_fu_655_p130(10),
      Q => kernel_buffer_15_fu_386(10),
      R => '0'
    );
\kernel_buffer_15_fu_386_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_3860,
      D => tmp_5_fu_655_p130(11),
      Q => kernel_buffer_15_fu_386(11),
      R => '0'
    );
\kernel_buffer_15_fu_386_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_3860,
      D => tmp_5_fu_655_p130(12),
      Q => kernel_buffer_15_fu_386(12),
      R => '0'
    );
\kernel_buffer_15_fu_386_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_3860,
      D => tmp_5_fu_655_p130(13),
      Q => kernel_buffer_15_fu_386(13),
      R => '0'
    );
\kernel_buffer_15_fu_386_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_3860,
      D => tmp_5_fu_655_p130(1),
      Q => kernel_buffer_15_fu_386(1),
      R => '0'
    );
\kernel_buffer_15_fu_386_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_3860,
      D => tmp_5_fu_655_p130(2),
      Q => kernel_buffer_15_fu_386(2),
      R => '0'
    );
\kernel_buffer_15_fu_386_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_3860,
      D => tmp_5_fu_655_p130(15),
      Q => kernel_buffer_15_fu_386(31),
      R => '0'
    );
\kernel_buffer_15_fu_386_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_3860,
      D => tmp_5_fu_655_p130(3),
      Q => kernel_buffer_15_fu_386(3),
      R => '0'
    );
\kernel_buffer_15_fu_386_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_3860,
      D => tmp_5_fu_655_p130(4),
      Q => kernel_buffer_15_fu_386(4),
      R => '0'
    );
\kernel_buffer_15_fu_386_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_3860,
      D => tmp_5_fu_655_p130(5),
      Q => kernel_buffer_15_fu_386(5),
      R => '0'
    );
\kernel_buffer_15_fu_386_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_3860,
      D => tmp_5_fu_655_p130(6),
      Q => kernel_buffer_15_fu_386(6),
      R => '0'
    );
\kernel_buffer_15_fu_386_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_3860,
      D => tmp_5_fu_655_p130(7),
      Q => kernel_buffer_15_fu_386(7),
      R => '0'
    );
\kernel_buffer_15_fu_386_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_3860,
      D => tmp_5_fu_655_p130(8),
      Q => kernel_buffer_15_fu_386(8),
      R => '0'
    );
\kernel_buffer_15_fu_386_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_3860,
      D => tmp_5_fu_655_p130(9),
      Q => kernel_buffer_15_fu_386(9),
      R => '0'
    );
mul_ln39_fu_1334_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => tmp_fu_1294_p18(31),
      A(15) => tmp_fu_1294_p18(31),
      A(14) => tmp_fu_1294_p18(31),
      A(13 downto 0) => tmp_fu_1294_p18(13 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln39_fu_1334_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q0(15),
      B(16) => q0(15),
      B(15 downto 0) => q0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln39_fu_1334_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln39_fu_1334_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln39_fu_1334_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => mul_ln39_fu_1334_p2_i_1_n_5,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => mul_ln39_fu_1334_p2_i_1_n_5,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln39_fu_1334_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_ln39_fu_1334_p2_OVERFLOW_UNCONNECTED,
      P(47) => mul_ln39_fu_1334_p2_n_63,
      P(46) => mul_ln39_fu_1334_p2_n_64,
      P(45) => mul_ln39_fu_1334_p2_n_65,
      P(44) => mul_ln39_fu_1334_p2_n_66,
      P(43) => mul_ln39_fu_1334_p2_n_67,
      P(42) => mul_ln39_fu_1334_p2_n_68,
      P(41) => mul_ln39_fu_1334_p2_n_69,
      P(40) => mul_ln39_fu_1334_p2_n_70,
      P(39) => mul_ln39_fu_1334_p2_n_71,
      P(38) => mul_ln39_fu_1334_p2_n_72,
      P(37) => mul_ln39_fu_1334_p2_n_73,
      P(36) => mul_ln39_fu_1334_p2_n_74,
      P(35) => mul_ln39_fu_1334_p2_n_75,
      P(34) => mul_ln39_fu_1334_p2_n_76,
      P(33) => mul_ln39_fu_1334_p2_n_77,
      P(32) => mul_ln39_fu_1334_p2_n_78,
      P(31) => mul_ln39_fu_1334_p2_n_79,
      P(30) => mul_ln39_fu_1334_p2_n_80,
      P(29) => mul_ln39_fu_1334_p2_n_81,
      P(28) => mul_ln39_fu_1334_p2_n_82,
      P(27) => mul_ln39_fu_1334_p2_n_83,
      P(26) => mul_ln39_fu_1334_p2_n_84,
      P(25) => mul_ln39_fu_1334_p2_n_85,
      P(24) => mul_ln39_fu_1334_p2_n_86,
      P(23) => mul_ln39_fu_1334_p2_n_87,
      P(22) => mul_ln39_fu_1334_p2_n_88,
      P(21) => mul_ln39_fu_1334_p2_n_89,
      P(20) => mul_ln39_fu_1334_p2_n_90,
      P(19) => mul_ln39_fu_1334_p2_n_91,
      P(18) => mul_ln39_fu_1334_p2_n_92,
      P(17) => mul_ln39_fu_1334_p2_n_93,
      P(16) => mul_ln39_fu_1334_p2_n_94,
      P(15) => mul_ln39_fu_1334_p2_n_95,
      P(14) => mul_ln39_fu_1334_p2_n_96,
      P(13) => mul_ln39_fu_1334_p2_n_97,
      P(12) => mul_ln39_fu_1334_p2_n_98,
      P(11) => mul_ln39_fu_1334_p2_n_99,
      P(10) => mul_ln39_fu_1334_p2_n_100,
      P(9) => mul_ln39_fu_1334_p2_n_101,
      P(8) => mul_ln39_fu_1334_p2_n_102,
      P(7) => mul_ln39_fu_1334_p2_n_103,
      P(6) => mul_ln39_fu_1334_p2_n_104,
      P(5) => mul_ln39_fu_1334_p2_n_105,
      P(4) => mul_ln39_fu_1334_p2_n_106,
      P(3) => mul_ln39_fu_1334_p2_n_107,
      P(2) => mul_ln39_fu_1334_p2_n_108,
      P(1) => mul_ln39_fu_1334_p2_n_109,
      P(0) => mul_ln39_fu_1334_p2_n_110,
      PATTERNBDETECT => NLW_mul_ln39_fu_1334_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln39_fu_1334_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => mul_ln39_fu_1334_p2_n_111,
      PCOUT(46) => mul_ln39_fu_1334_p2_n_112,
      PCOUT(45) => mul_ln39_fu_1334_p2_n_113,
      PCOUT(44) => mul_ln39_fu_1334_p2_n_114,
      PCOUT(43) => mul_ln39_fu_1334_p2_n_115,
      PCOUT(42) => mul_ln39_fu_1334_p2_n_116,
      PCOUT(41) => mul_ln39_fu_1334_p2_n_117,
      PCOUT(40) => mul_ln39_fu_1334_p2_n_118,
      PCOUT(39) => mul_ln39_fu_1334_p2_n_119,
      PCOUT(38) => mul_ln39_fu_1334_p2_n_120,
      PCOUT(37) => mul_ln39_fu_1334_p2_n_121,
      PCOUT(36) => mul_ln39_fu_1334_p2_n_122,
      PCOUT(35) => mul_ln39_fu_1334_p2_n_123,
      PCOUT(34) => mul_ln39_fu_1334_p2_n_124,
      PCOUT(33) => mul_ln39_fu_1334_p2_n_125,
      PCOUT(32) => mul_ln39_fu_1334_p2_n_126,
      PCOUT(31) => mul_ln39_fu_1334_p2_n_127,
      PCOUT(30) => mul_ln39_fu_1334_p2_n_128,
      PCOUT(29) => mul_ln39_fu_1334_p2_n_129,
      PCOUT(28) => mul_ln39_fu_1334_p2_n_130,
      PCOUT(27) => mul_ln39_fu_1334_p2_n_131,
      PCOUT(26) => mul_ln39_fu_1334_p2_n_132,
      PCOUT(25) => mul_ln39_fu_1334_p2_n_133,
      PCOUT(24) => mul_ln39_fu_1334_p2_n_134,
      PCOUT(23) => mul_ln39_fu_1334_p2_n_135,
      PCOUT(22) => mul_ln39_fu_1334_p2_n_136,
      PCOUT(21) => mul_ln39_fu_1334_p2_n_137,
      PCOUT(20) => mul_ln39_fu_1334_p2_n_138,
      PCOUT(19) => mul_ln39_fu_1334_p2_n_139,
      PCOUT(18) => mul_ln39_fu_1334_p2_n_140,
      PCOUT(17) => mul_ln39_fu_1334_p2_n_141,
      PCOUT(16) => mul_ln39_fu_1334_p2_n_142,
      PCOUT(15) => mul_ln39_fu_1334_p2_n_143,
      PCOUT(14) => mul_ln39_fu_1334_p2_n_144,
      PCOUT(13) => mul_ln39_fu_1334_p2_n_145,
      PCOUT(12) => mul_ln39_fu_1334_p2_n_146,
      PCOUT(11) => mul_ln39_fu_1334_p2_n_147,
      PCOUT(10) => mul_ln39_fu_1334_p2_n_148,
      PCOUT(9) => mul_ln39_fu_1334_p2_n_149,
      PCOUT(8) => mul_ln39_fu_1334_p2_n_150,
      PCOUT(7) => mul_ln39_fu_1334_p2_n_151,
      PCOUT(6) => mul_ln39_fu_1334_p2_n_152,
      PCOUT(5) => mul_ln39_fu_1334_p2_n_153,
      PCOUT(4) => mul_ln39_fu_1334_p2_n_154,
      PCOUT(3) => mul_ln39_fu_1334_p2_n_155,
      PCOUT(2) => mul_ln39_fu_1334_p2_n_156,
      PCOUT(1) => mul_ln39_fu_1334_p2_n_157,
      PCOUT(0) => mul_ln39_fu_1334_p2_n_158,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln39_fu_1334_p2_UNDERFLOW_UNCONNECTED
    );
mul_ln39_fu_1334_p2_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln31_reg_1567_pp1_iter1_reg,
      O => mul_ln39_fu_1334_p2_i_1_n_5
    );
\mul_ln39_reg_1652[16]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln31_reg_1567_pp1_iter2_reg,
      O => \mul_ln39_reg_1652[16]_i_1_n_5\
    );
mul_ln39_reg_1652_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q0(15),
      A(28) => q0(15),
      A(27) => q0(15),
      A(26) => q0(15),
      A(25) => q0(15),
      A(24) => q0(15),
      A(23) => q0(15),
      A(22) => q0(15),
      A(21) => q0(15),
      A(20) => q0(15),
      A(19) => q0(15),
      A(18) => q0(15),
      A(17) => q0(15),
      A(16) => q0(15),
      A(15 downto 0) => q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln39_reg_1652_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => tmp_fu_1294_p18(31),
      B(16) => tmp_fu_1294_p18(31),
      B(15) => tmp_fu_1294_p18(31),
      B(14) => tmp_fu_1294_p18(31),
      B(13) => tmp_fu_1294_p18(31),
      B(12) => tmp_fu_1294_p18(31),
      B(11) => tmp_fu_1294_p18(31),
      B(10) => tmp_fu_1294_p18(31),
      B(9) => tmp_fu_1294_p18(31),
      B(8) => tmp_fu_1294_p18(31),
      B(7) => tmp_fu_1294_p18(31),
      B(6) => tmp_fu_1294_p18(31),
      B(5) => tmp_fu_1294_p18(31),
      B(4) => tmp_fu_1294_p18(31),
      B(3) => tmp_fu_1294_p18(31),
      B(2) => tmp_fu_1294_p18(31),
      B(1) => tmp_fu_1294_p18(31),
      B(0) => tmp_fu_1294_p18(31),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln39_reg_1652_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln39_reg_1652_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln39_reg_1652_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => mul_ln39_fu_1334_p2_i_1_n_5,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => mul_ln39_fu_1334_p2_i_1_n_5,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \mul_ln39_reg_1652[16]_i_1_n_5\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln39_reg_1652_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_mul_ln39_reg_1652_reg_OVERFLOW_UNCONNECTED,
      P(47) => mul_ln39_reg_1652_reg_n_63,
      P(46) => mul_ln39_reg_1652_reg_n_64,
      P(45) => mul_ln39_reg_1652_reg_n_65,
      P(44) => mul_ln39_reg_1652_reg_n_66,
      P(43) => mul_ln39_reg_1652_reg_n_67,
      P(42) => mul_ln39_reg_1652_reg_n_68,
      P(41) => mul_ln39_reg_1652_reg_n_69,
      P(40) => mul_ln39_reg_1652_reg_n_70,
      P(39) => mul_ln39_reg_1652_reg_n_71,
      P(38) => mul_ln39_reg_1652_reg_n_72,
      P(37) => mul_ln39_reg_1652_reg_n_73,
      P(36) => mul_ln39_reg_1652_reg_n_74,
      P(35) => mul_ln39_reg_1652_reg_n_75,
      P(34) => mul_ln39_reg_1652_reg_n_76,
      P(33) => mul_ln39_reg_1652_reg_n_77,
      P(32) => mul_ln39_reg_1652_reg_n_78,
      P(31) => mul_ln39_reg_1652_reg_n_79,
      P(30) => mul_ln39_reg_1652_reg_n_80,
      P(29) => mul_ln39_reg_1652_reg_n_81,
      P(28) => mul_ln39_reg_1652_reg_n_82,
      P(27) => mul_ln39_reg_1652_reg_n_83,
      P(26) => mul_ln39_reg_1652_reg_n_84,
      P(25) => mul_ln39_reg_1652_reg_n_85,
      P(24) => mul_ln39_reg_1652_reg_n_86,
      P(23) => mul_ln39_reg_1652_reg_n_87,
      P(22) => mul_ln39_reg_1652_reg_n_88,
      P(21) => mul_ln39_reg_1652_reg_n_89,
      P(20) => mul_ln39_reg_1652_reg_n_90,
      P(19) => mul_ln39_reg_1652_reg_n_91,
      P(18) => mul_ln39_reg_1652_reg_n_92,
      P(17) => mul_ln39_reg_1652_reg_n_93,
      P(16) => mul_ln39_reg_1652_reg_n_94,
      P(15) => mul_ln39_reg_1652_reg_n_95,
      P(14 downto 0) => sext_ln39_4_fu_1360_p1(18 downto 4),
      PATTERNBDETECT => NLW_mul_ln39_reg_1652_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln39_reg_1652_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => mul_ln39_fu_1334_p2_n_111,
      PCIN(46) => mul_ln39_fu_1334_p2_n_112,
      PCIN(45) => mul_ln39_fu_1334_p2_n_113,
      PCIN(44) => mul_ln39_fu_1334_p2_n_114,
      PCIN(43) => mul_ln39_fu_1334_p2_n_115,
      PCIN(42) => mul_ln39_fu_1334_p2_n_116,
      PCIN(41) => mul_ln39_fu_1334_p2_n_117,
      PCIN(40) => mul_ln39_fu_1334_p2_n_118,
      PCIN(39) => mul_ln39_fu_1334_p2_n_119,
      PCIN(38) => mul_ln39_fu_1334_p2_n_120,
      PCIN(37) => mul_ln39_fu_1334_p2_n_121,
      PCIN(36) => mul_ln39_fu_1334_p2_n_122,
      PCIN(35) => mul_ln39_fu_1334_p2_n_123,
      PCIN(34) => mul_ln39_fu_1334_p2_n_124,
      PCIN(33) => mul_ln39_fu_1334_p2_n_125,
      PCIN(32) => mul_ln39_fu_1334_p2_n_126,
      PCIN(31) => mul_ln39_fu_1334_p2_n_127,
      PCIN(30) => mul_ln39_fu_1334_p2_n_128,
      PCIN(29) => mul_ln39_fu_1334_p2_n_129,
      PCIN(28) => mul_ln39_fu_1334_p2_n_130,
      PCIN(27) => mul_ln39_fu_1334_p2_n_131,
      PCIN(26) => mul_ln39_fu_1334_p2_n_132,
      PCIN(25) => mul_ln39_fu_1334_p2_n_133,
      PCIN(24) => mul_ln39_fu_1334_p2_n_134,
      PCIN(23) => mul_ln39_fu_1334_p2_n_135,
      PCIN(22) => mul_ln39_fu_1334_p2_n_136,
      PCIN(21) => mul_ln39_fu_1334_p2_n_137,
      PCIN(20) => mul_ln39_fu_1334_p2_n_138,
      PCIN(19) => mul_ln39_fu_1334_p2_n_139,
      PCIN(18) => mul_ln39_fu_1334_p2_n_140,
      PCIN(17) => mul_ln39_fu_1334_p2_n_141,
      PCIN(16) => mul_ln39_fu_1334_p2_n_142,
      PCIN(15) => mul_ln39_fu_1334_p2_n_143,
      PCIN(14) => mul_ln39_fu_1334_p2_n_144,
      PCIN(13) => mul_ln39_fu_1334_p2_n_145,
      PCIN(12) => mul_ln39_fu_1334_p2_n_146,
      PCIN(11) => mul_ln39_fu_1334_p2_n_147,
      PCIN(10) => mul_ln39_fu_1334_p2_n_148,
      PCIN(9) => mul_ln39_fu_1334_p2_n_149,
      PCIN(8) => mul_ln39_fu_1334_p2_n_150,
      PCIN(7) => mul_ln39_fu_1334_p2_n_151,
      PCIN(6) => mul_ln39_fu_1334_p2_n_152,
      PCIN(5) => mul_ln39_fu_1334_p2_n_153,
      PCIN(4) => mul_ln39_fu_1334_p2_n_154,
      PCIN(3) => mul_ln39_fu_1334_p2_n_155,
      PCIN(2) => mul_ln39_fu_1334_p2_n_156,
      PCIN(1) => mul_ln39_fu_1334_p2_n_157,
      PCIN(0) => mul_ln39_fu_1334_p2_n_158,
      PCOUT(47 downto 0) => NLW_mul_ln39_reg_1652_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln39_reg_1652_reg_UNDERFLOW_UNCONNECTED
    );
\mul_ln39_reg_1652_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mul_ln39_reg_1652[16]_i_1_n_5\,
      D => mul_ln39_fu_1334_p2_n_97,
      Q => sext_ln39_4_fu_1360_p1(0),
      R => '0'
    );
\mul_ln39_reg_1652_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mul_ln39_reg_1652[16]_i_1_n_5\,
      D => mul_ln39_fu_1334_p2_n_96,
      Q => sext_ln39_4_fu_1360_p1(1),
      R => '0'
    );
\mul_ln39_reg_1652_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mul_ln39_reg_1652[16]_i_1_n_5\,
      D => mul_ln39_fu_1334_p2_n_95,
      Q => sext_ln39_4_fu_1360_p1(2),
      R => '0'
    );
\mul_ln39_reg_1652_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mul_ln39_reg_1652[16]_i_1_n_5\,
      D => mul_ln39_fu_1334_p2_n_94,
      Q => sext_ln39_4_fu_1360_p1(3),
      R => '0'
    );
network_mac_muladd_9ns_5ns_9s_13_1_1_U57: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_9ns_5ns_9s_13_1_1
     port map (
      E(0) => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_18,
      Q(3 downto 0) => out_h_0_reg_520_reg(3 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      ap_phi_mux_in_d_0_phi_fu_567_p4(4 downto 0) => ap_phi_mux_in_d_0_phi_fu_567_p4(4 downto 0),
      icmp_ln33_fu_1063_p2 => icmp_ln33_fu_1063_p2,
      \icmp_ln33_reg_1576_reg[0]\(8 downto 0) => indvar_flatten_reg_531_reg(8 downto 0),
      in_d_0_reg_563(4 downto 0) => in_d_0_reg_563(4 downto 0),
      in_d_0_reg_5631 => in_d_0_reg_5631,
      \in_d_0_reg_563_reg[0]\ => \icmp_ln31_reg_1567_reg_n_5_[0]\,
      indvar_flatten18_reg_509_reg(11 downto 0) => indvar_flatten18_reg_509_reg(11 downto 0),
      indvar_flatten18_reg_509_reg_9_sp_1 => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_21,
      input_r_address0(12 downto 0) => input_r_address0(12 downto 0),
      out_w_0_reg_542(3 downto 0) => out_w_0_reg_542(3 downto 0),
      p(0) => ap_CS_fsm_pp1_stage0,
      p_0(4 downto 0) => in_d_reg_1617(4 downto 0),
      p_1_in => p_1_in,
      \select_ln36_11_reg_1601_reg[1]\ => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_24,
      \select_ln36_11_reg_1601_reg[3]\(0) => A(3),
      \select_ln36_11_reg_1601_reg[3]_0\(3 downto 0) => select_ln36_11_reg_1601(3 downto 0)
    );
network_mux_164_32_1_1_U56: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mux_164_32_1_1_10
     port map (
      A(14) => tmp_fu_1294_p18(31),
      A(13 downto 0) => tmp_fu_1294_p18(13 downto 0),
      Q(3) => \trunc_ln39_reg_1612_pp1_iter1_reg_reg_n_5_[3]\,
      Q(2) => p_2_in,
      Q(1) => \trunc_ln39_reg_1612_pp1_iter1_reg_reg_n_5_[1]\,
      Q(0) => \trunc_ln39_reg_1612_pp1_iter1_reg_reg_n_5_[0]\,
      mul_ln39_fu_1334_p2_i_17_0(14) => kernel_buffer_15_51_fu_414(31),
      mul_ln39_fu_1334_p2_i_17_0(13 downto 0) => kernel_buffer_15_51_fu_414(13 downto 0),
      mul_ln39_fu_1334_p2_i_17_1(14) => kernel_buffer_15_50_fu_410(31),
      mul_ln39_fu_1334_p2_i_17_1(13 downto 0) => kernel_buffer_15_50_fu_410(13 downto 0),
      mul_ln39_fu_1334_p2_i_17_2(14) => kernel_buffer_15_49_fu_406(31),
      mul_ln39_fu_1334_p2_i_17_2(13 downto 0) => kernel_buffer_15_49_fu_406(13 downto 0),
      mul_ln39_fu_1334_p2_i_17_3(14) => kernel_buffer_15_48_fu_402(31),
      mul_ln39_fu_1334_p2_i_17_3(13 downto 0) => kernel_buffer_15_48_fu_402(13 downto 0),
      mul_ln39_fu_1334_p2_i_17_4(14) => kernel_buffer_15_47_fu_398(31),
      mul_ln39_fu_1334_p2_i_17_4(13 downto 0) => kernel_buffer_15_47_fu_398(13 downto 0),
      mul_ln39_fu_1334_p2_i_17_5(14) => kernel_buffer_15_46_fu_394(31),
      mul_ln39_fu_1334_p2_i_17_5(13 downto 0) => kernel_buffer_15_46_fu_394(13 downto 0),
      mul_ln39_fu_1334_p2_i_17_6(14) => kernel_buffer_15_45_fu_390(31),
      mul_ln39_fu_1334_p2_i_17_6(13 downto 0) => kernel_buffer_15_45_fu_390(13 downto 0),
      mul_ln39_fu_1334_p2_i_17_7(14) => kernel_buffer_15_fu_386(31),
      mul_ln39_fu_1334_p2_i_17_7(13 downto 0) => kernel_buffer_15_fu_386(13 downto 0),
      mul_ln39_fu_1334_p2_i_18_0(14) => kernel_buffer_15_016_fu_446(31),
      mul_ln39_fu_1334_p2_i_18_0(13 downto 0) => kernel_buffer_15_016_fu_446(13 downto 0),
      mul_ln39_fu_1334_p2_i_18_1(14) => kernel_buffer_15_58_fu_442(31),
      mul_ln39_fu_1334_p2_i_18_1(13 downto 0) => kernel_buffer_15_58_fu_442(13 downto 0),
      mul_ln39_fu_1334_p2_i_18_2(14) => kernel_buffer_15_57_fu_438(31),
      mul_ln39_fu_1334_p2_i_18_2(13 downto 0) => kernel_buffer_15_57_fu_438(13 downto 0),
      mul_ln39_fu_1334_p2_i_18_3(14) => kernel_buffer_15_56_fu_434(31),
      mul_ln39_fu_1334_p2_i_18_3(13 downto 0) => kernel_buffer_15_56_fu_434(13 downto 0),
      mul_ln39_fu_1334_p2_i_18_4(14) => kernel_buffer_15_55_fu_430(31),
      mul_ln39_fu_1334_p2_i_18_4(13 downto 0) => kernel_buffer_15_55_fu_430(13 downto 0),
      mul_ln39_fu_1334_p2_i_18_5(14) => kernel_buffer_15_54_fu_426(31),
      mul_ln39_fu_1334_p2_i_18_5(13 downto 0) => kernel_buffer_15_54_fu_426(13 downto 0),
      mul_ln39_fu_1334_p2_i_18_6(14) => kernel_buffer_15_53_fu_422(31),
      mul_ln39_fu_1334_p2_i_18_6(13 downto 0) => kernel_buffer_15_53_fu_422(13 downto 0),
      mul_ln39_fu_1334_p2_i_18_7(14) => kernel_buffer_15_52_fu_418(31),
      mul_ln39_fu_1334_p2_i_18_7(13 downto 0) => kernel_buffer_15_52_fu_418(13 downto 0)
    );
\out_d_0_reg_476[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_pointwise_conv2d_fix_1_fu_479_ap_start_reg,
      I2 => ap_CS_fsm_state10,
      O => out_d_0_reg_476
    );
\out_d_0_reg_476_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => out_d_reg_1539(0),
      Q => \out_d_0_reg_476_reg_n_5_[0]\,
      R => out_d_0_reg_476
    );
\out_d_0_reg_476_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => out_d_reg_1539(1),
      Q => \out_d_0_reg_476_reg_n_5_[1]\,
      R => out_d_0_reg_476
    );
\out_d_0_reg_476_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => out_d_reg_1539(2),
      Q => \out_d_0_reg_476_reg_n_5_[2]\,
      R => out_d_0_reg_476
    );
\out_d_0_reg_476_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => out_d_reg_1539(3),
      Q => \out_d_0_reg_476_reg_n_5_[3]\,
      R => out_d_0_reg_476
    );
\out_d_reg_1539[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_d_0_reg_476_reg_n_5_[0]\,
      O => out_d_fu_590_p2(0)
    );
\out_d_reg_1539[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_d_0_reg_476_reg_n_5_[0]\,
      I1 => \out_d_0_reg_476_reg_n_5_[1]\,
      O => out_d_fu_590_p2(1)
    );
\out_d_reg_1539[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \out_d_0_reg_476_reg_n_5_[0]\,
      I1 => \out_d_0_reg_476_reg_n_5_[1]\,
      I2 => \out_d_0_reg_476_reg_n_5_[2]\,
      O => out_d_fu_590_p2(2)
    );
\out_d_reg_1539[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \out_d_0_reg_476_reg_n_5_[1]\,
      I1 => \out_d_0_reg_476_reg_n_5_[0]\,
      I2 => \out_d_0_reg_476_reg_n_5_[2]\,
      I3 => \out_d_0_reg_476_reg_n_5_[3]\,
      O => out_d_fu_590_p2(3)
    );
\out_d_reg_1539_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_590_p2(0),
      Q => out_d_reg_1539(0),
      R => '0'
    );
\out_d_reg_1539_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_590_p2(1),
      Q => out_d_reg_1539(1),
      R => '0'
    );
\out_d_reg_1539_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_590_p2(2),
      Q => out_d_reg_1539(2),
      R => '0'
    );
\out_d_reg_1539_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_590_p2(3),
      Q => out_d_reg_1539(3),
      R => '0'
    );
\out_h_0_reg_520[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_h_0_reg_520_reg(0),
      O => \out_h_0_reg_520[0]_i_1_n_5\
    );
\out_h_0_reg_520[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_h_0_reg_520_reg(0),
      I1 => out_h_0_reg_520_reg(1),
      O => out_h_fu_1057_p2(1)
    );
\out_h_0_reg_520[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => out_h_0_reg_520_reg(0),
      I1 => out_h_0_reg_520_reg(1),
      I2 => out_h_0_reg_520_reg(2),
      O => out_h_fu_1057_p2(2)
    );
\out_h_0_reg_520[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_21,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => icmp_ln33_fu_1063_p2,
      O => out_h_0_reg_520
    );
\out_h_0_reg_520[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => out_h_0_reg_520_reg(1),
      I1 => out_h_0_reg_520_reg(0),
      I2 => out_h_0_reg_520_reg(2),
      I3 => out_h_0_reg_520_reg(3),
      O => out_h_fu_1057_p2(3)
    );
\out_h_0_reg_520_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_h_0_reg_520,
      D => \out_h_0_reg_520[0]_i_1_n_5\,
      Q => out_h_0_reg_520_reg(0),
      R => ap_CS_fsm_state4
    );
\out_h_0_reg_520_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_h_0_reg_520,
      D => out_h_fu_1057_p2(1),
      Q => out_h_0_reg_520_reg(1),
      R => ap_CS_fsm_state4
    );
\out_h_0_reg_520_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_h_0_reg_520,
      D => out_h_fu_1057_p2(2),
      Q => out_h_0_reg_520_reg(2),
      R => ap_CS_fsm_state4
    );
\out_h_0_reg_520_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_h_0_reg_520,
      D => out_h_fu_1057_p2(3),
      Q => out_h_0_reg_520_reg(3),
      R => ap_CS_fsm_state4
    );
\out_w_0_reg_542_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_d_0_reg_5631,
      D => select_ln36_11_reg_1601(0),
      Q => out_w_0_reg_542(0),
      R => ap_CS_fsm_state4
    );
\out_w_0_reg_542_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_d_0_reg_5631,
      D => select_ln36_11_reg_1601(1),
      Q => out_w_0_reg_542(1),
      R => ap_CS_fsm_state4
    );
\out_w_0_reg_542_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_d_0_reg_5631,
      D => select_ln36_11_reg_1601(2),
      Q => out_w_0_reg_542(2),
      R => ap_CS_fsm_state4
    );
\out_w_0_reg_542_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_d_0_reg_5631,
      D => select_ln36_11_reg_1601(3),
      Q => out_w_0_reg_542(3),
      R => ap_CS_fsm_state4
    );
\phi_mul_reg_487_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln24_reg_1530(10),
      Q => phi_mul_reg_487(10),
      R => out_d_0_reg_476
    );
\phi_mul_reg_487_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln24_reg_1530(2),
      Q => phi_mul_reg_487(2),
      R => out_d_0_reg_476
    );
\phi_mul_reg_487_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln24_reg_1530(3),
      Q => phi_mul_reg_487(3),
      R => out_d_0_reg_476
    );
\phi_mul_reg_487_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln24_reg_1530(4),
      Q => phi_mul_reg_487(4),
      R => out_d_0_reg_476
    );
\phi_mul_reg_487_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln24_reg_1530(5),
      Q => phi_mul_reg_487(5),
      R => out_d_0_reg_476
    );
\phi_mul_reg_487_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln24_reg_1530(6),
      Q => phi_mul_reg_487(6),
      R => out_d_0_reg_476
    );
\phi_mul_reg_487_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln24_reg_1530(7),
      Q => phi_mul_reg_487(7),
      R => out_d_0_reg_476
    );
\phi_mul_reg_487_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln24_reg_1530(8),
      Q => phi_mul_reg_487(8),
      R => out_d_0_reg_476
    );
\phi_mul_reg_487_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln24_reg_1530(9),
      Q => phi_mul_reg_487(9),
      R => out_d_0_reg_476
    );
ram_reg_0_i_179: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_198_n_5,
      CO(3) => NLW_ram_reg_0_i_179_CO_UNCONNECTED(3),
      CO(2) => ram_reg_0_i_179_n_6,
      CO(1) => ram_reg_0_i_179_n_7,
      CO(0) => ram_reg_0_i_179_n_8,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => zext_ln24_reg_1525(9),
      DI(1) => ram_reg_0_i_333_n_5,
      DI(0) => add_ln47_reg_1637_pp1_iter3_reg(8),
      O(3 downto 0) => sext_ln47_2_fu_1411_p1(11 downto 8),
      S(3) => ram_reg_0_i_334_n_5,
      S(2) => ram_reg_0_i_335_n_5,
      S(1) => ram_reg_0_i_336_n_5,
      S(0) => ram_reg_0_i_337_n_5
    );
ram_reg_0_i_198: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_221_n_5,
      CO(3) => ram_reg_0_i_198_n_5,
      CO(2) => ram_reg_0_i_198_n_6,
      CO(1) => ram_reg_0_i_198_n_7,
      CO(0) => ram_reg_0_i_198_n_8,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln24_reg_1525(7 downto 4),
      O(3 downto 0) => sext_ln47_2_fu_1411_p1(7 downto 4),
      S(3) => ram_reg_0_i_361_n_5,
      S(2) => ram_reg_0_i_362_n_5,
      S(1) => ram_reg_0_i_363_n_5,
      S(0) => ram_reg_0_i_364_n_5
    );
ram_reg_0_i_221: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_221_n_5,
      CO(2) => ram_reg_0_i_221_n_6,
      CO(1) => ram_reg_0_i_221_n_7,
      CO(0) => ram_reg_0_i_221_n_8,
      CYINIT => '0',
      DI(3 downto 2) => zext_ln24_reg_1525(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => sext_ln47_2_fu_1411_p1(3 downto 0),
      S(3) => ram_reg_0_i_388_n_5,
      S(2) => ram_reg_0_i_389_n_5,
      S(1) => ram_reg_0_i_390_n_5,
      S(0) => ram_reg_0_i_391_n_5
    );
ram_reg_0_i_292: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_455_n_5,
      CO(3) => NLW_ram_reg_0_i_292_CO_UNCONNECTED(3),
      CO(2) => ram_reg_0_i_292_n_6,
      CO(1) => ram_reg_0_i_292_n_7,
      CO(0) => ram_reg_0_i_292_n_8,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => select_ln36_fu_1345_p3(21 downto 19),
      O(3) => trunc_ln46_fu_1378_p1(16),
      O(2 downto 0) => NLW_ram_reg_0_i_292_O_UNCONNECTED(2 downto 0),
      S(3) => ram_reg_0_i_459_n_5,
      S(2) => ram_reg_0_i_460_n_5,
      S(1) => ram_reg_0_i_461_n_5,
      S(0) => ram_reg_0_i_462_n_5
    );
ram_reg_0_i_293: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_293_n_5,
      CO(2) => ram_reg_0_i_293_n_6,
      CO(1) => ram_reg_0_i_293_n_7,
      CO(0) => ram_reg_0_i_293_n_8,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln39_4_fu_1360_p1(3 downto 0),
      O(3 downto 0) => trunc_ln46_fu_1378_p1(3 downto 0),
      S(3) => ram_reg_0_i_463_n_5,
      S(2) => ram_reg_0_i_464_n_5,
      S(1) => ram_reg_0_i_465_n_5,
      S(0) => ram_reg_0_i_466_n_5
    );
ram_reg_0_i_311: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => icmp_ln36_4_reg_1633_pp1_iter3_reg,
      I3 => \^output_r_ce0\,
      I4 => Q(2),
      O => \ap_CS_fsm_reg[31]_0\
    );
ram_reg_0_i_333: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln47_reg_1637_pp1_iter3_reg(8),
      O => ram_reg_0_i_333_n_5
    );
ram_reg_0_i_334: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln24_reg_1525(10),
      O => ram_reg_0_i_334_n_5
    );
ram_reg_0_i_335: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln24_reg_1525(9),
      I1 => zext_ln24_reg_1525(10),
      O => ram_reg_0_i_335_n_5
    );
ram_reg_0_i_336: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln47_reg_1637_pp1_iter3_reg(8),
      I1 => zext_ln24_reg_1525(9),
      O => ram_reg_0_i_336_n_5
    );
ram_reg_0_i_337: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln47_reg_1637_pp1_iter3_reg(8),
      I1 => zext_ln24_reg_1525(8),
      O => ram_reg_0_i_337_n_5
    );
ram_reg_0_i_361: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_1525(7),
      I1 => add_ln47_reg_1637_pp1_iter3_reg(7),
      O => ram_reg_0_i_361_n_5
    );
ram_reg_0_i_362: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_1525(6),
      I1 => add_ln47_reg_1637_pp1_iter3_reg(6),
      O => ram_reg_0_i_362_n_5
    );
ram_reg_0_i_363: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_1525(5),
      I1 => add_ln47_reg_1637_pp1_iter3_reg(5),
      O => ram_reg_0_i_363_n_5
    );
ram_reg_0_i_364: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_1525(4),
      I1 => add_ln47_reg_1637_pp1_iter3_reg(4),
      O => ram_reg_0_i_364_n_5
    );
ram_reg_0_i_388: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_1525(3),
      I1 => add_ln47_reg_1637_pp1_iter3_reg(3),
      O => ram_reg_0_i_388_n_5
    );
ram_reg_0_i_389: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_1525(2),
      I1 => add_ln47_reg_1637_pp1_iter3_reg(2),
      O => ram_reg_0_i_389_n_5
    );
ram_reg_0_i_390: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln47_reg_1637_pp1_iter3_reg(1),
      O => ram_reg_0_i_390_n_5
    );
ram_reg_0_i_391: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln47_reg_1637_pp1_iter3_reg(0),
      O => ram_reg_0_i_391_n_5
    );
ram_reg_0_i_455: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_6_i_8_n_5,
      CO(3) => ram_reg_0_i_455_n_5,
      CO(2) => ram_reg_0_i_455_n_6,
      CO(1) => ram_reg_0_i_455_n_7,
      CO(0) => ram_reg_0_i_455_n_8,
      CYINIT => '0',
      DI(3) => ram_reg_0_i_569_n_5,
      DI(2 downto 0) => sext_ln39_4_fu_1360_p1(18 downto 16),
      O(3 downto 0) => NLW_ram_reg_0_i_455_O_UNCONNECTED(3 downto 0),
      S(3) => ram_reg_0_i_570_n_5,
      S(2) => ram_reg_0_i_571_n_5,
      S(1) => ram_reg_0_i_572_n_5,
      S(0) => ram_reg_0_i_573_n_5
    );
ram_reg_0_i_456: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => and_ln32_reg_1586_pp1_iter3_reg,
      I1 => sext_ln34_reg_1544(15),
      I2 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I3 => buffer_0_reg_553(21),
      O => select_ln36_fu_1345_p3(21)
    );
ram_reg_0_i_457: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => and_ln32_reg_1586_pp1_iter3_reg,
      I1 => sext_ln34_reg_1544(15),
      I2 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I3 => buffer_0_reg_553(20),
      O => select_ln36_fu_1345_p3(20)
    );
ram_reg_0_i_458: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => and_ln32_reg_1586_pp1_iter3_reg,
      I1 => sext_ln34_reg_1544(15),
      I2 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I3 => buffer_0_reg_553(19),
      O => select_ln36_fu_1345_p3(19)
    );
ram_reg_0_i_459: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF9"
    )
        port map (
      I0 => buffer_0_reg_553(22),
      I1 => buffer_0_reg_553(23),
      I2 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I3 => and_ln32_reg_1586_pp1_iter3_reg,
      O => ram_reg_0_i_459_n_5
    );
ram_reg_0_i_460: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF9"
    )
        port map (
      I0 => buffer_0_reg_553(21),
      I1 => buffer_0_reg_553(22),
      I2 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I3 => and_ln32_reg_1586_pp1_iter3_reg,
      O => ram_reg_0_i_460_n_5
    );
ram_reg_0_i_461: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF9"
    )
        port map (
      I0 => buffer_0_reg_553(20),
      I1 => buffer_0_reg_553(21),
      I2 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I3 => and_ln32_reg_1586_pp1_iter3_reg,
      O => ram_reg_0_i_461_n_5
    );
ram_reg_0_i_462: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF9"
    )
        port map (
      I0 => buffer_0_reg_553(19),
      I1 => buffer_0_reg_553(20),
      I2 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I3 => and_ln32_reg_1586_pp1_iter3_reg,
      O => ram_reg_0_i_462_n_5
    );
ram_reg_0_i_463: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F1DF0E2"
    )
        port map (
      I0 => buffer_0_reg_553(3),
      I1 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I2 => sext_ln34_reg_1544(3),
      I3 => and_ln32_reg_1586_pp1_iter3_reg,
      I4 => sext_ln39_4_fu_1360_p1(3),
      O => ram_reg_0_i_463_n_5
    );
ram_reg_0_i_464: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F1DF0E2"
    )
        port map (
      I0 => buffer_0_reg_553(2),
      I1 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I2 => sext_ln34_reg_1544(2),
      I3 => and_ln32_reg_1586_pp1_iter3_reg,
      I4 => sext_ln39_4_fu_1360_p1(2),
      O => ram_reg_0_i_464_n_5
    );
ram_reg_0_i_465: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F1DF0E2"
    )
        port map (
      I0 => buffer_0_reg_553(1),
      I1 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I2 => sext_ln34_reg_1544(1),
      I3 => and_ln32_reg_1586_pp1_iter3_reg,
      I4 => sext_ln39_4_fu_1360_p1(1),
      O => ram_reg_0_i_465_n_5
    );
ram_reg_0_i_466: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F1DF0E2"
    )
        port map (
      I0 => buffer_0_reg_553(0),
      I1 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I2 => sext_ln34_reg_1544(0),
      I3 => and_ln32_reg_1586_pp1_iter3_reg,
      I4 => sext_ln39_4_fu_1360_p1(0),
      O => ram_reg_0_i_466_n_5
    );
ram_reg_0_i_569: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(18),
      O => ram_reg_0_i_569_n_5
    );
ram_reg_0_i_570: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AA56A6"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(18),
      I1 => buffer_0_reg_553(19),
      I2 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I3 => sext_ln34_reg_1544(15),
      I4 => and_ln32_reg_1586_pp1_iter3_reg,
      O => ram_reg_0_i_570_n_5
    );
ram_reg_0_i_571: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AA56A6"
    )
        port map (
      I0 => sext_ln39_4_fu_1360_p1(18),
      I1 => buffer_0_reg_553(18),
      I2 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I3 => sext_ln34_reg_1544(15),
      I4 => and_ln32_reg_1586_pp1_iter3_reg,
      O => ram_reg_0_i_571_n_5
    );
ram_reg_0_i_572: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F1DF0E2"
    )
        port map (
      I0 => buffer_0_reg_553(17),
      I1 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I2 => sext_ln34_reg_1544(15),
      I3 => and_ln32_reg_1586_pp1_iter3_reg,
      I4 => sext_ln39_4_fu_1360_p1(17),
      O => ram_reg_0_i_572_n_5
    );
ram_reg_0_i_573: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F1DF0E2"
    )
        port map (
      I0 => buffer_0_reg_553(16),
      I1 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I2 => sext_ln34_reg_1544(15),
      I3 => and_ln32_reg_1586_pp1_iter3_reg,
      I4 => sext_ln39_4_fu_1360_p1(16),
      O => ram_reg_0_i_573_n_5
    );
\ram_reg_0_i_97__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => Q(3),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => Q(1),
      I4 => Q(2),
      O => \ap_CS_fsm_reg[31]\
    );
ram_reg_2_i_10: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_293_n_5,
      CO(3) => ram_reg_2_i_10_n_5,
      CO(2) => ram_reg_2_i_10_n_6,
      CO(1) => ram_reg_2_i_10_n_7,
      CO(0) => ram_reg_2_i_10_n_8,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln39_4_fu_1360_p1(7 downto 4),
      O(3 downto 0) => trunc_ln46_fu_1378_p1(7 downto 4),
      S(3) => ram_reg_2_i_20_n_5,
      S(2) => ram_reg_2_i_21_n_5,
      S(1) => ram_reg_2_i_22_n_5,
      S(0) => ram_reg_2_i_23_n_5
    );
ram_reg_2_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F1DF0E2"
    )
        port map (
      I0 => buffer_0_reg_553(7),
      I1 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I2 => sext_ln34_reg_1544(7),
      I3 => and_ln32_reg_1586_pp1_iter3_reg,
      I4 => sext_ln39_4_fu_1360_p1(7),
      O => ram_reg_2_i_20_n_5
    );
ram_reg_2_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F1DF0E2"
    )
        port map (
      I0 => buffer_0_reg_553(6),
      I1 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I2 => sext_ln34_reg_1544(6),
      I3 => and_ln32_reg_1586_pp1_iter3_reg,
      I4 => sext_ln39_4_fu_1360_p1(6),
      O => ram_reg_2_i_21_n_5
    );
ram_reg_2_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F1DF0E2"
    )
        port map (
      I0 => buffer_0_reg_553(5),
      I1 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I2 => sext_ln34_reg_1544(5),
      I3 => and_ln32_reg_1586_pp1_iter3_reg,
      I4 => sext_ln39_4_fu_1360_p1(5),
      O => ram_reg_2_i_22_n_5
    );
ram_reg_2_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F1DF0E2"
    )
        port map (
      I0 => buffer_0_reg_553(4),
      I1 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I2 => sext_ln34_reg_1544(4),
      I3 => and_ln32_reg_1586_pp1_iter3_reg,
      I4 => sext_ln39_4_fu_1360_p1(4),
      O => ram_reg_2_i_23_n_5
    );
ram_reg_4_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F1DF0E2"
    )
        port map (
      I0 => buffer_0_reg_553(11),
      I1 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I2 => sext_ln34_reg_1544(11),
      I3 => and_ln32_reg_1586_pp1_iter3_reg,
      I4 => sext_ln39_4_fu_1360_p1(11),
      O => ram_reg_4_i_18_n_5
    );
ram_reg_4_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F1DF0E2"
    )
        port map (
      I0 => buffer_0_reg_553(10),
      I1 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I2 => sext_ln34_reg_1544(15),
      I3 => and_ln32_reg_1586_pp1_iter3_reg,
      I4 => sext_ln39_4_fu_1360_p1(10),
      O => ram_reg_4_i_19_n_5
    );
ram_reg_4_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F1DF0E2"
    )
        port map (
      I0 => buffer_0_reg_553(9),
      I1 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I2 => sext_ln34_reg_1544(9),
      I3 => and_ln32_reg_1586_pp1_iter3_reg,
      I4 => sext_ln39_4_fu_1360_p1(9),
      O => ram_reg_4_i_20_n_5
    );
ram_reg_4_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F1DF0E2"
    )
        port map (
      I0 => buffer_0_reg_553(8),
      I1 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I2 => sext_ln34_reg_1544(8),
      I3 => and_ln32_reg_1586_pp1_iter3_reg,
      I4 => sext_ln39_4_fu_1360_p1(8),
      O => ram_reg_4_i_21_n_5
    );
ram_reg_4_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_2_i_10_n_5,
      CO(3) => ram_reg_4_i_8_n_5,
      CO(2) => ram_reg_4_i_8_n_6,
      CO(1) => ram_reg_4_i_8_n_7,
      CO(0) => ram_reg_4_i_8_n_8,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln39_4_fu_1360_p1(11 downto 8),
      O(3 downto 0) => trunc_ln46_fu_1378_p1(11 downto 8),
      S(3) => ram_reg_4_i_18_n_5,
      S(2) => ram_reg_4_i_19_n_5,
      S(1) => ram_reg_4_i_20_n_5,
      S(0) => ram_reg_4_i_21_n_5
    );
ram_reg_6_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F1DF0E2"
    )
        port map (
      I0 => buffer_0_reg_553(15),
      I1 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I2 => sext_ln34_reg_1544(15),
      I3 => and_ln32_reg_1586_pp1_iter3_reg,
      I4 => sext_ln39_4_fu_1360_p1(15),
      O => ram_reg_6_i_18_n_5
    );
ram_reg_6_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F1DF0E2"
    )
        port map (
      I0 => buffer_0_reg_553(14),
      I1 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I2 => sext_ln34_reg_1544(15),
      I3 => and_ln32_reg_1586_pp1_iter3_reg,
      I4 => sext_ln39_4_fu_1360_p1(14),
      O => ram_reg_6_i_19_n_5
    );
ram_reg_6_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F1DF0E2"
    )
        port map (
      I0 => buffer_0_reg_553(13),
      I1 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I2 => sext_ln34_reg_1544(15),
      I3 => and_ln32_reg_1586_pp1_iter3_reg,
      I4 => sext_ln39_4_fu_1360_p1(13),
      O => ram_reg_6_i_20_n_5
    );
ram_reg_6_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F1DF0E2"
    )
        port map (
      I0 => buffer_0_reg_553(12),
      I1 => icmp_ln33_reg_1576_pp1_iter3_reg,
      I2 => sext_ln34_reg_1544(12),
      I3 => and_ln32_reg_1586_pp1_iter3_reg,
      I4 => sext_ln39_4_fu_1360_p1(12),
      O => ram_reg_6_i_21_n_5
    );
ram_reg_6_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_4_i_8_n_5,
      CO(3) => ram_reg_6_i_8_n_5,
      CO(2) => ram_reg_6_i_8_n_6,
      CO(1) => ram_reg_6_i_8_n_7,
      CO(0) => ram_reg_6_i_8_n_8,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln39_4_fu_1360_p1(15 downto 12),
      O(3 downto 0) => trunc_ln46_fu_1378_p1(15 downto 12),
      S(3) => ram_reg_6_i_18_n_5,
      S(2) => ram_reg_6_i_19_n_5,
      S(1) => ram_reg_6_i_20_n_5,
      S(0) => ram_reg_6_i_21_n_5
    );
\select_ln32_10_reg_1581[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_h_0_reg_520_reg(0),
      I1 => icmp_ln33_fu_1063_p2,
      O => select_ln32_10_fu_1107_p3(1)
    );
\select_ln32_10_reg_1581[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"36"
    )
        port map (
      I0 => out_h_0_reg_520_reg(0),
      I1 => out_h_0_reg_520_reg(1),
      I2 => icmp_ln33_fu_1063_p2,
      O => select_ln32_10_fu_1107_p3(2)
    );
\select_ln32_10_reg_1581[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F1E"
    )
        port map (
      I0 => out_h_0_reg_520_reg(0),
      I1 => out_h_0_reg_520_reg(1),
      I2 => out_h_0_reg_520_reg(2),
      I3 => icmp_ln33_fu_1063_p2,
      O => select_ln32_10_fu_1107_p3(3)
    );
\select_ln32_10_reg_1581[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF0F01E"
    )
        port map (
      I0 => out_h_0_reg_520_reg(2),
      I1 => out_h_0_reg_520_reg(1),
      I2 => out_h_0_reg_520_reg(3),
      I3 => out_h_0_reg_520_reg(0),
      I4 => icmp_ln33_fu_1063_p2,
      O => select_ln32_10_fu_1107_p3(4)
    );
\select_ln32_10_reg_1581[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F300CF2"
    )
        port map (
      I0 => out_h_0_reg_520_reg(2),
      I1 => out_h_0_reg_520_reg(0),
      I2 => out_h_0_reg_520_reg(3),
      I3 => out_h_0_reg_520_reg(1),
      I4 => icmp_ln33_fu_1063_p2,
      O => select_ln32_10_fu_1107_p3(5)
    );
\select_ln32_10_reg_1581[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7B04BA44"
    )
        port map (
      I0 => out_h_0_reg_520_reg(1),
      I1 => out_h_0_reg_520_reg(3),
      I2 => out_h_0_reg_520_reg(0),
      I3 => out_h_0_reg_520_reg(2),
      I4 => icmp_ln33_fu_1063_p2,
      O => select_ln32_10_fu_1107_p3(6)
    );
\select_ln32_10_reg_1581[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E00FA00"
    )
        port map (
      I0 => out_h_0_reg_520_reg(2),
      I1 => out_h_0_reg_520_reg(0),
      I2 => out_h_0_reg_520_reg(1),
      I3 => out_h_0_reg_520_reg(3),
      I4 => icmp_ln33_fu_1063_p2,
      O => select_ln32_10_fu_1107_p3(7)
    );
\select_ln32_10_reg_1581_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_18,
      D => select_ln32_10_fu_1107_p3(1),
      Q => select_ln32_10_reg_1581_reg(0),
      R => '0'
    );
\select_ln32_10_reg_1581_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_18,
      D => select_ln32_10_fu_1107_p3(2),
      Q => select_ln32_10_reg_1581_reg(1),
      R => '0'
    );
\select_ln32_10_reg_1581_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_18,
      D => select_ln32_10_fu_1107_p3(3),
      Q => select_ln32_10_reg_1581_reg(2),
      R => '0'
    );
\select_ln32_10_reg_1581_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_18,
      D => select_ln32_10_fu_1107_p3(4),
      Q => select_ln32_10_reg_1581_reg(3),
      R => '0'
    );
\select_ln32_10_reg_1581_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_18,
      D => select_ln32_10_fu_1107_p3(5),
      Q => select_ln32_10_reg_1581_reg(4),
      R => '0'
    );
\select_ln32_10_reg_1581_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_18,
      D => select_ln32_10_fu_1107_p3(6),
      Q => select_ln32_10_reg_1581_reg(5),
      R => '0'
    );
\select_ln32_10_reg_1581_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_18,
      D => select_ln32_10_fu_1107_p3(7),
      Q => select_ln32_10_reg_1581_reg(6),
      R => '0'
    );
\select_ln36_11_reg_1601[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1D00E2"
    )
        port map (
      I0 => out_w_0_reg_542(0),
      I1 => in_d_0_reg_5631,
      I2 => select_ln36_11_reg_1601(0),
      I3 => icmp_ln33_fu_1063_p2,
      I4 => p_1_in,
      O => select_ln36_11_fu_1173_p3(0)
    );
\select_ln36_11_reg_1601[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA56A60000FC0C"
    )
        port map (
      I0 => select_ln32_fu_1069_p3(0),
      I1 => out_w_0_reg_542(1),
      I2 => in_d_0_reg_5631,
      I3 => select_ln36_11_reg_1601(1),
      I4 => icmp_ln33_fu_1063_p2,
      I5 => p_1_in,
      O => select_ln36_11_fu_1173_p3(1)
    );
\select_ln36_11_reg_1601[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEAAA2A"
    )
        port map (
      I0 => out_w_0_reg_542(0),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => \icmp_ln31_reg_1567_reg_n_5_[0]\,
      I4 => select_ln36_11_reg_1601(0),
      I5 => icmp_ln33_fu_1063_p2,
      O => select_ln32_fu_1069_p3(0)
    );
\select_ln36_11_reg_1601[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA56A60000FC0C"
    )
        port map (
      I0 => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_24,
      I1 => out_w_0_reg_542(2),
      I2 => in_d_0_reg_5631,
      I3 => select_ln36_11_reg_1601(2),
      I4 => icmp_ln33_fu_1063_p2,
      I5 => p_1_in,
      O => select_ln36_11_fu_1173_p3(2)
    );
\select_ln36_11_reg_1601[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_21,
      I2 => ap_enable_reg_pp1_iter0,
      O => indvar_flatten18_reg_5090
    );
\select_ln36_11_reg_1601[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0000FC0C"
    )
        port map (
      I0 => A(3),
      I1 => out_w_0_reg_542(3),
      I2 => in_d_0_reg_5631,
      I3 => select_ln36_11_reg_1601(3),
      I4 => icmp_ln33_fu_1063_p2,
      I5 => p_1_in,
      O => select_ln36_11_fu_1173_p3(3)
    );
\select_ln36_11_reg_1601_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5090,
      D => select_ln36_11_fu_1173_p3(0),
      Q => select_ln36_11_reg_1601(0),
      R => '0'
    );
\select_ln36_11_reg_1601_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5090,
      D => select_ln36_11_fu_1173_p3(1),
      Q => select_ln36_11_reg_1601(1),
      R => '0'
    );
\select_ln36_11_reg_1601_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5090,
      D => select_ln36_11_fu_1173_p3(2),
      Q => select_ln36_11_reg_1601(2),
      R => '0'
    );
\select_ln36_11_reg_1601_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5090,
      D => select_ln36_11_fu_1173_p3(3),
      Q => select_ln36_11_reg_1601(3),
      R => '0'
    );
\sext_ln34_reg_1544[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \out_d_0_reg_476_reg_n_5_[0]\,
      I1 => \out_d_0_reg_476_reg_n_5_[2]\,
      I2 => \out_d_0_reg_476_reg_n_5_[1]\,
      O => \sext_ln34_reg_1544[0]_i_1_n_5\
    );
\sext_ln34_reg_1544[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \out_d_0_reg_476_reg_n_5_[2]\,
      I1 => \out_d_0_reg_476_reg_n_5_[1]\,
      O => \sext_ln34_reg_1544[11]_i_1_n_5\
    );
\sext_ln34_reg_1544[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_d_0_reg_476_reg_n_5_[1]\,
      I1 => \out_d_0_reg_476_reg_n_5_[2]\,
      O => \sext_ln34_reg_1544[12]_i_1_n_5\
    );
\sext_ln34_reg_1544[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \out_d_0_reg_476_reg_n_5_[1]\,
      I1 => \out_d_0_reg_476_reg_n_5_[0]\,
      I2 => ap_CS_fsm_state2,
      O => \sext_ln34_reg_1544[15]_i_1_n_5\
    );
\sext_ln34_reg_1544[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \out_d_0_reg_476_reg_n_5_[1]\,
      I1 => \out_d_0_reg_476_reg_n_5_[0]\,
      I2 => \out_d_0_reg_476_reg_n_5_[2]\,
      O => \sext_ln34_reg_1544[1]_i_1_n_5\
    );
\sext_ln34_reg_1544[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \out_d_0_reg_476_reg_n_5_[2]\,
      I1 => \out_d_0_reg_476_reg_n_5_[0]\,
      I2 => \out_d_0_reg_476_reg_n_5_[1]\,
      O => \sext_ln34_reg_1544[2]_i_1_n_5\
    );
\sext_ln34_reg_1544[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \out_d_0_reg_476_reg_n_5_[1]\,
      I1 => \out_d_0_reg_476_reg_n_5_[2]\,
      I2 => \out_d_0_reg_476_reg_n_5_[0]\,
      O => \sext_ln34_reg_1544[3]_i_1_n_5\
    );
\sext_ln34_reg_1544[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \out_d_0_reg_476_reg_n_5_[0]\,
      I1 => \out_d_0_reg_476_reg_n_5_[2]\,
      I2 => \out_d_0_reg_476_reg_n_5_[1]\,
      O => \sext_ln34_reg_1544[4]_i_1_n_5\
    );
\sext_ln34_reg_1544[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out_d_0_reg_476_reg_n_5_[0]\,
      I1 => \out_d_0_reg_476_reg_n_5_[2]\,
      I2 => \out_d_0_reg_476_reg_n_5_[1]\,
      O => \sext_ln34_reg_1544[5]_i_1_n_5\
    );
\sext_ln34_reg_1544[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_d_0_reg_476_reg_n_5_[2]\,
      O => \sext_ln34_reg_1544[6]_i_1_n_5\
    );
\sext_ln34_reg_1544[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \out_d_0_reg_476_reg_n_5_[0]\,
      I1 => \out_d_0_reg_476_reg_n_5_[1]\,
      I2 => \out_d_0_reg_476_reg_n_5_[2]\,
      O => \sext_ln34_reg_1544[7]_i_1_n_5\
    );
\sext_ln34_reg_1544[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6D"
    )
        port map (
      I0 => \out_d_0_reg_476_reg_n_5_[0]\,
      I1 => \out_d_0_reg_476_reg_n_5_[2]\,
      I2 => \out_d_0_reg_476_reg_n_5_[1]\,
      O => \sext_ln34_reg_1544[8]_i_1_n_5\
    );
\sext_ln34_reg_1544[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA8A"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_d_0_reg_476_reg_n_5_[0]\,
      I2 => \out_d_0_reg_476_reg_n_5_[3]\,
      I3 => \out_d_0_reg_476_reg_n_5_[1]\,
      I4 => \out_d_0_reg_476_reg_n_5_[2]\,
      O => i_0_reg_4980
    );
\sext_ln34_reg_1544[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => \out_d_0_reg_476_reg_n_5_[2]\,
      I1 => \out_d_0_reg_476_reg_n_5_[1]\,
      I2 => \out_d_0_reg_476_reg_n_5_[0]\,
      O => \sext_ln34_reg_1544[9]_i_2_n_5\
    );
\sext_ln34_reg_1544_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_4980,
      D => \sext_ln34_reg_1544[0]_i_1_n_5\,
      Q => sext_ln34_reg_1544(0),
      R => '0'
    );
\sext_ln34_reg_1544_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => i_0_reg_4980,
      D => \sext_ln34_reg_1544[11]_i_1_n_5\,
      Q => sext_ln34_reg_1544(11),
      S => \sext_ln34_reg_1544[15]_i_1_n_5\
    );
\sext_ln34_reg_1544_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => i_0_reg_4980,
      D => \sext_ln34_reg_1544[12]_i_1_n_5\,
      Q => sext_ln34_reg_1544(12),
      S => \sext_ln34_reg_1544[15]_i_1_n_5\
    );
\sext_ln34_reg_1544_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => i_0_reg_4980,
      D => \out_d_0_reg_476_reg_n_5_[2]\,
      Q => sext_ln34_reg_1544(15),
      S => \sext_ln34_reg_1544[15]_i_1_n_5\
    );
\sext_ln34_reg_1544_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_4980,
      D => \sext_ln34_reg_1544[1]_i_1_n_5\,
      Q => sext_ln34_reg_1544(1),
      R => '0'
    );
\sext_ln34_reg_1544_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_4980,
      D => \sext_ln34_reg_1544[2]_i_1_n_5\,
      Q => sext_ln34_reg_1544(2),
      R => '0'
    );
\sext_ln34_reg_1544_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_4980,
      D => \sext_ln34_reg_1544[3]_i_1_n_5\,
      Q => sext_ln34_reg_1544(3),
      R => '0'
    );
\sext_ln34_reg_1544_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_4980,
      D => \sext_ln34_reg_1544[4]_i_1_n_5\,
      Q => sext_ln34_reg_1544(4),
      R => '0'
    );
\sext_ln34_reg_1544_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_4980,
      D => \sext_ln34_reg_1544[5]_i_1_n_5\,
      Q => sext_ln34_reg_1544(5),
      R => '0'
    );
\sext_ln34_reg_1544_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => i_0_reg_4980,
      D => \sext_ln34_reg_1544[6]_i_1_n_5\,
      Q => sext_ln34_reg_1544(6),
      S => \sext_ln34_reg_1544[15]_i_1_n_5\
    );
\sext_ln34_reg_1544_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_4980,
      D => \sext_ln34_reg_1544[7]_i_1_n_5\,
      Q => sext_ln34_reg_1544(7),
      R => '0'
    );
\sext_ln34_reg_1544_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_4980,
      D => \sext_ln34_reg_1544[8]_i_1_n_5\,
      Q => sext_ln34_reg_1544(8),
      R => '0'
    );
\sext_ln34_reg_1544_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_4980,
      D => \sext_ln34_reg_1544[9]_i_2_n_5\,
      Q => sext_ln34_reg_1544(9),
      R => '0'
    );
\shl_ln_reg_1551_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_4980,
      D => \out_d_0_reg_476_reg_n_5_[0]\,
      Q => shl_ln_reg_1551(4),
      R => '0'
    );
\shl_ln_reg_1551_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_4980,
      D => \out_d_0_reg_476_reg_n_5_[1]\,
      Q => shl_ln_reg_1551(5),
      R => '0'
    );
\shl_ln_reg_1551_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_4980,
      D => \out_d_0_reg_476_reg_n_5_[2]\,
      Q => shl_ln_reg_1551(6),
      R => '0'
    );
\trunc_ln39_reg_1612[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_21,
      I2 => p_1_in,
      I3 => icmp_ln33_fu_1063_p2,
      O => \trunc_ln39_reg_1612[3]_i_1_n_5\
    );
\trunc_ln39_reg_1612_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => trunc_ln39_reg_1612(0),
      Q => \trunc_ln39_reg_1612_pp1_iter1_reg_reg_n_5_[0]\,
      R => '0'
    );
\trunc_ln39_reg_1612_pp1_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => trunc_ln39_reg_1612(1),
      Q => \trunc_ln39_reg_1612_pp1_iter1_reg_reg_n_5_[1]\,
      R => '0'
    );
\trunc_ln39_reg_1612_pp1_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => trunc_ln39_reg_1612(2),
      Q => p_2_in,
      R => '0'
    );
\trunc_ln39_reg_1612_pp1_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => trunc_ln39_reg_1612(3),
      Q => \trunc_ln39_reg_1612_pp1_iter1_reg_reg_n_5_[3]\,
      R => '0'
    );
\trunc_ln39_reg_1612_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_18,
      D => ap_phi_mux_in_d_0_phi_fu_567_p4(0),
      Q => trunc_ln39_reg_1612(0),
      R => \trunc_ln39_reg_1612[3]_i_1_n_5\
    );
\trunc_ln39_reg_1612_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_18,
      D => ap_phi_mux_in_d_0_phi_fu_567_p4(1),
      Q => trunc_ln39_reg_1612(1),
      R => \trunc_ln39_reg_1612[3]_i_1_n_5\
    );
\trunc_ln39_reg_1612_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_18,
      D => ap_phi_mux_in_d_0_phi_fu_567_p4(2),
      Q => trunc_ln39_reg_1612(2),
      R => \trunc_ln39_reg_1612[3]_i_1_n_5\
    );
\trunc_ln39_reg_1612_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_18,
      D => ap_phi_mux_in_d_0_phi_fu_567_p4(3),
      Q => trunc_ln39_reg_1612(3),
      R => \trunc_ln39_reg_1612[3]_i_1_n_5\
    );
\zext_ln24_reg_1525_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_487(10),
      Q => zext_ln24_reg_1525(10),
      R => '0'
    );
\zext_ln24_reg_1525_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_487(2),
      Q => zext_ln24_reg_1525(2),
      R => '0'
    );
\zext_ln24_reg_1525_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_487(3),
      Q => zext_ln24_reg_1525(3),
      R => '0'
    );
\zext_ln24_reg_1525_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_487(4),
      Q => zext_ln24_reg_1525(4),
      R => '0'
    );
\zext_ln24_reg_1525_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_487(5),
      Q => zext_ln24_reg_1525(5),
      R => '0'
    );
\zext_ln24_reg_1525_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_487(6),
      Q => zext_ln24_reg_1525(6),
      R => '0'
    );
\zext_ln24_reg_1525_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_487(7),
      Q => zext_ln24_reg_1525(7),
      R => '0'
    );
\zext_ln24_reg_1525_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_487(8),
      Q => zext_ln24_reg_1525(8),
      R => '0'
    );
\zext_ln24_reg_1525_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_487(9),
      Q => zext_ln24_reg_1525(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_2 is
  port (
    \ap_CS_fsm_reg[25]\ : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 13 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[25]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[39]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_d_0_reg_336_reg[3]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    trunc_ln46_fu_1078_p1 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    ram_reg_0_0 : in STD_LOGIC;
    ram_reg_0_1 : in STD_LOGIC;
    ram_reg_0_2 : in STD_LOGIC;
    ram_reg_0_3 : in STD_LOGIC;
    ram_reg_0_4 : in STD_LOGIC;
    ram_reg_0_5 : in STD_LOGIC;
    ram_reg_0_6 : in STD_LOGIC;
    ram_reg_0_7 : in STD_LOGIC;
    ram_reg_0_8 : in STD_LOGIC;
    ram_reg_0_9 : in STD_LOGIC;
    ram_reg_0_10 : in STD_LOGIC;
    ram_reg_0_11 : in STD_LOGIC;
    ram_reg_0_12 : in STD_LOGIC;
    ram_reg_0_13 : in STD_LOGIC;
    ram_reg_0_14 : in STD_LOGIC;
    ram_reg_0_15 : in STD_LOGIC;
    ram_reg_0_16 : in STD_LOGIC;
    ram_reg_0_17 : in STD_LOGIC;
    ram_reg_0_18 : in STD_LOGIC;
    ram_reg_0_19 : in STD_LOGIC;
    ram_reg_0_20 : in STD_LOGIC;
    ram_reg_0_21 : in STD_LOGIC;
    ram_reg_0_22 : in STD_LOGIC;
    ram_reg_0_23 : in STD_LOGIC;
    ram_reg_0_24 : in STD_LOGIC;
    ram_reg_0_25 : in STD_LOGIC;
    ram_reg_0_26 : in STD_LOGIC;
    ram_reg_0_27 : in STD_LOGIC;
    ram_reg_0_28 : in STD_LOGIC;
    ram_reg_0_29 : in STD_LOGIC;
    ram_reg_0_30 : in STD_LOGIC;
    ram_reg_0_31 : in STD_LOGIC;
    ram_reg_0_32 : in STD_LOGIC;
    ram_reg_0_33 : in STD_LOGIC;
    ram_reg_0_34 : in STD_LOGIC;
    ram_reg_0_35 : in STD_LOGIC;
    ram_reg_0_36 : in STD_LOGIC;
    MemBank_A_address01 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    input_r_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    output_r_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_0_37 : in STD_LOGIC;
    ram_reg_0_38 : in STD_LOGIC;
    ram_reg_0_39 : in STD_LOGIC;
    ram_reg_0_40 : in STD_LOGIC;
    ram_reg_0_41 : in STD_LOGIC;
    ram_reg_0_42 : in STD_LOGIC;
    ram_reg_0_43 : in STD_LOGIC;
    ram_reg_0_44 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_7_0 : in STD_LOGIC;
    grp_pointwise_conv2d_fix_2_fu_491_ap_start_reg : in STD_LOGIC;
    ram_reg_0_45 : in STD_LOGIC;
    ram_reg_0_46 : in STD_LOGIC;
    ram_reg_0_47 : in STD_LOGIC;
    ram_reg_0_48 : in STD_LOGIC;
    ram_reg_0_49 : in STD_LOGIC;
    ram_reg_0_50 : in STD_LOGIC;
    ram_reg_0_51 : in STD_LOGIC;
    ram_reg_0_52 : in STD_LOGIC;
    ram_reg_0_53 : in STD_LOGIC;
    ram_reg_0_54 : in STD_LOGIC;
    ram_reg_0_55 : in STD_LOGIC;
    ram_reg_0_56 : in STD_LOGIC;
    ram_reg_0_57 : in STD_LOGIC;
    ram_reg_0_58 : in STD_LOGIC;
    ram_reg_0_59 : in STD_LOGIC;
    ram_reg_0_60 : in STD_LOGIC;
    ram_reg_0_61 : in STD_LOGIC;
    ram_reg_0_62 : in STD_LOGIC;
    ram_reg_0_63 : in STD_LOGIC;
    ram_reg_0_64 : in STD_LOGIC;
    ram_reg_0_65 : in STD_LOGIC;
    ram_reg_0_66 : in STD_LOGIC;
    ram_reg_0_67 : in STD_LOGIC;
    ram_reg_0_68 : in STD_LOGIC;
    ram_reg_0_69 : in STD_LOGIC;
    ram_reg_0_70 : in STD_LOGIC;
    ram_reg_0_71 : in STD_LOGIC;
    ram_reg_0_72 : in STD_LOGIC;
    ram_reg_0_73 : in STD_LOGIC;
    ram_reg_0_74 : in STD_LOGIC;
    ram_reg_0_75 : in STD_LOGIC;
    ram_reg_0_76 : in STD_LOGIC;
    ram_reg_0_77 : in STD_LOGIC;
    ram_reg_0_78 : in STD_LOGIC;
    ram_reg_0_79 : in STD_LOGIC;
    ram_reg_0_80 : in STD_LOGIC;
    ram_reg_0_81 : in STD_LOGIC;
    ram_reg_0_82 : in STD_LOGIC;
    ram_reg_0_83 : in STD_LOGIC;
    ram_reg_0_84 : in STD_LOGIC;
    ram_reg_0_85 : in STD_LOGIC;
    ram_reg_0_86 : in STD_LOGIC;
    ram_reg_0_87 : in STD_LOGIC;
    ram_reg_0_88 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ram_reg_0_89 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    sext_ln47_2_fu_1411_p1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_0_i_45_0 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    output_r_ce0 : in STD_LOGIC;
    ram_reg_0_90 : in STD_LOGIC;
    MemBank_B_address010_out : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    output_r_we0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_2 is
  signal add_ln24_fu_438_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal add_ln24_reg_1224 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \add_ln24_reg_1224[4]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln24_reg_1224[5]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln24_reg_1224[8]_i_2_n_5\ : STD_LOGIC;
  signal add_ln31_fu_766_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal add_ln47_fu_944_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal add_ln47_reg_1324 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal add_ln47_reg_13240 : STD_LOGIC;
  signal \add_ln47_reg_1324[6]_i_3_n_5\ : STD_LOGIC;
  signal add_ln47_reg_1324_pp1_iter2_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal add_ln47_reg_1324_pp1_iter3_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal and_ln32_reg_1277 : STD_LOGIC;
  signal and_ln32_reg_1277_pp1_iter1_reg : STD_LOGIC;
  signal and_ln32_reg_1277_pp1_iter2_reg : STD_LOGIC;
  signal and_ln32_reg_1277_pp1_iter3_reg : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_2__1_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter0_i_1__1_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter1_i_1__1_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp1_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter3 : STD_LOGIC;
  signal ap_phi_mux_in_d_0_phi_fu_427_p4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal buffer_0_reg_413 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \buffer_0_reg_413[11]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[11]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[11]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[11]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[11]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[11]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[11]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[11]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[15]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[15]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[15]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[15]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[15]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[15]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[15]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[15]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[19]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[19]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[19]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[19]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[19]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[19]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[19]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[19]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[22]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[22]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[22]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[22]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[22]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[22]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[3]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[3]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[3]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[3]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[3]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[3]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[3]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[3]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[7]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[7]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[7]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[7]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[7]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[7]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[7]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413[7]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[19]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[19]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[19]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[19]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[19]_i_1_n_9\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[22]_i_2_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[22]_i_2_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[22]_i_2_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[22]_i_2_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[22]_i_2_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[3]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_413_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_491_ap_done : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_491_ap_ready : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_491_output_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_pointwise_conv2d_fix_2_fu_491_output_r_ce0 : STD_LOGIC;
  signal i_0_reg_358 : STD_LOGIC;
  signal i_0_reg_3580 : STD_LOGIC;
  signal i_0_reg_358_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i_fu_500_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal icmp_ln31_fu_760_p2 : STD_LOGIC;
  signal icmp_ln31_reg_1258_pp1_iter1_reg : STD_LOGIC;
  signal icmp_ln31_reg_1258_pp1_iter2_reg : STD_LOGIC;
  signal icmp_ln31_reg_1258_pp1_iter3_reg : STD_LOGIC;
  signal \icmp_ln31_reg_1258_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln33_fu_778_p2 : STD_LOGIC;
  signal icmp_ln33_reg_1267 : STD_LOGIC;
  signal icmp_ln33_reg_1267_pp1_iter1_reg : STD_LOGIC;
  signal icmp_ln33_reg_1267_pp1_iter2_reg : STD_LOGIC;
  signal icmp_ln33_reg_1267_pp1_iter3_reg : STD_LOGIC;
  signal icmp_ln36_3_fu_939_p2 : STD_LOGIC;
  signal icmp_ln36_3_reg_1320 : STD_LOGIC;
  signal \icmp_ln36_3_reg_1320[0]_i_1_n_5\ : STD_LOGIC;
  signal icmp_ln36_3_reg_1320_pp1_iter2_reg : STD_LOGIC;
  signal icmp_ln36_3_reg_1320_pp1_iter3_reg : STD_LOGIC;
  signal in_d_0_reg_423 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_d_fu_902_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_d_reg_1304 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal indvar_flatten18_reg_3690 : STD_LOGIC;
  signal \indvar_flatten18_reg_369[8]_i_2_n_5\ : STD_LOGIC;
  signal indvar_flatten18_reg_369_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \indvar_flatten_reg_391[3]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_391[4]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_391[5]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_391[6]_i_2_n_5\ : STD_LOGIC;
  signal indvar_flatten_reg_391_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal kernel_buffer_15_016_fu_306 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_016_fu_3060 : STD_LOGIC;
  signal kernel_buffer_15_31_fu_254 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_31_fu_2540 : STD_LOGIC;
  signal kernel_buffer_15_32_fu_258 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_32_fu_2580 : STD_LOGIC;
  signal kernel_buffer_15_33_fu_262 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_33_fu_2620 : STD_LOGIC;
  signal kernel_buffer_15_34_fu_266 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_34_fu_2660 : STD_LOGIC;
  signal kernel_buffer_15_35_fu_270 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_35_fu_2700 : STD_LOGIC;
  signal kernel_buffer_15_36_fu_274 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_36_fu_2740 : STD_LOGIC;
  signal kernel_buffer_15_37_fu_278 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_37_fu_2780 : STD_LOGIC;
  signal kernel_buffer_15_38_fu_282 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_38_fu_2820 : STD_LOGIC;
  signal kernel_buffer_15_39_fu_286 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_39_fu_2860 : STD_LOGIC;
  signal kernel_buffer_15_40_fu_290 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_40_fu_2900 : STD_LOGIC;
  signal kernel_buffer_15_41_fu_294 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_41_fu_2940 : STD_LOGIC;
  signal kernel_buffer_15_42_fu_298 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_42_fu_2980 : STD_LOGIC;
  signal kernel_buffer_15_43_fu_302 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_43_fu_3020 : STD_LOGIC;
  signal kernel_buffer_15_fu_250 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_fu_2500 : STD_LOGIC;
  signal \kernel_buffer_15_fu_250[31]_i_3_n_5\ : STD_LOGIC;
  signal \kernel_buffer_15_fu_250[31]_i_4_n_5\ : STD_LOGIC;
  signal \kernel_buffer_15_fu_250[31]_i_5_n_5\ : STD_LOGIC;
  signal \kernel_buffer_15_fu_250[6]_i_2_n_5\ : STD_LOGIC;
  signal \kernel_buffer_15_fu_250[6]_i_3_n_5\ : STD_LOGIC;
  signal \kernel_buffer_15_fu_250[6]_i_4_n_5\ : STD_LOGIC;
  signal \kernel_buffer_15_fu_250[6]_i_5_n_5\ : STD_LOGIC;
  signal merge_i_fu_515_p66 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mul_ln39_fu_1034_p2_i_1_n_5 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_100 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_101 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_102 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_103 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_104 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_105 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_106 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_107 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_108 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_109 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_110 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_111 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_112 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_113 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_114 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_115 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_116 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_117 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_118 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_119 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_120 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_121 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_122 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_123 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_124 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_125 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_126 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_127 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_128 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_129 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_130 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_131 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_132 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_133 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_134 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_135 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_136 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_137 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_138 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_139 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_140 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_141 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_142 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_143 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_144 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_145 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_146 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_147 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_148 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_149 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_150 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_151 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_152 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_153 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_154 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_155 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_156 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_157 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_158 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_63 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_64 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_65 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_66 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_67 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_68 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_69 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_70 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_71 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_72 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_73 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_74 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_75 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_76 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_77 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_78 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_79 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_80 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_81 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_82 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_83 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_84 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_85 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_86 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_87 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_88 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_89 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_90 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_91 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_92 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_93 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_94 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_95 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_96 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_97 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_98 : STD_LOGIC;
  signal mul_ln39_fu_1034_p2_n_99 : STD_LOGIC;
  signal \mul_ln39_reg_1339[16]_i_1_n_5\ : STD_LOGIC;
  signal mul_ln39_reg_1339_reg_n_63 : STD_LOGIC;
  signal mul_ln39_reg_1339_reg_n_64 : STD_LOGIC;
  signal mul_ln39_reg_1339_reg_n_65 : STD_LOGIC;
  signal mul_ln39_reg_1339_reg_n_66 : STD_LOGIC;
  signal mul_ln39_reg_1339_reg_n_67 : STD_LOGIC;
  signal mul_ln39_reg_1339_reg_n_68 : STD_LOGIC;
  signal mul_ln39_reg_1339_reg_n_69 : STD_LOGIC;
  signal mul_ln39_reg_1339_reg_n_70 : STD_LOGIC;
  signal mul_ln39_reg_1339_reg_n_71 : STD_LOGIC;
  signal mul_ln39_reg_1339_reg_n_72 : STD_LOGIC;
  signal mul_ln39_reg_1339_reg_n_73 : STD_LOGIC;
  signal mul_ln39_reg_1339_reg_n_74 : STD_LOGIC;
  signal mul_ln39_reg_1339_reg_n_75 : STD_LOGIC;
  signal mul_ln39_reg_1339_reg_n_76 : STD_LOGIC;
  signal mul_ln39_reg_1339_reg_n_77 : STD_LOGIC;
  signal mul_ln39_reg_1339_reg_n_78 : STD_LOGIC;
  signal mul_ln39_reg_1339_reg_n_79 : STD_LOGIC;
  signal mul_ln39_reg_1339_reg_n_80 : STD_LOGIC;
  signal mul_ln39_reg_1339_reg_n_81 : STD_LOGIC;
  signal mul_ln39_reg_1339_reg_n_82 : STD_LOGIC;
  signal mul_ln39_reg_1339_reg_n_83 : STD_LOGIC;
  signal mul_ln39_reg_1339_reg_n_84 : STD_LOGIC;
  signal mul_ln39_reg_1339_reg_n_85 : STD_LOGIC;
  signal mul_ln39_reg_1339_reg_n_86 : STD_LOGIC;
  signal mul_ln39_reg_1339_reg_n_87 : STD_LOGIC;
  signal mul_ln39_reg_1339_reg_n_88 : STD_LOGIC;
  signal mul_ln39_reg_1339_reg_n_89 : STD_LOGIC;
  signal mul_ln39_reg_1339_reg_n_90 : STD_LOGIC;
  signal mul_ln39_reg_1339_reg_n_91 : STD_LOGIC;
  signal mul_ln39_reg_1339_reg_n_92 : STD_LOGIC;
  signal mul_ln39_reg_1339_reg_n_93 : STD_LOGIC;
  signal mul_ln39_reg_1339_reg_n_94 : STD_LOGIC;
  signal mul_ln39_reg_1339_reg_n_95 : STD_LOGIC;
  signal network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_25 : STD_LOGIC;
  signal network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_29 : STD_LOGIC;
  signal network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_30 : STD_LOGIC;
  signal network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_5 : STD_LOGIC;
  signal out_d_0_reg_336 : STD_LOGIC;
  signal \out_d_0_reg_336_reg_n_5_[0]\ : STD_LOGIC;
  signal \out_d_0_reg_336_reg_n_5_[1]\ : STD_LOGIC;
  signal \out_d_0_reg_336_reg_n_5_[2]\ : STD_LOGIC;
  signal \out_d_0_reg_336_reg_n_5_[3]\ : STD_LOGIC;
  signal out_d_fu_450_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_d_reg_1233 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \out_h_0_reg_380[0]_i_1_n_5\ : STD_LOGIC;
  signal \out_h_0_reg_380[1]_i_1_n_5\ : STD_LOGIC;
  signal \out_h_0_reg_380[2]_i_1_n_5\ : STD_LOGIC;
  signal out_w_0_reg_402 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal phi_mul_reg_347 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ram_reg_0_i_143_n_5 : STD_LOGIC;
  signal ram_reg_0_i_143_n_6 : STD_LOGIC;
  signal ram_reg_0_i_143_n_7 : STD_LOGIC;
  signal ram_reg_0_i_143_n_8 : STD_LOGIC;
  signal ram_reg_0_i_144_n_7 : STD_LOGIC;
  signal ram_reg_0_i_144_n_8 : STD_LOGIC;
  signal ram_reg_0_i_149_n_5 : STD_LOGIC;
  signal ram_reg_0_i_161_n_5 : STD_LOGIC;
  signal ram_reg_0_i_169_n_5 : STD_LOGIC;
  signal ram_reg_0_i_178_n_8 : STD_LOGIC;
  signal ram_reg_0_i_197_n_5 : STD_LOGIC;
  signal ram_reg_0_i_197_n_6 : STD_LOGIC;
  signal ram_reg_0_i_197_n_7 : STD_LOGIC;
  signal ram_reg_0_i_197_n_8 : STD_LOGIC;
  signal ram_reg_0_i_220_n_5 : STD_LOGIC;
  signal ram_reg_0_i_220_n_6 : STD_LOGIC;
  signal ram_reg_0_i_220_n_7 : STD_LOGIC;
  signal ram_reg_0_i_220_n_8 : STD_LOGIC;
  signal ram_reg_0_i_296_n_5 : STD_LOGIC;
  signal ram_reg_0_i_297_n_5 : STD_LOGIC;
  signal ram_reg_0_i_298_n_5 : STD_LOGIC;
  signal ram_reg_0_i_299_n_5 : STD_LOGIC;
  signal ram_reg_0_i_300_n_5 : STD_LOGIC;
  signal ram_reg_0_i_300_n_6 : STD_LOGIC;
  signal ram_reg_0_i_300_n_7 : STD_LOGIC;
  signal ram_reg_0_i_300_n_8 : STD_LOGIC;
  signal ram_reg_0_i_303_n_5 : STD_LOGIC;
  signal ram_reg_0_i_304_n_5 : STD_LOGIC;
  signal ram_reg_0_i_305_n_5 : STD_LOGIC;
  signal ram_reg_0_i_331_n_5 : STD_LOGIC;
  signal ram_reg_0_i_332_n_5 : STD_LOGIC;
  signal ram_reg_0_i_356_n_5 : STD_LOGIC;
  signal ram_reg_0_i_357_n_5 : STD_LOGIC;
  signal ram_reg_0_i_358_n_5 : STD_LOGIC;
  signal ram_reg_0_i_359_n_5 : STD_LOGIC;
  signal ram_reg_0_i_360_n_5 : STD_LOGIC;
  signal ram_reg_0_i_36_n_5 : STD_LOGIC;
  signal ram_reg_0_i_384_n_5 : STD_LOGIC;
  signal ram_reg_0_i_385_n_5 : STD_LOGIC;
  signal ram_reg_0_i_386_n_5 : STD_LOGIC;
  signal ram_reg_0_i_387_n_5 : STD_LOGIC;
  signal ram_reg_0_i_43_n_5 : STD_LOGIC;
  signal ram_reg_0_i_45_n_5 : STD_LOGIC;
  signal ram_reg_0_i_46_n_5 : STD_LOGIC;
  signal ram_reg_0_i_478_n_5 : STD_LOGIC;
  signal ram_reg_0_i_479_n_5 : STD_LOGIC;
  signal ram_reg_0_i_480_n_5 : STD_LOGIC;
  signal ram_reg_0_i_481_n_5 : STD_LOGIC;
  signal ram_reg_0_i_482_n_5 : STD_LOGIC;
  signal ram_reg_0_i_48_n_5 : STD_LOGIC;
  signal ram_reg_0_i_52_n_5 : STD_LOGIC;
  signal ram_reg_0_i_56_n_5 : STD_LOGIC;
  signal ram_reg_0_i_60_n_5 : STD_LOGIC;
  signal ram_reg_0_i_64_n_5 : STD_LOGIC;
  signal ram_reg_0_i_68_n_5 : STD_LOGIC;
  signal ram_reg_0_i_72_n_5 : STD_LOGIC;
  signal ram_reg_0_i_76_n_5 : STD_LOGIC;
  signal \ram_reg_0_i_80__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_84__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_i_88__0_n_5\ : STD_LOGIC;
  signal ram_reg_2_i_12_n_5 : STD_LOGIC;
  signal ram_reg_2_i_13_n_5 : STD_LOGIC;
  signal ram_reg_2_i_14_n_5 : STD_LOGIC;
  signal ram_reg_2_i_15_n_5 : STD_LOGIC;
  signal ram_reg_2_i_6_n_5 : STD_LOGIC;
  signal ram_reg_2_i_6_n_6 : STD_LOGIC;
  signal ram_reg_2_i_6_n_7 : STD_LOGIC;
  signal ram_reg_2_i_6_n_8 : STD_LOGIC;
  signal ram_reg_4_i_10_n_5 : STD_LOGIC;
  signal ram_reg_4_i_11_n_5 : STD_LOGIC;
  signal ram_reg_4_i_12_n_5 : STD_LOGIC;
  signal ram_reg_4_i_13_n_5 : STD_LOGIC;
  signal ram_reg_4_i_4_n_5 : STD_LOGIC;
  signal ram_reg_4_i_4_n_6 : STD_LOGIC;
  signal ram_reg_4_i_4_n_7 : STD_LOGIC;
  signal ram_reg_4_i_4_n_8 : STD_LOGIC;
  signal ram_reg_6_i_10_n_5 : STD_LOGIC;
  signal ram_reg_6_i_11_n_5 : STD_LOGIC;
  signal ram_reg_6_i_12_n_5 : STD_LOGIC;
  signal ram_reg_6_i_13_n_5 : STD_LOGIC;
  signal ram_reg_6_i_4_n_5 : STD_LOGIC;
  signal ram_reg_6_i_4_n_6 : STD_LOGIC;
  signal ram_reg_6_i_4_n_7 : STD_LOGIC;
  signal ram_reg_6_i_4_n_8 : STD_LOGIC;
  signal select_ln32_7_fu_814_p3 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal select_ln32_7_reg_1272 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal select_ln33_fu_914_p3 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal select_ln36_7_fu_868_p3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal select_ln36_7_reg_1287 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal select_ln36_7_reg_1287_pp1_iter1_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal select_ln36_8_fu_880_p3 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal select_ln36_8_reg_1293 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal select_ln36_fu_1045_p3 : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal sext_ln34_reg_1238 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \sext_ln34_reg_1238[0]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln34_reg_1238[13]_i_2_n_5\ : STD_LOGIC;
  signal \sext_ln34_reg_1238[4]_i_1_n_5\ : STD_LOGIC;
  signal sext_ln39_4_fu_1060_p1 : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal shl_ln_reg_1245 : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal tmp_6_fu_460_p10 : STD_LOGIC_VECTOR ( 12 downto 2 );
  signal tmp_fu_994_p18 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_reg_1334 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \tmp_reg_1334[31]_i_1_n_5\ : STD_LOGIC;
  signal zext_ln24_reg_1219 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal zext_ln36_fu_750_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal zext_ln39_11_fu_740_p1 : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \NLW_buffer_0_reg_413_reg[22]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buffer_0_reg_413_reg[22]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_mul_ln39_fu_1034_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_fu_1034_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_fu_1034_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_fu_1034_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_fu_1034_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_fu_1034_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_fu_1034_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln39_fu_1034_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln39_fu_1034_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln39_reg_1339_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_reg_1339_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_reg_1339_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_reg_1339_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_reg_1339_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_reg_1339_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_reg_1339_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln39_reg_1339_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln39_reg_1339_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln39_reg_1339_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_ram_reg_0_i_144_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_i_144_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_i_178_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_i_178_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_i_300_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln24_reg_1224[1]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \add_ln24_reg_1224[2]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \add_ln24_reg_1224[3]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \add_ln24_reg_1224[4]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \add_ln24_reg_1224[7]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \add_ln24_reg_1224[8]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \add_ln47_reg_1324[1]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \add_ln47_reg_1324[3]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \add_ln47_reg_1324[4]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \add_ln47_reg_1324[6]_i_3\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \ap_CS_fsm[23]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \ap_CS_fsm[24]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \ap_CS_fsm[24]_i_2\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1\ : label is "soft_lutpair256";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp1_iter0_i_1__1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp1_iter1_i_1__1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \i_0_reg_358[1]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \i_0_reg_358[2]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \i_0_reg_358[3]_i_3\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \indvar_flatten18_reg_369[1]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \indvar_flatten18_reg_369[2]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \indvar_flatten18_reg_369[3]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \indvar_flatten18_reg_369[4]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \indvar_flatten18_reg_369[7]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \indvar_flatten18_reg_369[8]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_391[1]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_391[2]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_391[3]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_391[5]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_391[6]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_391[6]_i_2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \kernel_buffer_15_fu_250[31]_i_3\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \kernel_buffer_15_fu_250[31]_i_4\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \kernel_buffer_15_fu_250[6]_i_3\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \kernel_buffer_15_fu_250[6]_i_4\ : label is "soft_lutpair267";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_ln39_fu_1034_p2 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \out_d_reg_1233[0]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \out_d_reg_1233[1]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \out_d_reg_1233[2]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \out_d_reg_1233[3]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \out_h_0_reg_380[0]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \out_h_0_reg_380[1]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \out_w_0_reg_402[2]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \ram_reg_0_i_98__0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \select_ln32_7_reg_1272[0]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \select_ln32_7_reg_1272[1]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \select_ln32_7_reg_1272[2]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \select_ln32_7_reg_1272[3]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \select_ln32_7_reg_1272[4]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \select_ln32_7_reg_1272[5]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \sext_ln34_reg_1238[0]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \sext_ln34_reg_1238[10]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \sext_ln34_reg_1238[11]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \sext_ln34_reg_1238[12]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \sext_ln34_reg_1238[13]_i_2\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \sext_ln34_reg_1238[2]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \sext_ln34_reg_1238[3]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \sext_ln34_reg_1238[4]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \sext_ln34_reg_1238[6]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \sext_ln34_reg_1238[7]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \sext_ln34_reg_1238[8]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \sext_ln34_reg_1238[9]_i_1\ : label is "soft_lutpair275";
begin
\add_ln24_reg_1224[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_347(0),
      O => add_ln24_fu_438_p2(0)
    );
\add_ln24_reg_1224[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_347(0),
      I1 => phi_mul_reg_347(1),
      O => add_ln24_fu_438_p2(1)
    );
\add_ln24_reg_1224[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => phi_mul_reg_347(0),
      I1 => phi_mul_reg_347(1),
      I2 => phi_mul_reg_347(2),
      O => add_ln24_fu_438_p2(2)
    );
\add_ln24_reg_1224[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => phi_mul_reg_347(1),
      I1 => phi_mul_reg_347(0),
      I2 => phi_mul_reg_347(2),
      I3 => phi_mul_reg_347(3),
      O => add_ln24_fu_438_p2(3)
    );
\add_ln24_reg_1224[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80007FFF"
    )
        port map (
      I0 => phi_mul_reg_347(2),
      I1 => phi_mul_reg_347(0),
      I2 => phi_mul_reg_347(1),
      I3 => phi_mul_reg_347(3),
      I4 => phi_mul_reg_347(4),
      O => \add_ln24_reg_1224[4]_i_1_n_5\
    );
\add_ln24_reg_1224[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA15555555"
    )
        port map (
      I0 => phi_mul_reg_347(4),
      I1 => phi_mul_reg_347(3),
      I2 => phi_mul_reg_347(1),
      I3 => phi_mul_reg_347(0),
      I4 => phi_mul_reg_347(2),
      I5 => phi_mul_reg_347(5),
      O => \add_ln24_reg_1224[5]_i_1_n_5\
    );
\add_ln24_reg_1224[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln24_reg_1224[8]_i_2_n_5\,
      I1 => phi_mul_reg_347(6),
      O => add_ln24_fu_438_p2(6)
    );
\add_ln24_reg_1224[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \add_ln24_reg_1224[8]_i_2_n_5\,
      I1 => phi_mul_reg_347(6),
      I2 => phi_mul_reg_347(7),
      O => add_ln24_fu_438_p2(7)
    );
\add_ln24_reg_1224[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => phi_mul_reg_347(6),
      I1 => \add_ln24_reg_1224[8]_i_2_n_5\,
      I2 => phi_mul_reg_347(7),
      I3 => phi_mul_reg_347(8),
      O => add_ln24_fu_438_p2(8)
    );
\add_ln24_reg_1224[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAAAAAA"
    )
        port map (
      I0 => phi_mul_reg_347(4),
      I1 => phi_mul_reg_347(3),
      I2 => phi_mul_reg_347(1),
      I3 => phi_mul_reg_347(0),
      I4 => phi_mul_reg_347(2),
      I5 => phi_mul_reg_347(5),
      O => \add_ln24_reg_1224[8]_i_2_n_5\
    );
\add_ln24_reg_1224_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_438_p2(0),
      Q => add_ln24_reg_1224(0),
      R => '0'
    );
\add_ln24_reg_1224_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_438_p2(1),
      Q => add_ln24_reg_1224(1),
      R => '0'
    );
\add_ln24_reg_1224_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_438_p2(2),
      Q => add_ln24_reg_1224(2),
      R => '0'
    );
\add_ln24_reg_1224_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_438_p2(3),
      Q => add_ln24_reg_1224(3),
      R => '0'
    );
\add_ln24_reg_1224_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \add_ln24_reg_1224[4]_i_1_n_5\,
      Q => add_ln24_reg_1224(4),
      R => '0'
    );
\add_ln24_reg_1224_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \add_ln24_reg_1224[5]_i_1_n_5\,
      Q => add_ln24_reg_1224(5),
      R => '0'
    );
\add_ln24_reg_1224_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_438_p2(6),
      Q => add_ln24_reg_1224(6),
      R => '0'
    );
\add_ln24_reg_1224_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_438_p2(7),
      Q => add_ln24_reg_1224(7),
      R => '0'
    );
\add_ln24_reg_1224_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_438_p2(8),
      Q => add_ln24_reg_1224(8),
      R => '0'
    );
\add_ln47_reg_1324[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln36_8_reg_1293(0),
      I1 => select_ln32_7_reg_1272(0),
      O => add_ln47_fu_944_p2(0)
    );
\add_ln47_reg_1324[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => select_ln32_7_reg_1272(0),
      I1 => select_ln36_8_reg_1293(0),
      I2 => select_ln32_7_reg_1272(1),
      I3 => select_ln36_8_reg_1293(1),
      O => add_ln47_fu_944_p2(1)
    );
\add_ln47_reg_1324[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => select_ln36_8_reg_1293(0),
      I1 => select_ln32_7_reg_1272(0),
      I2 => select_ln36_8_reg_1293(1),
      I3 => select_ln32_7_reg_1272(1),
      I4 => select_ln32_7_reg_1272(2),
      I5 => select_ln36_8_reg_1293(2),
      O => add_ln47_fu_944_p2(2)
    );
\add_ln47_reg_1324[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => select_ln32_7_reg_1272(3),
      I1 => select_ln36_8_reg_1293(2),
      I2 => \add_ln47_reg_1324[6]_i_3_n_5\,
      I3 => select_ln32_7_reg_1272(2),
      O => add_ln47_fu_944_p2(3)
    );
\add_ln47_reg_1324[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"566AAAAA"
    )
        port map (
      I0 => select_ln32_7_reg_1272(4),
      I1 => select_ln36_8_reg_1293(2),
      I2 => \add_ln47_reg_1324[6]_i_3_n_5\,
      I3 => select_ln32_7_reg_1272(2),
      I4 => select_ln32_7_reg_1272(3),
      O => add_ln47_fu_944_p2(4)
    );
\add_ln47_reg_1324[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666A6AAAAAAAAAAA"
    )
        port map (
      I0 => select_ln32_7_reg_1272(5),
      I1 => select_ln32_7_reg_1272(3),
      I2 => select_ln32_7_reg_1272(2),
      I3 => \add_ln47_reg_1324[6]_i_3_n_5\,
      I4 => select_ln36_8_reg_1293(2),
      I5 => select_ln32_7_reg_1272(4),
      O => add_ln47_fu_944_p2(5)
    );
\add_ln47_reg_1324[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => in_d_reg_1304(1),
      I2 => in_d_reg_1304(0),
      I3 => in_d_reg_1304(3),
      I4 => in_d_reg_1304(2),
      O => add_ln47_reg_13240
    );
\add_ln47_reg_1324[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880800000000000"
    )
        port map (
      I0 => select_ln32_7_reg_1272(5),
      I1 => select_ln32_7_reg_1272(3),
      I2 => select_ln32_7_reg_1272(2),
      I3 => \add_ln47_reg_1324[6]_i_3_n_5\,
      I4 => select_ln36_8_reg_1293(2),
      I5 => select_ln32_7_reg_1272(4),
      O => add_ln47_fu_944_p2(6)
    );
\add_ln47_reg_1324[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => select_ln32_7_reg_1272(1),
      I1 => select_ln36_8_reg_1293(1),
      I2 => select_ln32_7_reg_1272(0),
      I3 => select_ln36_8_reg_1293(0),
      O => \add_ln47_reg_1324[6]_i_3_n_5\
    );
\add_ln47_reg_1324_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1324(0),
      Q => add_ln47_reg_1324_pp1_iter2_reg(0),
      R => '0'
    );
\add_ln47_reg_1324_pp1_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1324(1),
      Q => add_ln47_reg_1324_pp1_iter2_reg(1),
      R => '0'
    );
\add_ln47_reg_1324_pp1_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1324(2),
      Q => add_ln47_reg_1324_pp1_iter2_reg(2),
      R => '0'
    );
\add_ln47_reg_1324_pp1_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1324(3),
      Q => add_ln47_reg_1324_pp1_iter2_reg(3),
      R => '0'
    );
\add_ln47_reg_1324_pp1_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1324(4),
      Q => add_ln47_reg_1324_pp1_iter2_reg(4),
      R => '0'
    );
\add_ln47_reg_1324_pp1_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1324(5),
      Q => add_ln47_reg_1324_pp1_iter2_reg(5),
      R => '0'
    );
\add_ln47_reg_1324_pp1_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1324(6),
      Q => add_ln47_reg_1324_pp1_iter2_reg(6),
      R => '0'
    );
\add_ln47_reg_1324_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1324_pp1_iter2_reg(0),
      Q => add_ln47_reg_1324_pp1_iter3_reg(0),
      R => '0'
    );
\add_ln47_reg_1324_pp1_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1324_pp1_iter2_reg(1),
      Q => add_ln47_reg_1324_pp1_iter3_reg(1),
      R => '0'
    );
\add_ln47_reg_1324_pp1_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1324_pp1_iter2_reg(2),
      Q => add_ln47_reg_1324_pp1_iter3_reg(2),
      R => '0'
    );
\add_ln47_reg_1324_pp1_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1324_pp1_iter2_reg(3),
      Q => add_ln47_reg_1324_pp1_iter3_reg(3),
      R => '0'
    );
\add_ln47_reg_1324_pp1_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1324_pp1_iter2_reg(4),
      Q => add_ln47_reg_1324_pp1_iter3_reg(4),
      R => '0'
    );
\add_ln47_reg_1324_pp1_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1324_pp1_iter2_reg(5),
      Q => add_ln47_reg_1324_pp1_iter3_reg(5),
      R => '0'
    );
\add_ln47_reg_1324_pp1_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1324_pp1_iter2_reg(6),
      Q => add_ln47_reg_1324_pp1_iter3_reg(6),
      R => '0'
    );
\add_ln47_reg_1324_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln47_reg_13240,
      D => add_ln47_fu_944_p2(0),
      Q => add_ln47_reg_1324(0),
      R => '0'
    );
\add_ln47_reg_1324_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln47_reg_13240,
      D => add_ln47_fu_944_p2(1),
      Q => add_ln47_reg_1324(1),
      R => '0'
    );
\add_ln47_reg_1324_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln47_reg_13240,
      D => add_ln47_fu_944_p2(2),
      Q => add_ln47_reg_1324(2),
      R => '0'
    );
\add_ln47_reg_1324_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln47_reg_13240,
      D => add_ln47_fu_944_p2(3),
      Q => add_ln47_reg_1324(3),
      R => '0'
    );
\add_ln47_reg_1324_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln47_reg_13240,
      D => add_ln47_fu_944_p2(4),
      Q => add_ln47_reg_1324(4),
      R => '0'
    );
\add_ln47_reg_1324_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln47_reg_13240,
      D => add_ln47_fu_944_p2(5),
      Q => add_ln47_reg_1324(5),
      R => '0'
    );
\add_ln47_reg_1324_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln47_reg_13240,
      D => add_ln47_fu_944_p2(6),
      Q => add_ln47_reg_1324(6),
      R => '0'
    );
\and_ln32_reg_1277_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => and_ln32_reg_1277,
      Q => and_ln32_reg_1277_pp1_iter1_reg,
      R => '0'
    );
\and_ln32_reg_1277_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => and_ln32_reg_1277_pp1_iter1_reg,
      Q => and_ln32_reg_1277_pp1_iter2_reg,
      R => '0'
    );
\and_ln32_reg_1277_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => and_ln32_reg_1277_pp1_iter2_reg,
      Q => and_ln32_reg_1277_pp1_iter3_reg,
      R => '0'
    );
\and_ln32_reg_1277_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_5,
      D => p_1_in,
      Q => and_ln32_reg_1277,
      R => '0'
    );
\ap_CS_fsm[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20002000"
    )
        port map (
      I0 => \out_d_0_reg_336_reg_n_5_[3]\,
      I1 => \out_d_0_reg_336_reg_n_5_[2]\,
      I2 => \ap_CS_fsm[0]_i_2_n_5\,
      I3 => ap_CS_fsm_state2,
      I4 => grp_pointwise_conv2d_fix_2_fu_491_ap_start_reg,
      I5 => \ap_CS_fsm_reg_n_5_[0]\,
      O => grp_pointwise_conv2d_fix_2_fu_491_ap_done
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_d_0_reg_336_reg_n_5_[0]\,
      I1 => \out_d_0_reg_336_reg_n_5_[1]\,
      O => \ap_CS_fsm[0]_i_2_n_5\
    );
\ap_CS_fsm[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => grp_pointwise_conv2d_fix_2_fu_491_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEEAE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => grp_pointwise_conv2d_fix_2_fu_491_ap_start_reg,
      I4 => grp_pointwise_conv2d_fix_2_fu_491_ap_ready,
      O => D(0)
    );
\ap_CS_fsm[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_2_fu_491_ap_ready,
      I1 => grp_pointwise_conv2d_fix_2_fu_491_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(3),
      O => D(1)
    );
\ap_CS_fsm[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_d_0_reg_336_reg_n_5_[1]\,
      I2 => \out_d_0_reg_336_reg_n_5_[0]\,
      I3 => \out_d_0_reg_336_reg_n_5_[2]\,
      I4 => \out_d_0_reg_336_reg_n_5_[3]\,
      O => grp_pointwise_conv2d_fix_2_fu_491_ap_ready
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBAAAAAAAA"
    )
        port map (
      I0 => i_0_reg_3580,
      I1 => i_0_reg_358_reg(3),
      I2 => i_0_reg_358_reg(0),
      I3 => i_0_reg_358_reg(1),
      I4 => i_0_reg_358_reg(2),
      I5 => ap_CS_fsm_state3,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => i_0_reg_358_reg(2),
      I2 => i_0_reg_358_reg(1),
      I3 => i_0_reg_358_reg(0),
      I4 => i_0_reg_358_reg(3),
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => \ap_CS_fsm[4]_i_2__1_n_5\,
      I2 => ap_CS_fsm_pp1_stage0,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0BBBBBB"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter3,
      I1 => grp_pointwise_conv2d_fix_2_fu_491_output_r_ce0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_enable_reg_pp1_iter0,
      I4 => icmp_ln31_fu_760_p2,
      O => \ap_CS_fsm[4]_i_2__1_n_5\
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00800080AAAA0080"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => icmp_ln31_fu_760_p2,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => grp_pointwise_conv2d_fix_2_fu_491_output_r_ce0,
      I5 => ap_enable_reg_pp1_iter3,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_pointwise_conv2d_fix_2_fu_491_ap_done,
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp1_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state10,
      R => SS(0)
    );
\ap_enable_reg_pp1_iter0_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77700000"
    )
        port map (
      I0 => icmp_ln31_fu_760_p2,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_CS_fsm_state4,
      I3 => ap_enable_reg_pp1_iter0,
      I4 => ap_rst_n,
      O => \ap_enable_reg_pp1_iter0_i_1__1_n_5\
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp1_iter0_i_1__1_n_5\,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
\ap_enable_reg_pp1_iter1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => icmp_ln31_fu_760_p2,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_rst_n,
      O => \ap_enable_reg_pp1_iter1_i_1__1_n_5\
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp1_iter1_i_1__1_n_5\,
      Q => ap_enable_reg_pp1_iter1,
      R => '0'
    );
ap_enable_reg_pp1_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter1,
      Q => ap_enable_reg_pp1_iter2,
      R => SS(0)
    );
ap_enable_reg_pp1_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter2,
      Q => ap_enable_reg_pp1_iter3,
      R => SS(0)
    );
ap_enable_reg_pp1_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter3,
      Q => grp_pointwise_conv2d_fix_2_fu_491_output_r_ce0,
      R => SS(0)
    );
\buffer_0_reg_413[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABA8"
    )
        port map (
      I0 => sext_ln34_reg_1238(11),
      I1 => and_ln32_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I3 => buffer_0_reg_413(11),
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_413[11]_i_2_n_5\
    );
\buffer_0_reg_413[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABA8"
    )
        port map (
      I0 => sext_ln34_reg_1238(10),
      I1 => and_ln32_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I3 => buffer_0_reg_413(10),
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_413[11]_i_3_n_5\
    );
\buffer_0_reg_413[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABA8"
    )
        port map (
      I0 => sext_ln34_reg_1238(9),
      I1 => and_ln32_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I3 => buffer_0_reg_413(9),
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_413[11]_i_4_n_5\
    );
\buffer_0_reg_413[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABA8"
    )
        port map (
      I0 => sext_ln34_reg_1238(8),
      I1 => and_ln32_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I3 => buffer_0_reg_413(8),
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_413[11]_i_5_n_5\
    );
\buffer_0_reg_413[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000FD02"
    )
        port map (
      I0 => buffer_0_reg_413(11),
      I1 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I2 => and_ln32_reg_1277_pp1_iter3_reg,
      I3 => sext_ln39_4_fu_1060_p1(11),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln34_reg_1238(11),
      O => \buffer_0_reg_413[11]_i_6_n_5\
    );
\buffer_0_reg_413[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000FD02"
    )
        port map (
      I0 => buffer_0_reg_413(10),
      I1 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I2 => and_ln32_reg_1277_pp1_iter3_reg,
      I3 => sext_ln39_4_fu_1060_p1(10),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln34_reg_1238(10),
      O => \buffer_0_reg_413[11]_i_7_n_5\
    );
\buffer_0_reg_413[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000FD02"
    )
        port map (
      I0 => buffer_0_reg_413(9),
      I1 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I2 => and_ln32_reg_1277_pp1_iter3_reg,
      I3 => sext_ln39_4_fu_1060_p1(9),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln34_reg_1238(9),
      O => \buffer_0_reg_413[11]_i_8_n_5\
    );
\buffer_0_reg_413[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000FD02"
    )
        port map (
      I0 => buffer_0_reg_413(8),
      I1 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I2 => and_ln32_reg_1277_pp1_iter3_reg,
      I3 => sext_ln39_4_fu_1060_p1(8),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln34_reg_1238(8),
      O => \buffer_0_reg_413[11]_i_9_n_5\
    );
\buffer_0_reg_413[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I1 => and_ln32_reg_1277_pp1_iter3_reg,
      I2 => buffer_0_reg_413(15),
      I3 => ap_CS_fsm_state4,
      O => \buffer_0_reg_413[15]_i_2_n_5\
    );
\buffer_0_reg_413[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I1 => and_ln32_reg_1277_pp1_iter3_reg,
      I2 => buffer_0_reg_413(14),
      I3 => ap_CS_fsm_state4,
      O => \buffer_0_reg_413[15]_i_3_n_5\
    );
\buffer_0_reg_413[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABA8"
    )
        port map (
      I0 => sext_ln34_reg_1238(13),
      I1 => and_ln32_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I3 => buffer_0_reg_413(13),
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_413[15]_i_4_n_5\
    );
\buffer_0_reg_413[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABA8"
    )
        port map (
      I0 => sext_ln34_reg_1238(12),
      I1 => and_ln32_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I3 => buffer_0_reg_413(12),
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_413[15]_i_5_n_5\
    );
\buffer_0_reg_413[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FD0002"
    )
        port map (
      I0 => buffer_0_reg_413(15),
      I1 => and_ln32_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I3 => ap_CS_fsm_state4,
      I4 => sext_ln39_4_fu_1060_p1(15),
      O => \buffer_0_reg_413[15]_i_6_n_5\
    );
\buffer_0_reg_413[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FD0002"
    )
        port map (
      I0 => buffer_0_reg_413(14),
      I1 => and_ln32_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I3 => ap_CS_fsm_state4,
      I4 => sext_ln39_4_fu_1060_p1(14),
      O => \buffer_0_reg_413[15]_i_7_n_5\
    );
\buffer_0_reg_413[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000FD02"
    )
        port map (
      I0 => buffer_0_reg_413(13),
      I1 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I2 => and_ln32_reg_1277_pp1_iter3_reg,
      I3 => sext_ln39_4_fu_1060_p1(13),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln34_reg_1238(13),
      O => \buffer_0_reg_413[15]_i_8_n_5\
    );
\buffer_0_reg_413[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000FD02"
    )
        port map (
      I0 => buffer_0_reg_413(12),
      I1 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I2 => and_ln32_reg_1277_pp1_iter3_reg,
      I3 => sext_ln39_4_fu_1060_p1(12),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln34_reg_1238(12),
      O => \buffer_0_reg_413[15]_i_9_n_5\
    );
\buffer_0_reg_413[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I1 => and_ln32_reg_1277_pp1_iter3_reg,
      I2 => buffer_0_reg_413(19),
      I3 => ap_CS_fsm_state4,
      O => \buffer_0_reg_413[19]_i_2_n_5\
    );
\buffer_0_reg_413[19]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I1 => and_ln32_reg_1277_pp1_iter3_reg,
      I2 => buffer_0_reg_413(18),
      I3 => ap_CS_fsm_state4,
      O => \buffer_0_reg_413[19]_i_3_n_5\
    );
\buffer_0_reg_413[19]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I1 => and_ln32_reg_1277_pp1_iter3_reg,
      I2 => buffer_0_reg_413(17),
      I3 => ap_CS_fsm_state4,
      O => \buffer_0_reg_413[19]_i_4_n_5\
    );
\buffer_0_reg_413[19]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I1 => and_ln32_reg_1277_pp1_iter3_reg,
      I2 => buffer_0_reg_413(16),
      I3 => ap_CS_fsm_state4,
      O => \buffer_0_reg_413[19]_i_5_n_5\
    );
\buffer_0_reg_413[19]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FD0002"
    )
        port map (
      I0 => buffer_0_reg_413(19),
      I1 => and_ln32_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I3 => ap_CS_fsm_state4,
      I4 => sext_ln39_4_fu_1060_p1(18),
      O => \buffer_0_reg_413[19]_i_6_n_5\
    );
\buffer_0_reg_413[19]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FD0002"
    )
        port map (
      I0 => buffer_0_reg_413(18),
      I1 => and_ln32_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I3 => ap_CS_fsm_state4,
      I4 => sext_ln39_4_fu_1060_p1(18),
      O => \buffer_0_reg_413[19]_i_7_n_5\
    );
\buffer_0_reg_413[19]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FD0002"
    )
        port map (
      I0 => buffer_0_reg_413(17),
      I1 => and_ln32_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I3 => ap_CS_fsm_state4,
      I4 => sext_ln39_4_fu_1060_p1(17),
      O => \buffer_0_reg_413[19]_i_8_n_5\
    );
\buffer_0_reg_413[19]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FD0002"
    )
        port map (
      I0 => buffer_0_reg_413(16),
      I1 => and_ln32_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I3 => ap_CS_fsm_state4,
      I4 => sext_ln39_4_fu_1060_p1(16),
      O => \buffer_0_reg_413[19]_i_9_n_5\
    );
\buffer_0_reg_413[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => icmp_ln31_reg_1258_pp1_iter3_reg,
      I2 => grp_pointwise_conv2d_fix_2_fu_491_output_r_ce0,
      O => \buffer_0_reg_413[22]_i_1_n_5\
    );
\buffer_0_reg_413[22]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I1 => and_ln32_reg_1277_pp1_iter3_reg,
      I2 => buffer_0_reg_413(21),
      I3 => ap_CS_fsm_state4,
      O => \buffer_0_reg_413[22]_i_3_n_5\
    );
\buffer_0_reg_413[22]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I1 => and_ln32_reg_1277_pp1_iter3_reg,
      I2 => buffer_0_reg_413(20),
      I3 => ap_CS_fsm_state4,
      O => \buffer_0_reg_413[22]_i_4_n_5\
    );
\buffer_0_reg_413[22]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FD0002"
    )
        port map (
      I0 => buffer_0_reg_413(22),
      I1 => and_ln32_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I3 => ap_CS_fsm_state4,
      I4 => sext_ln39_4_fu_1060_p1(18),
      O => \buffer_0_reg_413[22]_i_5_n_5\
    );
\buffer_0_reg_413[22]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FD0002"
    )
        port map (
      I0 => buffer_0_reg_413(21),
      I1 => and_ln32_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I3 => ap_CS_fsm_state4,
      I4 => sext_ln39_4_fu_1060_p1(18),
      O => \buffer_0_reg_413[22]_i_6_n_5\
    );
\buffer_0_reg_413[22]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FD0002"
    )
        port map (
      I0 => buffer_0_reg_413(20),
      I1 => and_ln32_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I3 => ap_CS_fsm_state4,
      I4 => sext_ln39_4_fu_1060_p1(18),
      O => \buffer_0_reg_413[22]_i_7_n_5\
    );
\buffer_0_reg_413[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABA8"
    )
        port map (
      I0 => sext_ln34_reg_1238(3),
      I1 => and_ln32_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I3 => buffer_0_reg_413(3),
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_413[3]_i_2_n_5\
    );
\buffer_0_reg_413[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABA8"
    )
        port map (
      I0 => sext_ln34_reg_1238(2),
      I1 => and_ln32_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I3 => buffer_0_reg_413(2),
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_413[3]_i_3_n_5\
    );
\buffer_0_reg_413[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABA8"
    )
        port map (
      I0 => sext_ln34_reg_1238(1),
      I1 => and_ln32_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I3 => buffer_0_reg_413(1),
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_413[3]_i_4_n_5\
    );
\buffer_0_reg_413[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABA8"
    )
        port map (
      I0 => sext_ln34_reg_1238(0),
      I1 => and_ln32_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I3 => buffer_0_reg_413(0),
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_413[3]_i_5_n_5\
    );
\buffer_0_reg_413[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000FD02"
    )
        port map (
      I0 => buffer_0_reg_413(3),
      I1 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I2 => and_ln32_reg_1277_pp1_iter3_reg,
      I3 => sext_ln39_4_fu_1060_p1(3),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln34_reg_1238(3),
      O => \buffer_0_reg_413[3]_i_6_n_5\
    );
\buffer_0_reg_413[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000FD02"
    )
        port map (
      I0 => buffer_0_reg_413(2),
      I1 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I2 => and_ln32_reg_1277_pp1_iter3_reg,
      I3 => sext_ln39_4_fu_1060_p1(2),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln34_reg_1238(2),
      O => \buffer_0_reg_413[3]_i_7_n_5\
    );
\buffer_0_reg_413[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000FD02"
    )
        port map (
      I0 => buffer_0_reg_413(1),
      I1 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I2 => and_ln32_reg_1277_pp1_iter3_reg,
      I3 => sext_ln39_4_fu_1060_p1(1),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln34_reg_1238(1),
      O => \buffer_0_reg_413[3]_i_8_n_5\
    );
\buffer_0_reg_413[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000FD02"
    )
        port map (
      I0 => buffer_0_reg_413(0),
      I1 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I2 => and_ln32_reg_1277_pp1_iter3_reg,
      I3 => sext_ln39_4_fu_1060_p1(0),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln34_reg_1238(0),
      O => \buffer_0_reg_413[3]_i_9_n_5\
    );
\buffer_0_reg_413[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABA8"
    )
        port map (
      I0 => sext_ln34_reg_1238(7),
      I1 => and_ln32_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I3 => buffer_0_reg_413(7),
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_413[7]_i_2_n_5\
    );
\buffer_0_reg_413[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABA8"
    )
        port map (
      I0 => sext_ln34_reg_1238(6),
      I1 => and_ln32_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I3 => buffer_0_reg_413(6),
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_413[7]_i_3_n_5\
    );
\buffer_0_reg_413[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABA8"
    )
        port map (
      I0 => sext_ln34_reg_1238(5),
      I1 => and_ln32_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I3 => buffer_0_reg_413(5),
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_413[7]_i_4_n_5\
    );
\buffer_0_reg_413[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABA8"
    )
        port map (
      I0 => sext_ln34_reg_1238(4),
      I1 => and_ln32_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I3 => buffer_0_reg_413(4),
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_413[7]_i_5_n_5\
    );
\buffer_0_reg_413[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000FD02"
    )
        port map (
      I0 => buffer_0_reg_413(7),
      I1 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I2 => and_ln32_reg_1277_pp1_iter3_reg,
      I3 => sext_ln39_4_fu_1060_p1(7),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln34_reg_1238(7),
      O => \buffer_0_reg_413[7]_i_6_n_5\
    );
\buffer_0_reg_413[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000FD02"
    )
        port map (
      I0 => buffer_0_reg_413(6),
      I1 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I2 => and_ln32_reg_1277_pp1_iter3_reg,
      I3 => sext_ln39_4_fu_1060_p1(6),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln34_reg_1238(6),
      O => \buffer_0_reg_413[7]_i_7_n_5\
    );
\buffer_0_reg_413[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000FD02"
    )
        port map (
      I0 => buffer_0_reg_413(5),
      I1 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I2 => and_ln32_reg_1277_pp1_iter3_reg,
      I3 => sext_ln39_4_fu_1060_p1(5),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln34_reg_1238(5),
      O => \buffer_0_reg_413[7]_i_8_n_5\
    );
\buffer_0_reg_413[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000FD02"
    )
        port map (
      I0 => buffer_0_reg_413(4),
      I1 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I2 => and_ln32_reg_1277_pp1_iter3_reg,
      I3 => sext_ln39_4_fu_1060_p1(4),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln34_reg_1238(4),
      O => \buffer_0_reg_413[7]_i_9_n_5\
    );
\buffer_0_reg_413_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_413[22]_i_1_n_5\,
      D => \buffer_0_reg_413_reg[3]_i_1_n_12\,
      Q => buffer_0_reg_413(0),
      R => '0'
    );
\buffer_0_reg_413_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_413[22]_i_1_n_5\,
      D => \buffer_0_reg_413_reg[11]_i_1_n_10\,
      Q => buffer_0_reg_413(10),
      R => '0'
    );
\buffer_0_reg_413_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_413[22]_i_1_n_5\,
      D => \buffer_0_reg_413_reg[11]_i_1_n_9\,
      Q => buffer_0_reg_413(11),
      R => '0'
    );
\buffer_0_reg_413_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_413_reg[7]_i_1_n_5\,
      CO(3) => \buffer_0_reg_413_reg[11]_i_1_n_5\,
      CO(2) => \buffer_0_reg_413_reg[11]_i_1_n_6\,
      CO(1) => \buffer_0_reg_413_reg[11]_i_1_n_7\,
      CO(0) => \buffer_0_reg_413_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_413[11]_i_2_n_5\,
      DI(2) => \buffer_0_reg_413[11]_i_3_n_5\,
      DI(1) => \buffer_0_reg_413[11]_i_4_n_5\,
      DI(0) => \buffer_0_reg_413[11]_i_5_n_5\,
      O(3) => \buffer_0_reg_413_reg[11]_i_1_n_9\,
      O(2) => \buffer_0_reg_413_reg[11]_i_1_n_10\,
      O(1) => \buffer_0_reg_413_reg[11]_i_1_n_11\,
      O(0) => \buffer_0_reg_413_reg[11]_i_1_n_12\,
      S(3) => \buffer_0_reg_413[11]_i_6_n_5\,
      S(2) => \buffer_0_reg_413[11]_i_7_n_5\,
      S(1) => \buffer_0_reg_413[11]_i_8_n_5\,
      S(0) => \buffer_0_reg_413[11]_i_9_n_5\
    );
\buffer_0_reg_413_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_413[22]_i_1_n_5\,
      D => \buffer_0_reg_413_reg[15]_i_1_n_12\,
      Q => buffer_0_reg_413(12),
      R => '0'
    );
\buffer_0_reg_413_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_413[22]_i_1_n_5\,
      D => \buffer_0_reg_413_reg[15]_i_1_n_11\,
      Q => buffer_0_reg_413(13),
      R => '0'
    );
\buffer_0_reg_413_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_413[22]_i_1_n_5\,
      D => \buffer_0_reg_413_reg[15]_i_1_n_10\,
      Q => buffer_0_reg_413(14),
      R => '0'
    );
\buffer_0_reg_413_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_413[22]_i_1_n_5\,
      D => \buffer_0_reg_413_reg[15]_i_1_n_9\,
      Q => buffer_0_reg_413(15),
      R => '0'
    );
\buffer_0_reg_413_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_413_reg[11]_i_1_n_5\,
      CO(3) => \buffer_0_reg_413_reg[15]_i_1_n_5\,
      CO(2) => \buffer_0_reg_413_reg[15]_i_1_n_6\,
      CO(1) => \buffer_0_reg_413_reg[15]_i_1_n_7\,
      CO(0) => \buffer_0_reg_413_reg[15]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_413[15]_i_2_n_5\,
      DI(2) => \buffer_0_reg_413[15]_i_3_n_5\,
      DI(1) => \buffer_0_reg_413[15]_i_4_n_5\,
      DI(0) => \buffer_0_reg_413[15]_i_5_n_5\,
      O(3) => \buffer_0_reg_413_reg[15]_i_1_n_9\,
      O(2) => \buffer_0_reg_413_reg[15]_i_1_n_10\,
      O(1) => \buffer_0_reg_413_reg[15]_i_1_n_11\,
      O(0) => \buffer_0_reg_413_reg[15]_i_1_n_12\,
      S(3) => \buffer_0_reg_413[15]_i_6_n_5\,
      S(2) => \buffer_0_reg_413[15]_i_7_n_5\,
      S(1) => \buffer_0_reg_413[15]_i_8_n_5\,
      S(0) => \buffer_0_reg_413[15]_i_9_n_5\
    );
\buffer_0_reg_413_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_413[22]_i_1_n_5\,
      D => \buffer_0_reg_413_reg[19]_i_1_n_12\,
      Q => buffer_0_reg_413(16),
      R => '0'
    );
\buffer_0_reg_413_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_413[22]_i_1_n_5\,
      D => \buffer_0_reg_413_reg[19]_i_1_n_11\,
      Q => buffer_0_reg_413(17),
      R => '0'
    );
\buffer_0_reg_413_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_413[22]_i_1_n_5\,
      D => \buffer_0_reg_413_reg[19]_i_1_n_10\,
      Q => buffer_0_reg_413(18),
      R => '0'
    );
\buffer_0_reg_413_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_413[22]_i_1_n_5\,
      D => \buffer_0_reg_413_reg[19]_i_1_n_9\,
      Q => buffer_0_reg_413(19),
      R => '0'
    );
\buffer_0_reg_413_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_413_reg[15]_i_1_n_5\,
      CO(3) => \buffer_0_reg_413_reg[19]_i_1_n_5\,
      CO(2) => \buffer_0_reg_413_reg[19]_i_1_n_6\,
      CO(1) => \buffer_0_reg_413_reg[19]_i_1_n_7\,
      CO(0) => \buffer_0_reg_413_reg[19]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_413[19]_i_2_n_5\,
      DI(2) => \buffer_0_reg_413[19]_i_3_n_5\,
      DI(1) => \buffer_0_reg_413[19]_i_4_n_5\,
      DI(0) => \buffer_0_reg_413[19]_i_5_n_5\,
      O(3) => \buffer_0_reg_413_reg[19]_i_1_n_9\,
      O(2) => \buffer_0_reg_413_reg[19]_i_1_n_10\,
      O(1) => \buffer_0_reg_413_reg[19]_i_1_n_11\,
      O(0) => \buffer_0_reg_413_reg[19]_i_1_n_12\,
      S(3) => \buffer_0_reg_413[19]_i_6_n_5\,
      S(2) => \buffer_0_reg_413[19]_i_7_n_5\,
      S(1) => \buffer_0_reg_413[19]_i_8_n_5\,
      S(0) => \buffer_0_reg_413[19]_i_9_n_5\
    );
\buffer_0_reg_413_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_413[22]_i_1_n_5\,
      D => \buffer_0_reg_413_reg[3]_i_1_n_11\,
      Q => buffer_0_reg_413(1),
      R => '0'
    );
\buffer_0_reg_413_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_413[22]_i_1_n_5\,
      D => \buffer_0_reg_413_reg[22]_i_2_n_12\,
      Q => buffer_0_reg_413(20),
      R => '0'
    );
\buffer_0_reg_413_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_413[22]_i_1_n_5\,
      D => \buffer_0_reg_413_reg[22]_i_2_n_11\,
      Q => buffer_0_reg_413(21),
      R => '0'
    );
\buffer_0_reg_413_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_413[22]_i_1_n_5\,
      D => \buffer_0_reg_413_reg[22]_i_2_n_10\,
      Q => buffer_0_reg_413(22),
      R => '0'
    );
\buffer_0_reg_413_reg[22]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_413_reg[19]_i_1_n_5\,
      CO(3 downto 2) => \NLW_buffer_0_reg_413_reg[22]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \buffer_0_reg_413_reg[22]_i_2_n_7\,
      CO(0) => \buffer_0_reg_413_reg[22]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \buffer_0_reg_413[22]_i_3_n_5\,
      DI(0) => \buffer_0_reg_413[22]_i_4_n_5\,
      O(3) => \NLW_buffer_0_reg_413_reg[22]_i_2_O_UNCONNECTED\(3),
      O(2) => \buffer_0_reg_413_reg[22]_i_2_n_10\,
      O(1) => \buffer_0_reg_413_reg[22]_i_2_n_11\,
      O(0) => \buffer_0_reg_413_reg[22]_i_2_n_12\,
      S(3) => '0',
      S(2) => \buffer_0_reg_413[22]_i_5_n_5\,
      S(1) => \buffer_0_reg_413[22]_i_6_n_5\,
      S(0) => \buffer_0_reg_413[22]_i_7_n_5\
    );
\buffer_0_reg_413_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_413[22]_i_1_n_5\,
      D => \buffer_0_reg_413_reg[3]_i_1_n_10\,
      Q => buffer_0_reg_413(2),
      R => '0'
    );
\buffer_0_reg_413_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_413[22]_i_1_n_5\,
      D => \buffer_0_reg_413_reg[3]_i_1_n_9\,
      Q => buffer_0_reg_413(3),
      R => '0'
    );
\buffer_0_reg_413_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buffer_0_reg_413_reg[3]_i_1_n_5\,
      CO(2) => \buffer_0_reg_413_reg[3]_i_1_n_6\,
      CO(1) => \buffer_0_reg_413_reg[3]_i_1_n_7\,
      CO(0) => \buffer_0_reg_413_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_413[3]_i_2_n_5\,
      DI(2) => \buffer_0_reg_413[3]_i_3_n_5\,
      DI(1) => \buffer_0_reg_413[3]_i_4_n_5\,
      DI(0) => \buffer_0_reg_413[3]_i_5_n_5\,
      O(3) => \buffer_0_reg_413_reg[3]_i_1_n_9\,
      O(2) => \buffer_0_reg_413_reg[3]_i_1_n_10\,
      O(1) => \buffer_0_reg_413_reg[3]_i_1_n_11\,
      O(0) => \buffer_0_reg_413_reg[3]_i_1_n_12\,
      S(3) => \buffer_0_reg_413[3]_i_6_n_5\,
      S(2) => \buffer_0_reg_413[3]_i_7_n_5\,
      S(1) => \buffer_0_reg_413[3]_i_8_n_5\,
      S(0) => \buffer_0_reg_413[3]_i_9_n_5\
    );
\buffer_0_reg_413_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_413[22]_i_1_n_5\,
      D => \buffer_0_reg_413_reg[7]_i_1_n_12\,
      Q => buffer_0_reg_413(4),
      R => '0'
    );
\buffer_0_reg_413_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_413[22]_i_1_n_5\,
      D => \buffer_0_reg_413_reg[7]_i_1_n_11\,
      Q => buffer_0_reg_413(5),
      R => '0'
    );
\buffer_0_reg_413_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_413[22]_i_1_n_5\,
      D => \buffer_0_reg_413_reg[7]_i_1_n_10\,
      Q => buffer_0_reg_413(6),
      R => '0'
    );
\buffer_0_reg_413_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_413[22]_i_1_n_5\,
      D => \buffer_0_reg_413_reg[7]_i_1_n_9\,
      Q => buffer_0_reg_413(7),
      R => '0'
    );
\buffer_0_reg_413_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_413_reg[3]_i_1_n_5\,
      CO(3) => \buffer_0_reg_413_reg[7]_i_1_n_5\,
      CO(2) => \buffer_0_reg_413_reg[7]_i_1_n_6\,
      CO(1) => \buffer_0_reg_413_reg[7]_i_1_n_7\,
      CO(0) => \buffer_0_reg_413_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_413[7]_i_2_n_5\,
      DI(2) => \buffer_0_reg_413[7]_i_3_n_5\,
      DI(1) => \buffer_0_reg_413[7]_i_4_n_5\,
      DI(0) => \buffer_0_reg_413[7]_i_5_n_5\,
      O(3) => \buffer_0_reg_413_reg[7]_i_1_n_9\,
      O(2) => \buffer_0_reg_413_reg[7]_i_1_n_10\,
      O(1) => \buffer_0_reg_413_reg[7]_i_1_n_11\,
      O(0) => \buffer_0_reg_413_reg[7]_i_1_n_12\,
      S(3) => \buffer_0_reg_413[7]_i_6_n_5\,
      S(2) => \buffer_0_reg_413[7]_i_7_n_5\,
      S(1) => \buffer_0_reg_413[7]_i_8_n_5\,
      S(0) => \buffer_0_reg_413[7]_i_9_n_5\
    );
\buffer_0_reg_413_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_413[22]_i_1_n_5\,
      D => \buffer_0_reg_413_reg[11]_i_1_n_12\,
      Q => buffer_0_reg_413(8),
      R => '0'
    );
\buffer_0_reg_413_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_413[22]_i_1_n_5\,
      D => \buffer_0_reg_413_reg[11]_i_1_n_11\,
      Q => buffer_0_reg_413(9),
      R => '0'
    );
grp_pointwise_conv2d_fix_2_fu_491_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFF0000"
    )
        port map (
      I0 => \out_d_0_reg_336_reg_n_5_[3]\,
      I1 => \out_d_0_reg_336_reg_n_5_[2]\,
      I2 => \ap_CS_fsm[0]_i_2_n_5\,
      I3 => ap_CS_fsm_state2,
      I4 => Q(2),
      I5 => grp_pointwise_conv2d_fix_2_fu_491_ap_start_reg,
      O => \out_d_0_reg_336_reg[3]_0\
    );
\i_0_reg_358[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_0_reg_358_reg(0),
      O => i_fu_500_p2(0)
    );
\i_0_reg_358[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_0_reg_358_reg(0),
      I1 => i_0_reg_358_reg(1),
      O => i_fu_500_p2(1)
    );
\i_0_reg_358[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_0_reg_358_reg(1),
      I1 => i_0_reg_358_reg(0),
      I2 => i_0_reg_358_reg(2),
      O => i_fu_500_p2(2)
    );
\i_0_reg_358[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000008AAAAAAAA"
    )
        port map (
      I0 => i_0_reg_3580,
      I1 => i_0_reg_358_reg(3),
      I2 => i_0_reg_358_reg(0),
      I3 => i_0_reg_358_reg(1),
      I4 => i_0_reg_358_reg(2),
      I5 => ap_CS_fsm_state3,
      O => i_0_reg_358
    );
\i_0_reg_358[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8AAAA"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => i_0_reg_358_reg(2),
      I2 => i_0_reg_358_reg(1),
      I3 => i_0_reg_358_reg(0),
      I4 => i_0_reg_358_reg(3),
      O => ap_NS_fsm1
    );
\i_0_reg_358[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_0_reg_358_reg(3),
      I1 => i_0_reg_358_reg(0),
      I2 => i_0_reg_358_reg(1),
      I3 => i_0_reg_358_reg(2),
      O => i_fu_500_p2(3)
    );
\i_0_reg_358_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_fu_500_p2(0),
      Q => i_0_reg_358_reg(0),
      R => i_0_reg_358
    );
\i_0_reg_358_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_fu_500_p2(1),
      Q => i_0_reg_358_reg(1),
      R => i_0_reg_358
    );
\i_0_reg_358_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_fu_500_p2(2),
      Q => i_0_reg_358_reg(2),
      R => i_0_reg_358
    );
\i_0_reg_358_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_fu_500_p2(3),
      Q => i_0_reg_358_reg(3),
      R => i_0_reg_358
    );
\icmp_ln31_reg_1258_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => \icmp_ln31_reg_1258_reg_n_5_[0]\,
      Q => icmp_ln31_reg_1258_pp1_iter1_reg,
      R => '0'
    );
\icmp_ln31_reg_1258_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln31_reg_1258_pp1_iter1_reg,
      Q => icmp_ln31_reg_1258_pp1_iter2_reg,
      R => '0'
    );
\icmp_ln31_reg_1258_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln31_reg_1258_pp1_iter2_reg,
      Q => icmp_ln31_reg_1258_pp1_iter3_reg,
      R => '0'
    );
\icmp_ln31_reg_1258_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => icmp_ln31_fu_760_p2,
      Q => \icmp_ln31_reg_1258_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln33_reg_1267_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => icmp_ln33_reg_1267,
      Q => icmp_ln33_reg_1267_pp1_iter1_reg,
      R => '0'
    );
\icmp_ln33_reg_1267_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln33_reg_1267_pp1_iter1_reg,
      Q => icmp_ln33_reg_1267_pp1_iter2_reg,
      R => '0'
    );
\icmp_ln33_reg_1267_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln33_reg_1267_pp1_iter2_reg,
      Q => icmp_ln33_reg_1267_pp1_iter3_reg,
      R => '0'
    );
\icmp_ln33_reg_1267_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_5,
      D => icmp_ln33_fu_778_p2,
      Q => icmp_ln33_reg_1267,
      R => '0'
    );
\icmp_ln36_3_reg_1320[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => icmp_ln36_3_fu_939_p2,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => \icmp_ln31_reg_1258_reg_n_5_[0]\,
      I3 => icmp_ln36_3_reg_1320,
      O => \icmp_ln36_3_reg_1320[0]_i_1_n_5\
    );
\icmp_ln36_3_reg_1320[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => in_d_reg_1304(2),
      I1 => in_d_reg_1304(3),
      I2 => in_d_reg_1304(0),
      I3 => in_d_reg_1304(1),
      O => icmp_ln36_3_fu_939_p2
    );
\icmp_ln36_3_reg_1320_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln36_3_reg_1320,
      Q => icmp_ln36_3_reg_1320_pp1_iter2_reg,
      R => '0'
    );
\icmp_ln36_3_reg_1320_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln36_3_reg_1320_pp1_iter2_reg,
      Q => icmp_ln36_3_reg_1320_pp1_iter3_reg,
      R => '0'
    );
\icmp_ln36_3_reg_1320_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln36_3_reg_1320[0]_i_1_n_5\,
      Q => icmp_ln36_3_reg_1320,
      R => '0'
    );
\in_d_0_reg_423_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_in_d_0_phi_fu_427_p4(0),
      Q => in_d_0_reg_423(0),
      R => ap_CS_fsm_state4
    );
\in_d_0_reg_423_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_in_d_0_phi_fu_427_p4(1),
      Q => in_d_0_reg_423(1),
      R => ap_CS_fsm_state4
    );
\in_d_0_reg_423_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_in_d_0_phi_fu_427_p4(2),
      Q => in_d_0_reg_423(2),
      R => ap_CS_fsm_state4
    );
\in_d_0_reg_423_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_in_d_0_phi_fu_427_p4(3),
      Q => in_d_0_reg_423(3),
      R => ap_CS_fsm_state4
    );
\in_d_reg_1304[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBBBBBFBBBBBB"
    )
        port map (
      I0 => icmp_ln33_fu_778_p2,
      I1 => in_d_0_reg_423(0),
      I2 => \icmp_ln31_reg_1258_reg_n_5_[0]\,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => in_d_reg_1304(0),
      O => in_d_fu_902_p2(0)
    );
\in_d_reg_1304[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"050A0303050A0C0C"
    )
        port map (
      I0 => in_d_0_reg_423(1),
      I1 => in_d_reg_1304(1),
      I2 => icmp_ln33_fu_778_p2,
      I3 => in_d_0_reg_423(0),
      I4 => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_29,
      I5 => in_d_reg_1304(0),
      O => in_d_fu_902_p2(1)
    );
\in_d_reg_1304[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A666AAA"
    )
        port map (
      I0 => select_ln36_7_fu_868_p3(2),
      I1 => select_ln36_7_fu_868_p3(1),
      I2 => in_d_0_reg_423(0),
      I3 => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_29,
      I4 => in_d_reg_1304(0),
      O => in_d_fu_902_p2(2)
    );
\in_d_reg_1304[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_5,
      O => indvar_flatten18_reg_3690
    );
\in_d_reg_1304[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA6A6A6AAAAAAA"
    )
        port map (
      I0 => select_ln36_7_fu_868_p3(3),
      I1 => ap_phi_mux_in_d_0_phi_fu_427_p4(0),
      I2 => select_ln36_7_fu_868_p3(1),
      I3 => in_d_0_reg_423(2),
      I4 => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_29,
      I5 => in_d_reg_1304(2),
      O => in_d_fu_902_p2(3)
    );
\in_d_reg_1304_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => in_d_fu_902_p2(0),
      Q => in_d_reg_1304(0),
      R => '0'
    );
\in_d_reg_1304_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => in_d_fu_902_p2(1),
      Q => in_d_reg_1304(1),
      R => '0'
    );
\in_d_reg_1304_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => in_d_fu_902_p2(2),
      Q => in_d_reg_1304(2),
      R => '0'
    );
\in_d_reg_1304_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => in_d_fu_902_p2(3),
      Q => in_d_reg_1304(3),
      R => '0'
    );
\indvar_flatten18_reg_369[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten18_reg_369_reg(0),
      O => add_ln31_fu_766_p2(0)
    );
\indvar_flatten18_reg_369[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => indvar_flatten18_reg_369_reg(0),
      I1 => indvar_flatten18_reg_369_reg(1),
      O => add_ln31_fu_766_p2(1)
    );
\indvar_flatten18_reg_369[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => indvar_flatten18_reg_369_reg(2),
      I1 => indvar_flatten18_reg_369_reg(1),
      I2 => indvar_flatten18_reg_369_reg(0),
      O => add_ln31_fu_766_p2(2)
    );
\indvar_flatten18_reg_369[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => indvar_flatten18_reg_369_reg(3),
      I1 => indvar_flatten18_reg_369_reg(2),
      I2 => indvar_flatten18_reg_369_reg(0),
      I3 => indvar_flatten18_reg_369_reg(1),
      O => add_ln31_fu_766_p2(3)
    );
\indvar_flatten18_reg_369[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => indvar_flatten18_reg_369_reg(4),
      I1 => indvar_flatten18_reg_369_reg(1),
      I2 => indvar_flatten18_reg_369_reg(0),
      I3 => indvar_flatten18_reg_369_reg(2),
      I4 => indvar_flatten18_reg_369_reg(3),
      O => add_ln31_fu_766_p2(4)
    );
\indvar_flatten18_reg_369[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => indvar_flatten18_reg_369_reg(5),
      I1 => indvar_flatten18_reg_369_reg(3),
      I2 => indvar_flatten18_reg_369_reg(2),
      I3 => indvar_flatten18_reg_369_reg(0),
      I4 => indvar_flatten18_reg_369_reg(1),
      I5 => indvar_flatten18_reg_369_reg(4),
      O => add_ln31_fu_766_p2(5)
    );
\indvar_flatten18_reg_369[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => indvar_flatten18_reg_369_reg(6),
      I1 => \indvar_flatten18_reg_369[8]_i_2_n_5\,
      O => add_ln31_fu_766_p2(6)
    );
\indvar_flatten18_reg_369[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => indvar_flatten18_reg_369_reg(7),
      I1 => \indvar_flatten18_reg_369[8]_i_2_n_5\,
      I2 => indvar_flatten18_reg_369_reg(6),
      O => add_ln31_fu_766_p2(7)
    );
\indvar_flatten18_reg_369[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => indvar_flatten18_reg_369_reg(8),
      I1 => indvar_flatten18_reg_369_reg(6),
      I2 => \indvar_flatten18_reg_369[8]_i_2_n_5\,
      I3 => indvar_flatten18_reg_369_reg(7),
      O => add_ln31_fu_766_p2(8)
    );
\indvar_flatten18_reg_369[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => indvar_flatten18_reg_369_reg(5),
      I1 => indvar_flatten18_reg_369_reg(3),
      I2 => indvar_flatten18_reg_369_reg(2),
      I3 => indvar_flatten18_reg_369_reg(0),
      I4 => indvar_flatten18_reg_369_reg(1),
      I5 => indvar_flatten18_reg_369_reg(4),
      O => \indvar_flatten18_reg_369[8]_i_2_n_5\
    );
\indvar_flatten18_reg_369_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => add_ln31_fu_766_p2(0),
      Q => indvar_flatten18_reg_369_reg(0),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_369_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => add_ln31_fu_766_p2(1),
      Q => indvar_flatten18_reg_369_reg(1),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_369_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => add_ln31_fu_766_p2(2),
      Q => indvar_flatten18_reg_369_reg(2),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_369_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => add_ln31_fu_766_p2(3),
      Q => indvar_flatten18_reg_369_reg(3),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_369_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => add_ln31_fu_766_p2(4),
      Q => indvar_flatten18_reg_369_reg(4),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_369_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => add_ln31_fu_766_p2(5),
      Q => indvar_flatten18_reg_369_reg(5),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_369_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => add_ln31_fu_766_p2(6),
      Q => indvar_flatten18_reg_369_reg(6),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_369_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => add_ln31_fu_766_p2(7),
      Q => indvar_flatten18_reg_369_reg(7),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_369_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => add_ln31_fu_766_p2(8),
      Q => indvar_flatten18_reg_369_reg(8),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_391[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten_reg_391_reg(0),
      O => select_ln33_fu_914_p3(0)
    );
\indvar_flatten_reg_391[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => indvar_flatten_reg_391_reg(0),
      I1 => indvar_flatten_reg_391_reg(1),
      O => select_ln33_fu_914_p3(1)
    );
\indvar_flatten_reg_391[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => indvar_flatten_reg_391_reg(2),
      I1 => indvar_flatten_reg_391_reg(1),
      I2 => indvar_flatten_reg_391_reg(0),
      O => select_ln33_fu_914_p3(2)
    );
\indvar_flatten_reg_391[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15554000"
    )
        port map (
      I0 => icmp_ln33_fu_778_p2,
      I1 => indvar_flatten_reg_391_reg(2),
      I2 => indvar_flatten_reg_391_reg(1),
      I3 => indvar_flatten_reg_391_reg(0),
      I4 => indvar_flatten_reg_391_reg(3),
      O => \indvar_flatten_reg_391[3]_i_1_n_5\
    );
\indvar_flatten_reg_391[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555540000000"
    )
        port map (
      I0 => icmp_ln33_fu_778_p2,
      I1 => indvar_flatten_reg_391_reg(0),
      I2 => indvar_flatten_reg_391_reg(1),
      I3 => indvar_flatten_reg_391_reg(2),
      I4 => indvar_flatten_reg_391_reg(3),
      I5 => indvar_flatten_reg_391_reg(4),
      O => \indvar_flatten_reg_391[4]_i_1_n_5\
    );
\indvar_flatten_reg_391[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => icmp_ln33_fu_778_p2,
      I1 => \indvar_flatten_reg_391[6]_i_2_n_5\,
      I2 => indvar_flatten_reg_391_reg(5),
      O => \indvar_flatten_reg_391[5]_i_1_n_5\
    );
\indvar_flatten_reg_391[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => indvar_flatten_reg_391_reg(6),
      I1 => indvar_flatten_reg_391_reg(5),
      I2 => \indvar_flatten_reg_391[6]_i_2_n_5\,
      O => select_ln33_fu_914_p3(6)
    );
\indvar_flatten_reg_391[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => indvar_flatten_reg_391_reg(3),
      I1 => indvar_flatten_reg_391_reg(2),
      I2 => indvar_flatten_reg_391_reg(1),
      I3 => indvar_flatten_reg_391_reg(0),
      I4 => indvar_flatten_reg_391_reg(4),
      O => \indvar_flatten_reg_391[6]_i_2_n_5\
    );
\indvar_flatten_reg_391_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => select_ln33_fu_914_p3(0),
      Q => indvar_flatten_reg_391_reg(0),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_391_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => select_ln33_fu_914_p3(1),
      Q => indvar_flatten_reg_391_reg(1),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_391_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => select_ln33_fu_914_p3(2),
      Q => indvar_flatten_reg_391_reg(2),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_391_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => \indvar_flatten_reg_391[3]_i_1_n_5\,
      Q => indvar_flatten_reg_391_reg(3),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_391_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => \indvar_flatten_reg_391[4]_i_1_n_5\,
      Q => indvar_flatten_reg_391_reg(4),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_391_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => \indvar_flatten_reg_391[5]_i_1_n_5\,
      Q => indvar_flatten_reg_391_reg(5),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_391_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => select_ln33_fu_914_p3(6),
      Q => indvar_flatten_reg_391_reg(6),
      R => ap_CS_fsm_state4
    );
\kernel_buffer_15_016_fu_306[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => i_0_reg_358_reg(0),
      I1 => i_0_reg_358_reg(1),
      I2 => i_0_reg_358_reg(2),
      I3 => i_0_reg_358_reg(3),
      I4 => ap_CS_fsm_state3,
      O => kernel_buffer_15_016_fu_3060
    );
\kernel_buffer_15_016_fu_306_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_3060,
      D => merge_i_fu_515_p66(0),
      Q => kernel_buffer_15_016_fu_306(0),
      R => '0'
    );
\kernel_buffer_15_016_fu_306_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_3060,
      D => merge_i_fu_515_p66(10),
      Q => kernel_buffer_15_016_fu_306(10),
      R => '0'
    );
\kernel_buffer_15_016_fu_306_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_3060,
      D => merge_i_fu_515_p66(11),
      Q => kernel_buffer_15_016_fu_306(11),
      R => '0'
    );
\kernel_buffer_15_016_fu_306_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_3060,
      D => merge_i_fu_515_p66(12),
      Q => kernel_buffer_15_016_fu_306(12),
      R => '0'
    );
\kernel_buffer_15_016_fu_306_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_3060,
      D => merge_i_fu_515_p66(13),
      Q => kernel_buffer_15_016_fu_306(13),
      R => '0'
    );
\kernel_buffer_15_016_fu_306_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_3060,
      D => merge_i_fu_515_p66(1),
      Q => kernel_buffer_15_016_fu_306(1),
      R => '0'
    );
\kernel_buffer_15_016_fu_306_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_3060,
      D => merge_i_fu_515_p66(2),
      Q => kernel_buffer_15_016_fu_306(2),
      R => '0'
    );
\kernel_buffer_15_016_fu_306_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_3060,
      D => merge_i_fu_515_p66(15),
      Q => kernel_buffer_15_016_fu_306(31),
      R => '0'
    );
\kernel_buffer_15_016_fu_306_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_3060,
      D => merge_i_fu_515_p66(3),
      Q => kernel_buffer_15_016_fu_306(3),
      R => '0'
    );
\kernel_buffer_15_016_fu_306_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_3060,
      D => merge_i_fu_515_p66(4),
      Q => kernel_buffer_15_016_fu_306(4),
      R => '0'
    );
\kernel_buffer_15_016_fu_306_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_3060,
      D => merge_i_fu_515_p66(5),
      Q => kernel_buffer_15_016_fu_306(5),
      R => '0'
    );
\kernel_buffer_15_016_fu_306_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_3060,
      D => merge_i_fu_515_p66(6),
      Q => kernel_buffer_15_016_fu_306(6),
      R => '0'
    );
\kernel_buffer_15_016_fu_306_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_3060,
      D => merge_i_fu_515_p66(7),
      Q => kernel_buffer_15_016_fu_306(7),
      R => '0'
    );
\kernel_buffer_15_016_fu_306_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_3060,
      D => merge_i_fu_515_p66(8),
      Q => kernel_buffer_15_016_fu_306(8),
      R => '0'
    );
\kernel_buffer_15_016_fu_306_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_3060,
      D => merge_i_fu_515_p66(9),
      Q => kernel_buffer_15_016_fu_306(9),
      R => '0'
    );
\kernel_buffer_15_31_fu_254[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => i_0_reg_358_reg(3),
      I1 => ap_CS_fsm_state3,
      I2 => i_0_reg_358_reg(1),
      I3 => i_0_reg_358_reg(0),
      I4 => i_0_reg_358_reg(2),
      O => kernel_buffer_15_31_fu_2540
    );
\kernel_buffer_15_31_fu_254_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_31_fu_2540,
      D => merge_i_fu_515_p66(0),
      Q => kernel_buffer_15_31_fu_254(0),
      R => '0'
    );
\kernel_buffer_15_31_fu_254_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_31_fu_2540,
      D => merge_i_fu_515_p66(10),
      Q => kernel_buffer_15_31_fu_254(10),
      R => '0'
    );
\kernel_buffer_15_31_fu_254_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_31_fu_2540,
      D => merge_i_fu_515_p66(11),
      Q => kernel_buffer_15_31_fu_254(11),
      R => '0'
    );
\kernel_buffer_15_31_fu_254_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_31_fu_2540,
      D => merge_i_fu_515_p66(12),
      Q => kernel_buffer_15_31_fu_254(12),
      R => '0'
    );
\kernel_buffer_15_31_fu_254_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_31_fu_2540,
      D => merge_i_fu_515_p66(13),
      Q => kernel_buffer_15_31_fu_254(13),
      R => '0'
    );
\kernel_buffer_15_31_fu_254_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_31_fu_2540,
      D => merge_i_fu_515_p66(1),
      Q => kernel_buffer_15_31_fu_254(1),
      R => '0'
    );
\kernel_buffer_15_31_fu_254_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_31_fu_2540,
      D => merge_i_fu_515_p66(2),
      Q => kernel_buffer_15_31_fu_254(2),
      R => '0'
    );
\kernel_buffer_15_31_fu_254_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_31_fu_2540,
      D => merge_i_fu_515_p66(15),
      Q => kernel_buffer_15_31_fu_254(31),
      R => '0'
    );
\kernel_buffer_15_31_fu_254_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_31_fu_2540,
      D => merge_i_fu_515_p66(3),
      Q => kernel_buffer_15_31_fu_254(3),
      R => '0'
    );
\kernel_buffer_15_31_fu_254_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_31_fu_2540,
      D => merge_i_fu_515_p66(4),
      Q => kernel_buffer_15_31_fu_254(4),
      R => '0'
    );
\kernel_buffer_15_31_fu_254_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_31_fu_2540,
      D => merge_i_fu_515_p66(5),
      Q => kernel_buffer_15_31_fu_254(5),
      R => '0'
    );
\kernel_buffer_15_31_fu_254_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_31_fu_2540,
      D => merge_i_fu_515_p66(6),
      Q => kernel_buffer_15_31_fu_254(6),
      R => '0'
    );
\kernel_buffer_15_31_fu_254_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_31_fu_2540,
      D => merge_i_fu_515_p66(7),
      Q => kernel_buffer_15_31_fu_254(7),
      R => '0'
    );
\kernel_buffer_15_31_fu_254_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_31_fu_2540,
      D => merge_i_fu_515_p66(8),
      Q => kernel_buffer_15_31_fu_254(8),
      R => '0'
    );
\kernel_buffer_15_31_fu_254_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_31_fu_2540,
      D => merge_i_fu_515_p66(9),
      Q => kernel_buffer_15_31_fu_254(9),
      R => '0'
    );
\kernel_buffer_15_32_fu_258[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => i_0_reg_358_reg(3),
      I1 => ap_CS_fsm_state3,
      I2 => i_0_reg_358_reg(0),
      I3 => i_0_reg_358_reg(1),
      I4 => i_0_reg_358_reg(2),
      O => kernel_buffer_15_32_fu_2580
    );
\kernel_buffer_15_32_fu_258_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_32_fu_2580,
      D => merge_i_fu_515_p66(0),
      Q => kernel_buffer_15_32_fu_258(0),
      R => '0'
    );
\kernel_buffer_15_32_fu_258_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_32_fu_2580,
      D => merge_i_fu_515_p66(10),
      Q => kernel_buffer_15_32_fu_258(10),
      R => '0'
    );
\kernel_buffer_15_32_fu_258_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_32_fu_2580,
      D => merge_i_fu_515_p66(11),
      Q => kernel_buffer_15_32_fu_258(11),
      R => '0'
    );
\kernel_buffer_15_32_fu_258_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_32_fu_2580,
      D => merge_i_fu_515_p66(12),
      Q => kernel_buffer_15_32_fu_258(12),
      R => '0'
    );
\kernel_buffer_15_32_fu_258_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_32_fu_2580,
      D => merge_i_fu_515_p66(13),
      Q => kernel_buffer_15_32_fu_258(13),
      R => '0'
    );
\kernel_buffer_15_32_fu_258_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_32_fu_2580,
      D => merge_i_fu_515_p66(1),
      Q => kernel_buffer_15_32_fu_258(1),
      R => '0'
    );
\kernel_buffer_15_32_fu_258_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_32_fu_2580,
      D => merge_i_fu_515_p66(2),
      Q => kernel_buffer_15_32_fu_258(2),
      R => '0'
    );
\kernel_buffer_15_32_fu_258_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_32_fu_2580,
      D => merge_i_fu_515_p66(15),
      Q => kernel_buffer_15_32_fu_258(31),
      R => '0'
    );
\kernel_buffer_15_32_fu_258_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_32_fu_2580,
      D => merge_i_fu_515_p66(3),
      Q => kernel_buffer_15_32_fu_258(3),
      R => '0'
    );
\kernel_buffer_15_32_fu_258_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_32_fu_2580,
      D => merge_i_fu_515_p66(4),
      Q => kernel_buffer_15_32_fu_258(4),
      R => '0'
    );
\kernel_buffer_15_32_fu_258_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_32_fu_2580,
      D => merge_i_fu_515_p66(5),
      Q => kernel_buffer_15_32_fu_258(5),
      R => '0'
    );
\kernel_buffer_15_32_fu_258_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_32_fu_2580,
      D => merge_i_fu_515_p66(6),
      Q => kernel_buffer_15_32_fu_258(6),
      R => '0'
    );
\kernel_buffer_15_32_fu_258_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_32_fu_2580,
      D => merge_i_fu_515_p66(7),
      Q => kernel_buffer_15_32_fu_258(7),
      R => '0'
    );
\kernel_buffer_15_32_fu_258_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_32_fu_2580,
      D => merge_i_fu_515_p66(8),
      Q => kernel_buffer_15_32_fu_258(8),
      R => '0'
    );
\kernel_buffer_15_32_fu_258_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_32_fu_2580,
      D => merge_i_fu_515_p66(9),
      Q => kernel_buffer_15_32_fu_258(9),
      R => '0'
    );
\kernel_buffer_15_33_fu_262[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => i_0_reg_358_reg(3),
      I1 => ap_CS_fsm_state3,
      I2 => i_0_reg_358_reg(2),
      I3 => i_0_reg_358_reg(1),
      I4 => i_0_reg_358_reg(0),
      O => kernel_buffer_15_33_fu_2620
    );
\kernel_buffer_15_33_fu_262_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_33_fu_2620,
      D => merge_i_fu_515_p66(0),
      Q => kernel_buffer_15_33_fu_262(0),
      R => '0'
    );
\kernel_buffer_15_33_fu_262_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_33_fu_2620,
      D => merge_i_fu_515_p66(10),
      Q => kernel_buffer_15_33_fu_262(10),
      R => '0'
    );
\kernel_buffer_15_33_fu_262_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_33_fu_2620,
      D => merge_i_fu_515_p66(11),
      Q => kernel_buffer_15_33_fu_262(11),
      R => '0'
    );
\kernel_buffer_15_33_fu_262_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_33_fu_2620,
      D => merge_i_fu_515_p66(12),
      Q => kernel_buffer_15_33_fu_262(12),
      R => '0'
    );
\kernel_buffer_15_33_fu_262_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_33_fu_2620,
      D => merge_i_fu_515_p66(13),
      Q => kernel_buffer_15_33_fu_262(13),
      R => '0'
    );
\kernel_buffer_15_33_fu_262_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_33_fu_2620,
      D => merge_i_fu_515_p66(1),
      Q => kernel_buffer_15_33_fu_262(1),
      R => '0'
    );
\kernel_buffer_15_33_fu_262_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_33_fu_2620,
      D => merge_i_fu_515_p66(2),
      Q => kernel_buffer_15_33_fu_262(2),
      R => '0'
    );
\kernel_buffer_15_33_fu_262_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_33_fu_2620,
      D => merge_i_fu_515_p66(15),
      Q => kernel_buffer_15_33_fu_262(31),
      R => '0'
    );
\kernel_buffer_15_33_fu_262_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_33_fu_2620,
      D => merge_i_fu_515_p66(3),
      Q => kernel_buffer_15_33_fu_262(3),
      R => '0'
    );
\kernel_buffer_15_33_fu_262_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_33_fu_2620,
      D => merge_i_fu_515_p66(4),
      Q => kernel_buffer_15_33_fu_262(4),
      R => '0'
    );
\kernel_buffer_15_33_fu_262_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_33_fu_2620,
      D => merge_i_fu_515_p66(5),
      Q => kernel_buffer_15_33_fu_262(5),
      R => '0'
    );
\kernel_buffer_15_33_fu_262_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_33_fu_2620,
      D => merge_i_fu_515_p66(6),
      Q => kernel_buffer_15_33_fu_262(6),
      R => '0'
    );
\kernel_buffer_15_33_fu_262_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_33_fu_2620,
      D => merge_i_fu_515_p66(7),
      Q => kernel_buffer_15_33_fu_262(7),
      R => '0'
    );
\kernel_buffer_15_33_fu_262_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_33_fu_2620,
      D => merge_i_fu_515_p66(8),
      Q => kernel_buffer_15_33_fu_262(8),
      R => '0'
    );
\kernel_buffer_15_33_fu_262_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_33_fu_2620,
      D => merge_i_fu_515_p66(9),
      Q => kernel_buffer_15_33_fu_262(9),
      R => '0'
    );
\kernel_buffer_15_34_fu_266[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => i_0_reg_358_reg(3),
      I1 => ap_CS_fsm_state3,
      I2 => i_0_reg_358_reg(1),
      I3 => i_0_reg_358_reg(2),
      I4 => i_0_reg_358_reg(0),
      O => kernel_buffer_15_34_fu_2660
    );
\kernel_buffer_15_34_fu_266_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_34_fu_2660,
      D => merge_i_fu_515_p66(0),
      Q => kernel_buffer_15_34_fu_266(0),
      R => '0'
    );
\kernel_buffer_15_34_fu_266_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_34_fu_2660,
      D => merge_i_fu_515_p66(10),
      Q => kernel_buffer_15_34_fu_266(10),
      R => '0'
    );
\kernel_buffer_15_34_fu_266_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_34_fu_2660,
      D => merge_i_fu_515_p66(11),
      Q => kernel_buffer_15_34_fu_266(11),
      R => '0'
    );
\kernel_buffer_15_34_fu_266_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_34_fu_2660,
      D => merge_i_fu_515_p66(12),
      Q => kernel_buffer_15_34_fu_266(12),
      R => '0'
    );
\kernel_buffer_15_34_fu_266_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_34_fu_2660,
      D => merge_i_fu_515_p66(13),
      Q => kernel_buffer_15_34_fu_266(13),
      R => '0'
    );
\kernel_buffer_15_34_fu_266_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_34_fu_2660,
      D => merge_i_fu_515_p66(1),
      Q => kernel_buffer_15_34_fu_266(1),
      R => '0'
    );
\kernel_buffer_15_34_fu_266_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_34_fu_2660,
      D => merge_i_fu_515_p66(2),
      Q => kernel_buffer_15_34_fu_266(2),
      R => '0'
    );
\kernel_buffer_15_34_fu_266_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_34_fu_2660,
      D => merge_i_fu_515_p66(15),
      Q => kernel_buffer_15_34_fu_266(31),
      R => '0'
    );
\kernel_buffer_15_34_fu_266_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_34_fu_2660,
      D => merge_i_fu_515_p66(3),
      Q => kernel_buffer_15_34_fu_266(3),
      R => '0'
    );
\kernel_buffer_15_34_fu_266_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_34_fu_2660,
      D => merge_i_fu_515_p66(4),
      Q => kernel_buffer_15_34_fu_266(4),
      R => '0'
    );
\kernel_buffer_15_34_fu_266_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_34_fu_2660,
      D => merge_i_fu_515_p66(5),
      Q => kernel_buffer_15_34_fu_266(5),
      R => '0'
    );
\kernel_buffer_15_34_fu_266_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_34_fu_2660,
      D => merge_i_fu_515_p66(6),
      Q => kernel_buffer_15_34_fu_266(6),
      R => '0'
    );
\kernel_buffer_15_34_fu_266_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_34_fu_2660,
      D => merge_i_fu_515_p66(7),
      Q => kernel_buffer_15_34_fu_266(7),
      R => '0'
    );
\kernel_buffer_15_34_fu_266_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_34_fu_2660,
      D => merge_i_fu_515_p66(8),
      Q => kernel_buffer_15_34_fu_266(8),
      R => '0'
    );
\kernel_buffer_15_34_fu_266_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_34_fu_2660,
      D => merge_i_fu_515_p66(9),
      Q => kernel_buffer_15_34_fu_266(9),
      R => '0'
    );
\kernel_buffer_15_35_fu_270[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => i_0_reg_358_reg(3),
      I1 => ap_CS_fsm_state3,
      I2 => i_0_reg_358_reg(1),
      I3 => i_0_reg_358_reg(0),
      I4 => i_0_reg_358_reg(2),
      O => kernel_buffer_15_35_fu_2700
    );
\kernel_buffer_15_35_fu_270_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_35_fu_2700,
      D => merge_i_fu_515_p66(0),
      Q => kernel_buffer_15_35_fu_270(0),
      R => '0'
    );
\kernel_buffer_15_35_fu_270_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_35_fu_2700,
      D => merge_i_fu_515_p66(10),
      Q => kernel_buffer_15_35_fu_270(10),
      R => '0'
    );
\kernel_buffer_15_35_fu_270_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_35_fu_2700,
      D => merge_i_fu_515_p66(11),
      Q => kernel_buffer_15_35_fu_270(11),
      R => '0'
    );
\kernel_buffer_15_35_fu_270_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_35_fu_2700,
      D => merge_i_fu_515_p66(12),
      Q => kernel_buffer_15_35_fu_270(12),
      R => '0'
    );
\kernel_buffer_15_35_fu_270_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_35_fu_2700,
      D => merge_i_fu_515_p66(13),
      Q => kernel_buffer_15_35_fu_270(13),
      R => '0'
    );
\kernel_buffer_15_35_fu_270_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_35_fu_2700,
      D => merge_i_fu_515_p66(1),
      Q => kernel_buffer_15_35_fu_270(1),
      R => '0'
    );
\kernel_buffer_15_35_fu_270_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_35_fu_2700,
      D => merge_i_fu_515_p66(2),
      Q => kernel_buffer_15_35_fu_270(2),
      R => '0'
    );
\kernel_buffer_15_35_fu_270_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_35_fu_2700,
      D => merge_i_fu_515_p66(15),
      Q => kernel_buffer_15_35_fu_270(31),
      R => '0'
    );
\kernel_buffer_15_35_fu_270_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_35_fu_2700,
      D => merge_i_fu_515_p66(3),
      Q => kernel_buffer_15_35_fu_270(3),
      R => '0'
    );
\kernel_buffer_15_35_fu_270_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_35_fu_2700,
      D => merge_i_fu_515_p66(4),
      Q => kernel_buffer_15_35_fu_270(4),
      R => '0'
    );
\kernel_buffer_15_35_fu_270_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_35_fu_2700,
      D => merge_i_fu_515_p66(5),
      Q => kernel_buffer_15_35_fu_270(5),
      R => '0'
    );
\kernel_buffer_15_35_fu_270_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_35_fu_2700,
      D => merge_i_fu_515_p66(6),
      Q => kernel_buffer_15_35_fu_270(6),
      R => '0'
    );
\kernel_buffer_15_35_fu_270_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_35_fu_2700,
      D => merge_i_fu_515_p66(7),
      Q => kernel_buffer_15_35_fu_270(7),
      R => '0'
    );
\kernel_buffer_15_35_fu_270_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_35_fu_2700,
      D => merge_i_fu_515_p66(8),
      Q => kernel_buffer_15_35_fu_270(8),
      R => '0'
    );
\kernel_buffer_15_35_fu_270_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_35_fu_2700,
      D => merge_i_fu_515_p66(9),
      Q => kernel_buffer_15_35_fu_270(9),
      R => '0'
    );
\kernel_buffer_15_36_fu_274[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => i_0_reg_358_reg(3),
      I1 => ap_CS_fsm_state3,
      I2 => i_0_reg_358_reg(0),
      I3 => i_0_reg_358_reg(1),
      I4 => i_0_reg_358_reg(2),
      O => kernel_buffer_15_36_fu_2740
    );
\kernel_buffer_15_36_fu_274_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_36_fu_2740,
      D => merge_i_fu_515_p66(0),
      Q => kernel_buffer_15_36_fu_274(0),
      R => '0'
    );
\kernel_buffer_15_36_fu_274_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_36_fu_2740,
      D => merge_i_fu_515_p66(10),
      Q => kernel_buffer_15_36_fu_274(10),
      R => '0'
    );
\kernel_buffer_15_36_fu_274_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_36_fu_2740,
      D => merge_i_fu_515_p66(11),
      Q => kernel_buffer_15_36_fu_274(11),
      R => '0'
    );
\kernel_buffer_15_36_fu_274_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_36_fu_2740,
      D => merge_i_fu_515_p66(12),
      Q => kernel_buffer_15_36_fu_274(12),
      R => '0'
    );
\kernel_buffer_15_36_fu_274_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_36_fu_2740,
      D => merge_i_fu_515_p66(13),
      Q => kernel_buffer_15_36_fu_274(13),
      R => '0'
    );
\kernel_buffer_15_36_fu_274_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_36_fu_2740,
      D => merge_i_fu_515_p66(1),
      Q => kernel_buffer_15_36_fu_274(1),
      R => '0'
    );
\kernel_buffer_15_36_fu_274_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_36_fu_2740,
      D => merge_i_fu_515_p66(2),
      Q => kernel_buffer_15_36_fu_274(2),
      R => '0'
    );
\kernel_buffer_15_36_fu_274_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_36_fu_2740,
      D => merge_i_fu_515_p66(15),
      Q => kernel_buffer_15_36_fu_274(31),
      R => '0'
    );
\kernel_buffer_15_36_fu_274_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_36_fu_2740,
      D => merge_i_fu_515_p66(3),
      Q => kernel_buffer_15_36_fu_274(3),
      R => '0'
    );
\kernel_buffer_15_36_fu_274_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_36_fu_2740,
      D => merge_i_fu_515_p66(4),
      Q => kernel_buffer_15_36_fu_274(4),
      R => '0'
    );
\kernel_buffer_15_36_fu_274_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_36_fu_2740,
      D => merge_i_fu_515_p66(5),
      Q => kernel_buffer_15_36_fu_274(5),
      R => '0'
    );
\kernel_buffer_15_36_fu_274_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_36_fu_2740,
      D => merge_i_fu_515_p66(6),
      Q => kernel_buffer_15_36_fu_274(6),
      R => '0'
    );
\kernel_buffer_15_36_fu_274_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_36_fu_2740,
      D => merge_i_fu_515_p66(7),
      Q => kernel_buffer_15_36_fu_274(7),
      R => '0'
    );
\kernel_buffer_15_36_fu_274_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_36_fu_2740,
      D => merge_i_fu_515_p66(8),
      Q => kernel_buffer_15_36_fu_274(8),
      R => '0'
    );
\kernel_buffer_15_36_fu_274_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_36_fu_2740,
      D => merge_i_fu_515_p66(9),
      Q => kernel_buffer_15_36_fu_274(9),
      R => '0'
    );
\kernel_buffer_15_37_fu_278[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => i_0_reg_358_reg(3),
      I1 => ap_CS_fsm_state3,
      I2 => i_0_reg_358_reg(0),
      I3 => i_0_reg_358_reg(1),
      I4 => i_0_reg_358_reg(2),
      O => kernel_buffer_15_37_fu_2780
    );
\kernel_buffer_15_37_fu_278_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_37_fu_2780,
      D => merge_i_fu_515_p66(0),
      Q => kernel_buffer_15_37_fu_278(0),
      R => '0'
    );
\kernel_buffer_15_37_fu_278_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_37_fu_2780,
      D => merge_i_fu_515_p66(10),
      Q => kernel_buffer_15_37_fu_278(10),
      R => '0'
    );
\kernel_buffer_15_37_fu_278_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_37_fu_2780,
      D => merge_i_fu_515_p66(11),
      Q => kernel_buffer_15_37_fu_278(11),
      R => '0'
    );
\kernel_buffer_15_37_fu_278_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_37_fu_2780,
      D => merge_i_fu_515_p66(12),
      Q => kernel_buffer_15_37_fu_278(12),
      R => '0'
    );
\kernel_buffer_15_37_fu_278_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_37_fu_2780,
      D => merge_i_fu_515_p66(13),
      Q => kernel_buffer_15_37_fu_278(13),
      R => '0'
    );
\kernel_buffer_15_37_fu_278_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_37_fu_2780,
      D => merge_i_fu_515_p66(1),
      Q => kernel_buffer_15_37_fu_278(1),
      R => '0'
    );
\kernel_buffer_15_37_fu_278_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_37_fu_2780,
      D => merge_i_fu_515_p66(2),
      Q => kernel_buffer_15_37_fu_278(2),
      R => '0'
    );
\kernel_buffer_15_37_fu_278_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_37_fu_2780,
      D => merge_i_fu_515_p66(15),
      Q => kernel_buffer_15_37_fu_278(31),
      R => '0'
    );
\kernel_buffer_15_37_fu_278_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_37_fu_2780,
      D => merge_i_fu_515_p66(3),
      Q => kernel_buffer_15_37_fu_278(3),
      R => '0'
    );
\kernel_buffer_15_37_fu_278_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_37_fu_2780,
      D => merge_i_fu_515_p66(4),
      Q => kernel_buffer_15_37_fu_278(4),
      R => '0'
    );
\kernel_buffer_15_37_fu_278_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_37_fu_2780,
      D => merge_i_fu_515_p66(5),
      Q => kernel_buffer_15_37_fu_278(5),
      R => '0'
    );
\kernel_buffer_15_37_fu_278_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_37_fu_2780,
      D => merge_i_fu_515_p66(6),
      Q => kernel_buffer_15_37_fu_278(6),
      R => '0'
    );
\kernel_buffer_15_37_fu_278_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_37_fu_2780,
      D => merge_i_fu_515_p66(7),
      Q => kernel_buffer_15_37_fu_278(7),
      R => '0'
    );
\kernel_buffer_15_37_fu_278_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_37_fu_2780,
      D => merge_i_fu_515_p66(8),
      Q => kernel_buffer_15_37_fu_278(8),
      R => '0'
    );
\kernel_buffer_15_37_fu_278_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_37_fu_2780,
      D => merge_i_fu_515_p66(9),
      Q => kernel_buffer_15_37_fu_278(9),
      R => '0'
    );
\kernel_buffer_15_38_fu_282[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => i_0_reg_358_reg(1),
      I1 => i_0_reg_358_reg(0),
      I2 => i_0_reg_358_reg(2),
      I3 => i_0_reg_358_reg(3),
      I4 => ap_CS_fsm_state3,
      O => kernel_buffer_15_38_fu_2820
    );
\kernel_buffer_15_38_fu_282_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_38_fu_2820,
      D => merge_i_fu_515_p66(0),
      Q => kernel_buffer_15_38_fu_282(0),
      R => '0'
    );
\kernel_buffer_15_38_fu_282_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_38_fu_2820,
      D => merge_i_fu_515_p66(10),
      Q => kernel_buffer_15_38_fu_282(10),
      R => '0'
    );
\kernel_buffer_15_38_fu_282_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_38_fu_2820,
      D => merge_i_fu_515_p66(11),
      Q => kernel_buffer_15_38_fu_282(11),
      R => '0'
    );
\kernel_buffer_15_38_fu_282_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_38_fu_2820,
      D => merge_i_fu_515_p66(12),
      Q => kernel_buffer_15_38_fu_282(12),
      R => '0'
    );
\kernel_buffer_15_38_fu_282_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_38_fu_2820,
      D => merge_i_fu_515_p66(13),
      Q => kernel_buffer_15_38_fu_282(13),
      R => '0'
    );
\kernel_buffer_15_38_fu_282_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_38_fu_2820,
      D => merge_i_fu_515_p66(1),
      Q => kernel_buffer_15_38_fu_282(1),
      R => '0'
    );
\kernel_buffer_15_38_fu_282_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_38_fu_2820,
      D => merge_i_fu_515_p66(2),
      Q => kernel_buffer_15_38_fu_282(2),
      R => '0'
    );
\kernel_buffer_15_38_fu_282_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_38_fu_2820,
      D => merge_i_fu_515_p66(15),
      Q => kernel_buffer_15_38_fu_282(31),
      R => '0'
    );
\kernel_buffer_15_38_fu_282_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_38_fu_2820,
      D => merge_i_fu_515_p66(3),
      Q => kernel_buffer_15_38_fu_282(3),
      R => '0'
    );
\kernel_buffer_15_38_fu_282_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_38_fu_2820,
      D => merge_i_fu_515_p66(4),
      Q => kernel_buffer_15_38_fu_282(4),
      R => '0'
    );
\kernel_buffer_15_38_fu_282_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_38_fu_2820,
      D => merge_i_fu_515_p66(5),
      Q => kernel_buffer_15_38_fu_282(5),
      R => '0'
    );
\kernel_buffer_15_38_fu_282_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_38_fu_2820,
      D => merge_i_fu_515_p66(6),
      Q => kernel_buffer_15_38_fu_282(6),
      R => '0'
    );
\kernel_buffer_15_38_fu_282_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_38_fu_2820,
      D => merge_i_fu_515_p66(7),
      Q => kernel_buffer_15_38_fu_282(7),
      R => '0'
    );
\kernel_buffer_15_38_fu_282_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_38_fu_2820,
      D => merge_i_fu_515_p66(8),
      Q => kernel_buffer_15_38_fu_282(8),
      R => '0'
    );
\kernel_buffer_15_38_fu_282_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_38_fu_2820,
      D => merge_i_fu_515_p66(9),
      Q => kernel_buffer_15_38_fu_282(9),
      R => '0'
    );
\kernel_buffer_15_39_fu_286[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => i_0_reg_358_reg(0),
      I1 => i_0_reg_358_reg(1),
      I2 => i_0_reg_358_reg(2),
      I3 => i_0_reg_358_reg(3),
      I4 => ap_CS_fsm_state3,
      O => kernel_buffer_15_39_fu_2860
    );
\kernel_buffer_15_39_fu_286_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_39_fu_2860,
      D => merge_i_fu_515_p66(0),
      Q => kernel_buffer_15_39_fu_286(0),
      R => '0'
    );
\kernel_buffer_15_39_fu_286_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_39_fu_2860,
      D => merge_i_fu_515_p66(10),
      Q => kernel_buffer_15_39_fu_286(10),
      R => '0'
    );
\kernel_buffer_15_39_fu_286_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_39_fu_2860,
      D => merge_i_fu_515_p66(11),
      Q => kernel_buffer_15_39_fu_286(11),
      R => '0'
    );
\kernel_buffer_15_39_fu_286_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_39_fu_2860,
      D => merge_i_fu_515_p66(12),
      Q => kernel_buffer_15_39_fu_286(12),
      R => '0'
    );
\kernel_buffer_15_39_fu_286_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_39_fu_2860,
      D => merge_i_fu_515_p66(13),
      Q => kernel_buffer_15_39_fu_286(13),
      R => '0'
    );
\kernel_buffer_15_39_fu_286_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_39_fu_2860,
      D => merge_i_fu_515_p66(1),
      Q => kernel_buffer_15_39_fu_286(1),
      R => '0'
    );
\kernel_buffer_15_39_fu_286_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_39_fu_2860,
      D => merge_i_fu_515_p66(2),
      Q => kernel_buffer_15_39_fu_286(2),
      R => '0'
    );
\kernel_buffer_15_39_fu_286_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_39_fu_2860,
      D => merge_i_fu_515_p66(15),
      Q => kernel_buffer_15_39_fu_286(31),
      R => '0'
    );
\kernel_buffer_15_39_fu_286_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_39_fu_2860,
      D => merge_i_fu_515_p66(3),
      Q => kernel_buffer_15_39_fu_286(3),
      R => '0'
    );
\kernel_buffer_15_39_fu_286_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_39_fu_2860,
      D => merge_i_fu_515_p66(4),
      Q => kernel_buffer_15_39_fu_286(4),
      R => '0'
    );
\kernel_buffer_15_39_fu_286_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_39_fu_2860,
      D => merge_i_fu_515_p66(5),
      Q => kernel_buffer_15_39_fu_286(5),
      R => '0'
    );
\kernel_buffer_15_39_fu_286_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_39_fu_2860,
      D => merge_i_fu_515_p66(6),
      Q => kernel_buffer_15_39_fu_286(6),
      R => '0'
    );
\kernel_buffer_15_39_fu_286_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_39_fu_2860,
      D => merge_i_fu_515_p66(7),
      Q => kernel_buffer_15_39_fu_286(7),
      R => '0'
    );
\kernel_buffer_15_39_fu_286_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_39_fu_2860,
      D => merge_i_fu_515_p66(8),
      Q => kernel_buffer_15_39_fu_286(8),
      R => '0'
    );
\kernel_buffer_15_39_fu_286_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_39_fu_2860,
      D => merge_i_fu_515_p66(9),
      Q => kernel_buffer_15_39_fu_286(9),
      R => '0'
    );
\kernel_buffer_15_40_fu_290[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => i_0_reg_358_reg(2),
      I1 => i_0_reg_358_reg(1),
      I2 => i_0_reg_358_reg(0),
      I3 => i_0_reg_358_reg(3),
      I4 => ap_CS_fsm_state3,
      O => kernel_buffer_15_40_fu_2900
    );
\kernel_buffer_15_40_fu_290_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_40_fu_2900,
      D => merge_i_fu_515_p66(0),
      Q => kernel_buffer_15_40_fu_290(0),
      R => '0'
    );
\kernel_buffer_15_40_fu_290_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_40_fu_2900,
      D => merge_i_fu_515_p66(10),
      Q => kernel_buffer_15_40_fu_290(10),
      R => '0'
    );
\kernel_buffer_15_40_fu_290_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_40_fu_2900,
      D => merge_i_fu_515_p66(11),
      Q => kernel_buffer_15_40_fu_290(11),
      R => '0'
    );
\kernel_buffer_15_40_fu_290_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_40_fu_2900,
      D => merge_i_fu_515_p66(12),
      Q => kernel_buffer_15_40_fu_290(12),
      R => '0'
    );
\kernel_buffer_15_40_fu_290_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_40_fu_2900,
      D => merge_i_fu_515_p66(13),
      Q => kernel_buffer_15_40_fu_290(13),
      R => '0'
    );
\kernel_buffer_15_40_fu_290_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_40_fu_2900,
      D => merge_i_fu_515_p66(1),
      Q => kernel_buffer_15_40_fu_290(1),
      R => '0'
    );
\kernel_buffer_15_40_fu_290_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_40_fu_2900,
      D => merge_i_fu_515_p66(2),
      Q => kernel_buffer_15_40_fu_290(2),
      R => '0'
    );
\kernel_buffer_15_40_fu_290_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_40_fu_2900,
      D => merge_i_fu_515_p66(15),
      Q => kernel_buffer_15_40_fu_290(31),
      R => '0'
    );
\kernel_buffer_15_40_fu_290_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_40_fu_2900,
      D => merge_i_fu_515_p66(3),
      Q => kernel_buffer_15_40_fu_290(3),
      R => '0'
    );
\kernel_buffer_15_40_fu_290_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_40_fu_2900,
      D => merge_i_fu_515_p66(4),
      Q => kernel_buffer_15_40_fu_290(4),
      R => '0'
    );
\kernel_buffer_15_40_fu_290_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_40_fu_2900,
      D => merge_i_fu_515_p66(5),
      Q => kernel_buffer_15_40_fu_290(5),
      R => '0'
    );
\kernel_buffer_15_40_fu_290_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_40_fu_2900,
      D => merge_i_fu_515_p66(6),
      Q => kernel_buffer_15_40_fu_290(6),
      R => '0'
    );
\kernel_buffer_15_40_fu_290_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_40_fu_2900,
      D => merge_i_fu_515_p66(7),
      Q => kernel_buffer_15_40_fu_290(7),
      R => '0'
    );
\kernel_buffer_15_40_fu_290_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_40_fu_2900,
      D => merge_i_fu_515_p66(8),
      Q => kernel_buffer_15_40_fu_290(8),
      R => '0'
    );
\kernel_buffer_15_40_fu_290_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_40_fu_2900,
      D => merge_i_fu_515_p66(9),
      Q => kernel_buffer_15_40_fu_290(9),
      R => '0'
    );
\kernel_buffer_15_41_fu_294[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => i_0_reg_358_reg(1),
      I1 => i_0_reg_358_reg(2),
      I2 => i_0_reg_358_reg(0),
      I3 => i_0_reg_358_reg(3),
      I4 => ap_CS_fsm_state3,
      O => kernel_buffer_15_41_fu_2940
    );
\kernel_buffer_15_41_fu_294_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_41_fu_2940,
      D => merge_i_fu_515_p66(0),
      Q => kernel_buffer_15_41_fu_294(0),
      R => '0'
    );
\kernel_buffer_15_41_fu_294_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_41_fu_2940,
      D => merge_i_fu_515_p66(10),
      Q => kernel_buffer_15_41_fu_294(10),
      R => '0'
    );
\kernel_buffer_15_41_fu_294_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_41_fu_2940,
      D => merge_i_fu_515_p66(11),
      Q => kernel_buffer_15_41_fu_294(11),
      R => '0'
    );
\kernel_buffer_15_41_fu_294_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_41_fu_2940,
      D => merge_i_fu_515_p66(12),
      Q => kernel_buffer_15_41_fu_294(12),
      R => '0'
    );
\kernel_buffer_15_41_fu_294_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_41_fu_2940,
      D => merge_i_fu_515_p66(13),
      Q => kernel_buffer_15_41_fu_294(13),
      R => '0'
    );
\kernel_buffer_15_41_fu_294_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_41_fu_2940,
      D => merge_i_fu_515_p66(1),
      Q => kernel_buffer_15_41_fu_294(1),
      R => '0'
    );
\kernel_buffer_15_41_fu_294_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_41_fu_2940,
      D => merge_i_fu_515_p66(2),
      Q => kernel_buffer_15_41_fu_294(2),
      R => '0'
    );
\kernel_buffer_15_41_fu_294_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_41_fu_2940,
      D => merge_i_fu_515_p66(15),
      Q => kernel_buffer_15_41_fu_294(31),
      R => '0'
    );
\kernel_buffer_15_41_fu_294_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_41_fu_2940,
      D => merge_i_fu_515_p66(3),
      Q => kernel_buffer_15_41_fu_294(3),
      R => '0'
    );
\kernel_buffer_15_41_fu_294_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_41_fu_2940,
      D => merge_i_fu_515_p66(4),
      Q => kernel_buffer_15_41_fu_294(4),
      R => '0'
    );
\kernel_buffer_15_41_fu_294_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_41_fu_2940,
      D => merge_i_fu_515_p66(5),
      Q => kernel_buffer_15_41_fu_294(5),
      R => '0'
    );
\kernel_buffer_15_41_fu_294_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_41_fu_2940,
      D => merge_i_fu_515_p66(6),
      Q => kernel_buffer_15_41_fu_294(6),
      R => '0'
    );
\kernel_buffer_15_41_fu_294_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_41_fu_2940,
      D => merge_i_fu_515_p66(7),
      Q => kernel_buffer_15_41_fu_294(7),
      R => '0'
    );
\kernel_buffer_15_41_fu_294_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_41_fu_2940,
      D => merge_i_fu_515_p66(8),
      Q => kernel_buffer_15_41_fu_294(8),
      R => '0'
    );
\kernel_buffer_15_41_fu_294_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_41_fu_2940,
      D => merge_i_fu_515_p66(9),
      Q => kernel_buffer_15_41_fu_294(9),
      R => '0'
    );
\kernel_buffer_15_42_fu_298[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => i_0_reg_358_reg(1),
      I1 => i_0_reg_358_reg(0),
      I2 => i_0_reg_358_reg(2),
      I3 => i_0_reg_358_reg(3),
      I4 => ap_CS_fsm_state3,
      O => kernel_buffer_15_42_fu_2980
    );
\kernel_buffer_15_42_fu_298_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_42_fu_2980,
      D => merge_i_fu_515_p66(0),
      Q => kernel_buffer_15_42_fu_298(0),
      R => '0'
    );
\kernel_buffer_15_42_fu_298_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_42_fu_2980,
      D => merge_i_fu_515_p66(10),
      Q => kernel_buffer_15_42_fu_298(10),
      R => '0'
    );
\kernel_buffer_15_42_fu_298_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_42_fu_2980,
      D => merge_i_fu_515_p66(11),
      Q => kernel_buffer_15_42_fu_298(11),
      R => '0'
    );
\kernel_buffer_15_42_fu_298_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_42_fu_2980,
      D => merge_i_fu_515_p66(12),
      Q => kernel_buffer_15_42_fu_298(12),
      R => '0'
    );
\kernel_buffer_15_42_fu_298_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_42_fu_2980,
      D => merge_i_fu_515_p66(13),
      Q => kernel_buffer_15_42_fu_298(13),
      R => '0'
    );
\kernel_buffer_15_42_fu_298_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_42_fu_2980,
      D => merge_i_fu_515_p66(1),
      Q => kernel_buffer_15_42_fu_298(1),
      R => '0'
    );
\kernel_buffer_15_42_fu_298_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_42_fu_2980,
      D => merge_i_fu_515_p66(2),
      Q => kernel_buffer_15_42_fu_298(2),
      R => '0'
    );
\kernel_buffer_15_42_fu_298_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_42_fu_2980,
      D => merge_i_fu_515_p66(15),
      Q => kernel_buffer_15_42_fu_298(31),
      R => '0'
    );
\kernel_buffer_15_42_fu_298_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_42_fu_2980,
      D => merge_i_fu_515_p66(3),
      Q => kernel_buffer_15_42_fu_298(3),
      R => '0'
    );
\kernel_buffer_15_42_fu_298_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_42_fu_2980,
      D => merge_i_fu_515_p66(4),
      Q => kernel_buffer_15_42_fu_298(4),
      R => '0'
    );
\kernel_buffer_15_42_fu_298_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_42_fu_2980,
      D => merge_i_fu_515_p66(5),
      Q => kernel_buffer_15_42_fu_298(5),
      R => '0'
    );
\kernel_buffer_15_42_fu_298_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_42_fu_2980,
      D => merge_i_fu_515_p66(6),
      Q => kernel_buffer_15_42_fu_298(6),
      R => '0'
    );
\kernel_buffer_15_42_fu_298_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_42_fu_2980,
      D => merge_i_fu_515_p66(7),
      Q => kernel_buffer_15_42_fu_298(7),
      R => '0'
    );
\kernel_buffer_15_42_fu_298_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_42_fu_2980,
      D => merge_i_fu_515_p66(8),
      Q => kernel_buffer_15_42_fu_298(8),
      R => '0'
    );
\kernel_buffer_15_42_fu_298_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_42_fu_2980,
      D => merge_i_fu_515_p66(9),
      Q => kernel_buffer_15_42_fu_298(9),
      R => '0'
    );
\kernel_buffer_15_43_fu_302[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => i_0_reg_358_reg(0),
      I1 => i_0_reg_358_reg(1),
      I2 => i_0_reg_358_reg(2),
      I3 => i_0_reg_358_reg(3),
      I4 => ap_CS_fsm_state3,
      O => kernel_buffer_15_43_fu_3020
    );
\kernel_buffer_15_43_fu_302_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_43_fu_3020,
      D => merge_i_fu_515_p66(0),
      Q => kernel_buffer_15_43_fu_302(0),
      R => '0'
    );
\kernel_buffer_15_43_fu_302_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_43_fu_3020,
      D => merge_i_fu_515_p66(10),
      Q => kernel_buffer_15_43_fu_302(10),
      R => '0'
    );
\kernel_buffer_15_43_fu_302_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_43_fu_3020,
      D => merge_i_fu_515_p66(11),
      Q => kernel_buffer_15_43_fu_302(11),
      R => '0'
    );
\kernel_buffer_15_43_fu_302_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_43_fu_3020,
      D => merge_i_fu_515_p66(12),
      Q => kernel_buffer_15_43_fu_302(12),
      R => '0'
    );
\kernel_buffer_15_43_fu_302_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_43_fu_3020,
      D => merge_i_fu_515_p66(13),
      Q => kernel_buffer_15_43_fu_302(13),
      R => '0'
    );
\kernel_buffer_15_43_fu_302_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_43_fu_3020,
      D => merge_i_fu_515_p66(1),
      Q => kernel_buffer_15_43_fu_302(1),
      R => '0'
    );
\kernel_buffer_15_43_fu_302_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_43_fu_3020,
      D => merge_i_fu_515_p66(2),
      Q => kernel_buffer_15_43_fu_302(2),
      R => '0'
    );
\kernel_buffer_15_43_fu_302_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_43_fu_3020,
      D => merge_i_fu_515_p66(15),
      Q => kernel_buffer_15_43_fu_302(31),
      R => '0'
    );
\kernel_buffer_15_43_fu_302_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_43_fu_3020,
      D => merge_i_fu_515_p66(3),
      Q => kernel_buffer_15_43_fu_302(3),
      R => '0'
    );
\kernel_buffer_15_43_fu_302_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_43_fu_3020,
      D => merge_i_fu_515_p66(4),
      Q => kernel_buffer_15_43_fu_302(4),
      R => '0'
    );
\kernel_buffer_15_43_fu_302_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_43_fu_3020,
      D => merge_i_fu_515_p66(5),
      Q => kernel_buffer_15_43_fu_302(5),
      R => '0'
    );
\kernel_buffer_15_43_fu_302_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_43_fu_3020,
      D => merge_i_fu_515_p66(6),
      Q => kernel_buffer_15_43_fu_302(6),
      R => '0'
    );
\kernel_buffer_15_43_fu_302_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_43_fu_3020,
      D => merge_i_fu_515_p66(7),
      Q => kernel_buffer_15_43_fu_302(7),
      R => '0'
    );
\kernel_buffer_15_43_fu_302_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_43_fu_3020,
      D => merge_i_fu_515_p66(8),
      Q => kernel_buffer_15_43_fu_302(8),
      R => '0'
    );
\kernel_buffer_15_43_fu_302_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_43_fu_3020,
      D => merge_i_fu_515_p66(9),
      Q => kernel_buffer_15_43_fu_302(9),
      R => '0'
    );
\kernel_buffer_15_fu_250[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB7AFEA8DEE62D19"
    )
        port map (
      I0 => \kernel_buffer_15_fu_250[31]_i_3_n_5\,
      I1 => \kernel_buffer_15_fu_250[31]_i_4_n_5\,
      I2 => \kernel_buffer_15_fu_250[31]_i_5_n_5\,
      I3 => i_0_reg_358_reg(0),
      I4 => i_0_reg_358_reg(2),
      I5 => i_0_reg_358_reg(1),
      O => merge_i_fu_515_p66(0)
    );
\kernel_buffer_15_fu_250[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"474DCB986FE5BA1E"
    )
        port map (
      I0 => \kernel_buffer_15_fu_250[31]_i_3_n_5\,
      I1 => \kernel_buffer_15_fu_250[31]_i_4_n_5\,
      I2 => i_0_reg_358_reg(2),
      I3 => i_0_reg_358_reg(0),
      I4 => i_0_reg_358_reg(1),
      I5 => \kernel_buffer_15_fu_250[31]_i_5_n_5\,
      O => merge_i_fu_515_p66(10)
    );
\kernel_buffer_15_fu_250[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57D24D52EFD885BC"
    )
        port map (
      I0 => \kernel_buffer_15_fu_250[31]_i_3_n_5\,
      I1 => \kernel_buffer_15_fu_250[31]_i_4_n_5\,
      I2 => i_0_reg_358_reg(2),
      I3 => i_0_reg_358_reg(1),
      I4 => i_0_reg_358_reg(0),
      I5 => \kernel_buffer_15_fu_250[31]_i_5_n_5\,
      O => merge_i_fu_515_p66(11)
    );
\kernel_buffer_15_fu_250[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5440D5F97CF77A82"
    )
        port map (
      I0 => \kernel_buffer_15_fu_250[31]_i_3_n_5\,
      I1 => \kernel_buffer_15_fu_250[31]_i_4_n_5\,
      I2 => i_0_reg_358_reg(0),
      I3 => \kernel_buffer_15_fu_250[31]_i_5_n_5\,
      I4 => i_0_reg_358_reg(1),
      I5 => i_0_reg_358_reg(2),
      O => merge_i_fu_515_p66(12)
    );
\kernel_buffer_15_fu_250[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF454F2377CAE87C"
    )
        port map (
      I0 => \kernel_buffer_15_fu_250[31]_i_3_n_5\,
      I1 => \kernel_buffer_15_fu_250[31]_i_4_n_5\,
      I2 => i_0_reg_358_reg(1),
      I3 => i_0_reg_358_reg(0),
      I4 => \kernel_buffer_15_fu_250[31]_i_5_n_5\,
      I5 => i_0_reg_358_reg(2),
      O => merge_i_fu_515_p66(13)
    );
\kernel_buffer_15_fu_250[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F2F3D157BD7A940"
    )
        port map (
      I0 => \kernel_buffer_15_fu_250[31]_i_3_n_5\,
      I1 => \kernel_buffer_15_fu_250[31]_i_4_n_5\,
      I2 => \kernel_buffer_15_fu_250[31]_i_5_n_5\,
      I3 => i_0_reg_358_reg(2),
      I4 => i_0_reg_358_reg(0),
      I5 => i_0_reg_358_reg(1),
      O => merge_i_fu_515_p66(1)
    );
\kernel_buffer_15_fu_250[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D3B8F6A154D9CB35"
    )
        port map (
      I0 => \kernel_buffer_15_fu_250[31]_i_3_n_5\,
      I1 => \kernel_buffer_15_fu_250[31]_i_4_n_5\,
      I2 => \kernel_buffer_15_fu_250[31]_i_5_n_5\,
      I3 => i_0_reg_358_reg(1),
      I4 => i_0_reg_358_reg(0),
      I5 => i_0_reg_358_reg(2),
      O => merge_i_fu_515_p66(2)
    );
\kernel_buffer_15_fu_250[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => i_0_reg_358_reg(0),
      I1 => i_0_reg_358_reg(1),
      I2 => i_0_reg_358_reg(2),
      I3 => i_0_reg_358_reg(3),
      I4 => ap_CS_fsm_state3,
      O => kernel_buffer_15_fu_2500
    );
\kernel_buffer_15_fu_250[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F454BAB73CAE874"
    )
        port map (
      I0 => \kernel_buffer_15_fu_250[31]_i_3_n_5\,
      I1 => \kernel_buffer_15_fu_250[31]_i_4_n_5\,
      I2 => i_0_reg_358_reg(1),
      I3 => i_0_reg_358_reg(0),
      I4 => \kernel_buffer_15_fu_250[31]_i_5_n_5\,
      I5 => i_0_reg_358_reg(2),
      O => merge_i_fu_515_p66(15)
    );
\kernel_buffer_15_fu_250[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => shl_ln_reg_1245(5),
      I1 => i_0_reg_358_reg(3),
      I2 => sext_ln34_reg_1238(1),
      I3 => shl_ln_reg_1245(4),
      O => \kernel_buffer_15_fu_250[31]_i_3_n_5\
    );
\kernel_buffer_15_fu_250[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => shl_ln_reg_1245(4),
      I1 => sext_ln34_reg_1238(1),
      I2 => i_0_reg_358_reg(3),
      O => \kernel_buffer_15_fu_250[31]_i_4_n_5\
    );
\kernel_buffer_15_fu_250[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_0_reg_358_reg(3),
      I1 => sext_ln34_reg_1238(1),
      O => \kernel_buffer_15_fu_250[31]_i_5_n_5\
    );
\kernel_buffer_15_fu_250[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9BD26BBC61D5325C"
    )
        port map (
      I0 => \kernel_buffer_15_fu_250[31]_i_3_n_5\,
      I1 => \kernel_buffer_15_fu_250[31]_i_4_n_5\,
      I2 => i_0_reg_358_reg(2),
      I3 => i_0_reg_358_reg(1),
      I4 => i_0_reg_358_reg(0),
      I5 => \kernel_buffer_15_fu_250[31]_i_5_n_5\,
      O => merge_i_fu_515_p66(3)
    );
\kernel_buffer_15_fu_250[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45B1BAD2C7BA06BA"
    )
        port map (
      I0 => \kernel_buffer_15_fu_250[31]_i_3_n_5\,
      I1 => \kernel_buffer_15_fu_250[31]_i_4_n_5\,
      I2 => i_0_reg_358_reg(1),
      I3 => i_0_reg_358_reg(0),
      I4 => i_0_reg_358_reg(2),
      I5 => \kernel_buffer_15_fu_250[31]_i_5_n_5\,
      O => merge_i_fu_515_p66(4)
    );
\kernel_buffer_15_fu_250[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A65C97875A19B086"
    )
        port map (
      I0 => \kernel_buffer_15_fu_250[31]_i_3_n_5\,
      I1 => \kernel_buffer_15_fu_250[31]_i_4_n_5\,
      I2 => \kernel_buffer_15_fu_250[31]_i_5_n_5\,
      I3 => i_0_reg_358_reg(1),
      I4 => i_0_reg_358_reg(2),
      I5 => i_0_reg_358_reg(0),
      O => merge_i_fu_515_p66(5)
    );
\kernel_buffer_15_fu_250[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4447444477777777"
    )
        port map (
      I0 => \kernel_buffer_15_fu_250[6]_i_2_n_5\,
      I1 => \kernel_buffer_15_fu_250[31]_i_3_n_5\,
      I2 => shl_ln_reg_1245(4),
      I3 => \kernel_buffer_15_fu_250[6]_i_3_n_5\,
      I4 => \kernel_buffer_15_fu_250[6]_i_4_n_5\,
      I5 => \kernel_buffer_15_fu_250[6]_i_5_n_5\,
      O => merge_i_fu_515_p66(6)
    );
\kernel_buffer_15_fu_250[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5642BD3CC3D742FF"
    )
        port map (
      I0 => shl_ln_reg_1245(4),
      I1 => sext_ln34_reg_1238(1),
      I2 => i_0_reg_358_reg(3),
      I3 => i_0_reg_358_reg(2),
      I4 => i_0_reg_358_reg(1),
      I5 => i_0_reg_358_reg(0),
      O => \kernel_buffer_15_fu_250[6]_i_2_n_5\
    );
\kernel_buffer_15_fu_250[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => i_0_reg_358_reg(2),
      I1 => i_0_reg_358_reg(0),
      I2 => i_0_reg_358_reg(1),
      O => \kernel_buffer_15_fu_250[6]_i_3_n_5\
    );
\kernel_buffer_15_fu_250[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0666"
    )
        port map (
      I0 => sext_ln34_reg_1238(1),
      I1 => i_0_reg_358_reg(3),
      I2 => i_0_reg_358_reg(0),
      I3 => i_0_reg_358_reg(1),
      O => \kernel_buffer_15_fu_250[6]_i_4_n_5\
    );
\kernel_buffer_15_fu_250[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9B9B5353FFFFFF"
    )
        port map (
      I0 => i_0_reg_358_reg(2),
      I1 => i_0_reg_358_reg(0),
      I2 => i_0_reg_358_reg(1),
      I3 => i_0_reg_358_reg(3),
      I4 => sext_ln34_reg_1238(1),
      I5 => shl_ln_reg_1245(4),
      O => \kernel_buffer_15_fu_250[6]_i_5_n_5\
    );
\kernel_buffer_15_fu_250[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF449A2C9AAE423F"
    )
        port map (
      I0 => \kernel_buffer_15_fu_250[31]_i_3_n_5\,
      I1 => \kernel_buffer_15_fu_250[31]_i_4_n_5\,
      I2 => \kernel_buffer_15_fu_250[31]_i_5_n_5\,
      I3 => i_0_reg_358_reg(0),
      I4 => i_0_reg_358_reg(1),
      I5 => i_0_reg_358_reg(2),
      O => merge_i_fu_515_p66(7)
    );
\kernel_buffer_15_fu_250[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA3206D947A8ACA6"
    )
        port map (
      I0 => \kernel_buffer_15_fu_250[31]_i_3_n_5\,
      I1 => i_0_reg_358_reg(1),
      I2 => i_0_reg_358_reg(0),
      I3 => \kernel_buffer_15_fu_250[31]_i_5_n_5\,
      I4 => \kernel_buffer_15_fu_250[31]_i_4_n_5\,
      I5 => i_0_reg_358_reg(2),
      O => merge_i_fu_515_p66(8)
    );
\kernel_buffer_15_fu_250[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50CE4B5FEE4964E2"
    )
        port map (
      I0 => \kernel_buffer_15_fu_250[31]_i_3_n_5\,
      I1 => \kernel_buffer_15_fu_250[31]_i_4_n_5\,
      I2 => \kernel_buffer_15_fu_250[31]_i_5_n_5\,
      I3 => i_0_reg_358_reg(0),
      I4 => i_0_reg_358_reg(1),
      I5 => i_0_reg_358_reg(2),
      O => merge_i_fu_515_p66(9)
    );
\kernel_buffer_15_fu_250_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_2500,
      D => merge_i_fu_515_p66(0),
      Q => kernel_buffer_15_fu_250(0),
      R => '0'
    );
\kernel_buffer_15_fu_250_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_2500,
      D => merge_i_fu_515_p66(10),
      Q => kernel_buffer_15_fu_250(10),
      R => '0'
    );
\kernel_buffer_15_fu_250_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_2500,
      D => merge_i_fu_515_p66(11),
      Q => kernel_buffer_15_fu_250(11),
      R => '0'
    );
\kernel_buffer_15_fu_250_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_2500,
      D => merge_i_fu_515_p66(12),
      Q => kernel_buffer_15_fu_250(12),
      R => '0'
    );
\kernel_buffer_15_fu_250_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_2500,
      D => merge_i_fu_515_p66(13),
      Q => kernel_buffer_15_fu_250(13),
      R => '0'
    );
\kernel_buffer_15_fu_250_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_2500,
      D => merge_i_fu_515_p66(1),
      Q => kernel_buffer_15_fu_250(1),
      R => '0'
    );
\kernel_buffer_15_fu_250_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_2500,
      D => merge_i_fu_515_p66(2),
      Q => kernel_buffer_15_fu_250(2),
      R => '0'
    );
\kernel_buffer_15_fu_250_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_2500,
      D => merge_i_fu_515_p66(15),
      Q => kernel_buffer_15_fu_250(31),
      R => '0'
    );
\kernel_buffer_15_fu_250_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_2500,
      D => merge_i_fu_515_p66(3),
      Q => kernel_buffer_15_fu_250(3),
      R => '0'
    );
\kernel_buffer_15_fu_250_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_2500,
      D => merge_i_fu_515_p66(4),
      Q => kernel_buffer_15_fu_250(4),
      R => '0'
    );
\kernel_buffer_15_fu_250_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_2500,
      D => merge_i_fu_515_p66(5),
      Q => kernel_buffer_15_fu_250(5),
      R => '0'
    );
\kernel_buffer_15_fu_250_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_2500,
      D => merge_i_fu_515_p66(6),
      Q => kernel_buffer_15_fu_250(6),
      R => '0'
    );
\kernel_buffer_15_fu_250_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_2500,
      D => merge_i_fu_515_p66(7),
      Q => kernel_buffer_15_fu_250(7),
      R => '0'
    );
\kernel_buffer_15_fu_250_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_2500,
      D => merge_i_fu_515_p66(8),
      Q => kernel_buffer_15_fu_250(8),
      R => '0'
    );
\kernel_buffer_15_fu_250_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_2500,
      D => merge_i_fu_515_p66(9),
      Q => kernel_buffer_15_fu_250(9),
      R => '0'
    );
mul_ln39_fu_1034_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => tmp_fu_994_p18(31),
      A(15) => tmp_fu_994_p18(31),
      A(14) => tmp_fu_994_p18(31),
      A(13 downto 0) => tmp_fu_994_p18(13 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln39_fu_1034_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q0(15),
      B(16) => q0(15),
      B(15 downto 0) => q0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln39_fu_1034_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln39_fu_1034_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln39_fu_1034_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => mul_ln39_fu_1034_p2_i_1_n_5,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => mul_ln39_fu_1034_p2_i_1_n_5,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln39_fu_1034_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_ln39_fu_1034_p2_OVERFLOW_UNCONNECTED,
      P(47) => mul_ln39_fu_1034_p2_n_63,
      P(46) => mul_ln39_fu_1034_p2_n_64,
      P(45) => mul_ln39_fu_1034_p2_n_65,
      P(44) => mul_ln39_fu_1034_p2_n_66,
      P(43) => mul_ln39_fu_1034_p2_n_67,
      P(42) => mul_ln39_fu_1034_p2_n_68,
      P(41) => mul_ln39_fu_1034_p2_n_69,
      P(40) => mul_ln39_fu_1034_p2_n_70,
      P(39) => mul_ln39_fu_1034_p2_n_71,
      P(38) => mul_ln39_fu_1034_p2_n_72,
      P(37) => mul_ln39_fu_1034_p2_n_73,
      P(36) => mul_ln39_fu_1034_p2_n_74,
      P(35) => mul_ln39_fu_1034_p2_n_75,
      P(34) => mul_ln39_fu_1034_p2_n_76,
      P(33) => mul_ln39_fu_1034_p2_n_77,
      P(32) => mul_ln39_fu_1034_p2_n_78,
      P(31) => mul_ln39_fu_1034_p2_n_79,
      P(30) => mul_ln39_fu_1034_p2_n_80,
      P(29) => mul_ln39_fu_1034_p2_n_81,
      P(28) => mul_ln39_fu_1034_p2_n_82,
      P(27) => mul_ln39_fu_1034_p2_n_83,
      P(26) => mul_ln39_fu_1034_p2_n_84,
      P(25) => mul_ln39_fu_1034_p2_n_85,
      P(24) => mul_ln39_fu_1034_p2_n_86,
      P(23) => mul_ln39_fu_1034_p2_n_87,
      P(22) => mul_ln39_fu_1034_p2_n_88,
      P(21) => mul_ln39_fu_1034_p2_n_89,
      P(20) => mul_ln39_fu_1034_p2_n_90,
      P(19) => mul_ln39_fu_1034_p2_n_91,
      P(18) => mul_ln39_fu_1034_p2_n_92,
      P(17) => mul_ln39_fu_1034_p2_n_93,
      P(16) => mul_ln39_fu_1034_p2_n_94,
      P(15) => mul_ln39_fu_1034_p2_n_95,
      P(14) => mul_ln39_fu_1034_p2_n_96,
      P(13) => mul_ln39_fu_1034_p2_n_97,
      P(12) => mul_ln39_fu_1034_p2_n_98,
      P(11) => mul_ln39_fu_1034_p2_n_99,
      P(10) => mul_ln39_fu_1034_p2_n_100,
      P(9) => mul_ln39_fu_1034_p2_n_101,
      P(8) => mul_ln39_fu_1034_p2_n_102,
      P(7) => mul_ln39_fu_1034_p2_n_103,
      P(6) => mul_ln39_fu_1034_p2_n_104,
      P(5) => mul_ln39_fu_1034_p2_n_105,
      P(4) => mul_ln39_fu_1034_p2_n_106,
      P(3) => mul_ln39_fu_1034_p2_n_107,
      P(2) => mul_ln39_fu_1034_p2_n_108,
      P(1) => mul_ln39_fu_1034_p2_n_109,
      P(0) => mul_ln39_fu_1034_p2_n_110,
      PATTERNBDETECT => NLW_mul_ln39_fu_1034_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln39_fu_1034_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => mul_ln39_fu_1034_p2_n_111,
      PCOUT(46) => mul_ln39_fu_1034_p2_n_112,
      PCOUT(45) => mul_ln39_fu_1034_p2_n_113,
      PCOUT(44) => mul_ln39_fu_1034_p2_n_114,
      PCOUT(43) => mul_ln39_fu_1034_p2_n_115,
      PCOUT(42) => mul_ln39_fu_1034_p2_n_116,
      PCOUT(41) => mul_ln39_fu_1034_p2_n_117,
      PCOUT(40) => mul_ln39_fu_1034_p2_n_118,
      PCOUT(39) => mul_ln39_fu_1034_p2_n_119,
      PCOUT(38) => mul_ln39_fu_1034_p2_n_120,
      PCOUT(37) => mul_ln39_fu_1034_p2_n_121,
      PCOUT(36) => mul_ln39_fu_1034_p2_n_122,
      PCOUT(35) => mul_ln39_fu_1034_p2_n_123,
      PCOUT(34) => mul_ln39_fu_1034_p2_n_124,
      PCOUT(33) => mul_ln39_fu_1034_p2_n_125,
      PCOUT(32) => mul_ln39_fu_1034_p2_n_126,
      PCOUT(31) => mul_ln39_fu_1034_p2_n_127,
      PCOUT(30) => mul_ln39_fu_1034_p2_n_128,
      PCOUT(29) => mul_ln39_fu_1034_p2_n_129,
      PCOUT(28) => mul_ln39_fu_1034_p2_n_130,
      PCOUT(27) => mul_ln39_fu_1034_p2_n_131,
      PCOUT(26) => mul_ln39_fu_1034_p2_n_132,
      PCOUT(25) => mul_ln39_fu_1034_p2_n_133,
      PCOUT(24) => mul_ln39_fu_1034_p2_n_134,
      PCOUT(23) => mul_ln39_fu_1034_p2_n_135,
      PCOUT(22) => mul_ln39_fu_1034_p2_n_136,
      PCOUT(21) => mul_ln39_fu_1034_p2_n_137,
      PCOUT(20) => mul_ln39_fu_1034_p2_n_138,
      PCOUT(19) => mul_ln39_fu_1034_p2_n_139,
      PCOUT(18) => mul_ln39_fu_1034_p2_n_140,
      PCOUT(17) => mul_ln39_fu_1034_p2_n_141,
      PCOUT(16) => mul_ln39_fu_1034_p2_n_142,
      PCOUT(15) => mul_ln39_fu_1034_p2_n_143,
      PCOUT(14) => mul_ln39_fu_1034_p2_n_144,
      PCOUT(13) => mul_ln39_fu_1034_p2_n_145,
      PCOUT(12) => mul_ln39_fu_1034_p2_n_146,
      PCOUT(11) => mul_ln39_fu_1034_p2_n_147,
      PCOUT(10) => mul_ln39_fu_1034_p2_n_148,
      PCOUT(9) => mul_ln39_fu_1034_p2_n_149,
      PCOUT(8) => mul_ln39_fu_1034_p2_n_150,
      PCOUT(7) => mul_ln39_fu_1034_p2_n_151,
      PCOUT(6) => mul_ln39_fu_1034_p2_n_152,
      PCOUT(5) => mul_ln39_fu_1034_p2_n_153,
      PCOUT(4) => mul_ln39_fu_1034_p2_n_154,
      PCOUT(3) => mul_ln39_fu_1034_p2_n_155,
      PCOUT(2) => mul_ln39_fu_1034_p2_n_156,
      PCOUT(1) => mul_ln39_fu_1034_p2_n_157,
      PCOUT(0) => mul_ln39_fu_1034_p2_n_158,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln39_fu_1034_p2_UNDERFLOW_UNCONNECTED
    );
mul_ln39_fu_1034_p2_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln31_reg_1258_pp1_iter1_reg,
      O => mul_ln39_fu_1034_p2_i_1_n_5
    );
\mul_ln39_reg_1339[16]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln31_reg_1258_pp1_iter2_reg,
      O => \mul_ln39_reg_1339[16]_i_1_n_5\
    );
mul_ln39_reg_1339_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q0(15),
      A(28) => q0(15),
      A(27) => q0(15),
      A(26) => q0(15),
      A(25) => q0(15),
      A(24) => q0(15),
      A(23) => q0(15),
      A(22) => q0(15),
      A(21) => q0(15),
      A(20) => q0(15),
      A(19) => q0(15),
      A(18) => q0(15),
      A(17) => q0(15),
      A(16) => q0(15),
      A(15 downto 0) => q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln39_reg_1339_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \tmp_reg_1334[31]_i_1_n_5\,
      B(16) => \tmp_reg_1334[31]_i_1_n_5\,
      B(15) => \tmp_reg_1334[31]_i_1_n_5\,
      B(14) => \tmp_reg_1334[31]_i_1_n_5\,
      B(13) => \tmp_reg_1334[31]_i_1_n_5\,
      B(12) => \tmp_reg_1334[31]_i_1_n_5\,
      B(11) => \tmp_reg_1334[31]_i_1_n_5\,
      B(10) => \tmp_reg_1334[31]_i_1_n_5\,
      B(9) => \tmp_reg_1334[31]_i_1_n_5\,
      B(8) => \tmp_reg_1334[31]_i_1_n_5\,
      B(7) => \tmp_reg_1334[31]_i_1_n_5\,
      B(6) => \tmp_reg_1334[31]_i_1_n_5\,
      B(5) => \tmp_reg_1334[31]_i_1_n_5\,
      B(4) => \tmp_reg_1334[31]_i_1_n_5\,
      B(3) => \tmp_reg_1334[31]_i_1_n_5\,
      B(2) => \tmp_reg_1334[31]_i_1_n_5\,
      B(1) => \tmp_reg_1334[31]_i_1_n_5\,
      B(0) => \tmp_reg_1334[31]_i_1_n_5\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln39_reg_1339_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln39_reg_1339_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln39_reg_1339_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => mul_ln39_fu_1034_p2_i_1_n_5,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \mul_ln39_reg_1339[16]_i_1_n_5\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln39_reg_1339_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_mul_ln39_reg_1339_reg_OVERFLOW_UNCONNECTED,
      P(47) => mul_ln39_reg_1339_reg_n_63,
      P(46) => mul_ln39_reg_1339_reg_n_64,
      P(45) => mul_ln39_reg_1339_reg_n_65,
      P(44) => mul_ln39_reg_1339_reg_n_66,
      P(43) => mul_ln39_reg_1339_reg_n_67,
      P(42) => mul_ln39_reg_1339_reg_n_68,
      P(41) => mul_ln39_reg_1339_reg_n_69,
      P(40) => mul_ln39_reg_1339_reg_n_70,
      P(39) => mul_ln39_reg_1339_reg_n_71,
      P(38) => mul_ln39_reg_1339_reg_n_72,
      P(37) => mul_ln39_reg_1339_reg_n_73,
      P(36) => mul_ln39_reg_1339_reg_n_74,
      P(35) => mul_ln39_reg_1339_reg_n_75,
      P(34) => mul_ln39_reg_1339_reg_n_76,
      P(33) => mul_ln39_reg_1339_reg_n_77,
      P(32) => mul_ln39_reg_1339_reg_n_78,
      P(31) => mul_ln39_reg_1339_reg_n_79,
      P(30) => mul_ln39_reg_1339_reg_n_80,
      P(29) => mul_ln39_reg_1339_reg_n_81,
      P(28) => mul_ln39_reg_1339_reg_n_82,
      P(27) => mul_ln39_reg_1339_reg_n_83,
      P(26) => mul_ln39_reg_1339_reg_n_84,
      P(25) => mul_ln39_reg_1339_reg_n_85,
      P(24) => mul_ln39_reg_1339_reg_n_86,
      P(23) => mul_ln39_reg_1339_reg_n_87,
      P(22) => mul_ln39_reg_1339_reg_n_88,
      P(21) => mul_ln39_reg_1339_reg_n_89,
      P(20) => mul_ln39_reg_1339_reg_n_90,
      P(19) => mul_ln39_reg_1339_reg_n_91,
      P(18) => mul_ln39_reg_1339_reg_n_92,
      P(17) => mul_ln39_reg_1339_reg_n_93,
      P(16) => mul_ln39_reg_1339_reg_n_94,
      P(15) => mul_ln39_reg_1339_reg_n_95,
      P(14 downto 0) => sext_ln39_4_fu_1060_p1(18 downto 4),
      PATTERNBDETECT => NLW_mul_ln39_reg_1339_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln39_reg_1339_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => mul_ln39_fu_1034_p2_n_111,
      PCIN(46) => mul_ln39_fu_1034_p2_n_112,
      PCIN(45) => mul_ln39_fu_1034_p2_n_113,
      PCIN(44) => mul_ln39_fu_1034_p2_n_114,
      PCIN(43) => mul_ln39_fu_1034_p2_n_115,
      PCIN(42) => mul_ln39_fu_1034_p2_n_116,
      PCIN(41) => mul_ln39_fu_1034_p2_n_117,
      PCIN(40) => mul_ln39_fu_1034_p2_n_118,
      PCIN(39) => mul_ln39_fu_1034_p2_n_119,
      PCIN(38) => mul_ln39_fu_1034_p2_n_120,
      PCIN(37) => mul_ln39_fu_1034_p2_n_121,
      PCIN(36) => mul_ln39_fu_1034_p2_n_122,
      PCIN(35) => mul_ln39_fu_1034_p2_n_123,
      PCIN(34) => mul_ln39_fu_1034_p2_n_124,
      PCIN(33) => mul_ln39_fu_1034_p2_n_125,
      PCIN(32) => mul_ln39_fu_1034_p2_n_126,
      PCIN(31) => mul_ln39_fu_1034_p2_n_127,
      PCIN(30) => mul_ln39_fu_1034_p2_n_128,
      PCIN(29) => mul_ln39_fu_1034_p2_n_129,
      PCIN(28) => mul_ln39_fu_1034_p2_n_130,
      PCIN(27) => mul_ln39_fu_1034_p2_n_131,
      PCIN(26) => mul_ln39_fu_1034_p2_n_132,
      PCIN(25) => mul_ln39_fu_1034_p2_n_133,
      PCIN(24) => mul_ln39_fu_1034_p2_n_134,
      PCIN(23) => mul_ln39_fu_1034_p2_n_135,
      PCIN(22) => mul_ln39_fu_1034_p2_n_136,
      PCIN(21) => mul_ln39_fu_1034_p2_n_137,
      PCIN(20) => mul_ln39_fu_1034_p2_n_138,
      PCIN(19) => mul_ln39_fu_1034_p2_n_139,
      PCIN(18) => mul_ln39_fu_1034_p2_n_140,
      PCIN(17) => mul_ln39_fu_1034_p2_n_141,
      PCIN(16) => mul_ln39_fu_1034_p2_n_142,
      PCIN(15) => mul_ln39_fu_1034_p2_n_143,
      PCIN(14) => mul_ln39_fu_1034_p2_n_144,
      PCIN(13) => mul_ln39_fu_1034_p2_n_145,
      PCIN(12) => mul_ln39_fu_1034_p2_n_146,
      PCIN(11) => mul_ln39_fu_1034_p2_n_147,
      PCIN(10) => mul_ln39_fu_1034_p2_n_148,
      PCIN(9) => mul_ln39_fu_1034_p2_n_149,
      PCIN(8) => mul_ln39_fu_1034_p2_n_150,
      PCIN(7) => mul_ln39_fu_1034_p2_n_151,
      PCIN(6) => mul_ln39_fu_1034_p2_n_152,
      PCIN(5) => mul_ln39_fu_1034_p2_n_153,
      PCIN(4) => mul_ln39_fu_1034_p2_n_154,
      PCIN(3) => mul_ln39_fu_1034_p2_n_155,
      PCIN(2) => mul_ln39_fu_1034_p2_n_156,
      PCIN(1) => mul_ln39_fu_1034_p2_n_157,
      PCIN(0) => mul_ln39_fu_1034_p2_n_158,
      PCOUT(47 downto 0) => NLW_mul_ln39_reg_1339_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln39_reg_1339_reg_UNDERFLOW_UNCONNECTED
    );
\mul_ln39_reg_1339_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mul_ln39_reg_1339[16]_i_1_n_5\,
      D => mul_ln39_fu_1034_p2_n_97,
      Q => sext_ln39_4_fu_1060_p1(0),
      R => '0'
    );
\mul_ln39_reg_1339_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mul_ln39_reg_1339[16]_i_1_n_5\,
      D => mul_ln39_fu_1034_p2_n_96,
      Q => sext_ln39_4_fu_1060_p1(1),
      R => '0'
    );
\mul_ln39_reg_1339_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mul_ln39_reg_1339[16]_i_1_n_5\,
      D => mul_ln39_fu_1034_p2_n_95,
      Q => sext_ln39_4_fu_1060_p1(2),
      R => '0'
    );
\mul_ln39_reg_1339_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mul_ln39_reg_1339[16]_i_1_n_5\,
      D => mul_ln39_fu_1034_p2_n_94,
      Q => sext_ln39_4_fu_1060_p1(3),
      R => '0'
    );
network_mac_muladd_4ns_7ns_7s_10_1_1_U86: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_4ns_7ns_7s_10_1_1
     port map (
      D(3 downto 0) => select_ln36_7_fu_868_p3(3 downto 0),
      Q(2) => Q(5),
      Q(1) => Q(3),
      Q(0) => Q(1),
      \ap_CS_fsm_reg[25]\(13 downto 0) => \ap_CS_fsm_reg[25]_0\(13 downto 0),
      \ap_CS_fsm_reg[4]\ => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_5,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      icmp_ln31_fu_760_p2 => icmp_ln31_fu_760_p2,
      \icmp_ln31_reg_1258_reg[0]\ => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_29,
      \icmp_ln31_reg_1258_reg[0]_0\(8 downto 0) => indvar_flatten18_reg_369_reg(8 downto 0),
      icmp_ln33_fu_778_p2 => icmp_ln33_fu_778_p2,
      \icmp_ln33_reg_1267_reg[0]\(6 downto 0) => indvar_flatten_reg_391_reg(6 downto 0),
      \in_d_0_reg_423_reg[3]\(3 downto 0) => ap_phi_mux_in_d_0_phi_fu_427_p4(3 downto 0),
      \in_d_0_reg_423_reg[3]_0\(0) => ap_CS_fsm_pp1_stage0,
      \in_d_0_reg_423_reg[3]_1\ => \icmp_ln31_reg_1258_reg_n_5_[0]\,
      \in_d_0_reg_423_reg[3]_2\(3 downto 0) => in_d_reg_1304(3 downto 0),
      \in_d_0_reg_423_reg[3]_3\(3 downto 0) => in_d_0_reg_423(3 downto 0),
      \out_w_0_reg_402_reg[2]\ => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_30,
      p_1_in => p_1_in,
      ram_reg_0 => ram_reg_0_45,
      ram_reg_0_0 => ram_reg_0_0,
      ram_reg_0_1 => ram_reg_0_46,
      ram_reg_0_10 => ram_reg_0_55,
      ram_reg_0_11 => ram_reg_0_56,
      ram_reg_0_12 => ram_reg_0_57,
      ram_reg_0_13 => ram_reg_0_58,
      ram_reg_0_14 => ram_reg_0_59,
      ram_reg_0_15 => ram_reg_0_60,
      ram_reg_0_16 => ram_reg_0_61,
      ram_reg_0_17 => ram_reg_0_62,
      ram_reg_0_18 => ram_reg_0_63,
      ram_reg_0_19 => ram_reg_0_64,
      ram_reg_0_2 => ram_reg_0_47,
      ram_reg_0_20 => ram_reg_0_65,
      ram_reg_0_21 => ram_reg_0_66,
      ram_reg_0_22 => ram_reg_0_67,
      ram_reg_0_23 => ram_reg_0_68,
      ram_reg_0_24 => ram_reg_0_69,
      ram_reg_0_25 => ram_reg_0_70,
      ram_reg_0_26 => ram_reg_0_71,
      ram_reg_0_27 => ram_reg_0_72,
      ram_reg_0_28 => ram_reg_0_73,
      ram_reg_0_29 => ram_reg_0_74,
      ram_reg_0_3 => ram_reg_0_48,
      ram_reg_0_30 => ram_reg_0_75,
      ram_reg_0_31 => ram_reg_0_76,
      ram_reg_0_32 => ram_reg_0_77,
      ram_reg_0_33 => ram_reg_0_78,
      ram_reg_0_34 => ram_reg_0_79,
      ram_reg_0_35 => ram_reg_0_80,
      ram_reg_0_36 => ram_reg_0_81,
      ram_reg_0_37 => ram_reg_0_82,
      ram_reg_0_38 => ram_reg_0_83,
      ram_reg_0_39 => ram_reg_0_84,
      ram_reg_0_4 => ram_reg_0_49,
      ram_reg_0_40 => ram_reg_0_85,
      ram_reg_0_41 => ram_reg_0_86,
      ram_reg_0_42 => ram_reg_0_87,
      ram_reg_0_43(12 downto 0) => ram_reg_0_88(12 downto 0),
      ram_reg_0_44(11 downto 0) => ram_reg_0_89(11 downto 0),
      ram_reg_0_5 => ram_reg_0_50,
      ram_reg_0_6 => ram_reg_0_51,
      ram_reg_0_7 => ram_reg_0_52,
      ram_reg_0_8 => ram_reg_0_53,
      ram_reg_0_9 => ram_reg_0_54,
      \select_ln36_8_reg_1293_reg[0]\ => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_25,
      \select_ln36_8_reg_1293_reg[2]\(2 downto 0) => select_ln36_8_reg_1293(2 downto 0),
      \select_ln36_8_reg_1293_reg[2]_0\(2 downto 0) => out_w_0_reg_402(2 downto 0),
      zext_ln36_fu_750_p1(0) => zext_ln36_fu_750_p1(1),
      zext_ln39_11_fu_740_p1(2 downto 0) => zext_ln39_11_fu_740_p1(5 downto 3)
    );
network_mux_164_32_1_1_U85: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mux_164_32_1_1_9
     port map (
      A(14) => tmp_fu_994_p18(31),
      A(13 downto 0) => tmp_fu_994_p18(13 downto 0),
      Q(3 downto 0) => select_ln36_7_reg_1287_pp1_iter1_reg(3 downto 0),
      mul_ln39_fu_1034_p2_i_17_0(14) => kernel_buffer_15_37_fu_278(31),
      mul_ln39_fu_1034_p2_i_17_0(13 downto 0) => kernel_buffer_15_37_fu_278(13 downto 0),
      mul_ln39_fu_1034_p2_i_17_1(14) => kernel_buffer_15_36_fu_274(31),
      mul_ln39_fu_1034_p2_i_17_1(13 downto 0) => kernel_buffer_15_36_fu_274(13 downto 0),
      mul_ln39_fu_1034_p2_i_17_2(14) => kernel_buffer_15_35_fu_270(31),
      mul_ln39_fu_1034_p2_i_17_2(13 downto 0) => kernel_buffer_15_35_fu_270(13 downto 0),
      mul_ln39_fu_1034_p2_i_17_3(14) => kernel_buffer_15_34_fu_266(31),
      mul_ln39_fu_1034_p2_i_17_3(13 downto 0) => kernel_buffer_15_34_fu_266(13 downto 0),
      mul_ln39_fu_1034_p2_i_17_4(14) => kernel_buffer_15_33_fu_262(31),
      mul_ln39_fu_1034_p2_i_17_4(13 downto 0) => kernel_buffer_15_33_fu_262(13 downto 0),
      mul_ln39_fu_1034_p2_i_17_5(14) => kernel_buffer_15_32_fu_258(31),
      mul_ln39_fu_1034_p2_i_17_5(13 downto 0) => kernel_buffer_15_32_fu_258(13 downto 0),
      mul_ln39_fu_1034_p2_i_17_6(14) => kernel_buffer_15_31_fu_254(31),
      mul_ln39_fu_1034_p2_i_17_6(13 downto 0) => kernel_buffer_15_31_fu_254(13 downto 0),
      mul_ln39_fu_1034_p2_i_17_7(14) => kernel_buffer_15_fu_250(31),
      mul_ln39_fu_1034_p2_i_17_7(13 downto 0) => kernel_buffer_15_fu_250(13 downto 0),
      mul_ln39_fu_1034_p2_i_18_0(14) => kernel_buffer_15_016_fu_306(31),
      mul_ln39_fu_1034_p2_i_18_0(13 downto 0) => kernel_buffer_15_016_fu_306(13 downto 0),
      mul_ln39_fu_1034_p2_i_18_1(14) => kernel_buffer_15_43_fu_302(31),
      mul_ln39_fu_1034_p2_i_18_1(13 downto 0) => kernel_buffer_15_43_fu_302(13 downto 0),
      mul_ln39_fu_1034_p2_i_18_2(14) => kernel_buffer_15_42_fu_298(31),
      mul_ln39_fu_1034_p2_i_18_2(13 downto 0) => kernel_buffer_15_42_fu_298(13 downto 0),
      mul_ln39_fu_1034_p2_i_18_3(14) => kernel_buffer_15_41_fu_294(31),
      mul_ln39_fu_1034_p2_i_18_3(13 downto 0) => kernel_buffer_15_41_fu_294(13 downto 0),
      mul_ln39_fu_1034_p2_i_18_4(14) => kernel_buffer_15_40_fu_290(31),
      mul_ln39_fu_1034_p2_i_18_4(13 downto 0) => kernel_buffer_15_40_fu_290(13 downto 0),
      mul_ln39_fu_1034_p2_i_18_5(14) => kernel_buffer_15_39_fu_286(31),
      mul_ln39_fu_1034_p2_i_18_5(13 downto 0) => kernel_buffer_15_39_fu_286(13 downto 0),
      mul_ln39_fu_1034_p2_i_18_6(14) => kernel_buffer_15_38_fu_282(31),
      mul_ln39_fu_1034_p2_i_18_6(13 downto 0) => kernel_buffer_15_38_fu_282(13 downto 0)
    );
\out_d_0_reg_336[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_2_fu_491_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => ap_CS_fsm_state10,
      O => out_d_0_reg_336
    );
\out_d_0_reg_336_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => out_d_reg_1233(0),
      Q => \out_d_0_reg_336_reg_n_5_[0]\,
      R => out_d_0_reg_336
    );
\out_d_0_reg_336_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => out_d_reg_1233(1),
      Q => \out_d_0_reg_336_reg_n_5_[1]\,
      R => out_d_0_reg_336
    );
\out_d_0_reg_336_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => out_d_reg_1233(2),
      Q => \out_d_0_reg_336_reg_n_5_[2]\,
      R => out_d_0_reg_336
    );
\out_d_0_reg_336_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => out_d_reg_1233(3),
      Q => \out_d_0_reg_336_reg_n_5_[3]\,
      R => out_d_0_reg_336
    );
\out_d_reg_1233[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_d_0_reg_336_reg_n_5_[0]\,
      O => out_d_fu_450_p2(0)
    );
\out_d_reg_1233[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_d_0_reg_336_reg_n_5_[0]\,
      I1 => \out_d_0_reg_336_reg_n_5_[1]\,
      O => out_d_fu_450_p2(1)
    );
\out_d_reg_1233[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \out_d_0_reg_336_reg_n_5_[2]\,
      I1 => \out_d_0_reg_336_reg_n_5_[1]\,
      I2 => \out_d_0_reg_336_reg_n_5_[0]\,
      O => out_d_fu_450_p2(2)
    );
\out_d_reg_1233[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \out_d_0_reg_336_reg_n_5_[3]\,
      I1 => \out_d_0_reg_336_reg_n_5_[0]\,
      I2 => \out_d_0_reg_336_reg_n_5_[2]\,
      I3 => \out_d_0_reg_336_reg_n_5_[1]\,
      O => out_d_fu_450_p2(3)
    );
\out_d_reg_1233_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_450_p2(0),
      Q => out_d_reg_1233(0),
      R => '0'
    );
\out_d_reg_1233_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_450_p2(1),
      Q => out_d_reg_1233(1),
      R => '0'
    );
\out_d_reg_1233_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_450_p2(2),
      Q => out_d_reg_1233(2),
      R => '0'
    );
\out_d_reg_1233_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_450_p2(3),
      Q => out_d_reg_1233(3),
      R => '0'
    );
\out_h_0_reg_380[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_5,
      I2 => icmp_ln33_fu_778_p2,
      I3 => zext_ln39_11_fu_740_p1(3),
      O => \out_h_0_reg_380[0]_i_1_n_5\
    );
\out_h_0_reg_380[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_5,
      I2 => zext_ln39_11_fu_740_p1(3),
      I3 => icmp_ln33_fu_778_p2,
      I4 => zext_ln39_11_fu_740_p1(4),
      O => \out_h_0_reg_380[1]_i_1_n_5\
    );
\out_h_0_reg_380[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_5,
      I2 => zext_ln39_11_fu_740_p1(3),
      I3 => zext_ln39_11_fu_740_p1(4),
      I4 => icmp_ln33_fu_778_p2,
      I5 => zext_ln39_11_fu_740_p1(5),
      O => \out_h_0_reg_380[2]_i_1_n_5\
    );
\out_h_0_reg_380_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_h_0_reg_380[0]_i_1_n_5\,
      Q => zext_ln39_11_fu_740_p1(3),
      R => ap_CS_fsm_state4
    );
\out_h_0_reg_380_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_h_0_reg_380[1]_i_1_n_5\,
      Q => zext_ln39_11_fu_740_p1(4),
      R => ap_CS_fsm_state4
    );
\out_h_0_reg_380_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_h_0_reg_380[2]_i_1_n_5\,
      Q => zext_ln39_11_fu_740_p1(5),
      R => ap_CS_fsm_state4
    );
\out_w_0_reg_402[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => select_ln36_8_reg_1293(0),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \icmp_ln31_reg_1258_reg_n_5_[0]\,
      I4 => out_w_0_reg_402(0),
      O => zext_ln36_fu_750_p1(0)
    );
\out_w_0_reg_402[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => select_ln36_8_reg_1293(2),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \icmp_ln31_reg_1258_reg_n_5_[0]\,
      I4 => out_w_0_reg_402(2),
      O => zext_ln36_fu_750_p1(2)
    );
\out_w_0_reg_402_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln36_fu_750_p1(0),
      Q => out_w_0_reg_402(0),
      R => ap_CS_fsm_state4
    );
\out_w_0_reg_402_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln36_fu_750_p1(1),
      Q => out_w_0_reg_402(1),
      R => ap_CS_fsm_state4
    );
\out_w_0_reg_402_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln36_fu_750_p1(2),
      Q => out_w_0_reg_402(2),
      R => ap_CS_fsm_state4
    );
\phi_mul_reg_347_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln24_reg_1224(0),
      Q => phi_mul_reg_347(0),
      R => out_d_0_reg_336
    );
\phi_mul_reg_347_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln24_reg_1224(1),
      Q => phi_mul_reg_347(1),
      R => out_d_0_reg_336
    );
\phi_mul_reg_347_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln24_reg_1224(2),
      Q => phi_mul_reg_347(2),
      R => out_d_0_reg_336
    );
\phi_mul_reg_347_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln24_reg_1224(3),
      Q => phi_mul_reg_347(3),
      R => out_d_0_reg_336
    );
\phi_mul_reg_347_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln24_reg_1224(4),
      Q => phi_mul_reg_347(4),
      R => out_d_0_reg_336
    );
\phi_mul_reg_347_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln24_reg_1224(5),
      Q => phi_mul_reg_347(5),
      R => out_d_0_reg_336
    );
\phi_mul_reg_347_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln24_reg_1224(6),
      Q => phi_mul_reg_347(6),
      R => out_d_0_reg_336
    );
\phi_mul_reg_347_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln24_reg_1224(7),
      Q => phi_mul_reg_347(7),
      R => out_d_0_reg_336
    );
\phi_mul_reg_347_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln24_reg_1224(8),
      Q => phi_mul_reg_347(8),
      R => out_d_0_reg_336
    );
ram_reg_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_0_i_36_n_5,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_1,
      I4 => ram_reg_0_2,
      I5 => ram_reg_0_3,
      O => \ap_CS_fsm_reg[25]\
    );
ram_reg_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_0_i_64_n_5,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_22,
      I4 => ram_reg_0_23,
      I5 => ram_reg_0_24,
      O => ADDRARDADDR(6)
    );
ram_reg_0_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_0_i_68_n_5,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_19,
      I4 => ram_reg_0_20,
      I5 => ram_reg_0_21,
      O => ADDRARDADDR(5)
    );
ram_reg_0_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_0_i_72_n_5,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_16,
      I4 => ram_reg_0_17,
      I5 => ram_reg_0_18,
      O => ADDRARDADDR(4)
    );
ram_reg_0_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_0_i_76_n_5,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_13,
      I4 => ram_reg_0_14,
      I5 => ram_reg_0_15,
      O => ADDRARDADDR(3)
    );
ram_reg_0_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => \ram_reg_0_i_80__0_n_5\,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_10,
      I4 => ram_reg_0_11,
      I5 => ram_reg_0_12,
      O => ADDRARDADDR(2)
    );
ram_reg_0_i_143: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_143_n_5,
      CO(2) => ram_reg_0_i_143_n_6,
      CO(1) => ram_reg_0_i_143_n_7,
      CO(0) => ram_reg_0_i_143_n_8,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln39_4_fu_1060_p1(3 downto 0),
      O(3 downto 0) => trunc_ln46_fu_1078_p1(3 downto 0),
      S(3) => ram_reg_0_i_296_n_5,
      S(2) => ram_reg_0_i_297_n_5,
      S(1) => ram_reg_0_i_298_n_5,
      S(0) => ram_reg_0_i_299_n_5
    );
ram_reg_0_i_144: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_300_n_5,
      CO(3 downto 2) => NLW_ram_reg_0_i_144_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_0_i_144_n_7,
      CO(0) => ram_reg_0_i_144_n_8,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => select_ln36_fu_1045_p3(20 downto 19),
      O(3) => NLW_ram_reg_0_i_144_O_UNCONNECTED(3),
      O(2) => trunc_ln46_fu_1078_p1(16),
      O(1 downto 0) => NLW_ram_reg_0_i_144_O_UNCONNECTED(1 downto 0),
      S(3) => '0',
      S(2) => ram_reg_0_i_303_n_5,
      S(1) => ram_reg_0_i_304_n_5,
      S(0) => ram_reg_0_i_305_n_5
    );
ram_reg_0_i_149: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEEEEE"
    )
        port map (
      I0 => ram_reg_7,
      I1 => ram_reg_7_0,
      I2 => Q(3),
      I3 => grp_pointwise_conv2d_fix_2_fu_491_output_r_ce0,
      I4 => icmp_ln36_3_reg_1320_pp1_iter3_reg,
      O => ram_reg_0_i_149_n_5
    );
ram_reg_0_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => \ram_reg_0_i_84__0_n_5\,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_7,
      I4 => ram_reg_0_8,
      I5 => ram_reg_0_9,
      O => ADDRARDADDR(1)
    );
ram_reg_0_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => \ram_reg_0_i_88__0_n_5\,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_4,
      I4 => ram_reg_0_5,
      I5 => ram_reg_0_6,
      O => ADDRARDADDR(0)
    );
ram_reg_0_i_161: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_2_fu_491_output_r_address0(13),
      I1 => sext_ln47_2_fu_1411_p1(11),
      I2 => ram_reg_0_i_45_0(12),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(5),
      O => ram_reg_0_i_161_n_5
    );
ram_reg_0_i_169: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_2_fu_491_output_r_address0(13),
      I1 => sext_ln47_2_fu_1411_p1(11),
      I2 => ram_reg_0_i_45_0(11),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(5),
      O => ram_reg_0_i_169_n_5
    );
ram_reg_0_i_178: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_197_n_5,
      CO(3 downto 1) => NLW_ram_reg_0_i_178_CO_UNCONNECTED(3 downto 1),
      CO(0) => ram_reg_0_i_178_n_8,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => zext_ln24_reg_1219(7),
      O(3 downto 2) => NLW_ram_reg_0_i_178_O_UNCONNECTED(3 downto 2),
      O(1) => grp_pointwise_conv2d_fix_2_fu_491_output_r_address0(13),
      O(0) => grp_pointwise_conv2d_fix_2_fu_491_output_r_address0(8),
      S(3 downto 2) => B"00",
      S(1) => ram_reg_0_i_331_n_5,
      S(0) => ram_reg_0_i_332_n_5
    );
ram_reg_0_i_197: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_220_n_5,
      CO(3) => ram_reg_0_i_197_n_5,
      CO(2) => ram_reg_0_i_197_n_6,
      CO(1) => ram_reg_0_i_197_n_7,
      CO(0) => ram_reg_0_i_197_n_8,
      CYINIT => '0',
      DI(3) => ram_reg_0_i_356_n_5,
      DI(2) => add_ln47_reg_1324_pp1_iter3_reg(6),
      DI(1 downto 0) => zext_ln24_reg_1219(5 downto 4),
      O(3 downto 0) => grp_pointwise_conv2d_fix_2_fu_491_output_r_address0(7 downto 4),
      S(3) => ram_reg_0_i_357_n_5,
      S(2) => ram_reg_0_i_358_n_5,
      S(1) => ram_reg_0_i_359_n_5,
      S(0) => ram_reg_0_i_360_n_5
    );
ram_reg_0_i_220: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_220_n_5,
      CO(2) => ram_reg_0_i_220_n_6,
      CO(1) => ram_reg_0_i_220_n_7,
      CO(0) => ram_reg_0_i_220_n_8,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln24_reg_1219(3 downto 0),
      O(3 downto 0) => grp_pointwise_conv2d_fix_2_fu_491_output_r_address0(3 downto 0),
      S(3) => ram_reg_0_i_384_n_5,
      S(2) => ram_reg_0_i_385_n_5,
      S(1) => ram_reg_0_i_386_n_5,
      S(0) => ram_reg_0_i_387_n_5
    );
ram_reg_0_i_296: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6665666A"
    )
        port map (
      I0 => sext_ln39_4_fu_1060_p1(3),
      I1 => sext_ln34_reg_1238(3),
      I2 => and_ln32_reg_1277_pp1_iter3_reg,
      I3 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I4 => buffer_0_reg_413(3),
      O => ram_reg_0_i_296_n_5
    );
ram_reg_0_i_297: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6665666A"
    )
        port map (
      I0 => sext_ln39_4_fu_1060_p1(2),
      I1 => sext_ln34_reg_1238(2),
      I2 => and_ln32_reg_1277_pp1_iter3_reg,
      I3 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I4 => buffer_0_reg_413(2),
      O => ram_reg_0_i_297_n_5
    );
ram_reg_0_i_298: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6665666A"
    )
        port map (
      I0 => sext_ln39_4_fu_1060_p1(1),
      I1 => sext_ln34_reg_1238(1),
      I2 => and_ln32_reg_1277_pp1_iter3_reg,
      I3 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I4 => buffer_0_reg_413(1),
      O => ram_reg_0_i_298_n_5
    );
ram_reg_0_i_299: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6665666A"
    )
        port map (
      I0 => sext_ln39_4_fu_1060_p1(0),
      I1 => sext_ln34_reg_1238(0),
      I2 => and_ln32_reg_1277_pp1_iter3_reg,
      I3 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I4 => buffer_0_reg_413(0),
      O => ram_reg_0_i_299_n_5
    );
ram_reg_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000030200000002"
    )
        port map (
      I0 => ram_reg_0_i_43_n_5,
      I1 => Q(4),
      I2 => Q(6),
      I3 => Q(0),
      I4 => Q(8),
      I5 => output_r_address0(2),
      O => ADDRARDADDR(13)
    );
ram_reg_0_i_300: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_6_i_4_n_5,
      CO(3) => ram_reg_0_i_300_n_5,
      CO(2) => ram_reg_0_i_300_n_6,
      CO(1) => ram_reg_0_i_300_n_7,
      CO(0) => ram_reg_0_i_300_n_8,
      CYINIT => '0',
      DI(3) => select_ln36_fu_1045_p3(18),
      DI(2) => ram_reg_0_i_478_n_5,
      DI(1 downto 0) => sext_ln39_4_fu_1060_p1(17 downto 16),
      O(3 downto 0) => NLW_ram_reg_0_i_300_O_UNCONNECTED(3 downto 0),
      S(3) => ram_reg_0_i_479_n_5,
      S(2) => ram_reg_0_i_480_n_5,
      S(1) => ram_reg_0_i_481_n_5,
      S(0) => ram_reg_0_i_482_n_5
    );
ram_reg_0_i_301: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => buffer_0_reg_413(20),
      I1 => and_ln32_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln33_reg_1267_pp1_iter3_reg,
      O => select_ln36_fu_1045_p3(20)
    );
ram_reg_0_i_302: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => buffer_0_reg_413(19),
      I1 => and_ln32_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln33_reg_1267_pp1_iter3_reg,
      O => select_ln36_fu_1045_p3(19)
    );
ram_reg_0_i_303: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFD"
    )
        port map (
      I0 => buffer_0_reg_413(22),
      I1 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I2 => and_ln32_reg_1277_pp1_iter3_reg,
      I3 => buffer_0_reg_413(21),
      O => ram_reg_0_i_303_n_5
    );
ram_reg_0_i_304: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFD"
    )
        port map (
      I0 => buffer_0_reg_413(20),
      I1 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I2 => and_ln32_reg_1277_pp1_iter3_reg,
      I3 => buffer_0_reg_413(21),
      O => ram_reg_0_i_304_n_5
    );
ram_reg_0_i_305: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFD"
    )
        port map (
      I0 => buffer_0_reg_413(19),
      I1 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I2 => and_ln32_reg_1277_pp1_iter3_reg,
      I3 => buffer_0_reg_413(20),
      O => ram_reg_0_i_305_n_5
    );
ram_reg_0_i_331: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln24_reg_1219(8),
      O => ram_reg_0_i_331_n_5
    );
ram_reg_0_i_332: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln24_reg_1219(7),
      I1 => zext_ln24_reg_1219(8),
      O => ram_reg_0_i_332_n_5
    );
\ram_reg_0_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF02FFFE0002"
    )
        port map (
      I0 => ram_reg_0_i_149_n_5,
      I1 => MemBank_B_address010_out,
      I2 => Q(7),
      I3 => Q(0),
      I4 => ram_reg_2,
      I5 => output_r_we0,
      O => WEA(0)
    );
ram_reg_0_i_356: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln47_reg_1324_pp1_iter3_reg(6),
      O => ram_reg_0_i_356_n_5
    );
ram_reg_0_i_357: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln47_reg_1324_pp1_iter3_reg(6),
      I1 => zext_ln24_reg_1219(7),
      O => ram_reg_0_i_357_n_5
    );
ram_reg_0_i_358: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln47_reg_1324_pp1_iter3_reg(6),
      I1 => zext_ln24_reg_1219(6),
      O => ram_reg_0_i_358_n_5
    );
ram_reg_0_i_359: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_1219(5),
      I1 => add_ln47_reg_1324_pp1_iter3_reg(5),
      O => ram_reg_0_i_359_n_5
    );
ram_reg_0_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_2_fu_491_output_r_ce0,
      I1 => output_r_ce0,
      I2 => ram_reg_0_90,
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(5),
      O => ram_reg_0_i_36_n_5
    );
ram_reg_0_i_360: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_1219(4),
      I1 => add_ln47_reg_1324_pp1_iter3_reg(4),
      O => ram_reg_0_i_360_n_5
    );
ram_reg_0_i_384: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_1219(3),
      I1 => add_ln47_reg_1324_pp1_iter3_reg(3),
      O => ram_reg_0_i_384_n_5
    );
ram_reg_0_i_385: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_1219(2),
      I1 => add_ln47_reg_1324_pp1_iter3_reg(2),
      O => ram_reg_0_i_385_n_5
    );
ram_reg_0_i_386: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_1219(1),
      I1 => add_ln47_reg_1324_pp1_iter3_reg(1),
      O => ram_reg_0_i_386_n_5
    );
ram_reg_0_i_387: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_1219(0),
      I1 => add_ln47_reg_1324_pp1_iter3_reg(0),
      O => ram_reg_0_i_387_n_5
    );
ram_reg_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000030200000002"
    )
        port map (
      I0 => ram_reg_0_i_45_n_5,
      I1 => Q(4),
      I2 => Q(6),
      I3 => Q(0),
      I4 => Q(8),
      I5 => output_r_address0(1),
      O => ADDRARDADDR(12)
    );
ram_reg_0_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBBBA0000BBBA"
    )
        port map (
      I0 => ram_reg_0_i_161_n_5,
      I1 => ram_reg_0_37,
      I2 => ram_reg_0_43,
      I3 => ram_reg_0_39,
      I4 => ram_reg_0_0,
      I5 => ram_reg_0_44,
      O => ram_reg_0_i_43_n_5
    );
ram_reg_0_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBBBA0000BBBA"
    )
        port map (
      I0 => ram_reg_0_i_161_n_5,
      I1 => ram_reg_0_37,
      I2 => ram_reg_0_41,
      I3 => ram_reg_0_39,
      I4 => ram_reg_0_0,
      I5 => ram_reg_0_42,
      O => ram_reg_0_i_45_n_5
    );
ram_reg_0_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBBBA0000BBBA"
    )
        port map (
      I0 => ram_reg_0_i_169_n_5,
      I1 => ram_reg_0_37,
      I2 => ram_reg_0_38,
      I3 => ram_reg_0_39,
      I4 => ram_reg_0_0,
      I5 => ram_reg_0_40,
      O => ram_reg_0_i_46_n_5
    );
ram_reg_0_i_477: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => buffer_0_reg_413(18),
      I1 => and_ln32_reg_1277_pp1_iter3_reg,
      I2 => icmp_ln33_reg_1267_pp1_iter3_reg,
      O => select_ln36_fu_1045_p3(18)
    );
ram_reg_0_i_478: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I1 => and_ln32_reg_1277_pp1_iter3_reg,
      I2 => buffer_0_reg_413(18),
      O => ram_reg_0_i_478_n_5
    );
ram_reg_0_i_479: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFD"
    )
        port map (
      I0 => buffer_0_reg_413(18),
      I1 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I2 => and_ln32_reg_1277_pp1_iter3_reg,
      I3 => buffer_0_reg_413(19),
      O => ram_reg_0_i_479_n_5
    );
ram_reg_0_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_2_fu_491_output_r_address0(13),
      I1 => sext_ln47_2_fu_1411_p1(10),
      I2 => ram_reg_0_i_45_0(10),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(5),
      O => ram_reg_0_i_48_n_5
    );
ram_reg_0_i_480: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF10"
    )
        port map (
      I0 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I1 => and_ln32_reg_1277_pp1_iter3_reg,
      I2 => buffer_0_reg_413(18),
      I3 => sext_ln39_4_fu_1060_p1(18),
      O => ram_reg_0_i_480_n_5
    );
ram_reg_0_i_481: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
        port map (
      I0 => sext_ln39_4_fu_1060_p1(17),
      I1 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I2 => and_ln32_reg_1277_pp1_iter3_reg,
      I3 => buffer_0_reg_413(17),
      O => ram_reg_0_i_481_n_5
    );
ram_reg_0_i_482: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
        port map (
      I0 => sext_ln39_4_fu_1060_p1(16),
      I1 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I2 => and_ln32_reg_1277_pp1_iter3_reg,
      I3 => buffer_0_reg_413(16),
      O => ram_reg_0_i_482_n_5
    );
ram_reg_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FE003200CE0002"
    )
        port map (
      I0 => ram_reg_0_i_46_n_5,
      I1 => MemBank_A_address01,
      I2 => Q(0),
      I3 => Q(8),
      I4 => input_r_address0(0),
      I5 => output_r_address0(0),
      O => ADDRARDADDR(11)
    );
ram_reg_0_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_2_fu_491_output_r_address0(13),
      I1 => sext_ln47_2_fu_1411_p1(9),
      I2 => ram_reg_0_i_45_0(9),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(5),
      O => ram_reg_0_i_52_n_5
    );
ram_reg_0_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_2_fu_491_output_r_address0(8),
      I1 => sext_ln47_2_fu_1411_p1(8),
      I2 => ram_reg_0_i_45_0(8),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(5),
      O => ram_reg_0_i_56_n_5
    );
ram_reg_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55540054"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_0_i_48_n_5,
      I2 => ram_reg_0_34,
      I3 => ram_reg_0_0,
      I4 => ram_reg_0_35,
      I5 => ram_reg_0_36,
      O => ADDRARDADDR(10)
    );
ram_reg_0_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_2_fu_491_output_r_address0(7),
      I1 => sext_ln47_2_fu_1411_p1(7),
      I2 => ram_reg_0_i_45_0(7),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(5),
      O => ram_reg_0_i_60_n_5
    );
ram_reg_0_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_2_fu_491_output_r_address0(6),
      I1 => sext_ln47_2_fu_1411_p1(6),
      I2 => ram_reg_0_i_45_0(6),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(5),
      O => ram_reg_0_i_64_n_5
    );
ram_reg_0_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_2_fu_491_output_r_address0(5),
      I1 => sext_ln47_2_fu_1411_p1(5),
      I2 => ram_reg_0_i_45_0(5),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(5),
      O => ram_reg_0_i_68_n_5
    );
ram_reg_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_0_i_52_n_5,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_31,
      I4 => ram_reg_0_32,
      I5 => ram_reg_0_33,
      O => ADDRARDADDR(9)
    );
ram_reg_0_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_2_fu_491_output_r_address0(4),
      I1 => sext_ln47_2_fu_1411_p1(4),
      I2 => ram_reg_0_i_45_0(4),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(5),
      O => ram_reg_0_i_72_n_5
    );
ram_reg_0_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_2_fu_491_output_r_address0(3),
      I1 => sext_ln47_2_fu_1411_p1(3),
      I2 => ram_reg_0_i_45_0(3),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(5),
      O => ram_reg_0_i_76_n_5
    );
ram_reg_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_0_i_56_n_5,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_28,
      I4 => ram_reg_0_29,
      I5 => ram_reg_0_30,
      O => ADDRARDADDR(8)
    );
\ram_reg_0_i_80__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_2_fu_491_output_r_address0(2),
      I1 => sext_ln47_2_fu_1411_p1(2),
      I2 => ram_reg_0_i_45_0(2),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(5),
      O => \ram_reg_0_i_80__0_n_5\
    );
\ram_reg_0_i_84__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_2_fu_491_output_r_address0(1),
      I1 => sext_ln47_2_fu_1411_p1(1),
      I2 => ram_reg_0_i_45_0(1),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(5),
      O => \ram_reg_0_i_84__0_n_5\
    );
\ram_reg_0_i_88__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_2_fu_491_output_r_address0(0),
      I1 => sext_ln47_2_fu_1411_p1(0),
      I2 => ram_reg_0_i_45_0(0),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(5),
      O => \ram_reg_0_i_88__0_n_5\
    );
ram_reg_0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550504"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_0_i_60_n_5,
      I2 => ram_reg_0_0,
      I3 => ram_reg_0_25,
      I4 => ram_reg_0_26,
      I5 => ram_reg_0_27,
      O => ADDRARDADDR(7)
    );
\ram_reg_0_i_98__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_enable_reg_pp1_iter1,
      O => \ap_CS_fsm_reg[4]_0\
    );
ram_reg_2_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6665666A"
    )
        port map (
      I0 => sext_ln39_4_fu_1060_p1(7),
      I1 => sext_ln34_reg_1238(7),
      I2 => and_ln32_reg_1277_pp1_iter3_reg,
      I3 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I4 => buffer_0_reg_413(7),
      O => ram_reg_2_i_12_n_5
    );
ram_reg_2_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6665666A"
    )
        port map (
      I0 => sext_ln39_4_fu_1060_p1(6),
      I1 => sext_ln34_reg_1238(6),
      I2 => and_ln32_reg_1277_pp1_iter3_reg,
      I3 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I4 => buffer_0_reg_413(6),
      O => ram_reg_2_i_13_n_5
    );
ram_reg_2_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6665666A"
    )
        port map (
      I0 => sext_ln39_4_fu_1060_p1(5),
      I1 => sext_ln34_reg_1238(5),
      I2 => and_ln32_reg_1277_pp1_iter3_reg,
      I3 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I4 => buffer_0_reg_413(5),
      O => ram_reg_2_i_14_n_5
    );
ram_reg_2_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6665666A"
    )
        port map (
      I0 => sext_ln39_4_fu_1060_p1(4),
      I1 => sext_ln34_reg_1238(4),
      I2 => and_ln32_reg_1277_pp1_iter3_reg,
      I3 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I4 => buffer_0_reg_413(4),
      O => ram_reg_2_i_15_n_5
    );
ram_reg_2_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF02FFFE0002"
    )
        port map (
      I0 => ram_reg_0_i_149_n_5,
      I1 => MemBank_B_address010_out,
      I2 => Q(7),
      I3 => Q(0),
      I4 => ram_reg_2,
      I5 => output_r_we0,
      O => WEA(1)
    );
ram_reg_2_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_143_n_5,
      CO(3) => ram_reg_2_i_6_n_5,
      CO(2) => ram_reg_2_i_6_n_6,
      CO(1) => ram_reg_2_i_6_n_7,
      CO(0) => ram_reg_2_i_6_n_8,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln39_4_fu_1060_p1(7 downto 4),
      O(3 downto 0) => trunc_ln46_fu_1078_p1(7 downto 4),
      S(3) => ram_reg_2_i_12_n_5,
      S(2) => ram_reg_2_i_13_n_5,
      S(1) => ram_reg_2_i_14_n_5,
      S(0) => ram_reg_2_i_15_n_5
    );
ram_reg_4_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6665666A"
    )
        port map (
      I0 => sext_ln39_4_fu_1060_p1(11),
      I1 => sext_ln34_reg_1238(11),
      I2 => and_ln32_reg_1277_pp1_iter3_reg,
      I3 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I4 => buffer_0_reg_413(11),
      O => ram_reg_4_i_10_n_5
    );
ram_reg_4_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6665666A"
    )
        port map (
      I0 => sext_ln39_4_fu_1060_p1(10),
      I1 => sext_ln34_reg_1238(10),
      I2 => and_ln32_reg_1277_pp1_iter3_reg,
      I3 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I4 => buffer_0_reg_413(10),
      O => ram_reg_4_i_11_n_5
    );
ram_reg_4_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6665666A"
    )
        port map (
      I0 => sext_ln39_4_fu_1060_p1(9),
      I1 => sext_ln34_reg_1238(9),
      I2 => and_ln32_reg_1277_pp1_iter3_reg,
      I3 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I4 => buffer_0_reg_413(9),
      O => ram_reg_4_i_12_n_5
    );
ram_reg_4_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6665666A"
    )
        port map (
      I0 => sext_ln39_4_fu_1060_p1(8),
      I1 => sext_ln34_reg_1238(8),
      I2 => and_ln32_reg_1277_pp1_iter3_reg,
      I3 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I4 => buffer_0_reg_413(8),
      O => ram_reg_4_i_13_n_5
    );
ram_reg_4_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_2_i_6_n_5,
      CO(3) => ram_reg_4_i_4_n_5,
      CO(2) => ram_reg_4_i_4_n_6,
      CO(1) => ram_reg_4_i_4_n_7,
      CO(0) => ram_reg_4_i_4_n_8,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln39_4_fu_1060_p1(11 downto 8),
      O(3 downto 0) => trunc_ln46_fu_1078_p1(11 downto 8),
      S(3) => ram_reg_4_i_10_n_5,
      S(2) => ram_reg_4_i_11_n_5,
      S(1) => ram_reg_4_i_12_n_5,
      S(0) => ram_reg_4_i_13_n_5
    );
ram_reg_5_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF02FFFE0002"
    )
        port map (
      I0 => ram_reg_0_i_149_n_5,
      I1 => MemBank_B_address010_out,
      I2 => Q(7),
      I3 => Q(0),
      I4 => ram_reg_2,
      I5 => output_r_we0,
      O => \ap_CS_fsm_reg[39]\(0)
    );
ram_reg_6_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
        port map (
      I0 => sext_ln39_4_fu_1060_p1(15),
      I1 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I2 => and_ln32_reg_1277_pp1_iter3_reg,
      I3 => buffer_0_reg_413(15),
      O => ram_reg_6_i_10_n_5
    );
ram_reg_6_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
        port map (
      I0 => sext_ln39_4_fu_1060_p1(14),
      I1 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I2 => and_ln32_reg_1277_pp1_iter3_reg,
      I3 => buffer_0_reg_413(14),
      O => ram_reg_6_i_11_n_5
    );
ram_reg_6_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6665666A"
    )
        port map (
      I0 => sext_ln39_4_fu_1060_p1(13),
      I1 => sext_ln34_reg_1238(13),
      I2 => and_ln32_reg_1277_pp1_iter3_reg,
      I3 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I4 => buffer_0_reg_413(13),
      O => ram_reg_6_i_12_n_5
    );
ram_reg_6_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6665666A"
    )
        port map (
      I0 => sext_ln39_4_fu_1060_p1(12),
      I1 => sext_ln34_reg_1238(12),
      I2 => and_ln32_reg_1277_pp1_iter3_reg,
      I3 => icmp_ln33_reg_1267_pp1_iter3_reg,
      I4 => buffer_0_reg_413(12),
      O => ram_reg_6_i_13_n_5
    );
ram_reg_6_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_4_i_4_n_5,
      CO(3) => ram_reg_6_i_4_n_5,
      CO(2) => ram_reg_6_i_4_n_6,
      CO(1) => ram_reg_6_i_4_n_7,
      CO(0) => ram_reg_6_i_4_n_8,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln39_4_fu_1060_p1(15 downto 12),
      O(3 downto 0) => trunc_ln46_fu_1078_p1(15 downto 12),
      S(3) => ram_reg_6_i_10_n_5,
      S(2) => ram_reg_6_i_11_n_5,
      S(1) => ram_reg_6_i_12_n_5,
      S(0) => ram_reg_6_i_13_n_5
    );
ram_reg_7_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF02FFFE0002"
    )
        port map (
      I0 => ram_reg_0_i_149_n_5,
      I1 => MemBank_B_address010_out,
      I2 => Q(7),
      I3 => Q(0),
      I4 => ram_reg_2,
      I5 => output_r_we0,
      O => \ap_CS_fsm_reg[39]\(1)
    );
\select_ln32_7_reg_1272[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln39_11_fu_740_p1(3),
      I1 => icmp_ln33_fu_778_p2,
      O => select_ln32_7_fu_814_p3(0)
    );
\select_ln32_7_reg_1272[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"36"
    )
        port map (
      I0 => icmp_ln33_fu_778_p2,
      I1 => zext_ln39_11_fu_740_p1(4),
      I2 => zext_ln39_11_fu_740_p1(3),
      O => select_ln32_7_fu_814_p3(1)
    );
\select_ln32_7_reg_1272[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => icmp_ln33_fu_778_p2,
      I1 => zext_ln39_11_fu_740_p1(4),
      I2 => zext_ln39_11_fu_740_p1(3),
      I3 => zext_ln39_11_fu_740_p1(5),
      O => select_ln32_7_fu_814_p3(2)
    );
\select_ln32_7_reg_1272[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1998"
    )
        port map (
      I0 => icmp_ln33_fu_778_p2,
      I1 => zext_ln39_11_fu_740_p1(3),
      I2 => zext_ln39_11_fu_740_p1(5),
      I3 => zext_ln39_11_fu_740_p1(4),
      O => select_ln32_7_fu_814_p3(3)
    );
\select_ln32_7_reg_1272[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4C98"
    )
        port map (
      I0 => icmp_ln33_fu_778_p2,
      I1 => zext_ln39_11_fu_740_p1(4),
      I2 => zext_ln39_11_fu_740_p1(5),
      I3 => zext_ln39_11_fu_740_p1(3),
      O => select_ln32_7_fu_814_p3(4)
    );
\select_ln32_7_reg_1272[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4CC8"
    )
        port map (
      I0 => icmp_ln33_fu_778_p2,
      I1 => zext_ln39_11_fu_740_p1(5),
      I2 => zext_ln39_11_fu_740_p1(3),
      I3 => zext_ln39_11_fu_740_p1(4),
      O => select_ln32_7_fu_814_p3(5)
    );
\select_ln32_7_reg_1272_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_5,
      D => select_ln32_7_fu_814_p3(0),
      Q => select_ln32_7_reg_1272(0),
      R => '0'
    );
\select_ln32_7_reg_1272_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_5,
      D => select_ln32_7_fu_814_p3(1),
      Q => select_ln32_7_reg_1272(1),
      R => '0'
    );
\select_ln32_7_reg_1272_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_5,
      D => select_ln32_7_fu_814_p3(2),
      Q => select_ln32_7_reg_1272(2),
      R => '0'
    );
\select_ln32_7_reg_1272_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_5,
      D => select_ln32_7_fu_814_p3(3),
      Q => select_ln32_7_reg_1272(3),
      R => '0'
    );
\select_ln32_7_reg_1272_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_5,
      D => select_ln32_7_fu_814_p3(4),
      Q => select_ln32_7_reg_1272(4),
      R => '0'
    );
\select_ln32_7_reg_1272_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_5,
      D => select_ln32_7_fu_814_p3(5),
      Q => select_ln32_7_reg_1272(5),
      R => '0'
    );
\select_ln36_7_reg_1287_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => select_ln36_7_reg_1287(0),
      Q => select_ln36_7_reg_1287_pp1_iter1_reg(0),
      R => '0'
    );
\select_ln36_7_reg_1287_pp1_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => select_ln36_7_reg_1287(1),
      Q => select_ln36_7_reg_1287_pp1_iter1_reg(1),
      R => '0'
    );
\select_ln36_7_reg_1287_pp1_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => select_ln36_7_reg_1287(2),
      Q => select_ln36_7_reg_1287_pp1_iter1_reg(2),
      R => '0'
    );
\select_ln36_7_reg_1287_pp1_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => select_ln36_7_reg_1287(3),
      Q => select_ln36_7_reg_1287_pp1_iter1_reg(3),
      R => '0'
    );
\select_ln36_7_reg_1287_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_5,
      D => select_ln36_7_fu_868_p3(0),
      Q => select_ln36_7_reg_1287(0),
      R => '0'
    );
\select_ln36_7_reg_1287_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_5,
      D => select_ln36_7_fu_868_p3(1),
      Q => select_ln36_7_reg_1287(1),
      R => '0'
    );
\select_ln36_7_reg_1287_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_5,
      D => select_ln36_7_fu_868_p3(2),
      Q => select_ln36_7_reg_1287(2),
      R => '0'
    );
\select_ln36_7_reg_1287_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_5,
      D => select_ln36_7_fu_868_p3(3),
      Q => select_ln36_7_reg_1287(3),
      R => '0'
    );
\select_ln36_8_reg_1293[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA656A"
    )
        port map (
      I0 => p_1_in,
      I1 => out_w_0_reg_402(0),
      I2 => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_29,
      I3 => select_ln36_8_reg_1293(0),
      I4 => icmp_ln33_fu_778_p2,
      O => select_ln36_8_fu_880_p3(0)
    );
\select_ln36_8_reg_1293[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001DFFE200"
    )
        port map (
      I0 => select_ln36_8_reg_1293(0),
      I1 => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_29,
      I2 => out_w_0_reg_402(0),
      I3 => p_1_in,
      I4 => zext_ln36_fu_750_p1(1),
      I5 => icmp_ln33_fu_778_p2,
      O => select_ln36_8_fu_880_p3(1)
    );
\select_ln36_8_reg_1293[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080007F"
    )
        port map (
      I0 => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_25,
      I1 => zext_ln36_fu_750_p1(1),
      I2 => p_1_in,
      I3 => icmp_ln33_fu_778_p2,
      I4 => network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_30,
      O => select_ln36_8_fu_880_p3(2)
    );
\select_ln36_8_reg_1293_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => select_ln36_8_fu_880_p3(0),
      Q => select_ln36_8_reg_1293(0),
      R => '0'
    );
\select_ln36_8_reg_1293_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => select_ln36_8_fu_880_p3(1),
      Q => select_ln36_8_reg_1293(1),
      R => '0'
    );
\select_ln36_8_reg_1293_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_3690,
      D => select_ln36_8_fu_880_p3(2),
      Q => select_ln36_8_reg_1293(2),
      R => '0'
    );
\sext_ln34_reg_1238[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \out_d_0_reg_336_reg_n_5_[2]\,
      I1 => \out_d_0_reg_336_reg_n_5_[1]\,
      I2 => \out_d_0_reg_336_reg_n_5_[0]\,
      O => \sext_ln34_reg_1238[0]_i_1_n_5\
    );
\sext_ln34_reg_1238[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => \out_d_0_reg_336_reg_n_5_[2]\,
      I1 => \out_d_0_reg_336_reg_n_5_[0]\,
      I2 => \out_d_0_reg_336_reg_n_5_[1]\,
      O => tmp_6_fu_460_p10(10)
    );
\sext_ln34_reg_1238[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_d_0_reg_336_reg_n_5_[1]\,
      I1 => \out_d_0_reg_336_reg_n_5_[2]\,
      I2 => \out_d_0_reg_336_reg_n_5_[0]\,
      O => tmp_6_fu_460_p10(11)
    );
\sext_ln34_reg_1238[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C1"
    )
        port map (
      I0 => \out_d_0_reg_336_reg_n_5_[0]\,
      I1 => \out_d_0_reg_336_reg_n_5_[2]\,
      I2 => \out_d_0_reg_336_reg_n_5_[1]\,
      O => tmp_6_fu_460_p10(12)
    );
\sext_ln34_reg_1238[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8AAAA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_d_0_reg_336_reg_n_5_[1]\,
      I2 => \out_d_0_reg_336_reg_n_5_[0]\,
      I3 => \out_d_0_reg_336_reg_n_5_[2]\,
      I4 => \out_d_0_reg_336_reg_n_5_[3]\,
      O => i_0_reg_3580
    );
\sext_ln34_reg_1238[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \out_d_0_reg_336_reg_n_5_[1]\,
      I1 => \out_d_0_reg_336_reg_n_5_[0]\,
      I2 => \out_d_0_reg_336_reg_n_5_[2]\,
      O => \sext_ln34_reg_1238[13]_i_2_n_5\
    );
\sext_ln34_reg_1238[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => \out_d_0_reg_336_reg_n_5_[2]\,
      I1 => \out_d_0_reg_336_reg_n_5_[1]\,
      I2 => \out_d_0_reg_336_reg_n_5_[0]\,
      O => tmp_6_fu_460_p10(2)
    );
\sext_ln34_reg_1238[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"89"
    )
        port map (
      I0 => \out_d_0_reg_336_reg_n_5_[0]\,
      I1 => \out_d_0_reg_336_reg_n_5_[1]\,
      I2 => \out_d_0_reg_336_reg_n_5_[2]\,
      O => tmp_6_fu_460_p10(3)
    );
\sext_ln34_reg_1238[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \out_d_0_reg_336_reg_n_5_[2]\,
      I1 => \out_d_0_reg_336_reg_n_5_[0]\,
      I2 => \out_d_0_reg_336_reg_n_5_[1]\,
      O => \sext_ln34_reg_1238[4]_i_1_n_5\
    );
\sext_ln34_reg_1238[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \out_d_0_reg_336_reg_n_5_[1]\,
      I1 => \out_d_0_reg_336_reg_n_5_[0]\,
      O => tmp_6_fu_460_p10(5)
    );
\sext_ln34_reg_1238[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E9"
    )
        port map (
      I0 => \out_d_0_reg_336_reg_n_5_[0]\,
      I1 => \out_d_0_reg_336_reg_n_5_[1]\,
      I2 => \out_d_0_reg_336_reg_n_5_[2]\,
      O => tmp_6_fu_460_p10(6)
    );
\sext_ln34_reg_1238[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AD"
    )
        port map (
      I0 => \out_d_0_reg_336_reg_n_5_[1]\,
      I1 => \out_d_0_reg_336_reg_n_5_[0]\,
      I2 => \out_d_0_reg_336_reg_n_5_[2]\,
      O => tmp_6_fu_460_p10(7)
    );
\sext_ln34_reg_1238[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"49"
    )
        port map (
      I0 => \out_d_0_reg_336_reg_n_5_[0]\,
      I1 => \out_d_0_reg_336_reg_n_5_[1]\,
      I2 => \out_d_0_reg_336_reg_n_5_[2]\,
      O => tmp_6_fu_460_p10(8)
    );
\sext_ln34_reg_1238[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => \out_d_0_reg_336_reg_n_5_[0]\,
      I1 => \out_d_0_reg_336_reg_n_5_[1]\,
      I2 => \out_d_0_reg_336_reg_n_5_[2]\,
      O => tmp_6_fu_460_p10(9)
    );
\sext_ln34_reg_1238_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_3580,
      D => \sext_ln34_reg_1238[0]_i_1_n_5\,
      Q => sext_ln34_reg_1238(0),
      R => '0'
    );
\sext_ln34_reg_1238_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_3580,
      D => tmp_6_fu_460_p10(10),
      Q => sext_ln34_reg_1238(10),
      R => '0'
    );
\sext_ln34_reg_1238_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_3580,
      D => tmp_6_fu_460_p10(11),
      Q => sext_ln34_reg_1238(11),
      R => '0'
    );
\sext_ln34_reg_1238_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_3580,
      D => tmp_6_fu_460_p10(12),
      Q => sext_ln34_reg_1238(12),
      R => '0'
    );
\sext_ln34_reg_1238_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_3580,
      D => \sext_ln34_reg_1238[13]_i_2_n_5\,
      Q => sext_ln34_reg_1238(13),
      R => '0'
    );
\sext_ln34_reg_1238_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_3580,
      D => \out_d_0_reg_336_reg_n_5_[0]\,
      Q => sext_ln34_reg_1238(1),
      R => '0'
    );
\sext_ln34_reg_1238_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_3580,
      D => tmp_6_fu_460_p10(2),
      Q => sext_ln34_reg_1238(2),
      R => '0'
    );
\sext_ln34_reg_1238_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_3580,
      D => tmp_6_fu_460_p10(3),
      Q => sext_ln34_reg_1238(3),
      R => '0'
    );
\sext_ln34_reg_1238_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_3580,
      D => \sext_ln34_reg_1238[4]_i_1_n_5\,
      Q => sext_ln34_reg_1238(4),
      R => '0'
    );
\sext_ln34_reg_1238_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_3580,
      D => tmp_6_fu_460_p10(5),
      Q => sext_ln34_reg_1238(5),
      R => '0'
    );
\sext_ln34_reg_1238_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_3580,
      D => tmp_6_fu_460_p10(6),
      Q => sext_ln34_reg_1238(6),
      R => '0'
    );
\sext_ln34_reg_1238_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_3580,
      D => tmp_6_fu_460_p10(7),
      Q => sext_ln34_reg_1238(7),
      R => '0'
    );
\sext_ln34_reg_1238_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_3580,
      D => tmp_6_fu_460_p10(8),
      Q => sext_ln34_reg_1238(8),
      R => '0'
    );
\sext_ln34_reg_1238_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_3580,
      D => tmp_6_fu_460_p10(9),
      Q => sext_ln34_reg_1238(9),
      R => '0'
    );
\shl_ln_reg_1245_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_3580,
      D => \out_d_0_reg_336_reg_n_5_[1]\,
      Q => shl_ln_reg_1245(4),
      R => '0'
    );
\shl_ln_reg_1245_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_3580,
      D => \out_d_0_reg_336_reg_n_5_[2]\,
      Q => shl_ln_reg_1245(5),
      R => '0'
    );
\tmp_reg_1334[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_reg_1334(31),
      I1 => icmp_ln31_reg_1258_pp1_iter1_reg,
      I2 => tmp_fu_994_p18(31),
      O => \tmp_reg_1334[31]_i_1_n_5\
    );
\tmp_reg_1334_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_reg_1334[31]_i_1_n_5\,
      Q => tmp_reg_1334(31),
      R => '0'
    );
\zext_ln24_reg_1219_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_347(0),
      Q => zext_ln24_reg_1219(0),
      R => '0'
    );
\zext_ln24_reg_1219_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_347(1),
      Q => zext_ln24_reg_1219(1),
      R => '0'
    );
\zext_ln24_reg_1219_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_347(2),
      Q => zext_ln24_reg_1219(2),
      R => '0'
    );
\zext_ln24_reg_1219_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_347(3),
      Q => zext_ln24_reg_1219(3),
      R => '0'
    );
\zext_ln24_reg_1219_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_347(4),
      Q => zext_ln24_reg_1219(4),
      R => '0'
    );
\zext_ln24_reg_1219_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_347(5),
      Q => zext_ln24_reg_1219(5),
      R => '0'
    );
\zext_ln24_reg_1219_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_347(6),
      Q => zext_ln24_reg_1219(6),
      R => '0'
    );
\zext_ln24_reg_1219_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_347(7),
      Q => zext_ln24_reg_1219(7),
      R => '0'
    );
\zext_ln24_reg_1219_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_347(8),
      Q => zext_ln24_reg_1219(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_3 is
  port (
    \ap_CS_fsm_reg[31]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[30]\ : out STD_LOGIC;
    output_r_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[31]_0\ : out STD_LOGIC;
    input_r_address0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    zext_ln47_fu_1431_p1 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    trunc_ln46_fu_1394_p1 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_0_i_88 : in STD_LOGIC;
    ram_reg_0_i_88_0 : in STD_LOGIC;
    grp_pointwise_conv2d_fix_3_fu_485_ap_start_reg : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_3 is
  signal add_ln24_fu_594_p2 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal add_ln24_reg_1540 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \add_ln24_reg_1540[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln24_reg_1540[8]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln24_reg_1540[8]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln24_reg_1540_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln24_reg_1540_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln24_reg_1540_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln24_reg_1540_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln24_reg_1540_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln24_reg_1540_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln24_reg_1540_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln24_reg_1540_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln24_reg_1540_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln24_reg_1540_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal add_ln31_fu_1074_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln47_fu_1260_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal add_ln47_reg_1640 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal add_ln47_reg_16400 : STD_LOGIC;
  signal \add_ln47_reg_1640[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln47_reg_1640[4]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln47_reg_1640[4]_i_4_n_5\ : STD_LOGIC;
  signal add_ln47_reg_1640_pp1_iter2_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal add_ln47_reg_1640_pp1_iter3_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \add_ln47_reg_1640_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln47_reg_1640_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln47_reg_1640_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln47_reg_1640_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln47_reg_1640_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln47_reg_1640_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln47_reg_1640_reg[8]_i_2_n_8\ : STD_LOGIC;
  signal and_ln32_reg_1593 : STD_LOGIC;
  signal and_ln32_reg_1593_pp1_iter1_reg : STD_LOGIC;
  signal and_ln32_reg_1593_pp1_iter2_reg : STD_LOGIC;
  signal and_ln32_reg_1593_pp1_iter3_reg : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_1__5_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_2__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_1__4_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter0_i_1__0_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter1_i_1__0_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp1_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter3 : STD_LOGIC;
  signal ap_phi_mux_in_d_0_phi_fu_583_p4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal buffer_0_reg_569 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \buffer_0_reg_569[11]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569[11]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569[11]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569[11]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569[11]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569[11]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569[11]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569[11]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569[15]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569[15]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569[15]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569[15]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569[15]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569[15]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569[15]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569[15]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569[19]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569[19]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569[19]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569[19]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569[19]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569[19]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569[19]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569[19]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569[22]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569[22]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569[22]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569[22]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569[22]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569[22]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569[3]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569[3]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569[3]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569[3]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569[3]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569[3]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569[3]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569[3]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569[7]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569[7]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569[7]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569[7]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569[7]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569[7]_i_7_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569[7]_i_8_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569[7]_i_9_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_569_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_569_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_569_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_569_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_569_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_569_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \buffer_0_reg_569_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_569_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_569_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_569_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_569_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_569_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_569_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \buffer_0_reg_569_reg[19]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_569_reg[19]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_569_reg[19]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_569_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_569_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_569_reg[19]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_569_reg[19]_i_1_n_9\ : STD_LOGIC;
  signal \buffer_0_reg_569_reg[22]_i_2_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_569_reg[22]_i_2_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_569_reg[22]_i_2_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_569_reg[22]_i_2_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_569_reg[22]_i_2_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_569_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_569_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_569_reg[3]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_569_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_569_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_569_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_569_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \buffer_0_reg_569_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_569_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_569_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_569_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_569_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_569_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_569_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_569_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_485_ap_ready : STD_LOGIC;
  signal i_0_reg_514 : STD_LOGIC;
  signal i_0_reg_5140 : STD_LOGIC;
  signal \i_0_reg_514[1]_i_1_n_5\ : STD_LOGIC;
  signal i_0_reg_514_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i_fu_672_p2 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal icmp_ln31_fu_1068_p2 : STD_LOGIC;
  signal icmp_ln31_reg_1574_pp1_iter1_reg : STD_LOGIC;
  signal icmp_ln31_reg_1574_pp1_iter2_reg : STD_LOGIC;
  signal icmp_ln31_reg_1574_pp1_iter3_reg : STD_LOGIC;
  signal \icmp_ln31_reg_1574_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln33_fu_1086_p2 : STD_LOGIC;
  signal icmp_ln33_reg_1583 : STD_LOGIC;
  signal icmp_ln33_reg_1583_pp1_iter1_reg : STD_LOGIC;
  signal icmp_ln33_reg_1583_pp1_iter2_reg : STD_LOGIC;
  signal icmp_ln33_reg_1583_pp1_iter3_reg : STD_LOGIC;
  signal icmp_ln36_2_fu_1255_p2 : STD_LOGIC;
  signal icmp_ln36_2_reg_1636 : STD_LOGIC;
  signal \icmp_ln36_2_reg_1636[0]_i_1_n_5\ : STD_LOGIC;
  signal icmp_ln36_2_reg_1636_pp1_iter2_reg : STD_LOGIC;
  signal icmp_ln36_2_reg_1636_pp1_iter3_reg : STD_LOGIC;
  signal in_d_0_reg_579 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_d_0_reg_5791 : STD_LOGIC;
  signal in_d_fu_1218_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_d_reg_1620 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \in_d_reg_1620[3]_i_2_n_5\ : STD_LOGIC;
  signal indvar_flatten18_reg_5250 : STD_LOGIC;
  signal \indvar_flatten18_reg_525[10]_i_2_n_5\ : STD_LOGIC;
  signal indvar_flatten18_reg_525_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \indvar_flatten_reg_547[0]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_547[1]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_547[2]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_547[3]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_547[4]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_547[5]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_547[5]_i_2_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_547[6]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_547[7]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_547[7]_i_2_n_5\ : STD_LOGIC;
  signal indvar_flatten_reg_547_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal kernel_buffer_15_016_fu_462 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_016_fu_4620 : STD_LOGIC;
  signal \kernel_buffer_15_016_fu_462[31]_i_7_n_5\ : STD_LOGIC;
  signal kernel_buffer_15_17_fu_410 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_17_fu_4100 : STD_LOGIC;
  signal kernel_buffer_15_18_fu_414 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_18_fu_4140 : STD_LOGIC;
  signal kernel_buffer_15_19_fu_418 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_19_fu_4180 : STD_LOGIC;
  signal kernel_buffer_15_20_fu_422 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_20_fu_4220 : STD_LOGIC;
  signal kernel_buffer_15_21_fu_426 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_21_fu_4260 : STD_LOGIC;
  signal kernel_buffer_15_22_fu_430 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_22_fu_4300 : STD_LOGIC;
  signal kernel_buffer_15_23_fu_434 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_23_fu_4340 : STD_LOGIC;
  signal kernel_buffer_15_24_fu_438 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_24_fu_4380 : STD_LOGIC;
  signal kernel_buffer_15_25_fu_442 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_25_fu_4420 : STD_LOGIC;
  signal kernel_buffer_15_26_fu_446 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_26_fu_4460 : STD_LOGIC;
  signal kernel_buffer_15_27_fu_450 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_27_fu_4500 : STD_LOGIC;
  signal kernel_buffer_15_28_fu_454 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_28_fu_4540 : STD_LOGIC;
  signal kernel_buffer_15_29_fu_458 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_29_fu_4580 : STD_LOGIC;
  signal kernel_buffer_15_fu_406 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal kernel_buffer_15_fu_4060 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_i_1_n_5 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_100 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_101 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_102 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_103 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_104 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_105 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_106 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_107 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_108 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_109 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_110 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_111 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_112 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_113 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_114 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_115 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_116 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_117 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_118 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_119 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_120 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_121 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_122 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_123 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_124 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_125 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_126 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_127 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_128 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_129 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_130 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_131 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_132 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_133 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_134 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_135 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_136 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_137 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_138 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_139 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_140 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_141 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_142 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_143 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_144 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_145 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_146 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_147 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_148 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_149 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_150 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_151 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_152 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_153 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_154 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_155 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_156 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_157 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_158 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_63 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_64 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_65 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_66 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_67 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_68 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_69 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_70 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_71 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_72 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_73 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_74 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_75 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_76 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_77 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_78 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_79 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_80 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_81 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_82 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_83 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_84 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_85 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_86 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_87 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_88 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_89 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_90 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_91 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_92 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_93 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_94 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_95 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_96 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_97 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_98 : STD_LOGIC;
  signal mul_ln39_fu_1350_p2_n_99 : STD_LOGIC;
  signal \mul_ln39_reg_1655[16]_i_1_n_5\ : STD_LOGIC;
  signal mul_ln39_reg_1655_reg_n_63 : STD_LOGIC;
  signal mul_ln39_reg_1655_reg_n_64 : STD_LOGIC;
  signal mul_ln39_reg_1655_reg_n_65 : STD_LOGIC;
  signal mul_ln39_reg_1655_reg_n_66 : STD_LOGIC;
  signal mul_ln39_reg_1655_reg_n_67 : STD_LOGIC;
  signal mul_ln39_reg_1655_reg_n_68 : STD_LOGIC;
  signal mul_ln39_reg_1655_reg_n_69 : STD_LOGIC;
  signal mul_ln39_reg_1655_reg_n_70 : STD_LOGIC;
  signal mul_ln39_reg_1655_reg_n_71 : STD_LOGIC;
  signal mul_ln39_reg_1655_reg_n_72 : STD_LOGIC;
  signal mul_ln39_reg_1655_reg_n_73 : STD_LOGIC;
  signal mul_ln39_reg_1655_reg_n_74 : STD_LOGIC;
  signal mul_ln39_reg_1655_reg_n_75 : STD_LOGIC;
  signal mul_ln39_reg_1655_reg_n_76 : STD_LOGIC;
  signal mul_ln39_reg_1655_reg_n_77 : STD_LOGIC;
  signal mul_ln39_reg_1655_reg_n_78 : STD_LOGIC;
  signal mul_ln39_reg_1655_reg_n_79 : STD_LOGIC;
  signal mul_ln39_reg_1655_reg_n_80 : STD_LOGIC;
  signal mul_ln39_reg_1655_reg_n_81 : STD_LOGIC;
  signal mul_ln39_reg_1655_reg_n_82 : STD_LOGIC;
  signal mul_ln39_reg_1655_reg_n_83 : STD_LOGIC;
  signal mul_ln39_reg_1655_reg_n_84 : STD_LOGIC;
  signal mul_ln39_reg_1655_reg_n_85 : STD_LOGIC;
  signal mul_ln39_reg_1655_reg_n_86 : STD_LOGIC;
  signal mul_ln39_reg_1655_reg_n_87 : STD_LOGIC;
  signal mul_ln39_reg_1655_reg_n_88 : STD_LOGIC;
  signal mul_ln39_reg_1655_reg_n_89 : STD_LOGIC;
  signal mul_ln39_reg_1655_reg_n_90 : STD_LOGIC;
  signal mul_ln39_reg_1655_reg_n_91 : STD_LOGIC;
  signal mul_ln39_reg_1655_reg_n_92 : STD_LOGIC;
  signal mul_ln39_reg_1655_reg_n_93 : STD_LOGIC;
  signal mul_ln39_reg_1655_reg_n_94 : STD_LOGIC;
  signal mul_ln39_reg_1655_reg_n_95 : STD_LOGIC;
  signal mux_1_2 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal mux_4_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mux_6_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mux_6_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_17 : STD_LOGIC;
  signal network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_22 : STD_LOGIC;
  signal network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_23 : STD_LOGIC;
  signal out_d_0_reg_492 : STD_LOGIC;
  signal \out_d_0_reg_492_reg_n_5_[0]\ : STD_LOGIC;
  signal \out_d_0_reg_492_reg_n_5_[1]\ : STD_LOGIC;
  signal \out_d_0_reg_492_reg_n_5_[2]\ : STD_LOGIC;
  signal \out_d_0_reg_492_reg_n_5_[3]\ : STD_LOGIC;
  signal \out_d_0_reg_492_reg_n_5_[4]\ : STD_LOGIC;
  signal out_d_fu_606_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_d_reg_1549 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \out_d_reg_1549[1]_i_1_n_5\ : STD_LOGIC;
  signal out_h_0_reg_536 : STD_LOGIC;
  signal \out_h_0_reg_536[0]_i_1_n_5\ : STD_LOGIC;
  signal out_h_0_reg_536_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_h_fu_1080_p2 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal out_w_0_reg_558 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^output_r_ce0\ : STD_LOGIC;
  signal p_0_in2_out : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal phi_mul_reg_503 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal ram_reg_0_i_180_n_5 : STD_LOGIC;
  signal ram_reg_0_i_180_n_6 : STD_LOGIC;
  signal ram_reg_0_i_180_n_7 : STD_LOGIC;
  signal ram_reg_0_i_180_n_8 : STD_LOGIC;
  signal ram_reg_0_i_199_n_5 : STD_LOGIC;
  signal ram_reg_0_i_199_n_6 : STD_LOGIC;
  signal ram_reg_0_i_199_n_7 : STD_LOGIC;
  signal ram_reg_0_i_199_n_8 : STD_LOGIC;
  signal ram_reg_0_i_222_n_5 : STD_LOGIC;
  signal ram_reg_0_i_222_n_6 : STD_LOGIC;
  signal ram_reg_0_i_222_n_7 : STD_LOGIC;
  signal ram_reg_0_i_222_n_8 : STD_LOGIC;
  signal ram_reg_0_i_294_n_7 : STD_LOGIC;
  signal ram_reg_0_i_294_n_8 : STD_LOGIC;
  signal ram_reg_0_i_295_n_5 : STD_LOGIC;
  signal ram_reg_0_i_295_n_6 : STD_LOGIC;
  signal ram_reg_0_i_295_n_7 : STD_LOGIC;
  signal ram_reg_0_i_295_n_8 : STD_LOGIC;
  signal ram_reg_0_i_338_n_5 : STD_LOGIC;
  signal ram_reg_0_i_339_n_5 : STD_LOGIC;
  signal ram_reg_0_i_340_n_5 : STD_LOGIC;
  signal ram_reg_0_i_341_n_5 : STD_LOGIC;
  signal ram_reg_0_i_342_n_5 : STD_LOGIC;
  signal ram_reg_0_i_365_n_5 : STD_LOGIC;
  signal ram_reg_0_i_366_n_5 : STD_LOGIC;
  signal ram_reg_0_i_367_n_5 : STD_LOGIC;
  signal ram_reg_0_i_368_n_5 : STD_LOGIC;
  signal ram_reg_0_i_392_n_5 : STD_LOGIC;
  signal ram_reg_0_i_393_n_5 : STD_LOGIC;
  signal ram_reg_0_i_394_n_5 : STD_LOGIC;
  signal ram_reg_0_i_395_n_5 : STD_LOGIC;
  signal ram_reg_0_i_467_n_5 : STD_LOGIC;
  signal ram_reg_0_i_467_n_6 : STD_LOGIC;
  signal ram_reg_0_i_467_n_7 : STD_LOGIC;
  signal ram_reg_0_i_467_n_8 : STD_LOGIC;
  signal ram_reg_0_i_470_n_5 : STD_LOGIC;
  signal ram_reg_0_i_471_n_5 : STD_LOGIC;
  signal ram_reg_0_i_472_n_5 : STD_LOGIC;
  signal ram_reg_0_i_473_n_5 : STD_LOGIC;
  signal ram_reg_0_i_474_n_5 : STD_LOGIC;
  signal ram_reg_0_i_475_n_5 : STD_LOGIC;
  signal ram_reg_0_i_476_n_5 : STD_LOGIC;
  signal ram_reg_0_i_486_n_5 : STD_LOGIC;
  signal ram_reg_0_i_575_n_5 : STD_LOGIC;
  signal ram_reg_0_i_576_n_5 : STD_LOGIC;
  signal ram_reg_0_i_577_n_5 : STD_LOGIC;
  signal ram_reg_0_i_578_n_5 : STD_LOGIC;
  signal ram_reg_0_i_579_n_5 : STD_LOGIC;
  signal ram_reg_2_i_11_n_5 : STD_LOGIC;
  signal ram_reg_2_i_11_n_6 : STD_LOGIC;
  signal ram_reg_2_i_11_n_7 : STD_LOGIC;
  signal ram_reg_2_i_11_n_8 : STD_LOGIC;
  signal ram_reg_2_i_24_n_5 : STD_LOGIC;
  signal ram_reg_2_i_25_n_5 : STD_LOGIC;
  signal ram_reg_2_i_26_n_5 : STD_LOGIC;
  signal ram_reg_2_i_27_n_5 : STD_LOGIC;
  signal ram_reg_4_i_22_n_5 : STD_LOGIC;
  signal ram_reg_4_i_23_n_5 : STD_LOGIC;
  signal ram_reg_4_i_24_n_5 : STD_LOGIC;
  signal ram_reg_4_i_25_n_5 : STD_LOGIC;
  signal ram_reg_4_i_9_n_5 : STD_LOGIC;
  signal ram_reg_4_i_9_n_6 : STD_LOGIC;
  signal ram_reg_4_i_9_n_7 : STD_LOGIC;
  signal ram_reg_4_i_9_n_8 : STD_LOGIC;
  signal ram_reg_6_i_22_n_5 : STD_LOGIC;
  signal ram_reg_6_i_23_n_5 : STD_LOGIC;
  signal ram_reg_6_i_24_n_5 : STD_LOGIC;
  signal ram_reg_6_i_25_n_5 : STD_LOGIC;
  signal ram_reg_6_i_9_n_5 : STD_LOGIC;
  signal ram_reg_6_i_9_n_6 : STD_LOGIC;
  signal ram_reg_6_i_9_n_7 : STD_LOGIC;
  signal ram_reg_6_i_9_n_8 : STD_LOGIC;
  signal select_ln32_4_fu_1130_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal select_ln32_4_reg_1588_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal select_ln32_fu_1092_p3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal select_ln36_4_reg_1603 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \select_ln36_4_reg_1603[3]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln36_4_reg_1603_pp1_iter1_reg_reg_n_5_[0]\ : STD_LOGIC;
  signal \select_ln36_4_reg_1603_pp1_iter1_reg_reg_n_5_[1]\ : STD_LOGIC;
  signal \select_ln36_4_reg_1603_pp1_iter1_reg_reg_n_5_[3]\ : STD_LOGIC;
  signal select_ln36_5_fu_1196_p3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal select_ln36_5_reg_1609 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal select_ln36_fu_1361_p3 : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal sext_ln34_reg_1554 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sext_ln39_3_fu_1376_p1 : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal shl_ln_reg_1561 : STD_LOGIC_VECTOR ( 6 downto 3 );
  signal tmp_3_fu_687_p129 : STD_LOGIC_VECTOR ( 6 downto 3 );
  signal tmp_3_fu_687_p130 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_fu_1310_p18 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal zext_ln24_reg_1535 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \NLW_add_ln24_reg_1540_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln24_reg_1540_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln47_reg_1640_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_add_ln47_reg_1640_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_buffer_0_reg_569_reg[22]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buffer_0_reg_569_reg[22]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_mul_ln39_fu_1350_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_fu_1350_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_fu_1350_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_fu_1350_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_fu_1350_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_fu_1350_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_fu_1350_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln39_fu_1350_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln39_fu_1350_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln39_reg_1655_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_reg_1655_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_reg_1655_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_reg_1655_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_reg_1655_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_reg_1655_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_reg_1655_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln39_reg_1655_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln39_reg_1655_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln39_reg_1655_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_ram_reg_0_i_294_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_i_294_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_i_317_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_i_317_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_i_467_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__3\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \ap_CS_fsm[31]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \ap_CS_fsm[32]_i_1\ : label is "soft_lutpair294";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp1_iter0_i_1__0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp1_iter1_i_1__0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of grp_pointwise_conv2d_fix_3_fu_485_ap_start_reg_i_1 : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \i_0_reg_514[0]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \i_0_reg_514[1]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \i_0_reg_514[2]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \i_0_reg_514[3]_i_3\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \in_d_reg_1620[0]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \in_d_reg_1620[3]_i_3\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \indvar_flatten18_reg_525[1]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \indvar_flatten18_reg_525[2]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \indvar_flatten18_reg_525[3]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \indvar_flatten18_reg_525[4]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \indvar_flatten18_reg_525[6]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \indvar_flatten18_reg_525[7]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \indvar_flatten18_reg_525[8]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \indvar_flatten18_reg_525[9]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_547[1]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_547[2]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_547[3]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_547[5]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_547[6]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_547[7]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \kernel_buffer_15_016_fu_462[14]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \kernel_buffer_15_016_fu_462[31]_i_2\ : label is "soft_lutpair311";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_ln39_fu_1350_p2 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \out_d_reg_1549[1]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \out_d_reg_1549[2]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \out_d_reg_1549[3]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \out_d_reg_1549[4]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \out_h_0_reg_536[0]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \out_h_0_reg_536[1]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \out_h_0_reg_536[2]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \out_h_0_reg_536[3]_i_2\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \select_ln32_4_reg_1588[2]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \select_ln32_4_reg_1588[3]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \select_ln32_4_reg_1588[4]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \select_ln32_4_reg_1588[5]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \select_ln32_4_reg_1588[6]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \select_ln32_4_reg_1588[7]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \sext_ln34_reg_1554[0]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \sext_ln34_reg_1554[10]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \sext_ln34_reg_1554[11]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \sext_ln34_reg_1554[12]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \sext_ln34_reg_1554[15]_i_2\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \sext_ln34_reg_1554[1]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \sext_ln34_reg_1554[2]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \sext_ln34_reg_1554[3]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \sext_ln34_reg_1554[4]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \sext_ln34_reg_1554[5]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \sext_ln34_reg_1554[6]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \sext_ln34_reg_1554[7]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \sext_ln34_reg_1554[8]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \sext_ln34_reg_1554[9]_i_1\ : label is "soft_lutpair305";
begin
  output_r_ce0 <= \^output_r_ce0\;
\add_ln24_reg_1540[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_503(2),
      O => \add_ln24_reg_1540[4]_i_2_n_5\
    );
\add_ln24_reg_1540[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_503(7),
      O => \add_ln24_reg_1540[8]_i_2_n_5\
    );
\add_ln24_reg_1540[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_mul_reg_503(6),
      O => \add_ln24_reg_1540[8]_i_3_n_5\
    );
\add_ln24_reg_1540_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_594_p2(10),
      Q => add_ln24_reg_1540(10),
      R => '0'
    );
\add_ln24_reg_1540_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_594_p2(11),
      Q => add_ln24_reg_1540(11),
      R => '0'
    );
\add_ln24_reg_1540_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln24_reg_1540_reg[8]_i_1_n_5\,
      CO(3 downto 2) => \NLW_add_ln24_reg_1540_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln24_reg_1540_reg[11]_i_1_n_7\,
      CO(0) => \add_ln24_reg_1540_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln24_reg_1540_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln24_fu_594_p2(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => phi_mul_reg_503(11 downto 9)
    );
\add_ln24_reg_1540_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_594_p2(1),
      Q => add_ln24_reg_1540(1),
      R => '0'
    );
\add_ln24_reg_1540_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_594_p2(2),
      Q => add_ln24_reg_1540(2),
      R => '0'
    );
\add_ln24_reg_1540_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_594_p2(3),
      Q => add_ln24_reg_1540(3),
      R => '0'
    );
\add_ln24_reg_1540_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_594_p2(4),
      Q => add_ln24_reg_1540(4),
      R => '0'
    );
\add_ln24_reg_1540_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln24_reg_1540_reg[4]_i_1_n_5\,
      CO(2) => \add_ln24_reg_1540_reg[4]_i_1_n_6\,
      CO(1) => \add_ln24_reg_1540_reg[4]_i_1_n_7\,
      CO(0) => \add_ln24_reg_1540_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => phi_mul_reg_503(2),
      DI(0) => '0',
      O(3 downto 0) => add_ln24_fu_594_p2(4 downto 1),
      S(3 downto 2) => phi_mul_reg_503(4 downto 3),
      S(1) => \add_ln24_reg_1540[4]_i_2_n_5\,
      S(0) => phi_mul_reg_503(1)
    );
\add_ln24_reg_1540_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_594_p2(5),
      Q => add_ln24_reg_1540(5),
      R => '0'
    );
\add_ln24_reg_1540_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_594_p2(6),
      Q => add_ln24_reg_1540(6),
      R => '0'
    );
\add_ln24_reg_1540_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_594_p2(7),
      Q => add_ln24_reg_1540(7),
      R => '0'
    );
\add_ln24_reg_1540_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_594_p2(8),
      Q => add_ln24_reg_1540(8),
      R => '0'
    );
\add_ln24_reg_1540_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln24_reg_1540_reg[4]_i_1_n_5\,
      CO(3) => \add_ln24_reg_1540_reg[8]_i_1_n_5\,
      CO(2) => \add_ln24_reg_1540_reg[8]_i_1_n_6\,
      CO(1) => \add_ln24_reg_1540_reg[8]_i_1_n_7\,
      CO(0) => \add_ln24_reg_1540_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => phi_mul_reg_503(7 downto 6),
      DI(0) => '0',
      O(3 downto 0) => add_ln24_fu_594_p2(8 downto 5),
      S(3) => phi_mul_reg_503(8),
      S(2) => \add_ln24_reg_1540[8]_i_2_n_5\,
      S(1) => \add_ln24_reg_1540[8]_i_3_n_5\,
      S(0) => phi_mul_reg_503(5)
    );
\add_ln24_reg_1540_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln24_fu_594_p2(9),
      Q => add_ln24_reg_1540(9),
      R => '0'
    );
\add_ln47_reg_1640[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln36_5_reg_1609(1),
      I1 => select_ln32_4_reg_1588_reg(0),
      O => add_ln47_fu_1260_p2(1)
    );
\add_ln47_reg_1640[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln36_5_reg_1609(3),
      I1 => select_ln32_4_reg_1588_reg(2),
      O => \add_ln47_reg_1640[4]_i_2_n_5\
    );
\add_ln47_reg_1640[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln36_5_reg_1609(2),
      I1 => select_ln32_4_reg_1588_reg(1),
      O => \add_ln47_reg_1640[4]_i_3_n_5\
    );
\add_ln47_reg_1640[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln36_5_reg_1609(1),
      I1 => select_ln32_4_reg_1588_reg(0),
      O => \add_ln47_reg_1640[4]_i_4_n_5\
    );
\add_ln47_reg_1640[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => in_d_reg_1620(1),
      I2 => in_d_reg_1620(3),
      I3 => in_d_reg_1620(2),
      I4 => in_d_reg_1620(0),
      O => add_ln47_reg_16400
    );
\add_ln47_reg_1640_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1640(0),
      Q => add_ln47_reg_1640_pp1_iter2_reg(0),
      R => '0'
    );
\add_ln47_reg_1640_pp1_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1640(1),
      Q => add_ln47_reg_1640_pp1_iter2_reg(1),
      R => '0'
    );
\add_ln47_reg_1640_pp1_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1640(2),
      Q => add_ln47_reg_1640_pp1_iter2_reg(2),
      R => '0'
    );
\add_ln47_reg_1640_pp1_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1640(3),
      Q => add_ln47_reg_1640_pp1_iter2_reg(3),
      R => '0'
    );
\add_ln47_reg_1640_pp1_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1640(4),
      Q => add_ln47_reg_1640_pp1_iter2_reg(4),
      R => '0'
    );
\add_ln47_reg_1640_pp1_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1640(5),
      Q => add_ln47_reg_1640_pp1_iter2_reg(5),
      R => '0'
    );
\add_ln47_reg_1640_pp1_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1640(6),
      Q => add_ln47_reg_1640_pp1_iter2_reg(6),
      R => '0'
    );
\add_ln47_reg_1640_pp1_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1640(7),
      Q => add_ln47_reg_1640_pp1_iter2_reg(7),
      R => '0'
    );
\add_ln47_reg_1640_pp1_iter2_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1640(8),
      Q => add_ln47_reg_1640_pp1_iter2_reg(8),
      R => '0'
    );
\add_ln47_reg_1640_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1640_pp1_iter2_reg(0),
      Q => add_ln47_reg_1640_pp1_iter3_reg(0),
      R => '0'
    );
\add_ln47_reg_1640_pp1_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1640_pp1_iter2_reg(1),
      Q => add_ln47_reg_1640_pp1_iter3_reg(1),
      R => '0'
    );
\add_ln47_reg_1640_pp1_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1640_pp1_iter2_reg(2),
      Q => add_ln47_reg_1640_pp1_iter3_reg(2),
      R => '0'
    );
\add_ln47_reg_1640_pp1_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1640_pp1_iter2_reg(3),
      Q => add_ln47_reg_1640_pp1_iter3_reg(3),
      R => '0'
    );
\add_ln47_reg_1640_pp1_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1640_pp1_iter2_reg(4),
      Q => add_ln47_reg_1640_pp1_iter3_reg(4),
      R => '0'
    );
\add_ln47_reg_1640_pp1_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1640_pp1_iter2_reg(5),
      Q => add_ln47_reg_1640_pp1_iter3_reg(5),
      R => '0'
    );
\add_ln47_reg_1640_pp1_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1640_pp1_iter2_reg(6),
      Q => add_ln47_reg_1640_pp1_iter3_reg(6),
      R => '0'
    );
\add_ln47_reg_1640_pp1_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1640_pp1_iter2_reg(7),
      Q => add_ln47_reg_1640_pp1_iter3_reg(7),
      R => '0'
    );
\add_ln47_reg_1640_pp1_iter3_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1640_pp1_iter2_reg(8),
      Q => add_ln47_reg_1640_pp1_iter3_reg(8),
      R => '0'
    );
\add_ln47_reg_1640_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln47_reg_16400,
      D => select_ln36_5_reg_1609(0),
      Q => add_ln47_reg_1640(0),
      R => '0'
    );
\add_ln47_reg_1640_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln47_reg_16400,
      D => add_ln47_fu_1260_p2(1),
      Q => add_ln47_reg_1640(1),
      R => '0'
    );
\add_ln47_reg_1640_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln47_reg_16400,
      D => add_ln47_fu_1260_p2(2),
      Q => add_ln47_reg_1640(2),
      R => '0'
    );
\add_ln47_reg_1640_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln47_reg_16400,
      D => add_ln47_fu_1260_p2(3),
      Q => add_ln47_reg_1640(3),
      R => '0'
    );
\add_ln47_reg_1640_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln47_reg_16400,
      D => add_ln47_fu_1260_p2(4),
      Q => add_ln47_reg_1640(4),
      R => '0'
    );
\add_ln47_reg_1640_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln47_reg_1640_reg[4]_i_1_n_5\,
      CO(2) => \add_ln47_reg_1640_reg[4]_i_1_n_6\,
      CO(1) => \add_ln47_reg_1640_reg[4]_i_1_n_7\,
      CO(0) => \add_ln47_reg_1640_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => select_ln36_5_reg_1609(3 downto 1),
      O(3 downto 1) => add_ln47_fu_1260_p2(4 downto 2),
      O(0) => \NLW_add_ln47_reg_1640_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3) => select_ln32_4_reg_1588_reg(3),
      S(2) => \add_ln47_reg_1640[4]_i_2_n_5\,
      S(1) => \add_ln47_reg_1640[4]_i_3_n_5\,
      S(0) => \add_ln47_reg_1640[4]_i_4_n_5\
    );
\add_ln47_reg_1640_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln47_reg_16400,
      D => add_ln47_fu_1260_p2(5),
      Q => add_ln47_reg_1640(5),
      R => '0'
    );
\add_ln47_reg_1640_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln47_reg_16400,
      D => add_ln47_fu_1260_p2(6),
      Q => add_ln47_reg_1640(6),
      R => '0'
    );
\add_ln47_reg_1640_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln47_reg_16400,
      D => add_ln47_fu_1260_p2(7),
      Q => add_ln47_reg_1640(7),
      R => '0'
    );
\add_ln47_reg_1640_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln47_reg_16400,
      D => add_ln47_fu_1260_p2(8),
      Q => add_ln47_reg_1640(8),
      R => '0'
    );
\add_ln47_reg_1640_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln47_reg_1640_reg[4]_i_1_n_5\,
      CO(3) => \NLW_add_ln47_reg_1640_reg[8]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \add_ln47_reg_1640_reg[8]_i_2_n_6\,
      CO(1) => \add_ln47_reg_1640_reg[8]_i_2_n_7\,
      CO(0) => \add_ln47_reg_1640_reg[8]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln47_fu_1260_p2(8 downto 5),
      S(3) => '0',
      S(2 downto 0) => select_ln32_4_reg_1588_reg(6 downto 4)
    );
\and_ln32_reg_1593_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => and_ln32_reg_1593,
      Q => and_ln32_reg_1593_pp1_iter1_reg,
      R => '0'
    );
\and_ln32_reg_1593_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => and_ln32_reg_1593_pp1_iter1_reg,
      Q => and_ln32_reg_1593_pp1_iter2_reg,
      R => '0'
    );
\and_ln32_reg_1593_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => and_ln32_reg_1593_pp1_iter2_reg,
      Q => and_ln32_reg_1593_pp1_iter3_reg,
      R => '0'
    );
\and_ln32_reg_1593_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_17,
      D => p_1_in,
      Q => and_ln32_reg_1593,
      R => '0'
    );
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_pointwise_conv2d_fix_3_fu_485_ap_start_reg,
      I2 => grp_pointwise_conv2d_fix_3_fu_485_ap_ready,
      I3 => ap_CS_fsm_state2,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_pointwise_conv2d_fix_3_fu_485_ap_start_reg,
      I2 => ap_CS_fsm_state10,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_3_fu_485_ap_ready,
      I1 => ap_CS_fsm_state2,
      I2 => ap_NS_fsm1,
      I3 => ap_CS_fsm_state3,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \out_d_0_reg_492_reg_n_5_[1]\,
      I1 => \out_d_0_reg_492_reg_n_5_[0]\,
      I2 => \out_d_0_reg_492_reg_n_5_[4]\,
      I3 => \out_d_0_reg_492_reg_n_5_[2]\,
      I4 => \out_d_0_reg_492_reg_n_5_[3]\,
      I5 => ap_CS_fsm_state2,
      O => grp_pointwise_conv2d_fix_3_fu_485_ap_ready
    );
\ap_CS_fsm[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEEAE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => grp_pointwise_conv2d_fix_3_fu_485_ap_start_reg,
      I4 => grp_pointwise_conv2d_fix_3_fu_485_ap_ready,
      O => D(0)
    );
\ap_CS_fsm[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_3_fu_485_ap_ready,
      I1 => grp_pointwise_conv2d_fix_3_fu_485_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(2),
      O => D(1)
    );
\ap_CS_fsm[3]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => i_0_reg_514_reg(0),
      I2 => i_0_reg_514_reg(2),
      I3 => i_0_reg_514_reg(3),
      I4 => i_0_reg_514_reg(1),
      O => \ap_CS_fsm[3]_i_1__5_n_5\
    );
\ap_CS_fsm[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => \ap_CS_fsm[4]_i_2__0_n_5\,
      I2 => ap_CS_fsm_pp1_stage0,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF00DFDF"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => icmp_ln31_fu_1068_p2,
      I3 => ap_enable_reg_pp1_iter3,
      I4 => \^output_r_ce0\,
      O => \ap_CS_fsm[4]_i_2__0_n_5\
    );
\ap_CS_fsm[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808AA0808080808"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => \^output_r_ce0\,
      I2 => ap_enable_reg_pp1_iter3,
      I3 => icmp_ln31_fu_1068_p2,
      I4 => ap_enable_reg_pp1_iter1,
      I5 => ap_enable_reg_pp1_iter0,
      O => \ap_CS_fsm[5]_i_1__4_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[3]_i_1__5_n_5\,
      Q => ap_CS_fsm_state4,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp1_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[5]_i_1__4_n_5\,
      Q => ap_CS_fsm_state10,
      R => SS(0)
    );
\ap_enable_reg_pp1_iter0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => ap_CS_fsm_state4,
      I2 => ap_rst_n,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => icmp_ln31_fu_1068_p2,
      O => \ap_enable_reg_pp1_iter0_i_1__0_n_5\
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp1_iter0_i_1__0_n_5\,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
\ap_enable_reg_pp1_iter1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => ap_rst_n,
      I2 => icmp_ln31_fu_1068_p2,
      O => \ap_enable_reg_pp1_iter1_i_1__0_n_5\
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp1_iter1_i_1__0_n_5\,
      Q => ap_enable_reg_pp1_iter1,
      R => '0'
    );
ap_enable_reg_pp1_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter1,
      Q => ap_enable_reg_pp1_iter2,
      R => SS(0)
    );
ap_enable_reg_pp1_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter2,
      Q => ap_enable_reg_pp1_iter3,
      R => SS(0)
    );
ap_enable_reg_pp1_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter3,
      Q => \^output_r_ce0\,
      R => SS(0)
    );
\buffer_0_reg_569[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
        port map (
      I0 => buffer_0_reg_569(11),
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => sext_ln34_reg_1554(11),
      I3 => and_ln32_reg_1593_pp1_iter3_reg,
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_569[11]_i_2_n_5\
    );
\buffer_0_reg_569[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
        port map (
      I0 => buffer_0_reg_569(10),
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => sext_ln34_reg_1554(10),
      I3 => and_ln32_reg_1593_pp1_iter3_reg,
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_569[11]_i_3_n_5\
    );
\buffer_0_reg_569[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
        port map (
      I0 => buffer_0_reg_569(9),
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => sext_ln34_reg_1554(9),
      I3 => and_ln32_reg_1593_pp1_iter3_reg,
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_569[11]_i_4_n_5\
    );
\buffer_0_reg_569[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
        port map (
      I0 => buffer_0_reg_569(8),
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => sext_ln34_reg_1554(8),
      I3 => and_ln32_reg_1593_pp1_iter3_reg,
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_569[11]_i_5_n_5\
    );
\buffer_0_reg_569[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => and_ln32_reg_1593_pp1_iter3_reg,
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => buffer_0_reg_569(11),
      I3 => sext_ln39_3_fu_1376_p1(11),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln34_reg_1554(11),
      O => \buffer_0_reg_569[11]_i_6_n_5\
    );
\buffer_0_reg_569[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => and_ln32_reg_1593_pp1_iter3_reg,
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => buffer_0_reg_569(10),
      I3 => sext_ln39_3_fu_1376_p1(10),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln34_reg_1554(10),
      O => \buffer_0_reg_569[11]_i_7_n_5\
    );
\buffer_0_reg_569[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => and_ln32_reg_1593_pp1_iter3_reg,
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => buffer_0_reg_569(9),
      I3 => sext_ln39_3_fu_1376_p1(9),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln34_reg_1554(9),
      O => \buffer_0_reg_569[11]_i_8_n_5\
    );
\buffer_0_reg_569[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => and_ln32_reg_1593_pp1_iter3_reg,
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => buffer_0_reg_569(8),
      I3 => sext_ln39_3_fu_1376_p1(8),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln34_reg_1554(8),
      O => \buffer_0_reg_569[11]_i_9_n_5\
    );
\buffer_0_reg_569[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
        port map (
      I0 => buffer_0_reg_569(15),
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => sext_ln34_reg_1554(15),
      I3 => and_ln32_reg_1593_pp1_iter3_reg,
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_569[15]_i_2_n_5\
    );
\buffer_0_reg_569[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
        port map (
      I0 => buffer_0_reg_569(14),
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => sext_ln34_reg_1554(15),
      I3 => and_ln32_reg_1593_pp1_iter3_reg,
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_569[15]_i_3_n_5\
    );
\buffer_0_reg_569[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
        port map (
      I0 => buffer_0_reg_569(13),
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => sext_ln34_reg_1554(15),
      I3 => and_ln32_reg_1593_pp1_iter3_reg,
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_569[15]_i_4_n_5\
    );
\buffer_0_reg_569[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
        port map (
      I0 => buffer_0_reg_569(12),
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => sext_ln34_reg_1554(12),
      I3 => and_ln32_reg_1593_pp1_iter3_reg,
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_569[15]_i_5_n_5\
    );
\buffer_0_reg_569[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => and_ln32_reg_1593_pp1_iter3_reg,
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => buffer_0_reg_569(15),
      I3 => sext_ln39_3_fu_1376_p1(15),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln34_reg_1554(15),
      O => \buffer_0_reg_569[15]_i_6_n_5\
    );
\buffer_0_reg_569[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => and_ln32_reg_1593_pp1_iter3_reg,
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => buffer_0_reg_569(14),
      I3 => sext_ln39_3_fu_1376_p1(14),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln34_reg_1554(15),
      O => \buffer_0_reg_569[15]_i_7_n_5\
    );
\buffer_0_reg_569[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => and_ln32_reg_1593_pp1_iter3_reg,
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => buffer_0_reg_569(13),
      I3 => sext_ln39_3_fu_1376_p1(13),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln34_reg_1554(15),
      O => \buffer_0_reg_569[15]_i_8_n_5\
    );
\buffer_0_reg_569[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => and_ln32_reg_1593_pp1_iter3_reg,
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => buffer_0_reg_569(12),
      I3 => sext_ln39_3_fu_1376_p1(12),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln34_reg_1554(12),
      O => \buffer_0_reg_569[15]_i_9_n_5\
    );
\buffer_0_reg_569[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
        port map (
      I0 => buffer_0_reg_569(19),
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => sext_ln34_reg_1554(15),
      I3 => and_ln32_reg_1593_pp1_iter3_reg,
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_569[19]_i_2_n_5\
    );
\buffer_0_reg_569[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
        port map (
      I0 => buffer_0_reg_569(18),
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => sext_ln34_reg_1554(15),
      I3 => and_ln32_reg_1593_pp1_iter3_reg,
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_569[19]_i_3_n_5\
    );
\buffer_0_reg_569[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
        port map (
      I0 => buffer_0_reg_569(17),
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => sext_ln34_reg_1554(15),
      I3 => and_ln32_reg_1593_pp1_iter3_reg,
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_569[19]_i_4_n_5\
    );
\buffer_0_reg_569[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
        port map (
      I0 => buffer_0_reg_569(16),
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => sext_ln34_reg_1554(15),
      I3 => and_ln32_reg_1593_pp1_iter3_reg,
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_569[19]_i_5_n_5\
    );
\buffer_0_reg_569[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => and_ln32_reg_1593_pp1_iter3_reg,
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => buffer_0_reg_569(19),
      I3 => sext_ln39_3_fu_1376_p1(18),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln34_reg_1554(15),
      O => \buffer_0_reg_569[19]_i_6_n_5\
    );
\buffer_0_reg_569[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => and_ln32_reg_1593_pp1_iter3_reg,
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => buffer_0_reg_569(18),
      I3 => sext_ln39_3_fu_1376_p1(18),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln34_reg_1554(15),
      O => \buffer_0_reg_569[19]_i_7_n_5\
    );
\buffer_0_reg_569[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => and_ln32_reg_1593_pp1_iter3_reg,
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => buffer_0_reg_569(17),
      I3 => sext_ln39_3_fu_1376_p1(17),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln34_reg_1554(15),
      O => \buffer_0_reg_569[19]_i_8_n_5\
    );
\buffer_0_reg_569[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => and_ln32_reg_1593_pp1_iter3_reg,
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => buffer_0_reg_569(16),
      I3 => sext_ln39_3_fu_1376_p1(16),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln34_reg_1554(15),
      O => \buffer_0_reg_569[19]_i_9_n_5\
    );
\buffer_0_reg_569[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => icmp_ln31_reg_1574_pp1_iter3_reg,
      I2 => \^output_r_ce0\,
      O => \buffer_0_reg_569[22]_i_1_n_5\
    );
\buffer_0_reg_569[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
        port map (
      I0 => buffer_0_reg_569(21),
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => sext_ln34_reg_1554(15),
      I3 => and_ln32_reg_1593_pp1_iter3_reg,
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_569[22]_i_3_n_5\
    );
\buffer_0_reg_569[22]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
        port map (
      I0 => buffer_0_reg_569(20),
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => sext_ln34_reg_1554(15),
      I3 => and_ln32_reg_1593_pp1_iter3_reg,
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_569[22]_i_4_n_5\
    );
\buffer_0_reg_569[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => and_ln32_reg_1593_pp1_iter3_reg,
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => buffer_0_reg_569(22),
      I3 => sext_ln39_3_fu_1376_p1(18),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln34_reg_1554(15),
      O => \buffer_0_reg_569[22]_i_5_n_5\
    );
\buffer_0_reg_569[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => and_ln32_reg_1593_pp1_iter3_reg,
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => buffer_0_reg_569(21),
      I3 => sext_ln39_3_fu_1376_p1(18),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln34_reg_1554(15),
      O => \buffer_0_reg_569[22]_i_6_n_5\
    );
\buffer_0_reg_569[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => and_ln32_reg_1593_pp1_iter3_reg,
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => buffer_0_reg_569(20),
      I3 => sext_ln39_3_fu_1376_p1(18),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln34_reg_1554(15),
      O => \buffer_0_reg_569[22]_i_7_n_5\
    );
\buffer_0_reg_569[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
        port map (
      I0 => buffer_0_reg_569(3),
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => sext_ln34_reg_1554(3),
      I3 => and_ln32_reg_1593_pp1_iter3_reg,
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_569[3]_i_2_n_5\
    );
\buffer_0_reg_569[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
        port map (
      I0 => buffer_0_reg_569(2),
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => sext_ln34_reg_1554(2),
      I3 => and_ln32_reg_1593_pp1_iter3_reg,
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_569[3]_i_3_n_5\
    );
\buffer_0_reg_569[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
        port map (
      I0 => buffer_0_reg_569(1),
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => sext_ln34_reg_1554(1),
      I3 => and_ln32_reg_1593_pp1_iter3_reg,
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_569[3]_i_4_n_5\
    );
\buffer_0_reg_569[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
        port map (
      I0 => buffer_0_reg_569(0),
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => sext_ln34_reg_1554(0),
      I3 => and_ln32_reg_1593_pp1_iter3_reg,
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_569[3]_i_5_n_5\
    );
\buffer_0_reg_569[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => and_ln32_reg_1593_pp1_iter3_reg,
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => buffer_0_reg_569(3),
      I3 => sext_ln39_3_fu_1376_p1(3),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln34_reg_1554(3),
      O => \buffer_0_reg_569[3]_i_6_n_5\
    );
\buffer_0_reg_569[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => and_ln32_reg_1593_pp1_iter3_reg,
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => buffer_0_reg_569(2),
      I3 => sext_ln39_3_fu_1376_p1(2),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln34_reg_1554(2),
      O => \buffer_0_reg_569[3]_i_7_n_5\
    );
\buffer_0_reg_569[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => and_ln32_reg_1593_pp1_iter3_reg,
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => buffer_0_reg_569(1),
      I3 => sext_ln39_3_fu_1376_p1(1),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln34_reg_1554(1),
      O => \buffer_0_reg_569[3]_i_8_n_5\
    );
\buffer_0_reg_569[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => and_ln32_reg_1593_pp1_iter3_reg,
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => buffer_0_reg_569(0),
      I3 => sext_ln39_3_fu_1376_p1(0),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln34_reg_1554(0),
      O => \buffer_0_reg_569[3]_i_9_n_5\
    );
\buffer_0_reg_569[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
        port map (
      I0 => buffer_0_reg_569(7),
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => sext_ln34_reg_1554(7),
      I3 => and_ln32_reg_1593_pp1_iter3_reg,
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_569[7]_i_2_n_5\
    );
\buffer_0_reg_569[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
        port map (
      I0 => buffer_0_reg_569(6),
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => sext_ln34_reg_1554(6),
      I3 => and_ln32_reg_1593_pp1_iter3_reg,
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_569[7]_i_3_n_5\
    );
\buffer_0_reg_569[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
        port map (
      I0 => buffer_0_reg_569(5),
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => sext_ln34_reg_1554(5),
      I3 => and_ln32_reg_1593_pp1_iter3_reg,
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_569[7]_i_4_n_5\
    );
\buffer_0_reg_569[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
        port map (
      I0 => buffer_0_reg_569(4),
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => sext_ln34_reg_1554(4),
      I3 => and_ln32_reg_1593_pp1_iter3_reg,
      I4 => ap_CS_fsm_state4,
      O => \buffer_0_reg_569[7]_i_5_n_5\
    );
\buffer_0_reg_569[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => and_ln32_reg_1593_pp1_iter3_reg,
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => buffer_0_reg_569(7),
      I3 => sext_ln39_3_fu_1376_p1(7),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln34_reg_1554(7),
      O => \buffer_0_reg_569[7]_i_6_n_5\
    );
\buffer_0_reg_569[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => and_ln32_reg_1593_pp1_iter3_reg,
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => buffer_0_reg_569(6),
      I3 => sext_ln39_3_fu_1376_p1(6),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln34_reg_1554(6),
      O => \buffer_0_reg_569[7]_i_7_n_5\
    );
\buffer_0_reg_569[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => and_ln32_reg_1593_pp1_iter3_reg,
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => buffer_0_reg_569(5),
      I3 => sext_ln39_3_fu_1376_p1(5),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln34_reg_1554(5),
      O => \buffer_0_reg_569[7]_i_8_n_5\
    );
\buffer_0_reg_569[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE0000EF10"
    )
        port map (
      I0 => and_ln32_reg_1593_pp1_iter3_reg,
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => buffer_0_reg_569(4),
      I3 => sext_ln39_3_fu_1376_p1(4),
      I4 => ap_CS_fsm_state4,
      I5 => sext_ln34_reg_1554(4),
      O => \buffer_0_reg_569[7]_i_9_n_5\
    );
\buffer_0_reg_569_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_569[22]_i_1_n_5\,
      D => \buffer_0_reg_569_reg[3]_i_1_n_12\,
      Q => buffer_0_reg_569(0),
      R => '0'
    );
\buffer_0_reg_569_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_569[22]_i_1_n_5\,
      D => \buffer_0_reg_569_reg[11]_i_1_n_10\,
      Q => buffer_0_reg_569(10),
      R => '0'
    );
\buffer_0_reg_569_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_569[22]_i_1_n_5\,
      D => \buffer_0_reg_569_reg[11]_i_1_n_9\,
      Q => buffer_0_reg_569(11),
      R => '0'
    );
\buffer_0_reg_569_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_569_reg[7]_i_1_n_5\,
      CO(3) => \buffer_0_reg_569_reg[11]_i_1_n_5\,
      CO(2) => \buffer_0_reg_569_reg[11]_i_1_n_6\,
      CO(1) => \buffer_0_reg_569_reg[11]_i_1_n_7\,
      CO(0) => \buffer_0_reg_569_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_569[11]_i_2_n_5\,
      DI(2) => \buffer_0_reg_569[11]_i_3_n_5\,
      DI(1) => \buffer_0_reg_569[11]_i_4_n_5\,
      DI(0) => \buffer_0_reg_569[11]_i_5_n_5\,
      O(3) => \buffer_0_reg_569_reg[11]_i_1_n_9\,
      O(2) => \buffer_0_reg_569_reg[11]_i_1_n_10\,
      O(1) => \buffer_0_reg_569_reg[11]_i_1_n_11\,
      O(0) => \buffer_0_reg_569_reg[11]_i_1_n_12\,
      S(3) => \buffer_0_reg_569[11]_i_6_n_5\,
      S(2) => \buffer_0_reg_569[11]_i_7_n_5\,
      S(1) => \buffer_0_reg_569[11]_i_8_n_5\,
      S(0) => \buffer_0_reg_569[11]_i_9_n_5\
    );
\buffer_0_reg_569_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_569[22]_i_1_n_5\,
      D => \buffer_0_reg_569_reg[15]_i_1_n_12\,
      Q => buffer_0_reg_569(12),
      R => '0'
    );
\buffer_0_reg_569_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_569[22]_i_1_n_5\,
      D => \buffer_0_reg_569_reg[15]_i_1_n_11\,
      Q => buffer_0_reg_569(13),
      R => '0'
    );
\buffer_0_reg_569_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_569[22]_i_1_n_5\,
      D => \buffer_0_reg_569_reg[15]_i_1_n_10\,
      Q => buffer_0_reg_569(14),
      R => '0'
    );
\buffer_0_reg_569_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_569[22]_i_1_n_5\,
      D => \buffer_0_reg_569_reg[15]_i_1_n_9\,
      Q => buffer_0_reg_569(15),
      R => '0'
    );
\buffer_0_reg_569_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_569_reg[11]_i_1_n_5\,
      CO(3) => \buffer_0_reg_569_reg[15]_i_1_n_5\,
      CO(2) => \buffer_0_reg_569_reg[15]_i_1_n_6\,
      CO(1) => \buffer_0_reg_569_reg[15]_i_1_n_7\,
      CO(0) => \buffer_0_reg_569_reg[15]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_569[15]_i_2_n_5\,
      DI(2) => \buffer_0_reg_569[15]_i_3_n_5\,
      DI(1) => \buffer_0_reg_569[15]_i_4_n_5\,
      DI(0) => \buffer_0_reg_569[15]_i_5_n_5\,
      O(3) => \buffer_0_reg_569_reg[15]_i_1_n_9\,
      O(2) => \buffer_0_reg_569_reg[15]_i_1_n_10\,
      O(1) => \buffer_0_reg_569_reg[15]_i_1_n_11\,
      O(0) => \buffer_0_reg_569_reg[15]_i_1_n_12\,
      S(3) => \buffer_0_reg_569[15]_i_6_n_5\,
      S(2) => \buffer_0_reg_569[15]_i_7_n_5\,
      S(1) => \buffer_0_reg_569[15]_i_8_n_5\,
      S(0) => \buffer_0_reg_569[15]_i_9_n_5\
    );
\buffer_0_reg_569_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_569[22]_i_1_n_5\,
      D => \buffer_0_reg_569_reg[19]_i_1_n_12\,
      Q => buffer_0_reg_569(16),
      R => '0'
    );
\buffer_0_reg_569_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_569[22]_i_1_n_5\,
      D => \buffer_0_reg_569_reg[19]_i_1_n_11\,
      Q => buffer_0_reg_569(17),
      R => '0'
    );
\buffer_0_reg_569_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_569[22]_i_1_n_5\,
      D => \buffer_0_reg_569_reg[19]_i_1_n_10\,
      Q => buffer_0_reg_569(18),
      R => '0'
    );
\buffer_0_reg_569_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_569[22]_i_1_n_5\,
      D => \buffer_0_reg_569_reg[19]_i_1_n_9\,
      Q => buffer_0_reg_569(19),
      R => '0'
    );
\buffer_0_reg_569_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_569_reg[15]_i_1_n_5\,
      CO(3) => \buffer_0_reg_569_reg[19]_i_1_n_5\,
      CO(2) => \buffer_0_reg_569_reg[19]_i_1_n_6\,
      CO(1) => \buffer_0_reg_569_reg[19]_i_1_n_7\,
      CO(0) => \buffer_0_reg_569_reg[19]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_569[19]_i_2_n_5\,
      DI(2) => \buffer_0_reg_569[19]_i_3_n_5\,
      DI(1) => \buffer_0_reg_569[19]_i_4_n_5\,
      DI(0) => \buffer_0_reg_569[19]_i_5_n_5\,
      O(3) => \buffer_0_reg_569_reg[19]_i_1_n_9\,
      O(2) => \buffer_0_reg_569_reg[19]_i_1_n_10\,
      O(1) => \buffer_0_reg_569_reg[19]_i_1_n_11\,
      O(0) => \buffer_0_reg_569_reg[19]_i_1_n_12\,
      S(3) => \buffer_0_reg_569[19]_i_6_n_5\,
      S(2) => \buffer_0_reg_569[19]_i_7_n_5\,
      S(1) => \buffer_0_reg_569[19]_i_8_n_5\,
      S(0) => \buffer_0_reg_569[19]_i_9_n_5\
    );
\buffer_0_reg_569_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_569[22]_i_1_n_5\,
      D => \buffer_0_reg_569_reg[3]_i_1_n_11\,
      Q => buffer_0_reg_569(1),
      R => '0'
    );
\buffer_0_reg_569_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_569[22]_i_1_n_5\,
      D => \buffer_0_reg_569_reg[22]_i_2_n_12\,
      Q => buffer_0_reg_569(20),
      R => '0'
    );
\buffer_0_reg_569_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_569[22]_i_1_n_5\,
      D => \buffer_0_reg_569_reg[22]_i_2_n_11\,
      Q => buffer_0_reg_569(21),
      R => '0'
    );
\buffer_0_reg_569_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_569[22]_i_1_n_5\,
      D => \buffer_0_reg_569_reg[22]_i_2_n_10\,
      Q => buffer_0_reg_569(22),
      R => '0'
    );
\buffer_0_reg_569_reg[22]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_569_reg[19]_i_1_n_5\,
      CO(3 downto 2) => \NLW_buffer_0_reg_569_reg[22]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \buffer_0_reg_569_reg[22]_i_2_n_7\,
      CO(0) => \buffer_0_reg_569_reg[22]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \buffer_0_reg_569[22]_i_3_n_5\,
      DI(0) => \buffer_0_reg_569[22]_i_4_n_5\,
      O(3) => \NLW_buffer_0_reg_569_reg[22]_i_2_O_UNCONNECTED\(3),
      O(2) => \buffer_0_reg_569_reg[22]_i_2_n_10\,
      O(1) => \buffer_0_reg_569_reg[22]_i_2_n_11\,
      O(0) => \buffer_0_reg_569_reg[22]_i_2_n_12\,
      S(3) => '0',
      S(2) => \buffer_0_reg_569[22]_i_5_n_5\,
      S(1) => \buffer_0_reg_569[22]_i_6_n_5\,
      S(0) => \buffer_0_reg_569[22]_i_7_n_5\
    );
\buffer_0_reg_569_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_569[22]_i_1_n_5\,
      D => \buffer_0_reg_569_reg[3]_i_1_n_10\,
      Q => buffer_0_reg_569(2),
      R => '0'
    );
\buffer_0_reg_569_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_569[22]_i_1_n_5\,
      D => \buffer_0_reg_569_reg[3]_i_1_n_9\,
      Q => buffer_0_reg_569(3),
      R => '0'
    );
\buffer_0_reg_569_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buffer_0_reg_569_reg[3]_i_1_n_5\,
      CO(2) => \buffer_0_reg_569_reg[3]_i_1_n_6\,
      CO(1) => \buffer_0_reg_569_reg[3]_i_1_n_7\,
      CO(0) => \buffer_0_reg_569_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_569[3]_i_2_n_5\,
      DI(2) => \buffer_0_reg_569[3]_i_3_n_5\,
      DI(1) => \buffer_0_reg_569[3]_i_4_n_5\,
      DI(0) => \buffer_0_reg_569[3]_i_5_n_5\,
      O(3) => \buffer_0_reg_569_reg[3]_i_1_n_9\,
      O(2) => \buffer_0_reg_569_reg[3]_i_1_n_10\,
      O(1) => \buffer_0_reg_569_reg[3]_i_1_n_11\,
      O(0) => \buffer_0_reg_569_reg[3]_i_1_n_12\,
      S(3) => \buffer_0_reg_569[3]_i_6_n_5\,
      S(2) => \buffer_0_reg_569[3]_i_7_n_5\,
      S(1) => \buffer_0_reg_569[3]_i_8_n_5\,
      S(0) => \buffer_0_reg_569[3]_i_9_n_5\
    );
\buffer_0_reg_569_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_569[22]_i_1_n_5\,
      D => \buffer_0_reg_569_reg[7]_i_1_n_12\,
      Q => buffer_0_reg_569(4),
      R => '0'
    );
\buffer_0_reg_569_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_569[22]_i_1_n_5\,
      D => \buffer_0_reg_569_reg[7]_i_1_n_11\,
      Q => buffer_0_reg_569(5),
      R => '0'
    );
\buffer_0_reg_569_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_569[22]_i_1_n_5\,
      D => \buffer_0_reg_569_reg[7]_i_1_n_10\,
      Q => buffer_0_reg_569(6),
      R => '0'
    );
\buffer_0_reg_569_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_569[22]_i_1_n_5\,
      D => \buffer_0_reg_569_reg[7]_i_1_n_9\,
      Q => buffer_0_reg_569(7),
      R => '0'
    );
\buffer_0_reg_569_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_569_reg[3]_i_1_n_5\,
      CO(3) => \buffer_0_reg_569_reg[7]_i_1_n_5\,
      CO(2) => \buffer_0_reg_569_reg[7]_i_1_n_6\,
      CO(1) => \buffer_0_reg_569_reg[7]_i_1_n_7\,
      CO(0) => \buffer_0_reg_569_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \buffer_0_reg_569[7]_i_2_n_5\,
      DI(2) => \buffer_0_reg_569[7]_i_3_n_5\,
      DI(1) => \buffer_0_reg_569[7]_i_4_n_5\,
      DI(0) => \buffer_0_reg_569[7]_i_5_n_5\,
      O(3) => \buffer_0_reg_569_reg[7]_i_1_n_9\,
      O(2) => \buffer_0_reg_569_reg[7]_i_1_n_10\,
      O(1) => \buffer_0_reg_569_reg[7]_i_1_n_11\,
      O(0) => \buffer_0_reg_569_reg[7]_i_1_n_12\,
      S(3) => \buffer_0_reg_569[7]_i_6_n_5\,
      S(2) => \buffer_0_reg_569[7]_i_7_n_5\,
      S(1) => \buffer_0_reg_569[7]_i_8_n_5\,
      S(0) => \buffer_0_reg_569[7]_i_9_n_5\
    );
\buffer_0_reg_569_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_569[22]_i_1_n_5\,
      D => \buffer_0_reg_569_reg[11]_i_1_n_12\,
      Q => buffer_0_reg_569(8),
      R => '0'
    );
\buffer_0_reg_569_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \buffer_0_reg_569[22]_i_1_n_5\,
      D => \buffer_0_reg_569_reg[11]_i_1_n_11\,
      Q => buffer_0_reg_569(9),
      R => '0'
    );
grp_pointwise_conv2d_fix_3_fu_485_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_3_fu_485_ap_ready,
      I1 => Q(1),
      I2 => grp_pointwise_conv2d_fix_3_fu_485_ap_start_reg,
      O => \ap_CS_fsm_reg[30]\
    );
\i_0_reg_514[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_0_reg_514_reg(0),
      O => mux_1_2(15)
    );
\i_0_reg_514[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_0_reg_514_reg(0),
      I1 => i_0_reg_514_reg(1),
      O => \i_0_reg_514[1]_i_1_n_5\
    );
\i_0_reg_514[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_0_reg_514_reg(0),
      I1 => i_0_reg_514_reg(1),
      I2 => i_0_reg_514_reg(2),
      O => i_fu_672_p2(2)
    );
\i_0_reg_514[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222222A2222"
    )
        port map (
      I0 => i_0_reg_5140,
      I1 => ap_CS_fsm_state3,
      I2 => i_0_reg_514_reg(0),
      I3 => i_0_reg_514_reg(2),
      I4 => i_0_reg_514_reg(3),
      I5 => i_0_reg_514_reg(1),
      O => i_0_reg_514
    );
\i_0_reg_514[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0000"
    )
        port map (
      I0 => i_0_reg_514_reg(1),
      I1 => i_0_reg_514_reg(3),
      I2 => i_0_reg_514_reg(2),
      I3 => i_0_reg_514_reg(0),
      I4 => ap_CS_fsm_state3,
      O => ap_NS_fsm1
    );
\i_0_reg_514[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_0_reg_514_reg(1),
      I1 => i_0_reg_514_reg(0),
      I2 => i_0_reg_514_reg(2),
      I3 => i_0_reg_514_reg(3),
      O => i_fu_672_p2(3)
    );
\i_0_reg_514_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => mux_1_2(15),
      Q => i_0_reg_514_reg(0),
      R => i_0_reg_514
    );
\i_0_reg_514_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \i_0_reg_514[1]_i_1_n_5\,
      Q => i_0_reg_514_reg(1),
      R => i_0_reg_514
    );
\i_0_reg_514_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_fu_672_p2(2),
      Q => i_0_reg_514_reg(2),
      R => i_0_reg_514
    );
\i_0_reg_514_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => i_fu_672_p2(3),
      Q => i_0_reg_514_reg(3),
      R => i_0_reg_514
    );
\icmp_ln31_reg_1574_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => \icmp_ln31_reg_1574_reg_n_5_[0]\,
      Q => icmp_ln31_reg_1574_pp1_iter1_reg,
      R => '0'
    );
\icmp_ln31_reg_1574_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln31_reg_1574_pp1_iter1_reg,
      Q => icmp_ln31_reg_1574_pp1_iter2_reg,
      R => '0'
    );
\icmp_ln31_reg_1574_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln31_reg_1574_pp1_iter2_reg,
      Q => icmp_ln31_reg_1574_pp1_iter3_reg,
      R => '0'
    );
\icmp_ln31_reg_1574_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => icmp_ln31_fu_1068_p2,
      Q => \icmp_ln31_reg_1574_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln33_reg_1583_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => icmp_ln33_reg_1583,
      Q => icmp_ln33_reg_1583_pp1_iter1_reg,
      R => '0'
    );
\icmp_ln33_reg_1583_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln33_reg_1583_pp1_iter1_reg,
      Q => icmp_ln33_reg_1583_pp1_iter2_reg,
      R => '0'
    );
\icmp_ln33_reg_1583_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln33_reg_1583_pp1_iter2_reg,
      Q => icmp_ln33_reg_1583_pp1_iter3_reg,
      R => '0'
    );
\icmp_ln33_reg_1583_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_17,
      D => icmp_ln33_fu_1086_p2,
      Q => icmp_ln33_reg_1583,
      R => '0'
    );
\icmp_ln36_2_reg_1636[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => icmp_ln36_2_fu_1255_p2,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => \icmp_ln31_reg_1574_reg_n_5_[0]\,
      I3 => icmp_ln36_2_reg_1636,
      O => \icmp_ln36_2_reg_1636[0]_i_1_n_5\
    );
\icmp_ln36_2_reg_1636[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => in_d_reg_1620(0),
      I1 => in_d_reg_1620(2),
      I2 => in_d_reg_1620(3),
      I3 => in_d_reg_1620(1),
      O => icmp_ln36_2_fu_1255_p2
    );
\icmp_ln36_2_reg_1636_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln36_2_reg_1636,
      Q => icmp_ln36_2_reg_1636_pp1_iter2_reg,
      R => '0'
    );
\icmp_ln36_2_reg_1636_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln36_2_reg_1636_pp1_iter2_reg,
      Q => icmp_ln36_2_reg_1636_pp1_iter3_reg,
      R => '0'
    );
\icmp_ln36_2_reg_1636_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln36_2_reg_1636[0]_i_1_n_5\,
      Q => icmp_ln36_2_reg_1636,
      R => '0'
    );
\in_d_0_reg_579_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_d_0_reg_5791,
      D => in_d_reg_1620(0),
      Q => in_d_0_reg_579(0),
      R => ap_CS_fsm_state4
    );
\in_d_0_reg_579_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_d_0_reg_5791,
      D => in_d_reg_1620(1),
      Q => in_d_0_reg_579(1),
      R => ap_CS_fsm_state4
    );
\in_d_0_reg_579_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_d_0_reg_5791,
      D => in_d_reg_1620(2),
      Q => in_d_0_reg_579(2),
      R => ap_CS_fsm_state4
    );
\in_d_0_reg_579_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_d_0_reg_5791,
      D => in_d_reg_1620(3),
      Q => in_d_0_reg_579(3),
      R => ap_CS_fsm_state4
    );
\in_d_reg_1620[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEEFFF"
    )
        port map (
      I0 => icmp_ln33_fu_1086_p2,
      I1 => p_1_in,
      I2 => in_d_reg_1620(0),
      I3 => in_d_0_reg_5791,
      I4 => in_d_0_reg_579(0),
      O => in_d_fu_1218_p2(0)
    );
\in_d_reg_1620[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"050A0303050A0C0C"
    )
        port map (
      I0 => in_d_reg_1620(0),
      I1 => in_d_0_reg_579(0),
      I2 => p_0_in2_out,
      I3 => in_d_reg_1620(1),
      I4 => in_d_0_reg_5791,
      I5 => in_d_0_reg_579(1),
      O => in_d_fu_1218_p2(1)
    );
\in_d_reg_1620[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAA9A9A9AAAAAA"
    )
        port map (
      I0 => \in_d_reg_1620[3]_i_2_n_5\,
      I1 => icmp_ln33_fu_1086_p2,
      I2 => p_1_in,
      I3 => in_d_reg_1620(2),
      I4 => in_d_0_reg_5791,
      I5 => in_d_0_reg_579(2),
      O => in_d_fu_1218_p2(2)
    );
\in_d_reg_1620[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000057F70000A808"
    )
        port map (
      I0 => \in_d_reg_1620[3]_i_2_n_5\,
      I1 => in_d_0_reg_579(2),
      I2 => in_d_0_reg_5791,
      I3 => in_d_reg_1620(2),
      I4 => p_0_in2_out,
      I5 => ap_phi_mux_in_d_0_phi_fu_583_p4(3),
      O => in_d_fu_1218_p2(3)
    );
\in_d_reg_1620[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A000C0C0A000000"
    )
        port map (
      I0 => in_d_reg_1620(1),
      I1 => in_d_0_reg_579(1),
      I2 => p_0_in2_out,
      I3 => in_d_reg_1620(0),
      I4 => in_d_0_reg_5791,
      I5 => in_d_0_reg_579(0),
      O => \in_d_reg_1620[3]_i_2_n_5\
    );
\in_d_reg_1620[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => icmp_ln33_fu_1086_p2,
      I1 => p_1_in,
      O => p_0_in2_out
    );
\in_d_reg_1620_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5250,
      D => in_d_fu_1218_p2(0),
      Q => in_d_reg_1620(0),
      R => '0'
    );
\in_d_reg_1620_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5250,
      D => in_d_fu_1218_p2(1),
      Q => in_d_reg_1620(1),
      R => '0'
    );
\in_d_reg_1620_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5250,
      D => in_d_fu_1218_p2(2),
      Q => in_d_reg_1620(2),
      R => '0'
    );
\in_d_reg_1620_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5250,
      D => in_d_fu_1218_p2(3),
      Q => in_d_reg_1620(3),
      R => '0'
    );
\indvar_flatten18_reg_525[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten18_reg_525_reg(0),
      O => add_ln31_fu_1074_p2(0)
    );
\indvar_flatten18_reg_525[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => indvar_flatten18_reg_525_reg(8),
      I1 => indvar_flatten18_reg_525_reg(6),
      I2 => \indvar_flatten18_reg_525[10]_i_2_n_5\,
      I3 => indvar_flatten18_reg_525_reg(7),
      I4 => indvar_flatten18_reg_525_reg(9),
      I5 => indvar_flatten18_reg_525_reg(10),
      O => add_ln31_fu_1074_p2(10)
    );
\indvar_flatten18_reg_525[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => indvar_flatten18_reg_525_reg(5),
      I1 => indvar_flatten18_reg_525_reg(3),
      I2 => indvar_flatten18_reg_525_reg(1),
      I3 => indvar_flatten18_reg_525_reg(0),
      I4 => indvar_flatten18_reg_525_reg(2),
      I5 => indvar_flatten18_reg_525_reg(4),
      O => \indvar_flatten18_reg_525[10]_i_2_n_5\
    );
\indvar_flatten18_reg_525[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => indvar_flatten18_reg_525_reg(0),
      I1 => indvar_flatten18_reg_525_reg(1),
      O => add_ln31_fu_1074_p2(1)
    );
\indvar_flatten18_reg_525[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => indvar_flatten18_reg_525_reg(0),
      I1 => indvar_flatten18_reg_525_reg(1),
      I2 => indvar_flatten18_reg_525_reg(2),
      O => add_ln31_fu_1074_p2(2)
    );
\indvar_flatten18_reg_525[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => indvar_flatten18_reg_525_reg(1),
      I1 => indvar_flatten18_reg_525_reg(0),
      I2 => indvar_flatten18_reg_525_reg(2),
      I3 => indvar_flatten18_reg_525_reg(3),
      O => add_ln31_fu_1074_p2(3)
    );
\indvar_flatten18_reg_525[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => indvar_flatten18_reg_525_reg(2),
      I1 => indvar_flatten18_reg_525_reg(0),
      I2 => indvar_flatten18_reg_525_reg(1),
      I3 => indvar_flatten18_reg_525_reg(3),
      I4 => indvar_flatten18_reg_525_reg(4),
      O => add_ln31_fu_1074_p2(4)
    );
\indvar_flatten18_reg_525[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => indvar_flatten18_reg_525_reg(3),
      I1 => indvar_flatten18_reg_525_reg(1),
      I2 => indvar_flatten18_reg_525_reg(0),
      I3 => indvar_flatten18_reg_525_reg(2),
      I4 => indvar_flatten18_reg_525_reg(4),
      I5 => indvar_flatten18_reg_525_reg(5),
      O => add_ln31_fu_1074_p2(5)
    );
\indvar_flatten18_reg_525[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \indvar_flatten18_reg_525[10]_i_2_n_5\,
      I1 => indvar_flatten18_reg_525_reg(6),
      O => add_ln31_fu_1074_p2(6)
    );
\indvar_flatten18_reg_525[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \indvar_flatten18_reg_525[10]_i_2_n_5\,
      I1 => indvar_flatten18_reg_525_reg(6),
      I2 => indvar_flatten18_reg_525_reg(7),
      O => add_ln31_fu_1074_p2(7)
    );
\indvar_flatten18_reg_525[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => indvar_flatten18_reg_525_reg(6),
      I1 => \indvar_flatten18_reg_525[10]_i_2_n_5\,
      I2 => indvar_flatten18_reg_525_reg(7),
      I3 => indvar_flatten18_reg_525_reg(8),
      O => add_ln31_fu_1074_p2(8)
    );
\indvar_flatten18_reg_525[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => indvar_flatten18_reg_525_reg(7),
      I1 => \indvar_flatten18_reg_525[10]_i_2_n_5\,
      I2 => indvar_flatten18_reg_525_reg(6),
      I3 => indvar_flatten18_reg_525_reg(8),
      I4 => indvar_flatten18_reg_525_reg(9),
      O => add_ln31_fu_1074_p2(9)
    );
\indvar_flatten18_reg_525_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5250,
      D => add_ln31_fu_1074_p2(0),
      Q => indvar_flatten18_reg_525_reg(0),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_525_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5250,
      D => add_ln31_fu_1074_p2(10),
      Q => indvar_flatten18_reg_525_reg(10),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_525_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5250,
      D => add_ln31_fu_1074_p2(1),
      Q => indvar_flatten18_reg_525_reg(1),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_525_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5250,
      D => add_ln31_fu_1074_p2(2),
      Q => indvar_flatten18_reg_525_reg(2),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_525_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5250,
      D => add_ln31_fu_1074_p2(3),
      Q => indvar_flatten18_reg_525_reg(3),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_525_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5250,
      D => add_ln31_fu_1074_p2(4),
      Q => indvar_flatten18_reg_525_reg(4),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_525_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5250,
      D => add_ln31_fu_1074_p2(5),
      Q => indvar_flatten18_reg_525_reg(5),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_525_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5250,
      D => add_ln31_fu_1074_p2(6),
      Q => indvar_flatten18_reg_525_reg(6),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_525_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5250,
      D => add_ln31_fu_1074_p2(7),
      Q => indvar_flatten18_reg_525_reg(7),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_525_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5250,
      D => add_ln31_fu_1074_p2(8),
      Q => indvar_flatten18_reg_525_reg(8),
      R => ap_CS_fsm_state4
    );
\indvar_flatten18_reg_525_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5250,
      D => add_ln31_fu_1074_p2(9),
      Q => indvar_flatten18_reg_525_reg(9),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_547[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => icmp_ln33_fu_1086_p2,
      I1 => indvar_flatten_reg_547_reg(0),
      O => \indvar_flatten_reg_547[0]_i_1_n_5\
    );
\indvar_flatten_reg_547[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => indvar_flatten_reg_547_reg(1),
      I1 => indvar_flatten_reg_547_reg(0),
      I2 => icmp_ln33_fu_1086_p2,
      O => \indvar_flatten_reg_547[1]_i_1_n_5\
    );
\indvar_flatten_reg_547[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => indvar_flatten_reg_547_reg(2),
      I1 => indvar_flatten_reg_547_reg(1),
      I2 => indvar_flatten_reg_547_reg(0),
      I3 => icmp_ln33_fu_1086_p2,
      O => \indvar_flatten_reg_547[2]_i_1_n_5\
    );
\indvar_flatten_reg_547[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => indvar_flatten_reg_547_reg(3),
      I1 => indvar_flatten_reg_547_reg(2),
      I2 => indvar_flatten_reg_547_reg(0),
      I3 => indvar_flatten_reg_547_reg(1),
      I4 => icmp_ln33_fu_1086_p2,
      O => \indvar_flatten_reg_547[3]_i_1_n_5\
    );
\indvar_flatten_reg_547[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAAAAAA"
    )
        port map (
      I0 => indvar_flatten_reg_547_reg(4),
      I1 => indvar_flatten_reg_547_reg(3),
      I2 => indvar_flatten_reg_547_reg(1),
      I3 => indvar_flatten_reg_547_reg(0),
      I4 => indvar_flatten_reg_547_reg(2),
      I5 => icmp_ln33_fu_1086_p2,
      O => \indvar_flatten_reg_547[4]_i_1_n_5\
    );
\indvar_flatten_reg_547[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => indvar_flatten_reg_547_reg(5),
      I1 => \indvar_flatten_reg_547[5]_i_2_n_5\,
      I2 => icmp_ln33_fu_1086_p2,
      O => \indvar_flatten_reg_547[5]_i_1_n_5\
    );
\indvar_flatten_reg_547[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => indvar_flatten_reg_547_reg(4),
      I1 => indvar_flatten_reg_547_reg(2),
      I2 => indvar_flatten_reg_547_reg(0),
      I3 => indvar_flatten_reg_547_reg(1),
      I4 => indvar_flatten_reg_547_reg(3),
      O => \indvar_flatten_reg_547[5]_i_2_n_5\
    );
\indvar_flatten_reg_547[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => indvar_flatten_reg_547_reg(6),
      I1 => \indvar_flatten_reg_547[7]_i_2_n_5\,
      I2 => icmp_ln33_fu_1086_p2,
      O => \indvar_flatten_reg_547[6]_i_1_n_5\
    );
\indvar_flatten_reg_547[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => indvar_flatten_reg_547_reg(7),
      I1 => indvar_flatten_reg_547_reg(6),
      I2 => \indvar_flatten_reg_547[7]_i_2_n_5\,
      I3 => icmp_ln33_fu_1086_p2,
      O => \indvar_flatten_reg_547[7]_i_1_n_5\
    );
\indvar_flatten_reg_547[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => indvar_flatten_reg_547_reg(5),
      I1 => indvar_flatten_reg_547_reg(3),
      I2 => indvar_flatten_reg_547_reg(1),
      I3 => indvar_flatten_reg_547_reg(0),
      I4 => indvar_flatten_reg_547_reg(2),
      I5 => indvar_flatten_reg_547_reg(4),
      O => \indvar_flatten_reg_547[7]_i_2_n_5\
    );
\indvar_flatten_reg_547_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5250,
      D => \indvar_flatten_reg_547[0]_i_1_n_5\,
      Q => indvar_flatten_reg_547_reg(0),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_547_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5250,
      D => \indvar_flatten_reg_547[1]_i_1_n_5\,
      Q => indvar_flatten_reg_547_reg(1),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_547_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5250,
      D => \indvar_flatten_reg_547[2]_i_1_n_5\,
      Q => indvar_flatten_reg_547_reg(2),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_547_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5250,
      D => \indvar_flatten_reg_547[3]_i_1_n_5\,
      Q => indvar_flatten_reg_547_reg(3),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_547_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5250,
      D => \indvar_flatten_reg_547[4]_i_1_n_5\,
      Q => indvar_flatten_reg_547_reg(4),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_547_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5250,
      D => \indvar_flatten_reg_547[5]_i_1_n_5\,
      Q => indvar_flatten_reg_547_reg(5),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_547_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5250,
      D => \indvar_flatten_reg_547[6]_i_1_n_5\,
      Q => indvar_flatten_reg_547_reg(6),
      R => ap_CS_fsm_state4
    );
\indvar_flatten_reg_547_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5250,
      D => \indvar_flatten_reg_547[7]_i_1_n_5\,
      Q => indvar_flatten_reg_547_reg(7),
      R => ap_CS_fsm_state4
    );
\kernel_buffer_15_016_fu_462[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D3A41135D484646C"
    )
        port map (
      I0 => tmp_3_fu_687_p129(5),
      I1 => \kernel_buffer_15_016_fu_462[31]_i_7_n_5\,
      I2 => i_0_reg_514_reg(2),
      I3 => i_0_reg_514_reg(0),
      I4 => tmp_3_fu_687_p129(3),
      I5 => i_0_reg_514_reg(1),
      O => mux_6_0(0)
    );
\kernel_buffer_15_016_fu_462[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF887438D85A298"
    )
        port map (
      I0 => tmp_3_fu_687_p129(5),
      I1 => \kernel_buffer_15_016_fu_462[31]_i_7_n_5\,
      I2 => tmp_3_fu_687_p129(3),
      I3 => i_0_reg_514_reg(0),
      I4 => i_0_reg_514_reg(2),
      I5 => i_0_reg_514_reg(1),
      O => mux_6_1(0)
    );
\kernel_buffer_15_016_fu_462[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"26583EE8B8B91B1A"
    )
        port map (
      I0 => tmp_3_fu_687_p129(5),
      I1 => \kernel_buffer_15_016_fu_462[31]_i_7_n_5\,
      I2 => tmp_3_fu_687_p129(3),
      I3 => i_0_reg_514_reg(2),
      I4 => i_0_reg_514_reg(0),
      I5 => i_0_reg_514_reg(1),
      O => mux_6_0(10)
    );
\kernel_buffer_15_016_fu_462[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"25AE15C2A9182E1A"
    )
        port map (
      I0 => tmp_3_fu_687_p129(5),
      I1 => \kernel_buffer_15_016_fu_462[31]_i_7_n_5\,
      I2 => tmp_3_fu_687_p129(3),
      I3 => i_0_reg_514_reg(2),
      I4 => i_0_reg_514_reg(0),
      I5 => i_0_reg_514_reg(1),
      O => mux_6_1(10)
    );
\kernel_buffer_15_016_fu_462[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"61ACBB05E4C376C0"
    )
        port map (
      I0 => tmp_3_fu_687_p129(5),
      I1 => \kernel_buffer_15_016_fu_462[31]_i_7_n_5\,
      I2 => tmp_3_fu_687_p129(3),
      I3 => i_0_reg_514_reg(2),
      I4 => i_0_reg_514_reg(0),
      I5 => i_0_reg_514_reg(1),
      O => mux_6_0(11)
    );
\kernel_buffer_15_016_fu_462[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1340070E9C44D11F"
    )
        port map (
      I0 => tmp_3_fu_687_p129(5),
      I1 => \kernel_buffer_15_016_fu_462[31]_i_7_n_5\,
      I2 => i_0_reg_514_reg(1),
      I3 => tmp_3_fu_687_p129(3),
      I4 => i_0_reg_514_reg(0),
      I5 => i_0_reg_514_reg(2),
      O => mux_6_1(11)
    );
\kernel_buffer_15_016_fu_462[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22C91D004AC83F9E"
    )
        port map (
      I0 => tmp_3_fu_687_p129(5),
      I1 => \kernel_buffer_15_016_fu_462[31]_i_7_n_5\,
      I2 => tmp_3_fu_687_p129(3),
      I3 => i_0_reg_514_reg(2),
      I4 => i_0_reg_514_reg(1),
      I5 => i_0_reg_514_reg(0),
      O => mux_6_0(12)
    );
\kernel_buffer_15_016_fu_462[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE5A5882918C84F5"
    )
        port map (
      I0 => tmp_3_fu_687_p129(5),
      I1 => \kernel_buffer_15_016_fu_462[31]_i_7_n_5\,
      I2 => tmp_3_fu_687_p129(3),
      I3 => i_0_reg_514_reg(0),
      I4 => i_0_reg_514_reg(1),
      I5 => i_0_reg_514_reg(2),
      O => mux_6_1(12)
    );
\kernel_buffer_15_016_fu_462[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FCF2E6083C0C61B"
    )
        port map (
      I0 => tmp_3_fu_687_p129(5),
      I1 => \kernel_buffer_15_016_fu_462[31]_i_7_n_5\,
      I2 => tmp_3_fu_687_p129(3),
      I3 => i_0_reg_514_reg(2),
      I4 => i_0_reg_514_reg(1),
      I5 => i_0_reg_514_reg(0),
      O => mux_6_0(13)
    );
\kernel_buffer_15_016_fu_462[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06366E94B7698415"
    )
        port map (
      I0 => tmp_3_fu_687_p129(5),
      I1 => \kernel_buffer_15_016_fu_462[31]_i_7_n_5\,
      I2 => tmp_3_fu_687_p129(3),
      I3 => i_0_reg_514_reg(0),
      I4 => i_0_reg_514_reg(1),
      I5 => i_0_reg_514_reg(2),
      O => mux_6_1(13)
    );
\kernel_buffer_15_016_fu_462[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mux_6_1(15),
      I1 => tmp_3_fu_687_p129(6),
      I2 => mux_6_0(14),
      O => tmp_3_fu_687_p130(14)
    );
\kernel_buffer_15_016_fu_462[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27CD3E70C380D71A"
    )
        port map (
      I0 => tmp_3_fu_687_p129(5),
      I1 => \kernel_buffer_15_016_fu_462[31]_i_7_n_5\,
      I2 => tmp_3_fu_687_p129(3),
      I3 => i_0_reg_514_reg(2),
      I4 => i_0_reg_514_reg(1),
      I5 => i_0_reg_514_reg(0),
      O => mux_6_0(14)
    );
\kernel_buffer_15_016_fu_462[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B56CEA97FAEF1F4"
    )
        port map (
      I0 => tmp_3_fu_687_p129(5),
      I1 => \kernel_buffer_15_016_fu_462[31]_i_7_n_5\,
      I2 => tmp_3_fu_687_p129(3),
      I3 => i_0_reg_514_reg(2),
      I4 => i_0_reg_514_reg(1),
      I5 => i_0_reg_514_reg(0),
      O => mux_6_0(1)
    );
\kernel_buffer_15_016_fu_462[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5593F5F8BB1F4803"
    )
        port map (
      I0 => tmp_3_fu_687_p129(5),
      I1 => \kernel_buffer_15_016_fu_462[31]_i_7_n_5\,
      I2 => tmp_3_fu_687_p129(3),
      I3 => i_0_reg_514_reg(2),
      I4 => i_0_reg_514_reg(1),
      I5 => i_0_reg_514_reg(0),
      O => mux_6_1(1)
    );
\kernel_buffer_15_016_fu_462[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5B1A0C72ED4874A3"
    )
        port map (
      I0 => tmp_3_fu_687_p129(5),
      I1 => \kernel_buffer_15_016_fu_462[31]_i_7_n_5\,
      I2 => tmp_3_fu_687_p129(3),
      I3 => i_0_reg_514_reg(2),
      I4 => i_0_reg_514_reg(0),
      I5 => i_0_reg_514_reg(1),
      O => mux_6_0(2)
    );
\kernel_buffer_15_016_fu_462[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3000D5559F140E6"
    )
        port map (
      I0 => tmp_3_fu_687_p129(5),
      I1 => \kernel_buffer_15_016_fu_462[31]_i_7_n_5\,
      I2 => i_0_reg_514_reg(0),
      I3 => tmp_3_fu_687_p129(3),
      I4 => i_0_reg_514_reg(2),
      I5 => i_0_reg_514_reg(1),
      O => mux_6_1(2)
    );
\kernel_buffer_15_016_fu_462[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => i_0_reg_514_reg(3),
      I2 => i_0_reg_514_reg(2),
      I3 => i_0_reg_514_reg(0),
      I4 => i_0_reg_514_reg(1),
      O => kernel_buffer_15_016_fu_4620
    );
\kernel_buffer_15_016_fu_462[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mux_6_1(15),
      I1 => tmp_3_fu_687_p129(6),
      I2 => mux_6_0(15),
      O => tmp_3_fu_687_p130(15)
    );
\kernel_buffer_15_016_fu_462[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A63658B6B749841D"
    )
        port map (
      I0 => tmp_3_fu_687_p129(5),
      I1 => \kernel_buffer_15_016_fu_462[31]_i_7_n_5\,
      I2 => tmp_3_fu_687_p129(3),
      I3 => i_0_reg_514_reg(0),
      I4 => i_0_reg_514_reg(1),
      I5 => i_0_reg_514_reg(2),
      O => mux_6_1(15)
    );
\kernel_buffer_15_016_fu_462[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => shl_ln_reg_1561(4),
      I1 => shl_ln_reg_1561(3),
      I2 => i_0_reg_514_reg(3),
      I3 => shl_ln_reg_1561(5),
      I4 => shl_ln_reg_1561(6),
      O => tmp_3_fu_687_p129(6)
    );
\kernel_buffer_15_016_fu_462[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27CD3E60C380D71A"
    )
        port map (
      I0 => tmp_3_fu_687_p129(5),
      I1 => \kernel_buffer_15_016_fu_462[31]_i_7_n_5\,
      I2 => tmp_3_fu_687_p129(3),
      I3 => i_0_reg_514_reg(2),
      I4 => i_0_reg_514_reg(1),
      I5 => i_0_reg_514_reg(0),
      O => mux_6_0(15)
    );
\kernel_buffer_15_016_fu_462[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_0_reg_514_reg(3),
      I1 => shl_ln_reg_1561(3),
      I2 => shl_ln_reg_1561(4),
      I3 => shl_ln_reg_1561(5),
      O => tmp_3_fu_687_p129(5)
    );
\kernel_buffer_15_016_fu_462[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => shl_ln_reg_1561(3),
      I1 => i_0_reg_514_reg(3),
      I2 => shl_ln_reg_1561(4),
      O => \kernel_buffer_15_016_fu_462[31]_i_7_n_5\
    );
\kernel_buffer_15_016_fu_462[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln_reg_1561(3),
      I1 => i_0_reg_514_reg(3),
      O => tmp_3_fu_687_p129(3)
    );
\kernel_buffer_15_016_fu_462[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7598D5B561137AD6"
    )
        port map (
      I0 => tmp_3_fu_687_p129(5),
      I1 => \kernel_buffer_15_016_fu_462[31]_i_7_n_5\,
      I2 => tmp_3_fu_687_p129(3),
      I3 => i_0_reg_514_reg(0),
      I4 => i_0_reg_514_reg(2),
      I5 => i_0_reg_514_reg(1),
      O => mux_6_0(3)
    );
\kernel_buffer_15_016_fu_462[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14FFC96690B4ECE4"
    )
        port map (
      I0 => tmp_3_fu_687_p129(5),
      I1 => \kernel_buffer_15_016_fu_462[31]_i_7_n_5\,
      I2 => tmp_3_fu_687_p129(3),
      I3 => i_0_reg_514_reg(2),
      I4 => i_0_reg_514_reg(1),
      I5 => i_0_reg_514_reg(0),
      O => mux_6_1(3)
    );
\kernel_buffer_15_016_fu_462[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3BFE0A51722D649F"
    )
        port map (
      I0 => tmp_3_fu_687_p129(5),
      I1 => \kernel_buffer_15_016_fu_462[31]_i_7_n_5\,
      I2 => tmp_3_fu_687_p129(3),
      I3 => i_0_reg_514_reg(2),
      I4 => i_0_reg_514_reg(1),
      I5 => i_0_reg_514_reg(0),
      O => mux_6_0(4)
    );
\kernel_buffer_15_016_fu_462[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82723F81CF188226"
    )
        port map (
      I0 => tmp_3_fu_687_p129(5),
      I1 => \kernel_buffer_15_016_fu_462[31]_i_7_n_5\,
      I2 => tmp_3_fu_687_p129(3),
      I3 => i_0_reg_514_reg(0),
      I4 => i_0_reg_514_reg(2),
      I5 => i_0_reg_514_reg(1),
      O => mux_6_1(4)
    );
\kernel_buffer_15_016_fu_462[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBCF53526016AAA"
    )
        port map (
      I0 => tmp_3_fu_687_p129(5),
      I1 => \kernel_buffer_15_016_fu_462[31]_i_7_n_5\,
      I2 => tmp_3_fu_687_p129(3),
      I3 => i_0_reg_514_reg(1),
      I4 => i_0_reg_514_reg(2),
      I5 => i_0_reg_514_reg(0),
      O => mux_6_0(5)
    );
\kernel_buffer_15_016_fu_462[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1845CCA858F719BD"
    )
        port map (
      I0 => tmp_3_fu_687_p129(5),
      I1 => \kernel_buffer_15_016_fu_462[31]_i_7_n_5\,
      I2 => i_0_reg_514_reg(1),
      I3 => i_0_reg_514_reg(0),
      I4 => tmp_3_fu_687_p129(3),
      I5 => i_0_reg_514_reg(2),
      O => mux_6_1(5)
    );
\kernel_buffer_15_016_fu_462[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3E0EED1FDAB575D2"
    )
        port map (
      I0 => tmp_3_fu_687_p129(5),
      I1 => \kernel_buffer_15_016_fu_462[31]_i_7_n_5\,
      I2 => tmp_3_fu_687_p129(3),
      I3 => i_0_reg_514_reg(2),
      I4 => i_0_reg_514_reg(0),
      I5 => i_0_reg_514_reg(1),
      O => mux_6_0(6)
    );
\kernel_buffer_15_016_fu_462[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5C5B0075F2C098"
    )
        port map (
      I0 => tmp_3_fu_687_p129(5),
      I1 => \kernel_buffer_15_016_fu_462[31]_i_7_n_5\,
      I2 => tmp_3_fu_687_p129(3),
      I3 => i_0_reg_514_reg(2),
      I4 => i_0_reg_514_reg(1),
      I5 => i_0_reg_514_reg(0),
      O => mux_6_1(6)
    );
\kernel_buffer_15_016_fu_462[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2D9DA2521F82CD57"
    )
        port map (
      I0 => tmp_3_fu_687_p129(5),
      I1 => \kernel_buffer_15_016_fu_462[31]_i_7_n_5\,
      I2 => tmp_3_fu_687_p129(3),
      I3 => i_0_reg_514_reg(1),
      I4 => i_0_reg_514_reg(2),
      I5 => i_0_reg_514_reg(0),
      O => mux_6_0(7)
    );
\kernel_buffer_15_016_fu_462[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2C244A06580E5511"
    )
        port map (
      I0 => tmp_3_fu_687_p129(5),
      I1 => \kernel_buffer_15_016_fu_462[31]_i_7_n_5\,
      I2 => i_0_reg_514_reg(0),
      I3 => tmp_3_fu_687_p129(3),
      I4 => i_0_reg_514_reg(2),
      I5 => i_0_reg_514_reg(1),
      O => mux_6_1(7)
    );
\kernel_buffer_15_016_fu_462[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4CCD5FB47F8CFDCD"
    )
        port map (
      I0 => tmp_3_fu_687_p129(5),
      I1 => \kernel_buffer_15_016_fu_462[31]_i_7_n_5\,
      I2 => tmp_3_fu_687_p129(3),
      I3 => i_0_reg_514_reg(2),
      I4 => i_0_reg_514_reg(1),
      I5 => i_0_reg_514_reg(0),
      O => mux_6_0(8)
    );
\kernel_buffer_15_016_fu_462[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"92F8D592749C9251"
    )
        port map (
      I0 => tmp_3_fu_687_p129(5),
      I1 => \kernel_buffer_15_016_fu_462[31]_i_7_n_5\,
      I2 => tmp_3_fu_687_p129(3),
      I3 => i_0_reg_514_reg(1),
      I4 => i_0_reg_514_reg(0),
      I5 => i_0_reg_514_reg(2),
      O => mux_6_1(8)
    );
\kernel_buffer_15_016_fu_462[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F5441208C72C756"
    )
        port map (
      I0 => tmp_3_fu_687_p129(5),
      I1 => \kernel_buffer_15_016_fu_462[31]_i_7_n_5\,
      I2 => tmp_3_fu_687_p129(3),
      I3 => i_0_reg_514_reg(2),
      I4 => i_0_reg_514_reg(1),
      I5 => i_0_reg_514_reg(0),
      O => mux_6_0(9)
    );
\kernel_buffer_15_016_fu_462[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"366C89795A094162"
    )
        port map (
      I0 => tmp_3_fu_687_p129(5),
      I1 => \kernel_buffer_15_016_fu_462[31]_i_7_n_5\,
      I2 => tmp_3_fu_687_p129(3),
      I3 => i_0_reg_514_reg(2),
      I4 => i_0_reg_514_reg(0),
      I5 => i_0_reg_514_reg(1),
      O => mux_6_1(9)
    );
\kernel_buffer_15_016_fu_462_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4620,
      D => tmp_3_fu_687_p130(0),
      Q => kernel_buffer_15_016_fu_462(0),
      R => '0'
    );
\kernel_buffer_15_016_fu_462_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(0),
      I1 => mux_6_1(0),
      O => tmp_3_fu_687_p130(0),
      S => tmp_3_fu_687_p129(6)
    );
\kernel_buffer_15_016_fu_462_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4620,
      D => tmp_3_fu_687_p130(10),
      Q => kernel_buffer_15_016_fu_462(10),
      R => '0'
    );
\kernel_buffer_15_016_fu_462_reg[10]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(10),
      I1 => mux_6_1(10),
      O => tmp_3_fu_687_p130(10),
      S => tmp_3_fu_687_p129(6)
    );
\kernel_buffer_15_016_fu_462_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4620,
      D => tmp_3_fu_687_p130(11),
      Q => kernel_buffer_15_016_fu_462(11),
      R => '0'
    );
\kernel_buffer_15_016_fu_462_reg[11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(11),
      I1 => mux_6_1(11),
      O => tmp_3_fu_687_p130(11),
      S => tmp_3_fu_687_p129(6)
    );
\kernel_buffer_15_016_fu_462_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4620,
      D => tmp_3_fu_687_p130(12),
      Q => kernel_buffer_15_016_fu_462(12),
      R => '0'
    );
\kernel_buffer_15_016_fu_462_reg[12]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(12),
      I1 => mux_6_1(12),
      O => tmp_3_fu_687_p130(12),
      S => tmp_3_fu_687_p129(6)
    );
\kernel_buffer_15_016_fu_462_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4620,
      D => tmp_3_fu_687_p130(13),
      Q => kernel_buffer_15_016_fu_462(13),
      R => '0'
    );
\kernel_buffer_15_016_fu_462_reg[13]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(13),
      I1 => mux_6_1(13),
      O => tmp_3_fu_687_p130(13),
      S => tmp_3_fu_687_p129(6)
    );
\kernel_buffer_15_016_fu_462_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4620,
      D => tmp_3_fu_687_p130(14),
      Q => kernel_buffer_15_016_fu_462(14),
      R => '0'
    );
\kernel_buffer_15_016_fu_462_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4620,
      D => tmp_3_fu_687_p130(1),
      Q => kernel_buffer_15_016_fu_462(1),
      R => '0'
    );
\kernel_buffer_15_016_fu_462_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(1),
      I1 => mux_6_1(1),
      O => tmp_3_fu_687_p130(1),
      S => tmp_3_fu_687_p129(6)
    );
\kernel_buffer_15_016_fu_462_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4620,
      D => tmp_3_fu_687_p130(2),
      Q => kernel_buffer_15_016_fu_462(2),
      R => '0'
    );
\kernel_buffer_15_016_fu_462_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(2),
      I1 => mux_6_1(2),
      O => tmp_3_fu_687_p130(2),
      S => tmp_3_fu_687_p129(6)
    );
\kernel_buffer_15_016_fu_462_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4620,
      D => tmp_3_fu_687_p130(15),
      Q => kernel_buffer_15_016_fu_462(31),
      R => '0'
    );
\kernel_buffer_15_016_fu_462_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4620,
      D => tmp_3_fu_687_p130(3),
      Q => kernel_buffer_15_016_fu_462(3),
      R => '0'
    );
\kernel_buffer_15_016_fu_462_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(3),
      I1 => mux_6_1(3),
      O => tmp_3_fu_687_p130(3),
      S => tmp_3_fu_687_p129(6)
    );
\kernel_buffer_15_016_fu_462_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4620,
      D => tmp_3_fu_687_p130(4),
      Q => kernel_buffer_15_016_fu_462(4),
      R => '0'
    );
\kernel_buffer_15_016_fu_462_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(4),
      I1 => mux_6_1(4),
      O => tmp_3_fu_687_p130(4),
      S => tmp_3_fu_687_p129(6)
    );
\kernel_buffer_15_016_fu_462_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4620,
      D => tmp_3_fu_687_p130(5),
      Q => kernel_buffer_15_016_fu_462(5),
      R => '0'
    );
\kernel_buffer_15_016_fu_462_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(5),
      I1 => mux_6_1(5),
      O => tmp_3_fu_687_p130(5),
      S => tmp_3_fu_687_p129(6)
    );
\kernel_buffer_15_016_fu_462_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4620,
      D => tmp_3_fu_687_p130(6),
      Q => kernel_buffer_15_016_fu_462(6),
      R => '0'
    );
\kernel_buffer_15_016_fu_462_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(6),
      I1 => mux_6_1(6),
      O => tmp_3_fu_687_p130(6),
      S => tmp_3_fu_687_p129(6)
    );
\kernel_buffer_15_016_fu_462_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4620,
      D => tmp_3_fu_687_p130(7),
      Q => kernel_buffer_15_016_fu_462(7),
      R => '0'
    );
\kernel_buffer_15_016_fu_462_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(7),
      I1 => mux_6_1(7),
      O => tmp_3_fu_687_p130(7),
      S => tmp_3_fu_687_p129(6)
    );
\kernel_buffer_15_016_fu_462_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4620,
      D => tmp_3_fu_687_p130(8),
      Q => kernel_buffer_15_016_fu_462(8),
      R => '0'
    );
\kernel_buffer_15_016_fu_462_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(8),
      I1 => mux_6_1(8),
      O => tmp_3_fu_687_p130(8),
      S => tmp_3_fu_687_p129(6)
    );
\kernel_buffer_15_016_fu_462_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_016_fu_4620,
      D => tmp_3_fu_687_p130(9),
      Q => kernel_buffer_15_016_fu_462(9),
      R => '0'
    );
\kernel_buffer_15_016_fu_462_reg[9]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_6_0(9),
      I1 => mux_6_1(9),
      O => tmp_3_fu_687_p130(9),
      S => tmp_3_fu_687_p129(6)
    );
\kernel_buffer_15_17_fu_410[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => i_0_reg_514_reg(2),
      I1 => i_0_reg_514_reg(0),
      I2 => i_0_reg_514_reg(3),
      I3 => i_0_reg_514_reg(1),
      I4 => ap_CS_fsm_state3,
      O => kernel_buffer_15_17_fu_4100
    );
\kernel_buffer_15_17_fu_410_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_17_fu_4100,
      D => tmp_3_fu_687_p130(0),
      Q => kernel_buffer_15_17_fu_410(0),
      R => '0'
    );
\kernel_buffer_15_17_fu_410_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_17_fu_4100,
      D => tmp_3_fu_687_p130(10),
      Q => kernel_buffer_15_17_fu_410(10),
      R => '0'
    );
\kernel_buffer_15_17_fu_410_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_17_fu_4100,
      D => tmp_3_fu_687_p130(11),
      Q => kernel_buffer_15_17_fu_410(11),
      R => '0'
    );
\kernel_buffer_15_17_fu_410_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_17_fu_4100,
      D => tmp_3_fu_687_p130(12),
      Q => kernel_buffer_15_17_fu_410(12),
      R => '0'
    );
\kernel_buffer_15_17_fu_410_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_17_fu_4100,
      D => tmp_3_fu_687_p130(13),
      Q => kernel_buffer_15_17_fu_410(13),
      R => '0'
    );
\kernel_buffer_15_17_fu_410_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_17_fu_4100,
      D => tmp_3_fu_687_p130(14),
      Q => kernel_buffer_15_17_fu_410(14),
      R => '0'
    );
\kernel_buffer_15_17_fu_410_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_17_fu_4100,
      D => tmp_3_fu_687_p130(1),
      Q => kernel_buffer_15_17_fu_410(1),
      R => '0'
    );
\kernel_buffer_15_17_fu_410_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_17_fu_4100,
      D => tmp_3_fu_687_p130(2),
      Q => kernel_buffer_15_17_fu_410(2),
      R => '0'
    );
\kernel_buffer_15_17_fu_410_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_17_fu_4100,
      D => tmp_3_fu_687_p130(15),
      Q => kernel_buffer_15_17_fu_410(31),
      R => '0'
    );
\kernel_buffer_15_17_fu_410_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_17_fu_4100,
      D => tmp_3_fu_687_p130(3),
      Q => kernel_buffer_15_17_fu_410(3),
      R => '0'
    );
\kernel_buffer_15_17_fu_410_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_17_fu_4100,
      D => tmp_3_fu_687_p130(4),
      Q => kernel_buffer_15_17_fu_410(4),
      R => '0'
    );
\kernel_buffer_15_17_fu_410_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_17_fu_4100,
      D => tmp_3_fu_687_p130(5),
      Q => kernel_buffer_15_17_fu_410(5),
      R => '0'
    );
\kernel_buffer_15_17_fu_410_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_17_fu_4100,
      D => tmp_3_fu_687_p130(6),
      Q => kernel_buffer_15_17_fu_410(6),
      R => '0'
    );
\kernel_buffer_15_17_fu_410_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_17_fu_4100,
      D => tmp_3_fu_687_p130(7),
      Q => kernel_buffer_15_17_fu_410(7),
      R => '0'
    );
\kernel_buffer_15_17_fu_410_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_17_fu_4100,
      D => tmp_3_fu_687_p130(8),
      Q => kernel_buffer_15_17_fu_410(8),
      R => '0'
    );
\kernel_buffer_15_17_fu_410_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_17_fu_4100,
      D => tmp_3_fu_687_p130(9),
      Q => kernel_buffer_15_17_fu_410(9),
      R => '0'
    );
\kernel_buffer_15_18_fu_414[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => i_0_reg_514_reg(0),
      I1 => i_0_reg_514_reg(2),
      I2 => i_0_reg_514_reg(1),
      I3 => i_0_reg_514_reg(3),
      I4 => ap_CS_fsm_state3,
      O => kernel_buffer_15_18_fu_4140
    );
\kernel_buffer_15_18_fu_414_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_18_fu_4140,
      D => tmp_3_fu_687_p130(0),
      Q => kernel_buffer_15_18_fu_414(0),
      R => '0'
    );
\kernel_buffer_15_18_fu_414_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_18_fu_4140,
      D => tmp_3_fu_687_p130(10),
      Q => kernel_buffer_15_18_fu_414(10),
      R => '0'
    );
\kernel_buffer_15_18_fu_414_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_18_fu_4140,
      D => tmp_3_fu_687_p130(11),
      Q => kernel_buffer_15_18_fu_414(11),
      R => '0'
    );
\kernel_buffer_15_18_fu_414_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_18_fu_4140,
      D => tmp_3_fu_687_p130(12),
      Q => kernel_buffer_15_18_fu_414(12),
      R => '0'
    );
\kernel_buffer_15_18_fu_414_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_18_fu_4140,
      D => tmp_3_fu_687_p130(13),
      Q => kernel_buffer_15_18_fu_414(13),
      R => '0'
    );
\kernel_buffer_15_18_fu_414_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_18_fu_4140,
      D => tmp_3_fu_687_p130(14),
      Q => kernel_buffer_15_18_fu_414(14),
      R => '0'
    );
\kernel_buffer_15_18_fu_414_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_18_fu_4140,
      D => tmp_3_fu_687_p130(1),
      Q => kernel_buffer_15_18_fu_414(1),
      R => '0'
    );
\kernel_buffer_15_18_fu_414_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_18_fu_4140,
      D => tmp_3_fu_687_p130(2),
      Q => kernel_buffer_15_18_fu_414(2),
      R => '0'
    );
\kernel_buffer_15_18_fu_414_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_18_fu_4140,
      D => tmp_3_fu_687_p130(15),
      Q => kernel_buffer_15_18_fu_414(31),
      R => '0'
    );
\kernel_buffer_15_18_fu_414_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_18_fu_4140,
      D => tmp_3_fu_687_p130(3),
      Q => kernel_buffer_15_18_fu_414(3),
      R => '0'
    );
\kernel_buffer_15_18_fu_414_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_18_fu_4140,
      D => tmp_3_fu_687_p130(4),
      Q => kernel_buffer_15_18_fu_414(4),
      R => '0'
    );
\kernel_buffer_15_18_fu_414_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_18_fu_4140,
      D => tmp_3_fu_687_p130(5),
      Q => kernel_buffer_15_18_fu_414(5),
      R => '0'
    );
\kernel_buffer_15_18_fu_414_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_18_fu_4140,
      D => tmp_3_fu_687_p130(6),
      Q => kernel_buffer_15_18_fu_414(6),
      R => '0'
    );
\kernel_buffer_15_18_fu_414_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_18_fu_4140,
      D => tmp_3_fu_687_p130(7),
      Q => kernel_buffer_15_18_fu_414(7),
      R => '0'
    );
\kernel_buffer_15_18_fu_414_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_18_fu_4140,
      D => tmp_3_fu_687_p130(8),
      Q => kernel_buffer_15_18_fu_414(8),
      R => '0'
    );
\kernel_buffer_15_18_fu_414_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_18_fu_4140,
      D => tmp_3_fu_687_p130(9),
      Q => kernel_buffer_15_18_fu_414(9),
      R => '0'
    );
\kernel_buffer_15_19_fu_418[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => i_0_reg_514_reg(2),
      I1 => i_0_reg_514_reg(1),
      I2 => i_0_reg_514_reg(0),
      I3 => i_0_reg_514_reg(3),
      I4 => ap_CS_fsm_state3,
      O => kernel_buffer_15_19_fu_4180
    );
\kernel_buffer_15_19_fu_418_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_19_fu_4180,
      D => tmp_3_fu_687_p130(0),
      Q => kernel_buffer_15_19_fu_418(0),
      R => '0'
    );
\kernel_buffer_15_19_fu_418_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_19_fu_4180,
      D => tmp_3_fu_687_p130(10),
      Q => kernel_buffer_15_19_fu_418(10),
      R => '0'
    );
\kernel_buffer_15_19_fu_418_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_19_fu_4180,
      D => tmp_3_fu_687_p130(11),
      Q => kernel_buffer_15_19_fu_418(11),
      R => '0'
    );
\kernel_buffer_15_19_fu_418_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_19_fu_4180,
      D => tmp_3_fu_687_p130(12),
      Q => kernel_buffer_15_19_fu_418(12),
      R => '0'
    );
\kernel_buffer_15_19_fu_418_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_19_fu_4180,
      D => tmp_3_fu_687_p130(13),
      Q => kernel_buffer_15_19_fu_418(13),
      R => '0'
    );
\kernel_buffer_15_19_fu_418_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_19_fu_4180,
      D => tmp_3_fu_687_p130(14),
      Q => kernel_buffer_15_19_fu_418(14),
      R => '0'
    );
\kernel_buffer_15_19_fu_418_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_19_fu_4180,
      D => tmp_3_fu_687_p130(1),
      Q => kernel_buffer_15_19_fu_418(1),
      R => '0'
    );
\kernel_buffer_15_19_fu_418_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_19_fu_4180,
      D => tmp_3_fu_687_p130(2),
      Q => kernel_buffer_15_19_fu_418(2),
      R => '0'
    );
\kernel_buffer_15_19_fu_418_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_19_fu_4180,
      D => tmp_3_fu_687_p130(15),
      Q => kernel_buffer_15_19_fu_418(31),
      R => '0'
    );
\kernel_buffer_15_19_fu_418_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_19_fu_4180,
      D => tmp_3_fu_687_p130(3),
      Q => kernel_buffer_15_19_fu_418(3),
      R => '0'
    );
\kernel_buffer_15_19_fu_418_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_19_fu_4180,
      D => tmp_3_fu_687_p130(4),
      Q => kernel_buffer_15_19_fu_418(4),
      R => '0'
    );
\kernel_buffer_15_19_fu_418_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_19_fu_4180,
      D => tmp_3_fu_687_p130(5),
      Q => kernel_buffer_15_19_fu_418(5),
      R => '0'
    );
\kernel_buffer_15_19_fu_418_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_19_fu_4180,
      D => tmp_3_fu_687_p130(6),
      Q => kernel_buffer_15_19_fu_418(6),
      R => '0'
    );
\kernel_buffer_15_19_fu_418_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_19_fu_4180,
      D => tmp_3_fu_687_p130(7),
      Q => kernel_buffer_15_19_fu_418(7),
      R => '0'
    );
\kernel_buffer_15_19_fu_418_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_19_fu_4180,
      D => tmp_3_fu_687_p130(8),
      Q => kernel_buffer_15_19_fu_418(8),
      R => '0'
    );
\kernel_buffer_15_19_fu_418_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_19_fu_4180,
      D => tmp_3_fu_687_p130(9),
      Q => kernel_buffer_15_19_fu_418(9),
      R => '0'
    );
\kernel_buffer_15_20_fu_422[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => i_0_reg_514_reg(0),
      I1 => i_0_reg_514_reg(2),
      I2 => i_0_reg_514_reg(3),
      I3 => i_0_reg_514_reg(1),
      I4 => ap_CS_fsm_state3,
      O => kernel_buffer_15_20_fu_4220
    );
\kernel_buffer_15_20_fu_422_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_20_fu_4220,
      D => tmp_3_fu_687_p130(0),
      Q => kernel_buffer_15_20_fu_422(0),
      R => '0'
    );
\kernel_buffer_15_20_fu_422_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_20_fu_4220,
      D => tmp_3_fu_687_p130(10),
      Q => kernel_buffer_15_20_fu_422(10),
      R => '0'
    );
\kernel_buffer_15_20_fu_422_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_20_fu_4220,
      D => tmp_3_fu_687_p130(11),
      Q => kernel_buffer_15_20_fu_422(11),
      R => '0'
    );
\kernel_buffer_15_20_fu_422_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_20_fu_4220,
      D => tmp_3_fu_687_p130(12),
      Q => kernel_buffer_15_20_fu_422(12),
      R => '0'
    );
\kernel_buffer_15_20_fu_422_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_20_fu_4220,
      D => tmp_3_fu_687_p130(13),
      Q => kernel_buffer_15_20_fu_422(13),
      R => '0'
    );
\kernel_buffer_15_20_fu_422_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_20_fu_4220,
      D => tmp_3_fu_687_p130(14),
      Q => kernel_buffer_15_20_fu_422(14),
      R => '0'
    );
\kernel_buffer_15_20_fu_422_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_20_fu_4220,
      D => tmp_3_fu_687_p130(1),
      Q => kernel_buffer_15_20_fu_422(1),
      R => '0'
    );
\kernel_buffer_15_20_fu_422_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_20_fu_4220,
      D => tmp_3_fu_687_p130(2),
      Q => kernel_buffer_15_20_fu_422(2),
      R => '0'
    );
\kernel_buffer_15_20_fu_422_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_20_fu_4220,
      D => tmp_3_fu_687_p130(15),
      Q => kernel_buffer_15_20_fu_422(31),
      R => '0'
    );
\kernel_buffer_15_20_fu_422_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_20_fu_4220,
      D => tmp_3_fu_687_p130(3),
      Q => kernel_buffer_15_20_fu_422(3),
      R => '0'
    );
\kernel_buffer_15_20_fu_422_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_20_fu_4220,
      D => tmp_3_fu_687_p130(4),
      Q => kernel_buffer_15_20_fu_422(4),
      R => '0'
    );
\kernel_buffer_15_20_fu_422_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_20_fu_4220,
      D => tmp_3_fu_687_p130(5),
      Q => kernel_buffer_15_20_fu_422(5),
      R => '0'
    );
\kernel_buffer_15_20_fu_422_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_20_fu_4220,
      D => tmp_3_fu_687_p130(6),
      Q => kernel_buffer_15_20_fu_422(6),
      R => '0'
    );
\kernel_buffer_15_20_fu_422_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_20_fu_4220,
      D => tmp_3_fu_687_p130(7),
      Q => kernel_buffer_15_20_fu_422(7),
      R => '0'
    );
\kernel_buffer_15_20_fu_422_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_20_fu_4220,
      D => tmp_3_fu_687_p130(8),
      Q => kernel_buffer_15_20_fu_422(8),
      R => '0'
    );
\kernel_buffer_15_20_fu_422_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_20_fu_4220,
      D => tmp_3_fu_687_p130(9),
      Q => kernel_buffer_15_20_fu_422(9),
      R => '0'
    );
\kernel_buffer_15_21_fu_426[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => i_0_reg_514_reg(0),
      I1 => i_0_reg_514_reg(2),
      I2 => i_0_reg_514_reg(3),
      I3 => i_0_reg_514_reg(1),
      I4 => ap_CS_fsm_state3,
      O => kernel_buffer_15_21_fu_4260
    );
\kernel_buffer_15_21_fu_426_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_21_fu_4260,
      D => tmp_3_fu_687_p130(0),
      Q => kernel_buffer_15_21_fu_426(0),
      R => '0'
    );
\kernel_buffer_15_21_fu_426_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_21_fu_4260,
      D => tmp_3_fu_687_p130(10),
      Q => kernel_buffer_15_21_fu_426(10),
      R => '0'
    );
\kernel_buffer_15_21_fu_426_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_21_fu_4260,
      D => tmp_3_fu_687_p130(11),
      Q => kernel_buffer_15_21_fu_426(11),
      R => '0'
    );
\kernel_buffer_15_21_fu_426_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_21_fu_4260,
      D => tmp_3_fu_687_p130(12),
      Q => kernel_buffer_15_21_fu_426(12),
      R => '0'
    );
\kernel_buffer_15_21_fu_426_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_21_fu_4260,
      D => tmp_3_fu_687_p130(13),
      Q => kernel_buffer_15_21_fu_426(13),
      R => '0'
    );
\kernel_buffer_15_21_fu_426_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_21_fu_4260,
      D => tmp_3_fu_687_p130(14),
      Q => kernel_buffer_15_21_fu_426(14),
      R => '0'
    );
\kernel_buffer_15_21_fu_426_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_21_fu_4260,
      D => tmp_3_fu_687_p130(1),
      Q => kernel_buffer_15_21_fu_426(1),
      R => '0'
    );
\kernel_buffer_15_21_fu_426_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_21_fu_4260,
      D => tmp_3_fu_687_p130(2),
      Q => kernel_buffer_15_21_fu_426(2),
      R => '0'
    );
\kernel_buffer_15_21_fu_426_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_21_fu_4260,
      D => tmp_3_fu_687_p130(15),
      Q => kernel_buffer_15_21_fu_426(31),
      R => '0'
    );
\kernel_buffer_15_21_fu_426_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_21_fu_4260,
      D => tmp_3_fu_687_p130(3),
      Q => kernel_buffer_15_21_fu_426(3),
      R => '0'
    );
\kernel_buffer_15_21_fu_426_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_21_fu_4260,
      D => tmp_3_fu_687_p130(4),
      Q => kernel_buffer_15_21_fu_426(4),
      R => '0'
    );
\kernel_buffer_15_21_fu_426_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_21_fu_4260,
      D => tmp_3_fu_687_p130(5),
      Q => kernel_buffer_15_21_fu_426(5),
      R => '0'
    );
\kernel_buffer_15_21_fu_426_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_21_fu_4260,
      D => tmp_3_fu_687_p130(6),
      Q => kernel_buffer_15_21_fu_426(6),
      R => '0'
    );
\kernel_buffer_15_21_fu_426_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_21_fu_4260,
      D => tmp_3_fu_687_p130(7),
      Q => kernel_buffer_15_21_fu_426(7),
      R => '0'
    );
\kernel_buffer_15_21_fu_426_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_21_fu_4260,
      D => tmp_3_fu_687_p130(8),
      Q => kernel_buffer_15_21_fu_426(8),
      R => '0'
    );
\kernel_buffer_15_21_fu_426_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_21_fu_4260,
      D => tmp_3_fu_687_p130(9),
      Q => kernel_buffer_15_21_fu_426(9),
      R => '0'
    );
\kernel_buffer_15_22_fu_430[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => i_0_reg_514_reg(0),
      I1 => i_0_reg_514_reg(1),
      I2 => i_0_reg_514_reg(2),
      I3 => i_0_reg_514_reg(3),
      I4 => ap_CS_fsm_state3,
      O => kernel_buffer_15_22_fu_4300
    );
\kernel_buffer_15_22_fu_430_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_22_fu_4300,
      D => tmp_3_fu_687_p130(0),
      Q => kernel_buffer_15_22_fu_430(0),
      R => '0'
    );
\kernel_buffer_15_22_fu_430_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_22_fu_4300,
      D => tmp_3_fu_687_p130(10),
      Q => kernel_buffer_15_22_fu_430(10),
      R => '0'
    );
\kernel_buffer_15_22_fu_430_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_22_fu_4300,
      D => tmp_3_fu_687_p130(11),
      Q => kernel_buffer_15_22_fu_430(11),
      R => '0'
    );
\kernel_buffer_15_22_fu_430_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_22_fu_4300,
      D => tmp_3_fu_687_p130(12),
      Q => kernel_buffer_15_22_fu_430(12),
      R => '0'
    );
\kernel_buffer_15_22_fu_430_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_22_fu_4300,
      D => tmp_3_fu_687_p130(13),
      Q => kernel_buffer_15_22_fu_430(13),
      R => '0'
    );
\kernel_buffer_15_22_fu_430_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_22_fu_4300,
      D => tmp_3_fu_687_p130(14),
      Q => kernel_buffer_15_22_fu_430(14),
      R => '0'
    );
\kernel_buffer_15_22_fu_430_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_22_fu_4300,
      D => tmp_3_fu_687_p130(1),
      Q => kernel_buffer_15_22_fu_430(1),
      R => '0'
    );
\kernel_buffer_15_22_fu_430_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_22_fu_4300,
      D => tmp_3_fu_687_p130(2),
      Q => kernel_buffer_15_22_fu_430(2),
      R => '0'
    );
\kernel_buffer_15_22_fu_430_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_22_fu_4300,
      D => tmp_3_fu_687_p130(15),
      Q => kernel_buffer_15_22_fu_430(31),
      R => '0'
    );
\kernel_buffer_15_22_fu_430_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_22_fu_4300,
      D => tmp_3_fu_687_p130(3),
      Q => kernel_buffer_15_22_fu_430(3),
      R => '0'
    );
\kernel_buffer_15_22_fu_430_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_22_fu_4300,
      D => tmp_3_fu_687_p130(4),
      Q => kernel_buffer_15_22_fu_430(4),
      R => '0'
    );
\kernel_buffer_15_22_fu_430_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_22_fu_4300,
      D => tmp_3_fu_687_p130(5),
      Q => kernel_buffer_15_22_fu_430(5),
      R => '0'
    );
\kernel_buffer_15_22_fu_430_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_22_fu_4300,
      D => tmp_3_fu_687_p130(6),
      Q => kernel_buffer_15_22_fu_430(6),
      R => '0'
    );
\kernel_buffer_15_22_fu_430_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_22_fu_4300,
      D => tmp_3_fu_687_p130(7),
      Q => kernel_buffer_15_22_fu_430(7),
      R => '0'
    );
\kernel_buffer_15_22_fu_430_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_22_fu_4300,
      D => tmp_3_fu_687_p130(8),
      Q => kernel_buffer_15_22_fu_430(8),
      R => '0'
    );
\kernel_buffer_15_22_fu_430_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_22_fu_4300,
      D => tmp_3_fu_687_p130(9),
      Q => kernel_buffer_15_22_fu_430(9),
      R => '0'
    );
\kernel_buffer_15_23_fu_434[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => i_0_reg_514_reg(1),
      I1 => i_0_reg_514_reg(0),
      I2 => i_0_reg_514_reg(2),
      I3 => i_0_reg_514_reg(3),
      I4 => ap_CS_fsm_state3,
      O => kernel_buffer_15_23_fu_4340
    );
\kernel_buffer_15_23_fu_434_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_23_fu_4340,
      D => tmp_3_fu_687_p130(0),
      Q => kernel_buffer_15_23_fu_434(0),
      R => '0'
    );
\kernel_buffer_15_23_fu_434_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_23_fu_4340,
      D => tmp_3_fu_687_p130(10),
      Q => kernel_buffer_15_23_fu_434(10),
      R => '0'
    );
\kernel_buffer_15_23_fu_434_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_23_fu_4340,
      D => tmp_3_fu_687_p130(11),
      Q => kernel_buffer_15_23_fu_434(11),
      R => '0'
    );
\kernel_buffer_15_23_fu_434_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_23_fu_4340,
      D => tmp_3_fu_687_p130(12),
      Q => kernel_buffer_15_23_fu_434(12),
      R => '0'
    );
\kernel_buffer_15_23_fu_434_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_23_fu_4340,
      D => tmp_3_fu_687_p130(13),
      Q => kernel_buffer_15_23_fu_434(13),
      R => '0'
    );
\kernel_buffer_15_23_fu_434_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_23_fu_4340,
      D => tmp_3_fu_687_p130(14),
      Q => kernel_buffer_15_23_fu_434(14),
      R => '0'
    );
\kernel_buffer_15_23_fu_434_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_23_fu_4340,
      D => tmp_3_fu_687_p130(1),
      Q => kernel_buffer_15_23_fu_434(1),
      R => '0'
    );
\kernel_buffer_15_23_fu_434_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_23_fu_4340,
      D => tmp_3_fu_687_p130(2),
      Q => kernel_buffer_15_23_fu_434(2),
      R => '0'
    );
\kernel_buffer_15_23_fu_434_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_23_fu_4340,
      D => tmp_3_fu_687_p130(15),
      Q => kernel_buffer_15_23_fu_434(31),
      R => '0'
    );
\kernel_buffer_15_23_fu_434_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_23_fu_4340,
      D => tmp_3_fu_687_p130(3),
      Q => kernel_buffer_15_23_fu_434(3),
      R => '0'
    );
\kernel_buffer_15_23_fu_434_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_23_fu_4340,
      D => tmp_3_fu_687_p130(4),
      Q => kernel_buffer_15_23_fu_434(4),
      R => '0'
    );
\kernel_buffer_15_23_fu_434_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_23_fu_4340,
      D => tmp_3_fu_687_p130(5),
      Q => kernel_buffer_15_23_fu_434(5),
      R => '0'
    );
\kernel_buffer_15_23_fu_434_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_23_fu_4340,
      D => tmp_3_fu_687_p130(6),
      Q => kernel_buffer_15_23_fu_434(6),
      R => '0'
    );
\kernel_buffer_15_23_fu_434_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_23_fu_4340,
      D => tmp_3_fu_687_p130(7),
      Q => kernel_buffer_15_23_fu_434(7),
      R => '0'
    );
\kernel_buffer_15_23_fu_434_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_23_fu_4340,
      D => tmp_3_fu_687_p130(8),
      Q => kernel_buffer_15_23_fu_434(8),
      R => '0'
    );
\kernel_buffer_15_23_fu_434_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_23_fu_4340,
      D => tmp_3_fu_687_p130(9),
      Q => kernel_buffer_15_23_fu_434(9),
      R => '0'
    );
\kernel_buffer_15_24_fu_438[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => i_0_reg_514_reg(2),
      I1 => i_0_reg_514_reg(0),
      I2 => i_0_reg_514_reg(3),
      I3 => i_0_reg_514_reg(1),
      I4 => ap_CS_fsm_state3,
      O => kernel_buffer_15_24_fu_4380
    );
\kernel_buffer_15_24_fu_438_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_24_fu_4380,
      D => tmp_3_fu_687_p130(0),
      Q => kernel_buffer_15_24_fu_438(0),
      R => '0'
    );
\kernel_buffer_15_24_fu_438_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_24_fu_4380,
      D => tmp_3_fu_687_p130(10),
      Q => kernel_buffer_15_24_fu_438(10),
      R => '0'
    );
\kernel_buffer_15_24_fu_438_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_24_fu_4380,
      D => tmp_3_fu_687_p130(11),
      Q => kernel_buffer_15_24_fu_438(11),
      R => '0'
    );
\kernel_buffer_15_24_fu_438_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_24_fu_4380,
      D => tmp_3_fu_687_p130(12),
      Q => kernel_buffer_15_24_fu_438(12),
      R => '0'
    );
\kernel_buffer_15_24_fu_438_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_24_fu_4380,
      D => tmp_3_fu_687_p130(13),
      Q => kernel_buffer_15_24_fu_438(13),
      R => '0'
    );
\kernel_buffer_15_24_fu_438_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_24_fu_4380,
      D => tmp_3_fu_687_p130(14),
      Q => kernel_buffer_15_24_fu_438(14),
      R => '0'
    );
\kernel_buffer_15_24_fu_438_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_24_fu_4380,
      D => tmp_3_fu_687_p130(1),
      Q => kernel_buffer_15_24_fu_438(1),
      R => '0'
    );
\kernel_buffer_15_24_fu_438_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_24_fu_4380,
      D => tmp_3_fu_687_p130(2),
      Q => kernel_buffer_15_24_fu_438(2),
      R => '0'
    );
\kernel_buffer_15_24_fu_438_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_24_fu_4380,
      D => tmp_3_fu_687_p130(15),
      Q => kernel_buffer_15_24_fu_438(31),
      R => '0'
    );
\kernel_buffer_15_24_fu_438_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_24_fu_4380,
      D => tmp_3_fu_687_p130(3),
      Q => kernel_buffer_15_24_fu_438(3),
      R => '0'
    );
\kernel_buffer_15_24_fu_438_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_24_fu_4380,
      D => tmp_3_fu_687_p130(4),
      Q => kernel_buffer_15_24_fu_438(4),
      R => '0'
    );
\kernel_buffer_15_24_fu_438_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_24_fu_4380,
      D => tmp_3_fu_687_p130(5),
      Q => kernel_buffer_15_24_fu_438(5),
      R => '0'
    );
\kernel_buffer_15_24_fu_438_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_24_fu_4380,
      D => tmp_3_fu_687_p130(6),
      Q => kernel_buffer_15_24_fu_438(6),
      R => '0'
    );
\kernel_buffer_15_24_fu_438_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_24_fu_4380,
      D => tmp_3_fu_687_p130(7),
      Q => kernel_buffer_15_24_fu_438(7),
      R => '0'
    );
\kernel_buffer_15_24_fu_438_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_24_fu_4380,
      D => tmp_3_fu_687_p130(8),
      Q => kernel_buffer_15_24_fu_438(8),
      R => '0'
    );
\kernel_buffer_15_24_fu_438_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_24_fu_4380,
      D => tmp_3_fu_687_p130(9),
      Q => kernel_buffer_15_24_fu_438(9),
      R => '0'
    );
\kernel_buffer_15_25_fu_442[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => i_0_reg_514_reg(0),
      I1 => i_0_reg_514_reg(2),
      I2 => i_0_reg_514_reg(1),
      I3 => i_0_reg_514_reg(3),
      I4 => ap_CS_fsm_state3,
      O => kernel_buffer_15_25_fu_4420
    );
\kernel_buffer_15_25_fu_442_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_25_fu_4420,
      D => tmp_3_fu_687_p130(0),
      Q => kernel_buffer_15_25_fu_442(0),
      R => '0'
    );
\kernel_buffer_15_25_fu_442_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_25_fu_4420,
      D => tmp_3_fu_687_p130(10),
      Q => kernel_buffer_15_25_fu_442(10),
      R => '0'
    );
\kernel_buffer_15_25_fu_442_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_25_fu_4420,
      D => tmp_3_fu_687_p130(11),
      Q => kernel_buffer_15_25_fu_442(11),
      R => '0'
    );
\kernel_buffer_15_25_fu_442_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_25_fu_4420,
      D => tmp_3_fu_687_p130(12),
      Q => kernel_buffer_15_25_fu_442(12),
      R => '0'
    );
\kernel_buffer_15_25_fu_442_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_25_fu_4420,
      D => tmp_3_fu_687_p130(13),
      Q => kernel_buffer_15_25_fu_442(13),
      R => '0'
    );
\kernel_buffer_15_25_fu_442_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_25_fu_4420,
      D => tmp_3_fu_687_p130(14),
      Q => kernel_buffer_15_25_fu_442(14),
      R => '0'
    );
\kernel_buffer_15_25_fu_442_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_25_fu_4420,
      D => tmp_3_fu_687_p130(1),
      Q => kernel_buffer_15_25_fu_442(1),
      R => '0'
    );
\kernel_buffer_15_25_fu_442_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_25_fu_4420,
      D => tmp_3_fu_687_p130(2),
      Q => kernel_buffer_15_25_fu_442(2),
      R => '0'
    );
\kernel_buffer_15_25_fu_442_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_25_fu_4420,
      D => tmp_3_fu_687_p130(15),
      Q => kernel_buffer_15_25_fu_442(31),
      R => '0'
    );
\kernel_buffer_15_25_fu_442_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_25_fu_4420,
      D => tmp_3_fu_687_p130(3),
      Q => kernel_buffer_15_25_fu_442(3),
      R => '0'
    );
\kernel_buffer_15_25_fu_442_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_25_fu_4420,
      D => tmp_3_fu_687_p130(4),
      Q => kernel_buffer_15_25_fu_442(4),
      R => '0'
    );
\kernel_buffer_15_25_fu_442_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_25_fu_4420,
      D => tmp_3_fu_687_p130(5),
      Q => kernel_buffer_15_25_fu_442(5),
      R => '0'
    );
\kernel_buffer_15_25_fu_442_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_25_fu_4420,
      D => tmp_3_fu_687_p130(6),
      Q => kernel_buffer_15_25_fu_442(6),
      R => '0'
    );
\kernel_buffer_15_25_fu_442_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_25_fu_4420,
      D => tmp_3_fu_687_p130(7),
      Q => kernel_buffer_15_25_fu_442(7),
      R => '0'
    );
\kernel_buffer_15_25_fu_442_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_25_fu_4420,
      D => tmp_3_fu_687_p130(8),
      Q => kernel_buffer_15_25_fu_442(8),
      R => '0'
    );
\kernel_buffer_15_25_fu_442_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_25_fu_4420,
      D => tmp_3_fu_687_p130(9),
      Q => kernel_buffer_15_25_fu_442(9),
      R => '0'
    );
\kernel_buffer_15_26_fu_446[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => i_0_reg_514_reg(2),
      I1 => i_0_reg_514_reg(1),
      I2 => i_0_reg_514_reg(0),
      I3 => i_0_reg_514_reg(3),
      I4 => ap_CS_fsm_state3,
      O => kernel_buffer_15_26_fu_4460
    );
\kernel_buffer_15_26_fu_446_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_26_fu_4460,
      D => tmp_3_fu_687_p130(0),
      Q => kernel_buffer_15_26_fu_446(0),
      R => '0'
    );
\kernel_buffer_15_26_fu_446_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_26_fu_4460,
      D => tmp_3_fu_687_p130(10),
      Q => kernel_buffer_15_26_fu_446(10),
      R => '0'
    );
\kernel_buffer_15_26_fu_446_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_26_fu_4460,
      D => tmp_3_fu_687_p130(11),
      Q => kernel_buffer_15_26_fu_446(11),
      R => '0'
    );
\kernel_buffer_15_26_fu_446_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_26_fu_4460,
      D => tmp_3_fu_687_p130(12),
      Q => kernel_buffer_15_26_fu_446(12),
      R => '0'
    );
\kernel_buffer_15_26_fu_446_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_26_fu_4460,
      D => tmp_3_fu_687_p130(13),
      Q => kernel_buffer_15_26_fu_446(13),
      R => '0'
    );
\kernel_buffer_15_26_fu_446_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_26_fu_4460,
      D => tmp_3_fu_687_p130(14),
      Q => kernel_buffer_15_26_fu_446(14),
      R => '0'
    );
\kernel_buffer_15_26_fu_446_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_26_fu_4460,
      D => tmp_3_fu_687_p130(1),
      Q => kernel_buffer_15_26_fu_446(1),
      R => '0'
    );
\kernel_buffer_15_26_fu_446_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_26_fu_4460,
      D => tmp_3_fu_687_p130(2),
      Q => kernel_buffer_15_26_fu_446(2),
      R => '0'
    );
\kernel_buffer_15_26_fu_446_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_26_fu_4460,
      D => tmp_3_fu_687_p130(15),
      Q => kernel_buffer_15_26_fu_446(31),
      R => '0'
    );
\kernel_buffer_15_26_fu_446_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_26_fu_4460,
      D => tmp_3_fu_687_p130(3),
      Q => kernel_buffer_15_26_fu_446(3),
      R => '0'
    );
\kernel_buffer_15_26_fu_446_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_26_fu_4460,
      D => tmp_3_fu_687_p130(4),
      Q => kernel_buffer_15_26_fu_446(4),
      R => '0'
    );
\kernel_buffer_15_26_fu_446_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_26_fu_4460,
      D => tmp_3_fu_687_p130(5),
      Q => kernel_buffer_15_26_fu_446(5),
      R => '0'
    );
\kernel_buffer_15_26_fu_446_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_26_fu_4460,
      D => tmp_3_fu_687_p130(6),
      Q => kernel_buffer_15_26_fu_446(6),
      R => '0'
    );
\kernel_buffer_15_26_fu_446_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_26_fu_4460,
      D => tmp_3_fu_687_p130(7),
      Q => kernel_buffer_15_26_fu_446(7),
      R => '0'
    );
\kernel_buffer_15_26_fu_446_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_26_fu_4460,
      D => tmp_3_fu_687_p130(8),
      Q => kernel_buffer_15_26_fu_446(8),
      R => '0'
    );
\kernel_buffer_15_26_fu_446_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_26_fu_4460,
      D => tmp_3_fu_687_p130(9),
      Q => kernel_buffer_15_26_fu_446(9),
      R => '0'
    );
\kernel_buffer_15_27_fu_450[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => i_0_reg_514_reg(0),
      I1 => i_0_reg_514_reg(2),
      I2 => i_0_reg_514_reg(3),
      I3 => i_0_reg_514_reg(1),
      I4 => ap_CS_fsm_state3,
      O => kernel_buffer_15_27_fu_4500
    );
\kernel_buffer_15_27_fu_450_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_27_fu_4500,
      D => tmp_3_fu_687_p130(0),
      Q => kernel_buffer_15_27_fu_450(0),
      R => '0'
    );
\kernel_buffer_15_27_fu_450_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_27_fu_4500,
      D => tmp_3_fu_687_p130(10),
      Q => kernel_buffer_15_27_fu_450(10),
      R => '0'
    );
\kernel_buffer_15_27_fu_450_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_27_fu_4500,
      D => tmp_3_fu_687_p130(11),
      Q => kernel_buffer_15_27_fu_450(11),
      R => '0'
    );
\kernel_buffer_15_27_fu_450_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_27_fu_4500,
      D => tmp_3_fu_687_p130(12),
      Q => kernel_buffer_15_27_fu_450(12),
      R => '0'
    );
\kernel_buffer_15_27_fu_450_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_27_fu_4500,
      D => tmp_3_fu_687_p130(13),
      Q => kernel_buffer_15_27_fu_450(13),
      R => '0'
    );
\kernel_buffer_15_27_fu_450_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_27_fu_4500,
      D => tmp_3_fu_687_p130(14),
      Q => kernel_buffer_15_27_fu_450(14),
      R => '0'
    );
\kernel_buffer_15_27_fu_450_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_27_fu_4500,
      D => tmp_3_fu_687_p130(1),
      Q => kernel_buffer_15_27_fu_450(1),
      R => '0'
    );
\kernel_buffer_15_27_fu_450_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_27_fu_4500,
      D => tmp_3_fu_687_p130(2),
      Q => kernel_buffer_15_27_fu_450(2),
      R => '0'
    );
\kernel_buffer_15_27_fu_450_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_27_fu_4500,
      D => tmp_3_fu_687_p130(15),
      Q => kernel_buffer_15_27_fu_450(31),
      R => '0'
    );
\kernel_buffer_15_27_fu_450_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_27_fu_4500,
      D => tmp_3_fu_687_p130(3),
      Q => kernel_buffer_15_27_fu_450(3),
      R => '0'
    );
\kernel_buffer_15_27_fu_450_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_27_fu_4500,
      D => tmp_3_fu_687_p130(4),
      Q => kernel_buffer_15_27_fu_450(4),
      R => '0'
    );
\kernel_buffer_15_27_fu_450_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_27_fu_4500,
      D => tmp_3_fu_687_p130(5),
      Q => kernel_buffer_15_27_fu_450(5),
      R => '0'
    );
\kernel_buffer_15_27_fu_450_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_27_fu_4500,
      D => tmp_3_fu_687_p130(6),
      Q => kernel_buffer_15_27_fu_450(6),
      R => '0'
    );
\kernel_buffer_15_27_fu_450_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_27_fu_4500,
      D => tmp_3_fu_687_p130(7),
      Q => kernel_buffer_15_27_fu_450(7),
      R => '0'
    );
\kernel_buffer_15_27_fu_450_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_27_fu_4500,
      D => tmp_3_fu_687_p130(8),
      Q => kernel_buffer_15_27_fu_450(8),
      R => '0'
    );
\kernel_buffer_15_27_fu_450_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_27_fu_4500,
      D => tmp_3_fu_687_p130(9),
      Q => kernel_buffer_15_27_fu_450(9),
      R => '0'
    );
\kernel_buffer_15_28_fu_454[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => i_0_reg_514_reg(0),
      I1 => i_0_reg_514_reg(2),
      I2 => i_0_reg_514_reg(3),
      I3 => i_0_reg_514_reg(1),
      I4 => ap_CS_fsm_state3,
      O => kernel_buffer_15_28_fu_4540
    );
\kernel_buffer_15_28_fu_454_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_28_fu_4540,
      D => tmp_3_fu_687_p130(0),
      Q => kernel_buffer_15_28_fu_454(0),
      R => '0'
    );
\kernel_buffer_15_28_fu_454_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_28_fu_4540,
      D => tmp_3_fu_687_p130(10),
      Q => kernel_buffer_15_28_fu_454(10),
      R => '0'
    );
\kernel_buffer_15_28_fu_454_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_28_fu_4540,
      D => tmp_3_fu_687_p130(11),
      Q => kernel_buffer_15_28_fu_454(11),
      R => '0'
    );
\kernel_buffer_15_28_fu_454_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_28_fu_4540,
      D => tmp_3_fu_687_p130(12),
      Q => kernel_buffer_15_28_fu_454(12),
      R => '0'
    );
\kernel_buffer_15_28_fu_454_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_28_fu_4540,
      D => tmp_3_fu_687_p130(13),
      Q => kernel_buffer_15_28_fu_454(13),
      R => '0'
    );
\kernel_buffer_15_28_fu_454_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_28_fu_4540,
      D => tmp_3_fu_687_p130(14),
      Q => kernel_buffer_15_28_fu_454(14),
      R => '0'
    );
\kernel_buffer_15_28_fu_454_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_28_fu_4540,
      D => tmp_3_fu_687_p130(1),
      Q => kernel_buffer_15_28_fu_454(1),
      R => '0'
    );
\kernel_buffer_15_28_fu_454_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_28_fu_4540,
      D => tmp_3_fu_687_p130(2),
      Q => kernel_buffer_15_28_fu_454(2),
      R => '0'
    );
\kernel_buffer_15_28_fu_454_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_28_fu_4540,
      D => tmp_3_fu_687_p130(15),
      Q => kernel_buffer_15_28_fu_454(31),
      R => '0'
    );
\kernel_buffer_15_28_fu_454_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_28_fu_4540,
      D => tmp_3_fu_687_p130(3),
      Q => kernel_buffer_15_28_fu_454(3),
      R => '0'
    );
\kernel_buffer_15_28_fu_454_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_28_fu_4540,
      D => tmp_3_fu_687_p130(4),
      Q => kernel_buffer_15_28_fu_454(4),
      R => '0'
    );
\kernel_buffer_15_28_fu_454_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_28_fu_4540,
      D => tmp_3_fu_687_p130(5),
      Q => kernel_buffer_15_28_fu_454(5),
      R => '0'
    );
\kernel_buffer_15_28_fu_454_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_28_fu_4540,
      D => tmp_3_fu_687_p130(6),
      Q => kernel_buffer_15_28_fu_454(6),
      R => '0'
    );
\kernel_buffer_15_28_fu_454_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_28_fu_4540,
      D => tmp_3_fu_687_p130(7),
      Q => kernel_buffer_15_28_fu_454(7),
      R => '0'
    );
\kernel_buffer_15_28_fu_454_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_28_fu_4540,
      D => tmp_3_fu_687_p130(8),
      Q => kernel_buffer_15_28_fu_454(8),
      R => '0'
    );
\kernel_buffer_15_28_fu_454_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_28_fu_4540,
      D => tmp_3_fu_687_p130(9),
      Q => kernel_buffer_15_28_fu_454(9),
      R => '0'
    );
\kernel_buffer_15_29_fu_458[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => i_0_reg_514_reg(0),
      I1 => i_0_reg_514_reg(1),
      I2 => i_0_reg_514_reg(2),
      I3 => i_0_reg_514_reg(3),
      I4 => ap_CS_fsm_state3,
      O => kernel_buffer_15_29_fu_4580
    );
\kernel_buffer_15_29_fu_458_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_29_fu_4580,
      D => tmp_3_fu_687_p130(0),
      Q => kernel_buffer_15_29_fu_458(0),
      R => '0'
    );
\kernel_buffer_15_29_fu_458_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_29_fu_4580,
      D => tmp_3_fu_687_p130(10),
      Q => kernel_buffer_15_29_fu_458(10),
      R => '0'
    );
\kernel_buffer_15_29_fu_458_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_29_fu_4580,
      D => tmp_3_fu_687_p130(11),
      Q => kernel_buffer_15_29_fu_458(11),
      R => '0'
    );
\kernel_buffer_15_29_fu_458_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_29_fu_4580,
      D => tmp_3_fu_687_p130(12),
      Q => kernel_buffer_15_29_fu_458(12),
      R => '0'
    );
\kernel_buffer_15_29_fu_458_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_29_fu_4580,
      D => tmp_3_fu_687_p130(13),
      Q => kernel_buffer_15_29_fu_458(13),
      R => '0'
    );
\kernel_buffer_15_29_fu_458_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_29_fu_4580,
      D => tmp_3_fu_687_p130(14),
      Q => kernel_buffer_15_29_fu_458(14),
      R => '0'
    );
\kernel_buffer_15_29_fu_458_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_29_fu_4580,
      D => tmp_3_fu_687_p130(1),
      Q => kernel_buffer_15_29_fu_458(1),
      R => '0'
    );
\kernel_buffer_15_29_fu_458_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_29_fu_4580,
      D => tmp_3_fu_687_p130(2),
      Q => kernel_buffer_15_29_fu_458(2),
      R => '0'
    );
\kernel_buffer_15_29_fu_458_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_29_fu_4580,
      D => tmp_3_fu_687_p130(15),
      Q => kernel_buffer_15_29_fu_458(31),
      R => '0'
    );
\kernel_buffer_15_29_fu_458_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_29_fu_4580,
      D => tmp_3_fu_687_p130(3),
      Q => kernel_buffer_15_29_fu_458(3),
      R => '0'
    );
\kernel_buffer_15_29_fu_458_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_29_fu_4580,
      D => tmp_3_fu_687_p130(4),
      Q => kernel_buffer_15_29_fu_458(4),
      R => '0'
    );
\kernel_buffer_15_29_fu_458_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_29_fu_4580,
      D => tmp_3_fu_687_p130(5),
      Q => kernel_buffer_15_29_fu_458(5),
      R => '0'
    );
\kernel_buffer_15_29_fu_458_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_29_fu_4580,
      D => tmp_3_fu_687_p130(6),
      Q => kernel_buffer_15_29_fu_458(6),
      R => '0'
    );
\kernel_buffer_15_29_fu_458_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_29_fu_4580,
      D => tmp_3_fu_687_p130(7),
      Q => kernel_buffer_15_29_fu_458(7),
      R => '0'
    );
\kernel_buffer_15_29_fu_458_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_29_fu_4580,
      D => tmp_3_fu_687_p130(8),
      Q => kernel_buffer_15_29_fu_458(8),
      R => '0'
    );
\kernel_buffer_15_29_fu_458_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_29_fu_4580,
      D => tmp_3_fu_687_p130(9),
      Q => kernel_buffer_15_29_fu_458(9),
      R => '0'
    );
\kernel_buffer_15_fu_406[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => i_0_reg_514_reg(0),
      I1 => i_0_reg_514_reg(2),
      I2 => i_0_reg_514_reg(3),
      I3 => i_0_reg_514_reg(1),
      I4 => ap_CS_fsm_state3,
      O => kernel_buffer_15_fu_4060
    );
\kernel_buffer_15_fu_406_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_4060,
      D => tmp_3_fu_687_p130(0),
      Q => kernel_buffer_15_fu_406(0),
      R => '0'
    );
\kernel_buffer_15_fu_406_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_4060,
      D => tmp_3_fu_687_p130(10),
      Q => kernel_buffer_15_fu_406(10),
      R => '0'
    );
\kernel_buffer_15_fu_406_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_4060,
      D => tmp_3_fu_687_p130(11),
      Q => kernel_buffer_15_fu_406(11),
      R => '0'
    );
\kernel_buffer_15_fu_406_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_4060,
      D => tmp_3_fu_687_p130(12),
      Q => kernel_buffer_15_fu_406(12),
      R => '0'
    );
\kernel_buffer_15_fu_406_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_4060,
      D => tmp_3_fu_687_p130(13),
      Q => kernel_buffer_15_fu_406(13),
      R => '0'
    );
\kernel_buffer_15_fu_406_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_4060,
      D => tmp_3_fu_687_p130(14),
      Q => kernel_buffer_15_fu_406(14),
      R => '0'
    );
\kernel_buffer_15_fu_406_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_4060,
      D => tmp_3_fu_687_p130(1),
      Q => kernel_buffer_15_fu_406(1),
      R => '0'
    );
\kernel_buffer_15_fu_406_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_4060,
      D => tmp_3_fu_687_p130(2),
      Q => kernel_buffer_15_fu_406(2),
      R => '0'
    );
\kernel_buffer_15_fu_406_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_4060,
      D => tmp_3_fu_687_p130(15),
      Q => kernel_buffer_15_fu_406(31),
      R => '0'
    );
\kernel_buffer_15_fu_406_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_4060,
      D => tmp_3_fu_687_p130(3),
      Q => kernel_buffer_15_fu_406(3),
      R => '0'
    );
\kernel_buffer_15_fu_406_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_4060,
      D => tmp_3_fu_687_p130(4),
      Q => kernel_buffer_15_fu_406(4),
      R => '0'
    );
\kernel_buffer_15_fu_406_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_4060,
      D => tmp_3_fu_687_p130(5),
      Q => kernel_buffer_15_fu_406(5),
      R => '0'
    );
\kernel_buffer_15_fu_406_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_4060,
      D => tmp_3_fu_687_p130(6),
      Q => kernel_buffer_15_fu_406(6),
      R => '0'
    );
\kernel_buffer_15_fu_406_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_4060,
      D => tmp_3_fu_687_p130(7),
      Q => kernel_buffer_15_fu_406(7),
      R => '0'
    );
\kernel_buffer_15_fu_406_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_4060,
      D => tmp_3_fu_687_p130(8),
      Q => kernel_buffer_15_fu_406(8),
      R => '0'
    );
\kernel_buffer_15_fu_406_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_buffer_15_fu_4060,
      D => tmp_3_fu_687_p130(9),
      Q => kernel_buffer_15_fu_406(9),
      R => '0'
    );
mul_ln39_fu_1350_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => tmp_fu_1310_p18(31),
      A(15) => tmp_fu_1310_p18(31),
      A(14 downto 0) => tmp_fu_1310_p18(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln39_fu_1350_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q0(15),
      B(16) => q0(15),
      B(15 downto 0) => q0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln39_fu_1350_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln39_fu_1350_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln39_fu_1350_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => mul_ln39_fu_1350_p2_i_1_n_5,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => mul_ln39_fu_1350_p2_i_1_n_5,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln39_fu_1350_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_ln39_fu_1350_p2_OVERFLOW_UNCONNECTED,
      P(47) => mul_ln39_fu_1350_p2_n_63,
      P(46) => mul_ln39_fu_1350_p2_n_64,
      P(45) => mul_ln39_fu_1350_p2_n_65,
      P(44) => mul_ln39_fu_1350_p2_n_66,
      P(43) => mul_ln39_fu_1350_p2_n_67,
      P(42) => mul_ln39_fu_1350_p2_n_68,
      P(41) => mul_ln39_fu_1350_p2_n_69,
      P(40) => mul_ln39_fu_1350_p2_n_70,
      P(39) => mul_ln39_fu_1350_p2_n_71,
      P(38) => mul_ln39_fu_1350_p2_n_72,
      P(37) => mul_ln39_fu_1350_p2_n_73,
      P(36) => mul_ln39_fu_1350_p2_n_74,
      P(35) => mul_ln39_fu_1350_p2_n_75,
      P(34) => mul_ln39_fu_1350_p2_n_76,
      P(33) => mul_ln39_fu_1350_p2_n_77,
      P(32) => mul_ln39_fu_1350_p2_n_78,
      P(31) => mul_ln39_fu_1350_p2_n_79,
      P(30) => mul_ln39_fu_1350_p2_n_80,
      P(29) => mul_ln39_fu_1350_p2_n_81,
      P(28) => mul_ln39_fu_1350_p2_n_82,
      P(27) => mul_ln39_fu_1350_p2_n_83,
      P(26) => mul_ln39_fu_1350_p2_n_84,
      P(25) => mul_ln39_fu_1350_p2_n_85,
      P(24) => mul_ln39_fu_1350_p2_n_86,
      P(23) => mul_ln39_fu_1350_p2_n_87,
      P(22) => mul_ln39_fu_1350_p2_n_88,
      P(21) => mul_ln39_fu_1350_p2_n_89,
      P(20) => mul_ln39_fu_1350_p2_n_90,
      P(19) => mul_ln39_fu_1350_p2_n_91,
      P(18) => mul_ln39_fu_1350_p2_n_92,
      P(17) => mul_ln39_fu_1350_p2_n_93,
      P(16) => mul_ln39_fu_1350_p2_n_94,
      P(15) => mul_ln39_fu_1350_p2_n_95,
      P(14) => mul_ln39_fu_1350_p2_n_96,
      P(13) => mul_ln39_fu_1350_p2_n_97,
      P(12) => mul_ln39_fu_1350_p2_n_98,
      P(11) => mul_ln39_fu_1350_p2_n_99,
      P(10) => mul_ln39_fu_1350_p2_n_100,
      P(9) => mul_ln39_fu_1350_p2_n_101,
      P(8) => mul_ln39_fu_1350_p2_n_102,
      P(7) => mul_ln39_fu_1350_p2_n_103,
      P(6) => mul_ln39_fu_1350_p2_n_104,
      P(5) => mul_ln39_fu_1350_p2_n_105,
      P(4) => mul_ln39_fu_1350_p2_n_106,
      P(3) => mul_ln39_fu_1350_p2_n_107,
      P(2) => mul_ln39_fu_1350_p2_n_108,
      P(1) => mul_ln39_fu_1350_p2_n_109,
      P(0) => mul_ln39_fu_1350_p2_n_110,
      PATTERNBDETECT => NLW_mul_ln39_fu_1350_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln39_fu_1350_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => mul_ln39_fu_1350_p2_n_111,
      PCOUT(46) => mul_ln39_fu_1350_p2_n_112,
      PCOUT(45) => mul_ln39_fu_1350_p2_n_113,
      PCOUT(44) => mul_ln39_fu_1350_p2_n_114,
      PCOUT(43) => mul_ln39_fu_1350_p2_n_115,
      PCOUT(42) => mul_ln39_fu_1350_p2_n_116,
      PCOUT(41) => mul_ln39_fu_1350_p2_n_117,
      PCOUT(40) => mul_ln39_fu_1350_p2_n_118,
      PCOUT(39) => mul_ln39_fu_1350_p2_n_119,
      PCOUT(38) => mul_ln39_fu_1350_p2_n_120,
      PCOUT(37) => mul_ln39_fu_1350_p2_n_121,
      PCOUT(36) => mul_ln39_fu_1350_p2_n_122,
      PCOUT(35) => mul_ln39_fu_1350_p2_n_123,
      PCOUT(34) => mul_ln39_fu_1350_p2_n_124,
      PCOUT(33) => mul_ln39_fu_1350_p2_n_125,
      PCOUT(32) => mul_ln39_fu_1350_p2_n_126,
      PCOUT(31) => mul_ln39_fu_1350_p2_n_127,
      PCOUT(30) => mul_ln39_fu_1350_p2_n_128,
      PCOUT(29) => mul_ln39_fu_1350_p2_n_129,
      PCOUT(28) => mul_ln39_fu_1350_p2_n_130,
      PCOUT(27) => mul_ln39_fu_1350_p2_n_131,
      PCOUT(26) => mul_ln39_fu_1350_p2_n_132,
      PCOUT(25) => mul_ln39_fu_1350_p2_n_133,
      PCOUT(24) => mul_ln39_fu_1350_p2_n_134,
      PCOUT(23) => mul_ln39_fu_1350_p2_n_135,
      PCOUT(22) => mul_ln39_fu_1350_p2_n_136,
      PCOUT(21) => mul_ln39_fu_1350_p2_n_137,
      PCOUT(20) => mul_ln39_fu_1350_p2_n_138,
      PCOUT(19) => mul_ln39_fu_1350_p2_n_139,
      PCOUT(18) => mul_ln39_fu_1350_p2_n_140,
      PCOUT(17) => mul_ln39_fu_1350_p2_n_141,
      PCOUT(16) => mul_ln39_fu_1350_p2_n_142,
      PCOUT(15) => mul_ln39_fu_1350_p2_n_143,
      PCOUT(14) => mul_ln39_fu_1350_p2_n_144,
      PCOUT(13) => mul_ln39_fu_1350_p2_n_145,
      PCOUT(12) => mul_ln39_fu_1350_p2_n_146,
      PCOUT(11) => mul_ln39_fu_1350_p2_n_147,
      PCOUT(10) => mul_ln39_fu_1350_p2_n_148,
      PCOUT(9) => mul_ln39_fu_1350_p2_n_149,
      PCOUT(8) => mul_ln39_fu_1350_p2_n_150,
      PCOUT(7) => mul_ln39_fu_1350_p2_n_151,
      PCOUT(6) => mul_ln39_fu_1350_p2_n_152,
      PCOUT(5) => mul_ln39_fu_1350_p2_n_153,
      PCOUT(4) => mul_ln39_fu_1350_p2_n_154,
      PCOUT(3) => mul_ln39_fu_1350_p2_n_155,
      PCOUT(2) => mul_ln39_fu_1350_p2_n_156,
      PCOUT(1) => mul_ln39_fu_1350_p2_n_157,
      PCOUT(0) => mul_ln39_fu_1350_p2_n_158,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln39_fu_1350_p2_UNDERFLOW_UNCONNECTED
    );
mul_ln39_fu_1350_p2_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln31_reg_1574_pp1_iter1_reg,
      O => mul_ln39_fu_1350_p2_i_1_n_5
    );
\mul_ln39_reg_1655[16]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln31_reg_1574_pp1_iter2_reg,
      O => \mul_ln39_reg_1655[16]_i_1_n_5\
    );
mul_ln39_reg_1655_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q0(15),
      A(28) => q0(15),
      A(27) => q0(15),
      A(26) => q0(15),
      A(25) => q0(15),
      A(24) => q0(15),
      A(23) => q0(15),
      A(22) => q0(15),
      A(21) => q0(15),
      A(20) => q0(15),
      A(19) => q0(15),
      A(18) => q0(15),
      A(17) => q0(15),
      A(16) => q0(15),
      A(15 downto 0) => q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln39_reg_1655_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => tmp_fu_1310_p18(31),
      B(16) => tmp_fu_1310_p18(31),
      B(15) => tmp_fu_1310_p18(31),
      B(14) => tmp_fu_1310_p18(31),
      B(13) => tmp_fu_1310_p18(31),
      B(12) => tmp_fu_1310_p18(31),
      B(11) => tmp_fu_1310_p18(31),
      B(10) => tmp_fu_1310_p18(31),
      B(9) => tmp_fu_1310_p18(31),
      B(8) => tmp_fu_1310_p18(31),
      B(7) => tmp_fu_1310_p18(31),
      B(6) => tmp_fu_1310_p18(31),
      B(5) => tmp_fu_1310_p18(31),
      B(4) => tmp_fu_1310_p18(31),
      B(3) => tmp_fu_1310_p18(31),
      B(2) => tmp_fu_1310_p18(31),
      B(1) => tmp_fu_1310_p18(31),
      B(0) => tmp_fu_1310_p18(31),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln39_reg_1655_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln39_reg_1655_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln39_reg_1655_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => mul_ln39_fu_1350_p2_i_1_n_5,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => mul_ln39_fu_1350_p2_i_1_n_5,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \mul_ln39_reg_1655[16]_i_1_n_5\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln39_reg_1655_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_mul_ln39_reg_1655_reg_OVERFLOW_UNCONNECTED,
      P(47) => mul_ln39_reg_1655_reg_n_63,
      P(46) => mul_ln39_reg_1655_reg_n_64,
      P(45) => mul_ln39_reg_1655_reg_n_65,
      P(44) => mul_ln39_reg_1655_reg_n_66,
      P(43) => mul_ln39_reg_1655_reg_n_67,
      P(42) => mul_ln39_reg_1655_reg_n_68,
      P(41) => mul_ln39_reg_1655_reg_n_69,
      P(40) => mul_ln39_reg_1655_reg_n_70,
      P(39) => mul_ln39_reg_1655_reg_n_71,
      P(38) => mul_ln39_reg_1655_reg_n_72,
      P(37) => mul_ln39_reg_1655_reg_n_73,
      P(36) => mul_ln39_reg_1655_reg_n_74,
      P(35) => mul_ln39_reg_1655_reg_n_75,
      P(34) => mul_ln39_reg_1655_reg_n_76,
      P(33) => mul_ln39_reg_1655_reg_n_77,
      P(32) => mul_ln39_reg_1655_reg_n_78,
      P(31) => mul_ln39_reg_1655_reg_n_79,
      P(30) => mul_ln39_reg_1655_reg_n_80,
      P(29) => mul_ln39_reg_1655_reg_n_81,
      P(28) => mul_ln39_reg_1655_reg_n_82,
      P(27) => mul_ln39_reg_1655_reg_n_83,
      P(26) => mul_ln39_reg_1655_reg_n_84,
      P(25) => mul_ln39_reg_1655_reg_n_85,
      P(24) => mul_ln39_reg_1655_reg_n_86,
      P(23) => mul_ln39_reg_1655_reg_n_87,
      P(22) => mul_ln39_reg_1655_reg_n_88,
      P(21) => mul_ln39_reg_1655_reg_n_89,
      P(20) => mul_ln39_reg_1655_reg_n_90,
      P(19) => mul_ln39_reg_1655_reg_n_91,
      P(18) => mul_ln39_reg_1655_reg_n_92,
      P(17) => mul_ln39_reg_1655_reg_n_93,
      P(16) => mul_ln39_reg_1655_reg_n_94,
      P(15) => mul_ln39_reg_1655_reg_n_95,
      P(14 downto 0) => sext_ln39_3_fu_1376_p1(18 downto 4),
      PATTERNBDETECT => NLW_mul_ln39_reg_1655_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln39_reg_1655_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => mul_ln39_fu_1350_p2_n_111,
      PCIN(46) => mul_ln39_fu_1350_p2_n_112,
      PCIN(45) => mul_ln39_fu_1350_p2_n_113,
      PCIN(44) => mul_ln39_fu_1350_p2_n_114,
      PCIN(43) => mul_ln39_fu_1350_p2_n_115,
      PCIN(42) => mul_ln39_fu_1350_p2_n_116,
      PCIN(41) => mul_ln39_fu_1350_p2_n_117,
      PCIN(40) => mul_ln39_fu_1350_p2_n_118,
      PCIN(39) => mul_ln39_fu_1350_p2_n_119,
      PCIN(38) => mul_ln39_fu_1350_p2_n_120,
      PCIN(37) => mul_ln39_fu_1350_p2_n_121,
      PCIN(36) => mul_ln39_fu_1350_p2_n_122,
      PCIN(35) => mul_ln39_fu_1350_p2_n_123,
      PCIN(34) => mul_ln39_fu_1350_p2_n_124,
      PCIN(33) => mul_ln39_fu_1350_p2_n_125,
      PCIN(32) => mul_ln39_fu_1350_p2_n_126,
      PCIN(31) => mul_ln39_fu_1350_p2_n_127,
      PCIN(30) => mul_ln39_fu_1350_p2_n_128,
      PCIN(29) => mul_ln39_fu_1350_p2_n_129,
      PCIN(28) => mul_ln39_fu_1350_p2_n_130,
      PCIN(27) => mul_ln39_fu_1350_p2_n_131,
      PCIN(26) => mul_ln39_fu_1350_p2_n_132,
      PCIN(25) => mul_ln39_fu_1350_p2_n_133,
      PCIN(24) => mul_ln39_fu_1350_p2_n_134,
      PCIN(23) => mul_ln39_fu_1350_p2_n_135,
      PCIN(22) => mul_ln39_fu_1350_p2_n_136,
      PCIN(21) => mul_ln39_fu_1350_p2_n_137,
      PCIN(20) => mul_ln39_fu_1350_p2_n_138,
      PCIN(19) => mul_ln39_fu_1350_p2_n_139,
      PCIN(18) => mul_ln39_fu_1350_p2_n_140,
      PCIN(17) => mul_ln39_fu_1350_p2_n_141,
      PCIN(16) => mul_ln39_fu_1350_p2_n_142,
      PCIN(15) => mul_ln39_fu_1350_p2_n_143,
      PCIN(14) => mul_ln39_fu_1350_p2_n_144,
      PCIN(13) => mul_ln39_fu_1350_p2_n_145,
      PCIN(12) => mul_ln39_fu_1350_p2_n_146,
      PCIN(11) => mul_ln39_fu_1350_p2_n_147,
      PCIN(10) => mul_ln39_fu_1350_p2_n_148,
      PCIN(9) => mul_ln39_fu_1350_p2_n_149,
      PCIN(8) => mul_ln39_fu_1350_p2_n_150,
      PCIN(7) => mul_ln39_fu_1350_p2_n_151,
      PCIN(6) => mul_ln39_fu_1350_p2_n_152,
      PCIN(5) => mul_ln39_fu_1350_p2_n_153,
      PCIN(4) => mul_ln39_fu_1350_p2_n_154,
      PCIN(3) => mul_ln39_fu_1350_p2_n_155,
      PCIN(2) => mul_ln39_fu_1350_p2_n_156,
      PCIN(1) => mul_ln39_fu_1350_p2_n_157,
      PCIN(0) => mul_ln39_fu_1350_p2_n_158,
      PCOUT(47 downto 0) => NLW_mul_ln39_reg_1655_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln39_reg_1655_reg_UNDERFLOW_UNCONNECTED
    );
\mul_ln39_reg_1655_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mul_ln39_reg_1655[16]_i_1_n_5\,
      D => mul_ln39_fu_1350_p2_n_97,
      Q => sext_ln39_3_fu_1376_p1(0),
      R => '0'
    );
\mul_ln39_reg_1655_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mul_ln39_reg_1655[16]_i_1_n_5\,
      D => mul_ln39_fu_1350_p2_n_96,
      Q => sext_ln39_3_fu_1376_p1(1),
      R => '0'
    );
\mul_ln39_reg_1655_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mul_ln39_reg_1655[16]_i_1_n_5\,
      D => mul_ln39_fu_1350_p2_n_95,
      Q => sext_ln39_3_fu_1376_p1(2),
      R => '0'
    );
\mul_ln39_reg_1655_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mul_ln39_reg_1655[16]_i_1_n_5\,
      D => mul_ln39_fu_1350_p2_n_94,
      Q => sext_ln39_3_fu_1376_p1(3),
      R => '0'
    );
network_mac_muladd_4ns_9ns_9s_12_1_1_U108: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_4ns_9ns_9s_12_1_1
     port map (
      DI(0) => network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_22,
      E(0) => network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_17,
      Q(3 downto 0) => select_ln36_5_reg_1609(3 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      ap_phi_mux_in_d_0_phi_fu_583_p4(3 downto 0) => ap_phi_mux_in_d_0_phi_fu_583_p4(3 downto 0),
      icmp_ln31_fu_1068_p2 => icmp_ln31_fu_1068_p2,
      \icmp_ln31_reg_1574_reg[0]\(10 downto 0) => indvar_flatten18_reg_525_reg(10 downto 0),
      icmp_ln33_fu_1086_p2 => icmp_ln33_fu_1086_p2,
      \icmp_ln33_reg_1583_reg[0]\(7 downto 0) => indvar_flatten_reg_547_reg(7 downto 0),
      in_d_0_reg_579(3 downto 0) => in_d_0_reg_579(3 downto 0),
      in_d_0_reg_5791 => in_d_0_reg_5791,
      \in_d_0_reg_579_reg[0]\ => \icmp_ln31_reg_1574_reg_n_5_[0]\,
      input_r_address0(11 downto 0) => input_r_address0(11 downto 0),
      out_w_0_reg_558(3 downto 0) => out_w_0_reg_558(3 downto 0),
      \out_w_0_reg_558_reg[0]\(0) => select_ln32_fu_1092_p3(0),
      p(3 downto 0) => out_h_0_reg_536_reg(3 downto 0),
      p_0(0) => ap_CS_fsm_pp1_stage0,
      p_1_in => p_1_in,
      \select_ln36_4_reg_1603_reg[3]\(3 downto 0) => in_d_reg_1620(3 downto 0),
      \select_ln36_5_reg_1609_reg[1]\ => network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_23
    );
network_mux_164_32_1_1_U107: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mux_164_32_1_1_8
     port map (
      A(15) => tmp_fu_1310_p18(31),
      A(14 downto 0) => tmp_fu_1310_p18(14 downto 0),
      Q(3) => \select_ln36_4_reg_1603_pp1_iter1_reg_reg_n_5_[3]\,
      Q(2) => p_2_in,
      Q(1) => \select_ln36_4_reg_1603_pp1_iter1_reg_reg_n_5_[1]\,
      Q(0) => \select_ln36_4_reg_1603_pp1_iter1_reg_reg_n_5_[0]\,
      mul_ln39_fu_1350_p2_i_18_0(15) => kernel_buffer_15_23_fu_434(31),
      mul_ln39_fu_1350_p2_i_18_0(14 downto 0) => kernel_buffer_15_23_fu_434(14 downto 0),
      mul_ln39_fu_1350_p2_i_18_1(15) => kernel_buffer_15_22_fu_430(31),
      mul_ln39_fu_1350_p2_i_18_1(14 downto 0) => kernel_buffer_15_22_fu_430(14 downto 0),
      mul_ln39_fu_1350_p2_i_18_2(15) => kernel_buffer_15_21_fu_426(31),
      mul_ln39_fu_1350_p2_i_18_2(14 downto 0) => kernel_buffer_15_21_fu_426(14 downto 0),
      mul_ln39_fu_1350_p2_i_18_3(15) => kernel_buffer_15_20_fu_422(31),
      mul_ln39_fu_1350_p2_i_18_3(14 downto 0) => kernel_buffer_15_20_fu_422(14 downto 0),
      mul_ln39_fu_1350_p2_i_18_4(15) => kernel_buffer_15_19_fu_418(31),
      mul_ln39_fu_1350_p2_i_18_4(14 downto 0) => kernel_buffer_15_19_fu_418(14 downto 0),
      mul_ln39_fu_1350_p2_i_18_5(15) => kernel_buffer_15_18_fu_414(31),
      mul_ln39_fu_1350_p2_i_18_5(14 downto 0) => kernel_buffer_15_18_fu_414(14 downto 0),
      mul_ln39_fu_1350_p2_i_18_6(15) => kernel_buffer_15_17_fu_410(31),
      mul_ln39_fu_1350_p2_i_18_6(14 downto 0) => kernel_buffer_15_17_fu_410(14 downto 0),
      mul_ln39_fu_1350_p2_i_18_7(15) => kernel_buffer_15_fu_406(31),
      mul_ln39_fu_1350_p2_i_18_7(14 downto 0) => kernel_buffer_15_fu_406(14 downto 0),
      mul_ln39_fu_1350_p2_i_19_0(15) => kernel_buffer_15_016_fu_462(31),
      mul_ln39_fu_1350_p2_i_19_0(14 downto 0) => kernel_buffer_15_016_fu_462(14 downto 0),
      mul_ln39_fu_1350_p2_i_19_1(15) => kernel_buffer_15_29_fu_458(31),
      mul_ln39_fu_1350_p2_i_19_1(14 downto 0) => kernel_buffer_15_29_fu_458(14 downto 0),
      mul_ln39_fu_1350_p2_i_19_2(15) => kernel_buffer_15_28_fu_454(31),
      mul_ln39_fu_1350_p2_i_19_2(14 downto 0) => kernel_buffer_15_28_fu_454(14 downto 0),
      mul_ln39_fu_1350_p2_i_19_3(15) => kernel_buffer_15_27_fu_450(31),
      mul_ln39_fu_1350_p2_i_19_3(14 downto 0) => kernel_buffer_15_27_fu_450(14 downto 0),
      mul_ln39_fu_1350_p2_i_19_4(15) => kernel_buffer_15_26_fu_446(31),
      mul_ln39_fu_1350_p2_i_19_4(14 downto 0) => kernel_buffer_15_26_fu_446(14 downto 0),
      mul_ln39_fu_1350_p2_i_19_5(15) => kernel_buffer_15_25_fu_442(31),
      mul_ln39_fu_1350_p2_i_19_5(14 downto 0) => kernel_buffer_15_25_fu_442(14 downto 0),
      mul_ln39_fu_1350_p2_i_19_6(15) => kernel_buffer_15_24_fu_438(31),
      mul_ln39_fu_1350_p2_i_19_6(14 downto 0) => kernel_buffer_15_24_fu_438(14 downto 0)
    );
\out_d_0_reg_492[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_3_fu_485_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => ap_CS_fsm_state10,
      O => out_d_0_reg_492
    );
\out_d_0_reg_492_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => out_d_reg_1549(0),
      Q => \out_d_0_reg_492_reg_n_5_[0]\,
      R => out_d_0_reg_492
    );
\out_d_0_reg_492_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => out_d_reg_1549(1),
      Q => \out_d_0_reg_492_reg_n_5_[1]\,
      R => out_d_0_reg_492
    );
\out_d_0_reg_492_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => out_d_reg_1549(2),
      Q => \out_d_0_reg_492_reg_n_5_[2]\,
      R => out_d_0_reg_492
    );
\out_d_0_reg_492_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => out_d_reg_1549(3),
      Q => \out_d_0_reg_492_reg_n_5_[3]\,
      R => out_d_0_reg_492
    );
\out_d_0_reg_492_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => out_d_reg_1549(4),
      Q => \out_d_0_reg_492_reg_n_5_[4]\,
      R => out_d_0_reg_492
    );
\out_d_reg_1549[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_d_0_reg_492_reg_n_5_[0]\,
      O => out_d_fu_606_p2(0)
    );
\out_d_reg_1549[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_d_0_reg_492_reg_n_5_[0]\,
      I1 => \out_d_0_reg_492_reg_n_5_[1]\,
      O => \out_d_reg_1549[1]_i_1_n_5\
    );
\out_d_reg_1549[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \out_d_0_reg_492_reg_n_5_[0]\,
      I1 => \out_d_0_reg_492_reg_n_5_[1]\,
      I2 => \out_d_0_reg_492_reg_n_5_[2]\,
      O => out_d_fu_606_p2(2)
    );
\out_d_reg_1549[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \out_d_0_reg_492_reg_n_5_[1]\,
      I1 => \out_d_0_reg_492_reg_n_5_[0]\,
      I2 => \out_d_0_reg_492_reg_n_5_[2]\,
      I3 => \out_d_0_reg_492_reg_n_5_[3]\,
      O => out_d_fu_606_p2(3)
    );
\out_d_reg_1549[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \out_d_0_reg_492_reg_n_5_[2]\,
      I1 => \out_d_0_reg_492_reg_n_5_[0]\,
      I2 => \out_d_0_reg_492_reg_n_5_[1]\,
      I3 => \out_d_0_reg_492_reg_n_5_[3]\,
      I4 => \out_d_0_reg_492_reg_n_5_[4]\,
      O => out_d_fu_606_p2(4)
    );
\out_d_reg_1549_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_606_p2(0),
      Q => out_d_reg_1549(0),
      R => '0'
    );
\out_d_reg_1549_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \out_d_reg_1549[1]_i_1_n_5\,
      Q => out_d_reg_1549(1),
      R => '0'
    );
\out_d_reg_1549_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_606_p2(2),
      Q => out_d_reg_1549(2),
      R => '0'
    );
\out_d_reg_1549_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_606_p2(3),
      Q => out_d_reg_1549(3),
      R => '0'
    );
\out_d_reg_1549_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => out_d_fu_606_p2(4),
      Q => out_d_reg_1549(4),
      R => '0'
    );
\out_h_0_reg_536[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_h_0_reg_536_reg(0),
      O => \out_h_0_reg_536[0]_i_1_n_5\
    );
\out_h_0_reg_536[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_h_0_reg_536_reg(0),
      I1 => out_h_0_reg_536_reg(1),
      O => out_h_fu_1080_p2(1)
    );
\out_h_0_reg_536[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => out_h_0_reg_536_reg(0),
      I1 => out_h_0_reg_536_reg(1),
      I2 => out_h_0_reg_536_reg(2),
      O => out_h_fu_1080_p2(2)
    );
\out_h_0_reg_536[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => icmp_ln31_fu_1068_p2,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => icmp_ln33_fu_1086_p2,
      O => out_h_0_reg_536
    );
\out_h_0_reg_536[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => out_h_0_reg_536_reg(1),
      I1 => out_h_0_reg_536_reg(0),
      I2 => out_h_0_reg_536_reg(2),
      I3 => out_h_0_reg_536_reg(3),
      O => out_h_fu_1080_p2(3)
    );
\out_h_0_reg_536_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_h_0_reg_536,
      D => \out_h_0_reg_536[0]_i_1_n_5\,
      Q => out_h_0_reg_536_reg(0),
      R => ap_CS_fsm_state4
    );
\out_h_0_reg_536_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_h_0_reg_536,
      D => out_h_fu_1080_p2(1),
      Q => out_h_0_reg_536_reg(1),
      R => ap_CS_fsm_state4
    );
\out_h_0_reg_536_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_h_0_reg_536,
      D => out_h_fu_1080_p2(2),
      Q => out_h_0_reg_536_reg(2),
      R => ap_CS_fsm_state4
    );
\out_h_0_reg_536_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_h_0_reg_536,
      D => out_h_fu_1080_p2(3),
      Q => out_h_0_reg_536_reg(3),
      R => ap_CS_fsm_state4
    );
\out_w_0_reg_558_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_d_0_reg_5791,
      D => select_ln36_5_reg_1609(0),
      Q => out_w_0_reg_558(0),
      R => ap_CS_fsm_state4
    );
\out_w_0_reg_558_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_d_0_reg_5791,
      D => select_ln36_5_reg_1609(1),
      Q => out_w_0_reg_558(1),
      R => ap_CS_fsm_state4
    );
\out_w_0_reg_558_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_d_0_reg_5791,
      D => select_ln36_5_reg_1609(2),
      Q => out_w_0_reg_558(2),
      R => ap_CS_fsm_state4
    );
\out_w_0_reg_558_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_d_0_reg_5791,
      D => select_ln36_5_reg_1609(3),
      Q => out_w_0_reg_558(3),
      R => ap_CS_fsm_state4
    );
\phi_mul_reg_503_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln24_reg_1540(10),
      Q => phi_mul_reg_503(10),
      R => out_d_0_reg_492
    );
\phi_mul_reg_503_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln24_reg_1540(11),
      Q => phi_mul_reg_503(11),
      R => out_d_0_reg_492
    );
\phi_mul_reg_503_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln24_reg_1540(1),
      Q => phi_mul_reg_503(1),
      R => out_d_0_reg_492
    );
\phi_mul_reg_503_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln24_reg_1540(2),
      Q => phi_mul_reg_503(2),
      R => out_d_0_reg_492
    );
\phi_mul_reg_503_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln24_reg_1540(3),
      Q => phi_mul_reg_503(3),
      R => out_d_0_reg_492
    );
\phi_mul_reg_503_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln24_reg_1540(4),
      Q => phi_mul_reg_503(4),
      R => out_d_0_reg_492
    );
\phi_mul_reg_503_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln24_reg_1540(5),
      Q => phi_mul_reg_503(5),
      R => out_d_0_reg_492
    );
\phi_mul_reg_503_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln24_reg_1540(6),
      Q => phi_mul_reg_503(6),
      R => out_d_0_reg_492
    );
\phi_mul_reg_503_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln24_reg_1540(7),
      Q => phi_mul_reg_503(7),
      R => out_d_0_reg_492
    );
\phi_mul_reg_503_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln24_reg_1540(8),
      Q => phi_mul_reg_503(8),
      R => out_d_0_reg_492
    );
\phi_mul_reg_503_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln24_reg_1540(9),
      Q => phi_mul_reg_503(9),
      R => out_d_0_reg_492
    );
ram_reg_0_i_180: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_199_n_5,
      CO(3) => ram_reg_0_i_180_n_5,
      CO(2) => ram_reg_0_i_180_n_6,
      CO(1) => ram_reg_0_i_180_n_7,
      CO(0) => ram_reg_0_i_180_n_8,
      CYINIT => '0',
      DI(3 downto 2) => zext_ln24_reg_1535(10 downto 9),
      DI(1) => ram_reg_0_i_338_n_5,
      DI(0) => add_ln47_reg_1640_pp1_iter3_reg(8),
      O(3 downto 0) => zext_ln47_fu_1431_p1(11 downto 8),
      S(3) => ram_reg_0_i_339_n_5,
      S(2) => ram_reg_0_i_340_n_5,
      S(1) => ram_reg_0_i_341_n_5,
      S(0) => ram_reg_0_i_342_n_5
    );
ram_reg_0_i_199: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_222_n_5,
      CO(3) => ram_reg_0_i_199_n_5,
      CO(2) => ram_reg_0_i_199_n_6,
      CO(1) => ram_reg_0_i_199_n_7,
      CO(0) => ram_reg_0_i_199_n_8,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln24_reg_1535(7 downto 4),
      O(3 downto 0) => zext_ln47_fu_1431_p1(7 downto 4),
      S(3) => ram_reg_0_i_365_n_5,
      S(2) => ram_reg_0_i_366_n_5,
      S(1) => ram_reg_0_i_367_n_5,
      S(0) => ram_reg_0_i_368_n_5
    );
ram_reg_0_i_222: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_222_n_5,
      CO(2) => ram_reg_0_i_222_n_6,
      CO(1) => ram_reg_0_i_222_n_7,
      CO(0) => ram_reg_0_i_222_n_8,
      CYINIT => '0',
      DI(3 downto 1) => zext_ln24_reg_1535(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => zext_ln47_fu_1431_p1(3 downto 0),
      S(3) => ram_reg_0_i_392_n_5,
      S(2) => ram_reg_0_i_393_n_5,
      S(1) => ram_reg_0_i_394_n_5,
      S(0) => ram_reg_0_i_395_n_5
    );
ram_reg_0_i_294: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_467_n_5,
      CO(3 downto 2) => NLW_ram_reg_0_i_294_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_0_i_294_n_7,
      CO(0) => ram_reg_0_i_294_n_8,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => select_ln36_fu_1361_p3(20 downto 19),
      O(3) => NLW_ram_reg_0_i_294_O_UNCONNECTED(3),
      O(2) => trunc_ln46_fu_1394_p1(16),
      O(1 downto 0) => NLW_ram_reg_0_i_294_O_UNCONNECTED(1 downto 0),
      S(3) => '0',
      S(2) => ram_reg_0_i_470_n_5,
      S(1) => ram_reg_0_i_471_n_5,
      S(0) => ram_reg_0_i_472_n_5
    );
ram_reg_0_i_295: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_295_n_5,
      CO(2) => ram_reg_0_i_295_n_6,
      CO(1) => ram_reg_0_i_295_n_7,
      CO(0) => ram_reg_0_i_295_n_8,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln39_3_fu_1376_p1(3 downto 0),
      O(3 downto 0) => trunc_ln46_fu_1394_p1(3 downto 0),
      S(3) => ram_reg_0_i_473_n_5,
      S(2) => ram_reg_0_i_474_n_5,
      S(1) => ram_reg_0_i_475_n_5,
      S(0) => ram_reg_0_i_476_n_5
    );
ram_reg_0_i_310: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(2),
      I1 => \^output_r_ce0\,
      I2 => icmp_ln36_2_reg_1636_pp1_iter3_reg,
      I3 => Q(0),
      O => \ap_CS_fsm_reg[31]_0\
    );
ram_reg_0_i_317: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_180_n_5,
      CO(3 downto 0) => NLW_ram_reg_0_i_317_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_ram_reg_0_i_317_O_UNCONNECTED(3 downto 1),
      O(0) => zext_ln47_fu_1431_p1(12),
      S(3 downto 1) => B"000",
      S(0) => ram_reg_0_i_486_n_5
    );
ram_reg_0_i_338: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln47_reg_1640_pp1_iter3_reg(8),
      O => ram_reg_0_i_338_n_5
    );
ram_reg_0_i_339: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln24_reg_1535(10),
      I1 => zext_ln24_reg_1535(11),
      O => ram_reg_0_i_339_n_5
    );
ram_reg_0_i_340: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln24_reg_1535(9),
      I1 => zext_ln24_reg_1535(10),
      O => ram_reg_0_i_340_n_5
    );
ram_reg_0_i_341: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln47_reg_1640_pp1_iter3_reg(8),
      I1 => zext_ln24_reg_1535(9),
      O => ram_reg_0_i_341_n_5
    );
ram_reg_0_i_342: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln47_reg_1640_pp1_iter3_reg(8),
      I1 => zext_ln24_reg_1535(8),
      O => ram_reg_0_i_342_n_5
    );
ram_reg_0_i_365: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_1535(7),
      I1 => add_ln47_reg_1640_pp1_iter3_reg(7),
      O => ram_reg_0_i_365_n_5
    );
ram_reg_0_i_366: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_1535(6),
      I1 => add_ln47_reg_1640_pp1_iter3_reg(6),
      O => ram_reg_0_i_366_n_5
    );
ram_reg_0_i_367: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_1535(5),
      I1 => add_ln47_reg_1640_pp1_iter3_reg(5),
      O => ram_reg_0_i_367_n_5
    );
ram_reg_0_i_368: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_1535(4),
      I1 => add_ln47_reg_1640_pp1_iter3_reg(4),
      O => ram_reg_0_i_368_n_5
    );
ram_reg_0_i_392: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_1535(3),
      I1 => add_ln47_reg_1640_pp1_iter3_reg(3),
      O => ram_reg_0_i_392_n_5
    );
ram_reg_0_i_393: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_1535(2),
      I1 => add_ln47_reg_1640_pp1_iter3_reg(2),
      O => ram_reg_0_i_393_n_5
    );
ram_reg_0_i_394: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln24_reg_1535(1),
      I1 => add_ln47_reg_1640_pp1_iter3_reg(1),
      O => ram_reg_0_i_394_n_5
    );
ram_reg_0_i_395: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln47_reg_1640_pp1_iter3_reg(0),
      O => ram_reg_0_i_395_n_5
    );
ram_reg_0_i_467: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_6_i_9_n_5,
      CO(3) => ram_reg_0_i_467_n_5,
      CO(2) => ram_reg_0_i_467_n_6,
      CO(1) => ram_reg_0_i_467_n_7,
      CO(0) => ram_reg_0_i_467_n_8,
      CYINIT => '0',
      DI(3) => select_ln36_fu_1361_p3(18),
      DI(2) => ram_reg_0_i_575_n_5,
      DI(1 downto 0) => sext_ln39_3_fu_1376_p1(17 downto 16),
      O(3 downto 0) => NLW_ram_reg_0_i_467_O_UNCONNECTED(3 downto 0),
      S(3) => ram_reg_0_i_576_n_5,
      S(2) => ram_reg_0_i_577_n_5,
      S(1) => ram_reg_0_i_578_n_5,
      S(0) => ram_reg_0_i_579_n_5
    );
ram_reg_0_i_468: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => and_ln32_reg_1593_pp1_iter3_reg,
      I1 => sext_ln34_reg_1554(15),
      I2 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I3 => buffer_0_reg_569(20),
      O => select_ln36_fu_1361_p3(20)
    );
ram_reg_0_i_469: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => and_ln32_reg_1593_pp1_iter3_reg,
      I1 => sext_ln34_reg_1554(15),
      I2 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I3 => buffer_0_reg_569(19),
      O => select_ln36_fu_1361_p3(19)
    );
ram_reg_0_i_470: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF9"
    )
        port map (
      I0 => buffer_0_reg_569(21),
      I1 => buffer_0_reg_569(22),
      I2 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I3 => and_ln32_reg_1593_pp1_iter3_reg,
      O => ram_reg_0_i_470_n_5
    );
ram_reg_0_i_471: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF9"
    )
        port map (
      I0 => buffer_0_reg_569(20),
      I1 => buffer_0_reg_569(21),
      I2 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I3 => and_ln32_reg_1593_pp1_iter3_reg,
      O => ram_reg_0_i_471_n_5
    );
ram_reg_0_i_472: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF9"
    )
        port map (
      I0 => buffer_0_reg_569(19),
      I1 => buffer_0_reg_569(20),
      I2 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I3 => and_ln32_reg_1593_pp1_iter3_reg,
      O => ram_reg_0_i_472_n_5
    );
ram_reg_0_i_473: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AA56A6"
    )
        port map (
      I0 => sext_ln39_3_fu_1376_p1(3),
      I1 => buffer_0_reg_569(3),
      I2 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I3 => sext_ln34_reg_1554(3),
      I4 => and_ln32_reg_1593_pp1_iter3_reg,
      O => ram_reg_0_i_473_n_5
    );
ram_reg_0_i_474: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AA56A6"
    )
        port map (
      I0 => sext_ln39_3_fu_1376_p1(2),
      I1 => buffer_0_reg_569(2),
      I2 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I3 => sext_ln34_reg_1554(2),
      I4 => and_ln32_reg_1593_pp1_iter3_reg,
      O => ram_reg_0_i_474_n_5
    );
ram_reg_0_i_475: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AA56A6"
    )
        port map (
      I0 => sext_ln39_3_fu_1376_p1(1),
      I1 => buffer_0_reg_569(1),
      I2 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I3 => sext_ln34_reg_1554(1),
      I4 => and_ln32_reg_1593_pp1_iter3_reg,
      O => ram_reg_0_i_475_n_5
    );
ram_reg_0_i_476: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AA56A6"
    )
        port map (
      I0 => sext_ln39_3_fu_1376_p1(0),
      I1 => buffer_0_reg_569(0),
      I2 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I3 => sext_ln34_reg_1554(0),
      I4 => and_ln32_reg_1593_pp1_iter3_reg,
      O => ram_reg_0_i_476_n_5
    );
ram_reg_0_i_486: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln24_reg_1535(11),
      O => ram_reg_0_i_486_n_5
    );
ram_reg_0_i_574: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => and_ln32_reg_1593_pp1_iter3_reg,
      I1 => sext_ln34_reg_1554(15),
      I2 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I3 => buffer_0_reg_569(18),
      O => select_ln36_fu_1361_p3(18)
    );
ram_reg_0_i_575: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F1D"
    )
        port map (
      I0 => buffer_0_reg_569(18),
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => sext_ln34_reg_1554(15),
      I3 => and_ln32_reg_1593_pp1_iter3_reg,
      O => ram_reg_0_i_575_n_5
    );
ram_reg_0_i_576: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF9"
    )
        port map (
      I0 => buffer_0_reg_569(18),
      I1 => buffer_0_reg_569(19),
      I2 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I3 => and_ln32_reg_1593_pp1_iter3_reg,
      O => ram_reg_0_i_576_n_5
    );
ram_reg_0_i_577: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F1DF0E2"
    )
        port map (
      I0 => buffer_0_reg_569(18),
      I1 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I2 => sext_ln34_reg_1554(15),
      I3 => and_ln32_reg_1593_pp1_iter3_reg,
      I4 => sext_ln39_3_fu_1376_p1(18),
      O => ram_reg_0_i_577_n_5
    );
ram_reg_0_i_578: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AA56A6"
    )
        port map (
      I0 => sext_ln39_3_fu_1376_p1(17),
      I1 => buffer_0_reg_569(17),
      I2 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I3 => sext_ln34_reg_1554(15),
      I4 => and_ln32_reg_1593_pp1_iter3_reg,
      O => ram_reg_0_i_578_n_5
    );
ram_reg_0_i_579: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AA56A6"
    )
        port map (
      I0 => sext_ln39_3_fu_1376_p1(16),
      I1 => buffer_0_reg_569(16),
      I2 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I3 => sext_ln34_reg_1554(15),
      I4 => and_ln32_reg_1593_pp1_iter3_reg,
      O => ram_reg_0_i_579_n_5
    );
ram_reg_0_i_94: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFFFF80FF80"
    )
        port map (
      I0 => Q(2),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ram_reg_0_i_88,
      I4 => ram_reg_0_i_88_0,
      I5 => Q(0),
      O => \ap_CS_fsm_reg[31]\
    );
ram_reg_2_i_11: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_295_n_5,
      CO(3) => ram_reg_2_i_11_n_5,
      CO(2) => ram_reg_2_i_11_n_6,
      CO(1) => ram_reg_2_i_11_n_7,
      CO(0) => ram_reg_2_i_11_n_8,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln39_3_fu_1376_p1(7 downto 4),
      O(3 downto 0) => trunc_ln46_fu_1394_p1(7 downto 4),
      S(3) => ram_reg_2_i_24_n_5,
      S(2) => ram_reg_2_i_25_n_5,
      S(1) => ram_reg_2_i_26_n_5,
      S(0) => ram_reg_2_i_27_n_5
    );
ram_reg_2_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AA56A6"
    )
        port map (
      I0 => sext_ln39_3_fu_1376_p1(7),
      I1 => buffer_0_reg_569(7),
      I2 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I3 => sext_ln34_reg_1554(7),
      I4 => and_ln32_reg_1593_pp1_iter3_reg,
      O => ram_reg_2_i_24_n_5
    );
ram_reg_2_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AA56A6"
    )
        port map (
      I0 => sext_ln39_3_fu_1376_p1(6),
      I1 => buffer_0_reg_569(6),
      I2 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I3 => sext_ln34_reg_1554(6),
      I4 => and_ln32_reg_1593_pp1_iter3_reg,
      O => ram_reg_2_i_25_n_5
    );
ram_reg_2_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AA56A6"
    )
        port map (
      I0 => sext_ln39_3_fu_1376_p1(5),
      I1 => buffer_0_reg_569(5),
      I2 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I3 => sext_ln34_reg_1554(5),
      I4 => and_ln32_reg_1593_pp1_iter3_reg,
      O => ram_reg_2_i_26_n_5
    );
ram_reg_2_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AA56A6"
    )
        port map (
      I0 => sext_ln39_3_fu_1376_p1(4),
      I1 => buffer_0_reg_569(4),
      I2 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I3 => sext_ln34_reg_1554(4),
      I4 => and_ln32_reg_1593_pp1_iter3_reg,
      O => ram_reg_2_i_27_n_5
    );
ram_reg_4_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AA56A6"
    )
        port map (
      I0 => sext_ln39_3_fu_1376_p1(11),
      I1 => buffer_0_reg_569(11),
      I2 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I3 => sext_ln34_reg_1554(11),
      I4 => and_ln32_reg_1593_pp1_iter3_reg,
      O => ram_reg_4_i_22_n_5
    );
ram_reg_4_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AA56A6"
    )
        port map (
      I0 => sext_ln39_3_fu_1376_p1(10),
      I1 => buffer_0_reg_569(10),
      I2 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I3 => sext_ln34_reg_1554(10),
      I4 => and_ln32_reg_1593_pp1_iter3_reg,
      O => ram_reg_4_i_23_n_5
    );
ram_reg_4_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AA56A6"
    )
        port map (
      I0 => sext_ln39_3_fu_1376_p1(9),
      I1 => buffer_0_reg_569(9),
      I2 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I3 => sext_ln34_reg_1554(9),
      I4 => and_ln32_reg_1593_pp1_iter3_reg,
      O => ram_reg_4_i_24_n_5
    );
ram_reg_4_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AA56A6"
    )
        port map (
      I0 => sext_ln39_3_fu_1376_p1(8),
      I1 => buffer_0_reg_569(8),
      I2 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I3 => sext_ln34_reg_1554(8),
      I4 => and_ln32_reg_1593_pp1_iter3_reg,
      O => ram_reg_4_i_25_n_5
    );
ram_reg_4_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_2_i_11_n_5,
      CO(3) => ram_reg_4_i_9_n_5,
      CO(2) => ram_reg_4_i_9_n_6,
      CO(1) => ram_reg_4_i_9_n_7,
      CO(0) => ram_reg_4_i_9_n_8,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln39_3_fu_1376_p1(11 downto 8),
      O(3 downto 0) => trunc_ln46_fu_1394_p1(11 downto 8),
      S(3) => ram_reg_4_i_22_n_5,
      S(2) => ram_reg_4_i_23_n_5,
      S(1) => ram_reg_4_i_24_n_5,
      S(0) => ram_reg_4_i_25_n_5
    );
ram_reg_6_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AA56A6"
    )
        port map (
      I0 => sext_ln39_3_fu_1376_p1(15),
      I1 => buffer_0_reg_569(15),
      I2 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I3 => sext_ln34_reg_1554(15),
      I4 => and_ln32_reg_1593_pp1_iter3_reg,
      O => ram_reg_6_i_22_n_5
    );
ram_reg_6_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AA56A6"
    )
        port map (
      I0 => sext_ln39_3_fu_1376_p1(14),
      I1 => buffer_0_reg_569(14),
      I2 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I3 => sext_ln34_reg_1554(15),
      I4 => and_ln32_reg_1593_pp1_iter3_reg,
      O => ram_reg_6_i_23_n_5
    );
ram_reg_6_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AA56A6"
    )
        port map (
      I0 => sext_ln39_3_fu_1376_p1(13),
      I1 => buffer_0_reg_569(13),
      I2 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I3 => sext_ln34_reg_1554(15),
      I4 => and_ln32_reg_1593_pp1_iter3_reg,
      O => ram_reg_6_i_24_n_5
    );
ram_reg_6_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AA56A6"
    )
        port map (
      I0 => sext_ln39_3_fu_1376_p1(12),
      I1 => buffer_0_reg_569(12),
      I2 => icmp_ln33_reg_1583_pp1_iter3_reg,
      I3 => sext_ln34_reg_1554(12),
      I4 => and_ln32_reg_1593_pp1_iter3_reg,
      O => ram_reg_6_i_25_n_5
    );
ram_reg_6_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_4_i_9_n_5,
      CO(3) => ram_reg_6_i_9_n_5,
      CO(2) => ram_reg_6_i_9_n_6,
      CO(1) => ram_reg_6_i_9_n_7,
      CO(0) => ram_reg_6_i_9_n_8,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln39_3_fu_1376_p1(15 downto 12),
      O(3 downto 0) => trunc_ln46_fu_1394_p1(15 downto 12),
      S(3) => ram_reg_6_i_22_n_5,
      S(2) => ram_reg_6_i_23_n_5,
      S(1) => ram_reg_6_i_24_n_5,
      S(0) => ram_reg_6_i_25_n_5
    );
\select_ln32_4_reg_1588[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_h_0_reg_536_reg(0),
      I1 => icmp_ln33_fu_1086_p2,
      O => select_ln32_4_fu_1130_p3(1)
    );
\select_ln32_4_reg_1588[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"36"
    )
        port map (
      I0 => out_h_0_reg_536_reg(0),
      I1 => out_h_0_reg_536_reg(1),
      I2 => icmp_ln33_fu_1086_p2,
      O => select_ln32_4_fu_1130_p3(2)
    );
\select_ln32_4_reg_1588[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F1E"
    )
        port map (
      I0 => out_h_0_reg_536_reg(0),
      I1 => out_h_0_reg_536_reg(1),
      I2 => out_h_0_reg_536_reg(2),
      I3 => icmp_ln33_fu_1086_p2,
      O => select_ln32_4_fu_1130_p3(3)
    );
\select_ln32_4_reg_1588[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF0F01E"
    )
        port map (
      I0 => out_h_0_reg_536_reg(2),
      I1 => out_h_0_reg_536_reg(1),
      I2 => out_h_0_reg_536_reg(3),
      I3 => out_h_0_reg_536_reg(0),
      I4 => icmp_ln33_fu_1086_p2,
      O => select_ln32_4_fu_1130_p3(4)
    );
\select_ln32_4_reg_1588[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F300CF2"
    )
        port map (
      I0 => out_h_0_reg_536_reg(2),
      I1 => out_h_0_reg_536_reg(0),
      I2 => out_h_0_reg_536_reg(3),
      I3 => out_h_0_reg_536_reg(1),
      I4 => icmp_ln33_fu_1086_p2,
      O => select_ln32_4_fu_1130_p3(5)
    );
\select_ln32_4_reg_1588[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7B04BA44"
    )
        port map (
      I0 => out_h_0_reg_536_reg(1),
      I1 => out_h_0_reg_536_reg(3),
      I2 => out_h_0_reg_536_reg(0),
      I3 => out_h_0_reg_536_reg(2),
      I4 => icmp_ln33_fu_1086_p2,
      O => select_ln32_4_fu_1130_p3(6)
    );
\select_ln32_4_reg_1588[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E00FA00"
    )
        port map (
      I0 => out_h_0_reg_536_reg(2),
      I1 => out_h_0_reg_536_reg(0),
      I2 => out_h_0_reg_536_reg(1),
      I3 => out_h_0_reg_536_reg(3),
      I4 => icmp_ln33_fu_1086_p2,
      O => select_ln32_4_fu_1130_p3(7)
    );
\select_ln32_4_reg_1588_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_17,
      D => select_ln32_4_fu_1130_p3(1),
      Q => select_ln32_4_reg_1588_reg(0),
      R => '0'
    );
\select_ln32_4_reg_1588_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_17,
      D => select_ln32_4_fu_1130_p3(2),
      Q => select_ln32_4_reg_1588_reg(1),
      R => '0'
    );
\select_ln32_4_reg_1588_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_17,
      D => select_ln32_4_fu_1130_p3(3),
      Q => select_ln32_4_reg_1588_reg(2),
      R => '0'
    );
\select_ln32_4_reg_1588_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_17,
      D => select_ln32_4_fu_1130_p3(4),
      Q => select_ln32_4_reg_1588_reg(3),
      R => '0'
    );
\select_ln32_4_reg_1588_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_17,
      D => select_ln32_4_fu_1130_p3(5),
      Q => select_ln32_4_reg_1588_reg(4),
      R => '0'
    );
\select_ln32_4_reg_1588_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_17,
      D => select_ln32_4_fu_1130_p3(6),
      Q => select_ln32_4_reg_1588_reg(5),
      R => '0'
    );
\select_ln32_4_reg_1588_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_17,
      D => select_ln32_4_fu_1130_p3(7),
      Q => select_ln32_4_reg_1588_reg(6),
      R => '0'
    );
\select_ln36_4_reg_1603[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => icmp_ln31_fu_1068_p2,
      I2 => p_1_in,
      I3 => icmp_ln33_fu_1086_p2,
      O => \select_ln36_4_reg_1603[3]_i_1_n_5\
    );
\select_ln36_4_reg_1603_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => select_ln36_4_reg_1603(0),
      Q => \select_ln36_4_reg_1603_pp1_iter1_reg_reg_n_5_[0]\,
      R => '0'
    );
\select_ln36_4_reg_1603_pp1_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => select_ln36_4_reg_1603(1),
      Q => \select_ln36_4_reg_1603_pp1_iter1_reg_reg_n_5_[1]\,
      R => '0'
    );
\select_ln36_4_reg_1603_pp1_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => select_ln36_4_reg_1603(2),
      Q => p_2_in,
      R => '0'
    );
\select_ln36_4_reg_1603_pp1_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => select_ln36_4_reg_1603(3),
      Q => \select_ln36_4_reg_1603_pp1_iter1_reg_reg_n_5_[3]\,
      R => '0'
    );
\select_ln36_4_reg_1603_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_17,
      D => ap_phi_mux_in_d_0_phi_fu_583_p4(0),
      Q => select_ln36_4_reg_1603(0),
      R => \select_ln36_4_reg_1603[3]_i_1_n_5\
    );
\select_ln36_4_reg_1603_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_17,
      D => ap_phi_mux_in_d_0_phi_fu_583_p4(1),
      Q => select_ln36_4_reg_1603(1),
      R => \select_ln36_4_reg_1603[3]_i_1_n_5\
    );
\select_ln36_4_reg_1603_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_17,
      D => ap_phi_mux_in_d_0_phi_fu_583_p4(2),
      Q => select_ln36_4_reg_1603(2),
      R => \select_ln36_4_reg_1603[3]_i_1_n_5\
    );
\select_ln36_4_reg_1603_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_17,
      D => ap_phi_mux_in_d_0_phi_fu_583_p4(3),
      Q => select_ln36_4_reg_1603(3),
      R => \select_ln36_4_reg_1603[3]_i_1_n_5\
    );
\select_ln36_5_reg_1609[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1D00E2"
    )
        port map (
      I0 => out_w_0_reg_558(0),
      I1 => in_d_0_reg_5791,
      I2 => select_ln36_5_reg_1609(0),
      I3 => icmp_ln33_fu_1086_p2,
      I4 => p_1_in,
      O => select_ln36_5_fu_1196_p3(0)
    );
\select_ln36_5_reg_1609[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA56A60000FC0C"
    )
        port map (
      I0 => select_ln32_fu_1092_p3(0),
      I1 => out_w_0_reg_558(1),
      I2 => in_d_0_reg_5791,
      I3 => select_ln36_5_reg_1609(1),
      I4 => icmp_ln33_fu_1086_p2,
      I5 => p_1_in,
      O => select_ln36_5_fu_1196_p3(1)
    );
\select_ln36_5_reg_1609[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA56A60000FC0C"
    )
        port map (
      I0 => network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_23,
      I1 => out_w_0_reg_558(2),
      I2 => in_d_0_reg_5791,
      I3 => select_ln36_5_reg_1609(2),
      I4 => icmp_ln33_fu_1086_p2,
      I5 => p_1_in,
      O => select_ln36_5_fu_1196_p3(2)
    );
\select_ln36_5_reg_1609[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => icmp_ln31_fu_1068_p2,
      I2 => ap_enable_reg_pp1_iter0,
      O => indvar_flatten18_reg_5250
    );
\select_ln36_5_reg_1609[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAFEAE"
    )
        port map (
      I0 => network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_22,
      I1 => out_w_0_reg_558(3),
      I2 => in_d_0_reg_5791,
      I3 => select_ln36_5_reg_1609(3),
      I4 => icmp_ln33_fu_1086_p2,
      I5 => p_1_in,
      O => select_ln36_5_fu_1196_p3(3)
    );
\select_ln36_5_reg_1609_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5250,
      D => select_ln36_5_fu_1196_p3(0),
      Q => select_ln36_5_reg_1609(0),
      R => '0'
    );
\select_ln36_5_reg_1609_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5250,
      D => select_ln36_5_fu_1196_p3(1),
      Q => select_ln36_5_reg_1609(1),
      R => '0'
    );
\select_ln36_5_reg_1609_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5250,
      D => select_ln36_5_fu_1196_p3(2),
      Q => select_ln36_5_reg_1609(2),
      R => '0'
    );
\select_ln36_5_reg_1609_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_5250,
      D => select_ln36_5_fu_1196_p3(3),
      Q => select_ln36_5_reg_1609(3),
      R => '0'
    );
\sext_ln34_reg_1554[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E71D"
    )
        port map (
      I0 => \out_d_0_reg_492_reg_n_5_[3]\,
      I1 => \out_d_0_reg_492_reg_n_5_[2]\,
      I2 => \out_d_0_reg_492_reg_n_5_[1]\,
      I3 => \out_d_0_reg_492_reg_n_5_[0]\,
      O => mux_4_0(0)
    );
\sext_ln34_reg_1554[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"68D0"
    )
        port map (
      I0 => \out_d_0_reg_492_reg_n_5_[3]\,
      I1 => \out_d_0_reg_492_reg_n_5_[2]\,
      I2 => \out_d_0_reg_492_reg_n_5_[0]\,
      I3 => \out_d_0_reg_492_reg_n_5_[1]\,
      O => mux_4_0(10)
    );
\sext_ln34_reg_1554[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"86F8"
    )
        port map (
      I0 => \out_d_0_reg_492_reg_n_5_[3]\,
      I1 => \out_d_0_reg_492_reg_n_5_[2]\,
      I2 => \out_d_0_reg_492_reg_n_5_[0]\,
      I3 => \out_d_0_reg_492_reg_n_5_[1]\,
      O => mux_4_0(11)
    );
\sext_ln34_reg_1554[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7A6F"
    )
        port map (
      I0 => \out_d_0_reg_492_reg_n_5_[3]\,
      I1 => \out_d_0_reg_492_reg_n_5_[2]\,
      I2 => \out_d_0_reg_492_reg_n_5_[1]\,
      I3 => \out_d_0_reg_492_reg_n_5_[0]\,
      O => mux_4_0(12)
    );
\sext_ln34_reg_1554[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA8AA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \out_d_0_reg_492_reg_n_5_[1]\,
      I2 => \out_d_0_reg_492_reg_n_5_[0]\,
      I3 => \out_d_0_reg_492_reg_n_5_[4]\,
      I4 => \out_d_0_reg_492_reg_n_5_[2]\,
      I5 => \out_d_0_reg_492_reg_n_5_[3]\,
      O => i_0_reg_5140
    );
\sext_ln34_reg_1554[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"76AA"
    )
        port map (
      I0 => \out_d_0_reg_492_reg_n_5_[3]\,
      I1 => \out_d_0_reg_492_reg_n_5_[2]\,
      I2 => \out_d_0_reg_492_reg_n_5_[0]\,
      I3 => \out_d_0_reg_492_reg_n_5_[1]\,
      O => mux_4_0(15)
    );
\sext_ln34_reg_1554[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5245"
    )
        port map (
      I0 => \out_d_0_reg_492_reg_n_5_[3]\,
      I1 => \out_d_0_reg_492_reg_n_5_[0]\,
      I2 => \out_d_0_reg_492_reg_n_5_[2]\,
      I3 => \out_d_0_reg_492_reg_n_5_[1]\,
      O => mux_4_0(1)
    );
\sext_ln34_reg_1554[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1663"
    )
        port map (
      I0 => \out_d_0_reg_492_reg_n_5_[3]\,
      I1 => \out_d_0_reg_492_reg_n_5_[2]\,
      I2 => \out_d_0_reg_492_reg_n_5_[0]\,
      I3 => \out_d_0_reg_492_reg_n_5_[1]\,
      O => mux_4_0(2)
    );
\sext_ln34_reg_1554[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"34DF"
    )
        port map (
      I0 => \out_d_0_reg_492_reg_n_5_[3]\,
      I1 => \out_d_0_reg_492_reg_n_5_[2]\,
      I2 => \out_d_0_reg_492_reg_n_5_[1]\,
      I3 => \out_d_0_reg_492_reg_n_5_[0]\,
      O => mux_4_0(3)
    );
\sext_ln34_reg_1554[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"30B7"
    )
        port map (
      I0 => \out_d_0_reg_492_reg_n_5_[3]\,
      I1 => \out_d_0_reg_492_reg_n_5_[2]\,
      I2 => \out_d_0_reg_492_reg_n_5_[1]\,
      I3 => \out_d_0_reg_492_reg_n_5_[0]\,
      O => mux_4_0(4)
    );
\sext_ln34_reg_1554[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C718"
    )
        port map (
      I0 => \out_d_0_reg_492_reg_n_5_[3]\,
      I1 => \out_d_0_reg_492_reg_n_5_[1]\,
      I2 => \out_d_0_reg_492_reg_n_5_[2]\,
      I3 => \out_d_0_reg_492_reg_n_5_[0]\,
      O => mux_4_0(5)
    );
\sext_ln34_reg_1554[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C397"
    )
        port map (
      I0 => \out_d_0_reg_492_reg_n_5_[3]\,
      I1 => \out_d_0_reg_492_reg_n_5_[2]\,
      I2 => \out_d_0_reg_492_reg_n_5_[1]\,
      I3 => \out_d_0_reg_492_reg_n_5_[0]\,
      O => mux_4_0(6)
    );
\sext_ln34_reg_1554[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDF8"
    )
        port map (
      I0 => \out_d_0_reg_492_reg_n_5_[3]\,
      I1 => \out_d_0_reg_492_reg_n_5_[2]\,
      I2 => \out_d_0_reg_492_reg_n_5_[0]\,
      I3 => \out_d_0_reg_492_reg_n_5_[1]\,
      O => mux_4_0(7)
    );
\sext_ln34_reg_1554[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C28"
    )
        port map (
      I0 => \out_d_0_reg_492_reg_n_5_[3]\,
      I1 => \out_d_0_reg_492_reg_n_5_[2]\,
      I2 => \out_d_0_reg_492_reg_n_5_[0]\,
      I3 => \out_d_0_reg_492_reg_n_5_[1]\,
      O => mux_4_0(8)
    );
\sext_ln34_reg_1554[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3CC6"
    )
        port map (
      I0 => \out_d_0_reg_492_reg_n_5_[3]\,
      I1 => \out_d_0_reg_492_reg_n_5_[2]\,
      I2 => \out_d_0_reg_492_reg_n_5_[1]\,
      I3 => \out_d_0_reg_492_reg_n_5_[0]\,
      O => mux_4_0(9)
    );
\sext_ln34_reg_1554_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5140,
      D => mux_4_0(0),
      Q => sext_ln34_reg_1554(0),
      R => '0'
    );
\sext_ln34_reg_1554_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5140,
      D => mux_4_0(10),
      Q => sext_ln34_reg_1554(10),
      R => '0'
    );
\sext_ln34_reg_1554_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5140,
      D => mux_4_0(11),
      Q => sext_ln34_reg_1554(11),
      R => '0'
    );
\sext_ln34_reg_1554_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5140,
      D => mux_4_0(12),
      Q => sext_ln34_reg_1554(12),
      R => '0'
    );
\sext_ln34_reg_1554_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5140,
      D => mux_4_0(15),
      Q => sext_ln34_reg_1554(15),
      R => '0'
    );
\sext_ln34_reg_1554_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5140,
      D => mux_4_0(1),
      Q => sext_ln34_reg_1554(1),
      R => '0'
    );
\sext_ln34_reg_1554_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5140,
      D => mux_4_0(2),
      Q => sext_ln34_reg_1554(2),
      R => '0'
    );
\sext_ln34_reg_1554_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5140,
      D => mux_4_0(3),
      Q => sext_ln34_reg_1554(3),
      R => '0'
    );
\sext_ln34_reg_1554_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5140,
      D => mux_4_0(4),
      Q => sext_ln34_reg_1554(4),
      R => '0'
    );
\sext_ln34_reg_1554_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5140,
      D => mux_4_0(5),
      Q => sext_ln34_reg_1554(5),
      R => '0'
    );
\sext_ln34_reg_1554_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5140,
      D => mux_4_0(6),
      Q => sext_ln34_reg_1554(6),
      R => '0'
    );
\sext_ln34_reg_1554_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5140,
      D => mux_4_0(7),
      Q => sext_ln34_reg_1554(7),
      R => '0'
    );
\sext_ln34_reg_1554_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5140,
      D => mux_4_0(8),
      Q => sext_ln34_reg_1554(8),
      R => '0'
    );
\sext_ln34_reg_1554_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5140,
      D => mux_4_0(9),
      Q => sext_ln34_reg_1554(9),
      R => '0'
    );
\shl_ln_reg_1561_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5140,
      D => \out_d_0_reg_492_reg_n_5_[0]\,
      Q => shl_ln_reg_1561(3),
      R => '0'
    );
\shl_ln_reg_1561_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5140,
      D => \out_d_0_reg_492_reg_n_5_[1]\,
      Q => shl_ln_reg_1561(4),
      R => '0'
    );
\shl_ln_reg_1561_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5140,
      D => \out_d_0_reg_492_reg_n_5_[2]\,
      Q => shl_ln_reg_1561(5),
      R => '0'
    );
\shl_ln_reg_1561_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_5140,
      D => \out_d_0_reg_492_reg_n_5_[3]\,
      Q => shl_ln_reg_1561(6),
      R => '0'
    );
\zext_ln24_reg_1535_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_503(10),
      Q => zext_ln24_reg_1535(10),
      R => '0'
    );
\zext_ln24_reg_1535_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_503(11),
      Q => zext_ln24_reg_1535(11),
      R => '0'
    );
\zext_ln24_reg_1535_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_503(1),
      Q => zext_ln24_reg_1535(1),
      R => '0'
    );
\zext_ln24_reg_1535_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_503(2),
      Q => zext_ln24_reg_1535(2),
      R => '0'
    );
\zext_ln24_reg_1535_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_503(3),
      Q => zext_ln24_reg_1535(3),
      R => '0'
    );
\zext_ln24_reg_1535_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_503(4),
      Q => zext_ln24_reg_1535(4),
      R => '0'
    );
\zext_ln24_reg_1535_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_503(5),
      Q => zext_ln24_reg_1535(5),
      R => '0'
    );
\zext_ln24_reg_1535_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_503(6),
      Q => zext_ln24_reg_1535(6),
      R => '0'
    );
\zext_ln24_reg_1535_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_503(7),
      Q => zext_ln24_reg_1535(7),
      R => '0'
    );
\zext_ln24_reg_1535_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_503(8),
      Q => zext_ln24_reg_1535(8),
      R => '0'
    );
\zext_ln24_reg_1535_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => phi_mul_reg_503(9),
      Q => zext_ln24_reg_1535(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_4 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[39]\ : out STD_LOGIC;
    output_r_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    \add_ln47_reg_1030_pp1_iter3_reg_reg[10]_0\ : out STD_LOGIC;
    output_r_address0 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    input_r_address0 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    trunc_ln46_fu_816_p1 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_pointwise_conv2d_fix_4_fu_497_ap_start_reg : in STD_LOGIC;
    MemBank_B_address011_out : in STD_LOGIC;
    grp_padding2d_fix16_fu_503_input_r_ce0 : in STD_LOGIC;
    MemBank_B_address010_out : in STD_LOGIC;
    grp_padding2d_fix16_fu_503_output_r_we0 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_4 is
  signal A : STD_LOGIC_VECTOR ( 4 to 4 );
  signal add_ln47_fu_684_p2 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal add_ln47_reg_1030 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln47_reg_10300 : STD_LOGIC;
  signal \add_ln47_reg_1030[5]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln47_reg_1030[5]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln47_reg_1030[5]_i_4_n_5\ : STD_LOGIC;
  signal add_ln47_reg_1030_pp1_iter2_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \add_ln47_reg_1030_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln47_reg_1030_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln47_reg_1030_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln47_reg_1030_reg[5]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln47_reg_1030_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln47_reg_1030_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln47_reg_1030_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln47_reg_1030_reg[9]_i_1_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[1]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter0_i_1__2_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter1_i_1__2_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp1_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter3 : STD_LOGIC;
  signal ap_phi_mux_in_d_0_phi_fu_303_p4 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal buffer_0_reg_2870 : STD_LOGIC;
  signal \buffer_0_reg_287[0]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287[0]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287[0]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287[0]_i_6_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287[12]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287[12]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287[12]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287[12]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287[16]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287[16]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287[16]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287[16]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287[20]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287[20]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287[20]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287[20]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287[4]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287[4]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287[4]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287[4]_i_5_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287[8]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287[8]_i_3_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287[8]_i_4_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287[8]_i_5_n_5\ : STD_LOGIC;
  signal buffer_0_reg_287_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \buffer_0_reg_287_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[20]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[20]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[20]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[20]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[20]_i_1_n_9\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \buffer_0_reg_287_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_497_ap_done : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_497_ap_ready : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_497_output_r_address0 : STD_LOGIC_VECTOR ( 13 to 13 );
  signal \i_0_reg_232[4]_i_2_n_5\ : STD_LOGIC;
  signal i_0_reg_232_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal i_fu_316_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal icmp_ln31_fu_488_p2 : STD_LOGIC;
  signal icmp_ln31_reg_965_pp1_iter1_reg : STD_LOGIC;
  signal icmp_ln31_reg_965_pp1_iter2_reg : STD_LOGIC;
  signal icmp_ln31_reg_965_pp1_iter3_reg : STD_LOGIC;
  signal \icmp_ln31_reg_965_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln36_1_fu_679_p2 : STD_LOGIC;
  signal icmp_ln36_1_reg_1026 : STD_LOGIC;
  signal \icmp_ln36_1_reg_1026[0]_i_1_n_5\ : STD_LOGIC;
  signal icmp_ln36_1_reg_1026_pp1_iter2_reg : STD_LOGIC;
  signal icmp_ln36_1_reg_1026_pp1_iter3_reg : STD_LOGIC;
  signal in_d_0_reg_299 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal in_d_fu_642_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal in_d_reg_1010 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \in_d_reg_1010[4]_i_2_n_5\ : STD_LOGIC;
  signal indvar_flatten18_reg_2430 : STD_LOGIC;
  signal \indvar_flatten18_reg_243[0]_i_2_n_5\ : STD_LOGIC;
  signal indvar_flatten18_reg_243_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \indvar_flatten18_reg_243_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten18_reg_243_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_265[6]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_265[7]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_265[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_265[9]_i_2_n_5\ : STD_LOGIC;
  signal indvar_flatten_reg_265_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal kernel_buffer_15_10_fu_182 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal kernel_buffer_15_11_fu_186 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal kernel_buffer_15_12_fu_190 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal kernel_buffer_15_13_fu_194 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal kernel_buffer_15_14_fu_198 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal kernel_buffer_15_15_fu_202 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \kernel_buffer_15_15_fu_202[0]_i_1_n_5\ : STD_LOGIC;
  signal \kernel_buffer_15_15_fu_202[10]_i_1_n_5\ : STD_LOGIC;
  signal \kernel_buffer_15_15_fu_202[11]_i_1_n_5\ : STD_LOGIC;
  signal \kernel_buffer_15_15_fu_202[12]_i_1_n_5\ : STD_LOGIC;
  signal \kernel_buffer_15_15_fu_202[13]_i_1_n_5\ : STD_LOGIC;
  signal \kernel_buffer_15_15_fu_202[15]_i_2_n_5\ : STD_LOGIC;
  signal \kernel_buffer_15_15_fu_202[1]_i_1_n_5\ : STD_LOGIC;
  signal \kernel_buffer_15_15_fu_202[2]_i_1_n_5\ : STD_LOGIC;
  signal \kernel_buffer_15_15_fu_202[3]_i_1_n_5\ : STD_LOGIC;
  signal \kernel_buffer_15_15_fu_202[4]_i_1_n_5\ : STD_LOGIC;
  signal \kernel_buffer_15_15_fu_202[5]_i_1_n_5\ : STD_LOGIC;
  signal \kernel_buffer_15_15_fu_202[6]_i_1_n_5\ : STD_LOGIC;
  signal \kernel_buffer_15_15_fu_202[7]_i_1_n_5\ : STD_LOGIC;
  signal \kernel_buffer_15_15_fu_202[8]_i_1_n_5\ : STD_LOGIC;
  signal \kernel_buffer_15_15_fu_202[9]_i_1_n_5\ : STD_LOGIC;
  signal kernel_buffer_15_1_fu_146 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \kernel_buffer_15_1_fu_146[15]_i_1_n_5\ : STD_LOGIC;
  signal kernel_buffer_15_2_fu_150 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \kernel_buffer_15_2_fu_150[15]_i_1_n_5\ : STD_LOGIC;
  signal kernel_buffer_15_3_fu_154 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal kernel_buffer_15_4_fu_158 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal kernel_buffer_15_5_fu_162 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal kernel_buffer_15_6_fu_166 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal kernel_buffer_15_7_fu_170 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal kernel_buffer_15_8_fu_174 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \kernel_buffer_15_8_fu_174[15]_i_1_n_5\ : STD_LOGIC;
  signal kernel_buffer_15_9_fu_178 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal kernel_buffer_15_fu_142 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mul_ln39_fu_777_p2_i_1_n_5 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_100 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_101 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_102 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_103 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_104 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_105 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_106 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_107 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_108 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_109 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_110 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_111 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_112 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_113 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_114 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_115 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_116 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_117 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_118 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_119 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_120 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_121 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_122 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_123 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_124 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_125 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_126 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_127 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_128 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_129 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_130 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_131 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_132 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_133 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_134 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_135 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_136 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_137 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_138 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_139 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_140 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_141 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_142 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_143 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_144 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_145 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_146 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_147 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_148 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_149 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_150 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_151 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_152 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_153 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_154 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_155 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_156 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_157 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_158 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_63 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_64 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_65 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_66 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_67 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_68 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_69 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_70 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_71 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_72 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_73 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_74 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_75 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_76 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_77 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_78 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_79 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_80 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_81 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_82 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_83 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_84 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_85 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_86 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_87 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_88 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_89 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_90 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_91 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_92 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_93 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_94 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_95 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_96 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_97 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_98 : STD_LOGIC;
  signal mul_ln39_fu_777_p2_n_99 : STD_LOGIC;
  signal \mul_ln39_reg_1045[16]_i_1_n_5\ : STD_LOGIC;
  signal mul_ln39_reg_1045_reg_n_63 : STD_LOGIC;
  signal mul_ln39_reg_1045_reg_n_64 : STD_LOGIC;
  signal mul_ln39_reg_1045_reg_n_65 : STD_LOGIC;
  signal mul_ln39_reg_1045_reg_n_66 : STD_LOGIC;
  signal mul_ln39_reg_1045_reg_n_67 : STD_LOGIC;
  signal mul_ln39_reg_1045_reg_n_68 : STD_LOGIC;
  signal mul_ln39_reg_1045_reg_n_69 : STD_LOGIC;
  signal mul_ln39_reg_1045_reg_n_70 : STD_LOGIC;
  signal mul_ln39_reg_1045_reg_n_71 : STD_LOGIC;
  signal mul_ln39_reg_1045_reg_n_72 : STD_LOGIC;
  signal mul_ln39_reg_1045_reg_n_73 : STD_LOGIC;
  signal mul_ln39_reg_1045_reg_n_74 : STD_LOGIC;
  signal mul_ln39_reg_1045_reg_n_75 : STD_LOGIC;
  signal mul_ln39_reg_1045_reg_n_76 : STD_LOGIC;
  signal mul_ln39_reg_1045_reg_n_77 : STD_LOGIC;
  signal mul_ln39_reg_1045_reg_n_78 : STD_LOGIC;
  signal mul_ln39_reg_1045_reg_n_79 : STD_LOGIC;
  signal mul_ln39_reg_1045_reg_n_80 : STD_LOGIC;
  signal mul_ln39_reg_1045_reg_n_81 : STD_LOGIC;
  signal mul_ln39_reg_1045_reg_n_82 : STD_LOGIC;
  signal mul_ln39_reg_1045_reg_n_83 : STD_LOGIC;
  signal mul_ln39_reg_1045_reg_n_84 : STD_LOGIC;
  signal mul_ln39_reg_1045_reg_n_85 : STD_LOGIC;
  signal mul_ln39_reg_1045_reg_n_86 : STD_LOGIC;
  signal mul_ln39_reg_1045_reg_n_87 : STD_LOGIC;
  signal mul_ln39_reg_1045_reg_n_88 : STD_LOGIC;
  signal mul_ln39_reg_1045_reg_n_89 : STD_LOGIC;
  signal mul_ln39_reg_1045_reg_n_90 : STD_LOGIC;
  signal mul_ln39_reg_1045_reg_n_91 : STD_LOGIC;
  signal mul_ln39_reg_1045_reg_n_92 : STD_LOGIC;
  signal mul_ln39_reg_1045_reg_n_93 : STD_LOGIC;
  signal mul_ln39_reg_1045_reg_n_94 : STD_LOGIC;
  signal mul_ln39_reg_1045_reg_n_95 : STD_LOGIC;
  signal network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_24 : STD_LOGIC;
  signal network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_25 : STD_LOGIC;
  signal network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_26 : STD_LOGIC;
  signal network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_27 : STD_LOGIC;
  signal network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_28 : STD_LOGIC;
  signal network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_29 : STD_LOGIC;
  signal network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_39 : STD_LOGIC;
  signal or_ln36_reg_984 : STD_LOGIC;
  signal or_ln36_reg_9840 : STD_LOGIC;
  signal or_ln36_reg_984_pp1_iter1_reg : STD_LOGIC;
  signal or_ln36_reg_984_pp1_iter2_reg : STD_LOGIC;
  signal or_ln36_reg_984_pp1_iter3_reg : STD_LOGIC;
  signal \out_h_0_reg_254[0]_i_1_n_5\ : STD_LOGIC;
  signal \out_h_0_reg_254[2]_i_1_n_5\ : STD_LOGIC;
  signal \out_h_0_reg_254[3]_i_1_n_5\ : STD_LOGIC;
  signal \out_h_0_reg_254[4]_i_1_n_5\ : STD_LOGIC;
  signal out_h_0_reg_254_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_h_fu_500_p2 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal out_w_0_reg_276 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^output_r_ce0\ : STD_LOGIC;
  signal p_0_in1_out : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal ram_reg_0_i_483_n_6 : STD_LOGIC;
  signal ram_reg_0_i_483_n_7 : STD_LOGIC;
  signal ram_reg_0_i_483_n_8 : STD_LOGIC;
  signal ram_reg_0_i_484_n_5 : STD_LOGIC;
  signal ram_reg_0_i_484_n_6 : STD_LOGIC;
  signal ram_reg_0_i_484_n_7 : STD_LOGIC;
  signal ram_reg_0_i_484_n_8 : STD_LOGIC;
  signal ram_reg_0_i_580_n_5 : STD_LOGIC;
  signal ram_reg_0_i_580_n_6 : STD_LOGIC;
  signal ram_reg_0_i_580_n_7 : STD_LOGIC;
  signal ram_reg_0_i_580_n_8 : STD_LOGIC;
  signal ram_reg_0_i_581_n_5 : STD_LOGIC;
  signal ram_reg_0_i_582_n_5 : STD_LOGIC;
  signal ram_reg_0_i_583_n_5 : STD_LOGIC;
  signal ram_reg_0_i_584_n_5 : STD_LOGIC;
  signal ram_reg_0_i_585_n_5 : STD_LOGIC;
  signal ram_reg_0_i_586_n_5 : STD_LOGIC;
  signal ram_reg_0_i_587_n_5 : STD_LOGIC;
  signal ram_reg_0_i_588_n_5 : STD_LOGIC;
  signal ram_reg_0_i_589_n_5 : STD_LOGIC;
  signal ram_reg_0_i_590_n_5 : STD_LOGIC;
  signal ram_reg_0_i_591_n_5 : STD_LOGIC;
  signal ram_reg_0_i_627_n_5 : STD_LOGIC;
  signal ram_reg_0_i_628_n_5 : STD_LOGIC;
  signal ram_reg_0_i_629_n_5 : STD_LOGIC;
  signal ram_reg_0_i_630_n_5 : STD_LOGIC;
  signal ram_reg_0_i_631_n_5 : STD_LOGIC;
  signal ram_reg_2_i_28_n_5 : STD_LOGIC;
  signal ram_reg_2_i_28_n_6 : STD_LOGIC;
  signal ram_reg_2_i_28_n_7 : STD_LOGIC;
  signal ram_reg_2_i_28_n_8 : STD_LOGIC;
  signal ram_reg_2_i_29_n_5 : STD_LOGIC;
  signal ram_reg_2_i_30_n_5 : STD_LOGIC;
  signal ram_reg_2_i_31_n_5 : STD_LOGIC;
  signal ram_reg_2_i_32_n_5 : STD_LOGIC;
  signal ram_reg_4_i_26_n_5 : STD_LOGIC;
  signal ram_reg_4_i_26_n_6 : STD_LOGIC;
  signal ram_reg_4_i_26_n_7 : STD_LOGIC;
  signal ram_reg_4_i_26_n_8 : STD_LOGIC;
  signal ram_reg_4_i_27_n_5 : STD_LOGIC;
  signal ram_reg_4_i_28_n_5 : STD_LOGIC;
  signal ram_reg_4_i_29_n_5 : STD_LOGIC;
  signal ram_reg_4_i_30_n_5 : STD_LOGIC;
  signal ram_reg_6_i_26_n_5 : STD_LOGIC;
  signal ram_reg_6_i_26_n_6 : STD_LOGIC;
  signal ram_reg_6_i_26_n_7 : STD_LOGIC;
  signal ram_reg_6_i_26_n_8 : STD_LOGIC;
  signal ram_reg_6_i_27_n_5 : STD_LOGIC;
  signal ram_reg_6_i_28_n_5 : STD_LOGIC;
  signal ram_reg_6_i_29_n_5 : STD_LOGIC;
  signal ram_reg_6_i_30_n_5 : STD_LOGIC;
  signal select_ln32_1_fu_550_p3 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal select_ln32_1_reg_974 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal select_ln33_fu_654_p3 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal select_ln36_1_fu_604_p3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal select_ln36_2_fu_616_p3 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal select_ln36_2_reg_994 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sext_ln39_2_fu_798_p1 : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal tmp_2_fu_737_p18 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal trunc_ln28_fu_322_p1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trunc_ln39_reg_1005 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \trunc_ln39_reg_1005_pp1_iter1_reg_reg_n_5_[0]\ : STD_LOGIC;
  signal \trunc_ln39_reg_1005_pp1_iter1_reg_reg_n_5_[3]\ : STD_LOGIC;
  signal zext_ln36_fu_478_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_add_ln47_reg_1030_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln47_reg_1030_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln47_reg_1030_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_buffer_0_reg_287_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_indvar_flatten18_reg_243_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_indvar_flatten18_reg_243_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_mul_ln39_fu_777_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_fu_777_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_fu_777_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_fu_777_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_fu_777_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_fu_777_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_fu_777_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln39_fu_777_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln39_fu_777_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln39_reg_1045_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_reg_1045_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_reg_1045_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_reg_1045_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_reg_1045_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_reg_1045_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln39_reg_1045_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln39_reg_1045_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln39_reg_1045_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln39_reg_1045_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_ram_reg_0_i_483_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_0_i_483_O_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_ram_reg_0_i_580_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[39]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \ap_CS_fsm[40]_i_1\ : label is "soft_lutpair328";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp1_iter0_i_1__2\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp1_iter1_i_1__2\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of grp_pointwise_conv2d_fix_4_fu_497_ap_start_reg_i_1 : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \i_0_reg_232[0]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \i_0_reg_232[1]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \i_0_reg_232[2]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \i_0_reg_232[3]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \i_0_reg_232[4]_i_3\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \i_1_reg_401[9]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \in_d_reg_1010[0]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \in_d_reg_1010[2]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_265[1]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_265[2]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_265[3]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_265[4]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_265[7]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_265[8]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \kernel_buffer_15_15_fu_202[0]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \kernel_buffer_15_15_fu_202[10]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \kernel_buffer_15_15_fu_202[11]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \kernel_buffer_15_15_fu_202[12]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \kernel_buffer_15_15_fu_202[13]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \kernel_buffer_15_15_fu_202[15]_i_2\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \kernel_buffer_15_15_fu_202[1]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \kernel_buffer_15_15_fu_202[2]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \kernel_buffer_15_15_fu_202[3]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \kernel_buffer_15_15_fu_202[4]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \kernel_buffer_15_15_fu_202[5]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \kernel_buffer_15_15_fu_202[6]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \kernel_buffer_15_15_fu_202[7]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \kernel_buffer_15_15_fu_202[8]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \kernel_buffer_15_15_fu_202[9]_i_1\ : label is "soft_lutpair336";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_ln39_fu_777_p2 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \out_h_0_reg_254[1]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \out_h_0_reg_254[2]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \out_h_0_reg_254[3]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \out_h_0_reg_254[4]_i_2\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \select_ln32_1_reg_974[2]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \select_ln32_1_reg_974[3]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \select_ln32_1_reg_974[4]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \select_ln32_1_reg_974[5]_i_1\ : label is "soft_lutpair329";
begin
  output_r_ce0 <= \^output_r_ce0\;
\add_ln47_reg_1030[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => in_d_reg_1010(3),
      I2 => in_d_reg_1010(4),
      I3 => in_d_reg_1010(0),
      I4 => in_d_reg_1010(1),
      I5 => in_d_reg_1010(2),
      O => add_ln47_reg_10300
    );
\add_ln47_reg_1030[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln36_2_reg_994(2),
      I1 => select_ln32_1_reg_974(2),
      O => add_ln47_fu_684_p2(2)
    );
\add_ln47_reg_1030[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln36_2_reg_994(4),
      I1 => select_ln32_1_reg_974(4),
      O => \add_ln47_reg_1030[5]_i_2_n_5\
    );
\add_ln47_reg_1030[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln36_2_reg_994(3),
      I1 => select_ln32_1_reg_974(3),
      O => \add_ln47_reg_1030[5]_i_3_n_5\
    );
\add_ln47_reg_1030[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln36_2_reg_994(2),
      I1 => select_ln32_1_reg_974(2),
      O => \add_ln47_reg_1030[5]_i_4_n_5\
    );
\add_ln47_reg_1030_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1030(0),
      Q => add_ln47_reg_1030_pp1_iter2_reg(0),
      R => '0'
    );
\add_ln47_reg_1030_pp1_iter2_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1030(10),
      Q => add_ln47_reg_1030_pp1_iter2_reg(10),
      R => '0'
    );
\add_ln47_reg_1030_pp1_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1030(1),
      Q => add_ln47_reg_1030_pp1_iter2_reg(1),
      R => '0'
    );
\add_ln47_reg_1030_pp1_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1030(2),
      Q => add_ln47_reg_1030_pp1_iter2_reg(2),
      R => '0'
    );
\add_ln47_reg_1030_pp1_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1030(3),
      Q => add_ln47_reg_1030_pp1_iter2_reg(3),
      R => '0'
    );
\add_ln47_reg_1030_pp1_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1030(4),
      Q => add_ln47_reg_1030_pp1_iter2_reg(4),
      R => '0'
    );
\add_ln47_reg_1030_pp1_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1030(5),
      Q => add_ln47_reg_1030_pp1_iter2_reg(5),
      R => '0'
    );
\add_ln47_reg_1030_pp1_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1030(6),
      Q => add_ln47_reg_1030_pp1_iter2_reg(6),
      R => '0'
    );
\add_ln47_reg_1030_pp1_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1030(7),
      Q => add_ln47_reg_1030_pp1_iter2_reg(7),
      R => '0'
    );
\add_ln47_reg_1030_pp1_iter2_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1030(8),
      Q => add_ln47_reg_1030_pp1_iter2_reg(8),
      R => '0'
    );
\add_ln47_reg_1030_pp1_iter2_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1030(9),
      Q => add_ln47_reg_1030_pp1_iter2_reg(9),
      R => '0'
    );
\add_ln47_reg_1030_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1030_pp1_iter2_reg(0),
      Q => output_r_address0(0),
      R => '0'
    );
\add_ln47_reg_1030_pp1_iter3_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1030_pp1_iter2_reg(10),
      Q => grp_pointwise_conv2d_fix_4_fu_497_output_r_address0(13),
      R => '0'
    );
\add_ln47_reg_1030_pp1_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1030_pp1_iter2_reg(1),
      Q => output_r_address0(1),
      R => '0'
    );
\add_ln47_reg_1030_pp1_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1030_pp1_iter2_reg(2),
      Q => output_r_address0(2),
      R => '0'
    );
\add_ln47_reg_1030_pp1_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1030_pp1_iter2_reg(3),
      Q => output_r_address0(3),
      R => '0'
    );
\add_ln47_reg_1030_pp1_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1030_pp1_iter2_reg(4),
      Q => output_r_address0(4),
      R => '0'
    );
\add_ln47_reg_1030_pp1_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1030_pp1_iter2_reg(5),
      Q => output_r_address0(5),
      R => '0'
    );
\add_ln47_reg_1030_pp1_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1030_pp1_iter2_reg(6),
      Q => output_r_address0(6),
      R => '0'
    );
\add_ln47_reg_1030_pp1_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1030_pp1_iter2_reg(7),
      Q => output_r_address0(7),
      R => '0'
    );
\add_ln47_reg_1030_pp1_iter3_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1030_pp1_iter2_reg(8),
      Q => output_r_address0(8),
      R => '0'
    );
\add_ln47_reg_1030_pp1_iter3_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln47_reg_1030_pp1_iter2_reg(9),
      Q => output_r_address0(9),
      R => '0'
    );
\add_ln47_reg_1030_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln47_reg_10300,
      D => select_ln36_2_reg_994(0),
      Q => add_ln47_reg_1030(0),
      R => '0'
    );
\add_ln47_reg_1030_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln47_reg_10300,
      D => add_ln47_fu_684_p2(10),
      Q => add_ln47_reg_1030(10),
      R => '0'
    );
\add_ln47_reg_1030_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln47_reg_1030_reg[9]_i_1_n_5\,
      CO(3 downto 1) => \NLW_add_ln47_reg_1030_reg[10]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => add_ln47_fu_684_p2(10),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_add_ln47_reg_1030_reg[10]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\add_ln47_reg_1030_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln47_reg_10300,
      D => select_ln36_2_reg_994(1),
      Q => add_ln47_reg_1030(1),
      R => '0'
    );
\add_ln47_reg_1030_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln47_reg_10300,
      D => add_ln47_fu_684_p2(2),
      Q => add_ln47_reg_1030(2),
      R => '0'
    );
\add_ln47_reg_1030_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln47_reg_10300,
      D => add_ln47_fu_684_p2(3),
      Q => add_ln47_reg_1030(3),
      R => '0'
    );
\add_ln47_reg_1030_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln47_reg_10300,
      D => add_ln47_fu_684_p2(4),
      Q => add_ln47_reg_1030(4),
      R => '0'
    );
\add_ln47_reg_1030_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln47_reg_10300,
      D => add_ln47_fu_684_p2(5),
      Q => add_ln47_reg_1030(5),
      R => '0'
    );
\add_ln47_reg_1030_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln47_reg_1030_reg[5]_i_1_n_5\,
      CO(2) => \add_ln47_reg_1030_reg[5]_i_1_n_6\,
      CO(1) => \add_ln47_reg_1030_reg[5]_i_1_n_7\,
      CO(0) => \add_ln47_reg_1030_reg[5]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => select_ln36_2_reg_994(4 downto 2),
      O(3 downto 1) => add_ln47_fu_684_p2(5 downto 3),
      O(0) => \NLW_add_ln47_reg_1030_reg[5]_i_1_O_UNCONNECTED\(0),
      S(3) => select_ln32_1_reg_974(5),
      S(2) => \add_ln47_reg_1030[5]_i_2_n_5\,
      S(1) => \add_ln47_reg_1030[5]_i_3_n_5\,
      S(0) => \add_ln47_reg_1030[5]_i_4_n_5\
    );
\add_ln47_reg_1030_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln47_reg_10300,
      D => add_ln47_fu_684_p2(6),
      Q => add_ln47_reg_1030(6),
      R => '0'
    );
\add_ln47_reg_1030_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln47_reg_10300,
      D => add_ln47_fu_684_p2(7),
      Q => add_ln47_reg_1030(7),
      R => '0'
    );
\add_ln47_reg_1030_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln47_reg_10300,
      D => add_ln47_fu_684_p2(8),
      Q => add_ln47_reg_1030(8),
      R => '0'
    );
\add_ln47_reg_1030_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln47_reg_10300,
      D => add_ln47_fu_684_p2(9),
      Q => add_ln47_reg_1030(9),
      R => '0'
    );
\add_ln47_reg_1030_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln47_reg_1030_reg[5]_i_1_n_5\,
      CO(3) => \add_ln47_reg_1030_reg[9]_i_1_n_5\,
      CO(2) => \add_ln47_reg_1030_reg[9]_i_1_n_6\,
      CO(1) => \add_ln47_reg_1030_reg[9]_i_1_n_7\,
      CO(0) => \add_ln47_reg_1030_reg[9]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln47_fu_684_p2(9 downto 6),
      S(3 downto 0) => select_ln32_1_reg_974(9 downto 6)
    );
\ap_CS_fsm[0]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_4_fu_497_ap_ready,
      I1 => grp_pointwise_conv2d_fix_4_fu_497_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      O => grp_pointwise_conv2d_fix_4_fu_497_ap_done
    );
\ap_CS_fsm[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_pointwise_conv2d_fix_4_fu_497_ap_start_reg,
      I2 => \i_0_reg_232[4]_i_2_n_5\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[1]\,
      I1 => i_0_reg_232_reg(2),
      I2 => i_0_reg_232_reg(0),
      I3 => i_0_reg_232_reg(3),
      I4 => i_0_reg_232_reg(1),
      I5 => i_0_reg_232_reg(4),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEEAE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => grp_pointwise_conv2d_fix_4_fu_497_ap_start_reg,
      I4 => grp_pointwise_conv2d_fix_4_fu_497_ap_ready,
      O => D(0)
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => clear,
      I1 => \ap_CS_fsm[3]_i_2_n_5\,
      I2 => ap_CS_fsm_pp1_stage0,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0BBBBBB"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter3,
      I1 => \^output_r_ce0\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_enable_reg_pp1_iter0,
      I4 => icmp_ln31_fu_488_p2,
      O => \ap_CS_fsm[3]_i_2_n_5\
    );
\ap_CS_fsm[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAA08"
    )
        port map (
      I0 => Q(2),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_pointwise_conv2d_fix_4_fu_497_ap_start_reg,
      I3 => grp_pointwise_conv2d_fix_4_fu_497_ap_ready,
      I4 => Q(3),
      O => D(1)
    );
\ap_CS_fsm[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00800080AAAA0080"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => icmp_ln31_fu_488_p2,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => \^output_r_ce0\,
      I5 => ap_enable_reg_pp1_iter3,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_pointwise_conv2d_fix_4_fu_497_ap_done,
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_reg_n_5_[1]\,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => clear,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_pp1_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => grp_pointwise_conv2d_fix_4_fu_497_ap_ready,
      R => SS(0)
    );
\ap_enable_reg_pp1_iter0_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77700000"
    )
        port map (
      I0 => icmp_ln31_fu_488_p2,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => clear,
      I3 => ap_enable_reg_pp1_iter0,
      I4 => ap_rst_n,
      O => \ap_enable_reg_pp1_iter0_i_1__2_n_5\
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp1_iter0_i_1__2_n_5\,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
\ap_enable_reg_pp1_iter1_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => icmp_ln31_fu_488_p2,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_rst_n,
      O => \ap_enable_reg_pp1_iter1_i_1__2_n_5\
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp1_iter1_i_1__2_n_5\,
      Q => ap_enable_reg_pp1_iter1,
      R => '0'
    );
ap_enable_reg_pp1_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter1,
      Q => ap_enable_reg_pp1_iter2,
      R => SS(0)
    );
ap_enable_reg_pp1_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter2,
      Q => ap_enable_reg_pp1_iter3,
      R => SS(0)
    );
ap_enable_reg_pp1_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter3,
      Q => \^output_r_ce0\,
      R => SS(0)
    );
\buffer_0_reg_287[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^output_r_ce0\,
      I1 => icmp_ln31_reg_965_pp1_iter3_reg,
      O => buffer_0_reg_2870
    );
\buffer_0_reg_287[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => sext_ln39_2_fu_798_p1(3),
      I1 => buffer_0_reg_287_reg(3),
      I2 => or_ln36_reg_984_pp1_iter3_reg,
      O => \buffer_0_reg_287[0]_i_3_n_5\
    );
\buffer_0_reg_287[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => sext_ln39_2_fu_798_p1(2),
      I1 => or_ln36_reg_984_pp1_iter3_reg,
      I2 => buffer_0_reg_287_reg(2),
      O => \buffer_0_reg_287[0]_i_4_n_5\
    );
\buffer_0_reg_287[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => sext_ln39_2_fu_798_p1(1),
      I1 => buffer_0_reg_287_reg(1),
      I2 => or_ln36_reg_984_pp1_iter3_reg,
      O => \buffer_0_reg_287[0]_i_5_n_5\
    );
\buffer_0_reg_287[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => sext_ln39_2_fu_798_p1(0),
      I1 => or_ln36_reg_984_pp1_iter3_reg,
      I2 => buffer_0_reg_287_reg(0),
      O => \buffer_0_reg_287[0]_i_6_n_5\
    );
\buffer_0_reg_287[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => sext_ln39_2_fu_798_p1(15),
      I1 => buffer_0_reg_287_reg(15),
      I2 => or_ln36_reg_984_pp1_iter3_reg,
      O => \buffer_0_reg_287[12]_i_2_n_5\
    );
\buffer_0_reg_287[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => sext_ln39_2_fu_798_p1(14),
      I1 => buffer_0_reg_287_reg(14),
      I2 => or_ln36_reg_984_pp1_iter3_reg,
      O => \buffer_0_reg_287[12]_i_3_n_5\
    );
\buffer_0_reg_287[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => sext_ln39_2_fu_798_p1(13),
      I1 => buffer_0_reg_287_reg(13),
      I2 => or_ln36_reg_984_pp1_iter3_reg,
      O => \buffer_0_reg_287[12]_i_4_n_5\
    );
\buffer_0_reg_287[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => sext_ln39_2_fu_798_p1(12),
      I1 => or_ln36_reg_984_pp1_iter3_reg,
      I2 => buffer_0_reg_287_reg(12),
      O => \buffer_0_reg_287[12]_i_5_n_5\
    );
\buffer_0_reg_287[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => sext_ln39_2_fu_798_p1(18),
      I1 => buffer_0_reg_287_reg(19),
      I2 => or_ln36_reg_984_pp1_iter3_reg,
      O => \buffer_0_reg_287[16]_i_2_n_5\
    );
\buffer_0_reg_287[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => sext_ln39_2_fu_798_p1(18),
      I1 => buffer_0_reg_287_reg(18),
      I2 => or_ln36_reg_984_pp1_iter3_reg,
      O => \buffer_0_reg_287[16]_i_3_n_5\
    );
\buffer_0_reg_287[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => sext_ln39_2_fu_798_p1(17),
      I1 => buffer_0_reg_287_reg(17),
      I2 => or_ln36_reg_984_pp1_iter3_reg,
      O => \buffer_0_reg_287[16]_i_4_n_5\
    );
\buffer_0_reg_287[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => sext_ln39_2_fu_798_p1(16),
      I1 => buffer_0_reg_287_reg(16),
      I2 => or_ln36_reg_984_pp1_iter3_reg,
      O => \buffer_0_reg_287[16]_i_5_n_5\
    );
\buffer_0_reg_287[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => sext_ln39_2_fu_798_p1(18),
      I1 => or_ln36_reg_984_pp1_iter3_reg,
      I2 => buffer_0_reg_287_reg(23),
      O => \buffer_0_reg_287[20]_i_2_n_5\
    );
\buffer_0_reg_287[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => sext_ln39_2_fu_798_p1(18),
      I1 => buffer_0_reg_287_reg(22),
      I2 => or_ln36_reg_984_pp1_iter3_reg,
      O => \buffer_0_reg_287[20]_i_3_n_5\
    );
\buffer_0_reg_287[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => sext_ln39_2_fu_798_p1(18),
      I1 => buffer_0_reg_287_reg(21),
      I2 => or_ln36_reg_984_pp1_iter3_reg,
      O => \buffer_0_reg_287[20]_i_4_n_5\
    );
\buffer_0_reg_287[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => sext_ln39_2_fu_798_p1(18),
      I1 => buffer_0_reg_287_reg(20),
      I2 => or_ln36_reg_984_pp1_iter3_reg,
      O => \buffer_0_reg_287[20]_i_5_n_5\
    );
\buffer_0_reg_287[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => sext_ln39_2_fu_798_p1(7),
      I1 => buffer_0_reg_287_reg(7),
      I2 => or_ln36_reg_984_pp1_iter3_reg,
      O => \buffer_0_reg_287[4]_i_2_n_5\
    );
\buffer_0_reg_287[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => sext_ln39_2_fu_798_p1(6),
      I1 => or_ln36_reg_984_pp1_iter3_reg,
      I2 => buffer_0_reg_287_reg(6),
      O => \buffer_0_reg_287[4]_i_3_n_5\
    );
\buffer_0_reg_287[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => sext_ln39_2_fu_798_p1(5),
      I1 => buffer_0_reg_287_reg(5),
      I2 => or_ln36_reg_984_pp1_iter3_reg,
      O => \buffer_0_reg_287[4]_i_4_n_5\
    );
\buffer_0_reg_287[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => sext_ln39_2_fu_798_p1(4),
      I1 => buffer_0_reg_287_reg(4),
      I2 => or_ln36_reg_984_pp1_iter3_reg,
      O => \buffer_0_reg_287[4]_i_5_n_5\
    );
\buffer_0_reg_287[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => sext_ln39_2_fu_798_p1(11),
      I1 => or_ln36_reg_984_pp1_iter3_reg,
      I2 => buffer_0_reg_287_reg(11),
      O => \buffer_0_reg_287[8]_i_2_n_5\
    );
\buffer_0_reg_287[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => sext_ln39_2_fu_798_p1(10),
      I1 => buffer_0_reg_287_reg(10),
      I2 => or_ln36_reg_984_pp1_iter3_reg,
      O => \buffer_0_reg_287[8]_i_3_n_5\
    );
\buffer_0_reg_287[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => sext_ln39_2_fu_798_p1(9),
      I1 => buffer_0_reg_287_reg(9),
      I2 => or_ln36_reg_984_pp1_iter3_reg,
      O => \buffer_0_reg_287[8]_i_4_n_5\
    );
\buffer_0_reg_287[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => sext_ln39_2_fu_798_p1(8),
      I1 => or_ln36_reg_984_pp1_iter3_reg,
      I2 => buffer_0_reg_287_reg(8),
      O => \buffer_0_reg_287[8]_i_5_n_5\
    );
\buffer_0_reg_287_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[0]_i_2_n_12\,
      Q => buffer_0_reg_287_reg(0),
      R => clear
    );
\buffer_0_reg_287_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buffer_0_reg_287_reg[0]_i_2_n_5\,
      CO(2) => \buffer_0_reg_287_reg[0]_i_2_n_6\,
      CO(1) => \buffer_0_reg_287_reg[0]_i_2_n_7\,
      CO(0) => \buffer_0_reg_287_reg[0]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln39_2_fu_798_p1(3 downto 0),
      O(3) => \buffer_0_reg_287_reg[0]_i_2_n_9\,
      O(2) => \buffer_0_reg_287_reg[0]_i_2_n_10\,
      O(1) => \buffer_0_reg_287_reg[0]_i_2_n_11\,
      O(0) => \buffer_0_reg_287_reg[0]_i_2_n_12\,
      S(3) => \buffer_0_reg_287[0]_i_3_n_5\,
      S(2) => \buffer_0_reg_287[0]_i_4_n_5\,
      S(1) => \buffer_0_reg_287[0]_i_5_n_5\,
      S(0) => \buffer_0_reg_287[0]_i_6_n_5\
    );
\buffer_0_reg_287_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[8]_i_1_n_10\,
      Q => buffer_0_reg_287_reg(10),
      S => clear
    );
\buffer_0_reg_287_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[8]_i_1_n_9\,
      Q => buffer_0_reg_287_reg(11),
      R => clear
    );
\buffer_0_reg_287_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[12]_i_1_n_12\,
      Q => buffer_0_reg_287_reg(12),
      R => clear
    );
\buffer_0_reg_287_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_287_reg[8]_i_1_n_5\,
      CO(3) => \buffer_0_reg_287_reg[12]_i_1_n_5\,
      CO(2) => \buffer_0_reg_287_reg[12]_i_1_n_6\,
      CO(1) => \buffer_0_reg_287_reg[12]_i_1_n_7\,
      CO(0) => \buffer_0_reg_287_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln39_2_fu_798_p1(15 downto 12),
      O(3) => \buffer_0_reg_287_reg[12]_i_1_n_9\,
      O(2) => \buffer_0_reg_287_reg[12]_i_1_n_10\,
      O(1) => \buffer_0_reg_287_reg[12]_i_1_n_11\,
      O(0) => \buffer_0_reg_287_reg[12]_i_1_n_12\,
      S(3) => \buffer_0_reg_287[12]_i_2_n_5\,
      S(2) => \buffer_0_reg_287[12]_i_3_n_5\,
      S(1) => \buffer_0_reg_287[12]_i_4_n_5\,
      S(0) => \buffer_0_reg_287[12]_i_5_n_5\
    );
\buffer_0_reg_287_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[12]_i_1_n_11\,
      Q => buffer_0_reg_287_reg(13),
      S => clear
    );
\buffer_0_reg_287_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[12]_i_1_n_10\,
      Q => buffer_0_reg_287_reg(14),
      S => clear
    );
\buffer_0_reg_287_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[12]_i_1_n_9\,
      Q => buffer_0_reg_287_reg(15),
      S => clear
    );
\buffer_0_reg_287_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[16]_i_1_n_12\,
      Q => buffer_0_reg_287_reg(16),
      S => clear
    );
\buffer_0_reg_287_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_287_reg[12]_i_1_n_5\,
      CO(3) => \buffer_0_reg_287_reg[16]_i_1_n_5\,
      CO(2) => \buffer_0_reg_287_reg[16]_i_1_n_6\,
      CO(1) => \buffer_0_reg_287_reg[16]_i_1_n_7\,
      CO(0) => \buffer_0_reg_287_reg[16]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => sext_ln39_2_fu_798_p1(18),
      DI(2 downto 0) => sext_ln39_2_fu_798_p1(18 downto 16),
      O(3) => \buffer_0_reg_287_reg[16]_i_1_n_9\,
      O(2) => \buffer_0_reg_287_reg[16]_i_1_n_10\,
      O(1) => \buffer_0_reg_287_reg[16]_i_1_n_11\,
      O(0) => \buffer_0_reg_287_reg[16]_i_1_n_12\,
      S(3) => \buffer_0_reg_287[16]_i_2_n_5\,
      S(2) => \buffer_0_reg_287[16]_i_3_n_5\,
      S(1) => \buffer_0_reg_287[16]_i_4_n_5\,
      S(0) => \buffer_0_reg_287[16]_i_5_n_5\
    );
\buffer_0_reg_287_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[16]_i_1_n_11\,
      Q => buffer_0_reg_287_reg(17),
      S => clear
    );
\buffer_0_reg_287_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[16]_i_1_n_10\,
      Q => buffer_0_reg_287_reg(18),
      S => clear
    );
\buffer_0_reg_287_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[16]_i_1_n_9\,
      Q => buffer_0_reg_287_reg(19),
      S => clear
    );
\buffer_0_reg_287_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[0]_i_2_n_11\,
      Q => buffer_0_reg_287_reg(1),
      S => clear
    );
\buffer_0_reg_287_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[20]_i_1_n_12\,
      Q => buffer_0_reg_287_reg(20),
      S => clear
    );
\buffer_0_reg_287_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_287_reg[16]_i_1_n_5\,
      CO(3) => \NLW_buffer_0_reg_287_reg[20]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \buffer_0_reg_287_reg[20]_i_1_n_6\,
      CO(1) => \buffer_0_reg_287_reg[20]_i_1_n_7\,
      CO(0) => \buffer_0_reg_287_reg[20]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => sext_ln39_2_fu_798_p1(18),
      DI(1) => sext_ln39_2_fu_798_p1(18),
      DI(0) => sext_ln39_2_fu_798_p1(18),
      O(3) => \buffer_0_reg_287_reg[20]_i_1_n_9\,
      O(2) => \buffer_0_reg_287_reg[20]_i_1_n_10\,
      O(1) => \buffer_0_reg_287_reg[20]_i_1_n_11\,
      O(0) => \buffer_0_reg_287_reg[20]_i_1_n_12\,
      S(3) => \buffer_0_reg_287[20]_i_2_n_5\,
      S(2) => \buffer_0_reg_287[20]_i_3_n_5\,
      S(1) => \buffer_0_reg_287[20]_i_4_n_5\,
      S(0) => \buffer_0_reg_287[20]_i_5_n_5\
    );
\buffer_0_reg_287_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[20]_i_1_n_11\,
      Q => buffer_0_reg_287_reg(21),
      S => clear
    );
\buffer_0_reg_287_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[20]_i_1_n_10\,
      Q => buffer_0_reg_287_reg(22),
      S => clear
    );
\buffer_0_reg_287_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[20]_i_1_n_9\,
      Q => buffer_0_reg_287_reg(23),
      S => clear
    );
\buffer_0_reg_287_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[0]_i_2_n_10\,
      Q => buffer_0_reg_287_reg(2),
      R => clear
    );
\buffer_0_reg_287_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[0]_i_2_n_9\,
      Q => buffer_0_reg_287_reg(3),
      S => clear
    );
\buffer_0_reg_287_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[4]_i_1_n_12\,
      Q => buffer_0_reg_287_reg(4),
      S => clear
    );
\buffer_0_reg_287_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_287_reg[0]_i_2_n_5\,
      CO(3) => \buffer_0_reg_287_reg[4]_i_1_n_5\,
      CO(2) => \buffer_0_reg_287_reg[4]_i_1_n_6\,
      CO(1) => \buffer_0_reg_287_reg[4]_i_1_n_7\,
      CO(0) => \buffer_0_reg_287_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln39_2_fu_798_p1(7 downto 4),
      O(3) => \buffer_0_reg_287_reg[4]_i_1_n_9\,
      O(2) => \buffer_0_reg_287_reg[4]_i_1_n_10\,
      O(1) => \buffer_0_reg_287_reg[4]_i_1_n_11\,
      O(0) => \buffer_0_reg_287_reg[4]_i_1_n_12\,
      S(3) => \buffer_0_reg_287[4]_i_2_n_5\,
      S(2) => \buffer_0_reg_287[4]_i_3_n_5\,
      S(1) => \buffer_0_reg_287[4]_i_4_n_5\,
      S(0) => \buffer_0_reg_287[4]_i_5_n_5\
    );
\buffer_0_reg_287_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[4]_i_1_n_11\,
      Q => buffer_0_reg_287_reg(5),
      S => clear
    );
\buffer_0_reg_287_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[4]_i_1_n_10\,
      Q => buffer_0_reg_287_reg(6),
      R => clear
    );
\buffer_0_reg_287_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[4]_i_1_n_9\,
      Q => buffer_0_reg_287_reg(7),
      S => clear
    );
\buffer_0_reg_287_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[8]_i_1_n_12\,
      Q => buffer_0_reg_287_reg(8),
      R => clear
    );
\buffer_0_reg_287_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buffer_0_reg_287_reg[4]_i_1_n_5\,
      CO(3) => \buffer_0_reg_287_reg[8]_i_1_n_5\,
      CO(2) => \buffer_0_reg_287_reg[8]_i_1_n_6\,
      CO(1) => \buffer_0_reg_287_reg[8]_i_1_n_7\,
      CO(0) => \buffer_0_reg_287_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln39_2_fu_798_p1(11 downto 8),
      O(3) => \buffer_0_reg_287_reg[8]_i_1_n_9\,
      O(2) => \buffer_0_reg_287_reg[8]_i_1_n_10\,
      O(1) => \buffer_0_reg_287_reg[8]_i_1_n_11\,
      O(0) => \buffer_0_reg_287_reg[8]_i_1_n_12\,
      S(3) => \buffer_0_reg_287[8]_i_2_n_5\,
      S(2) => \buffer_0_reg_287[8]_i_3_n_5\,
      S(1) => \buffer_0_reg_287[8]_i_4_n_5\,
      S(0) => \buffer_0_reg_287[8]_i_5_n_5\
    );
\buffer_0_reg_287_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => buffer_0_reg_2870,
      D => \buffer_0_reg_287_reg[8]_i_1_n_11\,
      Q => buffer_0_reg_287_reg(9),
      S => clear
    );
grp_pointwise_conv2d_fix_4_fu_497_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_4_fu_497_ap_ready,
      I1 => Q(1),
      I2 => grp_pointwise_conv2d_fix_4_fu_497_ap_start_reg,
      O => \ap_CS_fsm_reg[4]_0\
    );
\i_0_reg_232[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_0_reg_232_reg(0),
      O => i_fu_316_p2(0)
    );
\i_0_reg_232[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_0_reg_232_reg(1),
      I1 => i_0_reg_232_reg(0),
      O => i_fu_316_p2(1)
    );
\i_0_reg_232[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_0_reg_232_reg(2),
      I1 => i_0_reg_232_reg(0),
      I2 => i_0_reg_232_reg(1),
      O => i_fu_316_p2(2)
    );
\i_0_reg_232[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_0_reg_232_reg(3),
      I1 => i_0_reg_232_reg(0),
      I2 => i_0_reg_232_reg(1),
      I3 => i_0_reg_232_reg(2),
      O => i_fu_316_p2(3)
    );
\i_0_reg_232[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_4_fu_497_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      O => ap_NS_fsm1
    );
\i_0_reg_232[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[1]\,
      I1 => i_0_reg_232_reg(2),
      I2 => i_0_reg_232_reg(0),
      I3 => i_0_reg_232_reg(3),
      I4 => i_0_reg_232_reg(1),
      I5 => i_0_reg_232_reg(4),
      O => \i_0_reg_232[4]_i_2_n_5\
    );
\i_0_reg_232[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => i_0_reg_232_reg(4),
      I1 => i_0_reg_232_reg(0),
      I2 => i_0_reg_232_reg(3),
      I3 => i_0_reg_232_reg(1),
      I4 => i_0_reg_232_reg(2),
      O => i_fu_316_p2(4)
    );
\i_0_reg_232_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_232[4]_i_2_n_5\,
      D => i_fu_316_p2(0),
      Q => i_0_reg_232_reg(0),
      R => ap_NS_fsm1
    );
\i_0_reg_232_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_232[4]_i_2_n_5\,
      D => i_fu_316_p2(1),
      Q => i_0_reg_232_reg(1),
      R => ap_NS_fsm1
    );
\i_0_reg_232_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_232[4]_i_2_n_5\,
      D => i_fu_316_p2(2),
      Q => i_0_reg_232_reg(2),
      R => ap_NS_fsm1
    );
\i_0_reg_232_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_232[4]_i_2_n_5\,
      D => i_fu_316_p2(3),
      Q => i_0_reg_232_reg(3),
      R => ap_NS_fsm1
    );
\i_0_reg_232_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_232[4]_i_2_n_5\,
      D => i_fu_316_p2(4),
      Q => i_0_reg_232_reg(4),
      R => ap_NS_fsm1
    );
\i_1_reg_401[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA00"
    )
        port map (
      I0 => grp_pointwise_conv2d_fix_4_fu_497_ap_ready,
      I1 => grp_pointwise_conv2d_fix_4_fu_497_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(2),
      I4 => Q(3),
      O => SR(0)
    );
\icmp_ln31_reg_965_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => \icmp_ln31_reg_965_reg_n_5_[0]\,
      Q => icmp_ln31_reg_965_pp1_iter1_reg,
      R => '0'
    );
\icmp_ln31_reg_965_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln31_reg_965_pp1_iter1_reg,
      Q => icmp_ln31_reg_965_pp1_iter2_reg,
      R => '0'
    );
\icmp_ln31_reg_965_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln31_reg_965_pp1_iter2_reg,
      Q => icmp_ln31_reg_965_pp1_iter3_reg,
      R => '0'
    );
\icmp_ln31_reg_965_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => icmp_ln31_fu_488_p2,
      Q => \icmp_ln31_reg_965_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln36_1_reg_1026[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => icmp_ln36_1_fu_679_p2,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => \icmp_ln31_reg_965_reg_n_5_[0]\,
      I3 => icmp_ln36_1_reg_1026,
      O => \icmp_ln36_1_reg_1026[0]_i_1_n_5\
    );
\icmp_ln36_1_reg_1026[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => in_d_reg_1010(2),
      I1 => in_d_reg_1010(1),
      I2 => in_d_reg_1010(0),
      I3 => in_d_reg_1010(4),
      I4 => in_d_reg_1010(3),
      O => icmp_ln36_1_fu_679_p2
    );
\icmp_ln36_1_reg_1026_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln36_1_reg_1026,
      Q => icmp_ln36_1_reg_1026_pp1_iter2_reg,
      R => '0'
    );
\icmp_ln36_1_reg_1026_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln36_1_reg_1026_pp1_iter2_reg,
      Q => icmp_ln36_1_reg_1026_pp1_iter3_reg,
      R => '0'
    );
\icmp_ln36_1_reg_1026_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln36_1_reg_1026[0]_i_1_n_5\,
      Q => icmp_ln36_1_reg_1026,
      R => '0'
    );
\in_d_0_reg_299_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_in_d_0_phi_fu_303_p4(0),
      Q => in_d_0_reg_299(0),
      R => clear
    );
\in_d_0_reg_299_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_in_d_0_phi_fu_303_p4(1),
      Q => in_d_0_reg_299(1),
      R => clear
    );
\in_d_0_reg_299_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_in_d_0_phi_fu_303_p4(2),
      Q => in_d_0_reg_299(2),
      R => clear
    );
\in_d_0_reg_299_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_in_d_0_phi_fu_303_p4(3),
      Q => in_d_0_reg_299(3),
      R => clear
    );
\in_d_0_reg_299_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_in_d_0_phi_fu_303_p4(4),
      Q => in_d_0_reg_299(4),
      R => clear
    );
\in_d_reg_1010[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => select_ln36_1_fu_604_p3(0),
      O => in_d_fu_642_p2(0)
    );
\in_d_reg_1010[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50A0303050A0C0C0"
    )
        port map (
      I0 => in_d_0_reg_299(1),
      I1 => in_d_reg_1010(1),
      I2 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_39,
      I3 => in_d_0_reg_299(0),
      I4 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_26,
      I5 => in_d_reg_1010(0),
      O => in_d_fu_642_p2(1)
    );
\in_d_reg_1010[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A666AAA"
    )
        port map (
      I0 => select_ln36_1_fu_604_p3(2),
      I1 => select_ln36_1_fu_604_p3(0),
      I2 => in_d_0_reg_299(1),
      I3 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_26,
      I4 => in_d_reg_1010(1),
      O => in_d_fu_642_p2(2)
    );
\in_d_reg_1010[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA6A6A6AAAAAAA"
    )
        port map (
      I0 => select_ln36_1_fu_604_p3(3),
      I1 => ap_phi_mux_in_d_0_phi_fu_303_p4(1),
      I2 => select_ln36_1_fu_604_p3(0),
      I3 => in_d_0_reg_299(2),
      I4 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_26,
      I5 => in_d_reg_1010(2),
      O => in_d_fu_642_p2(3)
    );
\in_d_reg_1010[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8B8B800000000"
    )
        port map (
      I0 => in_d_0_reg_299(4),
      I1 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_26,
      I2 => in_d_reg_1010(4),
      I3 => \in_d_reg_1010[4]_i_2_n_5\,
      I4 => ap_phi_mux_in_d_0_phi_fu_303_p4(3),
      I5 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_39,
      O => in_d_fu_642_p2(4)
    );
\in_d_reg_1010[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => in_d_reg_1010(2),
      I1 => in_d_0_reg_299(2),
      I2 => select_ln36_1_fu_604_p3(0),
      I3 => in_d_0_reg_299(1),
      I4 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_26,
      I5 => in_d_reg_1010(1),
      O => \in_d_reg_1010[4]_i_2_n_5\
    );
\in_d_reg_1010_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => in_d_fu_642_p2(0),
      Q => in_d_reg_1010(0),
      R => '0'
    );
\in_d_reg_1010_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => in_d_fu_642_p2(1),
      Q => in_d_reg_1010(1),
      R => '0'
    );
\in_d_reg_1010_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => in_d_fu_642_p2(2),
      Q => in_d_reg_1010(2),
      R => '0'
    );
\in_d_reg_1010_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => in_d_fu_642_p2(3),
      Q => in_d_reg_1010(3),
      R => '0'
    );
\in_d_reg_1010_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => in_d_fu_642_p2(4),
      Q => in_d_reg_1010(4),
      R => '0'
    );
\indvar_flatten18_reg_243[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten18_reg_243_reg(0),
      O => \indvar_flatten18_reg_243[0]_i_2_n_5\
    );
\indvar_flatten18_reg_243_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => \indvar_flatten18_reg_243_reg[0]_i_1_n_12\,
      Q => indvar_flatten18_reg_243_reg(0),
      R => clear
    );
\indvar_flatten18_reg_243_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_flatten18_reg_243_reg[0]_i_1_n_5\,
      CO(2) => \indvar_flatten18_reg_243_reg[0]_i_1_n_6\,
      CO(1) => \indvar_flatten18_reg_243_reg[0]_i_1_n_7\,
      CO(0) => \indvar_flatten18_reg_243_reg[0]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \indvar_flatten18_reg_243_reg[0]_i_1_n_9\,
      O(2) => \indvar_flatten18_reg_243_reg[0]_i_1_n_10\,
      O(1) => \indvar_flatten18_reg_243_reg[0]_i_1_n_11\,
      O(0) => \indvar_flatten18_reg_243_reg[0]_i_1_n_12\,
      S(3 downto 1) => indvar_flatten18_reg_243_reg(3 downto 1),
      S(0) => \indvar_flatten18_reg_243[0]_i_2_n_5\
    );
\indvar_flatten18_reg_243_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => \indvar_flatten18_reg_243_reg[8]_i_1_n_10\,
      Q => indvar_flatten18_reg_243_reg(10),
      R => clear
    );
\indvar_flatten18_reg_243_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => \indvar_flatten18_reg_243_reg[8]_i_1_n_9\,
      Q => indvar_flatten18_reg_243_reg(11),
      R => clear
    );
\indvar_flatten18_reg_243_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => \indvar_flatten18_reg_243_reg[12]_i_1_n_12\,
      Q => indvar_flatten18_reg_243_reg(12),
      R => clear
    );
\indvar_flatten18_reg_243_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten18_reg_243_reg[8]_i_1_n_5\,
      CO(3 downto 1) => \NLW_indvar_flatten18_reg_243_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \indvar_flatten18_reg_243_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_indvar_flatten18_reg_243_reg[12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \indvar_flatten18_reg_243_reg[12]_i_1_n_11\,
      O(0) => \indvar_flatten18_reg_243_reg[12]_i_1_n_12\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => indvar_flatten18_reg_243_reg(13 downto 12)
    );
\indvar_flatten18_reg_243_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => \indvar_flatten18_reg_243_reg[12]_i_1_n_11\,
      Q => indvar_flatten18_reg_243_reg(13),
      R => clear
    );
\indvar_flatten18_reg_243_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => \indvar_flatten18_reg_243_reg[0]_i_1_n_11\,
      Q => indvar_flatten18_reg_243_reg(1),
      R => clear
    );
\indvar_flatten18_reg_243_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => \indvar_flatten18_reg_243_reg[0]_i_1_n_10\,
      Q => indvar_flatten18_reg_243_reg(2),
      R => clear
    );
\indvar_flatten18_reg_243_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => \indvar_flatten18_reg_243_reg[0]_i_1_n_9\,
      Q => indvar_flatten18_reg_243_reg(3),
      R => clear
    );
\indvar_flatten18_reg_243_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => \indvar_flatten18_reg_243_reg[4]_i_1_n_12\,
      Q => indvar_flatten18_reg_243_reg(4),
      R => clear
    );
\indvar_flatten18_reg_243_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten18_reg_243_reg[0]_i_1_n_5\,
      CO(3) => \indvar_flatten18_reg_243_reg[4]_i_1_n_5\,
      CO(2) => \indvar_flatten18_reg_243_reg[4]_i_1_n_6\,
      CO(1) => \indvar_flatten18_reg_243_reg[4]_i_1_n_7\,
      CO(0) => \indvar_flatten18_reg_243_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten18_reg_243_reg[4]_i_1_n_9\,
      O(2) => \indvar_flatten18_reg_243_reg[4]_i_1_n_10\,
      O(1) => \indvar_flatten18_reg_243_reg[4]_i_1_n_11\,
      O(0) => \indvar_flatten18_reg_243_reg[4]_i_1_n_12\,
      S(3 downto 0) => indvar_flatten18_reg_243_reg(7 downto 4)
    );
\indvar_flatten18_reg_243_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => \indvar_flatten18_reg_243_reg[4]_i_1_n_11\,
      Q => indvar_flatten18_reg_243_reg(5),
      R => clear
    );
\indvar_flatten18_reg_243_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => \indvar_flatten18_reg_243_reg[4]_i_1_n_10\,
      Q => indvar_flatten18_reg_243_reg(6),
      R => clear
    );
\indvar_flatten18_reg_243_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => \indvar_flatten18_reg_243_reg[4]_i_1_n_9\,
      Q => indvar_flatten18_reg_243_reg(7),
      R => clear
    );
\indvar_flatten18_reg_243_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => \indvar_flatten18_reg_243_reg[8]_i_1_n_12\,
      Q => indvar_flatten18_reg_243_reg(8),
      R => clear
    );
\indvar_flatten18_reg_243_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten18_reg_243_reg[4]_i_1_n_5\,
      CO(3) => \indvar_flatten18_reg_243_reg[8]_i_1_n_5\,
      CO(2) => \indvar_flatten18_reg_243_reg[8]_i_1_n_6\,
      CO(1) => \indvar_flatten18_reg_243_reg[8]_i_1_n_7\,
      CO(0) => \indvar_flatten18_reg_243_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten18_reg_243_reg[8]_i_1_n_9\,
      O(2) => \indvar_flatten18_reg_243_reg[8]_i_1_n_10\,
      O(1) => \indvar_flatten18_reg_243_reg[8]_i_1_n_11\,
      O(0) => \indvar_flatten18_reg_243_reg[8]_i_1_n_12\,
      S(3 downto 0) => indvar_flatten18_reg_243_reg(11 downto 8)
    );
\indvar_flatten18_reg_243_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => \indvar_flatten18_reg_243_reg[8]_i_1_n_11\,
      Q => indvar_flatten18_reg_243_reg(9),
      R => clear
    );
\indvar_flatten_reg_265[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten_reg_265_reg(0),
      O => select_ln33_fu_654_p3(0)
    );
\indvar_flatten_reg_265[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => indvar_flatten_reg_265_reg(0),
      I1 => indvar_flatten_reg_265_reg(1),
      O => select_ln33_fu_654_p3(1)
    );
\indvar_flatten_reg_265[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => indvar_flatten_reg_265_reg(2),
      I1 => indvar_flatten_reg_265_reg(0),
      I2 => indvar_flatten_reg_265_reg(1),
      O => select_ln33_fu_654_p3(2)
    );
\indvar_flatten_reg_265[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => indvar_flatten_reg_265_reg(3),
      I1 => indvar_flatten_reg_265_reg(1),
      I2 => indvar_flatten_reg_265_reg(0),
      I3 => indvar_flatten_reg_265_reg(2),
      O => select_ln33_fu_654_p3(3)
    );
\indvar_flatten_reg_265[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => indvar_flatten_reg_265_reg(4),
      I1 => indvar_flatten_reg_265_reg(2),
      I2 => indvar_flatten_reg_265_reg(0),
      I3 => indvar_flatten_reg_265_reg(1),
      I4 => indvar_flatten_reg_265_reg(3),
      O => select_ln33_fu_654_p3(4)
    );
\indvar_flatten_reg_265[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => indvar_flatten_reg_265_reg(5),
      I1 => indvar_flatten_reg_265_reg(3),
      I2 => indvar_flatten_reg_265_reg(1),
      I3 => indvar_flatten_reg_265_reg(0),
      I4 => indvar_flatten_reg_265_reg(2),
      I5 => indvar_flatten_reg_265_reg(4),
      O => select_ln33_fu_654_p3(5)
    );
\indvar_flatten_reg_265[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_27,
      I1 => \indvar_flatten_reg_265[9]_i_2_n_5\,
      I2 => indvar_flatten_reg_265_reg(6),
      O => \indvar_flatten_reg_265[6]_i_1_n_5\
    );
\indvar_flatten_reg_265[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4510"
    )
        port map (
      I0 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_27,
      I1 => \indvar_flatten_reg_265[9]_i_2_n_5\,
      I2 => indvar_flatten_reg_265_reg(6),
      I3 => indvar_flatten_reg_265_reg(7),
      O => \indvar_flatten_reg_265[7]_i_1_n_5\
    );
\indvar_flatten_reg_265[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55150040"
    )
        port map (
      I0 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_27,
      I1 => indvar_flatten_reg_265_reg(7),
      I2 => indvar_flatten_reg_265_reg(6),
      I3 => \indvar_flatten_reg_265[9]_i_2_n_5\,
      I4 => indvar_flatten_reg_265_reg(8),
      O => \indvar_flatten_reg_265[8]_i_1_n_5\
    );
\indvar_flatten_reg_265[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA6AAA"
    )
        port map (
      I0 => indvar_flatten_reg_265_reg(9),
      I1 => indvar_flatten_reg_265_reg(8),
      I2 => indvar_flatten_reg_265_reg(7),
      I3 => indvar_flatten_reg_265_reg(6),
      I4 => \indvar_flatten_reg_265[9]_i_2_n_5\,
      O => select_ln33_fu_654_p3(9)
    );
\indvar_flatten_reg_265[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => indvar_flatten_reg_265_reg(4),
      I1 => indvar_flatten_reg_265_reg(2),
      I2 => indvar_flatten_reg_265_reg(0),
      I3 => indvar_flatten_reg_265_reg(1),
      I4 => indvar_flatten_reg_265_reg(3),
      I5 => indvar_flatten_reg_265_reg(5),
      O => \indvar_flatten_reg_265[9]_i_2_n_5\
    );
\indvar_flatten_reg_265_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => select_ln33_fu_654_p3(0),
      Q => indvar_flatten_reg_265_reg(0),
      R => clear
    );
\indvar_flatten_reg_265_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => select_ln33_fu_654_p3(1),
      Q => indvar_flatten_reg_265_reg(1),
      R => clear
    );
\indvar_flatten_reg_265_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => select_ln33_fu_654_p3(2),
      Q => indvar_flatten_reg_265_reg(2),
      R => clear
    );
\indvar_flatten_reg_265_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => select_ln33_fu_654_p3(3),
      Q => indvar_flatten_reg_265_reg(3),
      R => clear
    );
\indvar_flatten_reg_265_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => select_ln33_fu_654_p3(4),
      Q => indvar_flatten_reg_265_reg(4),
      R => clear
    );
\indvar_flatten_reg_265_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => select_ln33_fu_654_p3(5),
      Q => indvar_flatten_reg_265_reg(5),
      R => clear
    );
\indvar_flatten_reg_265_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => \indvar_flatten_reg_265[6]_i_1_n_5\,
      Q => indvar_flatten_reg_265_reg(6),
      R => clear
    );
\indvar_flatten_reg_265_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => \indvar_flatten_reg_265[7]_i_1_n_5\,
      Q => indvar_flatten_reg_265_reg(7),
      R => clear
    );
\indvar_flatten_reg_265_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => \indvar_flatten_reg_265[8]_i_1_n_5\,
      Q => indvar_flatten_reg_265_reg(8),
      R => clear
    );
\indvar_flatten_reg_265_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => select_ln33_fu_654_p3(9),
      Q => indvar_flatten_reg_265_reg(9),
      R => clear
    );
\kernel_buffer_15_10_fu_182[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => i_0_reg_232_reg(3),
      I1 => i_0_reg_232_reg(2),
      I2 => \ap_CS_fsm_reg_n_5_[1]\,
      I3 => i_0_reg_232_reg(0),
      I4 => i_0_reg_232_reg(1),
      O => trunc_ln28_fu_322_p1(0)
    );
\kernel_buffer_15_10_fu_182_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(0),
      D => \kernel_buffer_15_15_fu_202[0]_i_1_n_5\,
      Q => kernel_buffer_15_10_fu_182(0),
      R => '0'
    );
\kernel_buffer_15_10_fu_182_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(0),
      D => \kernel_buffer_15_15_fu_202[10]_i_1_n_5\,
      Q => kernel_buffer_15_10_fu_182(10),
      R => '0'
    );
\kernel_buffer_15_10_fu_182_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(0),
      D => \kernel_buffer_15_15_fu_202[11]_i_1_n_5\,
      Q => kernel_buffer_15_10_fu_182(11),
      R => '0'
    );
\kernel_buffer_15_10_fu_182_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(0),
      D => \kernel_buffer_15_15_fu_202[12]_i_1_n_5\,
      Q => kernel_buffer_15_10_fu_182(12),
      R => '0'
    );
\kernel_buffer_15_10_fu_182_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(0),
      D => \kernel_buffer_15_15_fu_202[13]_i_1_n_5\,
      Q => kernel_buffer_15_10_fu_182(13),
      R => '0'
    );
\kernel_buffer_15_10_fu_182_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(0),
      D => \kernel_buffer_15_15_fu_202[15]_i_2_n_5\,
      Q => kernel_buffer_15_10_fu_182(15),
      R => '0'
    );
\kernel_buffer_15_10_fu_182_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(0),
      D => \kernel_buffer_15_15_fu_202[1]_i_1_n_5\,
      Q => kernel_buffer_15_10_fu_182(1),
      R => '0'
    );
\kernel_buffer_15_10_fu_182_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(0),
      D => \kernel_buffer_15_15_fu_202[2]_i_1_n_5\,
      Q => kernel_buffer_15_10_fu_182(2),
      R => '0'
    );
\kernel_buffer_15_10_fu_182_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(0),
      D => \kernel_buffer_15_15_fu_202[3]_i_1_n_5\,
      Q => kernel_buffer_15_10_fu_182(3),
      R => '0'
    );
\kernel_buffer_15_10_fu_182_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(0),
      D => \kernel_buffer_15_15_fu_202[4]_i_1_n_5\,
      Q => kernel_buffer_15_10_fu_182(4),
      R => '0'
    );
\kernel_buffer_15_10_fu_182_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(0),
      D => \kernel_buffer_15_15_fu_202[5]_i_1_n_5\,
      Q => kernel_buffer_15_10_fu_182(5),
      R => '0'
    );
\kernel_buffer_15_10_fu_182_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(0),
      D => \kernel_buffer_15_15_fu_202[6]_i_1_n_5\,
      Q => kernel_buffer_15_10_fu_182(6),
      R => '0'
    );
\kernel_buffer_15_10_fu_182_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(0),
      D => \kernel_buffer_15_15_fu_202[7]_i_1_n_5\,
      Q => kernel_buffer_15_10_fu_182(7),
      R => '0'
    );
\kernel_buffer_15_10_fu_182_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(0),
      D => \kernel_buffer_15_15_fu_202[8]_i_1_n_5\,
      Q => kernel_buffer_15_10_fu_182(8),
      R => '0'
    );
\kernel_buffer_15_10_fu_182_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(0),
      D => \kernel_buffer_15_15_fu_202[9]_i_1_n_5\,
      Q => kernel_buffer_15_10_fu_182(9),
      R => '0'
    );
\kernel_buffer_15_11_fu_186[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => i_0_reg_232_reg(3),
      I1 => i_0_reg_232_reg(2),
      I2 => \ap_CS_fsm_reg_n_5_[1]\,
      I3 => i_0_reg_232_reg(0),
      I4 => i_0_reg_232_reg(1),
      O => trunc_ln28_fu_322_p1(1)
    );
\kernel_buffer_15_11_fu_186_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(1),
      D => \kernel_buffer_15_15_fu_202[0]_i_1_n_5\,
      Q => kernel_buffer_15_11_fu_186(0),
      R => '0'
    );
\kernel_buffer_15_11_fu_186_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(1),
      D => \kernel_buffer_15_15_fu_202[10]_i_1_n_5\,
      Q => kernel_buffer_15_11_fu_186(10),
      R => '0'
    );
\kernel_buffer_15_11_fu_186_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(1),
      D => \kernel_buffer_15_15_fu_202[11]_i_1_n_5\,
      Q => kernel_buffer_15_11_fu_186(11),
      R => '0'
    );
\kernel_buffer_15_11_fu_186_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(1),
      D => \kernel_buffer_15_15_fu_202[12]_i_1_n_5\,
      Q => kernel_buffer_15_11_fu_186(12),
      R => '0'
    );
\kernel_buffer_15_11_fu_186_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(1),
      D => \kernel_buffer_15_15_fu_202[13]_i_1_n_5\,
      Q => kernel_buffer_15_11_fu_186(13),
      R => '0'
    );
\kernel_buffer_15_11_fu_186_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(1),
      D => \kernel_buffer_15_15_fu_202[15]_i_2_n_5\,
      Q => kernel_buffer_15_11_fu_186(15),
      R => '0'
    );
\kernel_buffer_15_11_fu_186_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(1),
      D => \kernel_buffer_15_15_fu_202[1]_i_1_n_5\,
      Q => kernel_buffer_15_11_fu_186(1),
      R => '0'
    );
\kernel_buffer_15_11_fu_186_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(1),
      D => \kernel_buffer_15_15_fu_202[2]_i_1_n_5\,
      Q => kernel_buffer_15_11_fu_186(2),
      R => '0'
    );
\kernel_buffer_15_11_fu_186_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(1),
      D => \kernel_buffer_15_15_fu_202[3]_i_1_n_5\,
      Q => kernel_buffer_15_11_fu_186(3),
      R => '0'
    );
\kernel_buffer_15_11_fu_186_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(1),
      D => \kernel_buffer_15_15_fu_202[4]_i_1_n_5\,
      Q => kernel_buffer_15_11_fu_186(4),
      R => '0'
    );
\kernel_buffer_15_11_fu_186_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(1),
      D => \kernel_buffer_15_15_fu_202[5]_i_1_n_5\,
      Q => kernel_buffer_15_11_fu_186(5),
      R => '0'
    );
\kernel_buffer_15_11_fu_186_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(1),
      D => \kernel_buffer_15_15_fu_202[6]_i_1_n_5\,
      Q => kernel_buffer_15_11_fu_186(6),
      R => '0'
    );
\kernel_buffer_15_11_fu_186_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(1),
      D => \kernel_buffer_15_15_fu_202[7]_i_1_n_5\,
      Q => kernel_buffer_15_11_fu_186(7),
      R => '0'
    );
\kernel_buffer_15_11_fu_186_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(1),
      D => \kernel_buffer_15_15_fu_202[8]_i_1_n_5\,
      Q => kernel_buffer_15_11_fu_186(8),
      R => '0'
    );
\kernel_buffer_15_11_fu_186_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(1),
      D => \kernel_buffer_15_15_fu_202[9]_i_1_n_5\,
      Q => kernel_buffer_15_11_fu_186(9),
      R => '0'
    );
\kernel_buffer_15_12_fu_190[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => i_0_reg_232_reg(2),
      I1 => i_0_reg_232_reg(0),
      I2 => \ap_CS_fsm_reg_n_5_[1]\,
      I3 => i_0_reg_232_reg(3),
      I4 => i_0_reg_232_reg(1),
      O => trunc_ln28_fu_322_p1(2)
    );
\kernel_buffer_15_12_fu_190_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(2),
      D => \kernel_buffer_15_15_fu_202[0]_i_1_n_5\,
      Q => kernel_buffer_15_12_fu_190(0),
      R => '0'
    );
\kernel_buffer_15_12_fu_190_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(2),
      D => \kernel_buffer_15_15_fu_202[10]_i_1_n_5\,
      Q => kernel_buffer_15_12_fu_190(10),
      R => '0'
    );
\kernel_buffer_15_12_fu_190_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(2),
      D => \kernel_buffer_15_15_fu_202[11]_i_1_n_5\,
      Q => kernel_buffer_15_12_fu_190(11),
      R => '0'
    );
\kernel_buffer_15_12_fu_190_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(2),
      D => \kernel_buffer_15_15_fu_202[12]_i_1_n_5\,
      Q => kernel_buffer_15_12_fu_190(12),
      R => '0'
    );
\kernel_buffer_15_12_fu_190_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(2),
      D => \kernel_buffer_15_15_fu_202[13]_i_1_n_5\,
      Q => kernel_buffer_15_12_fu_190(13),
      R => '0'
    );
\kernel_buffer_15_12_fu_190_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(2),
      D => \kernel_buffer_15_15_fu_202[15]_i_2_n_5\,
      Q => kernel_buffer_15_12_fu_190(15),
      R => '0'
    );
\kernel_buffer_15_12_fu_190_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(2),
      D => \kernel_buffer_15_15_fu_202[1]_i_1_n_5\,
      Q => kernel_buffer_15_12_fu_190(1),
      R => '0'
    );
\kernel_buffer_15_12_fu_190_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(2),
      D => \kernel_buffer_15_15_fu_202[2]_i_1_n_5\,
      Q => kernel_buffer_15_12_fu_190(2),
      R => '0'
    );
\kernel_buffer_15_12_fu_190_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(2),
      D => \kernel_buffer_15_15_fu_202[3]_i_1_n_5\,
      Q => kernel_buffer_15_12_fu_190(3),
      R => '0'
    );
\kernel_buffer_15_12_fu_190_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(2),
      D => \kernel_buffer_15_15_fu_202[4]_i_1_n_5\,
      Q => kernel_buffer_15_12_fu_190(4),
      R => '0'
    );
\kernel_buffer_15_12_fu_190_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(2),
      D => \kernel_buffer_15_15_fu_202[5]_i_1_n_5\,
      Q => kernel_buffer_15_12_fu_190(5),
      R => '0'
    );
\kernel_buffer_15_12_fu_190_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(2),
      D => \kernel_buffer_15_15_fu_202[6]_i_1_n_5\,
      Q => kernel_buffer_15_12_fu_190(6),
      R => '0'
    );
\kernel_buffer_15_12_fu_190_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(2),
      D => \kernel_buffer_15_15_fu_202[7]_i_1_n_5\,
      Q => kernel_buffer_15_12_fu_190(7),
      R => '0'
    );
\kernel_buffer_15_12_fu_190_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(2),
      D => \kernel_buffer_15_15_fu_202[8]_i_1_n_5\,
      Q => kernel_buffer_15_12_fu_190(8),
      R => '0'
    );
\kernel_buffer_15_12_fu_190_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(2),
      D => \kernel_buffer_15_15_fu_202[9]_i_1_n_5\,
      Q => kernel_buffer_15_12_fu_190(9),
      R => '0'
    );
\kernel_buffer_15_13_fu_194[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => i_0_reg_232_reg(1),
      I1 => i_0_reg_232_reg(0),
      I2 => \ap_CS_fsm_reg_n_5_[1]\,
      I3 => i_0_reg_232_reg(3),
      I4 => i_0_reg_232_reg(2),
      O => trunc_ln28_fu_322_p1(3)
    );
\kernel_buffer_15_13_fu_194_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(3),
      D => \kernel_buffer_15_15_fu_202[0]_i_1_n_5\,
      Q => kernel_buffer_15_13_fu_194(0),
      R => '0'
    );
\kernel_buffer_15_13_fu_194_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(3),
      D => \kernel_buffer_15_15_fu_202[10]_i_1_n_5\,
      Q => kernel_buffer_15_13_fu_194(10),
      R => '0'
    );
\kernel_buffer_15_13_fu_194_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(3),
      D => \kernel_buffer_15_15_fu_202[11]_i_1_n_5\,
      Q => kernel_buffer_15_13_fu_194(11),
      R => '0'
    );
\kernel_buffer_15_13_fu_194_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(3),
      D => \kernel_buffer_15_15_fu_202[12]_i_1_n_5\,
      Q => kernel_buffer_15_13_fu_194(12),
      R => '0'
    );
\kernel_buffer_15_13_fu_194_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(3),
      D => \kernel_buffer_15_15_fu_202[13]_i_1_n_5\,
      Q => kernel_buffer_15_13_fu_194(13),
      R => '0'
    );
\kernel_buffer_15_13_fu_194_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(3),
      D => \kernel_buffer_15_15_fu_202[15]_i_2_n_5\,
      Q => kernel_buffer_15_13_fu_194(15),
      R => '0'
    );
\kernel_buffer_15_13_fu_194_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(3),
      D => \kernel_buffer_15_15_fu_202[1]_i_1_n_5\,
      Q => kernel_buffer_15_13_fu_194(1),
      R => '0'
    );
\kernel_buffer_15_13_fu_194_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(3),
      D => \kernel_buffer_15_15_fu_202[2]_i_1_n_5\,
      Q => kernel_buffer_15_13_fu_194(2),
      R => '0'
    );
\kernel_buffer_15_13_fu_194_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(3),
      D => \kernel_buffer_15_15_fu_202[3]_i_1_n_5\,
      Q => kernel_buffer_15_13_fu_194(3),
      R => '0'
    );
\kernel_buffer_15_13_fu_194_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(3),
      D => \kernel_buffer_15_15_fu_202[4]_i_1_n_5\,
      Q => kernel_buffer_15_13_fu_194(4),
      R => '0'
    );
\kernel_buffer_15_13_fu_194_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(3),
      D => \kernel_buffer_15_15_fu_202[5]_i_1_n_5\,
      Q => kernel_buffer_15_13_fu_194(5),
      R => '0'
    );
\kernel_buffer_15_13_fu_194_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(3),
      D => \kernel_buffer_15_15_fu_202[6]_i_1_n_5\,
      Q => kernel_buffer_15_13_fu_194(6),
      R => '0'
    );
\kernel_buffer_15_13_fu_194_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(3),
      D => \kernel_buffer_15_15_fu_202[7]_i_1_n_5\,
      Q => kernel_buffer_15_13_fu_194(7),
      R => '0'
    );
\kernel_buffer_15_13_fu_194_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(3),
      D => \kernel_buffer_15_15_fu_202[8]_i_1_n_5\,
      Q => kernel_buffer_15_13_fu_194(8),
      R => '0'
    );
\kernel_buffer_15_13_fu_194_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(3),
      D => \kernel_buffer_15_15_fu_202[9]_i_1_n_5\,
      Q => kernel_buffer_15_13_fu_194(9),
      R => '0'
    );
\kernel_buffer_15_14_fu_198[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[1]\,
      I1 => i_0_reg_232_reg(1),
      I2 => i_0_reg_232_reg(0),
      I3 => i_0_reg_232_reg(2),
      I4 => i_0_reg_232_reg(3),
      O => trunc_ln28_fu_322_p1(4)
    );
\kernel_buffer_15_14_fu_198_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(4),
      D => \kernel_buffer_15_15_fu_202[0]_i_1_n_5\,
      Q => kernel_buffer_15_14_fu_198(0),
      R => '0'
    );
\kernel_buffer_15_14_fu_198_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(4),
      D => \kernel_buffer_15_15_fu_202[10]_i_1_n_5\,
      Q => kernel_buffer_15_14_fu_198(10),
      R => '0'
    );
\kernel_buffer_15_14_fu_198_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(4),
      D => \kernel_buffer_15_15_fu_202[11]_i_1_n_5\,
      Q => kernel_buffer_15_14_fu_198(11),
      R => '0'
    );
\kernel_buffer_15_14_fu_198_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(4),
      D => \kernel_buffer_15_15_fu_202[12]_i_1_n_5\,
      Q => kernel_buffer_15_14_fu_198(12),
      R => '0'
    );
\kernel_buffer_15_14_fu_198_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(4),
      D => \kernel_buffer_15_15_fu_202[13]_i_1_n_5\,
      Q => kernel_buffer_15_14_fu_198(13),
      R => '0'
    );
\kernel_buffer_15_14_fu_198_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(4),
      D => \kernel_buffer_15_15_fu_202[15]_i_2_n_5\,
      Q => kernel_buffer_15_14_fu_198(15),
      R => '0'
    );
\kernel_buffer_15_14_fu_198_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(4),
      D => \kernel_buffer_15_15_fu_202[1]_i_1_n_5\,
      Q => kernel_buffer_15_14_fu_198(1),
      R => '0'
    );
\kernel_buffer_15_14_fu_198_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(4),
      D => \kernel_buffer_15_15_fu_202[2]_i_1_n_5\,
      Q => kernel_buffer_15_14_fu_198(2),
      R => '0'
    );
\kernel_buffer_15_14_fu_198_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(4),
      D => \kernel_buffer_15_15_fu_202[3]_i_1_n_5\,
      Q => kernel_buffer_15_14_fu_198(3),
      R => '0'
    );
\kernel_buffer_15_14_fu_198_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(4),
      D => \kernel_buffer_15_15_fu_202[4]_i_1_n_5\,
      Q => kernel_buffer_15_14_fu_198(4),
      R => '0'
    );
\kernel_buffer_15_14_fu_198_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(4),
      D => \kernel_buffer_15_15_fu_202[5]_i_1_n_5\,
      Q => kernel_buffer_15_14_fu_198(5),
      R => '0'
    );
\kernel_buffer_15_14_fu_198_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(4),
      D => \kernel_buffer_15_15_fu_202[6]_i_1_n_5\,
      Q => kernel_buffer_15_14_fu_198(6),
      R => '0'
    );
\kernel_buffer_15_14_fu_198_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(4),
      D => \kernel_buffer_15_15_fu_202[7]_i_1_n_5\,
      Q => kernel_buffer_15_14_fu_198(7),
      R => '0'
    );
\kernel_buffer_15_14_fu_198_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(4),
      D => \kernel_buffer_15_15_fu_202[8]_i_1_n_5\,
      Q => kernel_buffer_15_14_fu_198(8),
      R => '0'
    );
\kernel_buffer_15_14_fu_198_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(4),
      D => \kernel_buffer_15_15_fu_202[9]_i_1_n_5\,
      Q => kernel_buffer_15_14_fu_198(9),
      R => '0'
    );
\kernel_buffer_15_15_fu_202[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45B2"
    )
        port map (
      I0 => i_0_reg_232_reg(1),
      I1 => i_0_reg_232_reg(2),
      I2 => i_0_reg_232_reg(3),
      I3 => i_0_reg_232_reg(0),
      O => \kernel_buffer_15_15_fu_202[0]_i_1_n_5\
    );
\kernel_buffer_15_15_fu_202[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A75"
    )
        port map (
      I0 => i_0_reg_232_reg(2),
      I1 => i_0_reg_232_reg(0),
      I2 => i_0_reg_232_reg(1),
      I3 => i_0_reg_232_reg(3),
      O => \kernel_buffer_15_15_fu_202[10]_i_1_n_5\
    );
\kernel_buffer_15_15_fu_202[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE8"
    )
        port map (
      I0 => i_0_reg_232_reg(1),
      I1 => i_0_reg_232_reg(2),
      I2 => i_0_reg_232_reg(3),
      I3 => i_0_reg_232_reg(0),
      O => \kernel_buffer_15_15_fu_202[11]_i_1_n_5\
    );
\kernel_buffer_15_15_fu_202[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0AB"
    )
        port map (
      I0 => i_0_reg_232_reg(0),
      I1 => i_0_reg_232_reg(2),
      I2 => i_0_reg_232_reg(3),
      I3 => i_0_reg_232_reg(1),
      O => \kernel_buffer_15_15_fu_202[12]_i_1_n_5\
    );
\kernel_buffer_15_15_fu_202[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F76"
    )
        port map (
      I0 => i_0_reg_232_reg(2),
      I1 => i_0_reg_232_reg(0),
      I2 => i_0_reg_232_reg(3),
      I3 => i_0_reg_232_reg(1),
      O => \kernel_buffer_15_15_fu_202[13]_i_1_n_5\
    );
\kernel_buffer_15_15_fu_202[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[1]\,
      I1 => i_0_reg_232_reg(0),
      I2 => i_0_reg_232_reg(3),
      I3 => i_0_reg_232_reg(1),
      I4 => i_0_reg_232_reg(2),
      O => trunc_ln28_fu_322_p1(5)
    );
\kernel_buffer_15_15_fu_202[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5DEF"
    )
        port map (
      I0 => i_0_reg_232_reg(2),
      I1 => i_0_reg_232_reg(1),
      I2 => i_0_reg_232_reg(3),
      I3 => i_0_reg_232_reg(0),
      O => \kernel_buffer_15_15_fu_202[15]_i_2_n_5\
    );
\kernel_buffer_15_15_fu_202[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"600F"
    )
        port map (
      I0 => i_0_reg_232_reg(0),
      I1 => i_0_reg_232_reg(2),
      I2 => i_0_reg_232_reg(3),
      I3 => i_0_reg_232_reg(1),
      O => \kernel_buffer_15_15_fu_202[1]_i_1_n_5\
    );
\kernel_buffer_15_15_fu_202[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B487"
    )
        port map (
      I0 => i_0_reg_232_reg(2),
      I1 => i_0_reg_232_reg(1),
      I2 => i_0_reg_232_reg(3),
      I3 => i_0_reg_232_reg(0),
      O => \kernel_buffer_15_15_fu_202[2]_i_1_n_5\
    );
\kernel_buffer_15_15_fu_202[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FD3"
    )
        port map (
      I0 => i_0_reg_232_reg(3),
      I1 => i_0_reg_232_reg(1),
      I2 => i_0_reg_232_reg(2),
      I3 => i_0_reg_232_reg(0),
      O => \kernel_buffer_15_15_fu_202[3]_i_1_n_5\
    );
\kernel_buffer_15_15_fu_202[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E93A"
    )
        port map (
      I0 => i_0_reg_232_reg(1),
      I1 => i_0_reg_232_reg(2),
      I2 => i_0_reg_232_reg(3),
      I3 => i_0_reg_232_reg(0),
      O => \kernel_buffer_15_15_fu_202[4]_i_1_n_5\
    );
\kernel_buffer_15_15_fu_202[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F62F"
    )
        port map (
      I0 => i_0_reg_232_reg(3),
      I1 => i_0_reg_232_reg(1),
      I2 => i_0_reg_232_reg(2),
      I3 => i_0_reg_232_reg(0),
      O => \kernel_buffer_15_15_fu_202[5]_i_1_n_5\
    );
\kernel_buffer_15_15_fu_202[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1740"
    )
        port map (
      I0 => i_0_reg_232_reg(3),
      I1 => i_0_reg_232_reg(1),
      I2 => i_0_reg_232_reg(2),
      I3 => i_0_reg_232_reg(0),
      O => \kernel_buffer_15_15_fu_202[6]_i_1_n_5\
    );
\kernel_buffer_15_15_fu_202[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4502"
    )
        port map (
      I0 => i_0_reg_232_reg(3),
      I1 => i_0_reg_232_reg(1),
      I2 => i_0_reg_232_reg(0),
      I3 => i_0_reg_232_reg(2),
      O => \kernel_buffer_15_15_fu_202[7]_i_1_n_5\
    );
\kernel_buffer_15_15_fu_202[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0331"
    )
        port map (
      I0 => i_0_reg_232_reg(1),
      I1 => i_0_reg_232_reg(0),
      I2 => i_0_reg_232_reg(3),
      I3 => i_0_reg_232_reg(2),
      O => \kernel_buffer_15_15_fu_202[8]_i_1_n_5\
    );
\kernel_buffer_15_15_fu_202[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A17"
    )
        port map (
      I0 => i_0_reg_232_reg(0),
      I1 => i_0_reg_232_reg(1),
      I2 => i_0_reg_232_reg(2),
      I3 => i_0_reg_232_reg(3),
      O => \kernel_buffer_15_15_fu_202[9]_i_1_n_5\
    );
\kernel_buffer_15_15_fu_202_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(5),
      D => \kernel_buffer_15_15_fu_202[0]_i_1_n_5\,
      Q => kernel_buffer_15_15_fu_202(0),
      R => '0'
    );
\kernel_buffer_15_15_fu_202_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(5),
      D => \kernel_buffer_15_15_fu_202[10]_i_1_n_5\,
      Q => kernel_buffer_15_15_fu_202(10),
      R => '0'
    );
\kernel_buffer_15_15_fu_202_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(5),
      D => \kernel_buffer_15_15_fu_202[11]_i_1_n_5\,
      Q => kernel_buffer_15_15_fu_202(11),
      R => '0'
    );
\kernel_buffer_15_15_fu_202_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(5),
      D => \kernel_buffer_15_15_fu_202[12]_i_1_n_5\,
      Q => kernel_buffer_15_15_fu_202(12),
      R => '0'
    );
\kernel_buffer_15_15_fu_202_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(5),
      D => \kernel_buffer_15_15_fu_202[13]_i_1_n_5\,
      Q => kernel_buffer_15_15_fu_202(13),
      R => '0'
    );
\kernel_buffer_15_15_fu_202_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(5),
      D => \kernel_buffer_15_15_fu_202[15]_i_2_n_5\,
      Q => kernel_buffer_15_15_fu_202(15),
      R => '0'
    );
\kernel_buffer_15_15_fu_202_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(5),
      D => \kernel_buffer_15_15_fu_202[1]_i_1_n_5\,
      Q => kernel_buffer_15_15_fu_202(1),
      R => '0'
    );
\kernel_buffer_15_15_fu_202_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(5),
      D => \kernel_buffer_15_15_fu_202[2]_i_1_n_5\,
      Q => kernel_buffer_15_15_fu_202(2),
      R => '0'
    );
\kernel_buffer_15_15_fu_202_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(5),
      D => \kernel_buffer_15_15_fu_202[3]_i_1_n_5\,
      Q => kernel_buffer_15_15_fu_202(3),
      R => '0'
    );
\kernel_buffer_15_15_fu_202_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(5),
      D => \kernel_buffer_15_15_fu_202[4]_i_1_n_5\,
      Q => kernel_buffer_15_15_fu_202(4),
      R => '0'
    );
\kernel_buffer_15_15_fu_202_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(5),
      D => \kernel_buffer_15_15_fu_202[5]_i_1_n_5\,
      Q => kernel_buffer_15_15_fu_202(5),
      R => '0'
    );
\kernel_buffer_15_15_fu_202_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(5),
      D => \kernel_buffer_15_15_fu_202[6]_i_1_n_5\,
      Q => kernel_buffer_15_15_fu_202(6),
      R => '0'
    );
\kernel_buffer_15_15_fu_202_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(5),
      D => \kernel_buffer_15_15_fu_202[7]_i_1_n_5\,
      Q => kernel_buffer_15_15_fu_202(7),
      R => '0'
    );
\kernel_buffer_15_15_fu_202_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(5),
      D => \kernel_buffer_15_15_fu_202[8]_i_1_n_5\,
      Q => kernel_buffer_15_15_fu_202(8),
      R => '0'
    );
\kernel_buffer_15_15_fu_202_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(5),
      D => \kernel_buffer_15_15_fu_202[9]_i_1_n_5\,
      Q => kernel_buffer_15_15_fu_202(9),
      R => '0'
    );
\kernel_buffer_15_1_fu_146[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => i_0_reg_232_reg(1),
      I1 => i_0_reg_232_reg(0),
      I2 => \ap_CS_fsm_reg_n_5_[1]\,
      I3 => i_0_reg_232_reg(3),
      I4 => i_0_reg_232_reg(2),
      O => \kernel_buffer_15_1_fu_146[15]_i_1_n_5\
    );
\kernel_buffer_15_1_fu_146_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_buffer_15_1_fu_146[15]_i_1_n_5\,
      D => \kernel_buffer_15_15_fu_202[0]_i_1_n_5\,
      Q => kernel_buffer_15_1_fu_146(0),
      R => '0'
    );
\kernel_buffer_15_1_fu_146_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_buffer_15_1_fu_146[15]_i_1_n_5\,
      D => \kernel_buffer_15_15_fu_202[10]_i_1_n_5\,
      Q => kernel_buffer_15_1_fu_146(10),
      R => '0'
    );
\kernel_buffer_15_1_fu_146_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_buffer_15_1_fu_146[15]_i_1_n_5\,
      D => \kernel_buffer_15_15_fu_202[11]_i_1_n_5\,
      Q => kernel_buffer_15_1_fu_146(11),
      R => '0'
    );
\kernel_buffer_15_1_fu_146_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_buffer_15_1_fu_146[15]_i_1_n_5\,
      D => \kernel_buffer_15_15_fu_202[12]_i_1_n_5\,
      Q => kernel_buffer_15_1_fu_146(12),
      R => '0'
    );
\kernel_buffer_15_1_fu_146_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_buffer_15_1_fu_146[15]_i_1_n_5\,
      D => \kernel_buffer_15_15_fu_202[13]_i_1_n_5\,
      Q => kernel_buffer_15_1_fu_146(13),
      R => '0'
    );
\kernel_buffer_15_1_fu_146_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_buffer_15_1_fu_146[15]_i_1_n_5\,
      D => \kernel_buffer_15_15_fu_202[15]_i_2_n_5\,
      Q => kernel_buffer_15_1_fu_146(15),
      R => '0'
    );
\kernel_buffer_15_1_fu_146_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_buffer_15_1_fu_146[15]_i_1_n_5\,
      D => \kernel_buffer_15_15_fu_202[1]_i_1_n_5\,
      Q => kernel_buffer_15_1_fu_146(1),
      R => '0'
    );
\kernel_buffer_15_1_fu_146_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_buffer_15_1_fu_146[15]_i_1_n_5\,
      D => \kernel_buffer_15_15_fu_202[2]_i_1_n_5\,
      Q => kernel_buffer_15_1_fu_146(2),
      R => '0'
    );
\kernel_buffer_15_1_fu_146_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_buffer_15_1_fu_146[15]_i_1_n_5\,
      D => \kernel_buffer_15_15_fu_202[3]_i_1_n_5\,
      Q => kernel_buffer_15_1_fu_146(3),
      R => '0'
    );
\kernel_buffer_15_1_fu_146_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_buffer_15_1_fu_146[15]_i_1_n_5\,
      D => \kernel_buffer_15_15_fu_202[4]_i_1_n_5\,
      Q => kernel_buffer_15_1_fu_146(4),
      R => '0'
    );
\kernel_buffer_15_1_fu_146_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_buffer_15_1_fu_146[15]_i_1_n_5\,
      D => \kernel_buffer_15_15_fu_202[5]_i_1_n_5\,
      Q => kernel_buffer_15_1_fu_146(5),
      R => '0'
    );
\kernel_buffer_15_1_fu_146_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_buffer_15_1_fu_146[15]_i_1_n_5\,
      D => \kernel_buffer_15_15_fu_202[6]_i_1_n_5\,
      Q => kernel_buffer_15_1_fu_146(6),
      R => '0'
    );
\kernel_buffer_15_1_fu_146_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_buffer_15_1_fu_146[15]_i_1_n_5\,
      D => \kernel_buffer_15_15_fu_202[7]_i_1_n_5\,
      Q => kernel_buffer_15_1_fu_146(7),
      R => '0'
    );
\kernel_buffer_15_1_fu_146_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_buffer_15_1_fu_146[15]_i_1_n_5\,
      D => \kernel_buffer_15_15_fu_202[8]_i_1_n_5\,
      Q => kernel_buffer_15_1_fu_146(8),
      R => '0'
    );
\kernel_buffer_15_1_fu_146_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_buffer_15_1_fu_146[15]_i_1_n_5\,
      D => \kernel_buffer_15_15_fu_202[9]_i_1_n_5\,
      Q => kernel_buffer_15_1_fu_146(9),
      R => '0'
    );
\kernel_buffer_15_2_fu_150[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => i_0_reg_232_reg(3),
      I1 => i_0_reg_232_reg(1),
      I2 => i_0_reg_232_reg(2),
      I3 => \ap_CS_fsm_reg_n_5_[1]\,
      I4 => i_0_reg_232_reg(0),
      O => \kernel_buffer_15_2_fu_150[15]_i_1_n_5\
    );
\kernel_buffer_15_2_fu_150_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_buffer_15_2_fu_150[15]_i_1_n_5\,
      D => \kernel_buffer_15_15_fu_202[0]_i_1_n_5\,
      Q => kernel_buffer_15_2_fu_150(0),
      R => '0'
    );
\kernel_buffer_15_2_fu_150_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_buffer_15_2_fu_150[15]_i_1_n_5\,
      D => \kernel_buffer_15_15_fu_202[10]_i_1_n_5\,
      Q => kernel_buffer_15_2_fu_150(10),
      R => '0'
    );
\kernel_buffer_15_2_fu_150_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_buffer_15_2_fu_150[15]_i_1_n_5\,
      D => \kernel_buffer_15_15_fu_202[11]_i_1_n_5\,
      Q => kernel_buffer_15_2_fu_150(11),
      R => '0'
    );
\kernel_buffer_15_2_fu_150_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_buffer_15_2_fu_150[15]_i_1_n_5\,
      D => \kernel_buffer_15_15_fu_202[12]_i_1_n_5\,
      Q => kernel_buffer_15_2_fu_150(12),
      R => '0'
    );
\kernel_buffer_15_2_fu_150_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_buffer_15_2_fu_150[15]_i_1_n_5\,
      D => \kernel_buffer_15_15_fu_202[13]_i_1_n_5\,
      Q => kernel_buffer_15_2_fu_150(13),
      R => '0'
    );
\kernel_buffer_15_2_fu_150_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_buffer_15_2_fu_150[15]_i_1_n_5\,
      D => \kernel_buffer_15_15_fu_202[15]_i_2_n_5\,
      Q => kernel_buffer_15_2_fu_150(15),
      R => '0'
    );
\kernel_buffer_15_2_fu_150_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_buffer_15_2_fu_150[15]_i_1_n_5\,
      D => \kernel_buffer_15_15_fu_202[1]_i_1_n_5\,
      Q => kernel_buffer_15_2_fu_150(1),
      R => '0'
    );
\kernel_buffer_15_2_fu_150_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_buffer_15_2_fu_150[15]_i_1_n_5\,
      D => \kernel_buffer_15_15_fu_202[2]_i_1_n_5\,
      Q => kernel_buffer_15_2_fu_150(2),
      R => '0'
    );
\kernel_buffer_15_2_fu_150_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_buffer_15_2_fu_150[15]_i_1_n_5\,
      D => \kernel_buffer_15_15_fu_202[3]_i_1_n_5\,
      Q => kernel_buffer_15_2_fu_150(3),
      R => '0'
    );
\kernel_buffer_15_2_fu_150_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_buffer_15_2_fu_150[15]_i_1_n_5\,
      D => \kernel_buffer_15_15_fu_202[4]_i_1_n_5\,
      Q => kernel_buffer_15_2_fu_150(4),
      R => '0'
    );
\kernel_buffer_15_2_fu_150_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_buffer_15_2_fu_150[15]_i_1_n_5\,
      D => \kernel_buffer_15_15_fu_202[5]_i_1_n_5\,
      Q => kernel_buffer_15_2_fu_150(5),
      R => '0'
    );
\kernel_buffer_15_2_fu_150_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_buffer_15_2_fu_150[15]_i_1_n_5\,
      D => \kernel_buffer_15_15_fu_202[6]_i_1_n_5\,
      Q => kernel_buffer_15_2_fu_150(6),
      R => '0'
    );
\kernel_buffer_15_2_fu_150_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_buffer_15_2_fu_150[15]_i_1_n_5\,
      D => \kernel_buffer_15_15_fu_202[7]_i_1_n_5\,
      Q => kernel_buffer_15_2_fu_150(7),
      R => '0'
    );
\kernel_buffer_15_2_fu_150_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_buffer_15_2_fu_150[15]_i_1_n_5\,
      D => \kernel_buffer_15_15_fu_202[8]_i_1_n_5\,
      Q => kernel_buffer_15_2_fu_150(8),
      R => '0'
    );
\kernel_buffer_15_2_fu_150_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_buffer_15_2_fu_150[15]_i_1_n_5\,
      D => \kernel_buffer_15_15_fu_202[9]_i_1_n_5\,
      Q => kernel_buffer_15_2_fu_150(9),
      R => '0'
    );
\kernel_buffer_15_3_fu_154[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => i_0_reg_232_reg(3),
      I1 => i_0_reg_232_reg(1),
      I2 => i_0_reg_232_reg(2),
      I3 => \ap_CS_fsm_reg_n_5_[1]\,
      I4 => i_0_reg_232_reg(0),
      O => trunc_ln28_fu_322_p1(8)
    );
\kernel_buffer_15_3_fu_154_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(8),
      D => \kernel_buffer_15_15_fu_202[0]_i_1_n_5\,
      Q => kernel_buffer_15_3_fu_154(0),
      R => '0'
    );
\kernel_buffer_15_3_fu_154_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(8),
      D => \kernel_buffer_15_15_fu_202[10]_i_1_n_5\,
      Q => kernel_buffer_15_3_fu_154(10),
      R => '0'
    );
\kernel_buffer_15_3_fu_154_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(8),
      D => \kernel_buffer_15_15_fu_202[11]_i_1_n_5\,
      Q => kernel_buffer_15_3_fu_154(11),
      R => '0'
    );
\kernel_buffer_15_3_fu_154_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(8),
      D => \kernel_buffer_15_15_fu_202[12]_i_1_n_5\,
      Q => kernel_buffer_15_3_fu_154(12),
      R => '0'
    );
\kernel_buffer_15_3_fu_154_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(8),
      D => \kernel_buffer_15_15_fu_202[13]_i_1_n_5\,
      Q => kernel_buffer_15_3_fu_154(13),
      R => '0'
    );
\kernel_buffer_15_3_fu_154_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(8),
      D => \kernel_buffer_15_15_fu_202[15]_i_2_n_5\,
      Q => kernel_buffer_15_3_fu_154(15),
      R => '0'
    );
\kernel_buffer_15_3_fu_154_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(8),
      D => \kernel_buffer_15_15_fu_202[1]_i_1_n_5\,
      Q => kernel_buffer_15_3_fu_154(1),
      R => '0'
    );
\kernel_buffer_15_3_fu_154_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(8),
      D => \kernel_buffer_15_15_fu_202[2]_i_1_n_5\,
      Q => kernel_buffer_15_3_fu_154(2),
      R => '0'
    );
\kernel_buffer_15_3_fu_154_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(8),
      D => \kernel_buffer_15_15_fu_202[3]_i_1_n_5\,
      Q => kernel_buffer_15_3_fu_154(3),
      R => '0'
    );
\kernel_buffer_15_3_fu_154_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(8),
      D => \kernel_buffer_15_15_fu_202[4]_i_1_n_5\,
      Q => kernel_buffer_15_3_fu_154(4),
      R => '0'
    );
\kernel_buffer_15_3_fu_154_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(8),
      D => \kernel_buffer_15_15_fu_202[5]_i_1_n_5\,
      Q => kernel_buffer_15_3_fu_154(5),
      R => '0'
    );
\kernel_buffer_15_3_fu_154_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(8),
      D => \kernel_buffer_15_15_fu_202[6]_i_1_n_5\,
      Q => kernel_buffer_15_3_fu_154(6),
      R => '0'
    );
\kernel_buffer_15_3_fu_154_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(8),
      D => \kernel_buffer_15_15_fu_202[7]_i_1_n_5\,
      Q => kernel_buffer_15_3_fu_154(7),
      R => '0'
    );
\kernel_buffer_15_3_fu_154_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(8),
      D => \kernel_buffer_15_15_fu_202[8]_i_1_n_5\,
      Q => kernel_buffer_15_3_fu_154(8),
      R => '0'
    );
\kernel_buffer_15_3_fu_154_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(8),
      D => \kernel_buffer_15_15_fu_202[9]_i_1_n_5\,
      Q => kernel_buffer_15_3_fu_154(9),
      R => '0'
    );
\kernel_buffer_15_4_fu_158[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[1]\,
      I1 => i_0_reg_232_reg(1),
      I2 => i_0_reg_232_reg(0),
      I3 => i_0_reg_232_reg(2),
      I4 => i_0_reg_232_reg(3),
      O => trunc_ln28_fu_322_p1(9)
    );
\kernel_buffer_15_4_fu_158_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(9),
      D => \kernel_buffer_15_15_fu_202[0]_i_1_n_5\,
      Q => kernel_buffer_15_4_fu_158(0),
      R => '0'
    );
\kernel_buffer_15_4_fu_158_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(9),
      D => \kernel_buffer_15_15_fu_202[10]_i_1_n_5\,
      Q => kernel_buffer_15_4_fu_158(10),
      R => '0'
    );
\kernel_buffer_15_4_fu_158_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(9),
      D => \kernel_buffer_15_15_fu_202[11]_i_1_n_5\,
      Q => kernel_buffer_15_4_fu_158(11),
      R => '0'
    );
\kernel_buffer_15_4_fu_158_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(9),
      D => \kernel_buffer_15_15_fu_202[12]_i_1_n_5\,
      Q => kernel_buffer_15_4_fu_158(12),
      R => '0'
    );
\kernel_buffer_15_4_fu_158_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(9),
      D => \kernel_buffer_15_15_fu_202[13]_i_1_n_5\,
      Q => kernel_buffer_15_4_fu_158(13),
      R => '0'
    );
\kernel_buffer_15_4_fu_158_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(9),
      D => \kernel_buffer_15_15_fu_202[15]_i_2_n_5\,
      Q => kernel_buffer_15_4_fu_158(15),
      R => '0'
    );
\kernel_buffer_15_4_fu_158_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(9),
      D => \kernel_buffer_15_15_fu_202[1]_i_1_n_5\,
      Q => kernel_buffer_15_4_fu_158(1),
      R => '0'
    );
\kernel_buffer_15_4_fu_158_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(9),
      D => \kernel_buffer_15_15_fu_202[2]_i_1_n_5\,
      Q => kernel_buffer_15_4_fu_158(2),
      R => '0'
    );
\kernel_buffer_15_4_fu_158_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(9),
      D => \kernel_buffer_15_15_fu_202[3]_i_1_n_5\,
      Q => kernel_buffer_15_4_fu_158(3),
      R => '0'
    );
\kernel_buffer_15_4_fu_158_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(9),
      D => \kernel_buffer_15_15_fu_202[4]_i_1_n_5\,
      Q => kernel_buffer_15_4_fu_158(4),
      R => '0'
    );
\kernel_buffer_15_4_fu_158_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(9),
      D => \kernel_buffer_15_15_fu_202[5]_i_1_n_5\,
      Q => kernel_buffer_15_4_fu_158(5),
      R => '0'
    );
\kernel_buffer_15_4_fu_158_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(9),
      D => \kernel_buffer_15_15_fu_202[6]_i_1_n_5\,
      Q => kernel_buffer_15_4_fu_158(6),
      R => '0'
    );
\kernel_buffer_15_4_fu_158_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(9),
      D => \kernel_buffer_15_15_fu_202[7]_i_1_n_5\,
      Q => kernel_buffer_15_4_fu_158(7),
      R => '0'
    );
\kernel_buffer_15_4_fu_158_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(9),
      D => \kernel_buffer_15_15_fu_202[8]_i_1_n_5\,
      Q => kernel_buffer_15_4_fu_158(8),
      R => '0'
    );
\kernel_buffer_15_4_fu_158_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(9),
      D => \kernel_buffer_15_15_fu_202[9]_i_1_n_5\,
      Q => kernel_buffer_15_4_fu_158(9),
      R => '0'
    );
\kernel_buffer_15_5_fu_162[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => i_0_reg_232_reg(1),
      I1 => i_0_reg_232_reg(0),
      I2 => \ap_CS_fsm_reg_n_5_[1]\,
      I3 => i_0_reg_232_reg(3),
      I4 => i_0_reg_232_reg(2),
      O => trunc_ln28_fu_322_p1(10)
    );
\kernel_buffer_15_5_fu_162_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(10),
      D => \kernel_buffer_15_15_fu_202[0]_i_1_n_5\,
      Q => kernel_buffer_15_5_fu_162(0),
      R => '0'
    );
\kernel_buffer_15_5_fu_162_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(10),
      D => \kernel_buffer_15_15_fu_202[10]_i_1_n_5\,
      Q => kernel_buffer_15_5_fu_162(10),
      R => '0'
    );
\kernel_buffer_15_5_fu_162_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(10),
      D => \kernel_buffer_15_15_fu_202[11]_i_1_n_5\,
      Q => kernel_buffer_15_5_fu_162(11),
      R => '0'
    );
\kernel_buffer_15_5_fu_162_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(10),
      D => \kernel_buffer_15_15_fu_202[12]_i_1_n_5\,
      Q => kernel_buffer_15_5_fu_162(12),
      R => '0'
    );
\kernel_buffer_15_5_fu_162_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(10),
      D => \kernel_buffer_15_15_fu_202[13]_i_1_n_5\,
      Q => kernel_buffer_15_5_fu_162(13),
      R => '0'
    );
\kernel_buffer_15_5_fu_162_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(10),
      D => \kernel_buffer_15_15_fu_202[15]_i_2_n_5\,
      Q => kernel_buffer_15_5_fu_162(15),
      R => '0'
    );
\kernel_buffer_15_5_fu_162_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(10),
      D => \kernel_buffer_15_15_fu_202[1]_i_1_n_5\,
      Q => kernel_buffer_15_5_fu_162(1),
      R => '0'
    );
\kernel_buffer_15_5_fu_162_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(10),
      D => \kernel_buffer_15_15_fu_202[2]_i_1_n_5\,
      Q => kernel_buffer_15_5_fu_162(2),
      R => '0'
    );
\kernel_buffer_15_5_fu_162_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(10),
      D => \kernel_buffer_15_15_fu_202[3]_i_1_n_5\,
      Q => kernel_buffer_15_5_fu_162(3),
      R => '0'
    );
\kernel_buffer_15_5_fu_162_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(10),
      D => \kernel_buffer_15_15_fu_202[4]_i_1_n_5\,
      Q => kernel_buffer_15_5_fu_162(4),
      R => '0'
    );
\kernel_buffer_15_5_fu_162_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(10),
      D => \kernel_buffer_15_15_fu_202[5]_i_1_n_5\,
      Q => kernel_buffer_15_5_fu_162(5),
      R => '0'
    );
\kernel_buffer_15_5_fu_162_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(10),
      D => \kernel_buffer_15_15_fu_202[6]_i_1_n_5\,
      Q => kernel_buffer_15_5_fu_162(6),
      R => '0'
    );
\kernel_buffer_15_5_fu_162_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(10),
      D => \kernel_buffer_15_15_fu_202[7]_i_1_n_5\,
      Q => kernel_buffer_15_5_fu_162(7),
      R => '0'
    );
\kernel_buffer_15_5_fu_162_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(10),
      D => \kernel_buffer_15_15_fu_202[8]_i_1_n_5\,
      Q => kernel_buffer_15_5_fu_162(8),
      R => '0'
    );
\kernel_buffer_15_5_fu_162_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(10),
      D => \kernel_buffer_15_15_fu_202[9]_i_1_n_5\,
      Q => kernel_buffer_15_5_fu_162(9),
      R => '0'
    );
\kernel_buffer_15_6_fu_166[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => i_0_reg_232_reg(2),
      I1 => i_0_reg_232_reg(0),
      I2 => \ap_CS_fsm_reg_n_5_[1]\,
      I3 => i_0_reg_232_reg(3),
      I4 => i_0_reg_232_reg(1),
      O => trunc_ln28_fu_322_p1(11)
    );
\kernel_buffer_15_6_fu_166_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(11),
      D => \kernel_buffer_15_15_fu_202[0]_i_1_n_5\,
      Q => kernel_buffer_15_6_fu_166(0),
      R => '0'
    );
\kernel_buffer_15_6_fu_166_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(11),
      D => \kernel_buffer_15_15_fu_202[10]_i_1_n_5\,
      Q => kernel_buffer_15_6_fu_166(10),
      R => '0'
    );
\kernel_buffer_15_6_fu_166_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(11),
      D => \kernel_buffer_15_15_fu_202[11]_i_1_n_5\,
      Q => kernel_buffer_15_6_fu_166(11),
      R => '0'
    );
\kernel_buffer_15_6_fu_166_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(11),
      D => \kernel_buffer_15_15_fu_202[12]_i_1_n_5\,
      Q => kernel_buffer_15_6_fu_166(12),
      R => '0'
    );
\kernel_buffer_15_6_fu_166_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(11),
      D => \kernel_buffer_15_15_fu_202[13]_i_1_n_5\,
      Q => kernel_buffer_15_6_fu_166(13),
      R => '0'
    );
\kernel_buffer_15_6_fu_166_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(11),
      D => \kernel_buffer_15_15_fu_202[15]_i_2_n_5\,
      Q => kernel_buffer_15_6_fu_166(15),
      R => '0'
    );
\kernel_buffer_15_6_fu_166_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(11),
      D => \kernel_buffer_15_15_fu_202[1]_i_1_n_5\,
      Q => kernel_buffer_15_6_fu_166(1),
      R => '0'
    );
\kernel_buffer_15_6_fu_166_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(11),
      D => \kernel_buffer_15_15_fu_202[2]_i_1_n_5\,
      Q => kernel_buffer_15_6_fu_166(2),
      R => '0'
    );
\kernel_buffer_15_6_fu_166_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(11),
      D => \kernel_buffer_15_15_fu_202[3]_i_1_n_5\,
      Q => kernel_buffer_15_6_fu_166(3),
      R => '0'
    );
\kernel_buffer_15_6_fu_166_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(11),
      D => \kernel_buffer_15_15_fu_202[4]_i_1_n_5\,
      Q => kernel_buffer_15_6_fu_166(4),
      R => '0'
    );
\kernel_buffer_15_6_fu_166_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(11),
      D => \kernel_buffer_15_15_fu_202[5]_i_1_n_5\,
      Q => kernel_buffer_15_6_fu_166(5),
      R => '0'
    );
\kernel_buffer_15_6_fu_166_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(11),
      D => \kernel_buffer_15_15_fu_202[6]_i_1_n_5\,
      Q => kernel_buffer_15_6_fu_166(6),
      R => '0'
    );
\kernel_buffer_15_6_fu_166_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(11),
      D => \kernel_buffer_15_15_fu_202[7]_i_1_n_5\,
      Q => kernel_buffer_15_6_fu_166(7),
      R => '0'
    );
\kernel_buffer_15_6_fu_166_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(11),
      D => \kernel_buffer_15_15_fu_202[8]_i_1_n_5\,
      Q => kernel_buffer_15_6_fu_166(8),
      R => '0'
    );
\kernel_buffer_15_6_fu_166_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(11),
      D => \kernel_buffer_15_15_fu_202[9]_i_1_n_5\,
      Q => kernel_buffer_15_6_fu_166(9),
      R => '0'
    );
\kernel_buffer_15_7_fu_170[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[1]\,
      I1 => i_0_reg_232_reg(2),
      I2 => i_0_reg_232_reg(1),
      I3 => i_0_reg_232_reg(0),
      I4 => i_0_reg_232_reg(3),
      O => trunc_ln28_fu_322_p1(12)
    );
\kernel_buffer_15_7_fu_170_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(12),
      D => \kernel_buffer_15_15_fu_202[0]_i_1_n_5\,
      Q => kernel_buffer_15_7_fu_170(0),
      R => '0'
    );
\kernel_buffer_15_7_fu_170_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(12),
      D => \kernel_buffer_15_15_fu_202[10]_i_1_n_5\,
      Q => kernel_buffer_15_7_fu_170(10),
      R => '0'
    );
\kernel_buffer_15_7_fu_170_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(12),
      D => \kernel_buffer_15_15_fu_202[11]_i_1_n_5\,
      Q => kernel_buffer_15_7_fu_170(11),
      R => '0'
    );
\kernel_buffer_15_7_fu_170_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(12),
      D => \kernel_buffer_15_15_fu_202[12]_i_1_n_5\,
      Q => kernel_buffer_15_7_fu_170(12),
      R => '0'
    );
\kernel_buffer_15_7_fu_170_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(12),
      D => \kernel_buffer_15_15_fu_202[13]_i_1_n_5\,
      Q => kernel_buffer_15_7_fu_170(13),
      R => '0'
    );
\kernel_buffer_15_7_fu_170_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(12),
      D => \kernel_buffer_15_15_fu_202[15]_i_2_n_5\,
      Q => kernel_buffer_15_7_fu_170(15),
      R => '0'
    );
\kernel_buffer_15_7_fu_170_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(12),
      D => \kernel_buffer_15_15_fu_202[1]_i_1_n_5\,
      Q => kernel_buffer_15_7_fu_170(1),
      R => '0'
    );
\kernel_buffer_15_7_fu_170_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(12),
      D => \kernel_buffer_15_15_fu_202[2]_i_1_n_5\,
      Q => kernel_buffer_15_7_fu_170(2),
      R => '0'
    );
\kernel_buffer_15_7_fu_170_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(12),
      D => \kernel_buffer_15_15_fu_202[3]_i_1_n_5\,
      Q => kernel_buffer_15_7_fu_170(3),
      R => '0'
    );
\kernel_buffer_15_7_fu_170_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(12),
      D => \kernel_buffer_15_15_fu_202[4]_i_1_n_5\,
      Q => kernel_buffer_15_7_fu_170(4),
      R => '0'
    );
\kernel_buffer_15_7_fu_170_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(12),
      D => \kernel_buffer_15_15_fu_202[5]_i_1_n_5\,
      Q => kernel_buffer_15_7_fu_170(5),
      R => '0'
    );
\kernel_buffer_15_7_fu_170_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(12),
      D => \kernel_buffer_15_15_fu_202[6]_i_1_n_5\,
      Q => kernel_buffer_15_7_fu_170(6),
      R => '0'
    );
\kernel_buffer_15_7_fu_170_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(12),
      D => \kernel_buffer_15_15_fu_202[7]_i_1_n_5\,
      Q => kernel_buffer_15_7_fu_170(7),
      R => '0'
    );
\kernel_buffer_15_7_fu_170_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(12),
      D => \kernel_buffer_15_15_fu_202[8]_i_1_n_5\,
      Q => kernel_buffer_15_7_fu_170(8),
      R => '0'
    );
\kernel_buffer_15_7_fu_170_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(12),
      D => \kernel_buffer_15_15_fu_202[9]_i_1_n_5\,
      Q => kernel_buffer_15_7_fu_170(9),
      R => '0'
    );
\kernel_buffer_15_8_fu_174[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => i_0_reg_232_reg(1),
      I1 => i_0_reg_232_reg(0),
      I2 => \ap_CS_fsm_reg_n_5_[1]\,
      I3 => i_0_reg_232_reg(2),
      I4 => i_0_reg_232_reg(3),
      O => \kernel_buffer_15_8_fu_174[15]_i_1_n_5\
    );
\kernel_buffer_15_8_fu_174_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_buffer_15_8_fu_174[15]_i_1_n_5\,
      D => \kernel_buffer_15_15_fu_202[0]_i_1_n_5\,
      Q => kernel_buffer_15_8_fu_174(0),
      R => '0'
    );
\kernel_buffer_15_8_fu_174_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_buffer_15_8_fu_174[15]_i_1_n_5\,
      D => \kernel_buffer_15_15_fu_202[10]_i_1_n_5\,
      Q => kernel_buffer_15_8_fu_174(10),
      R => '0'
    );
\kernel_buffer_15_8_fu_174_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_buffer_15_8_fu_174[15]_i_1_n_5\,
      D => \kernel_buffer_15_15_fu_202[11]_i_1_n_5\,
      Q => kernel_buffer_15_8_fu_174(11),
      R => '0'
    );
\kernel_buffer_15_8_fu_174_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_buffer_15_8_fu_174[15]_i_1_n_5\,
      D => \kernel_buffer_15_15_fu_202[12]_i_1_n_5\,
      Q => kernel_buffer_15_8_fu_174(12),
      R => '0'
    );
\kernel_buffer_15_8_fu_174_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_buffer_15_8_fu_174[15]_i_1_n_5\,
      D => \kernel_buffer_15_15_fu_202[13]_i_1_n_5\,
      Q => kernel_buffer_15_8_fu_174(13),
      R => '0'
    );
\kernel_buffer_15_8_fu_174_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_buffer_15_8_fu_174[15]_i_1_n_5\,
      D => \kernel_buffer_15_15_fu_202[15]_i_2_n_5\,
      Q => kernel_buffer_15_8_fu_174(15),
      R => '0'
    );
\kernel_buffer_15_8_fu_174_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_buffer_15_8_fu_174[15]_i_1_n_5\,
      D => \kernel_buffer_15_15_fu_202[1]_i_1_n_5\,
      Q => kernel_buffer_15_8_fu_174(1),
      R => '0'
    );
\kernel_buffer_15_8_fu_174_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_buffer_15_8_fu_174[15]_i_1_n_5\,
      D => \kernel_buffer_15_15_fu_202[2]_i_1_n_5\,
      Q => kernel_buffer_15_8_fu_174(2),
      R => '0'
    );
\kernel_buffer_15_8_fu_174_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_buffer_15_8_fu_174[15]_i_1_n_5\,
      D => \kernel_buffer_15_15_fu_202[3]_i_1_n_5\,
      Q => kernel_buffer_15_8_fu_174(3),
      R => '0'
    );
\kernel_buffer_15_8_fu_174_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_buffer_15_8_fu_174[15]_i_1_n_5\,
      D => \kernel_buffer_15_15_fu_202[4]_i_1_n_5\,
      Q => kernel_buffer_15_8_fu_174(4),
      R => '0'
    );
\kernel_buffer_15_8_fu_174_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_buffer_15_8_fu_174[15]_i_1_n_5\,
      D => \kernel_buffer_15_15_fu_202[5]_i_1_n_5\,
      Q => kernel_buffer_15_8_fu_174(5),
      R => '0'
    );
\kernel_buffer_15_8_fu_174_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_buffer_15_8_fu_174[15]_i_1_n_5\,
      D => \kernel_buffer_15_15_fu_202[6]_i_1_n_5\,
      Q => kernel_buffer_15_8_fu_174(6),
      R => '0'
    );
\kernel_buffer_15_8_fu_174_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_buffer_15_8_fu_174[15]_i_1_n_5\,
      D => \kernel_buffer_15_15_fu_202[7]_i_1_n_5\,
      Q => kernel_buffer_15_8_fu_174(7),
      R => '0'
    );
\kernel_buffer_15_8_fu_174_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_buffer_15_8_fu_174[15]_i_1_n_5\,
      D => \kernel_buffer_15_15_fu_202[8]_i_1_n_5\,
      Q => kernel_buffer_15_8_fu_174(8),
      R => '0'
    );
\kernel_buffer_15_8_fu_174_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \kernel_buffer_15_8_fu_174[15]_i_1_n_5\,
      D => \kernel_buffer_15_15_fu_202[9]_i_1_n_5\,
      Q => kernel_buffer_15_8_fu_174(9),
      R => '0'
    );
\kernel_buffer_15_9_fu_178[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => i_0_reg_232_reg(1),
      I1 => i_0_reg_232_reg(0),
      I2 => \ap_CS_fsm_reg_n_5_[1]\,
      I3 => i_0_reg_232_reg(2),
      I4 => i_0_reg_232_reg(3),
      O => trunc_ln28_fu_322_p1(14)
    );
\kernel_buffer_15_9_fu_178_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(14),
      D => \kernel_buffer_15_15_fu_202[0]_i_1_n_5\,
      Q => kernel_buffer_15_9_fu_178(0),
      R => '0'
    );
\kernel_buffer_15_9_fu_178_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(14),
      D => \kernel_buffer_15_15_fu_202[10]_i_1_n_5\,
      Q => kernel_buffer_15_9_fu_178(10),
      R => '0'
    );
\kernel_buffer_15_9_fu_178_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(14),
      D => \kernel_buffer_15_15_fu_202[11]_i_1_n_5\,
      Q => kernel_buffer_15_9_fu_178(11),
      R => '0'
    );
\kernel_buffer_15_9_fu_178_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(14),
      D => \kernel_buffer_15_15_fu_202[12]_i_1_n_5\,
      Q => kernel_buffer_15_9_fu_178(12),
      R => '0'
    );
\kernel_buffer_15_9_fu_178_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(14),
      D => \kernel_buffer_15_15_fu_202[13]_i_1_n_5\,
      Q => kernel_buffer_15_9_fu_178(13),
      R => '0'
    );
\kernel_buffer_15_9_fu_178_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(14),
      D => \kernel_buffer_15_15_fu_202[15]_i_2_n_5\,
      Q => kernel_buffer_15_9_fu_178(15),
      R => '0'
    );
\kernel_buffer_15_9_fu_178_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(14),
      D => \kernel_buffer_15_15_fu_202[1]_i_1_n_5\,
      Q => kernel_buffer_15_9_fu_178(1),
      R => '0'
    );
\kernel_buffer_15_9_fu_178_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(14),
      D => \kernel_buffer_15_15_fu_202[2]_i_1_n_5\,
      Q => kernel_buffer_15_9_fu_178(2),
      R => '0'
    );
\kernel_buffer_15_9_fu_178_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(14),
      D => \kernel_buffer_15_15_fu_202[3]_i_1_n_5\,
      Q => kernel_buffer_15_9_fu_178(3),
      R => '0'
    );
\kernel_buffer_15_9_fu_178_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(14),
      D => \kernel_buffer_15_15_fu_202[4]_i_1_n_5\,
      Q => kernel_buffer_15_9_fu_178(4),
      R => '0'
    );
\kernel_buffer_15_9_fu_178_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(14),
      D => \kernel_buffer_15_15_fu_202[5]_i_1_n_5\,
      Q => kernel_buffer_15_9_fu_178(5),
      R => '0'
    );
\kernel_buffer_15_9_fu_178_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(14),
      D => \kernel_buffer_15_15_fu_202[6]_i_1_n_5\,
      Q => kernel_buffer_15_9_fu_178(6),
      R => '0'
    );
\kernel_buffer_15_9_fu_178_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(14),
      D => \kernel_buffer_15_15_fu_202[7]_i_1_n_5\,
      Q => kernel_buffer_15_9_fu_178(7),
      R => '0'
    );
\kernel_buffer_15_9_fu_178_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(14),
      D => \kernel_buffer_15_15_fu_202[8]_i_1_n_5\,
      Q => kernel_buffer_15_9_fu_178(8),
      R => '0'
    );
\kernel_buffer_15_9_fu_178_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(14),
      D => \kernel_buffer_15_15_fu_202[9]_i_1_n_5\,
      Q => kernel_buffer_15_9_fu_178(9),
      R => '0'
    );
\kernel_buffer_15_fu_142[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => i_0_reg_232_reg(4),
      I1 => i_0_reg_232_reg(1),
      I2 => i_0_reg_232_reg(3),
      I3 => i_0_reg_232_reg(0),
      I4 => i_0_reg_232_reg(2),
      I5 => \ap_CS_fsm_reg_n_5_[1]\,
      O => trunc_ln28_fu_322_p1(15)
    );
\kernel_buffer_15_fu_142_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(15),
      D => \kernel_buffer_15_15_fu_202[0]_i_1_n_5\,
      Q => kernel_buffer_15_fu_142(0),
      R => '0'
    );
\kernel_buffer_15_fu_142_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(15),
      D => \kernel_buffer_15_15_fu_202[10]_i_1_n_5\,
      Q => kernel_buffer_15_fu_142(10),
      R => '0'
    );
\kernel_buffer_15_fu_142_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(15),
      D => \kernel_buffer_15_15_fu_202[11]_i_1_n_5\,
      Q => kernel_buffer_15_fu_142(11),
      R => '0'
    );
\kernel_buffer_15_fu_142_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(15),
      D => \kernel_buffer_15_15_fu_202[12]_i_1_n_5\,
      Q => kernel_buffer_15_fu_142(12),
      R => '0'
    );
\kernel_buffer_15_fu_142_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(15),
      D => \kernel_buffer_15_15_fu_202[13]_i_1_n_5\,
      Q => kernel_buffer_15_fu_142(13),
      R => '0'
    );
\kernel_buffer_15_fu_142_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(15),
      D => \kernel_buffer_15_15_fu_202[15]_i_2_n_5\,
      Q => kernel_buffer_15_fu_142(15),
      R => '0'
    );
\kernel_buffer_15_fu_142_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(15),
      D => \kernel_buffer_15_15_fu_202[1]_i_1_n_5\,
      Q => kernel_buffer_15_fu_142(1),
      R => '0'
    );
\kernel_buffer_15_fu_142_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(15),
      D => \kernel_buffer_15_15_fu_202[2]_i_1_n_5\,
      Q => kernel_buffer_15_fu_142(2),
      R => '0'
    );
\kernel_buffer_15_fu_142_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(15),
      D => \kernel_buffer_15_15_fu_202[3]_i_1_n_5\,
      Q => kernel_buffer_15_fu_142(3),
      R => '0'
    );
\kernel_buffer_15_fu_142_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(15),
      D => \kernel_buffer_15_15_fu_202[4]_i_1_n_5\,
      Q => kernel_buffer_15_fu_142(4),
      R => '0'
    );
\kernel_buffer_15_fu_142_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(15),
      D => \kernel_buffer_15_15_fu_202[5]_i_1_n_5\,
      Q => kernel_buffer_15_fu_142(5),
      R => '0'
    );
\kernel_buffer_15_fu_142_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(15),
      D => \kernel_buffer_15_15_fu_202[6]_i_1_n_5\,
      Q => kernel_buffer_15_fu_142(6),
      R => '0'
    );
\kernel_buffer_15_fu_142_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(15),
      D => \kernel_buffer_15_15_fu_202[7]_i_1_n_5\,
      Q => kernel_buffer_15_fu_142(7),
      R => '0'
    );
\kernel_buffer_15_fu_142_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(15),
      D => \kernel_buffer_15_15_fu_202[8]_i_1_n_5\,
      Q => kernel_buffer_15_fu_142(8),
      R => '0'
    );
\kernel_buffer_15_fu_142_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln28_fu_322_p1(15),
      D => \kernel_buffer_15_15_fu_202[9]_i_1_n_5\,
      Q => kernel_buffer_15_fu_142(9),
      R => '0'
    );
mul_ln39_fu_777_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => tmp_2_fu_737_p18(31),
      A(15) => tmp_2_fu_737_p18(31),
      A(14) => tmp_2_fu_737_p18(31),
      A(13 downto 0) => tmp_2_fu_737_p18(13 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln39_fu_777_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q0(15),
      B(16) => q0(15),
      B(15 downto 0) => q0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln39_fu_777_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln39_fu_777_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln39_fu_777_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => mul_ln39_fu_777_p2_i_1_n_5,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => mul_ln39_fu_777_p2_i_1_n_5,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln39_fu_777_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_ln39_fu_777_p2_OVERFLOW_UNCONNECTED,
      P(47) => mul_ln39_fu_777_p2_n_63,
      P(46) => mul_ln39_fu_777_p2_n_64,
      P(45) => mul_ln39_fu_777_p2_n_65,
      P(44) => mul_ln39_fu_777_p2_n_66,
      P(43) => mul_ln39_fu_777_p2_n_67,
      P(42) => mul_ln39_fu_777_p2_n_68,
      P(41) => mul_ln39_fu_777_p2_n_69,
      P(40) => mul_ln39_fu_777_p2_n_70,
      P(39) => mul_ln39_fu_777_p2_n_71,
      P(38) => mul_ln39_fu_777_p2_n_72,
      P(37) => mul_ln39_fu_777_p2_n_73,
      P(36) => mul_ln39_fu_777_p2_n_74,
      P(35) => mul_ln39_fu_777_p2_n_75,
      P(34) => mul_ln39_fu_777_p2_n_76,
      P(33) => mul_ln39_fu_777_p2_n_77,
      P(32) => mul_ln39_fu_777_p2_n_78,
      P(31) => mul_ln39_fu_777_p2_n_79,
      P(30) => mul_ln39_fu_777_p2_n_80,
      P(29) => mul_ln39_fu_777_p2_n_81,
      P(28) => mul_ln39_fu_777_p2_n_82,
      P(27) => mul_ln39_fu_777_p2_n_83,
      P(26) => mul_ln39_fu_777_p2_n_84,
      P(25) => mul_ln39_fu_777_p2_n_85,
      P(24) => mul_ln39_fu_777_p2_n_86,
      P(23) => mul_ln39_fu_777_p2_n_87,
      P(22) => mul_ln39_fu_777_p2_n_88,
      P(21) => mul_ln39_fu_777_p2_n_89,
      P(20) => mul_ln39_fu_777_p2_n_90,
      P(19) => mul_ln39_fu_777_p2_n_91,
      P(18) => mul_ln39_fu_777_p2_n_92,
      P(17) => mul_ln39_fu_777_p2_n_93,
      P(16) => mul_ln39_fu_777_p2_n_94,
      P(15) => mul_ln39_fu_777_p2_n_95,
      P(14) => mul_ln39_fu_777_p2_n_96,
      P(13) => mul_ln39_fu_777_p2_n_97,
      P(12) => mul_ln39_fu_777_p2_n_98,
      P(11) => mul_ln39_fu_777_p2_n_99,
      P(10) => mul_ln39_fu_777_p2_n_100,
      P(9) => mul_ln39_fu_777_p2_n_101,
      P(8) => mul_ln39_fu_777_p2_n_102,
      P(7) => mul_ln39_fu_777_p2_n_103,
      P(6) => mul_ln39_fu_777_p2_n_104,
      P(5) => mul_ln39_fu_777_p2_n_105,
      P(4) => mul_ln39_fu_777_p2_n_106,
      P(3) => mul_ln39_fu_777_p2_n_107,
      P(2) => mul_ln39_fu_777_p2_n_108,
      P(1) => mul_ln39_fu_777_p2_n_109,
      P(0) => mul_ln39_fu_777_p2_n_110,
      PATTERNBDETECT => NLW_mul_ln39_fu_777_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln39_fu_777_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => mul_ln39_fu_777_p2_n_111,
      PCOUT(46) => mul_ln39_fu_777_p2_n_112,
      PCOUT(45) => mul_ln39_fu_777_p2_n_113,
      PCOUT(44) => mul_ln39_fu_777_p2_n_114,
      PCOUT(43) => mul_ln39_fu_777_p2_n_115,
      PCOUT(42) => mul_ln39_fu_777_p2_n_116,
      PCOUT(41) => mul_ln39_fu_777_p2_n_117,
      PCOUT(40) => mul_ln39_fu_777_p2_n_118,
      PCOUT(39) => mul_ln39_fu_777_p2_n_119,
      PCOUT(38) => mul_ln39_fu_777_p2_n_120,
      PCOUT(37) => mul_ln39_fu_777_p2_n_121,
      PCOUT(36) => mul_ln39_fu_777_p2_n_122,
      PCOUT(35) => mul_ln39_fu_777_p2_n_123,
      PCOUT(34) => mul_ln39_fu_777_p2_n_124,
      PCOUT(33) => mul_ln39_fu_777_p2_n_125,
      PCOUT(32) => mul_ln39_fu_777_p2_n_126,
      PCOUT(31) => mul_ln39_fu_777_p2_n_127,
      PCOUT(30) => mul_ln39_fu_777_p2_n_128,
      PCOUT(29) => mul_ln39_fu_777_p2_n_129,
      PCOUT(28) => mul_ln39_fu_777_p2_n_130,
      PCOUT(27) => mul_ln39_fu_777_p2_n_131,
      PCOUT(26) => mul_ln39_fu_777_p2_n_132,
      PCOUT(25) => mul_ln39_fu_777_p2_n_133,
      PCOUT(24) => mul_ln39_fu_777_p2_n_134,
      PCOUT(23) => mul_ln39_fu_777_p2_n_135,
      PCOUT(22) => mul_ln39_fu_777_p2_n_136,
      PCOUT(21) => mul_ln39_fu_777_p2_n_137,
      PCOUT(20) => mul_ln39_fu_777_p2_n_138,
      PCOUT(19) => mul_ln39_fu_777_p2_n_139,
      PCOUT(18) => mul_ln39_fu_777_p2_n_140,
      PCOUT(17) => mul_ln39_fu_777_p2_n_141,
      PCOUT(16) => mul_ln39_fu_777_p2_n_142,
      PCOUT(15) => mul_ln39_fu_777_p2_n_143,
      PCOUT(14) => mul_ln39_fu_777_p2_n_144,
      PCOUT(13) => mul_ln39_fu_777_p2_n_145,
      PCOUT(12) => mul_ln39_fu_777_p2_n_146,
      PCOUT(11) => mul_ln39_fu_777_p2_n_147,
      PCOUT(10) => mul_ln39_fu_777_p2_n_148,
      PCOUT(9) => mul_ln39_fu_777_p2_n_149,
      PCOUT(8) => mul_ln39_fu_777_p2_n_150,
      PCOUT(7) => mul_ln39_fu_777_p2_n_151,
      PCOUT(6) => mul_ln39_fu_777_p2_n_152,
      PCOUT(5) => mul_ln39_fu_777_p2_n_153,
      PCOUT(4) => mul_ln39_fu_777_p2_n_154,
      PCOUT(3) => mul_ln39_fu_777_p2_n_155,
      PCOUT(2) => mul_ln39_fu_777_p2_n_156,
      PCOUT(1) => mul_ln39_fu_777_p2_n_157,
      PCOUT(0) => mul_ln39_fu_777_p2_n_158,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln39_fu_777_p2_UNDERFLOW_UNCONNECTED
    );
mul_ln39_fu_777_p2_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln31_reg_965_pp1_iter1_reg,
      O => mul_ln39_fu_777_p2_i_1_n_5
    );
\mul_ln39_reg_1045[16]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln31_reg_965_pp1_iter2_reg,
      O => \mul_ln39_reg_1045[16]_i_1_n_5\
    );
mul_ln39_reg_1045_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q0(15),
      A(28) => q0(15),
      A(27) => q0(15),
      A(26) => q0(15),
      A(25) => q0(15),
      A(24) => q0(15),
      A(23) => q0(15),
      A(22) => q0(15),
      A(21) => q0(15),
      A(20) => q0(15),
      A(19) => q0(15),
      A(18) => q0(15),
      A(17) => q0(15),
      A(16) => q0(15),
      A(15 downto 0) => q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln39_reg_1045_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => tmp_2_fu_737_p18(31),
      B(16) => tmp_2_fu_737_p18(31),
      B(15) => tmp_2_fu_737_p18(31),
      B(14) => tmp_2_fu_737_p18(31),
      B(13) => tmp_2_fu_737_p18(31),
      B(12) => tmp_2_fu_737_p18(31),
      B(11) => tmp_2_fu_737_p18(31),
      B(10) => tmp_2_fu_737_p18(31),
      B(9) => tmp_2_fu_737_p18(31),
      B(8) => tmp_2_fu_737_p18(31),
      B(7) => tmp_2_fu_737_p18(31),
      B(6) => tmp_2_fu_737_p18(31),
      B(5) => tmp_2_fu_737_p18(31),
      B(4) => tmp_2_fu_737_p18(31),
      B(3) => tmp_2_fu_737_p18(31),
      B(2) => tmp_2_fu_737_p18(31),
      B(1) => tmp_2_fu_737_p18(31),
      B(0) => tmp_2_fu_737_p18(31),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln39_reg_1045_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln39_reg_1045_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln39_reg_1045_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => mul_ln39_fu_777_p2_i_1_n_5,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => mul_ln39_fu_777_p2_i_1_n_5,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \mul_ln39_reg_1045[16]_i_1_n_5\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln39_reg_1045_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_mul_ln39_reg_1045_reg_OVERFLOW_UNCONNECTED,
      P(47) => mul_ln39_reg_1045_reg_n_63,
      P(46) => mul_ln39_reg_1045_reg_n_64,
      P(45) => mul_ln39_reg_1045_reg_n_65,
      P(44) => mul_ln39_reg_1045_reg_n_66,
      P(43) => mul_ln39_reg_1045_reg_n_67,
      P(42) => mul_ln39_reg_1045_reg_n_68,
      P(41) => mul_ln39_reg_1045_reg_n_69,
      P(40) => mul_ln39_reg_1045_reg_n_70,
      P(39) => mul_ln39_reg_1045_reg_n_71,
      P(38) => mul_ln39_reg_1045_reg_n_72,
      P(37) => mul_ln39_reg_1045_reg_n_73,
      P(36) => mul_ln39_reg_1045_reg_n_74,
      P(35) => mul_ln39_reg_1045_reg_n_75,
      P(34) => mul_ln39_reg_1045_reg_n_76,
      P(33) => mul_ln39_reg_1045_reg_n_77,
      P(32) => mul_ln39_reg_1045_reg_n_78,
      P(31) => mul_ln39_reg_1045_reg_n_79,
      P(30) => mul_ln39_reg_1045_reg_n_80,
      P(29) => mul_ln39_reg_1045_reg_n_81,
      P(28) => mul_ln39_reg_1045_reg_n_82,
      P(27) => mul_ln39_reg_1045_reg_n_83,
      P(26) => mul_ln39_reg_1045_reg_n_84,
      P(25) => mul_ln39_reg_1045_reg_n_85,
      P(24) => mul_ln39_reg_1045_reg_n_86,
      P(23) => mul_ln39_reg_1045_reg_n_87,
      P(22) => mul_ln39_reg_1045_reg_n_88,
      P(21) => mul_ln39_reg_1045_reg_n_89,
      P(20) => mul_ln39_reg_1045_reg_n_90,
      P(19) => mul_ln39_reg_1045_reg_n_91,
      P(18) => mul_ln39_reg_1045_reg_n_92,
      P(17) => mul_ln39_reg_1045_reg_n_93,
      P(16) => mul_ln39_reg_1045_reg_n_94,
      P(15) => mul_ln39_reg_1045_reg_n_95,
      P(14 downto 0) => sext_ln39_2_fu_798_p1(18 downto 4),
      PATTERNBDETECT => NLW_mul_ln39_reg_1045_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln39_reg_1045_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => mul_ln39_fu_777_p2_n_111,
      PCIN(46) => mul_ln39_fu_777_p2_n_112,
      PCIN(45) => mul_ln39_fu_777_p2_n_113,
      PCIN(44) => mul_ln39_fu_777_p2_n_114,
      PCIN(43) => mul_ln39_fu_777_p2_n_115,
      PCIN(42) => mul_ln39_fu_777_p2_n_116,
      PCIN(41) => mul_ln39_fu_777_p2_n_117,
      PCIN(40) => mul_ln39_fu_777_p2_n_118,
      PCIN(39) => mul_ln39_fu_777_p2_n_119,
      PCIN(38) => mul_ln39_fu_777_p2_n_120,
      PCIN(37) => mul_ln39_fu_777_p2_n_121,
      PCIN(36) => mul_ln39_fu_777_p2_n_122,
      PCIN(35) => mul_ln39_fu_777_p2_n_123,
      PCIN(34) => mul_ln39_fu_777_p2_n_124,
      PCIN(33) => mul_ln39_fu_777_p2_n_125,
      PCIN(32) => mul_ln39_fu_777_p2_n_126,
      PCIN(31) => mul_ln39_fu_777_p2_n_127,
      PCIN(30) => mul_ln39_fu_777_p2_n_128,
      PCIN(29) => mul_ln39_fu_777_p2_n_129,
      PCIN(28) => mul_ln39_fu_777_p2_n_130,
      PCIN(27) => mul_ln39_fu_777_p2_n_131,
      PCIN(26) => mul_ln39_fu_777_p2_n_132,
      PCIN(25) => mul_ln39_fu_777_p2_n_133,
      PCIN(24) => mul_ln39_fu_777_p2_n_134,
      PCIN(23) => mul_ln39_fu_777_p2_n_135,
      PCIN(22) => mul_ln39_fu_777_p2_n_136,
      PCIN(21) => mul_ln39_fu_777_p2_n_137,
      PCIN(20) => mul_ln39_fu_777_p2_n_138,
      PCIN(19) => mul_ln39_fu_777_p2_n_139,
      PCIN(18) => mul_ln39_fu_777_p2_n_140,
      PCIN(17) => mul_ln39_fu_777_p2_n_141,
      PCIN(16) => mul_ln39_fu_777_p2_n_142,
      PCIN(15) => mul_ln39_fu_777_p2_n_143,
      PCIN(14) => mul_ln39_fu_777_p2_n_144,
      PCIN(13) => mul_ln39_fu_777_p2_n_145,
      PCIN(12) => mul_ln39_fu_777_p2_n_146,
      PCIN(11) => mul_ln39_fu_777_p2_n_147,
      PCIN(10) => mul_ln39_fu_777_p2_n_148,
      PCIN(9) => mul_ln39_fu_777_p2_n_149,
      PCIN(8) => mul_ln39_fu_777_p2_n_150,
      PCIN(7) => mul_ln39_fu_777_p2_n_151,
      PCIN(6) => mul_ln39_fu_777_p2_n_152,
      PCIN(5) => mul_ln39_fu_777_p2_n_153,
      PCIN(4) => mul_ln39_fu_777_p2_n_154,
      PCIN(3) => mul_ln39_fu_777_p2_n_155,
      PCIN(2) => mul_ln39_fu_777_p2_n_156,
      PCIN(1) => mul_ln39_fu_777_p2_n_157,
      PCIN(0) => mul_ln39_fu_777_p2_n_158,
      PCOUT(47 downto 0) => NLW_mul_ln39_reg_1045_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln39_reg_1045_reg_UNDERFLOW_UNCONNECTED
    );
\mul_ln39_reg_1045_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mul_ln39_reg_1045[16]_i_1_n_5\,
      D => mul_ln39_fu_777_p2_n_97,
      Q => sext_ln39_2_fu_798_p1(0),
      R => '0'
    );
\mul_ln39_reg_1045_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mul_ln39_reg_1045[16]_i_1_n_5\,
      D => mul_ln39_fu_777_p2_n_96,
      Q => sext_ln39_2_fu_798_p1(1),
      R => '0'
    );
\mul_ln39_reg_1045_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mul_ln39_reg_1045[16]_i_1_n_5\,
      D => mul_ln39_fu_777_p2_n_95,
      Q => sext_ln39_2_fu_798_p1(2),
      R => '0'
    );
\mul_ln39_reg_1045_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mul_ln39_reg_1045[16]_i_1_n_5\,
      D => mul_ln39_fu_777_p2_n_94,
      Q => sext_ln39_2_fu_798_p1(3),
      R => '0'
    );
network_mac_muladd_11ns_5ns_11s_15_1_1_U116: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_11ns_5ns_11s_15_1_1
     port map (
      A(0) => A(4),
      D(3 downto 0) => select_ln36_1_fu_604_p3(3 downto 0),
      Q(4 downto 0) => out_w_0_reg_276(4 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      icmp_ln31_fu_488_p2 => icmp_ln31_fu_488_p2,
      \icmp_ln31_reg_965_reg[0]\ => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_26,
      \in_d_0_reg_299_reg[2]\(0) => ap_CS_fsm_pp1_stage0,
      \in_d_0_reg_299_reg[2]_0\ => \icmp_ln31_reg_965_reg_n_5_[0]\,
      \in_d_0_reg_299_reg[4]\ => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_29,
      \in_d_0_reg_299_reg[4]_0\(4 downto 0) => ap_phi_mux_in_d_0_phi_fu_303_p4(4 downto 0),
      \in_d_0_reg_299_reg[4]_1\ => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_39,
      \in_d_0_reg_299_reg[4]_2\(4 downto 0) => in_d_reg_1010(4 downto 0),
      \in_d_0_reg_299_reg[4]_3\(4 downto 0) => in_d_0_reg_299(4 downto 0),
      indvar_flatten18_reg_243_reg(13 downto 0) => indvar_flatten18_reg_243_reg(13 downto 0),
      \indvar_flatten_reg_265_reg[5]\ => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_27,
      input_r_address0(13 downto 0) => input_r_address0(13 downto 0),
      or_ln36_reg_9840 => or_ln36_reg_9840,
      \out_h_0_reg_254_reg[3]\(3 downto 0) => select_ln32_1_fu_550_p3(9 downto 6),
      \out_w_0_reg_276_reg[0]\(0) => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_24,
      \out_w_0_reg_276_reg[1]\ => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_28,
      \out_w_0_reg_276_reg[2]\ => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_25,
      \out_w_0_reg_276_reg[4]\(0) => zext_ln36_fu_478_p1(4),
      \out_w_0_reg_276_reg[4]_0\(4 downto 0) => select_ln36_2_reg_994(4 downto 0),
      \select_ln32_1_reg_974_reg[6]\(4 downto 0) => out_h_0_reg_254_reg(4 downto 0),
      \select_ln32_1_reg_974_reg[6]_0\(9 downto 0) => indvar_flatten_reg_265_reg(9 downto 0)
    );
network_mux_164_32_1_1_U115: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mux_164_32_1_1
     port map (
      A(14) => tmp_2_fu_737_p18(31),
      A(13 downto 0) => tmp_2_fu_737_p18(13 downto 0),
      Q(3) => \trunc_ln39_reg_1005_pp1_iter1_reg_reg_n_5_[3]\,
      Q(2) => p_2_in,
      Q(1) => p_1_in,
      Q(0) => \trunc_ln39_reg_1005_pp1_iter1_reg_reg_n_5_[0]\,
      mul_ln39_fu_777_p2_i_17_0(14) => kernel_buffer_15_7_fu_170(15),
      mul_ln39_fu_777_p2_i_17_0(13 downto 0) => kernel_buffer_15_7_fu_170(13 downto 0),
      mul_ln39_fu_777_p2_i_17_1(14) => kernel_buffer_15_6_fu_166(15),
      mul_ln39_fu_777_p2_i_17_1(13 downto 0) => kernel_buffer_15_6_fu_166(13 downto 0),
      mul_ln39_fu_777_p2_i_17_2(14) => kernel_buffer_15_5_fu_162(15),
      mul_ln39_fu_777_p2_i_17_2(13 downto 0) => kernel_buffer_15_5_fu_162(13 downto 0),
      mul_ln39_fu_777_p2_i_17_3(14) => kernel_buffer_15_4_fu_158(15),
      mul_ln39_fu_777_p2_i_17_3(13 downto 0) => kernel_buffer_15_4_fu_158(13 downto 0),
      mul_ln39_fu_777_p2_i_17_4(14) => kernel_buffer_15_3_fu_154(15),
      mul_ln39_fu_777_p2_i_17_4(13 downto 0) => kernel_buffer_15_3_fu_154(13 downto 0),
      mul_ln39_fu_777_p2_i_17_5(14) => kernel_buffer_15_2_fu_150(15),
      mul_ln39_fu_777_p2_i_17_5(13 downto 0) => kernel_buffer_15_2_fu_150(13 downto 0),
      mul_ln39_fu_777_p2_i_17_6(14) => kernel_buffer_15_1_fu_146(15),
      mul_ln39_fu_777_p2_i_17_6(13 downto 0) => kernel_buffer_15_1_fu_146(13 downto 0),
      mul_ln39_fu_777_p2_i_17_7(14) => kernel_buffer_15_fu_142(15),
      mul_ln39_fu_777_p2_i_17_7(13 downto 0) => kernel_buffer_15_fu_142(13 downto 0),
      mul_ln39_fu_777_p2_i_18_0(14) => kernel_buffer_15_15_fu_202(15),
      mul_ln39_fu_777_p2_i_18_0(13 downto 0) => kernel_buffer_15_15_fu_202(13 downto 0),
      mul_ln39_fu_777_p2_i_18_1(14) => kernel_buffer_15_14_fu_198(15),
      mul_ln39_fu_777_p2_i_18_1(13 downto 0) => kernel_buffer_15_14_fu_198(13 downto 0),
      mul_ln39_fu_777_p2_i_18_2(14) => kernel_buffer_15_13_fu_194(15),
      mul_ln39_fu_777_p2_i_18_2(13 downto 0) => kernel_buffer_15_13_fu_194(13 downto 0),
      mul_ln39_fu_777_p2_i_18_3(14) => kernel_buffer_15_12_fu_190(15),
      mul_ln39_fu_777_p2_i_18_3(13 downto 0) => kernel_buffer_15_12_fu_190(13 downto 0),
      mul_ln39_fu_777_p2_i_18_4(14) => kernel_buffer_15_11_fu_186(15),
      mul_ln39_fu_777_p2_i_18_4(13 downto 0) => kernel_buffer_15_11_fu_186(13 downto 0),
      mul_ln39_fu_777_p2_i_18_5(14) => kernel_buffer_15_10_fu_182(15),
      mul_ln39_fu_777_p2_i_18_5(13 downto 0) => kernel_buffer_15_10_fu_182(13 downto 0),
      mul_ln39_fu_777_p2_i_18_6(14) => kernel_buffer_15_9_fu_178(15),
      mul_ln39_fu_777_p2_i_18_6(13 downto 0) => kernel_buffer_15_9_fu_178(13 downto 0),
      mul_ln39_fu_777_p2_i_18_7(14) => kernel_buffer_15_8_fu_174(15),
      mul_ln39_fu_777_p2_i_18_7(13 downto 0) => kernel_buffer_15_8_fu_174(13 downto 0)
    );
\or_ln36_reg_984[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_39,
      O => p_0_in1_out
    );
\or_ln36_reg_984_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => or_ln36_reg_984,
      Q => or_ln36_reg_984_pp1_iter1_reg,
      R => '0'
    );
\or_ln36_reg_984_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => or_ln36_reg_984_pp1_iter1_reg,
      Q => or_ln36_reg_984_pp1_iter2_reg,
      R => '0'
    );
\or_ln36_reg_984_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => or_ln36_reg_984_pp1_iter2_reg,
      Q => or_ln36_reg_984_pp1_iter3_reg,
      R => '0'
    );
\or_ln36_reg_984_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln36_reg_9840,
      D => p_0_in1_out,
      Q => or_ln36_reg_984,
      R => '0'
    );
\out_h_0_reg_254[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_h_0_reg_254_reg(0),
      O => \out_h_0_reg_254[0]_i_1_n_5\
    );
\out_h_0_reg_254[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_h_0_reg_254_reg(0),
      I1 => out_h_0_reg_254_reg(1),
      O => out_h_fu_500_p2(1)
    );
\out_h_0_reg_254[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => out_h_0_reg_254_reg(2),
      I1 => out_h_0_reg_254_reg(1),
      I2 => out_h_0_reg_254_reg(0),
      O => \out_h_0_reg_254[2]_i_1_n_5\
    );
\out_h_0_reg_254[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => out_h_0_reg_254_reg(3),
      I1 => out_h_0_reg_254_reg(2),
      I2 => out_h_0_reg_254_reg(0),
      I3 => out_h_0_reg_254_reg(1),
      O => \out_h_0_reg_254[3]_i_1_n_5\
    );
\out_h_0_reg_254[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => icmp_ln31_fu_488_p2,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_27,
      O => \out_h_0_reg_254[4]_i_1_n_5\
    );
\out_h_0_reg_254[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => out_h_0_reg_254_reg(4),
      I1 => out_h_0_reg_254_reg(1),
      I2 => out_h_0_reg_254_reg(0),
      I3 => out_h_0_reg_254_reg(2),
      I4 => out_h_0_reg_254_reg(3),
      O => out_h_fu_500_p2(4)
    );
\out_h_0_reg_254_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_h_0_reg_254[4]_i_1_n_5\,
      D => \out_h_0_reg_254[0]_i_1_n_5\,
      Q => out_h_0_reg_254_reg(0),
      R => clear
    );
\out_h_0_reg_254_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_h_0_reg_254[4]_i_1_n_5\,
      D => out_h_fu_500_p2(1),
      Q => out_h_0_reg_254_reg(1),
      R => clear
    );
\out_h_0_reg_254_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_h_0_reg_254[4]_i_1_n_5\,
      D => \out_h_0_reg_254[2]_i_1_n_5\,
      Q => out_h_0_reg_254_reg(2),
      R => clear
    );
\out_h_0_reg_254_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_h_0_reg_254[4]_i_1_n_5\,
      D => \out_h_0_reg_254[3]_i_1_n_5\,
      Q => out_h_0_reg_254_reg(3),
      R => clear
    );
\out_h_0_reg_254_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_h_0_reg_254[4]_i_1_n_5\,
      D => out_h_fu_500_p2(4),
      Q => out_h_0_reg_254_reg(4),
      R => clear
    );
\out_w_0_reg_276[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => select_ln36_2_reg_994(0),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \icmp_ln31_reg_965_reg_n_5_[0]\,
      I4 => out_w_0_reg_276(0),
      O => zext_ln36_fu_478_p1(0)
    );
\out_w_0_reg_276[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => out_w_0_reg_276(1),
      I1 => \icmp_ln31_reg_965_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => select_ln36_2_reg_994(1),
      O => zext_ln36_fu_478_p1(1)
    );
\out_w_0_reg_276[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => select_ln36_2_reg_994(2),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \icmp_ln31_reg_965_reg_n_5_[0]\,
      I4 => out_w_0_reg_276(2),
      O => zext_ln36_fu_478_p1(2)
    );
\out_w_0_reg_276[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => out_w_0_reg_276(3),
      I1 => \icmp_ln31_reg_965_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => select_ln36_2_reg_994(3),
      O => zext_ln36_fu_478_p1(3)
    );
\out_w_0_reg_276_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln36_fu_478_p1(0),
      Q => out_w_0_reg_276(0),
      R => clear
    );
\out_w_0_reg_276_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln36_fu_478_p1(1),
      Q => out_w_0_reg_276(1),
      R => clear
    );
\out_w_0_reg_276_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln36_fu_478_p1(2),
      Q => out_w_0_reg_276(2),
      R => clear
    );
\out_w_0_reg_276_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln36_fu_478_p1(3),
      Q => out_w_0_reg_276(3),
      R => clear
    );
\out_w_0_reg_276_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln36_fu_478_p1(4),
      Q => out_w_0_reg_276(4),
      R => clear
    );
ram_reg_0_i_150: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000800080"
    )
        port map (
      I0 => Q(2),
      I1 => \^output_r_ce0\,
      I2 => icmp_ln36_1_reg_1026_pp1_iter3_reg,
      I3 => Q(0),
      I4 => grp_padding2d_fix16_fu_503_output_r_we0,
      I5 => MemBank_B_address010_out,
      O => \ap_CS_fsm_reg[39]\
    );
ram_reg_0_i_184: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => MemBank_B_address010_out,
      I1 => grp_pointwise_conv2d_fix_4_fu_497_output_r_address0(13),
      I2 => Q(2),
      I3 => MemBank_B_address011_out,
      O => \add_ln47_reg_1030_pp1_iter3_reg_reg[10]_0\
    );
ram_reg_0_i_483: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_580_n_5,
      CO(3) => NLW_ram_reg_0_i_483_CO_UNCONNECTED(3),
      CO(2) => ram_reg_0_i_483_n_6,
      CO(1) => ram_reg_0_i_483_n_7,
      CO(0) => ram_reg_0_i_483_n_8,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => ram_reg_0_i_581_n_5,
      DI(1) => ram_reg_0_i_582_n_5,
      DI(0) => ram_reg_0_i_583_n_5,
      O(3) => trunc_ln46_fu_816_p1(16),
      O(2 downto 0) => NLW_ram_reg_0_i_483_O_UNCONNECTED(2 downto 0),
      S(3) => ram_reg_0_i_584_n_5,
      S(2) => ram_reg_0_i_585_n_5,
      S(1) => ram_reg_0_i_586_n_5,
      S(0) => ram_reg_0_i_587_n_5
    );
ram_reg_0_i_484: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_i_484_n_5,
      CO(2) => ram_reg_0_i_484_n_6,
      CO(1) => ram_reg_0_i_484_n_7,
      CO(0) => ram_reg_0_i_484_n_8,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln39_2_fu_798_p1(3 downto 0),
      O(3 downto 0) => trunc_ln46_fu_816_p1(3 downto 0),
      S(3) => ram_reg_0_i_588_n_5,
      S(2) => ram_reg_0_i_589_n_5,
      S(1) => ram_reg_0_i_590_n_5,
      S(0) => ram_reg_0_i_591_n_5
    );
ram_reg_0_i_580: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_6_i_26_n_5,
      CO(3) => ram_reg_0_i_580_n_5,
      CO(2) => ram_reg_0_i_580_n_6,
      CO(1) => ram_reg_0_i_580_n_7,
      CO(0) => ram_reg_0_i_580_n_8,
      CYINIT => '0',
      DI(3) => ram_reg_0_i_627_n_5,
      DI(2 downto 0) => sext_ln39_2_fu_798_p1(18 downto 16),
      O(3 downto 0) => NLW_ram_reg_0_i_580_O_UNCONNECTED(3 downto 0),
      S(3) => ram_reg_0_i_628_n_5,
      S(2) => ram_reg_0_i_629_n_5,
      S(1) => ram_reg_0_i_630_n_5,
      S(0) => ram_reg_0_i_631_n_5
    );
ram_reg_0_i_581: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln36_reg_984_pp1_iter3_reg,
      I1 => buffer_0_reg_287_reg(22),
      O => ram_reg_0_i_581_n_5
    );
ram_reg_0_i_582: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln36_reg_984_pp1_iter3_reg,
      I1 => buffer_0_reg_287_reg(21),
      O => ram_reg_0_i_582_n_5
    );
ram_reg_0_i_583: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln36_reg_984_pp1_iter3_reg,
      I1 => buffer_0_reg_287_reg(20),
      O => ram_reg_0_i_583_n_5
    );
ram_reg_0_i_584: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F9"
    )
        port map (
      I0 => buffer_0_reg_287_reg(23),
      I1 => buffer_0_reg_287_reg(22),
      I2 => or_ln36_reg_984_pp1_iter3_reg,
      O => ram_reg_0_i_584_n_5
    );
ram_reg_0_i_585: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F9"
    )
        port map (
      I0 => buffer_0_reg_287_reg(21),
      I1 => buffer_0_reg_287_reg(22),
      I2 => or_ln36_reg_984_pp1_iter3_reg,
      O => ram_reg_0_i_585_n_5
    );
ram_reg_0_i_586: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F9"
    )
        port map (
      I0 => buffer_0_reg_287_reg(20),
      I1 => buffer_0_reg_287_reg(21),
      I2 => or_ln36_reg_984_pp1_iter3_reg,
      O => ram_reg_0_i_586_n_5
    );
ram_reg_0_i_587: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F9"
    )
        port map (
      I0 => buffer_0_reg_287_reg(19),
      I1 => buffer_0_reg_287_reg(20),
      I2 => or_ln36_reg_984_pp1_iter3_reg,
      O => ram_reg_0_i_587_n_5
    );
ram_reg_0_i_588: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => buffer_0_reg_287_reg(3),
      I1 => or_ln36_reg_984_pp1_iter3_reg,
      I2 => sext_ln39_2_fu_798_p1(3),
      O => ram_reg_0_i_588_n_5
    );
ram_reg_0_i_589: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => or_ln36_reg_984_pp1_iter3_reg,
      I1 => buffer_0_reg_287_reg(2),
      I2 => sext_ln39_2_fu_798_p1(2),
      O => ram_reg_0_i_589_n_5
    );
ram_reg_0_i_590: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => buffer_0_reg_287_reg(1),
      I1 => or_ln36_reg_984_pp1_iter3_reg,
      I2 => sext_ln39_2_fu_798_p1(1),
      O => ram_reg_0_i_590_n_5
    );
ram_reg_0_i_591: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => or_ln36_reg_984_pp1_iter3_reg,
      I1 => buffer_0_reg_287_reg(0),
      I2 => sext_ln39_2_fu_798_p1(0),
      O => ram_reg_0_i_591_n_5
    );
ram_reg_0_i_627: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln39_2_fu_798_p1(18),
      O => ram_reg_0_i_627_n_5
    );
ram_reg_0_i_628: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => sext_ln39_2_fu_798_p1(18),
      I1 => buffer_0_reg_287_reg(19),
      I2 => or_ln36_reg_984_pp1_iter3_reg,
      O => ram_reg_0_i_628_n_5
    );
ram_reg_0_i_629: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => sext_ln39_2_fu_798_p1(18),
      I1 => buffer_0_reg_287_reg(18),
      I2 => or_ln36_reg_984_pp1_iter3_reg,
      O => ram_reg_0_i_629_n_5
    );
ram_reg_0_i_630: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => buffer_0_reg_287_reg(17),
      I1 => or_ln36_reg_984_pp1_iter3_reg,
      I2 => sext_ln39_2_fu_798_p1(17),
      O => ram_reg_0_i_630_n_5
    );
ram_reg_0_i_631: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => buffer_0_reg_287_reg(16),
      I1 => or_ln36_reg_984_pp1_iter3_reg,
      I2 => sext_ln39_2_fu_798_p1(16),
      O => ram_reg_0_i_631_n_5
    );
ram_reg_0_i_89: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000800080"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => Q(2),
      I3 => MemBank_B_address011_out,
      I4 => grp_padding2d_fix16_fu_503_input_r_ce0,
      I5 => MemBank_B_address010_out,
      O => \ap_CS_fsm_reg[3]_0\
    );
ram_reg_2_i_28: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_i_484_n_5,
      CO(3) => ram_reg_2_i_28_n_5,
      CO(2) => ram_reg_2_i_28_n_6,
      CO(1) => ram_reg_2_i_28_n_7,
      CO(0) => ram_reg_2_i_28_n_8,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln39_2_fu_798_p1(7 downto 4),
      O(3 downto 0) => trunc_ln46_fu_816_p1(7 downto 4),
      S(3) => ram_reg_2_i_29_n_5,
      S(2) => ram_reg_2_i_30_n_5,
      S(1) => ram_reg_2_i_31_n_5,
      S(0) => ram_reg_2_i_32_n_5
    );
ram_reg_2_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => buffer_0_reg_287_reg(7),
      I1 => or_ln36_reg_984_pp1_iter3_reg,
      I2 => sext_ln39_2_fu_798_p1(7),
      O => ram_reg_2_i_29_n_5
    );
ram_reg_2_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => or_ln36_reg_984_pp1_iter3_reg,
      I1 => buffer_0_reg_287_reg(6),
      I2 => sext_ln39_2_fu_798_p1(6),
      O => ram_reg_2_i_30_n_5
    );
ram_reg_2_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => buffer_0_reg_287_reg(5),
      I1 => or_ln36_reg_984_pp1_iter3_reg,
      I2 => sext_ln39_2_fu_798_p1(5),
      O => ram_reg_2_i_31_n_5
    );
ram_reg_2_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => buffer_0_reg_287_reg(4),
      I1 => or_ln36_reg_984_pp1_iter3_reg,
      I2 => sext_ln39_2_fu_798_p1(4),
      O => ram_reg_2_i_32_n_5
    );
ram_reg_4_i_26: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_2_i_28_n_5,
      CO(3) => ram_reg_4_i_26_n_5,
      CO(2) => ram_reg_4_i_26_n_6,
      CO(1) => ram_reg_4_i_26_n_7,
      CO(0) => ram_reg_4_i_26_n_8,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln39_2_fu_798_p1(11 downto 8),
      O(3 downto 0) => trunc_ln46_fu_816_p1(11 downto 8),
      S(3) => ram_reg_4_i_27_n_5,
      S(2) => ram_reg_4_i_28_n_5,
      S(1) => ram_reg_4_i_29_n_5,
      S(0) => ram_reg_4_i_30_n_5
    );
ram_reg_4_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => or_ln36_reg_984_pp1_iter3_reg,
      I1 => buffer_0_reg_287_reg(11),
      I2 => sext_ln39_2_fu_798_p1(11),
      O => ram_reg_4_i_27_n_5
    );
ram_reg_4_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => buffer_0_reg_287_reg(10),
      I1 => or_ln36_reg_984_pp1_iter3_reg,
      I2 => sext_ln39_2_fu_798_p1(10),
      O => ram_reg_4_i_28_n_5
    );
ram_reg_4_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => buffer_0_reg_287_reg(9),
      I1 => or_ln36_reg_984_pp1_iter3_reg,
      I2 => sext_ln39_2_fu_798_p1(9),
      O => ram_reg_4_i_29_n_5
    );
ram_reg_4_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => or_ln36_reg_984_pp1_iter3_reg,
      I1 => buffer_0_reg_287_reg(8),
      I2 => sext_ln39_2_fu_798_p1(8),
      O => ram_reg_4_i_30_n_5
    );
ram_reg_6_i_26: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_4_i_26_n_5,
      CO(3) => ram_reg_6_i_26_n_5,
      CO(2) => ram_reg_6_i_26_n_6,
      CO(1) => ram_reg_6_i_26_n_7,
      CO(0) => ram_reg_6_i_26_n_8,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln39_2_fu_798_p1(15 downto 12),
      O(3 downto 0) => trunc_ln46_fu_816_p1(15 downto 12),
      S(3) => ram_reg_6_i_27_n_5,
      S(2) => ram_reg_6_i_28_n_5,
      S(1) => ram_reg_6_i_29_n_5,
      S(0) => ram_reg_6_i_30_n_5
    );
ram_reg_6_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => buffer_0_reg_287_reg(15),
      I1 => or_ln36_reg_984_pp1_iter3_reg,
      I2 => sext_ln39_2_fu_798_p1(15),
      O => ram_reg_6_i_27_n_5
    );
ram_reg_6_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => buffer_0_reg_287_reg(14),
      I1 => or_ln36_reg_984_pp1_iter3_reg,
      I2 => sext_ln39_2_fu_798_p1(14),
      O => ram_reg_6_i_28_n_5
    );
ram_reg_6_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => buffer_0_reg_287_reg(13),
      I1 => or_ln36_reg_984_pp1_iter3_reg,
      I2 => sext_ln39_2_fu_798_p1(13),
      O => ram_reg_6_i_29_n_5
    );
ram_reg_6_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => or_ln36_reg_984_pp1_iter3_reg,
      I1 => buffer_0_reg_287_reg(12),
      I2 => sext_ln39_2_fu_798_p1(12),
      O => ram_reg_6_i_30_n_5
    );
\select_ln32_1_reg_974[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_h_0_reg_254_reg(0),
      I1 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_27,
      O => select_ln32_1_fu_550_p3(2)
    );
\select_ln32_1_reg_974[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_27,
      I1 => out_h_0_reg_254_reg(0),
      I2 => out_h_0_reg_254_reg(1),
      O => select_ln32_1_fu_550_p3(3)
    );
\select_ln32_1_reg_974[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_27,
      I1 => out_h_0_reg_254_reg(1),
      I2 => out_h_0_reg_254_reg(0),
      I3 => out_h_0_reg_254_reg(2),
      O => select_ln32_1_fu_550_p3(4)
    );
\select_ln32_1_reg_974[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AAAB54"
    )
        port map (
      I0 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_27,
      I1 => out_h_0_reg_254_reg(1),
      I2 => out_h_0_reg_254_reg(2),
      I3 => out_h_0_reg_254_reg(3),
      I4 => out_h_0_reg_254_reg(0),
      O => select_ln32_1_fu_550_p3(5)
    );
\select_ln32_1_reg_974_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln36_reg_9840,
      D => select_ln32_1_fu_550_p3(2),
      Q => select_ln32_1_reg_974(2),
      R => '0'
    );
\select_ln32_1_reg_974_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln36_reg_9840,
      D => select_ln32_1_fu_550_p3(3),
      Q => select_ln32_1_reg_974(3),
      R => '0'
    );
\select_ln32_1_reg_974_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln36_reg_9840,
      D => select_ln32_1_fu_550_p3(4),
      Q => select_ln32_1_reg_974(4),
      R => '0'
    );
\select_ln32_1_reg_974_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln36_reg_9840,
      D => select_ln32_1_fu_550_p3(5),
      Q => select_ln32_1_reg_974(5),
      R => '0'
    );
\select_ln32_1_reg_974_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln36_reg_9840,
      D => select_ln32_1_fu_550_p3(6),
      Q => select_ln32_1_reg_974(6),
      R => '0'
    );
\select_ln32_1_reg_974_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln36_reg_9840,
      D => select_ln32_1_fu_550_p3(7),
      Q => select_ln32_1_reg_974(7),
      R => '0'
    );
\select_ln32_1_reg_974_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln36_reg_9840,
      D => select_ln32_1_fu_550_p3(8),
      Q => select_ln32_1_reg_974(8),
      R => '0'
    );
\select_ln32_1_reg_974_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln36_reg_9840,
      D => select_ln32_1_fu_550_p3(9),
      Q => select_ln32_1_reg_974(9),
      R => '0'
    );
\select_ln36_2_reg_994[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000009C999CCC"
    )
        port map (
      I0 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_29,
      I1 => zext_ln36_fu_478_p1(1),
      I2 => out_w_0_reg_276(0),
      I3 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_26,
      I4 => select_ln36_2_reg_994(0),
      I5 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_27,
      O => select_ln36_2_fu_616_p3(1)
    );
\select_ln36_2_reg_994[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444B4BBB444"
    )
        port map (
      I0 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_29,
      I1 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_28,
      I2 => out_w_0_reg_276(2),
      I3 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_26,
      I4 => select_ln36_2_reg_994(2),
      I5 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_27,
      O => select_ln36_2_fu_616_p3(2)
    );
\select_ln36_2_reg_994[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444B4BBB444"
    )
        port map (
      I0 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_29,
      I1 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_25,
      I2 => out_w_0_reg_276(3),
      I3 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_26,
      I4 => select_ln36_2_reg_994(3),
      I5 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_27,
      O => select_ln36_2_fu_616_p3(3)
    );
\select_ln36_2_reg_994[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => icmp_ln31_fu_488_p2,
      I2 => ap_enable_reg_pp1_iter0,
      O => indvar_flatten18_reg_2430
    );
\select_ln36_2_reg_994[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => select_ln36_2_reg_994(4),
      I1 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_26,
      I2 => out_w_0_reg_276(4),
      I3 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_27,
      I4 => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_29,
      I5 => A(4),
      O => select_ln36_2_fu_616_p3(4)
    );
\select_ln36_2_reg_994_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_24,
      Q => select_ln36_2_reg_994(0),
      R => '0'
    );
\select_ln36_2_reg_994_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => select_ln36_2_fu_616_p3(1),
      Q => select_ln36_2_reg_994(1),
      R => '0'
    );
\select_ln36_2_reg_994_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => select_ln36_2_fu_616_p3(2),
      Q => select_ln36_2_reg_994(2),
      R => '0'
    );
\select_ln36_2_reg_994_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => select_ln36_2_fu_616_p3(3),
      Q => select_ln36_2_reg_994(3),
      R => '0'
    );
\select_ln36_2_reg_994_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten18_reg_2430,
      D => select_ln36_2_fu_616_p3(4),
      Q => select_ln36_2_reg_994(4),
      R => '0'
    );
\trunc_ln39_reg_1005_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => trunc_ln39_reg_1005(0),
      Q => \trunc_ln39_reg_1005_pp1_iter1_reg_reg_n_5_[0]\,
      R => '0'
    );
\trunc_ln39_reg_1005_pp1_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => trunc_ln39_reg_1005(1),
      Q => p_1_in,
      R => '0'
    );
\trunc_ln39_reg_1005_pp1_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => trunc_ln39_reg_1005(2),
      Q => p_2_in,
      R => '0'
    );
\trunc_ln39_reg_1005_pp1_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp1_stage0,
      D => trunc_ln39_reg_1005(3),
      Q => \trunc_ln39_reg_1005_pp1_iter1_reg_reg_n_5_[3]\,
      R => '0'
    );
\trunc_ln39_reg_1005_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln36_reg_9840,
      D => select_ln36_1_fu_604_p3(0),
      Q => trunc_ln39_reg_1005(0),
      R => '0'
    );
\trunc_ln39_reg_1005_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln36_reg_9840,
      D => select_ln36_1_fu_604_p3(1),
      Q => trunc_ln39_reg_1005(1),
      R => '0'
    );
\trunc_ln39_reg_1005_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln36_reg_9840,
      D => select_ln36_1_fu_604_p3(2),
      Q => trunc_ln39_reg_1005(2),
      R => '0'
    );
\trunc_ln39_reg_1005_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln36_reg_9840,
      D => select_ln36_1_fu_604_p3(3),
      Q => trunc_ln39_reg_1005(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_sampling2d_fix16 is
  port (
    ap_enable_reg_pp0_iter2_reg_0 : out STD_LOGIC;
    output_r_ce0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    p : out STD_LOGIC;
    input_r_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0 : out STD_LOGIC;
    p_1 : out STD_LOGIC;
    p_2 : out STD_LOGIC;
    p_3 : out STD_LOGIC;
    p_4 : out STD_LOGIC;
    p_5 : out STD_LOGIC;
    p_6 : out STD_LOGIC;
    p_7 : out STD_LOGIC;
    p_8 : out STD_LOGIC;
    p_9 : out STD_LOGIC;
    add_ln18_1_reg_623_reg_0 : out STD_LOGIC;
    add_ln18_1_reg_623_reg_1 : out STD_LOGIC;
    add_ln18_1_reg_623_reg_2 : out STD_LOGIC;
    add_ln18_1_reg_623_reg_3 : out STD_LOGIC;
    add_ln18_1_reg_623_reg_4 : out STD_LOGIC;
    add_ln18_1_reg_623_reg_5 : out STD_LOGIC;
    add_ln18_1_reg_623_reg_6 : out STD_LOGIC;
    add_ln18_1_reg_623_reg_7 : out STD_LOGIC;
    add_ln18_1_reg_623_reg_8 : out STD_LOGIC;
    add_ln18_1_reg_623_reg_9 : out STD_LOGIC;
    add_ln18_1_reg_623_reg_10 : out STD_LOGIC;
    add_ln18_1_reg_623_reg_11 : out STD_LOGIC;
    add_ln18_1_reg_623_reg_12 : out STD_LOGIC;
    add_ln18_1_reg_623_reg_13 : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    MemBank_A_address01 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_2_0 : in STD_LOGIC;
    grp_up_sampling2d_fix16_fu_548_ap_start_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    output_r_address0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    grp_pointwise_conv2d_fix_fu_542_input_r_address0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    i_0_reg_390_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_sampling2d_fix16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_sampling2d_fix16 is
  signal A : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal CEC : STD_LOGIC;
  signal add_ln15_1_fu_460_p2 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal add_ln18_1_reg_6230 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_10_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_12_n_6 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_12_n_7 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_12_n_8 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_13_n_7 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_13_n_8 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_14_n_6 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_14_n_7 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_14_n_8 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_15_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_15_n_6 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_15_n_7 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_15_n_8 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_16_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_16_n_6 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_16_n_7 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_16_n_8 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_17_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_17_n_6 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_17_n_7 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_17_n_8 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_18_n_10 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_18_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_18_n_6 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_18_n_7 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_18_n_8 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_18_n_9 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_19_n_10 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_19_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_19_n_6 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_19_n_7 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_19_n_8 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_19_n_9 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_20_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_21_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_22_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_23_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_24_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_25_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_26_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_27_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_28_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_29_n_7 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_29_n_8 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_2_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_30_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_30_n_6 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_30_n_7 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_30_n_8 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_31_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_32_n_10 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_32_n_11 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_32_n_12 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_32_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_32_n_7 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_32_n_8 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_33_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_34_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_35_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_36_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_37_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_38_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_39_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_3_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_40_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_41_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_43_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_44_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_45_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_47_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_48_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_49_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_4_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_50_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_51_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_52_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_53_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_54_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_55_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_56_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_57_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_58_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_59_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_5_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_60_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_61_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_62_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_63_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_64_n_10 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_64_n_11 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_64_n_12 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_64_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_64_n_7 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_64_n_8 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_65_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_66_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_67_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_68_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_69_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_6_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_70_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_71_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_72_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_73_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_74_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_75_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_76_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_77_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_78_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_7_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_8_n_5 : STD_LOGIC;
  signal add_ln18_1_reg_623_reg_i_9_n_5 : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_5_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_6_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_7_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_8_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__4_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__4_n_5\ : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_548_ap_ready : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_548_input_height : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_up_sampling2d_fix16_fu_548_output_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal icmp_ln14_reg_569 : STD_LOGIC;
  signal \icmp_ln14_reg_569[0]_i_1_n_5\ : STD_LOGIC;
  signal icmp_ln14_reg_569_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln14_reg_569_pp0_iter1_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal indvar_flatten31_reg_115 : STD_LOGIC;
  signal indvar_flatten31_reg_1150 : STD_LOGIC;
  signal \indvar_flatten31_reg_115[0]_i_2_n_5\ : STD_LOGIC;
  signal indvar_flatten31_reg_115_reg : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \indvar_flatten31_reg_115_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten31_reg_115_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal indvar_flatten_reg_137 : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \indvar_flatten_reg_137[0]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_137[9]_i_5_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_137_reg_n_5_[0]\ : STD_LOGIC;
  signal \indvar_flatten_reg_137_reg_n_5_[1]\ : STD_LOGIC;
  signal \indvar_flatten_reg_137_reg_n_5_[2]\ : STD_LOGIC;
  signal \indvar_flatten_reg_137_reg_n_5_[3]\ : STD_LOGIC;
  signal \indvar_flatten_reg_137_reg_n_5_[4]\ : STD_LOGIC;
  signal \indvar_flatten_reg_137_reg_n_5_[5]\ : STD_LOGIC;
  signal \indvar_flatten_reg_137_reg_n_5_[6]\ : STD_LOGIC;
  signal \indvar_flatten_reg_137_reg_n_5_[7]\ : STD_LOGIC;
  signal \indvar_flatten_reg_137_reg_n_5_[8]\ : STD_LOGIC;
  signal \indvar_flatten_reg_137_reg_n_5_[9]\ : STD_LOGIC;
  signal mul_ln18_1_fu_235_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal mul_ln18_2_fu_308_p0 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal mul_ln18_2_fu_308_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mul_ln18_3_fu_321_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal mul_ln18_fu_230_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mul_ln6_1_reg_559_reg_n_100 : STD_LOGIC;
  signal mul_ln6_1_reg_559_reg_n_101 : STD_LOGIC;
  signal mul_ln6_1_reg_559_reg_n_102 : STD_LOGIC;
  signal mul_ln6_1_reg_559_reg_n_103 : STD_LOGIC;
  signal mul_ln6_1_reg_559_reg_n_104 : STD_LOGIC;
  signal mul_ln6_1_reg_559_reg_n_105 : STD_LOGIC;
  signal mul_ln6_1_reg_559_reg_n_106 : STD_LOGIC;
  signal mul_ln6_1_reg_559_reg_n_107 : STD_LOGIC;
  signal mul_ln6_1_reg_559_reg_n_108 : STD_LOGIC;
  signal mul_ln6_1_reg_559_reg_n_109 : STD_LOGIC;
  signal mul_ln6_1_reg_559_reg_n_110 : STD_LOGIC;
  signal mul_ln6_1_reg_559_reg_n_96 : STD_LOGIC;
  signal mul_ln6_1_reg_559_reg_n_97 : STD_LOGIC;
  signal mul_ln6_1_reg_559_reg_n_98 : STD_LOGIC;
  signal mul_ln6_1_reg_559_reg_n_99 : STD_LOGIC;
  signal mul_ln6_reg_531 : STD_LOGIC_VECTOR ( 9 downto 7 );
  signal \mul_ln6_reg_531[7]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln6_reg_531[9]_i_1_n_5\ : STD_LOGIC;
  signal network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26 : STD_LOGIC;
  signal network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_6 : STD_LOGIC;
  signal out_d_0_reg_126 : STD_LOGIC;
  signal \out_d_0_reg_126[0]_i_1_n_5\ : STD_LOGIC;
  signal out_d_0_reg_126_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_h_0_reg_148 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_w_0_reg_159 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal out_w_fu_454_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^output_r_ce0\ : STD_LOGIC;
  signal p_0_in0_out : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \p_i_15__7_n_6\ : STD_LOGIC;
  signal \p_i_15__7_n_7\ : STD_LOGIC;
  signal \p_i_15__7_n_8\ : STD_LOGIC;
  signal \p_i_18__8_n_6\ : STD_LOGIC;
  signal \p_i_18__8_n_7\ : STD_LOGIC;
  signal \p_i_18__8_n_8\ : STD_LOGIC;
  signal \p_i_20__7_n_5\ : STD_LOGIC;
  signal \p_i_20__7_n_6\ : STD_LOGIC;
  signal \p_i_20__7_n_7\ : STD_LOGIC;
  signal \p_i_20__7_n_8\ : STD_LOGIC;
  signal \p_i_21__6_n_5\ : STD_LOGIC;
  signal \p_i_21__6_n_6\ : STD_LOGIC;
  signal \p_i_21__6_n_7\ : STD_LOGIC;
  signal \p_i_21__6_n_8\ : STD_LOGIC;
  signal \p_i_31__6_n_8\ : STD_LOGIC;
  signal \p_i_32__5_n_5\ : STD_LOGIC;
  signal \p_i_32__5_n_6\ : STD_LOGIC;
  signal \p_i_32__5_n_7\ : STD_LOGIC;
  signal \p_i_32__5_n_8\ : STD_LOGIC;
  signal p_i_42_n_5 : STD_LOGIC;
  signal \p_i_43__0_n_5\ : STD_LOGIC;
  signal \p_i_44__0_n_5\ : STD_LOGIC;
  signal \p_i_45__1_n_5\ : STD_LOGIC;
  signal \p_i_46__1_n_10\ : STD_LOGIC;
  signal \p_i_46__1_n_5\ : STD_LOGIC;
  signal \p_i_46__1_n_6\ : STD_LOGIC;
  signal \p_i_46__1_n_7\ : STD_LOGIC;
  signal \p_i_46__1_n_8\ : STD_LOGIC;
  signal \p_i_46__1_n_9\ : STD_LOGIC;
  signal p_i_47_n_5 : STD_LOGIC;
  signal p_i_48_n_5 : STD_LOGIC;
  signal p_i_49_n_5 : STD_LOGIC;
  signal p_i_50_n_5 : STD_LOGIC;
  signal p_i_58_n_5 : STD_LOGIC;
  signal p_i_59_n_5 : STD_LOGIC;
  signal p_i_60_n_5 : STD_LOGIC;
  signal p_i_61_n_5 : STD_LOGIC;
  signal p_i_62_n_10 : STD_LOGIC;
  signal p_i_62_n_11 : STD_LOGIC;
  signal p_i_62_n_12 : STD_LOGIC;
  signal p_i_62_n_5 : STD_LOGIC;
  signal p_i_62_n_7 : STD_LOGIC;
  signal p_i_62_n_8 : STD_LOGIC;
  signal p_i_63_n_5 : STD_LOGIC;
  signal p_i_64_n_5 : STD_LOGIC;
  signal p_i_65_n_5 : STD_LOGIC;
  signal p_i_73_n_5 : STD_LOGIC;
  signal p_i_74_n_5 : STD_LOGIC;
  signal p_i_75_n_5 : STD_LOGIC;
  signal p_i_76_n_5 : STD_LOGIC;
  signal p_i_77_n_5 : STD_LOGIC;
  signal p_i_78_n_5 : STD_LOGIC;
  signal p_i_79_n_5 : STD_LOGIC;
  signal p_i_80_n_5 : STD_LOGIC;
  signal p_i_81_n_5 : STD_LOGIC;
  signal p_i_82_n_5 : STD_LOGIC;
  signal p_i_83_n_5 : STD_LOGIC;
  signal select_ln15_fu_436_p3 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal select_ln18_6_fu_382_p3 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal tmp2_fu_264_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal tmp2_mid1_fu_422_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal tmp_fu_258_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_mid1_fu_408_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln18_11_fu_400_p1 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \zext_ln18_reg_537[0]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln18_reg_537[3]_i_1_n_5\ : STD_LOGIC;
  signal zext_ln18_reg_537_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln18_1_reg_623_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln18_1_reg_623_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln18_1_reg_623_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln18_1_reg_623_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln18_1_reg_623_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln18_1_reg_623_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln18_1_reg_623_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_ln18_1_reg_623_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_ln18_1_reg_623_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln18_1_reg_623_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_add_ln18_1_reg_623_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_ln18_1_reg_623_reg_i_12_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_add_ln18_1_reg_623_reg_i_13_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_add_ln18_1_reg_623_reg_i_13_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_add_ln18_1_reg_623_reg_i_14_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_add_ln18_1_reg_623_reg_i_16_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_add_ln18_1_reg_623_reg_i_17_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_add_ln18_1_reg_623_reg_i_18_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_add_ln18_1_reg_623_reg_i_19_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_add_ln18_1_reg_623_reg_i_29_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_add_ln18_1_reg_623_reg_i_29_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_add_ln18_1_reg_623_reg_i_32_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_add_ln18_1_reg_623_reg_i_32_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_add_ln18_1_reg_623_reg_i_64_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_add_ln18_1_reg_623_reg_i_64_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ap_CS_fsm_reg[3]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_indvar_flatten31_reg_115_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_indvar_flatten31_reg_115_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_mul_ln6_1_reg_559_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln6_1_reg_559_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln6_1_reg_559_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln6_1_reg_559_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln6_1_reg_559_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln6_1_reg_559_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln6_1_reg_559_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln6_1_reg_559_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln6_1_reg_559_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln6_1_reg_559_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal NLW_mul_ln6_1_reg_559_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_p_i_15__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_i_18__8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_i_31__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_i_31__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_p_i_62_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_p_i_62_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute HLUTNM : string;
  attribute HLUTNM of add_ln18_1_reg_623_reg_i_25 : label is "lutpair132";
  attribute HLUTNM of add_ln18_1_reg_623_reg_i_33 : label is "lutpair132";
  attribute HLUTNM of add_ln18_1_reg_623_reg_i_58 : label is "lutpair126";
  attribute HLUTNM of add_ln18_1_reg_623_reg_i_59 : label is "lutpair131";
  attribute HLUTNM of add_ln18_1_reg_623_reg_i_62 : label is "lutpair126";
  attribute HLUTNM of add_ln18_1_reg_623_reg_i_65 : label is "lutpair131";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__9\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \ap_CS_fsm[25]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \ap_CS_fsm[26]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \ap_CS_fsm[33]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \ap_CS_fsm[34]_i_1\ : label is "soft_lutpair367";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_i_1__4\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__4\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of grp_up_sampling2d_fix16_fu_548_ap_start_reg_i_1 : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \icmp_ln14_reg_569[0]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \icmp_ln14_reg_569_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_137[1]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_137[2]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_137[3]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_137[4]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_137[6]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_137[7]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_137[8]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_137[9]_i_3\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \mul_ln6_reg_531[7]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \mul_ln6_reg_531[9]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \out_d_0_reg_126[0]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \out_d_0_reg_126[1]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \out_h_0_reg_148[1]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \out_h_0_reg_148[2]__0_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \out_h_0_reg_148[4]__0_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \out_w_0_reg_159[1]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \out_w_0_reg_159[2]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \out_w_0_reg_159[4]_i_3\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \zext_ln18_reg_537[0]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \zext_ln18_reg_537[3]_i_1\ : label is "soft_lutpair376";
begin
  output_r_ce0 <= \^output_r_ce0\;
add_ln18_1_reg_623_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 9) => B"000000000000000000000",
      A(8) => add_ln18_1_reg_623_reg_i_2_n_5,
      A(7) => add_ln18_1_reg_623_reg_i_3_n_5,
      A(6) => add_ln18_1_reg_623_reg_i_4_n_5,
      A(5) => add_ln18_1_reg_623_reg_i_5_n_5,
      A(4) => add_ln18_1_reg_623_reg_i_6_n_5,
      A(3) => add_ln18_1_reg_623_reg_i_7_n_5,
      A(2) => add_ln18_1_reg_623_reg_i_8_n_5,
      A(1) => add_ln18_1_reg_623_reg_i_9_n_5,
      A(0) => add_ln18_1_reg_623_reg_i_10_n_5,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_ln18_1_reg_623_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 5) => B"0000000000000",
      B(4) => Q(5),
      B(3 downto 2) => B"11",
      B(1) => grp_up_sampling2d_fix16_fu_548_input_height(0),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_ln18_1_reg_623_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 5) => B"0000000000000000000000000000000000000000000",
      C(4 downto 0) => select_ln18_6_fu_382_p3(4 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_ln18_1_reg_623_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_ln18_1_reg_623_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_6,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_CS_fsm_state2,
      CEC => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_6,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => add_ln18_1_reg_6230,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_ln18_1_reg_623_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_add_ln18_1_reg_623_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_add_ln18_1_reg_623_reg_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => grp_up_sampling2d_fix16_fu_548_output_r_address0(13 downto 0),
      PATTERNBDETECT => NLW_add_ln18_1_reg_623_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_ln18_1_reg_623_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_add_ln18_1_reg_623_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_ln18_1_reg_623_reg_UNDERFLOW_UNCONNECTED
    );
add_ln18_1_reg_623_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => icmp_ln14_reg_569,
      O => add_ln18_1_reg_6230
    );
add_ln18_1_reg_623_reg_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26,
      I1 => p_1_in,
      I2 => out_h_0_reg_148(0),
      O => add_ln18_1_reg_623_reg_i_10_n_5
    );
add_ln18_1_reg_623_reg_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => out_w_0_reg_159(0),
      I1 => p_1_in,
      I2 => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26,
      O => select_ln18_6_fu_382_p3(0)
    );
add_ln18_1_reg_623_reg_i_12: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln18_1_reg_623_reg_i_16_n_5,
      CO(3) => NLW_add_ln18_1_reg_623_reg_i_12_CO_UNCONNECTED(3),
      CO(2) => add_ln18_1_reg_623_reg_i_12_n_6,
      CO(1) => add_ln18_1_reg_623_reg_i_12_n_7,
      CO(0) => add_ln18_1_reg_623_reg_i_12_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp2_mid1_fu_422_p2(8 downto 5),
      S(3) => add_ln18_1_reg_623_reg_i_20_n_5,
      S(2) => add_ln18_1_reg_623_reg_i_21_n_5,
      S(1) => add_ln18_1_reg_623_reg_i_22_n_5,
      S(0) => add_ln18_1_reg_623_reg_i_23_n_5
    );
add_ln18_1_reg_623_reg_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln18_1_reg_623_reg_i_15_n_5,
      CO(3 downto 2) => NLW_add_ln18_1_reg_623_reg_i_13_CO_UNCONNECTED(3 downto 2),
      CO(1) => add_ln18_1_reg_623_reg_i_13_n_7,
      CO(0) => add_ln18_1_reg_623_reg_i_13_n_8,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => add_ln18_1_reg_623_reg_i_24_n_5,
      DI(0) => add_ln18_1_reg_623_reg_i_25_n_5,
      O(3) => NLW_add_ln18_1_reg_623_reg_i_13_O_UNCONNECTED(3),
      O(2 downto 0) => mul_ln18_3_fu_321_p2(8 downto 6),
      S(3) => '0',
      S(2) => add_ln18_1_reg_623_reg_i_26_n_5,
      S(1) => add_ln18_1_reg_623_reg_i_27_n_5,
      S(0) => add_ln18_1_reg_623_reg_i_28_n_5
    );
add_ln18_1_reg_623_reg_i_14: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln18_1_reg_623_reg_i_17_n_5,
      CO(3) => NLW_add_ln18_1_reg_623_reg_i_14_CO_UNCONNECTED(3),
      CO(2) => add_ln18_1_reg_623_reg_i_14_n_6,
      CO(1) => add_ln18_1_reg_623_reg_i_14_n_7,
      CO(0) => add_ln18_1_reg_623_reg_i_14_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp2_fu_264_p2(8 downto 5),
      S(3 downto 0) => mul_ln18_1_fu_235_p2(8 downto 5)
    );
add_ln18_1_reg_623_reg_i_15: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln18_1_reg_623_reg_i_15_n_5,
      CO(2) => add_ln18_1_reg_623_reg_i_15_n_6,
      CO(1) => add_ln18_1_reg_623_reg_i_15_n_7,
      CO(0) => add_ln18_1_reg_623_reg_i_15_n_8,
      CYINIT => '0',
      DI(3) => add_ln18_1_reg_623_reg_i_31_n_5,
      DI(2) => add_ln18_1_reg_623_reg_i_32_n_12,
      DI(1) => add_ln18_1_reg_623_reg_i_18_n_9,
      DI(0) => '0',
      O(3 downto 0) => mul_ln18_3_fu_321_p2(5 downto 2),
      S(3) => add_ln18_1_reg_623_reg_i_33_n_5,
      S(2) => add_ln18_1_reg_623_reg_i_34_n_5,
      S(1) => add_ln18_1_reg_623_reg_i_18_n_9,
      S(0) => add_ln18_1_reg_623_reg_i_18_n_10
    );
add_ln18_1_reg_623_reg_i_16: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln18_1_reg_623_reg_i_16_n_5,
      CO(2) => add_ln18_1_reg_623_reg_i_16_n_6,
      CO(1) => add_ln18_1_reg_623_reg_i_16_n_7,
      CO(0) => add_ln18_1_reg_623_reg_i_16_n_8,
      CYINIT => '0',
      DI(3) => add_ln18_1_reg_623_reg_i_35_n_5,
      DI(2) => add_ln18_1_reg_623_reg_i_36_n_5,
      DI(1) => add_ln18_1_reg_623_reg_i_37_n_5,
      DI(0) => add_ln18_1_reg_623_reg_i_38_n_5,
      O(3 downto 1) => tmp2_mid1_fu_422_p2(4 downto 2),
      O(0) => NLW_add_ln18_1_reg_623_reg_i_16_O_UNCONNECTED(0),
      S(3) => add_ln18_1_reg_623_reg_i_39_n_5,
      S(2) => add_ln18_1_reg_623_reg_i_40_n_5,
      S(1) => add_ln18_1_reg_623_reg_i_41_n_5,
      S(0) => tmp2_mid1_fu_422_p2(1)
    );
add_ln18_1_reg_623_reg_i_17: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln18_1_reg_623_reg_i_17_n_5,
      CO(2) => add_ln18_1_reg_623_reg_i_17_n_6,
      CO(1) => add_ln18_1_reg_623_reg_i_17_n_7,
      CO(0) => add_ln18_1_reg_623_reg_i_17_n_8,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln18_1_fu_235_p2(4 downto 1),
      O(3 downto 1) => tmp2_fu_264_p2(4 downto 2),
      O(0) => NLW_add_ln18_1_reg_623_reg_i_17_O_UNCONNECTED(0),
      S(3) => add_ln18_1_reg_623_reg_i_43_n_5,
      S(2) => add_ln18_1_reg_623_reg_i_44_n_5,
      S(1) => add_ln18_1_reg_623_reg_i_45_n_5,
      S(0) => tmp2_fu_264_p2(1)
    );
add_ln18_1_reg_623_reg_i_18: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln18_1_reg_623_reg_i_18_n_5,
      CO(2) => add_ln18_1_reg_623_reg_i_18_n_6,
      CO(1) => add_ln18_1_reg_623_reg_i_18_n_7,
      CO(0) => add_ln18_1_reg_623_reg_i_18_n_8,
      CYINIT => '0',
      DI(3) => add_ln18_1_reg_623_reg_i_47_n_5,
      DI(2) => add_ln18_1_reg_623_reg_i_48_n_5,
      DI(1) => add_ln18_1_reg_623_reg_i_49_n_5,
      DI(0) => '0',
      O(3) => add_ln18_1_reg_623_reg_i_18_n_9,
      O(2) => add_ln18_1_reg_623_reg_i_18_n_10,
      O(1) => mul_ln18_3_fu_321_p2(1),
      O(0) => NLW_add_ln18_1_reg_623_reg_i_18_O_UNCONNECTED(0),
      S(3) => add_ln18_1_reg_623_reg_i_50_n_5,
      S(2) => add_ln18_1_reg_623_reg_i_51_n_5,
      S(1) => add_ln18_1_reg_623_reg_i_52_n_5,
      S(0) => '0'
    );
add_ln18_1_reg_623_reg_i_19: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln18_1_reg_623_reg_i_19_n_5,
      CO(2) => add_ln18_1_reg_623_reg_i_19_n_6,
      CO(1) => add_ln18_1_reg_623_reg_i_19_n_7,
      CO(0) => add_ln18_1_reg_623_reg_i_19_n_8,
      CYINIT => '0',
      DI(3) => add_ln18_1_reg_623_reg_i_53_n_5,
      DI(2) => out_d_0_reg_126_reg(0),
      DI(1) => add_ln18_1_reg_623_reg_i_54_n_5,
      DI(0) => '0',
      O(3) => add_ln18_1_reg_623_reg_i_19_n_9,
      O(2) => add_ln18_1_reg_623_reg_i_19_n_10,
      O(1) => mul_ln18_1_fu_235_p2(1),
      O(0) => NLW_add_ln18_1_reg_623_reg_i_19_O_UNCONNECTED(0),
      S(3) => add_ln18_1_reg_623_reg_i_55_n_5,
      S(2) => add_ln18_1_reg_623_reg_i_56_n_5,
      S(1) => add_ln18_1_reg_623_reg_i_57_n_5,
      S(0) => '0'
    );
add_ln18_1_reg_623_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp2_mid1_fu_422_p2(8),
      I1 => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26,
      I2 => mul_ln18_3_fu_321_p2(8),
      I3 => p_1_in,
      I4 => tmp2_fu_264_p2(8),
      O => add_ln18_1_reg_623_reg_i_2_n_5
    );
add_ln18_1_reg_623_reg_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_ln18_3_fu_321_p2(8),
      I1 => mul_ln18_1_fu_235_p2(8),
      I2 => p_1_in,
      O => add_ln18_1_reg_623_reg_i_20_n_5
    );
add_ln18_1_reg_623_reg_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_ln18_3_fu_321_p2(7),
      I1 => mul_ln18_1_fu_235_p2(7),
      I2 => p_1_in,
      O => add_ln18_1_reg_623_reg_i_21_n_5
    );
add_ln18_1_reg_623_reg_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_ln18_3_fu_321_p2(6),
      I1 => mul_ln18_1_fu_235_p2(6),
      I2 => p_1_in,
      O => add_ln18_1_reg_623_reg_i_22_n_5
    );
add_ln18_1_reg_623_reg_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_ln18_3_fu_321_p2(5),
      I1 => mul_ln18_1_fu_235_p2(5),
      I2 => p_1_in,
      O => add_ln18_1_reg_623_reg_i_23_n_5
    );
add_ln18_1_reg_623_reg_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EEEEEEE28888888"
    )
        port map (
      I0 => out_d_0_reg_126_reg(4),
      I1 => out_d_0_reg_126_reg(3),
      I2 => out_d_0_reg_126_reg(1),
      I3 => out_d_0_reg_126_reg(0),
      I4 => out_d_0_reg_126_reg(2),
      I5 => add_ln18_1_reg_623_reg_i_32_n_10,
      O => add_ln18_1_reg_623_reg_i_24_n_5
    );
add_ln18_1_reg_623_reg_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => mul_ln18_2_fu_308_p0(4),
      I1 => zext_ln18_reg_537_reg(0),
      I2 => add_ln18_1_reg_623_reg_i_32_n_11,
      I3 => mul_ln18_2_fu_308_p0(3),
      O => add_ln18_1_reg_623_reg_i_25_n_5
    );
add_ln18_1_reg_623_reg_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"18C0"
    )
        port map (
      I0 => mul_ln18_2_fu_308_p0(3),
      I1 => add_ln18_1_reg_623_reg_i_32_n_5,
      I2 => mul_ln18_2_fu_308_p0(4),
      I3 => zext_ln18_reg_537_reg(3),
      O => add_ln18_1_reg_623_reg_i_26_n_5
    );
add_ln18_1_reg_623_reg_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => add_ln18_1_reg_623_reg_i_24_n_5,
      I1 => mul_ln18_2_fu_308_p0(4),
      I2 => add_ln18_1_reg_623_reg_i_32_n_5,
      I3 => zext_ln18_reg_537_reg(3),
      I4 => mul_ln18_2_fu_308_p0(3),
      O => add_ln18_1_reg_623_reg_i_27_n_5
    );
add_ln18_1_reg_623_reg_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln18_1_reg_623_reg_i_25_n_5,
      I1 => mul_ln18_2_fu_308_p0(4),
      I2 => add_ln18_1_reg_623_reg_i_32_n_10,
      I3 => mul_ln18_2_fu_308_p0(3),
      O => add_ln18_1_reg_623_reg_i_28_n_5
    );
add_ln18_1_reg_623_reg_i_29: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln18_1_reg_623_reg_i_30_n_5,
      CO(3 downto 2) => NLW_add_ln18_1_reg_623_reg_i_29_CO_UNCONNECTED(3 downto 2),
      CO(1) => add_ln18_1_reg_623_reg_i_29_n_7,
      CO(0) => add_ln18_1_reg_623_reg_i_29_n_8,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => add_ln18_1_reg_623_reg_i_58_n_5,
      DI(0) => add_ln18_1_reg_623_reg_i_59_n_5,
      O(3) => NLW_add_ln18_1_reg_623_reg_i_29_O_UNCONNECTED(3),
      O(2 downto 0) => mul_ln18_1_fu_235_p2(8 downto 6),
      S(3) => '0',
      S(2) => add_ln18_1_reg_623_reg_i_60_n_5,
      S(1) => add_ln18_1_reg_623_reg_i_61_n_5,
      S(0) => add_ln18_1_reg_623_reg_i_62_n_5
    );
add_ln18_1_reg_623_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp2_mid1_fu_422_p2(7),
      I1 => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26,
      I2 => mul_ln18_3_fu_321_p2(7),
      I3 => p_1_in,
      I4 => tmp2_fu_264_p2(7),
      O => add_ln18_1_reg_623_reg_i_3_n_5
    );
add_ln18_1_reg_623_reg_i_30: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln18_1_reg_623_reg_i_30_n_5,
      CO(2) => add_ln18_1_reg_623_reg_i_30_n_6,
      CO(1) => add_ln18_1_reg_623_reg_i_30_n_7,
      CO(0) => add_ln18_1_reg_623_reg_i_30_n_8,
      CYINIT => '0',
      DI(3) => add_ln18_1_reg_623_reg_i_63_n_5,
      DI(2) => add_ln18_1_reg_623_reg_i_64_n_12,
      DI(1) => add_ln18_1_reg_623_reg_i_19_n_9,
      DI(0) => '0',
      O(3 downto 0) => mul_ln18_1_fu_235_p2(5 downto 2),
      S(3) => add_ln18_1_reg_623_reg_i_65_n_5,
      S(2) => add_ln18_1_reg_623_reg_i_66_n_5,
      S(1) => add_ln18_1_reg_623_reg_i_19_n_9,
      S(0) => add_ln18_1_reg_623_reg_i_19_n_10
    );
add_ln18_1_reg_623_reg_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => mul_ln18_2_fu_308_p0(3),
      I1 => add_ln18_1_reg_623_reg_i_32_n_11,
      I2 => zext_ln18_reg_537_reg(0),
      I3 => mul_ln18_2_fu_308_p0(4),
      O => add_ln18_1_reg_623_reg_i_31_n_5
    );
add_ln18_1_reg_623_reg_i_32: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln18_1_reg_623_reg_i_18_n_5,
      CO(3) => add_ln18_1_reg_623_reg_i_32_n_5,
      CO(2) => NLW_add_ln18_1_reg_623_reg_i_32_CO_UNCONNECTED(2),
      CO(1) => add_ln18_1_reg_623_reg_i_32_n_7,
      CO(0) => add_ln18_1_reg_623_reg_i_32_n_8,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => add_ln18_1_reg_623_reg_i_67_n_5,
      DI(1) => add_ln18_1_reg_623_reg_i_68_n_5,
      DI(0) => add_ln18_1_reg_623_reg_i_69_n_5,
      O(3) => NLW_add_ln18_1_reg_623_reg_i_32_O_UNCONNECTED(3),
      O(2) => add_ln18_1_reg_623_reg_i_32_n_10,
      O(1) => add_ln18_1_reg_623_reg_i_32_n_11,
      O(0) => add_ln18_1_reg_623_reg_i_32_n_12,
      S(3) => '1',
      S(2) => add_ln18_1_reg_623_reg_i_70_n_5,
      S(1) => add_ln18_1_reg_623_reg_i_71_n_5,
      S(0) => add_ln18_1_reg_623_reg_i_72_n_5
    );
add_ln18_1_reg_623_reg_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => mul_ln18_2_fu_308_p0(4),
      I1 => zext_ln18_reg_537_reg(0),
      I2 => add_ln18_1_reg_623_reg_i_32_n_11,
      I3 => mul_ln18_2_fu_308_p0(3),
      O => add_ln18_1_reg_623_reg_i_33_n_5
    );
add_ln18_1_reg_623_reg_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95556AAAAAAAAAAA"
    )
        port map (
      I0 => add_ln18_1_reg_623_reg_i_32_n_12,
      I1 => out_d_0_reg_126_reg(1),
      I2 => out_d_0_reg_126_reg(0),
      I3 => out_d_0_reg_126_reg(2),
      I4 => out_d_0_reg_126_reg(3),
      I5 => zext_ln18_reg_537_reg(0),
      O => add_ln18_1_reg_623_reg_i_34_n_5
    );
add_ln18_1_reg_623_reg_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_ln18_3_fu_321_p2(4),
      I1 => mul_ln18_1_fu_235_p2(4),
      I2 => p_1_in,
      O => add_ln18_1_reg_623_reg_i_35_n_5
    );
add_ln18_1_reg_623_reg_i_36: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_ln18_3_fu_321_p2(3),
      I1 => mul_ln18_1_fu_235_p2(3),
      I2 => p_1_in,
      O => add_ln18_1_reg_623_reg_i_36_n_5
    );
add_ln18_1_reg_623_reg_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_ln18_3_fu_321_p2(2),
      I1 => mul_ln18_1_fu_235_p2(2),
      I2 => p_1_in,
      O => add_ln18_1_reg_623_reg_i_37_n_5
    );
add_ln18_1_reg_623_reg_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_ln18_3_fu_321_p2(1),
      I1 => mul_ln18_1_fu_235_p2(1),
      I2 => p_1_in,
      O => add_ln18_1_reg_623_reg_i_38_n_5
    );
add_ln18_1_reg_623_reg_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => p_1_in,
      I1 => mul_ln18_1_fu_235_p2(4),
      I2 => mul_ln18_3_fu_321_p2(4),
      I3 => zext_ln18_11_fu_400_p1(3),
      O => add_ln18_1_reg_623_reg_i_39_n_5
    );
add_ln18_1_reg_623_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp2_mid1_fu_422_p2(6),
      I1 => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26,
      I2 => mul_ln18_3_fu_321_p2(6),
      I3 => p_1_in,
      I4 => tmp2_fu_264_p2(6),
      O => add_ln18_1_reg_623_reg_i_4_n_5
    );
add_ln18_1_reg_623_reg_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => p_1_in,
      I1 => mul_ln18_1_fu_235_p2(3),
      I2 => mul_ln18_3_fu_321_p2(3),
      I3 => zext_ln18_11_fu_400_p1(2),
      O => add_ln18_1_reg_623_reg_i_40_n_5
    );
add_ln18_1_reg_623_reg_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5CC5ACC5ACC5A"
    )
        port map (
      I0 => mul_ln18_1_fu_235_p2(2),
      I1 => mul_ln18_3_fu_321_p2(2),
      I2 => out_h_0_reg_148(2),
      I3 => p_1_in,
      I4 => out_h_0_reg_148(1),
      I5 => out_h_0_reg_148(0),
      O => add_ln18_1_reg_623_reg_i_41_n_5
    );
add_ln18_1_reg_623_reg_i_42: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA5CC5A"
    )
        port map (
      I0 => mul_ln18_1_fu_235_p2(1),
      I1 => mul_ln18_3_fu_321_p2(1),
      I2 => out_h_0_reg_148(1),
      I3 => p_1_in,
      I4 => out_h_0_reg_148(0),
      O => tmp2_mid1_fu_422_p2(1)
    );
add_ln18_1_reg_623_reg_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln18_1_fu_235_p2(4),
      I1 => out_h_0_reg_148(4),
      O => add_ln18_1_reg_623_reg_i_43_n_5
    );
add_ln18_1_reg_623_reg_i_44: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln18_1_fu_235_p2(3),
      I1 => out_h_0_reg_148(3),
      O => add_ln18_1_reg_623_reg_i_44_n_5
    );
add_ln18_1_reg_623_reg_i_45: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln18_1_fu_235_p2(2),
      I1 => out_h_0_reg_148(2),
      O => add_ln18_1_reg_623_reg_i_45_n_5
    );
add_ln18_1_reg_623_reg_i_46: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln18_1_fu_235_p2(1),
      I1 => out_h_0_reg_148(1),
      O => tmp2_fu_264_p2(1)
    );
add_ln18_1_reg_623_reg_i_47: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2787"
    )
        port map (
      I0 => zext_ln18_reg_537_reg(0),
      I1 => out_d_0_reg_126_reg(2),
      I2 => out_d_0_reg_126_reg(1),
      I3 => out_d_0_reg_126_reg(0),
      O => add_ln18_1_reg_623_reg_i_47_n_5
    );
add_ln18_1_reg_623_reg_i_48: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => out_d_0_reg_126_reg(0),
      I1 => out_d_0_reg_126_reg(1),
      I2 => zext_ln18_reg_537_reg(0),
      O => add_ln18_1_reg_623_reg_i_48_n_5
    );
add_ln18_1_reg_623_reg_i_49: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln18_reg_537_reg(0),
      I1 => out_d_0_reg_126_reg(0),
      O => add_ln18_1_reg_623_reg_i_49_n_5
    );
add_ln18_1_reg_623_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp2_mid1_fu_422_p2(5),
      I1 => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26,
      I2 => mul_ln18_3_fu_321_p2(5),
      I3 => p_1_in,
      I4 => tmp2_fu_264_p2(5),
      O => add_ln18_1_reg_623_reg_i_5_n_5
    );
add_ln18_1_reg_623_reg_i_50: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2787"
    )
        port map (
      I0 => zext_ln18_reg_537_reg(0),
      I1 => out_d_0_reg_126_reg(2),
      I2 => out_d_0_reg_126_reg(1),
      I3 => out_d_0_reg_126_reg(0),
      O => add_ln18_1_reg_623_reg_i_50_n_5
    );
add_ln18_1_reg_623_reg_i_51: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => out_d_0_reg_126_reg(1),
      I1 => zext_ln18_reg_537_reg(0),
      I2 => out_d_0_reg_126_reg(0),
      O => add_ln18_1_reg_623_reg_i_51_n_5
    );
add_ln18_1_reg_623_reg_i_52: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zext_ln18_reg_537_reg(0),
      I1 => out_d_0_reg_126_reg(0),
      O => add_ln18_1_reg_623_reg_i_52_n_5
    );
add_ln18_1_reg_623_reg_i_53: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => out_d_0_reg_126_reg(0),
      I1 => zext_ln18_reg_537_reg(0),
      I2 => out_d_0_reg_126_reg(2),
      I3 => out_d_0_reg_126_reg(1),
      O => add_ln18_1_reg_623_reg_i_53_n_5
    );
add_ln18_1_reg_623_reg_i_54: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln18_reg_537_reg(0),
      I1 => out_d_0_reg_126_reg(0),
      O => add_ln18_1_reg_623_reg_i_54_n_5
    );
add_ln18_1_reg_623_reg_i_55: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => out_d_0_reg_126_reg(0),
      I1 => zext_ln18_reg_537_reg(0),
      I2 => out_d_0_reg_126_reg(2),
      I3 => out_d_0_reg_126_reg(1),
      O => add_ln18_1_reg_623_reg_i_55_n_5
    );
add_ln18_1_reg_623_reg_i_56: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => out_d_0_reg_126_reg(1),
      I1 => zext_ln18_reg_537_reg(0),
      I2 => out_d_0_reg_126_reg(0),
      O => add_ln18_1_reg_623_reg_i_56_n_5
    );
add_ln18_1_reg_623_reg_i_57: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln18_reg_537_reg(0),
      I1 => out_d_0_reg_126_reg(0),
      O => add_ln18_1_reg_623_reg_i_57_n_5
    );
add_ln18_1_reg_623_reg_i_58: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => out_d_0_reg_126_reg(4),
      I1 => add_ln18_1_reg_623_reg_i_64_n_10,
      I2 => out_d_0_reg_126_reg(3),
      O => add_ln18_1_reg_623_reg_i_58_n_5
    );
add_ln18_1_reg_623_reg_i_59: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => out_d_0_reg_126_reg(4),
      I1 => zext_ln18_reg_537_reg(0),
      I2 => add_ln18_1_reg_623_reg_i_64_n_11,
      I3 => out_d_0_reg_126_reg(3),
      O => add_ln18_1_reg_623_reg_i_59_n_5
    );
add_ln18_1_reg_623_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp2_mid1_fu_422_p2(4),
      I1 => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26,
      I2 => mul_ln18_3_fu_321_p2(4),
      I3 => p_1_in,
      I4 => tmp2_fu_264_p2(4),
      O => add_ln18_1_reg_623_reg_i_6_n_5
    );
add_ln18_1_reg_623_reg_i_60: unisim.vcomponents.LUT4
    generic map(
      INIT => X"18C0"
    )
        port map (
      I0 => out_d_0_reg_126_reg(3),
      I1 => add_ln18_1_reg_623_reg_i_64_n_5,
      I2 => out_d_0_reg_126_reg(4),
      I3 => zext_ln18_reg_537_reg(3),
      O => add_ln18_1_reg_623_reg_i_60_n_5
    );
add_ln18_1_reg_623_reg_i_61: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => add_ln18_1_reg_623_reg_i_58_n_5,
      I1 => out_d_0_reg_126_reg(4),
      I2 => add_ln18_1_reg_623_reg_i_64_n_5,
      I3 => zext_ln18_reg_537_reg(3),
      I4 => out_d_0_reg_126_reg(3),
      O => add_ln18_1_reg_623_reg_i_61_n_5
    );
add_ln18_1_reg_623_reg_i_62: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => out_d_0_reg_126_reg(4),
      I1 => add_ln18_1_reg_623_reg_i_64_n_10,
      I2 => out_d_0_reg_126_reg(3),
      I3 => add_ln18_1_reg_623_reg_i_59_n_5,
      O => add_ln18_1_reg_623_reg_i_62_n_5
    );
add_ln18_1_reg_623_reg_i_63: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => out_d_0_reg_126_reg(3),
      I1 => add_ln18_1_reg_623_reg_i_64_n_11,
      I2 => zext_ln18_reg_537_reg(0),
      I3 => out_d_0_reg_126_reg(4),
      O => add_ln18_1_reg_623_reg_i_63_n_5
    );
add_ln18_1_reg_623_reg_i_64: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln18_1_reg_623_reg_i_19_n_5,
      CO(3) => add_ln18_1_reg_623_reg_i_64_n_5,
      CO(2) => NLW_add_ln18_1_reg_623_reg_i_64_CO_UNCONNECTED(2),
      CO(1) => add_ln18_1_reg_623_reg_i_64_n_7,
      CO(0) => add_ln18_1_reg_623_reg_i_64_n_8,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => add_ln18_1_reg_623_reg_i_73_n_5,
      DI(1) => add_ln18_1_reg_623_reg_i_74_n_5,
      DI(0) => add_ln18_1_reg_623_reg_i_75_n_5,
      O(3) => NLW_add_ln18_1_reg_623_reg_i_64_O_UNCONNECTED(3),
      O(2) => add_ln18_1_reg_623_reg_i_64_n_10,
      O(1) => add_ln18_1_reg_623_reg_i_64_n_11,
      O(0) => add_ln18_1_reg_623_reg_i_64_n_12,
      S(3) => '1',
      S(2) => add_ln18_1_reg_623_reg_i_76_n_5,
      S(1) => add_ln18_1_reg_623_reg_i_77_n_5,
      S(0) => add_ln18_1_reg_623_reg_i_78_n_5
    );
add_ln18_1_reg_623_reg_i_65: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => out_d_0_reg_126_reg(4),
      I1 => zext_ln18_reg_537_reg(0),
      I2 => add_ln18_1_reg_623_reg_i_64_n_11,
      I3 => out_d_0_reg_126_reg(3),
      O => add_ln18_1_reg_623_reg_i_65_n_5
    );
add_ln18_1_reg_623_reg_i_66: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => add_ln18_1_reg_623_reg_i_64_n_12,
      I1 => out_d_0_reg_126_reg(3),
      I2 => zext_ln18_reg_537_reg(0),
      O => add_ln18_1_reg_623_reg_i_66_n_5
    );
add_ln18_1_reg_623_reg_i_67: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => out_d_0_reg_126_reg(0),
      I1 => out_d_0_reg_126_reg(1),
      I2 => out_d_0_reg_126_reg(2),
      I3 => zext_ln18_reg_537_reg(3),
      O => add_ln18_1_reg_623_reg_i_67_n_5
    );
add_ln18_1_reg_623_reg_i_68: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2E28"
    )
        port map (
      I0 => out_d_0_reg_126_reg(2),
      I1 => out_d_0_reg_126_reg(1),
      I2 => out_d_0_reg_126_reg(0),
      I3 => zext_ln18_reg_537_reg(3),
      O => add_ln18_1_reg_623_reg_i_68_n_5
    );
add_ln18_1_reg_623_reg_i_69: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => out_d_0_reg_126_reg(2),
      I1 => zext_ln18_reg_537_reg(0),
      I2 => out_d_0_reg_126_reg(1),
      I3 => out_d_0_reg_126_reg(0),
      O => add_ln18_1_reg_623_reg_i_69_n_5
    );
add_ln18_1_reg_623_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp2_mid1_fu_422_p2(3),
      I1 => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26,
      I2 => mul_ln18_3_fu_321_p2(3),
      I3 => p_1_in,
      I4 => tmp2_fu_264_p2(3),
      O => add_ln18_1_reg_623_reg_i_7_n_5
    );
add_ln18_1_reg_623_reg_i_70: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1800"
    )
        port map (
      I0 => out_d_0_reg_126_reg(0),
      I1 => out_d_0_reg_126_reg(1),
      I2 => out_d_0_reg_126_reg(2),
      I3 => zext_ln18_reg_537_reg(3),
      O => add_ln18_1_reg_623_reg_i_70_n_5
    );
add_ln18_1_reg_623_reg_i_71: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A18"
    )
        port map (
      I0 => out_d_0_reg_126_reg(0),
      I1 => out_d_0_reg_126_reg(1),
      I2 => out_d_0_reg_126_reg(2),
      I3 => zext_ln18_reg_537_reg(3),
      O => add_ln18_1_reg_623_reg_i_71_n_5
    );
add_ln18_1_reg_623_reg_i_72: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3B3B3BC4"
    )
        port map (
      I0 => zext_ln18_reg_537_reg(0),
      I1 => out_d_0_reg_126_reg(2),
      I2 => out_d_0_reg_126_reg(1),
      I3 => out_d_0_reg_126_reg(0),
      I4 => zext_ln18_reg_537_reg(3),
      O => add_ln18_1_reg_623_reg_i_72_n_5
    );
add_ln18_1_reg_623_reg_i_73: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => out_d_0_reg_126_reg(2),
      I1 => zext_ln18_reg_537_reg(3),
      I2 => out_d_0_reg_126_reg(1),
      O => add_ln18_1_reg_623_reg_i_73_n_5
    );
add_ln18_1_reg_623_reg_i_74: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => out_d_0_reg_126_reg(2),
      I1 => out_d_0_reg_126_reg(1),
      I2 => out_d_0_reg_126_reg(0),
      I3 => zext_ln18_reg_537_reg(3),
      O => add_ln18_1_reg_623_reg_i_74_n_5
    );
add_ln18_1_reg_623_reg_i_75: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => out_d_0_reg_126_reg(2),
      I1 => zext_ln18_reg_537_reg(0),
      I2 => out_d_0_reg_126_reg(1),
      I3 => out_d_0_reg_126_reg(0),
      O => add_ln18_1_reg_623_reg_i_75_n_5
    );
add_ln18_1_reg_623_reg_i_76: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => out_d_0_reg_126_reg(1),
      I1 => out_d_0_reg_126_reg(2),
      I2 => zext_ln18_reg_537_reg(3),
      O => add_ln18_1_reg_623_reg_i_76_n_5
    );
add_ln18_1_reg_623_reg_i_77: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D04C"
    )
        port map (
      I0 => out_d_0_reg_126_reg(0),
      I1 => out_d_0_reg_126_reg(2),
      I2 => zext_ln18_reg_537_reg(3),
      I3 => out_d_0_reg_126_reg(1),
      O => add_ln18_1_reg_623_reg_i_77_n_5
    );
add_ln18_1_reg_623_reg_i_78: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FD0BCBC"
    )
        port map (
      I0 => zext_ln18_reg_537_reg(0),
      I1 => out_d_0_reg_126_reg(1),
      I2 => out_d_0_reg_126_reg(2),
      I3 => zext_ln18_reg_537_reg(3),
      I4 => out_d_0_reg_126_reg(0),
      O => add_ln18_1_reg_623_reg_i_78_n_5
    );
add_ln18_1_reg_623_reg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => tmp2_mid1_fu_422_p2(2),
      I1 => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26,
      I2 => mul_ln18_3_fu_321_p2(2),
      I3 => p_1_in,
      I4 => tmp2_fu_264_p2(2),
      O => add_ln18_1_reg_623_reg_i_8_n_5
    );
add_ln18_1_reg_623_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F088F077F077F088"
    )
        port map (
      I0 => out_h_0_reg_148(0),
      I1 => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26,
      I2 => mul_ln18_3_fu_321_p2(1),
      I3 => p_1_in,
      I4 => mul_ln18_1_fu_235_p2(1),
      I5 => out_h_0_reg_148(1),
      O => add_ln18_1_reg_623_reg_i_9_n_5
    );
\ap_CS_fsm[0]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_548_ap_ready,
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_up_sampling2d_fix16_fu_548_ap_start_reg,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => grp_up_sampling2d_fix16_fu_548_ap_ready,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => grp_up_sampling2d_fix16_fu_548_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEEAE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => grp_up_sampling2d_fix16_fu_548_ap_start_reg,
      I4 => grp_up_sampling2d_fix16_fu_548_ap_ready,
      O => D(0)
    );
\ap_CS_fsm[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_548_ap_ready,
      I1 => grp_up_sampling2d_fix16_fu_548_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(3),
      O => D(1)
    );
\ap_CS_fsm[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFBFAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_condition_pp0_exit_iter0_state3,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \^output_r_ce0\,
      I5 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEEAE"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => grp_up_sampling2d_fix16_fu_548_ap_start_reg,
      I4 => grp_up_sampling2d_fix16_fu_548_ap_ready,
      O => D(2)
    );
\ap_CS_fsm[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_548_ap_ready,
      I1 => grp_up_sampling2d_fix16_fu_548_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_5_[0]\,
      I3 => Q(5),
      O => D(3)
    );
\ap_CS_fsm[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A080808"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \^output_r_ce0\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_condition_pp0_exit_iter0_state3,
      I4 => ap_enable_reg_pp0_iter0,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten31_reg_115_reg(12),
      I1 => mul_ln6_1_reg_559_reg_n_98,
      I2 => mul_ln6_1_reg_559_reg_n_96,
      I3 => indvar_flatten31_reg_115_reg(14),
      I4 => mul_ln6_1_reg_559_reg_n_97,
      I5 => indvar_flatten31_reg_115_reg(13),
      O => \ap_CS_fsm[3]_i_4_n_5\
    );
\ap_CS_fsm[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten31_reg_115_reg(9),
      I1 => mul_ln6_1_reg_559_reg_n_101,
      I2 => mul_ln6_1_reg_559_reg_n_99,
      I3 => indvar_flatten31_reg_115_reg(11),
      I4 => mul_ln6_1_reg_559_reg_n_100,
      I5 => indvar_flatten31_reg_115_reg(10),
      O => \ap_CS_fsm[3]_i_5_n_5\
    );
\ap_CS_fsm[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten31_reg_115_reg(6),
      I1 => mul_ln6_1_reg_559_reg_n_104,
      I2 => mul_ln6_1_reg_559_reg_n_102,
      I3 => indvar_flatten31_reg_115_reg(8),
      I4 => mul_ln6_1_reg_559_reg_n_103,
      I5 => indvar_flatten31_reg_115_reg(7),
      O => \ap_CS_fsm[3]_i_6_n_5\
    );
\ap_CS_fsm[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten31_reg_115_reg(3),
      I1 => mul_ln6_1_reg_559_reg_n_107,
      I2 => mul_ln6_1_reg_559_reg_n_105,
      I3 => indvar_flatten31_reg_115_reg(5),
      I4 => mul_ln6_1_reg_559_reg_n_106,
      I5 => indvar_flatten31_reg_115_reg(4),
      O => \ap_CS_fsm[3]_i_7_n_5\
    );
\ap_CS_fsm[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten31_reg_115_reg(0),
      I1 => mul_ln6_1_reg_559_reg_n_110,
      I2 => mul_ln6_1_reg_559_reg_n_108,
      I3 => indvar_flatten31_reg_115_reg(2),
      I4 => mul_ln6_1_reg_559_reg_n_109,
      I5 => indvar_flatten31_reg_115_reg(1),
      O => \ap_CS_fsm[3]_i_8_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => grp_up_sampling2d_fix16_fu_548_ap_ready,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[3]_i_3_n_5\,
      CO(3 downto 1) => \NLW_ap_CS_fsm_reg[3]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ap_condition_pp0_exit_iter0_state3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ap_CS_fsm[3]_i_4_n_5\
    );
\ap_CS_fsm_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[3]_i_3_n_5\,
      CO(2) => \ap_CS_fsm_reg[3]_i_3_n_6\,
      CO(1) => \ap_CS_fsm_reg[3]_i_3_n_7\,
      CO(0) => \ap_CS_fsm_reg[3]_i_3_n_8\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[3]_i_5_n_5\,
      S(2) => \ap_CS_fsm[3]_i_6_n_5\,
      S(1) => \ap_CS_fsm[3]_i_7_n_5\,
      S(0) => \ap_CS_fsm[3]_i_8_n_5\
    );
\ap_enable_reg_pp0_iter0_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_state2,
      I2 => ap_rst_n,
      I3 => ap_condition_pp0_exit_iter0_state3,
      I4 => ap_CS_fsm_pp0_stage0,
      O => \ap_enable_reg_pp0_iter0_i_1__4_n_5\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__4_n_5\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_rst_n,
      I2 => ap_condition_pp0_exit_iter0_state3,
      O => \ap_enable_reg_pp0_iter1_i_1__4_n_5\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__4_n_5\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1,
      Q => \^output_r_ce0\,
      R => SS(0)
    );
grp_up_sampling2d_fix16_fu_548_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFC"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_548_ap_ready,
      I1 => Q(4),
      I2 => Q(2),
      I3 => grp_up_sampling2d_fix16_fu_548_ap_start_reg,
      O => \ap_CS_fsm_reg[3]_0\
    );
\icmp_ln14_reg_569[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state3,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => icmp_ln14_reg_569,
      O => \icmp_ln14_reg_569[0]_i_1_n_5\
    );
\icmp_ln14_reg_569_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => icmp_ln14_reg_569,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => icmp_ln14_reg_569_pp0_iter1_reg,
      O => \icmp_ln14_reg_569_pp0_iter1_reg[0]_i_1_n_5\
    );
\icmp_ln14_reg_569_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln14_reg_569_pp0_iter1_reg[0]_i_1_n_5\,
      Q => icmp_ln14_reg_569_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln14_reg_569_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln14_reg_569[0]_i_1_n_5\,
      Q => icmp_ln14_reg_569,
      R => '0'
    );
\indvar_flatten31_reg_115[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten31_reg_115_reg(0),
      O => \indvar_flatten31_reg_115[0]_i_2_n_5\
    );
\indvar_flatten31_reg_115_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => \indvar_flatten31_reg_115_reg[0]_i_1_n_12\,
      Q => indvar_flatten31_reg_115_reg(0),
      R => indvar_flatten31_reg_115
    );
\indvar_flatten31_reg_115_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_flatten31_reg_115_reg[0]_i_1_n_5\,
      CO(2) => \indvar_flatten31_reg_115_reg[0]_i_1_n_6\,
      CO(1) => \indvar_flatten31_reg_115_reg[0]_i_1_n_7\,
      CO(0) => \indvar_flatten31_reg_115_reg[0]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \indvar_flatten31_reg_115_reg[0]_i_1_n_9\,
      O(2) => \indvar_flatten31_reg_115_reg[0]_i_1_n_10\,
      O(1) => \indvar_flatten31_reg_115_reg[0]_i_1_n_11\,
      O(0) => \indvar_flatten31_reg_115_reg[0]_i_1_n_12\,
      S(3 downto 1) => indvar_flatten31_reg_115_reg(3 downto 1),
      S(0) => \indvar_flatten31_reg_115[0]_i_2_n_5\
    );
\indvar_flatten31_reg_115_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => \indvar_flatten31_reg_115_reg[8]_i_1_n_10\,
      Q => indvar_flatten31_reg_115_reg(10),
      R => indvar_flatten31_reg_115
    );
\indvar_flatten31_reg_115_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => \indvar_flatten31_reg_115_reg[8]_i_1_n_9\,
      Q => indvar_flatten31_reg_115_reg(11),
      R => indvar_flatten31_reg_115
    );
\indvar_flatten31_reg_115_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => \indvar_flatten31_reg_115_reg[12]_i_1_n_12\,
      Q => indvar_flatten31_reg_115_reg(12),
      R => indvar_flatten31_reg_115
    );
\indvar_flatten31_reg_115_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten31_reg_115_reg[8]_i_1_n_5\,
      CO(3 downto 2) => \NLW_indvar_flatten31_reg_115_reg[12]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \indvar_flatten31_reg_115_reg[12]_i_1_n_7\,
      CO(0) => \indvar_flatten31_reg_115_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_indvar_flatten31_reg_115_reg[12]_i_1_O_UNCONNECTED\(3),
      O(2) => \indvar_flatten31_reg_115_reg[12]_i_1_n_10\,
      O(1) => \indvar_flatten31_reg_115_reg[12]_i_1_n_11\,
      O(0) => \indvar_flatten31_reg_115_reg[12]_i_1_n_12\,
      S(3) => '0',
      S(2 downto 0) => indvar_flatten31_reg_115_reg(14 downto 12)
    );
\indvar_flatten31_reg_115_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => \indvar_flatten31_reg_115_reg[12]_i_1_n_11\,
      Q => indvar_flatten31_reg_115_reg(13),
      R => indvar_flatten31_reg_115
    );
\indvar_flatten31_reg_115_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => \indvar_flatten31_reg_115_reg[12]_i_1_n_10\,
      Q => indvar_flatten31_reg_115_reg(14),
      R => indvar_flatten31_reg_115
    );
\indvar_flatten31_reg_115_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => \indvar_flatten31_reg_115_reg[0]_i_1_n_11\,
      Q => indvar_flatten31_reg_115_reg(1),
      R => indvar_flatten31_reg_115
    );
\indvar_flatten31_reg_115_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => \indvar_flatten31_reg_115_reg[0]_i_1_n_10\,
      Q => indvar_flatten31_reg_115_reg(2),
      R => indvar_flatten31_reg_115
    );
\indvar_flatten31_reg_115_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => \indvar_flatten31_reg_115_reg[0]_i_1_n_9\,
      Q => indvar_flatten31_reg_115_reg(3),
      R => indvar_flatten31_reg_115
    );
\indvar_flatten31_reg_115_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => \indvar_flatten31_reg_115_reg[4]_i_1_n_12\,
      Q => indvar_flatten31_reg_115_reg(4),
      R => indvar_flatten31_reg_115
    );
\indvar_flatten31_reg_115_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten31_reg_115_reg[0]_i_1_n_5\,
      CO(3) => \indvar_flatten31_reg_115_reg[4]_i_1_n_5\,
      CO(2) => \indvar_flatten31_reg_115_reg[4]_i_1_n_6\,
      CO(1) => \indvar_flatten31_reg_115_reg[4]_i_1_n_7\,
      CO(0) => \indvar_flatten31_reg_115_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten31_reg_115_reg[4]_i_1_n_9\,
      O(2) => \indvar_flatten31_reg_115_reg[4]_i_1_n_10\,
      O(1) => \indvar_flatten31_reg_115_reg[4]_i_1_n_11\,
      O(0) => \indvar_flatten31_reg_115_reg[4]_i_1_n_12\,
      S(3 downto 0) => indvar_flatten31_reg_115_reg(7 downto 4)
    );
\indvar_flatten31_reg_115_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => \indvar_flatten31_reg_115_reg[4]_i_1_n_11\,
      Q => indvar_flatten31_reg_115_reg(5),
      R => indvar_flatten31_reg_115
    );
\indvar_flatten31_reg_115_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => \indvar_flatten31_reg_115_reg[4]_i_1_n_10\,
      Q => indvar_flatten31_reg_115_reg(6),
      R => indvar_flatten31_reg_115
    );
\indvar_flatten31_reg_115_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => \indvar_flatten31_reg_115_reg[4]_i_1_n_9\,
      Q => indvar_flatten31_reg_115_reg(7),
      R => indvar_flatten31_reg_115
    );
\indvar_flatten31_reg_115_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => \indvar_flatten31_reg_115_reg[8]_i_1_n_12\,
      Q => indvar_flatten31_reg_115_reg(8),
      R => indvar_flatten31_reg_115
    );
\indvar_flatten31_reg_115_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten31_reg_115_reg[4]_i_1_n_5\,
      CO(3) => \indvar_flatten31_reg_115_reg[8]_i_1_n_5\,
      CO(2) => \indvar_flatten31_reg_115_reg[8]_i_1_n_6\,
      CO(1) => \indvar_flatten31_reg_115_reg[8]_i_1_n_7\,
      CO(0) => \indvar_flatten31_reg_115_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten31_reg_115_reg[8]_i_1_n_9\,
      O(2) => \indvar_flatten31_reg_115_reg[8]_i_1_n_10\,
      O(1) => \indvar_flatten31_reg_115_reg[8]_i_1_n_11\,
      O(0) => \indvar_flatten31_reg_115_reg[8]_i_1_n_12\,
      S(3 downto 0) => indvar_flatten31_reg_115_reg(11 downto 8)
    );
\indvar_flatten31_reg_115_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => \indvar_flatten31_reg_115_reg[8]_i_1_n_11\,
      Q => indvar_flatten31_reg_115_reg(9),
      R => indvar_flatten31_reg_115
    );
\indvar_flatten_reg_137[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F5222222222222"
    )
        port map (
      I0 => \indvar_flatten_reg_137_reg_n_5_[0]\,
      I1 => ap_CS_fsm_state2,
      I2 => p_1_in,
      I3 => ap_condition_pp0_exit_iter0_state3,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ap_enable_reg_pp0_iter0,
      O => \indvar_flatten_reg_137[0]_i_1_n_5\
    );
\indvar_flatten_reg_137[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \indvar_flatten_reg_137_reg_n_5_[0]\,
      I1 => \indvar_flatten_reg_137_reg_n_5_[1]\,
      O => add_ln15_1_fu_460_p2(1)
    );
\indvar_flatten_reg_137[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \indvar_flatten_reg_137_reg_n_5_[0]\,
      I1 => \indvar_flatten_reg_137_reg_n_5_[1]\,
      I2 => \indvar_flatten_reg_137_reg_n_5_[2]\,
      O => add_ln15_1_fu_460_p2(2)
    );
\indvar_flatten_reg_137[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \indvar_flatten_reg_137_reg_n_5_[1]\,
      I1 => \indvar_flatten_reg_137_reg_n_5_[0]\,
      I2 => \indvar_flatten_reg_137_reg_n_5_[2]\,
      I3 => \indvar_flatten_reg_137_reg_n_5_[3]\,
      O => add_ln15_1_fu_460_p2(3)
    );
\indvar_flatten_reg_137[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \indvar_flatten_reg_137_reg_n_5_[2]\,
      I1 => \indvar_flatten_reg_137_reg_n_5_[0]\,
      I2 => \indvar_flatten_reg_137_reg_n_5_[1]\,
      I3 => \indvar_flatten_reg_137_reg_n_5_[3]\,
      I4 => \indvar_flatten_reg_137_reg_n_5_[4]\,
      O => add_ln15_1_fu_460_p2(4)
    );
\indvar_flatten_reg_137[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \indvar_flatten_reg_137_reg_n_5_[3]\,
      I1 => \indvar_flatten_reg_137_reg_n_5_[1]\,
      I2 => \indvar_flatten_reg_137_reg_n_5_[0]\,
      I3 => \indvar_flatten_reg_137_reg_n_5_[2]\,
      I4 => \indvar_flatten_reg_137_reg_n_5_[4]\,
      I5 => \indvar_flatten_reg_137_reg_n_5_[5]\,
      O => add_ln15_1_fu_460_p2(5)
    );
\indvar_flatten_reg_137[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \indvar_flatten_reg_137[9]_i_5_n_5\,
      I1 => \indvar_flatten_reg_137_reg_n_5_[6]\,
      O => add_ln15_1_fu_460_p2(6)
    );
\indvar_flatten_reg_137[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \indvar_flatten_reg_137[9]_i_5_n_5\,
      I1 => \indvar_flatten_reg_137_reg_n_5_[6]\,
      I2 => \indvar_flatten_reg_137_reg_n_5_[7]\,
      O => add_ln15_1_fu_460_p2(7)
    );
\indvar_flatten_reg_137[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \indvar_flatten_reg_137_reg_n_5_[6]\,
      I1 => \indvar_flatten_reg_137[9]_i_5_n_5\,
      I2 => \indvar_flatten_reg_137_reg_n_5_[7]\,
      I3 => \indvar_flatten_reg_137_reg_n_5_[8]\,
      O => add_ln15_1_fu_460_p2(8)
    );
\indvar_flatten_reg_137[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => p_1_in,
      I1 => ap_condition_pp0_exit_iter0_state3,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_state2,
      O => indvar_flatten_reg_137(9)
    );
\indvar_flatten_reg_137[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state3,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0,
      O => indvar_flatten31_reg_1150
    );
\indvar_flatten_reg_137[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \indvar_flatten_reg_137_reg_n_5_[7]\,
      I1 => \indvar_flatten_reg_137[9]_i_5_n_5\,
      I2 => \indvar_flatten_reg_137_reg_n_5_[6]\,
      I3 => \indvar_flatten_reg_137_reg_n_5_[8]\,
      I4 => \indvar_flatten_reg_137_reg_n_5_[9]\,
      O => add_ln15_1_fu_460_p2(9)
    );
\indvar_flatten_reg_137[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \indvar_flatten_reg_137_reg_n_5_[5]\,
      I1 => \indvar_flatten_reg_137_reg_n_5_[3]\,
      I2 => \indvar_flatten_reg_137_reg_n_5_[1]\,
      I3 => \indvar_flatten_reg_137_reg_n_5_[0]\,
      I4 => \indvar_flatten_reg_137_reg_n_5_[2]\,
      I5 => \indvar_flatten_reg_137_reg_n_5_[4]\,
      O => \indvar_flatten_reg_137[9]_i_5_n_5\
    );
\indvar_flatten_reg_137_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \indvar_flatten_reg_137[0]_i_1_n_5\,
      Q => \indvar_flatten_reg_137_reg_n_5_[0]\,
      R => '0'
    );
\indvar_flatten_reg_137_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => add_ln15_1_fu_460_p2(1),
      Q => \indvar_flatten_reg_137_reg_n_5_[1]\,
      R => indvar_flatten_reg_137(9)
    );
\indvar_flatten_reg_137_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => add_ln15_1_fu_460_p2(2),
      Q => \indvar_flatten_reg_137_reg_n_5_[2]\,
      R => indvar_flatten_reg_137(9)
    );
\indvar_flatten_reg_137_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => add_ln15_1_fu_460_p2(3),
      Q => \indvar_flatten_reg_137_reg_n_5_[3]\,
      R => indvar_flatten_reg_137(9)
    );
\indvar_flatten_reg_137_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => add_ln15_1_fu_460_p2(4),
      Q => \indvar_flatten_reg_137_reg_n_5_[4]\,
      R => indvar_flatten_reg_137(9)
    );
\indvar_flatten_reg_137_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => add_ln15_1_fu_460_p2(5),
      Q => \indvar_flatten_reg_137_reg_n_5_[5]\,
      R => indvar_flatten_reg_137(9)
    );
\indvar_flatten_reg_137_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => add_ln15_1_fu_460_p2(6),
      Q => \indvar_flatten_reg_137_reg_n_5_[6]\,
      R => indvar_flatten_reg_137(9)
    );
\indvar_flatten_reg_137_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => add_ln15_1_fu_460_p2(7),
      Q => \indvar_flatten_reg_137_reg_n_5_[7]\,
      R => indvar_flatten_reg_137(9)
    );
\indvar_flatten_reg_137_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => add_ln15_1_fu_460_p2(8),
      Q => \indvar_flatten_reg_137_reg_n_5_[8]\,
      R => indvar_flatten_reg_137(9)
    );
\indvar_flatten_reg_137_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => add_ln15_1_fu_460_p2(9),
      Q => \indvar_flatten_reg_137_reg_n_5_[9]\,
      R => indvar_flatten_reg_137(9)
    );
mul_ln6_1_reg_559_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 10) => B"00000000000000000000",
      A(9) => Q(5),
      A(8) => Q(5),
      A(7) => grp_up_sampling2d_fix16_fu_548_input_height(0),
      A(6) => grp_up_sampling2d_fix16_fu_548_input_height(0),
      A(5) => '0',
      A(4) => Q(5),
      A(3) => '0',
      A(2) => grp_up_sampling2d_fix16_fu_548_input_height(0),
      A(1 downto 0) => B"00",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln6_1_reg_559_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 5) => B"0000000000000",
      B(4) => Q(5),
      B(3) => grp_up_sampling2d_fix16_fu_548_input_height(0),
      B(2 downto 0) => B"000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln6_1_reg_559_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln6_1_reg_559_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln6_1_reg_559_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_NS_fsm1,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_CS_fsm_state2,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln6_1_reg_559_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_ln6_1_reg_559_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 15) => NLW_mul_ln6_1_reg_559_reg_P_UNCONNECTED(47 downto 15),
      P(14) => mul_ln6_1_reg_559_reg_n_96,
      P(13) => mul_ln6_1_reg_559_reg_n_97,
      P(12) => mul_ln6_1_reg_559_reg_n_98,
      P(11) => mul_ln6_1_reg_559_reg_n_99,
      P(10) => mul_ln6_1_reg_559_reg_n_100,
      P(9) => mul_ln6_1_reg_559_reg_n_101,
      P(8) => mul_ln6_1_reg_559_reg_n_102,
      P(7) => mul_ln6_1_reg_559_reg_n_103,
      P(6) => mul_ln6_1_reg_559_reg_n_104,
      P(5) => mul_ln6_1_reg_559_reg_n_105,
      P(4) => mul_ln6_1_reg_559_reg_n_106,
      P(3) => mul_ln6_1_reg_559_reg_n_107,
      P(2) => mul_ln6_1_reg_559_reg_n_108,
      P(1) => mul_ln6_1_reg_559_reg_n_109,
      P(0) => mul_ln6_1_reg_559_reg_n_110,
      PATTERNBDETECT => NLW_mul_ln6_1_reg_559_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln6_1_reg_559_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_ln6_1_reg_559_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln6_1_reg_559_reg_UNDERFLOW_UNCONNECTED
    );
mul_ln6_1_reg_559_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[0]\,
      I1 => grp_up_sampling2d_fix16_fu_548_ap_start_reg,
      O => ap_NS_fsm1
    );
\mul_ln6_reg_531[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => Q(5),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_up_sampling2d_fix16_fu_548_ap_start_reg,
      I3 => mul_ln6_reg_531(7),
      O => \mul_ln6_reg_531[7]_i_1_n_5\
    );
\mul_ln6_reg_531[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(5),
      I1 => \ap_CS_fsm_reg_n_5_[0]\,
      I2 => grp_up_sampling2d_fix16_fu_548_ap_start_reg,
      I3 => mul_ln6_reg_531(9),
      O => \mul_ln6_reg_531[9]_i_1_n_5\
    );
\mul_ln6_reg_531_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln6_reg_531[7]_i_1_n_5\,
      Q => mul_ln6_reg_531(7),
      R => '0'
    );
\mul_ln6_reg_531_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mul_ln6_reg_531[9]_i_1_n_5\,
      Q => mul_ln6_reg_531(9),
      R => '0'
    );
network_mac_muladd_8ns_5ns_4ns_12_1_1_U93: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_8ns_5ns_4ns_12_1_1
     port map (
      B(0) => grp_up_sampling2d_fix16_fu_548_input_height(0),
      C(3 downto 0) => select_ln18_6_fu_382_p3(4 downto 1),
      CO(0) => p_1_in,
      D(2 downto 0) => mul_ln18_2_fu_308_p0(4 downto 2),
      MemBank_A_address01 => MemBank_A_address01,
      Q(1) => ap_CS_fsm_pp0_stage0,
      Q(0) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[2]\ => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_6,
      ap_clk => ap_clk,
      \indvar_flatten_reg_137_reg[9]_i_4\ => \indvar_flatten_reg_137_reg_n_5_[1]\,
      \indvar_flatten_reg_137_reg[9]_i_4_0\ => \indvar_flatten_reg_137_reg_n_5_[2]\,
      \indvar_flatten_reg_137_reg[9]_i_4_1\ => \indvar_flatten_reg_137_reg_n_5_[0]\,
      \indvar_flatten_reg_137_reg[9]_i_4_2\ => \indvar_flatten_reg_137_reg_n_5_[9]\,
      \indvar_flatten_reg_137_reg[9]_i_4_3\ => \indvar_flatten_reg_137_reg_n_5_[5]\,
      \indvar_flatten_reg_137_reg[9]_i_4_4\ => \indvar_flatten_reg_137_reg_n_5_[4]\,
      \indvar_flatten_reg_137_reg[9]_i_4_5\ => \indvar_flatten_reg_137_reg_n_5_[3]\,
      \indvar_flatten_reg_137_reg[9]_i_4_6\ => \indvar_flatten_reg_137_reg_n_5_[6]\,
      \indvar_flatten_reg_137_reg[9]_i_4_7\ => \indvar_flatten_reg_137_reg_n_5_[8]\,
      \indvar_flatten_reg_137_reg[9]_i_4_8\ => \indvar_flatten_reg_137_reg_n_5_[7]\,
      input_r_address0(0) => input_r_address0(0),
      mul_ln18_2_fu_308_p2(7 downto 0) => mul_ln18_2_fu_308_p2(7 downto 0),
      mul_ln6_reg_531(1) => mul_ln6_reg_531(9),
      mul_ln6_reg_531(0) => mul_ln6_reg_531(7),
      \out_d_0_reg_126_reg[4]\(4 downto 0) => out_d_0_reg_126_reg(4 downto 0),
      \out_w_0_reg_159_reg[3]\ => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26,
      output_r_address0(10 downto 0) => output_r_address0(10 downto 0),
      p => p,
      p_0 => p_0,
      p_1 => p_1,
      p_10(4 downto 0) => out_w_0_reg_159(4 downto 0),
      p_11(0) => ap_condition_pp0_exit_iter0_state3,
      p_2 => p_2,
      p_3 => p_3,
      p_4 => p_4,
      p_5 => p_5,
      p_6 => p_6,
      p_7 => p_7,
      p_8 => p_8,
      p_9 => p_9,
      ram_reg_0(3 downto 2) => Q(6 downto 5),
      ram_reg_0(1) => Q(3),
      ram_reg_0(0) => Q(1),
      ram_reg_0_0(9 downto 0) => ram_reg_0_0(9 downto 0),
      tmp_fu_258_p2(7 downto 0) => tmp_fu_258_p2(7 downto 0),
      tmp_mid1_fu_408_p2(7 downto 0) => tmp_mid1_fu_408_p2(7 downto 0),
      zext_ln18_reg_537_reg(1) => zext_ln18_reg_537_reg(3),
      zext_ln18_reg_537_reg(0) => zext_ln18_reg_537_reg(0)
    );
\out_d_0_reg_126[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_d_0_reg_126_reg(0),
      O => \out_d_0_reg_126[0]_i_1_n_5\
    );
\out_d_0_reg_126[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_d_0_reg_126_reg(0),
      I1 => out_d_0_reg_126_reg(1),
      O => mul_ln18_2_fu_308_p0(1)
    );
\out_d_0_reg_126[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_condition_pp0_exit_iter0_state3,
      I3 => p_1_in,
      O => out_d_0_reg_126
    );
\out_d_0_reg_126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_d_0_reg_126,
      D => \out_d_0_reg_126[0]_i_1_n_5\,
      Q => out_d_0_reg_126_reg(0),
      R => indvar_flatten31_reg_115
    );
\out_d_0_reg_126_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_d_0_reg_126,
      D => mul_ln18_2_fu_308_p0(1),
      Q => out_d_0_reg_126_reg(1),
      R => indvar_flatten31_reg_115
    );
\out_d_0_reg_126_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_d_0_reg_126,
      D => mul_ln18_2_fu_308_p0(2),
      Q => out_d_0_reg_126_reg(2),
      R => indvar_flatten31_reg_115
    );
\out_d_0_reg_126_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_d_0_reg_126,
      D => mul_ln18_2_fu_308_p0(3),
      Q => out_d_0_reg_126_reg(3),
      R => indvar_flatten31_reg_115
    );
\out_d_0_reg_126_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_d_0_reg_126,
      D => mul_ln18_2_fu_308_p0(4),
      Q => out_d_0_reg_126_reg(4),
      R => indvar_flatten31_reg_115
    );
\out_h_0_reg_148[0]__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_condition_pp0_exit_iter0_state3,
      O => CEC
    );
\out_h_0_reg_148[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => out_h_0_reg_148(0),
      I1 => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26,
      I2 => out_h_0_reg_148(1),
      I3 => p_1_in,
      O => select_ln15_fu_436_p3(1)
    );
\out_h_0_reg_148[2]__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => out_h_0_reg_148(0),
      I1 => out_h_0_reg_148(1),
      I2 => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26,
      I3 => out_h_0_reg_148(2),
      I4 => p_1_in,
      O => select_ln15_fu_436_p3(2)
    );
\out_h_0_reg_148[3]__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => out_h_0_reg_148(1),
      I1 => out_h_0_reg_148(0),
      I2 => out_h_0_reg_148(2),
      I3 => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26,
      I4 => out_h_0_reg_148(3),
      I5 => p_1_in,
      O => select_ln15_fu_436_p3(3)
    );
\out_h_0_reg_148[4]__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => zext_ln18_11_fu_400_p1(3),
      I1 => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26,
      I2 => out_h_0_reg_148(4),
      I3 => p_1_in,
      O => select_ln15_fu_436_p3(4)
    );
\out_h_0_reg_148[4]__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => out_h_0_reg_148(2),
      I1 => out_h_0_reg_148(0),
      I2 => out_h_0_reg_148(1),
      I3 => out_h_0_reg_148(3),
      I4 => p_1_in,
      I5 => out_h_0_reg_148(4),
      O => zext_ln18_11_fu_400_p1(3)
    );
\out_h_0_reg_148_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEC,
      D => add_ln18_1_reg_623_reg_i_10_n_5,
      Q => out_h_0_reg_148(0),
      R => indvar_flatten31_reg_115
    );
\out_h_0_reg_148_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEC,
      D => select_ln15_fu_436_p3(1),
      Q => out_h_0_reg_148(1),
      R => indvar_flatten31_reg_115
    );
\out_h_0_reg_148_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEC,
      D => select_ln15_fu_436_p3(2),
      Q => out_h_0_reg_148(2),
      R => indvar_flatten31_reg_115
    );
\out_h_0_reg_148_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEC,
      D => select_ln15_fu_436_p3(3),
      Q => out_h_0_reg_148(3),
      R => indvar_flatten31_reg_115
    );
\out_h_0_reg_148_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEC,
      D => select_ln15_fu_436_p3(4),
      Q => out_h_0_reg_148(4),
      R => indvar_flatten31_reg_115
    );
\out_w_0_reg_159[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26,
      I1 => p_1_in,
      I2 => out_w_0_reg_159(0),
      O => out_w_fu_454_p2(0)
    );
\out_w_0_reg_159[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0102"
    )
        port map (
      I0 => out_w_0_reg_159(0),
      I1 => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26,
      I2 => p_1_in,
      I3 => out_w_0_reg_159(1),
      O => out_w_fu_454_p2(1)
    );
\out_w_0_reg_159[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00070008"
    )
        port map (
      I0 => out_w_0_reg_159(0),
      I1 => out_w_0_reg_159(1),
      I2 => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26,
      I3 => p_1_in,
      I4 => out_w_0_reg_159(2),
      O => out_w_fu_454_p2(2)
    );
\out_w_0_reg_159[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000007F00000080"
    )
        port map (
      I0 => out_w_0_reg_159(1),
      I1 => out_w_0_reg_159(0),
      I2 => out_w_0_reg_159(2),
      I3 => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26,
      I4 => p_1_in,
      I5 => out_w_0_reg_159(3),
      O => out_w_fu_454_p2(3)
    );
\out_w_0_reg_159[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_condition_pp0_exit_iter0_state3,
      O => indvar_flatten31_reg_115
    );
\out_w_0_reg_159[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => out_w_0_reg_159(2),
      I1 => out_w_0_reg_159(0),
      I2 => out_w_0_reg_159(1),
      I3 => out_w_0_reg_159(3),
      I4 => p_0_in0_out,
      I5 => out_w_0_reg_159(4),
      O => out_w_fu_454_p2(4)
    );
\out_w_0_reg_159[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26,
      I1 => p_1_in,
      O => p_0_in0_out
    );
\out_w_0_reg_159_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => out_w_fu_454_p2(0),
      Q => out_w_0_reg_159(0),
      R => indvar_flatten31_reg_115
    );
\out_w_0_reg_159_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => out_w_fu_454_p2(1),
      Q => out_w_0_reg_159(1),
      R => indvar_flatten31_reg_115
    );
\out_w_0_reg_159_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => out_w_fu_454_p2(2),
      Q => out_w_0_reg_159(2),
      R => indvar_flatten31_reg_115
    );
\out_w_0_reg_159_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => out_w_fu_454_p2(3),
      Q => out_w_0_reg_159(3),
      R => indvar_flatten31_reg_115
    );
\out_w_0_reg_159_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten31_reg_1150,
      D => out_w_fu_454_p2(4),
      Q => out_w_0_reg_159(4),
      R => indvar_flatten31_reg_115
    );
\p_i_15__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_20__7_n_5\,
      CO(3) => \NLW_p_i_15__7_CO_UNCONNECTED\(3),
      CO(2) => \p_i_15__7_n_6\,
      CO(1) => \p_i_15__7_n_7\,
      CO(0) => \p_i_15__7_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_mid1_fu_408_p2(7 downto 4),
      S(3 downto 0) => A(7 downto 4)
    );
\p_i_18__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_21__6_n_5\,
      CO(3) => \NLW_p_i_18__8_CO_UNCONNECTED\(3),
      CO(2) => \p_i_18__8_n_6\,
      CO(1) => \p_i_18__8_n_7\,
      CO(0) => \p_i_18__8_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_fu_258_p2(7 downto 4),
      S(3 downto 0) => mul_ln18_fu_230_p2(7 downto 4)
    );
\p_i_20__7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_i_20__7_n_5\,
      CO(2) => \p_i_20__7_n_6\,
      CO(1) => \p_i_20__7_n_7\,
      CO(0) => \p_i_20__7_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => A(3 downto 0),
      O(3 downto 0) => tmp_mid1_fu_408_p2(3 downto 0),
      S(3) => p_i_42_n_5,
      S(2) => \p_i_43__0_n_5\,
      S(1) => \p_i_44__0_n_5\,
      S(0) => \p_i_45__1_n_5\
    );
\p_i_21__6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_i_21__6_n_5\,
      CO(2) => \p_i_21__6_n_6\,
      CO(1) => \p_i_21__6_n_7\,
      CO(0) => \p_i_21__6_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln18_fu_230_p2(3 downto 0),
      O(3 downto 0) => tmp_fu_258_p2(3 downto 0),
      S(3) => p_i_47_n_5,
      S(2) => p_i_48_n_5,
      S(1) => p_i_49_n_5,
      S(0) => p_i_50_n_5
    );
\p_i_23__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_ln18_2_fu_308_p2(7),
      I1 => mul_ln18_fu_230_p2(7),
      I2 => p_1_in,
      O => A(7)
    );
\p_i_24__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_ln18_2_fu_308_p2(6),
      I1 => mul_ln18_fu_230_p2(6),
      I2 => p_1_in,
      O => A(6)
    );
\p_i_25__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_ln18_2_fu_308_p2(5),
      I1 => mul_ln18_fu_230_p2(5),
      I2 => p_1_in,
      O => A(5)
    );
\p_i_26__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_ln18_2_fu_308_p2(4),
      I1 => mul_ln18_fu_230_p2(4),
      I2 => p_1_in,
      O => A(4)
    );
\p_i_31__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_32__5_n_5\,
      CO(3 downto 1) => \NLW_p_i_31__6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p_i_31__6_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_i_58_n_5,
      O(3 downto 2) => \NLW_p_i_31__6_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => mul_ln18_fu_230_p2(7 downto 6),
      S(3 downto 2) => B"00",
      S(1) => p_i_59_n_5,
      S(0) => p_i_60_n_5
    );
\p_i_32__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_i_32__5_n_5\,
      CO(2) => \p_i_32__5_n_6\,
      CO(1) => \p_i_32__5_n_7\,
      CO(0) => \p_i_32__5_n_8\,
      CYINIT => '0',
      DI(3) => p_i_61_n_5,
      DI(2) => p_i_62_n_12,
      DI(1) => \p_i_46__1_n_9\,
      DI(0) => '0',
      O(3 downto 0) => mul_ln18_fu_230_p2(5 downto 2),
      S(3) => p_i_63_n_5,
      S(2) => p_i_64_n_5,
      S(1) => p_i_65_n_5,
      S(0) => \p_i_46__1_n_10\
    );
\p_i_38__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_ln18_2_fu_308_p2(3),
      I1 => mul_ln18_fu_230_p2(3),
      I2 => p_1_in,
      O => A(3)
    );
\p_i_39__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_ln18_2_fu_308_p2(2),
      I1 => mul_ln18_fu_230_p2(2),
      I2 => p_1_in,
      O => A(2)
    );
\p_i_40__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_ln18_2_fu_308_p2(1),
      I1 => mul_ln18_fu_230_p2(1),
      I2 => p_1_in,
      O => A(1)
    );
\p_i_41__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mul_ln18_2_fu_308_p2(0),
      I1 => mul_ln18_fu_230_p2(0),
      I2 => p_1_in,
      O => A(0)
    );
p_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => p_1_in,
      I1 => mul_ln18_fu_230_p2(3),
      I2 => mul_ln18_2_fu_308_p2(3),
      I3 => zext_ln18_11_fu_400_p1(3),
      O => p_i_42_n_5
    );
\p_i_43__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => p_1_in,
      I1 => mul_ln18_fu_230_p2(2),
      I2 => mul_ln18_2_fu_308_p2(2),
      I3 => zext_ln18_11_fu_400_p1(2),
      O => \p_i_43__0_n_5\
    );
\p_i_44__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA5CC5ACC5ACC5A"
    )
        port map (
      I0 => mul_ln18_fu_230_p2(1),
      I1 => mul_ln18_2_fu_308_p2(1),
      I2 => out_h_0_reg_148(2),
      I3 => p_1_in,
      I4 => out_h_0_reg_148(1),
      I5 => out_h_0_reg_148(0),
      O => \p_i_44__0_n_5\
    );
\p_i_45__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA5CC5A"
    )
        port map (
      I0 => mul_ln18_fu_230_p2(0),
      I1 => mul_ln18_2_fu_308_p2(0),
      I2 => out_h_0_reg_148(1),
      I3 => p_1_in,
      I4 => out_h_0_reg_148(0),
      O => \p_i_45__1_n_5\
    );
\p_i_46__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_i_46__1_n_5\,
      CO(2) => \p_i_46__1_n_6\,
      CO(1) => \p_i_46__1_n_7\,
      CO(0) => \p_i_46__1_n_8\,
      CYINIT => '0',
      DI(3) => p_i_73_n_5,
      DI(2) => p_i_74_n_5,
      DI(1) => out_d_0_reg_126_reg(0),
      DI(0) => '0',
      O(3) => \p_i_46__1_n_9\,
      O(2) => \p_i_46__1_n_10\,
      O(1 downto 0) => mul_ln18_fu_230_p2(1 downto 0),
      S(3) => p_i_75_n_5,
      S(2) => p_i_76_n_5,
      S(1) => p_i_77_n_5,
      S(0) => p_i_78_n_5
    );
p_i_47: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln18_fu_230_p2(3),
      I1 => out_h_0_reg_148(4),
      O => p_i_47_n_5
    );
p_i_48: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln18_fu_230_p2(2),
      I1 => out_h_0_reg_148(3),
      O => p_i_48_n_5
    );
p_i_49: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln18_fu_230_p2(1),
      I1 => out_h_0_reg_148(2),
      O => p_i_49_n_5
    );
p_i_50: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln18_fu_230_p2(0),
      I1 => out_h_0_reg_148(1),
      O => p_i_50_n_5
    );
p_i_58: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_i_62_n_11,
      I1 => out_d_0_reg_126_reg(2),
      I2 => zext_ln18_reg_537_reg(3),
      O => p_i_58_n_5
    );
p_i_59: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8778F0F0"
    )
        port map (
      I0 => p_i_62_n_10,
      I1 => out_d_0_reg_126_reg(3),
      I2 => p_i_62_n_5,
      I3 => out_d_0_reg_126_reg(4),
      I4 => zext_ln18_reg_537_reg(3),
      O => p_i_59_n_5
    );
p_i_60: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8778F0F0"
    )
        port map (
      I0 => p_i_62_n_11,
      I1 => out_d_0_reg_126_reg(2),
      I2 => p_i_62_n_10,
      I3 => out_d_0_reg_126_reg(3),
      I4 => zext_ln18_reg_537_reg(3),
      O => p_i_60_n_5
    );
p_i_61: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => zext_ln18_reg_537_reg(3),
      I1 => out_d_0_reg_126_reg(2),
      I2 => p_i_62_n_11,
      O => p_i_61_n_5
    );
p_i_62: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_46__1_n_5\,
      CO(3) => p_i_62_n_5,
      CO(2) => NLW_p_i_62_CO_UNCONNECTED(2),
      CO(1) => p_i_62_n_7,
      CO(0) => p_i_62_n_8,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => out_d_0_reg_126_reg(4),
      DI(1) => p_i_79_n_5,
      DI(0) => p_i_80_n_5,
      O(3) => NLW_p_i_62_O_UNCONNECTED(3),
      O(2) => p_i_62_n_10,
      O(1) => p_i_62_n_11,
      O(0) => p_i_62_n_12,
      S(3) => '1',
      S(2) => p_i_81_n_5,
      S(1) => p_i_82_n_5,
      S(0) => p_i_83_n_5
    );
p_i_63: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => zext_ln18_reg_537_reg(3),
      I1 => out_d_0_reg_126_reg(2),
      I2 => p_i_62_n_11,
      O => p_i_63_n_5
    );
p_i_64: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => p_i_62_n_12,
      I1 => zext_ln18_reg_537_reg(3),
      I2 => out_d_0_reg_126_reg(1),
      O => p_i_64_n_5
    );
p_i_65: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \p_i_46__1_n_9\,
      I1 => zext_ln18_reg_537_reg(3),
      I2 => out_d_0_reg_126_reg(0),
      O => p_i_65_n_5
    );
p_i_72: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => out_h_0_reg_148(1),
      I1 => out_h_0_reg_148(0),
      I2 => out_h_0_reg_148(2),
      I3 => p_1_in,
      I4 => out_h_0_reg_148(3),
      O => zext_ln18_11_fu_400_p1(2)
    );
p_i_73: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => out_d_0_reg_126_reg(2),
      I1 => out_d_0_reg_126_reg(1),
      I2 => out_d_0_reg_126_reg(3),
      I3 => zext_ln18_reg_537_reg(0),
      O => p_i_73_n_5
    );
p_i_74: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_d_0_reg_126_reg(1),
      I1 => out_d_0_reg_126_reg(0),
      O => p_i_74_n_5
    );
p_i_75: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A6A956A"
    )
        port map (
      I0 => out_d_0_reg_126_reg(2),
      I1 => out_d_0_reg_126_reg(3),
      I2 => zext_ln18_reg_537_reg(0),
      I3 => out_d_0_reg_126_reg(1),
      I4 => out_d_0_reg_126_reg(0),
      O => p_i_75_n_5
    );
p_i_76: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => out_d_0_reg_126_reg(0),
      I1 => out_d_0_reg_126_reg(1),
      I2 => zext_ln18_reg_537_reg(0),
      I3 => out_d_0_reg_126_reg(2),
      O => p_i_76_n_5
    );
p_i_77: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => zext_ln18_reg_537_reg(0),
      I1 => out_d_0_reg_126_reg(1),
      I2 => out_d_0_reg_126_reg(0),
      O => p_i_77_n_5
    );
p_i_78: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => out_d_0_reg_126_reg(0),
      I1 => zext_ln18_reg_537_reg(0),
      O => p_i_78_n_5
    );
p_i_79: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => out_d_0_reg_126_reg(2),
      I1 => out_d_0_reg_126_reg(3),
      I2 => zext_ln18_reg_537_reg(0),
      I3 => out_d_0_reg_126_reg(4),
      O => p_i_79_n_5
    );
p_i_80: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => out_d_0_reg_126_reg(1),
      I1 => out_d_0_reg_126_reg(2),
      I2 => zext_ln18_reg_537_reg(0),
      I3 => out_d_0_reg_126_reg(3),
      O => p_i_80_n_5
    );
p_i_81: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => out_d_0_reg_126_reg(3),
      I1 => out_d_0_reg_126_reg(4),
      O => p_i_81_n_5
    );
p_i_82: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E730"
    )
        port map (
      I0 => zext_ln18_reg_537_reg(0),
      I1 => out_d_0_reg_126_reg(2),
      I2 => out_d_0_reg_126_reg(3),
      I3 => out_d_0_reg_126_reg(4),
      O => p_i_82_n_5
    );
p_i_83: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD49C9C"
    )
        port map (
      I0 => out_d_0_reg_126_reg(1),
      I1 => out_d_0_reg_126_reg(3),
      I2 => out_d_0_reg_126_reg(2),
      I3 => out_d_0_reg_126_reg(4),
      I4 => zext_ln18_reg_537_reg(0),
      O => p_i_83_n_5
    );
\ram_reg_0_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_548_output_r_address0(13),
      I1 => grp_pointwise_conv2d_fix_fu_542_input_r_address0(10),
      I2 => i_0_reg_390_reg(13),
      I3 => Q(0),
      I4 => Q(1),
      I5 => MemBank_A_address01,
      O => add_ln18_1_reg_623_reg_0
    );
\ram_reg_0_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_548_output_r_address0(12),
      I1 => grp_pointwise_conv2d_fix_fu_542_input_r_address0(10),
      I2 => i_0_reg_390_reg(12),
      I3 => Q(0),
      I4 => Q(1),
      I5 => MemBank_A_address01,
      O => add_ln18_1_reg_623_reg_1
    );
ram_reg_0_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_548_output_r_address0(11),
      I1 => grp_pointwise_conv2d_fix_fu_542_input_r_address0(10),
      I2 => i_0_reg_390_reg(11),
      I3 => Q(0),
      I4 => Q(1),
      I5 => MemBank_A_address01,
      O => add_ln18_1_reg_623_reg_2
    );
\ram_reg_0_i_38__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_548_output_r_address0(10),
      I1 => grp_pointwise_conv2d_fix_fu_542_input_r_address0(10),
      I2 => i_0_reg_390_reg(10),
      I3 => Q(0),
      I4 => Q(1),
      I5 => MemBank_A_address01,
      O => add_ln18_1_reg_623_reg_3
    );
ram_reg_0_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88FF88FFF0FF00"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ram_reg_0(0),
      I3 => Q(6),
      I4 => Q(1),
      I5 => MemBank_A_address01,
      O => \ap_CS_fsm_reg[2]_0\
    );
\ram_reg_0_i_42__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_548_output_r_address0(9),
      I1 => grp_pointwise_conv2d_fix_fu_542_input_r_address0(9),
      I2 => i_0_reg_390_reg(9),
      I3 => Q(0),
      I4 => Q(1),
      I5 => MemBank_A_address01,
      O => add_ln18_1_reg_623_reg_4
    );
\ram_reg_0_i_46__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_548_output_r_address0(8),
      I1 => grp_pointwise_conv2d_fix_fu_542_input_r_address0(8),
      I2 => i_0_reg_390_reg(8),
      I3 => Q(0),
      I4 => Q(1),
      I5 => MemBank_A_address01,
      O => add_ln18_1_reg_623_reg_5
    );
\ram_reg_0_i_50__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_548_output_r_address0(7),
      I1 => grp_pointwise_conv2d_fix_fu_542_input_r_address0(7),
      I2 => i_0_reg_390_reg(7),
      I3 => Q(0),
      I4 => Q(1),
      I5 => MemBank_A_address01,
      O => add_ln18_1_reg_623_reg_6
    );
\ram_reg_0_i_54__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_548_output_r_address0(6),
      I1 => grp_pointwise_conv2d_fix_fu_542_input_r_address0(6),
      I2 => i_0_reg_390_reg(6),
      I3 => Q(0),
      I4 => Q(1),
      I5 => MemBank_A_address01,
      O => add_ln18_1_reg_623_reg_7
    );
\ram_reg_0_i_58__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_548_output_r_address0(5),
      I1 => grp_pointwise_conv2d_fix_fu_542_input_r_address0(5),
      I2 => i_0_reg_390_reg(5),
      I3 => Q(0),
      I4 => Q(1),
      I5 => MemBank_A_address01,
      O => add_ln18_1_reg_623_reg_8
    );
\ram_reg_0_i_62__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_548_output_r_address0(4),
      I1 => grp_pointwise_conv2d_fix_fu_542_input_r_address0(4),
      I2 => i_0_reg_390_reg(4),
      I3 => Q(0),
      I4 => Q(1),
      I5 => MemBank_A_address01,
      O => add_ln18_1_reg_623_reg_9
    );
\ram_reg_0_i_66__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_548_output_r_address0(3),
      I1 => grp_pointwise_conv2d_fix_fu_542_input_r_address0(3),
      I2 => i_0_reg_390_reg(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => MemBank_A_address01,
      O => add_ln18_1_reg_623_reg_10
    );
\ram_reg_0_i_70__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_548_output_r_address0(2),
      I1 => grp_pointwise_conv2d_fix_fu_542_input_r_address0(2),
      I2 => i_0_reg_390_reg(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => MemBank_A_address01,
      O => add_ln18_1_reg_623_reg_11
    );
\ram_reg_0_i_74__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_548_output_r_address0(1),
      I1 => grp_pointwise_conv2d_fix_fu_542_input_r_address0(1),
      I2 => i_0_reg_390_reg(1),
      I3 => Q(0),
      I4 => Q(1),
      I5 => MemBank_A_address01,
      O => add_ln18_1_reg_623_reg_12
    );
\ram_reg_0_i_78__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF000"
    )
        port map (
      I0 => grp_up_sampling2d_fix16_fu_548_output_r_address0(0),
      I1 => grp_pointwise_conv2d_fix_fu_542_input_r_address0(0),
      I2 => i_0_reg_390_reg(0),
      I3 => Q(0),
      I4 => Q(1),
      I5 => MemBank_A_address01,
      O => add_ln18_1_reg_623_reg_13
    );
ram_reg_0_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF08FF08FF08"
    )
        port map (
      I0 => MemBank_A_address01,
      I1 => \^output_r_ce0\,
      I2 => icmp_ln14_reg_569_pp0_iter1_reg,
      I3 => ram_reg_2,
      I4 => Q(0),
      I5 => ram_reg_2_0,
      O => ap_enable_reg_pp0_iter2_reg_0
    );
\zext_ln18_reg_537[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => Q(5),
      I1 => ap_CS_fsm_state2,
      I2 => zext_ln18_reg_537_reg(0),
      O => \zext_ln18_reg_537[0]_i_1_n_5\
    );
\zext_ln18_reg_537[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => ap_CS_fsm_state2,
      I2 => zext_ln18_reg_537_reg(3),
      O => \zext_ln18_reg_537[3]_i_1_n_5\
    );
\zext_ln18_reg_537_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln18_reg_537[0]_i_1_n_5\,
      Q => zext_ln18_reg_537_reg(0),
      R => '0'
    );
\zext_ln18_reg_537_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln18_reg_537[3]_i_1_n_5\,
      Q => zext_ln18_reg_537_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    input_data_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_data_TVALID : in STD_LOGIC;
    input_data_TREADY : out STD_LOGIC;
    input_data_TKEEP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_TSTRB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_data_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_data_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_data_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    output_data_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_data_TVALID : out STD_LOGIC;
    output_data_TREADY : in STD_LOGIC;
    output_data_TKEEP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    output_data_TSTRB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    output_data_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_data_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_data_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_data_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_S_AXI_AXILITES_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is 5;
  attribute C_S_AXI_AXILITES_DATA_WIDTH : integer;
  attribute C_S_AXI_AXILITES_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is 32;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH : integer;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is 4;
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "45'b001000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "45'b000000000000000000000000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "45'b000000000000000000000000000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "45'b000000000000000000000000000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "45'b000000000000000000000000000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "45'b000000000000000000000000000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "45'b000000000000000000000000000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "45'b000000000000000000000000000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "45'b000000000000000000000000000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "45'b000000000000000000000000000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "45'b000000000000000000000000000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "45'b000000000000000000000000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "45'b000000000000000000000000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "45'b000000000000000000000000010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "45'b000000000000000000000000100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "45'b000000000000000000000001000000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "45'b000000000000000000000010000000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "45'b000000000000000000000100000000000000000000000";
  attribute ap_ST_fsm_state25 : string;
  attribute ap_ST_fsm_state25 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "45'b000000000000000000001000000000000000000000000";
  attribute ap_ST_fsm_state26 : string;
  attribute ap_ST_fsm_state26 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "45'b000000000000000000010000000000000000000000000";
  attribute ap_ST_fsm_state27 : string;
  attribute ap_ST_fsm_state27 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "45'b000000000000000000100000000000000000000000000";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "45'b000000000000000001000000000000000000000000000";
  attribute ap_ST_fsm_state29 : string;
  attribute ap_ST_fsm_state29 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "45'b000000000000000010000000000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "45'b000000000000000000000000000000000000000000100";
  attribute ap_ST_fsm_state30 : string;
  attribute ap_ST_fsm_state30 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "45'b000000000000000100000000000000000000000000000";
  attribute ap_ST_fsm_state31 : string;
  attribute ap_ST_fsm_state31 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "45'b000000000000001000000000000000000000000000000";
  attribute ap_ST_fsm_state32 : string;
  attribute ap_ST_fsm_state32 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "45'b000000000000010000000000000000000000000000000";
  attribute ap_ST_fsm_state33 : string;
  attribute ap_ST_fsm_state33 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "45'b000000000000100000000000000000000000000000000";
  attribute ap_ST_fsm_state34 : string;
  attribute ap_ST_fsm_state34 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "45'b000000000001000000000000000000000000000000000";
  attribute ap_ST_fsm_state35 : string;
  attribute ap_ST_fsm_state35 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "45'b000000000010000000000000000000000000000000000";
  attribute ap_ST_fsm_state36 : string;
  attribute ap_ST_fsm_state36 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "45'b000000000100000000000000000000000000000000000";
  attribute ap_ST_fsm_state37 : string;
  attribute ap_ST_fsm_state37 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "45'b000000001000000000000000000000000000000000000";
  attribute ap_ST_fsm_state38 : string;
  attribute ap_ST_fsm_state38 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "45'b000000010000000000000000000000000000000000000";
  attribute ap_ST_fsm_state39 : string;
  attribute ap_ST_fsm_state39 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "45'b000000100000000000000000000000000000000000000";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "45'b000000000000000000000000000000000000000001000";
  attribute ap_ST_fsm_state40 : string;
  attribute ap_ST_fsm_state40 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "45'b000001000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state41 : string;
  attribute ap_ST_fsm_state41 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "45'b000010000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state42 : string;
  attribute ap_ST_fsm_state42 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "45'b000100000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state46 : string;
  attribute ap_ST_fsm_state46 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "45'b010000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state47 : string;
  attribute ap_ST_fsm_state47 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "45'b100000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "45'b000000000000000000000000000000000000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "45'b000000000000000000000000000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "45'b000000000000000000000000000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "45'b000000000000000000000000000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "45'b000000000000000000000000000000000000100000000";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network is
  signal \<const0>\ : STD_LOGIC;
  signal MemBank_A_U_n_11 : STD_LOGIC;
  signal MemBank_A_U_n_12 : STD_LOGIC;
  signal MemBank_A_U_n_13 : STD_LOGIC;
  signal MemBank_A_U_n_14 : STD_LOGIC;
  signal MemBank_A_U_n_15 : STD_LOGIC;
  signal MemBank_A_U_n_16 : STD_LOGIC;
  signal MemBank_A_U_n_17 : STD_LOGIC;
  signal MemBank_A_U_n_18 : STD_LOGIC;
  signal MemBank_A_U_n_19 : STD_LOGIC;
  signal MemBank_A_U_n_20 : STD_LOGIC;
  signal MemBank_A_U_n_21 : STD_LOGIC;
  signal MemBank_A_U_n_22 : STD_LOGIC;
  signal MemBank_A_U_n_23 : STD_LOGIC;
  signal MemBank_A_U_n_24 : STD_LOGIC;
  signal MemBank_A_U_n_25 : STD_LOGIC;
  signal MemBank_A_U_n_26 : STD_LOGIC;
  signal MemBank_A_U_n_27 : STD_LOGIC;
  signal MemBank_A_U_n_5 : STD_LOGIC;
  signal MemBank_A_U_n_7 : STD_LOGIC;
  signal MemBank_A_U_n_8 : STD_LOGIC;
  signal MemBank_A_address01 : STD_LOGIC;
  signal MemBank_A_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal MemBank_A_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal MemBank_B_U_n_10 : STD_LOGIC;
  signal MemBank_B_U_n_100 : STD_LOGIC;
  signal MemBank_B_U_n_101 : STD_LOGIC;
  signal MemBank_B_U_n_102 : STD_LOGIC;
  signal MemBank_B_U_n_103 : STD_LOGIC;
  signal MemBank_B_U_n_104 : STD_LOGIC;
  signal MemBank_B_U_n_105 : STD_LOGIC;
  signal MemBank_B_U_n_106 : STD_LOGIC;
  signal MemBank_B_U_n_107 : STD_LOGIC;
  signal MemBank_B_U_n_108 : STD_LOGIC;
  signal MemBank_B_U_n_109 : STD_LOGIC;
  signal MemBank_B_U_n_11 : STD_LOGIC;
  signal MemBank_B_U_n_110 : STD_LOGIC;
  signal MemBank_B_U_n_111 : STD_LOGIC;
  signal MemBank_B_U_n_112 : STD_LOGIC;
  signal MemBank_B_U_n_113 : STD_LOGIC;
  signal MemBank_B_U_n_114 : STD_LOGIC;
  signal MemBank_B_U_n_115 : STD_LOGIC;
  signal MemBank_B_U_n_116 : STD_LOGIC;
  signal MemBank_B_U_n_117 : STD_LOGIC;
  signal MemBank_B_U_n_118 : STD_LOGIC;
  signal MemBank_B_U_n_119 : STD_LOGIC;
  signal MemBank_B_U_n_12 : STD_LOGIC;
  signal MemBank_B_U_n_120 : STD_LOGIC;
  signal MemBank_B_U_n_121 : STD_LOGIC;
  signal MemBank_B_U_n_122 : STD_LOGIC;
  signal MemBank_B_U_n_123 : STD_LOGIC;
  signal MemBank_B_U_n_124 : STD_LOGIC;
  signal MemBank_B_U_n_125 : STD_LOGIC;
  signal MemBank_B_U_n_126 : STD_LOGIC;
  signal MemBank_B_U_n_127 : STD_LOGIC;
  signal MemBank_B_U_n_128 : STD_LOGIC;
  signal MemBank_B_U_n_129 : STD_LOGIC;
  signal MemBank_B_U_n_13 : STD_LOGIC;
  signal MemBank_B_U_n_130 : STD_LOGIC;
  signal MemBank_B_U_n_131 : STD_LOGIC;
  signal MemBank_B_U_n_132 : STD_LOGIC;
  signal MemBank_B_U_n_133 : STD_LOGIC;
  signal MemBank_B_U_n_134 : STD_LOGIC;
  signal MemBank_B_U_n_135 : STD_LOGIC;
  signal MemBank_B_U_n_136 : STD_LOGIC;
  signal MemBank_B_U_n_139 : STD_LOGIC;
  signal MemBank_B_U_n_14 : STD_LOGIC;
  signal MemBank_B_U_n_15 : STD_LOGIC;
  signal MemBank_B_U_n_16 : STD_LOGIC;
  signal MemBank_B_U_n_17 : STD_LOGIC;
  signal MemBank_B_U_n_18 : STD_LOGIC;
  signal MemBank_B_U_n_19 : STD_LOGIC;
  signal MemBank_B_U_n_20 : STD_LOGIC;
  signal MemBank_B_U_n_5 : STD_LOGIC;
  signal MemBank_B_U_n_53 : STD_LOGIC;
  signal MemBank_B_U_n_54 : STD_LOGIC;
  signal MemBank_B_U_n_55 : STD_LOGIC;
  signal MemBank_B_U_n_56 : STD_LOGIC;
  signal MemBank_B_U_n_57 : STD_LOGIC;
  signal MemBank_B_U_n_58 : STD_LOGIC;
  signal MemBank_B_U_n_59 : STD_LOGIC;
  signal MemBank_B_U_n_6 : STD_LOGIC;
  signal MemBank_B_U_n_60 : STD_LOGIC;
  signal MemBank_B_U_n_61 : STD_LOGIC;
  signal MemBank_B_U_n_62 : STD_LOGIC;
  signal MemBank_B_U_n_63 : STD_LOGIC;
  signal MemBank_B_U_n_64 : STD_LOGIC;
  signal MemBank_B_U_n_65 : STD_LOGIC;
  signal MemBank_B_U_n_66 : STD_LOGIC;
  signal MemBank_B_U_n_67 : STD_LOGIC;
  signal MemBank_B_U_n_68 : STD_LOGIC;
  signal MemBank_B_U_n_69 : STD_LOGIC;
  signal MemBank_B_U_n_7 : STD_LOGIC;
  signal MemBank_B_U_n_70 : STD_LOGIC;
  signal MemBank_B_U_n_71 : STD_LOGIC;
  signal MemBank_B_U_n_72 : STD_LOGIC;
  signal MemBank_B_U_n_73 : STD_LOGIC;
  signal MemBank_B_U_n_74 : STD_LOGIC;
  signal MemBank_B_U_n_75 : STD_LOGIC;
  signal MemBank_B_U_n_76 : STD_LOGIC;
  signal MemBank_B_U_n_77 : STD_LOGIC;
  signal MemBank_B_U_n_78 : STD_LOGIC;
  signal MemBank_B_U_n_79 : STD_LOGIC;
  signal MemBank_B_U_n_8 : STD_LOGIC;
  signal MemBank_B_U_n_80 : STD_LOGIC;
  signal MemBank_B_U_n_81 : STD_LOGIC;
  signal MemBank_B_U_n_82 : STD_LOGIC;
  signal MemBank_B_U_n_83 : STD_LOGIC;
  signal MemBank_B_U_n_84 : STD_LOGIC;
  signal MemBank_B_U_n_85 : STD_LOGIC;
  signal MemBank_B_U_n_86 : STD_LOGIC;
  signal MemBank_B_U_n_87 : STD_LOGIC;
  signal MemBank_B_U_n_88 : STD_LOGIC;
  signal MemBank_B_U_n_89 : STD_LOGIC;
  signal MemBank_B_U_n_9 : STD_LOGIC;
  signal MemBank_B_U_n_90 : STD_LOGIC;
  signal MemBank_B_U_n_91 : STD_LOGIC;
  signal MemBank_B_U_n_92 : STD_LOGIC;
  signal MemBank_B_U_n_93 : STD_LOGIC;
  signal MemBank_B_U_n_94 : STD_LOGIC;
  signal MemBank_B_U_n_95 : STD_LOGIC;
  signal MemBank_B_U_n_96 : STD_LOGIC;
  signal MemBank_B_U_n_97 : STD_LOGIC;
  signal MemBank_B_U_n_98 : STD_LOGIC;
  signal MemBank_B_U_n_99 : STD_LOGIC;
  signal MemBank_B_address01 : STD_LOGIC;
  signal MemBank_B_address010_out : STD_LOGIC;
  signal MemBank_B_address011_out : STD_LOGIC;
  signal MemBank_B_ce01 : STD_LOGIC;
  signal MemBank_B_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal MemBank_B_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal MemBank_Out_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal SeparableConv2D_1_w_s_ce0 : STD_LOGIC;
  signal SeparableConv2D_1_w_s_ce1 : STD_LOGIC;
  signal SeparableConv2D_1_w_s_q0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal SeparableConv2D_1_w_s_q1 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal SeparableConv2D_2_w_s_ce0 : STD_LOGIC;
  signal SeparableConv2D_2_w_s_ce1 : STD_LOGIC;
  signal SeparableConv2D_2_w_s_q0 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal SeparableConv2D_2_w_s_q1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal SeparableConv2D_3_w_s_U_n_10 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_11 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_12 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_13 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_14 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_15 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_16 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_17 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_18 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_19 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_20 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_21 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_22 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_23 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_24 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_25 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_26 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_27 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_28 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_29 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_30 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_31 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_32 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_33 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_34 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_5 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_6 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_7 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_8 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_U_n_9 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_ce0 : STD_LOGIC;
  signal SeparableConv2D_3_w_s_ce1 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_10 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_11 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_12 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_13 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_14 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_15 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_16 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_17 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_18 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_19 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_20 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_21 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_22 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_23 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_24 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_25 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_26 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_27 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_28 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_29 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_30 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_31 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_32 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_33 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_34 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_5 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_6 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_7 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_8 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_U_n_9 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_ce0 : STD_LOGIC;
  signal SeparableConv2D_4_w_s_ce1 : STD_LOGIC;
  signal \ap_CS_fsm[41]_i_1_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[42]_i_2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[43]_i_3_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage4_0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[10]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[12]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[16]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[18]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[20]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[23]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[24]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[26]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[28]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[2]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[31]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[32]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[34]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[36]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[39]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[40]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[43]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[44]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[7]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[8]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state14 : STD_LOGIC;
  signal ap_CS_fsm_state15 : STD_LOGIC;
  signal ap_CS_fsm_state16 : STD_LOGIC;
  signal ap_CS_fsm_state18 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state20 : STD_LOGIC;
  signal ap_CS_fsm_state22 : STD_LOGIC;
  signal ap_CS_fsm_state23 : STD_LOGIC;
  signal ap_CS_fsm_state26 : STD_LOGIC;
  signal ap_CS_fsm_state28 : STD_LOGIC;
  signal ap_CS_fsm_state30 : STD_LOGIC;
  signal ap_CS_fsm_state31 : STD_LOGIC;
  signal ap_CS_fsm_state34 : STD_LOGIC;
  signal ap_CS_fsm_state36 : STD_LOGIC;
  signal ap_CS_fsm_state38 : STD_LOGIC;
  signal ap_CS_fsm_state39 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state42 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_done : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__5_n_5\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__5_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_5 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__1_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_5 : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal data4 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_447_ap_start_reg : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_447_input_r_address0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_depthwise_conv2d_fix_1_fu_447_kernel_address0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal grp_depthwise_conv2d_fix_1_fu_447_kernel_address1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal grp_depthwise_conv2d_fix_1_fu_447_kernel_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_depthwise_conv2d_fix_1_fu_447_n_44 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_447_n_45 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_447_n_46 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_447_n_55 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_447_n_56 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_447_n_57 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_447_n_58 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_447_n_59 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_447_n_60 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_447_n_61 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_447_n_62 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_447_n_63 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_447_n_64 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_447_n_65 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_447_n_82 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_1_fu_447_output_r_address0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_depthwise_conv2d_fix_1_fu_447_output_r_ce0 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_423_ap_start_reg : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_423_input_r_address1 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_depthwise_conv2d_fix_2_fu_423_kernel_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_depthwise_conv2d_fix_2_fu_423_kernel_address1 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal grp_depthwise_conv2d_fix_2_fu_423_kernel_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_depthwise_conv2d_fix_2_fu_423_kernel_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_depthwise_conv2d_fix_2_fu_423_n_20 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_423_n_28 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_423_n_51 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_423_n_61 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_423_n_62 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_423_n_63 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_423_n_64 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_423_n_65 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_423_n_66 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_423_n_67 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_423_n_68 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_423_n_69 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_423_n_70 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_423_n_71 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_423_n_72 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_423_n_73 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_423_n_74 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_423_n_75 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_423_n_76 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_423_n_77 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_2_fu_423_output_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_depthwise_conv2d_fix_2_fu_423_output_r_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_depthwise_conv2d_fix_fu_471_ap_start_reg : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_input_r_address1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_depthwise_conv2d_fix_fu_471_input_r_ce1 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_10 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_13 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_14 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_15 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_16 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_17 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_18 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_19 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_20 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_21 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_22 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_23 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_24 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_25 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_26 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_27 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_28 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_29 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_30 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_31 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_32 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_33 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_34 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_35 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_36 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_37 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_38 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_39 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_40 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_41 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_42 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_43 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_44 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_45 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_46 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_47 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_48 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_49 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_5 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_50 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_51 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_52 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_53 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_54 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_55 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_8 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_n_9 : STD_LOGIC;
  signal grp_depthwise_conv2d_fix_fu_471_output_r_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_max_pooling2d_fix16_fu_521_ap_start_reg : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_521_input_r_address1 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_max_pooling2d_fix16_fu_521_input_r_ce1 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_521_n_36 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_521_n_37 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_521_n_38 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_521_n_39 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_521_n_40 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_521_n_41 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_521_n_42 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_521_n_43 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_521_n_44 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_521_n_45 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_521_n_46 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_521_n_47 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_521_n_48 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_521_n_49 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_521_n_50 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_521_n_51 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_521_n_52 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_521_n_53 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_521_n_54 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_521_n_55 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_521_n_56 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_521_n_57 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_521_n_58 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_521_n_59 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_521_n_64 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_521_n_65 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_521_n_66 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_521_n_67 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_521_n_68 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_521_n_69 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_521_n_70 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_521_n_71 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_521_n_72 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_521_n_73 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_521_n_74 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_521_n_75 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_521_n_76 : STD_LOGIC;
  signal grp_max_pooling2d_fix16_fu_521_n_77 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_503_ap_start_reg : STD_LOGIC;
  signal grp_padding2d_fix16_fu_503_ap_start_reg0 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_503_input_r_address0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal grp_padding2d_fix16_fu_503_input_r_ce0 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_503_n_10 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_503_n_11 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_503_n_12 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_503_n_13 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_503_n_14 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_503_n_27 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_503_n_28 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_503_n_29 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_503_n_30 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_503_n_31 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_503_n_32 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_503_n_33 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_503_n_34 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_503_n_35 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_503_n_36 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_503_n_37 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_503_n_38 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_503_n_39 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_503_n_40 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_503_n_41 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_503_n_42 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_503_n_43 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_503_n_44 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_503_n_45 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_503_n_46 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_503_n_47 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_503_n_48 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_503_n_5 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_503_n_6 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_503_n_7 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_503_n_8 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_503_n_9 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_503_output_r_address0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_padding2d_fix16_fu_503_output_r_address1 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal grp_padding2d_fix16_fu_503_output_r_ce0 : STD_LOGIC;
  signal grp_padding2d_fix16_fu_503_output_r_we0 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_1_fu_479_ap_start_reg : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_1_fu_479_input_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_pointwise_conv2d_fix_1_fu_479_n_10 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_1_fu_479_n_7 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_1_fu_479_n_9 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_1_fu_479_output_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_pointwise_conv2d_fix_1_fu_479_output_r_ce0 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_491_ap_start_reg : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_491_n_10 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_491_n_11 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_491_n_12 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_491_n_13 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_491_n_14 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_491_n_15 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_491_n_16 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_491_n_17 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_491_n_18 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_491_n_19 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_491_n_22 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_491_n_23 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_491_n_24 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_491_n_25 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_491_n_26 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_491_n_27 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_491_n_28 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_491_n_29 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_491_n_30 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_491_n_31 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_491_n_32 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_491_n_33 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_491_n_34 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_491_n_35 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_491_n_36 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_491_n_37 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_491_n_38 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_491_n_39 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_491_n_40 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_491_n_41 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_491_n_5 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_491_n_6 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_491_n_7 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_491_n_8 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_2_fu_491_n_9 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_485_ap_start_reg : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_485_input_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_pointwise_conv2d_fix_3_fu_485_n_10 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_485_n_5 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_485_n_8 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_3_fu_485_output_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_pointwise_conv2d_fix_3_fu_485_output_r_ce0 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_497_ap_start_reg : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_497_input_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_pointwise_conv2d_fix_4_fu_497_n_11 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_497_n_12 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_497_n_8 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_497_n_9 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_4_fu_497_output_r_address0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_pointwise_conv2d_fix_4_fu_497_output_r_ce0 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_542_ap_start_reg : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_542_input_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_pointwise_conv2d_fix_fu_542_n_10 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_542_n_11 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_542_n_12 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_542_n_13 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_542_n_14 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_542_n_15 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_542_n_16 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_542_n_17 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_542_n_18 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_542_n_19 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_542_n_20 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_542_n_23 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_542_n_24 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_542_n_5 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_542_n_6 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_542_n_7 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_542_n_8 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_542_n_9 : STD_LOGIC;
  signal grp_pointwise_conv2d_fix_fu_542_output_r_address0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_pointwise_conv2d_fix_fu_542_output_r_ce0 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_548_ap_start_reg : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_548_input_r_address0 : STD_LOGIC_VECTOR ( 11 to 11 );
  signal grp_up_sampling2d_fix16_fu_548_n_11 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_548_n_12 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_548_n_14 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_548_n_15 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_548_n_16 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_548_n_17 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_548_n_18 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_548_n_19 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_548_n_20 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_548_n_21 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_548_n_22 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_548_n_23 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_548_n_24 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_548_n_25 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_548_n_26 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_548_n_27 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_548_n_28 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_548_n_29 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_548_n_30 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_548_n_31 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_548_n_32 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_548_n_33 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_548_n_34 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_548_n_35 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_548_n_36 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_548_n_37 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_548_n_38 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_548_n_5 : STD_LOGIC;
  signal grp_up_sampling2d_fix16_fu_548_output_r_ce0 : STD_LOGIC;
  signal \i_0_reg_390[0]_i_2_n_5\ : STD_LOGIC;
  signal \i_0_reg_390[0]_i_4_n_5\ : STD_LOGIC;
  signal i_0_reg_390_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \i_0_reg_390_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \i_0_reg_390_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \i_0_reg_390_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \i_0_reg_390_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \i_0_reg_390_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \i_0_reg_390_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \i_0_reg_390_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \i_0_reg_390_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \i_0_reg_390_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \i_0_reg_390_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \i_0_reg_390_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \i_0_reg_390_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \i_0_reg_390_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \i_0_reg_390_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \i_0_reg_390_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \i_0_reg_390_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \i_0_reg_390_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \i_0_reg_390_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \i_0_reg_390_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \i_0_reg_390_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \i_0_reg_390_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \i_0_reg_390_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \i_0_reg_390_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_0_reg_390_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \i_0_reg_390_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \i_0_reg_390_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \i_0_reg_390_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal i_1_reg_401 : STD_LOGIC;
  signal \i_1_reg_401_reg_n_5_[0]\ : STD_LOGIC;
  signal \i_1_reg_401_reg_n_5_[1]\ : STD_LOGIC;
  signal \i_1_reg_401_reg_n_5_[2]\ : STD_LOGIC;
  signal \i_1_reg_401_reg_n_5_[3]\ : STD_LOGIC;
  signal \i_1_reg_401_reg_n_5_[4]\ : STD_LOGIC;
  signal \i_1_reg_401_reg_n_5_[5]\ : STD_LOGIC;
  signal \i_1_reg_401_reg_n_5_[6]\ : STD_LOGIC;
  signal \i_1_reg_401_reg_n_5_[7]\ : STD_LOGIC;
  signal \i_1_reg_401_reg_n_5_[8]\ : STD_LOGIC;
  signal \i_1_reg_401_reg_n_5_[9]\ : STD_LOGIC;
  signal \i_2_reg_412[9]_i_4_n_5\ : STD_LOGIC;
  signal i_2_reg_412_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal i_3_fu_627_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal i_3_reg_673 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \i_3_reg_673[9]_i_2_n_5\ : STD_LOGIC;
  signal i_4_fu_644_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal icmp_ln197_fu_638_p2 : STD_LOGIC;
  signal \icmp_ln197_reg_688[0]_i_1_n_5\ : STD_LOGIC;
  signal icmp_ln197_reg_688_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln197_reg_688_pp0_iter1_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln197_reg_688_reg_n_5_[0]\ : STD_LOGIC;
  signal \^input_data_tready\ : STD_LOGIC;
  signal input_data_data_V_0_ack_out : STD_LOGIC;
  signal input_data_data_V_0_payload_A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \input_data_data_V_0_payload_A[15]_i_1_n_5\ : STD_LOGIC;
  signal input_data_data_V_0_payload_B : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \input_data_data_V_0_payload_B[15]_i_1_n_5\ : STD_LOGIC;
  signal input_data_data_V_0_sel : STD_LOGIC;
  signal input_data_data_V_0_sel_rd_i_1_n_5 : STD_LOGIC;
  signal input_data_data_V_0_sel_wr : STD_LOGIC;
  signal input_data_data_V_0_sel_wr_i_1_n_5 : STD_LOGIC;
  signal input_data_data_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \input_data_data_V_0_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \input_data_data_V_0_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \input_data_data_V_0_state_reg_n_5_[1]\ : STD_LOGIC;
  signal input_data_dest_V_0_payload_A : STD_LOGIC;
  signal \input_data_dest_V_0_payload_A[0]_i_1_n_5\ : STD_LOGIC;
  signal input_data_dest_V_0_payload_B : STD_LOGIC;
  signal \input_data_dest_V_0_payload_B[0]_i_1_n_5\ : STD_LOGIC;
  signal input_data_dest_V_0_sel : STD_LOGIC;
  signal input_data_dest_V_0_sel_rd_i_1_n_5 : STD_LOGIC;
  signal input_data_dest_V_0_sel_wr : STD_LOGIC;
  signal input_data_dest_V_0_sel_wr_i_1_n_5 : STD_LOGIC;
  signal input_data_dest_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \input_data_dest_V_0_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \input_data_dest_V_0_state_reg_n_5_[0]\ : STD_LOGIC;
  signal input_data_id_V_0_payload_A : STD_LOGIC;
  signal \input_data_id_V_0_payload_A[0]_i_1_n_5\ : STD_LOGIC;
  signal input_data_id_V_0_payload_B : STD_LOGIC;
  signal \input_data_id_V_0_payload_B[0]_i_1_n_5\ : STD_LOGIC;
  signal input_data_id_V_0_sel : STD_LOGIC;
  signal input_data_id_V_0_sel_rd_i_1_n_5 : STD_LOGIC;
  signal input_data_id_V_0_sel_wr : STD_LOGIC;
  signal input_data_id_V_0_sel_wr_i_1_n_5 : STD_LOGIC;
  signal input_data_id_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \input_data_id_V_0_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \input_data_id_V_0_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \input_data_id_V_0_state_reg_n_5_[1]\ : STD_LOGIC;
  signal input_data_keep_V_0_payload_A : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \input_data_keep_V_0_payload_A[0]_i_1_n_5\ : STD_LOGIC;
  signal \input_data_keep_V_0_payload_A[1]_i_1_n_5\ : STD_LOGIC;
  signal input_data_keep_V_0_payload_B : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \input_data_keep_V_0_payload_B[0]_i_1_n_5\ : STD_LOGIC;
  signal \input_data_keep_V_0_payload_B[1]_i_1_n_5\ : STD_LOGIC;
  signal input_data_keep_V_0_sel : STD_LOGIC;
  signal input_data_keep_V_0_sel_rd_i_1_n_5 : STD_LOGIC;
  signal input_data_keep_V_0_sel_wr : STD_LOGIC;
  signal input_data_keep_V_0_sel_wr_i_1_n_5 : STD_LOGIC;
  signal input_data_keep_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \input_data_keep_V_0_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \input_data_keep_V_0_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \input_data_keep_V_0_state_reg_n_5_[1]\ : STD_LOGIC;
  signal input_data_last_V_0_payload_A : STD_LOGIC;
  signal \input_data_last_V_0_payload_A[0]_i_1_n_5\ : STD_LOGIC;
  signal input_data_last_V_0_payload_B : STD_LOGIC;
  signal \input_data_last_V_0_payload_B[0]_i_1_n_5\ : STD_LOGIC;
  signal input_data_last_V_0_sel : STD_LOGIC;
  signal input_data_last_V_0_sel_rd_i_1_n_5 : STD_LOGIC;
  signal input_data_last_V_0_sel_wr : STD_LOGIC;
  signal input_data_last_V_0_sel_wr_i_1_n_5 : STD_LOGIC;
  signal input_data_last_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \input_data_last_V_0_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \input_data_last_V_0_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \input_data_last_V_0_state_reg_n_5_[1]\ : STD_LOGIC;
  signal input_data_last_V_tm_fu_600_p1 : STD_LOGIC;
  signal input_data_strb_V_0_payload_A : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \input_data_strb_V_0_payload_A[0]_i_1_n_5\ : STD_LOGIC;
  signal \input_data_strb_V_0_payload_A[1]_i_1_n_5\ : STD_LOGIC;
  signal input_data_strb_V_0_payload_B : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \input_data_strb_V_0_payload_B[0]_i_1_n_5\ : STD_LOGIC;
  signal \input_data_strb_V_0_payload_B[1]_i_1_n_5\ : STD_LOGIC;
  signal input_data_strb_V_0_sel : STD_LOGIC;
  signal input_data_strb_V_0_sel_rd_i_1_n_5 : STD_LOGIC;
  signal input_data_strb_V_0_sel_wr : STD_LOGIC;
  signal input_data_strb_V_0_sel_wr_i_1_n_5 : STD_LOGIC;
  signal input_data_strb_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \input_data_strb_V_0_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \input_data_strb_V_0_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \input_data_strb_V_0_state_reg_n_5_[1]\ : STD_LOGIC;
  signal input_data_user_V_0_payload_A : STD_LOGIC;
  signal \input_data_user_V_0_payload_A[0]_i_1_n_5\ : STD_LOGIC;
  signal input_data_user_V_0_payload_B : STD_LOGIC;
  signal \input_data_user_V_0_payload_B[0]_i_1_n_5\ : STD_LOGIC;
  signal input_data_user_V_0_sel : STD_LOGIC;
  signal input_data_user_V_0_sel_rd_i_1_n_5 : STD_LOGIC;
  signal input_data_user_V_0_sel_wr : STD_LOGIC;
  signal input_data_user_V_0_sel_wr_i_1_n_5 : STD_LOGIC;
  signal input_data_user_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \input_data_user_V_0_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \input_data_user_V_0_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \input_data_user_V_0_state_reg_n_5_[1]\ : STD_LOGIC;
  signal network_AXILiteS_s_axi_U_n_8 : STD_LOGIC;
  signal \^output_data_tvalid\ : STD_LOGIC;
  signal output_data_data_V_1_ack_in : STD_LOGIC;
  signal output_data_data_V_1_load_B : STD_LOGIC;
  signal output_data_data_V_1_payload_A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \output_data_data_V_1_payload_A[15]_i_1_n_5\ : STD_LOGIC;
  signal output_data_data_V_1_payload_B : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal output_data_data_V_1_sel : STD_LOGIC;
  signal output_data_data_V_1_sel_rd_i_1_n_5 : STD_LOGIC;
  signal output_data_data_V_1_sel_wr : STD_LOGIC;
  signal output_data_data_V_1_sel_wr_i_1_n_5 : STD_LOGIC;
  signal \output_data_data_V_1_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \output_data_data_V_1_state[1]_i_1_n_5\ : STD_LOGIC;
  signal \output_data_data_V_1_state_reg_n_5_[0]\ : STD_LOGIC;
  signal output_data_dest_V_1_payload_A : STD_LOGIC;
  signal output_data_dest_V_1_payload_B : STD_LOGIC;
  signal output_data_dest_V_1_sel : STD_LOGIC;
  signal output_data_dest_V_1_sel_rd_i_1_n_5 : STD_LOGIC;
  signal output_data_dest_V_1_sel_wr : STD_LOGIC;
  signal output_data_dest_V_1_sel_wr_i_1_n_5 : STD_LOGIC;
  signal output_data_dest_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \output_data_dest_V_1_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \output_data_dest_V_1_state[1]_i_1_n_5\ : STD_LOGIC;
  signal output_data_id_V_1_payload_A : STD_LOGIC;
  signal output_data_id_V_1_payload_B : STD_LOGIC;
  signal output_data_id_V_1_sel : STD_LOGIC;
  signal output_data_id_V_1_sel_rd_i_1_n_5 : STD_LOGIC;
  signal output_data_id_V_1_sel_wr : STD_LOGIC;
  signal output_data_id_V_1_sel_wr_i_1_n_5 : STD_LOGIC;
  signal output_data_id_V_1_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \output_data_id_V_1_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \output_data_id_V_1_state[1]_i_1_n_5\ : STD_LOGIC;
  signal output_data_keep_V_1_load_B : STD_LOGIC;
  signal output_data_keep_V_1_payload_A : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \output_data_keep_V_1_payload_A[1]_i_1_n_5\ : STD_LOGIC;
  signal output_data_keep_V_1_payload_B : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal output_data_keep_V_1_sel : STD_LOGIC;
  signal output_data_keep_V_1_sel_rd_i_1_n_5 : STD_LOGIC;
  signal output_data_keep_V_1_sel_wr : STD_LOGIC;
  signal output_data_keep_V_1_sel_wr_i_1_n_5 : STD_LOGIC;
  signal output_data_keep_V_1_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \output_data_keep_V_1_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \output_data_keep_V_1_state[1]_i_1_n_5\ : STD_LOGIC;
  signal output_data_last_V_1_payload_A : STD_LOGIC;
  signal output_data_last_V_1_payload_B : STD_LOGIC;
  signal output_data_last_V_1_sel : STD_LOGIC;
  signal output_data_last_V_1_sel_rd_i_1_n_5 : STD_LOGIC;
  signal output_data_last_V_1_sel_wr : STD_LOGIC;
  signal output_data_last_V_1_sel_wr_i_1_n_5 : STD_LOGIC;
  signal output_data_last_V_1_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \output_data_last_V_1_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \output_data_last_V_1_state[1]_i_1_n_5\ : STD_LOGIC;
  signal output_data_strb_V_1_load_B : STD_LOGIC;
  signal output_data_strb_V_1_payload_A : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \output_data_strb_V_1_payload_A[1]_i_1_n_5\ : STD_LOGIC;
  signal output_data_strb_V_1_payload_B : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal output_data_strb_V_1_sel : STD_LOGIC;
  signal output_data_strb_V_1_sel_rd_i_1_n_5 : STD_LOGIC;
  signal output_data_strb_V_1_sel_wr : STD_LOGIC;
  signal output_data_strb_V_1_sel_wr_i_1_n_5 : STD_LOGIC;
  signal output_data_strb_V_1_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \output_data_strb_V_1_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \output_data_strb_V_1_state[1]_i_1_n_5\ : STD_LOGIC;
  signal output_data_user_V_1_payload_A : STD_LOGIC;
  signal output_data_user_V_1_payload_B : STD_LOGIC;
  signal output_data_user_V_1_sel : STD_LOGIC;
  signal output_data_user_V_1_sel_rd_i_1_n_5 : STD_LOGIC;
  signal output_data_user_V_1_sel_wr : STD_LOGIC;
  signal output_data_user_V_1_sel_wr_i_1_n_5 : STD_LOGIC;
  signal output_data_user_V_1_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \output_data_user_V_1_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \output_data_user_V_1_state[1]_i_1_n_5\ : STD_LOGIC;
  signal p_161_in : STD_LOGIC;
  signal reg_235 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal reg_3551 : STD_LOGIC;
  signal \^s_axi_axilites_rdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sel : STD_LOGIC;
  signal sel00 : STD_LOGIC;
  signal sig_buffer_dest_V_U_n_13 : STD_LOGIC;
  signal sig_buffer_dest_V_U_n_14 : STD_LOGIC;
  signal sig_buffer_dest_V_U_n_15 : STD_LOGIC;
  signal sig_buffer_dest_V_U_n_16 : STD_LOGIC;
  signal sig_buffer_dest_V_U_n_17 : STD_LOGIC;
  signal sig_buffer_dest_V_address0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sig_buffer_dest_V_ce0 : STD_LOGIC;
  signal sig_buffer_id_V_U_n_5 : STD_LOGIC;
  signal sig_buffer_id_V_U_n_6 : STD_LOGIC;
  signal sig_buffer_keep_V_q0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_buffer_last_V_U_n_10 : STD_LOGIC;
  signal sig_buffer_last_V_U_n_11 : STD_LOGIC;
  signal sig_buffer_last_V_U_n_12 : STD_LOGIC;
  signal sig_buffer_strb_V_q0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_buffer_user_V_U_n_5 : STD_LOGIC;
  signal sig_buffer_user_V_U_n_6 : STD_LOGIC;
  signal trunc_ln46_fu_1078_p1 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal trunc_ln46_fu_1378_p1 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal trunc_ln46_fu_1394_p1 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal trunc_ln46_fu_816_p1 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \zext_ln176_reg_678[9]_i_2_n_5\ : STD_LOGIC;
  signal zext_ln176_reg_678_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal zext_ln176_reg_678_reg0 : STD_LOGIC;
  signal \NLW_i_0_reg_390_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i_0_reg_390_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[41]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \ap_CS_fsm[42]_i_1\ : label is "soft_lutpair401";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[27]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[28]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[29]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[30]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[31]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[32]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[33]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[34]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[35]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[36]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[37]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[38]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[39]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[40]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[41]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[42]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[43]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[44]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \i_2_reg_412[1]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \i_2_reg_412[2]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \i_2_reg_412[3]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \i_2_reg_412[4]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \i_2_reg_412[6]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \i_2_reg_412[7]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \i_2_reg_412[8]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \i_2_reg_412[9]_i_3\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \i_3_reg_673[1]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \i_3_reg_673[2]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \i_3_reg_673[3]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \i_3_reg_673[4]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \i_3_reg_673[6]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \i_3_reg_673[7]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \i_3_reg_673[8]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \i_3_reg_673[9]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of input_data_data_V_0_sel_rd_i_1 : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of input_data_data_V_0_sel_wr_i_1 : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \input_data_data_V_0_state[1]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of input_data_dest_V_0_sel_wr_i_1 : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of input_data_id_V_0_sel_wr_i_1 : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of input_data_keep_V_0_sel_wr_i_1 : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of input_data_last_V_0_sel_wr_i_1 : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of input_data_strb_V_0_sel_rd_i_1 : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of input_data_strb_V_0_sel_wr_i_1 : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of input_data_user_V_0_sel_wr_i_1 : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \output_data_TDATA[0]_INST_0\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \output_data_TDATA[10]_INST_0\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \output_data_TDATA[11]_INST_0\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \output_data_TDATA[12]_INST_0\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \output_data_TDATA[13]_INST_0\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \output_data_TDATA[14]_INST_0\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \output_data_TDATA[15]_INST_0\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \output_data_TDATA[1]_INST_0\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \output_data_TDATA[2]_INST_0\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \output_data_TDATA[3]_INST_0\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \output_data_TDATA[4]_INST_0\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \output_data_TDATA[5]_INST_0\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \output_data_TDATA[6]_INST_0\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \output_data_TDATA[7]_INST_0\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \output_data_TDATA[8]_INST_0\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \output_data_TDATA[9]_INST_0\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \output_data_TKEEP[0]_INST_0\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \output_data_TKEEP[1]_INST_0\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \output_data_TSTRB[0]_INST_0\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \output_data_TSTRB[1]_INST_0\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of output_data_data_V_1_sel_rd_i_1 : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of output_data_data_V_1_sel_wr_i_1 : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \output_data_data_V_1_state[1]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of output_data_dest_V_1_sel_rd_i_1 : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of output_data_dest_V_1_sel_wr_i_1 : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \output_data_dest_V_1_state[1]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of output_data_id_V_1_sel_rd_i_1 : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of output_data_id_V_1_sel_wr_i_1 : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \output_data_id_V_1_state[1]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of output_data_keep_V_1_sel_rd_i_1 : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \output_data_keep_V_1_state[1]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of output_data_last_V_1_sel_rd_i_1 : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of output_data_last_V_1_sel_wr_i_1 : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \output_data_last_V_1_state[1]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of output_data_strb_V_1_sel_rd_i_1 : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of output_data_strb_V_1_sel_wr_i_1 : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \output_data_strb_V_1_state[1]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of output_data_user_V_1_sel_rd_i_1 : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of output_data_user_V_1_sel_wr_i_1 : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \output_data_user_V_1_state[1]_i_1\ : label is "soft_lutpair399";
begin
  input_data_TREADY <= \^input_data_tready\;
  output_data_TVALID <= \^output_data_tvalid\;
  s_axi_AXILiteS_BRESP(1) <= \<const0>\;
  s_axi_AXILiteS_BRESP(0) <= \<const0>\;
  s_axi_AXILiteS_RDATA(31) <= \<const0>\;
  s_axi_AXILiteS_RDATA(30) <= \<const0>\;
  s_axi_AXILiteS_RDATA(29) <= \<const0>\;
  s_axi_AXILiteS_RDATA(28) <= \<const0>\;
  s_axi_AXILiteS_RDATA(27) <= \<const0>\;
  s_axi_AXILiteS_RDATA(26) <= \<const0>\;
  s_axi_AXILiteS_RDATA(25) <= \<const0>\;
  s_axi_AXILiteS_RDATA(24) <= \<const0>\;
  s_axi_AXILiteS_RDATA(23) <= \<const0>\;
  s_axi_AXILiteS_RDATA(22) <= \<const0>\;
  s_axi_AXILiteS_RDATA(21) <= \<const0>\;
  s_axi_AXILiteS_RDATA(20) <= \<const0>\;
  s_axi_AXILiteS_RDATA(19) <= \<const0>\;
  s_axi_AXILiteS_RDATA(18) <= \<const0>\;
  s_axi_AXILiteS_RDATA(17) <= \<const0>\;
  s_axi_AXILiteS_RDATA(16) <= \<const0>\;
  s_axi_AXILiteS_RDATA(15) <= \<const0>\;
  s_axi_AXILiteS_RDATA(14) <= \<const0>\;
  s_axi_AXILiteS_RDATA(13) <= \<const0>\;
  s_axi_AXILiteS_RDATA(12) <= \<const0>\;
  s_axi_AXILiteS_RDATA(11) <= \<const0>\;
  s_axi_AXILiteS_RDATA(10) <= \<const0>\;
  s_axi_AXILiteS_RDATA(9) <= \<const0>\;
  s_axi_AXILiteS_RDATA(8) <= \<const0>\;
  s_axi_AXILiteS_RDATA(7) <= \^s_axi_axilites_rdata\(7);
  s_axi_AXILiteS_RDATA(6) <= \<const0>\;
  s_axi_AXILiteS_RDATA(5) <= \<const0>\;
  s_axi_AXILiteS_RDATA(4) <= \<const0>\;
  s_axi_AXILiteS_RDATA(3 downto 0) <= \^s_axi_axilites_rdata\(3 downto 0);
  s_axi_AXILiteS_RRESP(1) <= \<const0>\;
  s_axi_AXILiteS_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
MemBank_A_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_A
     port map (
      ADDRARDADDR(13) => grp_pointwise_conv2d_fix_2_fu_491_n_22,
      ADDRARDADDR(12) => grp_pointwise_conv2d_fix_2_fu_491_n_23,
      ADDRARDADDR(11) => grp_pointwise_conv2d_fix_2_fu_491_n_24,
      ADDRARDADDR(10) => grp_pointwise_conv2d_fix_2_fu_491_n_25,
      ADDRARDADDR(9) => grp_pointwise_conv2d_fix_2_fu_491_n_26,
      ADDRARDADDR(8) => grp_pointwise_conv2d_fix_2_fu_491_n_27,
      ADDRARDADDR(7) => grp_pointwise_conv2d_fix_2_fu_491_n_28,
      ADDRARDADDR(6) => grp_pointwise_conv2d_fix_2_fu_491_n_29,
      ADDRARDADDR(5) => grp_pointwise_conv2d_fix_2_fu_491_n_30,
      ADDRARDADDR(4) => grp_pointwise_conv2d_fix_2_fu_491_n_31,
      ADDRARDADDR(3) => grp_pointwise_conv2d_fix_2_fu_491_n_32,
      ADDRARDADDR(2) => grp_pointwise_conv2d_fix_2_fu_491_n_33,
      ADDRARDADDR(1) => grp_pointwise_conv2d_fix_2_fu_491_n_34,
      ADDRARDADDR(0) => grp_pointwise_conv2d_fix_2_fu_491_n_35,
      MemBank_A_address01 => MemBank_A_address01,
      MemBank_B_address010_out => MemBank_B_address010_out,
      MemBank_B_address011_out => MemBank_B_address011_out,
      MemBank_B_ce01 => MemBank_B_ce01,
      Q(11) => \ap_CS_fsm_reg_n_5_[39]\,
      Q(10) => ap_CS_fsm_state38,
      Q(9) => ap_CS_fsm_state34,
      Q(8) => \ap_CS_fsm_reg_n_5_[31]\,
      Q(7) => ap_CS_fsm_state26,
      Q(6) => \ap_CS_fsm_reg_n_5_[23]\,
      Q(5) => ap_CS_fsm_state18,
      Q(4) => ap_CS_fsm_state16,
      Q(3) => ap_CS_fsm_state14,
      Q(2) => ap_CS_fsm_state10,
      Q(1) => \ap_CS_fsm_reg_n_5_[7]\,
      Q(0) => ap_CS_fsm_state2,
      WEA(1) => grp_depthwise_conv2d_fix_fu_471_n_25,
      WEA(0) => grp_depthwise_conv2d_fix_fu_471_n_26,
      \ap_CS_fsm_reg[25]\ => MemBank_A_U_n_5,
      \ap_CS_fsm_reg[25]_0\ => MemBank_A_U_n_8,
      \ap_CS_fsm_reg[31]\ => MemBank_A_U_n_11,
      \ap_CS_fsm_reg[39]\ => MemBank_A_U_n_7,
      ap_clk => ap_clk,
      d0(15 downto 0) => MemBank_A_d0(15 downto 0),
      input_data_data_V_0_sel => input_data_data_V_0_sel,
      input_data_data_V_0_sel_rd_reg => MemBank_A_U_n_12,
      input_data_data_V_0_sel_rd_reg_0 => MemBank_A_U_n_13,
      input_data_data_V_0_sel_rd_reg_1 => MemBank_A_U_n_14,
      input_data_data_V_0_sel_rd_reg_10 => MemBank_A_U_n_23,
      input_data_data_V_0_sel_rd_reg_11 => MemBank_A_U_n_24,
      input_data_data_V_0_sel_rd_reg_12 => MemBank_A_U_n_25,
      input_data_data_V_0_sel_rd_reg_13 => MemBank_A_U_n_26,
      input_data_data_V_0_sel_rd_reg_14 => MemBank_A_U_n_27,
      input_data_data_V_0_sel_rd_reg_2 => MemBank_A_U_n_15,
      input_data_data_V_0_sel_rd_reg_3 => MemBank_A_U_n_16,
      input_data_data_V_0_sel_rd_reg_4 => MemBank_A_U_n_17,
      input_data_data_V_0_sel_rd_reg_5 => MemBank_A_U_n_18,
      input_data_data_V_0_sel_rd_reg_6 => MemBank_A_U_n_19,
      input_data_data_V_0_sel_rd_reg_7 => MemBank_A_U_n_20,
      input_data_data_V_0_sel_rd_reg_8 => MemBank_A_U_n_21,
      input_data_data_V_0_sel_rd_reg_9 => MemBank_A_U_n_22,
      q0(15 downto 0) => MemBank_A_q0(15 downto 0),
      ram_reg_0 => grp_max_pooling2d_fix16_fu_521_n_44,
      ram_reg_2 => \input_data_data_V_0_state_reg_n_5_[0]\,
      ram_reg_7(15 downto 0) => input_data_data_V_0_payload_A(15 downto 0),
      ram_reg_7_0(15 downto 0) => input_data_data_V_0_payload_B(15 downto 0),
      ram_reg_7_1(1) => grp_depthwise_conv2d_fix_fu_471_n_27,
      ram_reg_7_1(0) => grp_depthwise_conv2d_fix_fu_471_n_28
    );
MemBank_B_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_B
     port map (
      A(15) => MemBank_B_U_n_5,
      A(14) => MemBank_B_U_n_6,
      A(13) => MemBank_B_U_n_7,
      A(12) => MemBank_B_U_n_8,
      A(11) => MemBank_B_U_n_9,
      A(10) => MemBank_B_U_n_10,
      A(9) => MemBank_B_U_n_11,
      A(8) => MemBank_B_U_n_12,
      A(7) => MemBank_B_U_n_13,
      A(6) => MemBank_B_U_n_14,
      A(5) => MemBank_B_U_n_15,
      A(4) => MemBank_B_U_n_16,
      A(3) => MemBank_B_U_n_17,
      A(2) => MemBank_B_U_n_18,
      A(1) => MemBank_B_U_n_19,
      A(0) => MemBank_B_U_n_20,
      ADDRARDADDR(13) => grp_pointwise_conv2d_fix_2_fu_491_n_6,
      ADDRARDADDR(12) => grp_pointwise_conv2d_fix_2_fu_491_n_7,
      ADDRARDADDR(11) => grp_pointwise_conv2d_fix_2_fu_491_n_8,
      ADDRARDADDR(10) => grp_pointwise_conv2d_fix_2_fu_491_n_9,
      ADDRARDADDR(9) => grp_pointwise_conv2d_fix_2_fu_491_n_10,
      ADDRARDADDR(8) => grp_pointwise_conv2d_fix_2_fu_491_n_11,
      ADDRARDADDR(7) => grp_pointwise_conv2d_fix_2_fu_491_n_12,
      ADDRARDADDR(6) => grp_pointwise_conv2d_fix_2_fu_491_n_13,
      ADDRARDADDR(5) => grp_pointwise_conv2d_fix_2_fu_491_n_14,
      ADDRARDADDR(4) => grp_pointwise_conv2d_fix_2_fu_491_n_15,
      ADDRARDADDR(3) => grp_pointwise_conv2d_fix_2_fu_491_n_16,
      ADDRARDADDR(2) => grp_pointwise_conv2d_fix_2_fu_491_n_17,
      ADDRARDADDR(1) => grp_pointwise_conv2d_fix_2_fu_491_n_18,
      ADDRARDADDR(0) => grp_pointwise_conv2d_fix_2_fu_491_n_19,
      ADDRBWRADDR(13) => grp_depthwise_conv2d_fix_fu_471_n_13,
      ADDRBWRADDR(12) => grp_depthwise_conv2d_fix_fu_471_n_14,
      ADDRBWRADDR(11) => grp_depthwise_conv2d_fix_fu_471_n_15,
      ADDRBWRADDR(10) => grp_depthwise_conv2d_fix_1_fu_447_n_55,
      ADDRBWRADDR(9) => grp_depthwise_conv2d_fix_1_fu_447_n_56,
      ADDRBWRADDR(8) => grp_depthwise_conv2d_fix_1_fu_447_n_57,
      ADDRBWRADDR(7) => grp_depthwise_conv2d_fix_1_fu_447_n_58,
      ADDRBWRADDR(6) => grp_depthwise_conv2d_fix_1_fu_447_n_59,
      ADDRBWRADDR(5) => grp_depthwise_conv2d_fix_1_fu_447_n_60,
      ADDRBWRADDR(4) => grp_depthwise_conv2d_fix_1_fu_447_n_61,
      ADDRBWRADDR(3) => grp_depthwise_conv2d_fix_1_fu_447_n_62,
      ADDRBWRADDR(2) => grp_depthwise_conv2d_fix_1_fu_447_n_63,
      ADDRBWRADDR(1) => grp_depthwise_conv2d_fix_1_fu_447_n_64,
      ADDRBWRADDR(0) => grp_depthwise_conv2d_fix_1_fu_447_n_65,
      CO(0) => MemBank_B_U_n_101,
      MemBank_B_address01 => MemBank_B_address01,
      MemBank_B_address010_out => MemBank_B_address010_out,
      MemBank_B_address011_out => MemBank_B_address011_out,
      Q(15 downto 0) => reg_235(15 downto 0),
      S(3) => grp_max_pooling2d_fix16_fu_521_n_36,
      S(2) => grp_max_pooling2d_fix16_fu_521_n_37,
      S(1) => grp_max_pooling2d_fix16_fu_521_n_38,
      S(0) => grp_max_pooling2d_fix16_fu_521_n_39,
      WEA(1) => grp_pointwise_conv2d_fix_2_fu_491_n_36,
      WEA(0) => grp_pointwise_conv2d_fix_2_fu_491_n_37,
      WEBWE(1) => grp_padding2d_fix16_fu_503_n_28,
      WEBWE(0) => grp_padding2d_fix16_fu_503_n_29,
      \ap_CS_fsm_reg[19]\ => MemBank_B_U_n_135,
      \ap_CS_fsm_reg[23]\ => MemBank_B_U_n_103,
      \ap_CS_fsm_reg[23]_0\ => MemBank_B_U_n_104,
      \ap_CS_fsm_reg[23]_1\ => MemBank_B_U_n_105,
      \ap_CS_fsm_reg[23]_10\ => MemBank_B_U_n_114,
      \ap_CS_fsm_reg[23]_11\ => MemBank_B_U_n_115,
      \ap_CS_fsm_reg[23]_12\ => MemBank_B_U_n_116,
      \ap_CS_fsm_reg[23]_13\ => MemBank_B_U_n_117,
      \ap_CS_fsm_reg[23]_14\ => MemBank_B_U_n_118,
      \ap_CS_fsm_reg[23]_2\ => MemBank_B_U_n_106,
      \ap_CS_fsm_reg[23]_3\ => MemBank_B_U_n_107,
      \ap_CS_fsm_reg[23]_4\ => MemBank_B_U_n_108,
      \ap_CS_fsm_reg[23]_5\ => MemBank_B_U_n_109,
      \ap_CS_fsm_reg[23]_6\ => MemBank_B_U_n_110,
      \ap_CS_fsm_reg[23]_7\ => MemBank_B_U_n_111,
      \ap_CS_fsm_reg[23]_8\ => MemBank_B_U_n_112,
      \ap_CS_fsm_reg[23]_9\ => MemBank_B_U_n_113,
      \ap_CS_fsm_reg[25]\ => MemBank_B_U_n_139,
      \ap_CS_fsm_reg[39]\ => MemBank_B_U_n_119,
      \ap_CS_fsm_reg[39]_0\ => MemBank_B_U_n_120,
      \ap_CS_fsm_reg[39]_1\ => MemBank_B_U_n_121,
      \ap_CS_fsm_reg[39]_10\ => MemBank_B_U_n_130,
      \ap_CS_fsm_reg[39]_11\ => MemBank_B_U_n_131,
      \ap_CS_fsm_reg[39]_12\ => MemBank_B_U_n_132,
      \ap_CS_fsm_reg[39]_13\ => MemBank_B_U_n_133,
      \ap_CS_fsm_reg[39]_14\ => MemBank_B_U_n_134,
      \ap_CS_fsm_reg[39]_15\ => MemBank_B_U_n_136,
      \ap_CS_fsm_reg[39]_2\ => MemBank_B_U_n_122,
      \ap_CS_fsm_reg[39]_3\ => MemBank_B_U_n_123,
      \ap_CS_fsm_reg[39]_4\ => MemBank_B_U_n_124,
      \ap_CS_fsm_reg[39]_5\ => MemBank_B_U_n_125,
      \ap_CS_fsm_reg[39]_6\ => MemBank_B_U_n_126,
      \ap_CS_fsm_reg[39]_7\ => MemBank_B_U_n_127,
      \ap_CS_fsm_reg[39]_8\ => MemBank_B_U_n_128,
      \ap_CS_fsm_reg[39]_9\ => MemBank_B_U_n_129,
      ap_clk => ap_clk,
      d0(15) => grp_pointwise_conv2d_fix_fu_542_n_5,
      d0(14) => grp_pointwise_conv2d_fix_fu_542_n_6,
      d0(13) => grp_pointwise_conv2d_fix_fu_542_n_7,
      d0(12) => grp_pointwise_conv2d_fix_fu_542_n_8,
      d0(11) => grp_pointwise_conv2d_fix_fu_542_n_9,
      d0(10) => grp_pointwise_conv2d_fix_fu_542_n_10,
      d0(9) => grp_pointwise_conv2d_fix_fu_542_n_11,
      d0(8) => grp_pointwise_conv2d_fix_fu_542_n_12,
      d0(7) => grp_pointwise_conv2d_fix_fu_542_n_13,
      d0(6) => grp_pointwise_conv2d_fix_fu_542_n_14,
      d0(5) => grp_pointwise_conv2d_fix_fu_542_n_15,
      d0(4) => grp_pointwise_conv2d_fix_fu_542_n_16,
      d0(3) => grp_pointwise_conv2d_fix_fu_542_n_17,
      d0(2) => grp_pointwise_conv2d_fix_fu_542_n_18,
      d0(1) => grp_pointwise_conv2d_fix_fu_542_n_19,
      d0(0) => grp_pointwise_conv2d_fix_fu_542_n_20,
      p => grp_depthwise_conv2d_fix_fu_471_n_5,
      q0(15 downto 0) => MemBank_B_q0(15 downto 0),
      q1(15 downto 0) => MemBank_B_q1(15 downto 0),
      ram_reg_0(13) => \ap_CS_fsm_reg_n_5_[40]\,
      ram_reg_0(12) => \ap_CS_fsm_reg_n_5_[39]\,
      ram_reg_0(11) => ap_CS_fsm_state36,
      ram_reg_0(10) => ap_CS_fsm_state34,
      ram_reg_0(9) => \ap_CS_fsm_reg_n_5_[31]\,
      ram_reg_0(8) => ap_CS_fsm_state30,
      ram_reg_0(7) => ap_CS_fsm_state28,
      ram_reg_0(6) => ap_CS_fsm_state26,
      ram_reg_0(5) => \ap_CS_fsm_reg_n_5_[23]\,
      ram_reg_0(4) => ap_CS_fsm_state22,
      ram_reg_0(3) => ap_CS_fsm_state20,
      ram_reg_0(2) => ap_CS_fsm_state12,
      ram_reg_0(1) => \ap_CS_fsm_reg_n_5_[7]\,
      ram_reg_0(0) => ap_CS_fsm_state4,
      ram_reg_0_0 => grp_pointwise_conv2d_fix_2_fu_491_n_5,
      ram_reg_0_1 => grp_padding2d_fix16_fu_503_n_5,
      ram_reg_7(15) => MemBank_B_U_n_53,
      ram_reg_7(14) => MemBank_B_U_n_54,
      ram_reg_7(13) => MemBank_B_U_n_55,
      ram_reg_7(12) => MemBank_B_U_n_56,
      ram_reg_7(11) => MemBank_B_U_n_57,
      ram_reg_7(10) => MemBank_B_U_n_58,
      ram_reg_7(9) => MemBank_B_U_n_59,
      ram_reg_7(8) => MemBank_B_U_n_60,
      ram_reg_7(7) => MemBank_B_U_n_61,
      ram_reg_7(6) => MemBank_B_U_n_62,
      ram_reg_7(5) => MemBank_B_U_n_63,
      ram_reg_7(4) => MemBank_B_U_n_64,
      ram_reg_7(3) => MemBank_B_U_n_65,
      ram_reg_7(2) => MemBank_B_U_n_66,
      ram_reg_7(1) => MemBank_B_U_n_67,
      ram_reg_7(0) => MemBank_B_U_n_68,
      ram_reg_7_0(15) => MemBank_B_U_n_69,
      ram_reg_7_0(14) => MemBank_B_U_n_70,
      ram_reg_7_0(13) => MemBank_B_U_n_71,
      ram_reg_7_0(12) => MemBank_B_U_n_72,
      ram_reg_7_0(11) => MemBank_B_U_n_73,
      ram_reg_7_0(10) => MemBank_B_U_n_74,
      ram_reg_7_0(9) => MemBank_B_U_n_75,
      ram_reg_7_0(8) => MemBank_B_U_n_76,
      ram_reg_7_0(7) => MemBank_B_U_n_77,
      ram_reg_7_0(6) => MemBank_B_U_n_78,
      ram_reg_7_0(5) => MemBank_B_U_n_79,
      ram_reg_7_0(4) => MemBank_B_U_n_80,
      ram_reg_7_0(3) => MemBank_B_U_n_81,
      ram_reg_7_0(2) => MemBank_B_U_n_82,
      ram_reg_7_0(1) => MemBank_B_U_n_83,
      ram_reg_7_0(0) => MemBank_B_U_n_84,
      ram_reg_7_1(15) => MemBank_B_U_n_85,
      ram_reg_7_1(14) => MemBank_B_U_n_86,
      ram_reg_7_1(13) => MemBank_B_U_n_87,
      ram_reg_7_1(12) => MemBank_B_U_n_88,
      ram_reg_7_1(11) => MemBank_B_U_n_89,
      ram_reg_7_1(10) => MemBank_B_U_n_90,
      ram_reg_7_1(9) => MemBank_B_U_n_91,
      ram_reg_7_1(8) => MemBank_B_U_n_92,
      ram_reg_7_1(7) => MemBank_B_U_n_93,
      ram_reg_7_1(6) => MemBank_B_U_n_94,
      ram_reg_7_1(5) => MemBank_B_U_n_95,
      ram_reg_7_1(4) => MemBank_B_U_n_96,
      ram_reg_7_1(3) => MemBank_B_U_n_97,
      ram_reg_7_1(2) => MemBank_B_U_n_98,
      ram_reg_7_1(1) => MemBank_B_U_n_99,
      ram_reg_7_1(0) => MemBank_B_U_n_100,
      ram_reg_7_2(0) => MemBank_B_U_n_102,
      ram_reg_7_3(1) => grp_pointwise_conv2d_fix_2_fu_491_n_38,
      ram_reg_7_3(0) => grp_pointwise_conv2d_fix_2_fu_491_n_39,
      ram_reg_7_4(1) => grp_padding2d_fix16_fu_503_n_30,
      ram_reg_7_4(0) => grp_padding2d_fix16_fu_503_n_31,
      reg_3551 => reg_3551,
      \select_ln31_2_reg_887_reg[13]\(3) => grp_max_pooling2d_fix16_fu_521_n_40,
      \select_ln31_2_reg_887_reg[13]\(2) => grp_max_pooling2d_fix16_fu_521_n_41,
      \select_ln31_2_reg_887_reg[13]\(1) => grp_max_pooling2d_fix16_fu_521_n_42,
      \select_ln31_2_reg_887_reg[13]\(0) => grp_max_pooling2d_fix16_fu_521_n_43,
      trunc_ln46_fu_1378_p1(16) => trunc_ln46_fu_1378_p1(23),
      trunc_ln46_fu_1378_p1(15 downto 0) => trunc_ln46_fu_1378_p1(15 downto 0),
      trunc_ln46_fu_1394_p1(16) => trunc_ln46_fu_1394_p1(22),
      trunc_ln46_fu_1394_p1(15 downto 0) => trunc_ln46_fu_1394_p1(15 downto 0),
      trunc_ln46_fu_816_p1(16) => trunc_ln46_fu_816_p1(23),
      trunc_ln46_fu_816_p1(15 downto 0) => trunc_ln46_fu_816_p1(15 downto 0)
    );
MemBank_Out_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_Out
     port map (
      D(15 downto 0) => MemBank_Out_q0(15 downto 0),
      Q(1) => ap_CS_fsm_pp0_stage0,
      Q(0) => ap_CS_fsm_state42,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      icmp_ln197_reg_688_pp0_iter1_reg => icmp_ln197_reg_688_pp0_iter1_reg,
      output_data_data_V_1_ack_in => output_data_data_V_1_ack_in,
      q0(15 downto 0) => MemBank_B_q0(15 downto 0),
      ram_reg(9 downto 0) => i_2_reg_412_reg(9 downto 0),
      ram_reg_0(9 downto 0) => zext_ln176_reg_678_reg(9 downto 0),
      ram_reg_1 => ap_enable_reg_pp0_iter1_reg_n_5,
      ram_reg_2 => \icmp_ln197_reg_688_reg_n_5_[0]\,
      ram_reg_3 => ap_enable_reg_pp0_iter2_reg_n_5
    );
SeparableConv2D_1_w_s_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_1_w_s
     port map (
      ADDRARDADDR(7 downto 0) => grp_depthwise_conv2d_fix_2_fu_423_kernel_address0(7 downto 0),
      ADDRBWRADDR(7 downto 1) => grp_depthwise_conv2d_fix_2_fu_423_kernel_address1(7 downto 1),
      ADDRBWRADDR(0) => grp_depthwise_conv2d_fix_2_fu_423_n_28,
      DOADO(13 downto 0) => SeparableConv2D_1_w_s_q0(13 downto 0),
      DOBDO(13 downto 0) => SeparableConv2D_1_w_s_q1(13 downto 0),
      SeparableConv2D_1_w_s_ce0 => SeparableConv2D_1_w_s_ce0,
      SeparableConv2D_1_w_s_ce1 => SeparableConv2D_1_w_s_ce1,
      ap_clk => ap_clk
    );
SeparableConv2D_2_w_s_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_2_w_s
     port map (
      ADDRARDADDR(6 downto 0) => grp_depthwise_conv2d_fix_1_fu_447_kernel_address0(6 downto 0),
      ADDRBWRADDR(6 downto 0) => grp_depthwise_conv2d_fix_1_fu_447_kernel_address1(6 downto 0),
      DOADO(14 downto 0) => SeparableConv2D_2_w_s_q0(14 downto 0),
      DOBDO(14 downto 0) => SeparableConv2D_2_w_s_q1(14 downto 0),
      SeparableConv2D_2_w_s_ce0 => SeparableConv2D_2_w_s_ce0,
      SeparableConv2D_2_w_s_ce1 => SeparableConv2D_2_w_s_ce1,
      ap_clk => ap_clk
    );
SeparableConv2D_3_w_s_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_3_w_s
     port map (
      ADDRARDADDR(6 downto 0) => grp_depthwise_conv2d_fix_1_fu_447_kernel_address0(6 downto 0),
      ADDRBWRADDR(6 downto 0) => grp_depthwise_conv2d_fix_1_fu_447_kernel_address1(6 downto 0),
      B(14) => SeparableConv2D_3_w_s_U_n_5,
      B(13) => SeparableConv2D_3_w_s_U_n_6,
      B(12) => SeparableConv2D_3_w_s_U_n_7,
      B(11) => SeparableConv2D_3_w_s_U_n_8,
      B(10) => SeparableConv2D_3_w_s_U_n_9,
      B(9) => SeparableConv2D_3_w_s_U_n_10,
      B(8) => SeparableConv2D_3_w_s_U_n_11,
      B(7) => SeparableConv2D_3_w_s_U_n_12,
      B(6) => SeparableConv2D_3_w_s_U_n_13,
      B(5) => SeparableConv2D_3_w_s_U_n_14,
      B(4) => SeparableConv2D_3_w_s_U_n_15,
      B(3) => SeparableConv2D_3_w_s_U_n_16,
      B(2) => SeparableConv2D_3_w_s_U_n_17,
      B(1) => SeparableConv2D_3_w_s_U_n_18,
      B(0) => SeparableConv2D_3_w_s_U_n_19,
      DOADO(14 downto 0) => SeparableConv2D_2_w_s_q0(14 downto 0),
      DOBDO(14 downto 0) => SeparableConv2D_2_w_s_q1(14 downto 0),
      Q(0) => ap_CS_fsm_state30,
      SeparableConv2D_3_w_s_ce0 => SeparableConv2D_3_w_s_ce0,
      SeparableConv2D_3_w_s_ce1 => SeparableConv2D_3_w_s_ce1,
      ap_clk => ap_clk,
      p(0) => ap_CS_fsm_pp0_stage4,
      q0_reg(14) => SeparableConv2D_3_w_s_U_n_20,
      q0_reg(13) => SeparableConv2D_3_w_s_U_n_21,
      q0_reg(12) => SeparableConv2D_3_w_s_U_n_22,
      q0_reg(11) => SeparableConv2D_3_w_s_U_n_23,
      q0_reg(10) => SeparableConv2D_3_w_s_U_n_24,
      q0_reg(9) => SeparableConv2D_3_w_s_U_n_25,
      q0_reg(8) => SeparableConv2D_3_w_s_U_n_26,
      q0_reg(7) => SeparableConv2D_3_w_s_U_n_27,
      q0_reg(6) => SeparableConv2D_3_w_s_U_n_28,
      q0_reg(5) => SeparableConv2D_3_w_s_U_n_29,
      q0_reg(4) => SeparableConv2D_3_w_s_U_n_30,
      q0_reg(3) => SeparableConv2D_3_w_s_U_n_31,
      q0_reg(2) => SeparableConv2D_3_w_s_U_n_32,
      q0_reg(1) => SeparableConv2D_3_w_s_U_n_33,
      q0_reg(0) => SeparableConv2D_3_w_s_U_n_34,
      q0_reg_0(14) => grp_depthwise_conv2d_fix_1_fu_447_kernel_q0(15),
      q0_reg_0(13 downto 0) => grp_depthwise_conv2d_fix_1_fu_447_kernel_q0(13 downto 0),
      reg_3551 => reg_3551
    );
SeparableConv2D_4_w_s_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_4_w_s
     port map (
      ADDRARDADDR(7 downto 0) => grp_depthwise_conv2d_fix_2_fu_423_kernel_address0(7 downto 0),
      ADDRBWRADDR(7 downto 1) => grp_depthwise_conv2d_fix_2_fu_423_kernel_address1(7 downto 1),
      ADDRBWRADDR(0) => grp_depthwise_conv2d_fix_2_fu_423_n_28,
      B(14) => SeparableConv2D_4_w_s_U_n_5,
      B(13) => SeparableConv2D_4_w_s_U_n_6,
      B(12) => SeparableConv2D_4_w_s_U_n_7,
      B(11) => SeparableConv2D_4_w_s_U_n_8,
      B(10) => SeparableConv2D_4_w_s_U_n_9,
      B(9) => SeparableConv2D_4_w_s_U_n_10,
      B(8) => SeparableConv2D_4_w_s_U_n_11,
      B(7) => SeparableConv2D_4_w_s_U_n_12,
      B(6) => SeparableConv2D_4_w_s_U_n_13,
      B(5) => SeparableConv2D_4_w_s_U_n_14,
      B(4) => SeparableConv2D_4_w_s_U_n_15,
      B(3) => SeparableConv2D_4_w_s_U_n_16,
      B(2) => SeparableConv2D_4_w_s_U_n_17,
      B(1) => SeparableConv2D_4_w_s_U_n_18,
      B(0) => SeparableConv2D_4_w_s_U_n_19,
      DOADO(13 downto 0) => SeparableConv2D_1_w_s_q0(13 downto 0),
      DOBDO(13 downto 0) => SeparableConv2D_1_w_s_q1(13 downto 0),
      Q(0) => ap_CS_fsm_state38,
      SeparableConv2D_4_w_s_ce0 => SeparableConv2D_4_w_s_ce0,
      SeparableConv2D_4_w_s_ce1 => SeparableConv2D_4_w_s_ce1,
      ap_clk => ap_clk,
      p => grp_depthwise_conv2d_fix_2_fu_423_n_20,
      p_0(0) => ap_CS_fsm_pp0_stage4_0,
      q0_reg(14) => SeparableConv2D_4_w_s_U_n_20,
      q0_reg(13) => SeparableConv2D_4_w_s_U_n_21,
      q0_reg(12) => SeparableConv2D_4_w_s_U_n_22,
      q0_reg(11) => SeparableConv2D_4_w_s_U_n_23,
      q0_reg(10) => SeparableConv2D_4_w_s_U_n_24,
      q0_reg(9) => SeparableConv2D_4_w_s_U_n_25,
      q0_reg(8) => SeparableConv2D_4_w_s_U_n_26,
      q0_reg(7) => SeparableConv2D_4_w_s_U_n_27,
      q0_reg(6) => SeparableConv2D_4_w_s_U_n_28,
      q0_reg(5) => SeparableConv2D_4_w_s_U_n_29,
      q0_reg(4) => SeparableConv2D_4_w_s_U_n_30,
      q0_reg(3) => SeparableConv2D_4_w_s_U_n_31,
      q0_reg(2) => SeparableConv2D_4_w_s_U_n_32,
      q0_reg(1) => SeparableConv2D_4_w_s_U_n_33,
      q0_reg(0) => SeparableConv2D_4_w_s_U_n_34,
      q0_reg_0(14) => grp_depthwise_conv2d_fix_2_fu_423_kernel_q0(15),
      q0_reg_0(13 downto 0) => grp_depthwise_conv2d_fix_2_fu_423_kernel_q0(13 downto 0),
      q0_reg_1(14) => grp_depthwise_conv2d_fix_2_fu_423_kernel_q1(15),
      q0_reg_1(13 downto 0) => grp_depthwise_conv2d_fix_2_fu_423_kernel_q1(13 downto 0)
    );
\ap_CS_fsm[2]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC000000"
    )
        port map (
      I0 => input_data_last_V_0_payload_B,
      I1 => input_data_last_V_0_payload_A,
      I2 => input_data_last_V_0_sel,
      I3 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I4 => ap_CS_fsm_state2,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[41]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[40]\,
      I1 => clear,
      O => \ap_CS_fsm[41]_i_1_n_5\
    );
\ap_CS_fsm[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => clear,
      I1 => \ap_CS_fsm_reg_n_5_[40]\,
      I2 => \ap_CS_fsm[42]_i_2_n_5\,
      I3 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(42)
    );
\ap_CS_fsm[42]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => icmp_ln197_fu_638_p2,
      I2 => ap_enable_reg_pp0_iter2_reg_n_5,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      I4 => ap_block_pp0_stage0_subdone,
      O => \ap_CS_fsm[42]_i_2_n_5\
    );
\ap_CS_fsm[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020002000200"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_enable_reg_pp0_iter1_reg_n_5,
      I3 => ap_enable_reg_pp0_iter2_reg_n_5,
      I4 => icmp_ln197_fu_638_p2,
      I5 => ap_enable_reg_pp0_iter0,
      O => ap_NS_fsm(43)
    );
\ap_CS_fsm[43]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => i_2_reg_412_reg(9),
      I1 => i_2_reg_412_reg(7),
      I2 => i_2_reg_412_reg(8),
      I3 => \ap_CS_fsm[43]_i_3_n_5\,
      I4 => i_2_reg_412_reg(6),
      O => icmp_ln197_fu_638_p2
    );
\ap_CS_fsm[43]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => i_2_reg_412_reg(3),
      I1 => i_2_reg_412_reg(0),
      I2 => i_2_reg_412_reg(1),
      I3 => i_2_reg_412_reg(2),
      I4 => i_2_reg_412_reg(4),
      I5 => i_2_reg_412_reg(5),
      O => \ap_CS_fsm[43]_i_3_n_5\
    );
\ap_CS_fsm[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[43]\,
      I1 => ap_done,
      I2 => \ap_CS_fsm_reg_n_5_[44]\,
      O => ap_NS_fsm(44)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => \ap_CS_fsm_reg_n_5_[10]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(11),
      Q => ap_CS_fsm_state12,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(12),
      Q => \ap_CS_fsm_reg_n_5_[12]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(13),
      Q => ap_CS_fsm_state14,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(14),
      Q => ap_CS_fsm_state15,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(15),
      Q => ap_CS_fsm_state16,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(16),
      Q => \ap_CS_fsm_reg_n_5_[16]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(17),
      Q => ap_CS_fsm_state18,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(18),
      Q => \ap_CS_fsm_reg_n_5_[18]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(19),
      Q => ap_CS_fsm_state20,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(20),
      Q => \ap_CS_fsm_reg_n_5_[20]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(21),
      Q => ap_CS_fsm_state22,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(22),
      Q => ap_CS_fsm_state23,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(23),
      Q => \ap_CS_fsm_reg_n_5_[23]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(24),
      Q => \ap_CS_fsm_reg_n_5_[24]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(25),
      Q => ap_CS_fsm_state26,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(26),
      Q => \ap_CS_fsm_reg_n_5_[26]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(27),
      Q => ap_CS_fsm_state28,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(28),
      Q => \ap_CS_fsm_reg_n_5_[28]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(29),
      Q => ap_CS_fsm_state30,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \ap_CS_fsm_reg_n_5_[2]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(30),
      Q => ap_CS_fsm_state31,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(31),
      Q => \ap_CS_fsm_reg_n_5_[31]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(32),
      Q => \ap_CS_fsm_reg_n_5_[32]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(33),
      Q => ap_CS_fsm_state34,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(34),
      Q => \ap_CS_fsm_reg_n_5_[34]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(35),
      Q => ap_CS_fsm_state36,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(36),
      Q => \ap_CS_fsm_reg_n_5_[36]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(37),
      Q => ap_CS_fsm_state38,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(38),
      Q => ap_CS_fsm_state39,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(39),
      Q => \ap_CS_fsm_reg_n_5_[39]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(40),
      Q => \ap_CS_fsm_reg_n_5_[40]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[41]_i_1_n_5\,
      Q => ap_CS_fsm_state42,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(42),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(43),
      Q => \ap_CS_fsm_reg_n_5_[43]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(44),
      Q => \ap_CS_fsm_reg_n_5_[44]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => sel00,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => \ap_CS_fsm_reg_n_5_[7]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => \ap_CS_fsm_reg_n_5_[8]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000E0E0E0E0E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => clear,
      I2 => ap_rst_n,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => icmp_ln197_fu_638_p2,
      O => \ap_enable_reg_pp0_iter0_i_1__5_n_5\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__5_n_5\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C000A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_5,
      I2 => ap_rst_n,
      I3 => icmp_ln197_fu_638_p2,
      I4 => ap_block_pp0_stage0_subdone,
      O => \ap_enable_reg_pp0_iter1_i_1__5_n_5\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__5_n_5\,
      Q => ap_enable_reg_pp0_iter1_reg_n_5,
      R => '0'
    );
\ap_enable_reg_pp0_iter2_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_5,
      I1 => ap_enable_reg_pp0_iter2_reg_n_5,
      I2 => ap_rst_n,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => clear,
      O => \ap_enable_reg_pp0_iter2_i_1__1_n_5\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__1_n_5\,
      Q => ap_enable_reg_pp0_iter2_reg_n_5,
      R => '0'
    );
grp_depthwise_conv2d_fix_1_fu_447: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv2d_fix_1
     port map (
      A(15) => MemBank_B_U_n_5,
      A(14) => MemBank_B_U_n_6,
      A(13) => MemBank_B_U_n_7,
      A(12) => MemBank_B_U_n_8,
      A(11) => MemBank_B_U_n_9,
      A(10) => MemBank_B_U_n_10,
      A(9) => MemBank_B_U_n_11,
      A(8) => MemBank_B_U_n_12,
      A(7) => MemBank_B_U_n_13,
      A(6) => MemBank_B_U_n_14,
      A(5) => MemBank_B_U_n_15,
      A(4) => MemBank_B_U_n_16,
      A(3) => MemBank_B_U_n_17,
      A(2) => MemBank_B_U_n_18,
      A(1) => MemBank_B_U_n_19,
      A(0) => MemBank_B_U_n_20,
      ADDRARDADDR(6 downto 0) => grp_depthwise_conv2d_fix_1_fu_447_kernel_address0(6 downto 0),
      ADDRBWRADDR(6 downto 0) => grp_depthwise_conv2d_fix_1_fu_447_kernel_address1(6 downto 0),
      B(14) => SeparableConv2D_3_w_s_U_n_5,
      B(13) => SeparableConv2D_3_w_s_U_n_6,
      B(12) => SeparableConv2D_3_w_s_U_n_7,
      B(11) => SeparableConv2D_3_w_s_U_n_8,
      B(10) => SeparableConv2D_3_w_s_U_n_9,
      B(9) => SeparableConv2D_3_w_s_U_n_10,
      B(8) => SeparableConv2D_3_w_s_U_n_11,
      B(7) => SeparableConv2D_3_w_s_U_n_12,
      B(6) => SeparableConv2D_3_w_s_U_n_13,
      B(5) => SeparableConv2D_3_w_s_U_n_14,
      B(4) => SeparableConv2D_3_w_s_U_n_15,
      B(3) => SeparableConv2D_3_w_s_U_n_16,
      B(2) => SeparableConv2D_3_w_s_U_n_17,
      B(1) => SeparableConv2D_3_w_s_U_n_18,
      B(0) => SeparableConv2D_3_w_s_U_n_19,
      D(3 downto 2) => ap_NS_fsm(30 downto 29),
      D(1 downto 0) => ap_NS_fsm(22 downto 21),
      MemBank_A_address01 => MemBank_A_address01,
      MemBank_B_address01 => MemBank_B_address01,
      MemBank_B_address010_out => MemBank_B_address010_out,
      MemBank_B_address011_out => MemBank_B_address011_out,
      MemBank_B_ce01 => MemBank_B_ce01,
      P(10 downto 0) => grp_depthwise_conv2d_fix_1_fu_447_output_r_address0(10 downto 0),
      Q(5) => ap_CS_fsm_state30,
      Q(4) => \ap_CS_fsm_reg_n_5_[28]\,
      Q(3) => ap_CS_fsm_state22,
      Q(2) => \ap_CS_fsm_reg_n_5_[20]\,
      Q(1) => sel00,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => ap_rst_n_inv,
      SeparableConv2D_2_w_s_ce0 => SeparableConv2D_2_w_s_ce0,
      SeparableConv2D_2_w_s_ce1 => SeparableConv2D_2_w_s_ce1,
      SeparableConv2D_3_w_s_ce0 => SeparableConv2D_3_w_s_ce0,
      SeparableConv2D_3_w_s_ce1 => SeparableConv2D_3_w_s_ce1,
      \ap_CS_fsm_reg[5]_0\(0) => ap_CS_fsm_pp0_stage4,
      \ap_CS_fsm_reg[5]_1\ => grp_depthwise_conv2d_fix_1_fu_447_n_44,
      \ap_CS_fsm_reg[5]_2\ => grp_depthwise_conv2d_fix_1_fu_447_n_45,
      \ap_CS_fsm_reg[5]_3\ => grp_depthwise_conv2d_fix_1_fu_447_n_46,
      \ap_CS_fsm_reg[5]_4\(10) => grp_depthwise_conv2d_fix_1_fu_447_n_55,
      \ap_CS_fsm_reg[5]_4\(9) => grp_depthwise_conv2d_fix_1_fu_447_n_56,
      \ap_CS_fsm_reg[5]_4\(8) => grp_depthwise_conv2d_fix_1_fu_447_n_57,
      \ap_CS_fsm_reg[5]_4\(7) => grp_depthwise_conv2d_fix_1_fu_447_n_58,
      \ap_CS_fsm_reg[5]_4\(6) => grp_depthwise_conv2d_fix_1_fu_447_n_59,
      \ap_CS_fsm_reg[5]_4\(5) => grp_depthwise_conv2d_fix_1_fu_447_n_60,
      \ap_CS_fsm_reg[5]_4\(4) => grp_depthwise_conv2d_fix_1_fu_447_n_61,
      \ap_CS_fsm_reg[5]_4\(3) => grp_depthwise_conv2d_fix_1_fu_447_n_62,
      \ap_CS_fsm_reg[5]_4\(2) => grp_depthwise_conv2d_fix_1_fu_447_n_63,
      \ap_CS_fsm_reg[5]_4\(1) => grp_depthwise_conv2d_fix_1_fu_447_n_64,
      \ap_CS_fsm_reg[5]_4\(0) => grp_depthwise_conv2d_fix_1_fu_447_n_65,
      \ap_CS_fsm_reg[6]_0\ => grp_depthwise_conv2d_fix_1_fu_447_n_82,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      d0(15 downto 0) => MemBank_A_d0(15 downto 0),
      data4 => data4,
      grp_depthwise_conv2d_fix_1_fu_447_ap_start_reg => grp_depthwise_conv2d_fix_1_fu_447_ap_start_reg,
      grp_depthwise_conv2d_fix_1_fu_447_input_r_address0(10 downto 0) => grp_depthwise_conv2d_fix_1_fu_447_input_r_address0(10 downto 0),
      grp_depthwise_conv2d_fix_1_fu_447_output_r_ce0 => grp_depthwise_conv2d_fix_1_fu_447_output_r_ce0,
      grp_depthwise_conv2d_fix_2_fu_423_input_r_address1(10 downto 0) => grp_depthwise_conv2d_fix_2_fu_423_input_r_address1(10 downto 0),
      grp_depthwise_conv2d_fix_fu_471_input_r_address1(0) => grp_depthwise_conv2d_fix_fu_471_input_r_address1(0),
      grp_depthwise_conv2d_fix_fu_471_input_r_ce1 => grp_depthwise_conv2d_fix_fu_471_input_r_ce1,
      grp_max_pooling2d_fix16_fu_521_input_r_address1(9 downto 0) => grp_max_pooling2d_fix16_fu_521_input_r_address1(10 downto 1),
      grp_padding2d_fix16_fu_503_output_r_address1(9 downto 0) => grp_padding2d_fix16_fu_503_output_r_address1(10 downto 1),
      \^p\(15) => MemBank_B_U_n_53,
      \^p\(14) => MemBank_B_U_n_54,
      \^p\(13) => MemBank_B_U_n_55,
      \^p\(12) => MemBank_B_U_n_56,
      \^p\(11) => MemBank_B_U_n_57,
      \^p\(10) => MemBank_B_U_n_58,
      \^p\(9) => MemBank_B_U_n_59,
      \^p\(8) => MemBank_B_U_n_60,
      \^p\(7) => MemBank_B_U_n_61,
      \^p\(6) => MemBank_B_U_n_62,
      \^p\(5) => MemBank_B_U_n_63,
      \^p\(4) => MemBank_B_U_n_64,
      \^p\(3) => MemBank_B_U_n_65,
      \^p\(2) => MemBank_B_U_n_66,
      \^p\(1) => MemBank_B_U_n_67,
      \^p\(0) => MemBank_B_U_n_68,
      p_0(14) => grp_depthwise_conv2d_fix_1_fu_447_kernel_q0(15),
      p_0(13 downto 0) => grp_depthwise_conv2d_fix_1_fu_447_kernel_q0(13 downto 0),
      p_1(14) => SeparableConv2D_3_w_s_U_n_20,
      p_1(13) => SeparableConv2D_3_w_s_U_n_21,
      p_1(12) => SeparableConv2D_3_w_s_U_n_22,
      p_1(11) => SeparableConv2D_3_w_s_U_n_23,
      p_1(10) => SeparableConv2D_3_w_s_U_n_24,
      p_1(9) => SeparableConv2D_3_w_s_U_n_25,
      p_1(8) => SeparableConv2D_3_w_s_U_n_26,
      p_1(7) => SeparableConv2D_3_w_s_U_n_27,
      p_1(6) => SeparableConv2D_3_w_s_U_n_28,
      p_1(5) => SeparableConv2D_3_w_s_U_n_29,
      p_1(4) => SeparableConv2D_3_w_s_U_n_30,
      p_1(3) => SeparableConv2D_3_w_s_U_n_31,
      p_1(2) => SeparableConv2D_3_w_s_U_n_32,
      p_1(1) => SeparableConv2D_3_w_s_U_n_33,
      p_1(0) => SeparableConv2D_3_w_s_U_n_34,
      q0(15 downto 0) => MemBank_B_q0(15 downto 0),
      ram_reg_0 => grp_depthwise_conv2d_fix_2_fu_423_n_62,
      ram_reg_0_0 => grp_padding2d_fix16_fu_503_n_10,
      ram_reg_0_1 => grp_depthwise_conv2d_fix_fu_471_n_9,
      ram_reg_0_10 => grp_depthwise_conv2d_fix_fu_471_n_16,
      ram_reg_0_11 => MemBank_A_U_n_13,
      ram_reg_0_12 => MemBank_A_U_n_12,
      ram_reg_0_2 => grp_depthwise_conv2d_fix_fu_471_n_24,
      ram_reg_0_3 => grp_depthwise_conv2d_fix_fu_471_n_23,
      ram_reg_0_4 => grp_depthwise_conv2d_fix_fu_471_n_22,
      ram_reg_0_5 => grp_depthwise_conv2d_fix_fu_471_n_21,
      ram_reg_0_6 => grp_depthwise_conv2d_fix_fu_471_n_20,
      ram_reg_0_7 => grp_depthwise_conv2d_fix_fu_471_n_19,
      ram_reg_0_8 => grp_depthwise_conv2d_fix_fu_471_n_18,
      ram_reg_0_9 => grp_depthwise_conv2d_fix_fu_471_n_17,
      \ram_reg_0_i_37__0\ => grp_depthwise_conv2d_fix_2_fu_423_n_51,
      ram_reg_1 => MemBank_A_U_n_15,
      ram_reg_1_0 => MemBank_A_U_n_14,
      ram_reg_2 => MemBank_A_U_n_17,
      ram_reg_2_0 => MemBank_A_U_n_16,
      ram_reg_3 => MemBank_A_U_n_19,
      ram_reg_3_0 => MemBank_A_U_n_18,
      ram_reg_4 => MemBank_A_U_n_21,
      ram_reg_4_0 => MemBank_A_U_n_20,
      ram_reg_5 => MemBank_A_U_n_23,
      ram_reg_5_0 => MemBank_A_U_n_22,
      ram_reg_6 => MemBank_A_U_n_25,
      ram_reg_6_0 => MemBank_A_U_n_24,
      ram_reg_7 => MemBank_A_U_n_27,
      ram_reg_7_0(15 downto 0) => grp_depthwise_conv2d_fix_2_fu_423_output_r_d0(15 downto 0),
      ram_reg_7_1(15 downto 0) => grp_depthwise_conv2d_fix_fu_471_output_r_d0(15 downto 0),
      ram_reg_7_2 => MemBank_A_U_n_26,
      reg_3551 => reg_3551
    );
grp_depthwise_conv2d_fix_1_fu_447_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_depthwise_conv2d_fix_1_fu_447_n_82,
      Q => grp_depthwise_conv2d_fix_1_fu_447_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_depthwise_conv2d_fix_2_fu_423: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv2d_fix_2
     port map (
      ADDRARDADDR(7 downto 0) => grp_depthwise_conv2d_fix_2_fu_423_kernel_address0(7 downto 0),
      ADDRBWRADDR(7 downto 1) => grp_depthwise_conv2d_fix_2_fu_423_kernel_address1(7 downto 1),
      ADDRBWRADDR(0) => grp_depthwise_conv2d_fix_2_fu_423_n_28,
      B(14) => SeparableConv2D_4_w_s_U_n_5,
      B(13) => SeparableConv2D_4_w_s_U_n_6,
      B(12) => SeparableConv2D_4_w_s_U_n_7,
      B(11) => SeparableConv2D_4_w_s_U_n_8,
      B(10) => SeparableConv2D_4_w_s_U_n_9,
      B(9) => SeparableConv2D_4_w_s_U_n_10,
      B(8) => SeparableConv2D_4_w_s_U_n_11,
      B(7) => SeparableConv2D_4_w_s_U_n_12,
      B(6) => SeparableConv2D_4_w_s_U_n_13,
      B(5) => SeparableConv2D_4_w_s_U_n_14,
      B(4) => SeparableConv2D_4_w_s_U_n_15,
      B(3) => SeparableConv2D_4_w_s_U_n_16,
      B(2) => SeparableConv2D_4_w_s_U_n_17,
      B(1) => SeparableConv2D_4_w_s_U_n_18,
      B(0) => SeparableConv2D_4_w_s_U_n_19,
      D(15 downto 0) => MemBank_B_q1(15 downto 0),
      MemBank_B_address01 => MemBank_B_address01,
      MemBank_B_ce01 => MemBank_B_ce01,
      P(13 downto 0) => grp_depthwise_conv2d_fix_2_fu_423_output_r_address0(13 downto 0),
      Q(6) => ap_CS_fsm_state38,
      Q(5) => \ap_CS_fsm_reg_n_5_[36]\,
      Q(4) => ap_CS_fsm_state30,
      Q(3) => ap_CS_fsm_state22,
      Q(2) => ap_CS_fsm_state14,
      Q(1) => \ap_CS_fsm_reg_n_5_[12]\,
      Q(0) => sel00,
      SS(0) => ap_rst_n_inv,
      SeparableConv2D_1_w_s_ce0 => SeparableConv2D_1_w_s_ce0,
      SeparableConv2D_1_w_s_ce1 => SeparableConv2D_1_w_s_ce1,
      SeparableConv2D_4_w_s_ce0 => SeparableConv2D_4_w_s_ce0,
      SeparableConv2D_4_w_s_ce1 => SeparableConv2D_4_w_s_ce1,
      add_ln40_10_reg_1504_reg_0 => grp_depthwise_conv2d_fix_2_fu_423_n_74,
      add_ln40_10_reg_1504_reg_1 => grp_depthwise_conv2d_fix_2_fu_423_n_75,
      add_ln40_10_reg_1504_reg_2 => grp_depthwise_conv2d_fix_2_fu_423_n_76,
      \add_ln48_9_reg_1559_reg[15]_0\(15 downto 0) => grp_depthwise_conv2d_fix_2_fu_423_output_r_d0(15 downto 0),
      \ap_CS_fsm_reg[1]_0\ => grp_depthwise_conv2d_fix_2_fu_423_n_20,
      \ap_CS_fsm_reg[1]_1\ => grp_depthwise_conv2d_fix_2_fu_423_n_61,
      \ap_CS_fsm_reg[2]_0\ => grp_depthwise_conv2d_fix_2_fu_423_n_63,
      \ap_CS_fsm_reg[2]_1\ => grp_depthwise_conv2d_fix_2_fu_423_n_64,
      \ap_CS_fsm_reg[2]_10\ => grp_depthwise_conv2d_fix_2_fu_423_n_73,
      \ap_CS_fsm_reg[2]_2\ => grp_depthwise_conv2d_fix_2_fu_423_n_65,
      \ap_CS_fsm_reg[2]_3\ => grp_depthwise_conv2d_fix_2_fu_423_n_66,
      \ap_CS_fsm_reg[2]_4\ => grp_depthwise_conv2d_fix_2_fu_423_n_67,
      \ap_CS_fsm_reg[2]_5\ => grp_depthwise_conv2d_fix_2_fu_423_n_68,
      \ap_CS_fsm_reg[2]_6\ => grp_depthwise_conv2d_fix_2_fu_423_n_69,
      \ap_CS_fsm_reg[2]_7\ => grp_depthwise_conv2d_fix_2_fu_423_n_70,
      \ap_CS_fsm_reg[2]_8\ => grp_depthwise_conv2d_fix_2_fu_423_n_71,
      \ap_CS_fsm_reg[2]_9\ => grp_depthwise_conv2d_fix_2_fu_423_n_72,
      \ap_CS_fsm_reg[37]\ => grp_depthwise_conv2d_fix_2_fu_423_n_51,
      \ap_CS_fsm_reg[37]_0\(3 downto 2) => ap_NS_fsm(38 downto 37),
      \ap_CS_fsm_reg[37]_0\(1 downto 0) => ap_NS_fsm(14 downto 13),
      \ap_CS_fsm_reg[4]_0\ => grp_depthwise_conv2d_fix_2_fu_423_n_62,
      \ap_CS_fsm_reg[5]_0\(0) => ap_CS_fsm_pp0_stage4_0,
      \ap_CS_fsm_reg[6]_0\ => grp_depthwise_conv2d_fix_2_fu_423_n_77,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      data4 => data4,
      grp_depthwise_conv2d_fix_1_fu_447_output_r_ce0 => grp_depthwise_conv2d_fix_1_fu_447_output_r_ce0,
      grp_depthwise_conv2d_fix_2_fu_423_ap_start_reg => grp_depthwise_conv2d_fix_2_fu_423_ap_start_reg,
      grp_depthwise_conv2d_fix_2_fu_423_input_r_address1(13 downto 0) => grp_depthwise_conv2d_fix_2_fu_423_input_r_address1(13 downto 0),
      \^p\(14) => grp_depthwise_conv2d_fix_2_fu_423_kernel_q1(15),
      \^p\(13 downto 0) => grp_depthwise_conv2d_fix_2_fu_423_kernel_q1(13 downto 0),
      p_0(14) => grp_depthwise_conv2d_fix_2_fu_423_kernel_q0(15),
      p_0(13 downto 0) => grp_depthwise_conv2d_fix_2_fu_423_kernel_q0(13 downto 0),
      p_1(14) => SeparableConv2D_4_w_s_U_n_20,
      p_1(13) => SeparableConv2D_4_w_s_U_n_21,
      p_1(12) => SeparableConv2D_4_w_s_U_n_22,
      p_1(11) => SeparableConv2D_4_w_s_U_n_23,
      p_1(10) => SeparableConv2D_4_w_s_U_n_24,
      p_1(9) => SeparableConv2D_4_w_s_U_n_25,
      p_1(8) => SeparableConv2D_4_w_s_U_n_26,
      p_1(7) => SeparableConv2D_4_w_s_U_n_27,
      p_1(6) => SeparableConv2D_4_w_s_U_n_28,
      p_1(5) => SeparableConv2D_4_w_s_U_n_29,
      p_1(4) => SeparableConv2D_4_w_s_U_n_30,
      p_1(3) => SeparableConv2D_4_w_s_U_n_31,
      p_1(2) => SeparableConv2D_4_w_s_U_n_32,
      p_1(1) => SeparableConv2D_4_w_s_U_n_33,
      p_1(0) => SeparableConv2D_4_w_s_U_n_34,
      q0(15 downto 0) => MemBank_B_q0(15 downto 0)
    );
grp_depthwise_conv2d_fix_2_fu_423_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_depthwise_conv2d_fix_2_fu_423_n_77,
      Q => grp_depthwise_conv2d_fix_2_fu_423_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_depthwise_conv2d_fix_fu_471: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv2d_fix
     port map (
      ADDRBWRADDR(2) => grp_depthwise_conv2d_fix_fu_471_n_13,
      ADDRBWRADDR(1) => grp_depthwise_conv2d_fix_fu_471_n_14,
      ADDRBWRADDR(0) => grp_depthwise_conv2d_fix_fu_471_n_15,
      D(1 downto 0) => ap_NS_fsm(6 downto 5),
      MemBank_B_address01 => MemBank_B_address01,
      P(13 downto 0) => grp_depthwise_conv2d_fix_2_fu_423_output_r_address0(13 downto 0),
      Q(3) => ap_CS_fsm_state30,
      Q(2) => ap_CS_fsm_state22,
      Q(1) => sel00,
      Q(0) => ap_CS_fsm_state5,
      SS(0) => ap_rst_n_inv,
      WEA(1) => grp_depthwise_conv2d_fix_fu_471_n_25,
      WEA(0) => grp_depthwise_conv2d_fix_fu_471_n_26,
      \add_ln40_7_reg_1567_reg[10]_0\ => grp_depthwise_conv2d_fix_fu_471_n_10,
      \add_ln48_8_reg_1709_reg[15]_0\(15 downto 0) => grp_depthwise_conv2d_fix_fu_471_output_r_d0(15 downto 0),
      \add_ln48_reg_1572_pp0_iter1_reg_reg[0]_0\ => grp_depthwise_conv2d_fix_fu_471_n_55,
      \add_ln48_reg_1572_pp0_iter1_reg_reg[10]_0\ => grp_depthwise_conv2d_fix_fu_471_n_42,
      \add_ln48_reg_1572_pp0_iter1_reg_reg[10]_1\ => grp_depthwise_conv2d_fix_fu_471_n_43,
      \add_ln48_reg_1572_pp0_iter1_reg_reg[10]_2\ => grp_depthwise_conv2d_fix_fu_471_n_44,
      \add_ln48_reg_1572_pp0_iter1_reg_reg[10]_3\ => grp_depthwise_conv2d_fix_fu_471_n_45,
      \add_ln48_reg_1572_pp0_iter1_reg_reg[1]_0\ => grp_depthwise_conv2d_fix_fu_471_n_54,
      \add_ln48_reg_1572_pp0_iter1_reg_reg[2]_0\ => grp_depthwise_conv2d_fix_fu_471_n_53,
      \add_ln48_reg_1572_pp0_iter1_reg_reg[3]_0\ => grp_depthwise_conv2d_fix_fu_471_n_52,
      \add_ln48_reg_1572_pp0_iter1_reg_reg[4]_0\ => grp_depthwise_conv2d_fix_fu_471_n_51,
      \add_ln48_reg_1572_pp0_iter1_reg_reg[5]_0\ => grp_depthwise_conv2d_fix_fu_471_n_50,
      \add_ln48_reg_1572_pp0_iter1_reg_reg[6]_0\ => grp_depthwise_conv2d_fix_fu_471_n_49,
      \add_ln48_reg_1572_pp0_iter1_reg_reg[7]_0\ => grp_depthwise_conv2d_fix_fu_471_n_48,
      \add_ln48_reg_1572_pp0_iter1_reg_reg[8]_0\ => grp_depthwise_conv2d_fix_fu_471_n_47,
      \add_ln48_reg_1572_pp0_iter1_reg_reg[9]_0\ => grp_depthwise_conv2d_fix_fu_471_n_46,
      \ap_CS_fsm_reg[5]_0\ => grp_depthwise_conv2d_fix_fu_471_n_5,
      \ap_CS_fsm_reg[5]_1\ => grp_depthwise_conv2d_fix_fu_471_n_8,
      \ap_CS_fsm_reg[5]_10\ => grp_depthwise_conv2d_fix_fu_471_n_23,
      \ap_CS_fsm_reg[5]_11\ => grp_depthwise_conv2d_fix_fu_471_n_24,
      \ap_CS_fsm_reg[5]_12\(1) => grp_depthwise_conv2d_fix_fu_471_n_27,
      \ap_CS_fsm_reg[5]_12\(0) => grp_depthwise_conv2d_fix_fu_471_n_28,
      \ap_CS_fsm_reg[5]_13\ => grp_depthwise_conv2d_fix_fu_471_n_29,
      \ap_CS_fsm_reg[5]_14\ => grp_depthwise_conv2d_fix_fu_471_n_30,
      \ap_CS_fsm_reg[5]_15\ => grp_depthwise_conv2d_fix_fu_471_n_31,
      \ap_CS_fsm_reg[5]_16\ => grp_depthwise_conv2d_fix_fu_471_n_32,
      \ap_CS_fsm_reg[5]_17\ => grp_depthwise_conv2d_fix_fu_471_n_33,
      \ap_CS_fsm_reg[5]_18\ => grp_depthwise_conv2d_fix_fu_471_n_34,
      \ap_CS_fsm_reg[5]_19\ => grp_depthwise_conv2d_fix_fu_471_n_35,
      \ap_CS_fsm_reg[5]_2\ => grp_depthwise_conv2d_fix_fu_471_n_9,
      \ap_CS_fsm_reg[5]_20\ => grp_depthwise_conv2d_fix_fu_471_n_36,
      \ap_CS_fsm_reg[5]_21\ => grp_depthwise_conv2d_fix_fu_471_n_37,
      \ap_CS_fsm_reg[5]_22\ => grp_depthwise_conv2d_fix_fu_471_n_38,
      \ap_CS_fsm_reg[5]_23\ => grp_depthwise_conv2d_fix_fu_471_n_39,
      \ap_CS_fsm_reg[5]_24\ => grp_depthwise_conv2d_fix_fu_471_n_40,
      \ap_CS_fsm_reg[5]_3\ => grp_depthwise_conv2d_fix_fu_471_n_16,
      \ap_CS_fsm_reg[5]_4\ => grp_depthwise_conv2d_fix_fu_471_n_17,
      \ap_CS_fsm_reg[5]_5\ => grp_depthwise_conv2d_fix_fu_471_n_18,
      \ap_CS_fsm_reg[5]_6\ => grp_depthwise_conv2d_fix_fu_471_n_19,
      \ap_CS_fsm_reg[5]_7\ => grp_depthwise_conv2d_fix_fu_471_n_20,
      \ap_CS_fsm_reg[5]_8\ => grp_depthwise_conv2d_fix_fu_471_n_21,
      \ap_CS_fsm_reg[5]_9\ => grp_depthwise_conv2d_fix_fu_471_n_22,
      \ap_CS_fsm_reg[6]_0\ => grp_depthwise_conv2d_fix_fu_471_n_41,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      grp_depthwise_conv2d_fix_1_fu_447_input_r_address0(10 downto 0) => grp_depthwise_conv2d_fix_1_fu_447_input_r_address0(10 downto 0),
      grp_depthwise_conv2d_fix_2_fu_423_input_r_address1(2 downto 0) => grp_depthwise_conv2d_fix_2_fu_423_input_r_address1(13 downto 11),
      grp_depthwise_conv2d_fix_fu_471_ap_start_reg => grp_depthwise_conv2d_fix_fu_471_ap_start_reg,
      grp_depthwise_conv2d_fix_fu_471_input_r_ce1 => grp_depthwise_conv2d_fix_fu_471_input_r_ce1,
      \^p\(15) => MemBank_B_U_n_85,
      \^p\(14) => MemBank_B_U_n_86,
      \^p\(13) => MemBank_B_U_n_87,
      \^p\(12) => MemBank_B_U_n_88,
      \^p\(11) => MemBank_B_U_n_89,
      \^p\(10) => MemBank_B_U_n_90,
      \^p\(9) => MemBank_B_U_n_91,
      \^p\(8) => MemBank_B_U_n_92,
      \^p\(7) => MemBank_B_U_n_93,
      \^p\(6) => MemBank_B_U_n_94,
      \^p\(5) => MemBank_B_U_n_95,
      \^p\(4) => MemBank_B_U_n_96,
      \^p\(3) => MemBank_B_U_n_97,
      \^p\(2) => MemBank_B_U_n_98,
      \^p\(1) => MemBank_B_U_n_99,
      \^p\(0) => MemBank_B_U_n_100,
      p_0(15) => MemBank_B_U_n_69,
      p_0(14) => MemBank_B_U_n_70,
      p_0(13) => MemBank_B_U_n_71,
      p_0(12) => MemBank_B_U_n_72,
      p_0(11) => MemBank_B_U_n_73,
      p_0(10) => MemBank_B_U_n_74,
      p_0(9) => MemBank_B_U_n_75,
      p_0(8) => MemBank_B_U_n_76,
      p_0(7) => MemBank_B_U_n_77,
      p_0(6) => MemBank_B_U_n_78,
      p_0(5) => MemBank_B_U_n_79,
      p_0(4) => MemBank_B_U_n_80,
      p_0(3) => MemBank_B_U_n_81,
      p_0(2) => MemBank_B_U_n_82,
      p_0(1) => MemBank_B_U_n_83,
      p_0(0) => MemBank_B_U_n_84,
      ram_reg_0 => MemBank_A_U_n_11,
      ram_reg_0_0 => MemBank_B_U_n_135,
      ram_reg_0_1 => grp_padding2d_fix16_fu_503_n_11,
      ram_reg_0_10 => grp_depthwise_conv2d_fix_2_fu_423_n_68,
      ram_reg_0_11 => grp_depthwise_conv2d_fix_2_fu_423_n_69,
      ram_reg_0_12 => grp_depthwise_conv2d_fix_2_fu_423_n_70,
      ram_reg_0_13 => grp_depthwise_conv2d_fix_2_fu_423_n_71,
      ram_reg_0_14 => grp_depthwise_conv2d_fix_2_fu_423_n_72,
      ram_reg_0_15 => grp_depthwise_conv2d_fix_2_fu_423_n_73,
      ram_reg_0_16(10 downto 0) => grp_depthwise_conv2d_fix_1_fu_447_output_r_address0(10 downto 0),
      ram_reg_0_2 => grp_padding2d_fix16_fu_503_n_12,
      ram_reg_0_3 => grp_padding2d_fix16_fu_503_n_13,
      ram_reg_0_4 => grp_depthwise_conv2d_fix_1_fu_447_n_45,
      ram_reg_0_5 => grp_depthwise_conv2d_fix_2_fu_423_n_63,
      ram_reg_0_6 => grp_depthwise_conv2d_fix_2_fu_423_n_64,
      ram_reg_0_7 => grp_depthwise_conv2d_fix_2_fu_423_n_65,
      ram_reg_0_8 => grp_depthwise_conv2d_fix_2_fu_423_n_66,
      ram_reg_0_9 => grp_depthwise_conv2d_fix_2_fu_423_n_67,
      ram_reg_0_i_19 => grp_depthwise_conv2d_fix_2_fu_423_n_61,
      ram_reg_0_i_19_0 => MemBank_A_U_n_7,
      ram_reg_0_i_19_1 => grp_pointwise_conv2d_fix_3_fu_485_n_5,
      ram_reg_2 => grp_depthwise_conv2d_fix_1_fu_447_n_46,
      ram_reg_2_0 => MemBank_A_U_n_5,
      ram_reg_2_1 => grp_up_sampling2d_fix16_fu_548_n_5,
      \zext_ln40_1_reg_1505_reg[0]_0\(0) => grp_depthwise_conv2d_fix_fu_471_input_r_address1(0)
    );
grp_depthwise_conv2d_fix_fu_471_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_depthwise_conv2d_fix_fu_471_n_41,
      Q => grp_depthwise_conv2d_fix_fu_471_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_max_pooling2d_fix16_fu_521: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_pooling2d_fix16
     port map (
      CO(0) => MemBank_B_U_n_101,
      D(3 downto 2) => ap_NS_fsm(18 downto 17),
      D(1 downto 0) => ap_NS_fsm(10 downto 9),
      MemBank_A_address01 => MemBank_A_address01,
      MemBank_B_address010_out => MemBank_B_address010_out,
      MemBank_B_address011_out => MemBank_B_address011_out,
      Q(7) => \ap_CS_fsm_reg_n_5_[39]\,
      Q(6) => ap_CS_fsm_state34,
      Q(5) => ap_CS_fsm_state26,
      Q(4) => ap_CS_fsm_state18,
      Q(3) => \ap_CS_fsm_reg_n_5_[16]\,
      Q(2) => ap_CS_fsm_state10,
      Q(1) => \ap_CS_fsm_reg_n_5_[8]\,
      Q(0) => \ap_CS_fsm_reg_n_5_[7]\,
      S(3) => grp_max_pooling2d_fix16_fu_521_n_36,
      S(2) => grp_max_pooling2d_fix16_fu_521_n_37,
      S(1) => grp_max_pooling2d_fix16_fu_521_n_38,
      S(0) => grp_max_pooling2d_fix16_fu_521_n_39,
      SS(0) => ap_rst_n_inv,
      add_ln36_reg_882_reg_0 => grp_max_pooling2d_fix16_fu_521_n_64,
      add_ln36_reg_882_reg_1 => grp_max_pooling2d_fix16_fu_521_n_65,
      add_ln36_reg_882_reg_10 => grp_max_pooling2d_fix16_fu_521_n_74,
      add_ln36_reg_882_reg_11 => grp_max_pooling2d_fix16_fu_521_n_75,
      add_ln36_reg_882_reg_2 => grp_max_pooling2d_fix16_fu_521_n_66,
      add_ln36_reg_882_reg_3 => grp_max_pooling2d_fix16_fu_521_n_67,
      add_ln36_reg_882_reg_4 => grp_max_pooling2d_fix16_fu_521_n_68,
      add_ln36_reg_882_reg_5 => grp_max_pooling2d_fix16_fu_521_n_69,
      add_ln36_reg_882_reg_6 => grp_max_pooling2d_fix16_fu_521_n_70,
      add_ln36_reg_882_reg_7 => grp_max_pooling2d_fix16_fu_521_n_71,
      add_ln36_reg_882_reg_8 => grp_max_pooling2d_fix16_fu_521_n_72,
      add_ln36_reg_882_reg_9 => grp_max_pooling2d_fix16_fu_521_n_73,
      \add_ln47_reg_1030_pp1_iter3_reg_reg[0]\ => grp_max_pooling2d_fix16_fu_521_n_45,
      \add_ln47_reg_1030_pp1_iter3_reg_reg[1]\ => grp_max_pooling2d_fix16_fu_521_n_46,
      \add_ln47_reg_1030_pp1_iter3_reg_reg[2]\ => grp_max_pooling2d_fix16_fu_521_n_47,
      \add_ln47_reg_1030_pp1_iter3_reg_reg[3]\ => grp_max_pooling2d_fix16_fu_521_n_48,
      \add_ln47_reg_1030_pp1_iter3_reg_reg[4]\ => grp_max_pooling2d_fix16_fu_521_n_49,
      \add_ln47_reg_1030_pp1_iter3_reg_reg[5]\ => grp_max_pooling2d_fix16_fu_521_n_50,
      \add_ln47_reg_1030_pp1_iter3_reg_reg[6]\ => grp_max_pooling2d_fix16_fu_521_n_51,
      \add_ln47_reg_1030_pp1_iter3_reg_reg[7]\ => grp_max_pooling2d_fix16_fu_521_n_52,
      \add_ln47_reg_1030_pp1_iter3_reg_reg[8]\ => grp_max_pooling2d_fix16_fu_521_n_53,
      \add_ln47_reg_1030_pp1_iter3_reg_reg[9]\ => grp_max_pooling2d_fix16_fu_521_n_54,
      \ap_CS_fsm_reg[5]_0\ => grp_max_pooling2d_fix16_fu_521_n_77,
      \ap_CS_fsm_reg[7]\ => grp_max_pooling2d_fix16_fu_521_n_44,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter3_reg_0 => grp_max_pooling2d_fix16_fu_521_n_76,
      ap_enable_reg_pp1_iter4_reg => grp_max_pooling2d_fix16_fu_521_n_59,
      ap_rst_n => ap_rst_n,
      grp_max_pooling2d_fix16_fu_521_ap_start_reg => grp_max_pooling2d_fix16_fu_521_ap_start_reg,
      grp_max_pooling2d_fix16_fu_521_input_r_address1(13 downto 0) => grp_max_pooling2d_fix16_fu_521_input_r_address1(13 downto 0),
      grp_max_pooling2d_fix16_fu_521_input_r_ce1 => grp_max_pooling2d_fix16_fu_521_input_r_ce1,
      grp_padding2d_fix16_fu_503_output_r_address0(9 downto 0) => grp_padding2d_fix16_fu_503_output_r_address0(9 downto 0),
      grp_padding2d_fix16_fu_503_output_r_ce0 => grp_padding2d_fix16_fu_503_output_r_ce0,
      input_data_data_V_0_ack_out => input_data_data_V_0_ack_out,
      input_r_address0(11 downto 0) => grp_pointwise_conv2d_fix_4_fu_497_input_r_address0(11 downto 0),
      output_r_ce0 => grp_up_sampling2d_fix16_fu_548_output_r_ce0,
      q0(15 downto 0) => MemBank_B_q0(15 downto 0),
      ram_reg_0 => grp_pointwise_conv2d_fix_fu_542_n_24,
      ram_reg_0_0 => grp_depthwise_conv2d_fix_fu_471_n_8,
      ram_reg_0_1 => MemBank_A_U_n_7,
      ram_reg_0_2 => grp_pointwise_conv2d_fix_4_fu_497_n_8,
      ram_reg_0_3(9 downto 0) => grp_pointwise_conv2d_fix_4_fu_497_output_r_address0(9 downto 0),
      ram_reg_0_4 => grp_padding2d_fix16_fu_503_n_6,
      ram_reg_0_5 => grp_pointwise_conv2d_fix_4_fu_497_n_12,
      ram_reg_0_6 => grp_pointwise_conv2d_fix_4_fu_497_output_r_ce0,
      ram_reg_0_7(11 downto 0) => grp_padding2d_fix16_fu_503_input_r_address0(11 downto 0),
      ram_reg_0_i_43 => grp_padding2d_fix16_fu_503_n_9,
      ram_reg_0_i_45 => grp_padding2d_fix16_fu_503_n_8,
      ram_reg_0_i_46 => grp_padding2d_fix16_fu_503_n_7,
      \reg_235_reg[14]_0\(3) => grp_max_pooling2d_fix16_fu_521_n_40,
      \reg_235_reg[14]_0\(2) => grp_max_pooling2d_fix16_fu_521_n_41,
      \reg_235_reg[14]_0\(1) => grp_max_pooling2d_fix16_fu_521_n_42,
      \reg_235_reg[14]_0\(0) => grp_max_pooling2d_fix16_fu_521_n_43,
      \reg_235_reg[15]_0\(15 downto 0) => reg_235(15 downto 0),
      \reg_235_reg[15]_1\(15 downto 0) => MemBank_B_q1(15 downto 0),
      \select_ln31_2_reg_887_reg[10]_0\ => grp_max_pooling2d_fix16_fu_521_n_55,
      \select_ln31_2_reg_887_reg[11]_0\ => grp_max_pooling2d_fix16_fu_521_n_56,
      \select_ln31_2_reg_887_reg[12]_0\ => grp_max_pooling2d_fix16_fu_521_n_57,
      \select_ln31_2_reg_887_reg[13]_0\ => grp_max_pooling2d_fix16_fu_521_n_58,
      \select_ln31_2_reg_887_reg[13]_1\(0) => MemBank_B_U_n_102
    );
grp_max_pooling2d_fix16_fu_521_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_max_pooling2d_fix16_fu_521_n_77,
      Q => grp_max_pooling2d_fix16_fu_521_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_padding2d_fix16_fu_503: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_padding2d_fix16
     port map (
      D(9 downto 8) => ap_NS_fsm(36 downto 35),
      D(7 downto 6) => ap_NS_fsm(28 downto 27),
      D(5 downto 4) => ap_NS_fsm(20 downto 19),
      D(3 downto 2) => ap_NS_fsm(12 downto 11),
      D(1 downto 0) => ap_NS_fsm(4 downto 3),
      MemBank_B_address010_out => MemBank_B_address010_out,
      MemBank_B_address011_out => MemBank_B_address011_out,
      Q(10) => \ap_CS_fsm_reg_n_5_[39]\,
      Q(9) => ap_CS_fsm_state36,
      Q(8) => \ap_CS_fsm_reg_n_5_[34]\,
      Q(7) => ap_CS_fsm_state28,
      Q(6) => \ap_CS_fsm_reg_n_5_[26]\,
      Q(5) => ap_CS_fsm_state20,
      Q(4) => \ap_CS_fsm_reg_n_5_[18]\,
      Q(3) => ap_CS_fsm_state12,
      Q(2) => \ap_CS_fsm_reg_n_5_[10]\,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => \ap_CS_fsm_reg_n_5_[2]\,
      SS(0) => ap_rst_n_inv,
      WEBWE(1) => grp_padding2d_fix16_fu_503_n_28,
      WEBWE(0) => grp_padding2d_fix16_fu_503_n_29,
      \ap_CS_fsm_reg[6]_0\ => grp_padding2d_fix16_fu_503_n_32,
      \ap_CS_fsm_reg[6]_1\ => grp_padding2d_fix16_fu_503_n_33,
      \ap_CS_fsm_reg[6]_10\ => grp_padding2d_fix16_fu_503_n_42,
      \ap_CS_fsm_reg[6]_11\ => grp_padding2d_fix16_fu_503_n_43,
      \ap_CS_fsm_reg[6]_12\ => grp_padding2d_fix16_fu_503_n_44,
      \ap_CS_fsm_reg[6]_13\ => grp_padding2d_fix16_fu_503_n_45,
      \ap_CS_fsm_reg[6]_14\ => grp_padding2d_fix16_fu_503_n_46,
      \ap_CS_fsm_reg[6]_15\ => grp_padding2d_fix16_fu_503_n_47,
      \ap_CS_fsm_reg[6]_2\ => grp_padding2d_fix16_fu_503_n_34,
      \ap_CS_fsm_reg[6]_3\ => grp_padding2d_fix16_fu_503_n_35,
      \ap_CS_fsm_reg[6]_4\ => grp_padding2d_fix16_fu_503_n_36,
      \ap_CS_fsm_reg[6]_5\ => grp_padding2d_fix16_fu_503_n_37,
      \ap_CS_fsm_reg[6]_6\ => grp_padding2d_fix16_fu_503_n_38,
      \ap_CS_fsm_reg[6]_7\ => grp_padding2d_fix16_fu_503_n_39,
      \ap_CS_fsm_reg[6]_8\ => grp_padding2d_fix16_fu_503_n_40,
      \ap_CS_fsm_reg[6]_9\ => grp_padding2d_fix16_fu_503_n_41,
      \ap_CS_fsm_reg[7]_0\ => grp_padding2d_fix16_fu_503_n_5,
      \ap_CS_fsm_reg[7]_1\(1) => grp_padding2d_fix16_fu_503_n_30,
      \ap_CS_fsm_reg[7]_1\(0) => grp_padding2d_fix16_fu_503_n_31,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      grp_max_pooling2d_fix16_fu_521_input_r_address1(3 downto 1) => grp_max_pooling2d_fix16_fu_521_input_r_address1(13 downto 11),
      grp_max_pooling2d_fix16_fu_521_input_r_address1(0) => grp_max_pooling2d_fix16_fu_521_input_r_address1(0),
      grp_max_pooling2d_fix16_fu_521_input_r_ce1 => grp_max_pooling2d_fix16_fu_521_input_r_ce1,
      grp_padding2d_fix16_fu_503_ap_start_reg => grp_padding2d_fix16_fu_503_ap_start_reg,
      grp_padding2d_fix16_fu_503_ap_start_reg0 => grp_padding2d_fix16_fu_503_ap_start_reg0,
      grp_padding2d_fix16_fu_503_ap_start_reg_reg => grp_padding2d_fix16_fu_503_n_48,
      grp_padding2d_fix16_fu_503_input_r_ce0 => grp_padding2d_fix16_fu_503_input_r_ce0,
      grp_padding2d_fix16_fu_503_output_r_address0(9 downto 0) => grp_padding2d_fix16_fu_503_output_r_address0(9 downto 0),
      grp_padding2d_fix16_fu_503_output_r_address1(9 downto 0) => grp_padding2d_fix16_fu_503_output_r_address1(10 downto 1),
      grp_padding2d_fix16_fu_503_output_r_ce0 => grp_padding2d_fix16_fu_503_output_r_ce0,
      grp_padding2d_fix16_fu_503_output_r_we0 => grp_padding2d_fix16_fu_503_output_r_we0,
      \i_count_2_reg_297_reg[12]_0\ => grp_padding2d_fix16_fu_503_n_27,
      \i_count_2_reg_297_reg[13]_0\ => grp_padding2d_fix16_fu_503_n_14,
      input_r_address0(11 downto 0) => grp_padding2d_fix16_fu_503_input_r_address0(11 downto 0),
      \o_count_1_reg_232_reg[10]_0\ => grp_padding2d_fix16_fu_503_n_6,
      \o_count_1_reg_232_reg[11]_0\ => grp_padding2d_fix16_fu_503_n_7,
      \o_count_1_reg_232_reg[12]_0\ => grp_padding2d_fix16_fu_503_n_8,
      \o_count_1_reg_232_reg[13]_0\ => grp_padding2d_fix16_fu_503_n_9,
      \o_count_5_reg_307_reg[0]_0\ => grp_padding2d_fix16_fu_503_n_10,
      \o_count_5_reg_307_reg[11]_0\ => grp_padding2d_fix16_fu_503_n_11,
      \o_count_5_reg_307_reg[12]_0\ => grp_padding2d_fix16_fu_503_n_12,
      \o_count_5_reg_307_reg[13]_0\ => grp_padding2d_fix16_fu_503_n_13,
      q0(15 downto 0) => MemBank_A_q0(15 downto 0),
      ram_reg_0 => grp_depthwise_conv2d_fix_1_fu_447_n_44,
      ram_reg_0_0(1 downto 0) => grp_pointwise_conv2d_fix_4_fu_497_input_r_address0(13 downto 12)
    );
grp_padding2d_fix16_fu_503_ap_start_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[34]\,
      I1 => \ap_CS_fsm_reg_n_5_[18]\,
      I2 => \ap_CS_fsm_reg_n_5_[26]\,
      I3 => \ap_CS_fsm_reg_n_5_[10]\,
      I4 => \ap_CS_fsm_reg_n_5_[2]\,
      O => grp_padding2d_fix16_fu_503_ap_start_reg0
    );
grp_padding2d_fix16_fu_503_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_padding2d_fix16_fu_503_n_48,
      Q => grp_padding2d_fix16_fu_503_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_pointwise_conv2d_fix_1_fu_479: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_1
     port map (
      D(1 downto 0) => ap_NS_fsm(16 downto 15),
      Q(3) => \ap_CS_fsm_reg_n_5_[31]\,
      Q(2) => \ap_CS_fsm_reg_n_5_[23]\,
      Q(1) => ap_CS_fsm_state16,
      Q(0) => ap_CS_fsm_state15,
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[14]\ => grp_pointwise_conv2d_fix_1_fu_479_n_7,
      \ap_CS_fsm_reg[31]\ => grp_pointwise_conv2d_fix_1_fu_479_n_9,
      \ap_CS_fsm_reg[31]_0\ => grp_pointwise_conv2d_fix_1_fu_479_n_10,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      grp_pointwise_conv2d_fix_1_fu_479_ap_start_reg => grp_pointwise_conv2d_fix_1_fu_479_ap_start_reg,
      input_r_address0(12) => grp_pointwise_conv2d_fix_1_fu_479_input_r_address0(13),
      input_r_address0(11 downto 0) => grp_pointwise_conv2d_fix_1_fu_479_input_r_address0(11 downto 0),
      output_r_ce0 => grp_pointwise_conv2d_fix_1_fu_479_output_r_ce0,
      q0(15 downto 0) => MemBank_A_q0(15 downto 0),
      sext_ln47_2_fu_1411_p1(11) => grp_pointwise_conv2d_fix_1_fu_479_output_r_address0(13),
      sext_ln47_2_fu_1411_p1(10 downto 0) => grp_pointwise_conv2d_fix_1_fu_479_output_r_address0(10 downto 0),
      trunc_ln46_fu_1378_p1(16) => trunc_ln46_fu_1378_p1(23),
      trunc_ln46_fu_1378_p1(15 downto 0) => trunc_ln46_fu_1378_p1(15 downto 0)
    );
grp_pointwise_conv2d_fix_1_fu_479_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_pointwise_conv2d_fix_1_fu_479_n_7,
      Q => grp_pointwise_conv2d_fix_1_fu_479_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_pointwise_conv2d_fix_2_fu_491: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_2
     port map (
      ADDRARDADDR(13) => grp_pointwise_conv2d_fix_2_fu_491_n_6,
      ADDRARDADDR(12) => grp_pointwise_conv2d_fix_2_fu_491_n_7,
      ADDRARDADDR(11) => grp_pointwise_conv2d_fix_2_fu_491_n_8,
      ADDRARDADDR(10) => grp_pointwise_conv2d_fix_2_fu_491_n_9,
      ADDRARDADDR(9) => grp_pointwise_conv2d_fix_2_fu_491_n_10,
      ADDRARDADDR(8) => grp_pointwise_conv2d_fix_2_fu_491_n_11,
      ADDRARDADDR(7) => grp_pointwise_conv2d_fix_2_fu_491_n_12,
      ADDRARDADDR(6) => grp_pointwise_conv2d_fix_2_fu_491_n_13,
      ADDRARDADDR(5) => grp_pointwise_conv2d_fix_2_fu_491_n_14,
      ADDRARDADDR(4) => grp_pointwise_conv2d_fix_2_fu_491_n_15,
      ADDRARDADDR(3) => grp_pointwise_conv2d_fix_2_fu_491_n_16,
      ADDRARDADDR(2) => grp_pointwise_conv2d_fix_2_fu_491_n_17,
      ADDRARDADDR(1) => grp_pointwise_conv2d_fix_2_fu_491_n_18,
      ADDRARDADDR(0) => grp_pointwise_conv2d_fix_2_fu_491_n_19,
      D(1 downto 0) => ap_NS_fsm(24 downto 23),
      MemBank_A_address01 => MemBank_A_address01,
      MemBank_B_address010_out => MemBank_B_address010_out,
      Q(8) => \ap_CS_fsm_reg_n_5_[40]\,
      Q(7) => \ap_CS_fsm_reg_n_5_[39]\,
      Q(6) => ap_CS_fsm_state34,
      Q(5) => \ap_CS_fsm_reg_n_5_[31]\,
      Q(4) => ap_CS_fsm_state26,
      Q(3) => \ap_CS_fsm_reg_n_5_[23]\,
      Q(2) => ap_CS_fsm_state23,
      Q(1) => ap_CS_fsm_state16,
      Q(0) => \ap_CS_fsm_reg_n_5_[7]\,
      SS(0) => ap_rst_n_inv,
      WEA(1) => grp_pointwise_conv2d_fix_2_fu_491_n_36,
      WEA(0) => grp_pointwise_conv2d_fix_2_fu_491_n_37,
      \ap_CS_fsm_reg[25]\ => grp_pointwise_conv2d_fix_2_fu_491_n_5,
      \ap_CS_fsm_reg[25]_0\(13) => grp_pointwise_conv2d_fix_2_fu_491_n_22,
      \ap_CS_fsm_reg[25]_0\(12) => grp_pointwise_conv2d_fix_2_fu_491_n_23,
      \ap_CS_fsm_reg[25]_0\(11) => grp_pointwise_conv2d_fix_2_fu_491_n_24,
      \ap_CS_fsm_reg[25]_0\(10) => grp_pointwise_conv2d_fix_2_fu_491_n_25,
      \ap_CS_fsm_reg[25]_0\(9) => grp_pointwise_conv2d_fix_2_fu_491_n_26,
      \ap_CS_fsm_reg[25]_0\(8) => grp_pointwise_conv2d_fix_2_fu_491_n_27,
      \ap_CS_fsm_reg[25]_0\(7) => grp_pointwise_conv2d_fix_2_fu_491_n_28,
      \ap_CS_fsm_reg[25]_0\(6) => grp_pointwise_conv2d_fix_2_fu_491_n_29,
      \ap_CS_fsm_reg[25]_0\(5) => grp_pointwise_conv2d_fix_2_fu_491_n_30,
      \ap_CS_fsm_reg[25]_0\(4) => grp_pointwise_conv2d_fix_2_fu_491_n_31,
      \ap_CS_fsm_reg[25]_0\(3) => grp_pointwise_conv2d_fix_2_fu_491_n_32,
      \ap_CS_fsm_reg[25]_0\(2) => grp_pointwise_conv2d_fix_2_fu_491_n_33,
      \ap_CS_fsm_reg[25]_0\(1) => grp_pointwise_conv2d_fix_2_fu_491_n_34,
      \ap_CS_fsm_reg[25]_0\(0) => grp_pointwise_conv2d_fix_2_fu_491_n_35,
      \ap_CS_fsm_reg[39]\(1) => grp_pointwise_conv2d_fix_2_fu_491_n_38,
      \ap_CS_fsm_reg[39]\(0) => grp_pointwise_conv2d_fix_2_fu_491_n_39,
      \ap_CS_fsm_reg[4]_0\ => grp_pointwise_conv2d_fix_2_fu_491_n_41,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      grp_pointwise_conv2d_fix_2_fu_491_ap_start_reg => grp_pointwise_conv2d_fix_2_fu_491_ap_start_reg,
      input_r_address0(0) => grp_up_sampling2d_fix16_fu_548_input_r_address0(11),
      \out_d_0_reg_336_reg[3]_0\ => grp_pointwise_conv2d_fix_2_fu_491_n_40,
      output_r_address0(2 downto 0) => grp_pointwise_conv2d_fix_fu_542_output_r_address0(13 downto 11),
      output_r_ce0 => grp_pointwise_conv2d_fix_1_fu_479_output_r_ce0,
      output_r_we0 => grp_pointwise_conv2d_fix_fu_542_output_r_ce0,
      q0(15 downto 0) => MemBank_A_q0(15 downto 0),
      ram_reg_0 => MemBank_B_U_n_139,
      ram_reg_0_0 => MemBank_A_U_n_7,
      ram_reg_0_1 => grp_depthwise_conv2d_fix_fu_471_n_29,
      ram_reg_0_10 => grp_depthwise_conv2d_fix_fu_471_n_32,
      ram_reg_0_11 => grp_max_pooling2d_fix16_fu_521_n_47,
      ram_reg_0_12 => grp_up_sampling2d_fix16_fu_548_n_21,
      ram_reg_0_13 => grp_depthwise_conv2d_fix_fu_471_n_33,
      ram_reg_0_14 => grp_max_pooling2d_fix16_fu_521_n_48,
      ram_reg_0_15 => grp_up_sampling2d_fix16_fu_548_n_20,
      ram_reg_0_16 => grp_depthwise_conv2d_fix_fu_471_n_34,
      ram_reg_0_17 => grp_max_pooling2d_fix16_fu_521_n_49,
      ram_reg_0_18 => grp_up_sampling2d_fix16_fu_548_n_19,
      ram_reg_0_19 => grp_depthwise_conv2d_fix_fu_471_n_35,
      ram_reg_0_2 => grp_max_pooling2d_fix16_fu_521_n_59,
      ram_reg_0_20 => grp_max_pooling2d_fix16_fu_521_n_50,
      ram_reg_0_21 => grp_up_sampling2d_fix16_fu_548_n_18,
      ram_reg_0_22 => grp_depthwise_conv2d_fix_fu_471_n_36,
      ram_reg_0_23 => grp_max_pooling2d_fix16_fu_521_n_51,
      ram_reg_0_24 => grp_up_sampling2d_fix16_fu_548_n_17,
      ram_reg_0_25 => grp_depthwise_conv2d_fix_fu_471_n_37,
      ram_reg_0_26 => grp_max_pooling2d_fix16_fu_521_n_52,
      ram_reg_0_27 => grp_up_sampling2d_fix16_fu_548_n_16,
      ram_reg_0_28 => grp_depthwise_conv2d_fix_fu_471_n_38,
      ram_reg_0_29 => grp_max_pooling2d_fix16_fu_521_n_53,
      ram_reg_0_3 => grp_up_sampling2d_fix16_fu_548_n_11,
      ram_reg_0_30 => grp_up_sampling2d_fix16_fu_548_n_15,
      ram_reg_0_31 => grp_depthwise_conv2d_fix_fu_471_n_39,
      ram_reg_0_32 => grp_max_pooling2d_fix16_fu_521_n_54,
      ram_reg_0_33 => grp_up_sampling2d_fix16_fu_548_n_14,
      ram_reg_0_34 => grp_depthwise_conv2d_fix_fu_471_n_40,
      ram_reg_0_35 => grp_max_pooling2d_fix16_fu_521_n_55,
      ram_reg_0_36 => grp_up_sampling2d_fix16_fu_548_n_12,
      ram_reg_0_37 => MemBank_A_U_n_11,
      ram_reg_0_38 => grp_depthwise_conv2d_fix_2_fu_423_n_74,
      ram_reg_0_39 => grp_depthwise_conv2d_fix_fu_471_n_10,
      ram_reg_0_4 => grp_depthwise_conv2d_fix_fu_471_n_30,
      ram_reg_0_40 => grp_max_pooling2d_fix16_fu_521_n_56,
      ram_reg_0_41 => grp_depthwise_conv2d_fix_2_fu_423_n_75,
      ram_reg_0_42 => grp_max_pooling2d_fix16_fu_521_n_57,
      ram_reg_0_43 => grp_depthwise_conv2d_fix_2_fu_423_n_76,
      ram_reg_0_44 => grp_max_pooling2d_fix16_fu_521_n_58,
      ram_reg_0_45 => MemBank_A_U_n_8,
      ram_reg_0_46 => grp_depthwise_conv2d_fix_fu_471_n_42,
      ram_reg_0_47 => grp_padding2d_fix16_fu_503_n_14,
      ram_reg_0_48 => grp_up_sampling2d_fix16_fu_548_n_24,
      ram_reg_0_49 => grp_depthwise_conv2d_fix_fu_471_n_43,
      ram_reg_0_5 => grp_max_pooling2d_fix16_fu_521_n_45,
      ram_reg_0_50 => grp_padding2d_fix16_fu_503_n_27,
      ram_reg_0_51 => grp_up_sampling2d_fix16_fu_548_n_25,
      ram_reg_0_52 => grp_depthwise_conv2d_fix_fu_471_n_44,
      ram_reg_0_53 => grp_max_pooling2d_fix16_fu_521_n_64,
      ram_reg_0_54 => grp_up_sampling2d_fix16_fu_548_n_26,
      ram_reg_0_55 => grp_depthwise_conv2d_fix_fu_471_n_45,
      ram_reg_0_56 => grp_max_pooling2d_fix16_fu_521_n_65,
      ram_reg_0_57 => grp_up_sampling2d_fix16_fu_548_n_27,
      ram_reg_0_58 => grp_depthwise_conv2d_fix_fu_471_n_46,
      ram_reg_0_59 => grp_max_pooling2d_fix16_fu_521_n_66,
      ram_reg_0_6 => grp_up_sampling2d_fix16_fu_548_n_23,
      ram_reg_0_60 => grp_up_sampling2d_fix16_fu_548_n_28,
      ram_reg_0_61 => grp_depthwise_conv2d_fix_fu_471_n_47,
      ram_reg_0_62 => grp_max_pooling2d_fix16_fu_521_n_67,
      ram_reg_0_63 => grp_up_sampling2d_fix16_fu_548_n_29,
      ram_reg_0_64 => grp_depthwise_conv2d_fix_fu_471_n_48,
      ram_reg_0_65 => grp_max_pooling2d_fix16_fu_521_n_68,
      ram_reg_0_66 => grp_up_sampling2d_fix16_fu_548_n_30,
      ram_reg_0_67 => grp_depthwise_conv2d_fix_fu_471_n_49,
      ram_reg_0_68 => grp_max_pooling2d_fix16_fu_521_n_69,
      ram_reg_0_69 => grp_up_sampling2d_fix16_fu_548_n_31,
      ram_reg_0_7 => grp_depthwise_conv2d_fix_fu_471_n_31,
      ram_reg_0_70 => grp_depthwise_conv2d_fix_fu_471_n_50,
      ram_reg_0_71 => grp_max_pooling2d_fix16_fu_521_n_70,
      ram_reg_0_72 => grp_up_sampling2d_fix16_fu_548_n_32,
      ram_reg_0_73 => grp_depthwise_conv2d_fix_fu_471_n_51,
      ram_reg_0_74 => grp_max_pooling2d_fix16_fu_521_n_71,
      ram_reg_0_75 => grp_up_sampling2d_fix16_fu_548_n_33,
      ram_reg_0_76 => grp_depthwise_conv2d_fix_fu_471_n_52,
      ram_reg_0_77 => grp_max_pooling2d_fix16_fu_521_n_72,
      ram_reg_0_78 => grp_up_sampling2d_fix16_fu_548_n_34,
      ram_reg_0_79 => grp_depthwise_conv2d_fix_fu_471_n_53,
      ram_reg_0_8 => grp_max_pooling2d_fix16_fu_521_n_46,
      ram_reg_0_80 => grp_max_pooling2d_fix16_fu_521_n_73,
      ram_reg_0_81 => grp_up_sampling2d_fix16_fu_548_n_35,
      ram_reg_0_82 => grp_depthwise_conv2d_fix_fu_471_n_54,
      ram_reg_0_83 => grp_max_pooling2d_fix16_fu_521_n_74,
      ram_reg_0_84 => grp_up_sampling2d_fix16_fu_548_n_36,
      ram_reg_0_85 => grp_depthwise_conv2d_fix_fu_471_n_55,
      ram_reg_0_86 => grp_max_pooling2d_fix16_fu_521_n_75,
      ram_reg_0_87 => grp_up_sampling2d_fix16_fu_548_n_37,
      ram_reg_0_88(12) => grp_pointwise_conv2d_fix_1_fu_479_input_r_address0(13),
      ram_reg_0_88(11 downto 0) => grp_pointwise_conv2d_fix_1_fu_479_input_r_address0(11 downto 0),
      ram_reg_0_89(11) => grp_pointwise_conv2d_fix_3_fu_485_input_r_address0(13),
      ram_reg_0_89(10 downto 0) => grp_pointwise_conv2d_fix_3_fu_485_input_r_address0(10 downto 0),
      ram_reg_0_9 => grp_up_sampling2d_fix16_fu_548_n_22,
      ram_reg_0_90 => grp_pointwise_conv2d_fix_3_fu_485_output_r_ce0,
      ram_reg_0_i_45_0(12) => grp_pointwise_conv2d_fix_3_fu_485_output_r_address0(13),
      ram_reg_0_i_45_0(11 downto 0) => grp_pointwise_conv2d_fix_3_fu_485_output_r_address0(11 downto 0),
      ram_reg_2 => grp_pointwise_conv2d_fix_4_fu_497_n_9,
      ram_reg_7 => grp_pointwise_conv2d_fix_3_fu_485_n_10,
      ram_reg_7_0 => grp_pointwise_conv2d_fix_1_fu_479_n_10,
      sext_ln47_2_fu_1411_p1(11) => grp_pointwise_conv2d_fix_1_fu_479_output_r_address0(13),
      sext_ln47_2_fu_1411_p1(10 downto 0) => grp_pointwise_conv2d_fix_1_fu_479_output_r_address0(10 downto 0),
      trunc_ln46_fu_1078_p1(16) => trunc_ln46_fu_1078_p1(22),
      trunc_ln46_fu_1078_p1(15 downto 0) => trunc_ln46_fu_1078_p1(15 downto 0)
    );
grp_pointwise_conv2d_fix_2_fu_491_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_pointwise_conv2d_fix_2_fu_491_n_40,
      Q => grp_pointwise_conv2d_fix_2_fu_491_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_pointwise_conv2d_fix_3_fu_485: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_3
     port map (
      D(1 downto 0) => ap_NS_fsm(32 downto 31),
      Q(2) => \ap_CS_fsm_reg_n_5_[31]\,
      Q(1) => ap_CS_fsm_state31,
      Q(0) => \ap_CS_fsm_reg_n_5_[23]\,
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[30]\ => grp_pointwise_conv2d_fix_3_fu_485_n_8,
      \ap_CS_fsm_reg[31]\ => grp_pointwise_conv2d_fix_3_fu_485_n_5,
      \ap_CS_fsm_reg[31]_0\ => grp_pointwise_conv2d_fix_3_fu_485_n_10,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      grp_pointwise_conv2d_fix_3_fu_485_ap_start_reg => grp_pointwise_conv2d_fix_3_fu_485_ap_start_reg,
      input_r_address0(11) => grp_pointwise_conv2d_fix_3_fu_485_input_r_address0(13),
      input_r_address0(10 downto 0) => grp_pointwise_conv2d_fix_3_fu_485_input_r_address0(10 downto 0),
      output_r_ce0 => grp_pointwise_conv2d_fix_3_fu_485_output_r_ce0,
      q0(15 downto 0) => MemBank_A_q0(15 downto 0),
      ram_reg_0_i_88 => grp_pointwise_conv2d_fix_1_fu_479_n_9,
      ram_reg_0_i_88_0 => grp_pointwise_conv2d_fix_2_fu_491_n_41,
      trunc_ln46_fu_1394_p1(16) => trunc_ln46_fu_1394_p1(22),
      trunc_ln46_fu_1394_p1(15 downto 0) => trunc_ln46_fu_1394_p1(15 downto 0),
      zext_ln47_fu_1431_p1(12) => grp_pointwise_conv2d_fix_3_fu_485_output_r_address0(13),
      zext_ln47_fu_1431_p1(11 downto 0) => grp_pointwise_conv2d_fix_3_fu_485_output_r_address0(11 downto 0)
    );
grp_pointwise_conv2d_fix_3_fu_485_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_pointwise_conv2d_fix_3_fu_485_n_8,
      Q => grp_pointwise_conv2d_fix_3_fu_485_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_pointwise_conv2d_fix_4_fu_497: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_4
     port map (
      D(1 downto 0) => ap_NS_fsm(40 downto 39),
      MemBank_B_address010_out => MemBank_B_address010_out,
      MemBank_B_address011_out => MemBank_B_address011_out,
      Q(3) => ap_CS_fsm_state42,
      Q(2) => \ap_CS_fsm_reg_n_5_[39]\,
      Q(1) => ap_CS_fsm_state39,
      Q(0) => \ap_CS_fsm_reg_n_5_[7]\,
      SR(0) => i_1_reg_401,
      SS(0) => ap_rst_n_inv,
      \add_ln47_reg_1030_pp1_iter3_reg_reg[10]_0\ => grp_pointwise_conv2d_fix_4_fu_497_n_12,
      \ap_CS_fsm_reg[39]\ => grp_pointwise_conv2d_fix_4_fu_497_n_9,
      \ap_CS_fsm_reg[3]_0\ => grp_pointwise_conv2d_fix_4_fu_497_n_8,
      \ap_CS_fsm_reg[4]_0\ => grp_pointwise_conv2d_fix_4_fu_497_n_11,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      grp_padding2d_fix16_fu_503_input_r_ce0 => grp_padding2d_fix16_fu_503_input_r_ce0,
      grp_padding2d_fix16_fu_503_output_r_we0 => grp_padding2d_fix16_fu_503_output_r_we0,
      grp_pointwise_conv2d_fix_4_fu_497_ap_start_reg => grp_pointwise_conv2d_fix_4_fu_497_ap_start_reg,
      input_r_address0(13 downto 0) => grp_pointwise_conv2d_fix_4_fu_497_input_r_address0(13 downto 0),
      output_r_address0(9 downto 0) => grp_pointwise_conv2d_fix_4_fu_497_output_r_address0(9 downto 0),
      output_r_ce0 => grp_pointwise_conv2d_fix_4_fu_497_output_r_ce0,
      q0(15 downto 0) => MemBank_A_q0(15 downto 0),
      trunc_ln46_fu_816_p1(16) => trunc_ln46_fu_816_p1(23),
      trunc_ln46_fu_816_p1(15 downto 0) => trunc_ln46_fu_816_p1(15 downto 0)
    );
grp_pointwise_conv2d_fix_4_fu_497_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_pointwise_conv2d_fix_4_fu_497_n_11,
      Q => grp_pointwise_conv2d_fix_4_fu_497_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_pointwise_conv2d_fix_fu_542: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix
     port map (
      D(1 downto 0) => ap_NS_fsm(8 downto 7),
      MemBank_B_address010_out => MemBank_B_address010_out,
      Q(4) => ap_CS_fsm_state34,
      Q(3) => ap_CS_fsm_state26,
      Q(2) => \ap_CS_fsm_reg_n_5_[23]\,
      Q(1) => \ap_CS_fsm_reg_n_5_[7]\,
      Q(0) => ap_CS_fsm_state7,
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[1]_0\ => grp_pointwise_conv2d_fix_fu_542_n_23,
      \ap_CS_fsm_reg[4]_0\(0) => grp_pointwise_conv2d_fix_fu_542_output_r_ce0,
      \ap_CS_fsm_reg[7]\ => grp_pointwise_conv2d_fix_fu_542_n_24,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      d0(15) => grp_pointwise_conv2d_fix_fu_542_n_5,
      d0(14) => grp_pointwise_conv2d_fix_fu_542_n_6,
      d0(13) => grp_pointwise_conv2d_fix_fu_542_n_7,
      d0(12) => grp_pointwise_conv2d_fix_fu_542_n_8,
      d0(11) => grp_pointwise_conv2d_fix_fu_542_n_9,
      d0(10) => grp_pointwise_conv2d_fix_fu_542_n_10,
      d0(9) => grp_pointwise_conv2d_fix_fu_542_n_11,
      d0(8) => grp_pointwise_conv2d_fix_fu_542_n_12,
      d0(7) => grp_pointwise_conv2d_fix_fu_542_n_13,
      d0(6) => grp_pointwise_conv2d_fix_fu_542_n_14,
      d0(5) => grp_pointwise_conv2d_fix_fu_542_n_15,
      d0(4) => grp_pointwise_conv2d_fix_fu_542_n_16,
      d0(3) => grp_pointwise_conv2d_fix_fu_542_n_17,
      d0(2) => grp_pointwise_conv2d_fix_fu_542_n_18,
      d0(1) => grp_pointwise_conv2d_fix_fu_542_n_19,
      d0(0) => grp_pointwise_conv2d_fix_fu_542_n_20,
      grp_pointwise_conv2d_fix_fu_542_ap_start_reg => grp_pointwise_conv2d_fix_fu_542_ap_start_reg,
      grp_pointwise_conv2d_fix_fu_542_input_r_address0(10) => grp_pointwise_conv2d_fix_fu_542_input_r_address0(13),
      grp_pointwise_conv2d_fix_fu_542_input_r_address0(9 downto 0) => grp_pointwise_conv2d_fix_fu_542_input_r_address0(9 downto 0),
      output_r_address0(13 downto 0) => grp_pointwise_conv2d_fix_fu_542_output_r_address0(13 downto 0),
      q0(15 downto 0) => MemBank_A_q0(15 downto 0),
      ram_reg_0 => MemBank_B_U_n_103,
      ram_reg_0_0 => MemBank_B_U_n_136,
      ram_reg_0_1 => MemBank_B_U_n_104,
      ram_reg_0_2 => grp_padding2d_fix16_fu_503_n_46,
      ram_reg_0_3 => MemBank_B_U_n_133,
      ram_reg_0_4 => grp_padding2d_fix16_fu_503_n_47,
      ram_reg_0_5 => MemBank_B_U_n_134,
      ram_reg_1 => MemBank_B_U_n_105,
      ram_reg_1_0 => MemBank_B_U_n_106,
      ram_reg_1_1 => grp_padding2d_fix16_fu_503_n_44,
      ram_reg_1_2 => MemBank_B_U_n_131,
      ram_reg_1_3 => grp_padding2d_fix16_fu_503_n_45,
      ram_reg_1_4 => MemBank_B_U_n_132,
      ram_reg_2 => MemBank_B_U_n_107,
      ram_reg_2_0 => MemBank_B_U_n_108,
      ram_reg_2_1 => grp_padding2d_fix16_fu_503_n_42,
      ram_reg_2_2 => MemBank_B_U_n_129,
      ram_reg_2_3 => grp_padding2d_fix16_fu_503_n_43,
      ram_reg_2_4 => MemBank_B_U_n_130,
      ram_reg_3 => MemBank_B_U_n_109,
      ram_reg_3_0 => MemBank_B_U_n_110,
      ram_reg_3_1 => grp_padding2d_fix16_fu_503_n_40,
      ram_reg_3_2 => MemBank_B_U_n_127,
      ram_reg_3_3 => grp_padding2d_fix16_fu_503_n_41,
      ram_reg_3_4 => MemBank_B_U_n_128,
      ram_reg_4 => MemBank_B_U_n_111,
      ram_reg_4_0 => MemBank_B_U_n_112,
      ram_reg_4_1 => grp_padding2d_fix16_fu_503_n_38,
      ram_reg_4_2 => MemBank_B_U_n_125,
      ram_reg_4_3 => grp_padding2d_fix16_fu_503_n_39,
      ram_reg_4_4 => MemBank_B_U_n_126,
      ram_reg_5 => MemBank_B_U_n_113,
      ram_reg_5_0 => MemBank_B_U_n_114,
      ram_reg_5_1 => grp_padding2d_fix16_fu_503_n_36,
      ram_reg_5_2 => MemBank_B_U_n_123,
      ram_reg_5_3 => grp_padding2d_fix16_fu_503_n_37,
      ram_reg_5_4 => MemBank_B_U_n_124,
      ram_reg_6 => MemBank_B_U_n_115,
      ram_reg_6_0 => MemBank_B_U_n_116,
      ram_reg_6_1 => grp_padding2d_fix16_fu_503_n_34,
      ram_reg_6_2 => MemBank_B_U_n_121,
      ram_reg_6_3 => grp_padding2d_fix16_fu_503_n_35,
      ram_reg_6_4 => MemBank_B_U_n_122,
      ram_reg_7 => MemBank_B_U_n_117,
      ram_reg_7_0 => MemBank_B_U_n_118,
      ram_reg_7_1 => grp_padding2d_fix16_fu_503_n_32,
      ram_reg_7_2 => MemBank_B_U_n_119,
      ram_reg_7_3 => grp_padding2d_fix16_fu_503_n_33,
      ram_reg_7_4 => MemBank_B_U_n_120,
      trunc_ln46_fu_1078_p1(16) => trunc_ln46_fu_1078_p1(22),
      trunc_ln46_fu_1078_p1(15 downto 0) => trunc_ln46_fu_1078_p1(15 downto 0)
    );
grp_pointwise_conv2d_fix_fu_542_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_pointwise_conv2d_fix_fu_542_n_23,
      Q => grp_pointwise_conv2d_fix_fu_542_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_up_sampling2d_fix16_fu_548: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_sampling2d_fix16
     port map (
      D(3 downto 2) => ap_NS_fsm(34 downto 33),
      D(1 downto 0) => ap_NS_fsm(26 downto 25),
      MemBank_A_address01 => MemBank_A_address01,
      Q(6) => \ap_CS_fsm_reg_n_5_[40]\,
      Q(5) => ap_CS_fsm_state34,
      Q(4) => \ap_CS_fsm_reg_n_5_[32]\,
      Q(3) => ap_CS_fsm_state26,
      Q(2) => \ap_CS_fsm_reg_n_5_[24]\,
      Q(1) => \ap_CS_fsm_reg_n_5_[7]\,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => ap_rst_n_inv,
      add_ln18_1_reg_623_reg_0 => grp_up_sampling2d_fix16_fu_548_n_24,
      add_ln18_1_reg_623_reg_1 => grp_up_sampling2d_fix16_fu_548_n_25,
      add_ln18_1_reg_623_reg_10 => grp_up_sampling2d_fix16_fu_548_n_34,
      add_ln18_1_reg_623_reg_11 => grp_up_sampling2d_fix16_fu_548_n_35,
      add_ln18_1_reg_623_reg_12 => grp_up_sampling2d_fix16_fu_548_n_36,
      add_ln18_1_reg_623_reg_13 => grp_up_sampling2d_fix16_fu_548_n_37,
      add_ln18_1_reg_623_reg_2 => grp_up_sampling2d_fix16_fu_548_n_26,
      add_ln18_1_reg_623_reg_3 => grp_up_sampling2d_fix16_fu_548_n_27,
      add_ln18_1_reg_623_reg_4 => grp_up_sampling2d_fix16_fu_548_n_28,
      add_ln18_1_reg_623_reg_5 => grp_up_sampling2d_fix16_fu_548_n_29,
      add_ln18_1_reg_623_reg_6 => grp_up_sampling2d_fix16_fu_548_n_30,
      add_ln18_1_reg_623_reg_7 => grp_up_sampling2d_fix16_fu_548_n_31,
      add_ln18_1_reg_623_reg_8 => grp_up_sampling2d_fix16_fu_548_n_32,
      add_ln18_1_reg_623_reg_9 => grp_up_sampling2d_fix16_fu_548_n_33,
      \ap_CS_fsm_reg[2]_0\ => grp_up_sampling2d_fix16_fu_548_n_11,
      \ap_CS_fsm_reg[3]_0\ => grp_up_sampling2d_fix16_fu_548_n_38,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2_reg_0 => grp_up_sampling2d_fix16_fu_548_n_5,
      ap_rst_n => ap_rst_n,
      grp_pointwise_conv2d_fix_fu_542_input_r_address0(10) => grp_pointwise_conv2d_fix_fu_542_input_r_address0(13),
      grp_pointwise_conv2d_fix_fu_542_input_r_address0(9 downto 0) => grp_pointwise_conv2d_fix_fu_542_input_r_address0(9 downto 0),
      grp_up_sampling2d_fix16_fu_548_ap_start_reg => grp_up_sampling2d_fix16_fu_548_ap_start_reg,
      i_0_reg_390_reg(13 downto 0) => i_0_reg_390_reg(13 downto 0),
      input_r_address0(0) => grp_up_sampling2d_fix16_fu_548_input_r_address0(11),
      output_r_address0(10 downto 0) => grp_pointwise_conv2d_fix_fu_542_output_r_address0(10 downto 0),
      output_r_ce0 => grp_up_sampling2d_fix16_fu_548_output_r_ce0,
      p => grp_up_sampling2d_fix16_fu_548_n_12,
      p_0 => grp_up_sampling2d_fix16_fu_548_n_14,
      p_1 => grp_up_sampling2d_fix16_fu_548_n_15,
      p_2 => grp_up_sampling2d_fix16_fu_548_n_16,
      p_3 => grp_up_sampling2d_fix16_fu_548_n_17,
      p_4 => grp_up_sampling2d_fix16_fu_548_n_18,
      p_5 => grp_up_sampling2d_fix16_fu_548_n_19,
      p_6 => grp_up_sampling2d_fix16_fu_548_n_20,
      p_7 => grp_up_sampling2d_fix16_fu_548_n_21,
      p_8 => grp_up_sampling2d_fix16_fu_548_n_22,
      p_9 => grp_up_sampling2d_fix16_fu_548_n_23,
      ram_reg_0(0) => grp_pointwise_conv2d_fix_fu_542_output_r_ce0,
      ram_reg_0_0(9) => \i_1_reg_401_reg_n_5_[9]\,
      ram_reg_0_0(8) => \i_1_reg_401_reg_n_5_[8]\,
      ram_reg_0_0(7) => \i_1_reg_401_reg_n_5_[7]\,
      ram_reg_0_0(6) => \i_1_reg_401_reg_n_5_[6]\,
      ram_reg_0_0(5) => \i_1_reg_401_reg_n_5_[5]\,
      ram_reg_0_0(4) => \i_1_reg_401_reg_n_5_[4]\,
      ram_reg_0_0(3) => \i_1_reg_401_reg_n_5_[3]\,
      ram_reg_0_0(2) => \i_1_reg_401_reg_n_5_[2]\,
      ram_reg_0_0(1) => \i_1_reg_401_reg_n_5_[1]\,
      ram_reg_0_0(0) => \i_1_reg_401_reg_n_5_[0]\,
      ram_reg_2 => grp_max_pooling2d_fix16_fu_521_n_76,
      ram_reg_2_0 => \input_data_data_V_0_state_reg_n_5_[0]\
    );
grp_up_sampling2d_fix16_fu_548_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_up_sampling2d_fix16_fu_548_n_38,
      Q => grp_up_sampling2d_fix16_fu_548_ap_start_reg,
      R => ap_rst_n_inv
    );
\i_0_reg_390[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00088088"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I2 => input_data_last_V_0_sel,
      I3 => input_data_last_V_0_payload_A,
      I4 => input_data_last_V_0_payload_B,
      O => \i_0_reg_390[0]_i_2_n_5\
    );
\i_0_reg_390[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_0_reg_390_reg(0),
      O => \i_0_reg_390[0]_i_4_n_5\
    );
\i_0_reg_390_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_390[0]_i_2_n_5\,
      D => \i_0_reg_390_reg[0]_i_3_n_12\,
      Q => i_0_reg_390_reg(0),
      R => network_AXILiteS_s_axi_U_n_8
    );
\i_0_reg_390_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_0_reg_390_reg[0]_i_3_n_5\,
      CO(2) => \i_0_reg_390_reg[0]_i_3_n_6\,
      CO(1) => \i_0_reg_390_reg[0]_i_3_n_7\,
      CO(0) => \i_0_reg_390_reg[0]_i_3_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i_0_reg_390_reg[0]_i_3_n_9\,
      O(2) => \i_0_reg_390_reg[0]_i_3_n_10\,
      O(1) => \i_0_reg_390_reg[0]_i_3_n_11\,
      O(0) => \i_0_reg_390_reg[0]_i_3_n_12\,
      S(3 downto 1) => i_0_reg_390_reg(3 downto 1),
      S(0) => \i_0_reg_390[0]_i_4_n_5\
    );
\i_0_reg_390_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_390[0]_i_2_n_5\,
      D => \i_0_reg_390_reg[8]_i_1_n_10\,
      Q => i_0_reg_390_reg(10),
      R => network_AXILiteS_s_axi_U_n_8
    );
\i_0_reg_390_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_390[0]_i_2_n_5\,
      D => \i_0_reg_390_reg[8]_i_1_n_9\,
      Q => i_0_reg_390_reg(11),
      R => network_AXILiteS_s_axi_U_n_8
    );
\i_0_reg_390_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_390[0]_i_2_n_5\,
      D => \i_0_reg_390_reg[12]_i_1_n_12\,
      Q => i_0_reg_390_reg(12),
      R => network_AXILiteS_s_axi_U_n_8
    );
\i_0_reg_390_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_0_reg_390_reg[8]_i_1_n_5\,
      CO(3 downto 1) => \NLW_i_0_reg_390_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \i_0_reg_390_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_i_0_reg_390_reg[12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \i_0_reg_390_reg[12]_i_1_n_11\,
      O(0) => \i_0_reg_390_reg[12]_i_1_n_12\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => i_0_reg_390_reg(13 downto 12)
    );
\i_0_reg_390_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_390[0]_i_2_n_5\,
      D => \i_0_reg_390_reg[12]_i_1_n_11\,
      Q => i_0_reg_390_reg(13),
      R => network_AXILiteS_s_axi_U_n_8
    );
\i_0_reg_390_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_390[0]_i_2_n_5\,
      D => \i_0_reg_390_reg[0]_i_3_n_11\,
      Q => i_0_reg_390_reg(1),
      R => network_AXILiteS_s_axi_U_n_8
    );
\i_0_reg_390_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_390[0]_i_2_n_5\,
      D => \i_0_reg_390_reg[0]_i_3_n_10\,
      Q => i_0_reg_390_reg(2),
      R => network_AXILiteS_s_axi_U_n_8
    );
\i_0_reg_390_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_390[0]_i_2_n_5\,
      D => \i_0_reg_390_reg[0]_i_3_n_9\,
      Q => i_0_reg_390_reg(3),
      R => network_AXILiteS_s_axi_U_n_8
    );
\i_0_reg_390_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_390[0]_i_2_n_5\,
      D => \i_0_reg_390_reg[4]_i_1_n_12\,
      Q => i_0_reg_390_reg(4),
      R => network_AXILiteS_s_axi_U_n_8
    );
\i_0_reg_390_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_0_reg_390_reg[0]_i_3_n_5\,
      CO(3) => \i_0_reg_390_reg[4]_i_1_n_5\,
      CO(2) => \i_0_reg_390_reg[4]_i_1_n_6\,
      CO(1) => \i_0_reg_390_reg[4]_i_1_n_7\,
      CO(0) => \i_0_reg_390_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_0_reg_390_reg[4]_i_1_n_9\,
      O(2) => \i_0_reg_390_reg[4]_i_1_n_10\,
      O(1) => \i_0_reg_390_reg[4]_i_1_n_11\,
      O(0) => \i_0_reg_390_reg[4]_i_1_n_12\,
      S(3 downto 0) => i_0_reg_390_reg(7 downto 4)
    );
\i_0_reg_390_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_390[0]_i_2_n_5\,
      D => \i_0_reg_390_reg[4]_i_1_n_11\,
      Q => i_0_reg_390_reg(5),
      R => network_AXILiteS_s_axi_U_n_8
    );
\i_0_reg_390_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_390[0]_i_2_n_5\,
      D => \i_0_reg_390_reg[4]_i_1_n_10\,
      Q => i_0_reg_390_reg(6),
      R => network_AXILiteS_s_axi_U_n_8
    );
\i_0_reg_390_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_390[0]_i_2_n_5\,
      D => \i_0_reg_390_reg[4]_i_1_n_9\,
      Q => i_0_reg_390_reg(7),
      R => network_AXILiteS_s_axi_U_n_8
    );
\i_0_reg_390_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_390[0]_i_2_n_5\,
      D => \i_0_reg_390_reg[8]_i_1_n_12\,
      Q => i_0_reg_390_reg(8),
      R => network_AXILiteS_s_axi_U_n_8
    );
\i_0_reg_390_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_0_reg_390_reg[4]_i_1_n_5\,
      CO(3) => \i_0_reg_390_reg[8]_i_1_n_5\,
      CO(2) => \i_0_reg_390_reg[8]_i_1_n_6\,
      CO(1) => \i_0_reg_390_reg[8]_i_1_n_7\,
      CO(0) => \i_0_reg_390_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_0_reg_390_reg[8]_i_1_n_9\,
      O(2) => \i_0_reg_390_reg[8]_i_1_n_10\,
      O(1) => \i_0_reg_390_reg[8]_i_1_n_11\,
      O(0) => \i_0_reg_390_reg[8]_i_1_n_12\,
      S(3 downto 0) => i_0_reg_390_reg(11 downto 8)
    );
\i_0_reg_390_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_reg_390[0]_i_2_n_5\,
      D => \i_0_reg_390_reg[8]_i_1_n_11\,
      Q => i_0_reg_390_reg(9),
      R => network_AXILiteS_s_axi_U_n_8
    );
\i_1_reg_401_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => i_3_reg_673(0),
      Q => \i_1_reg_401_reg_n_5_[0]\,
      R => i_1_reg_401
    );
\i_1_reg_401_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => i_3_reg_673(1),
      Q => \i_1_reg_401_reg_n_5_[1]\,
      R => i_1_reg_401
    );
\i_1_reg_401_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => i_3_reg_673(2),
      Q => \i_1_reg_401_reg_n_5_[2]\,
      R => i_1_reg_401
    );
\i_1_reg_401_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => i_3_reg_673(3),
      Q => \i_1_reg_401_reg_n_5_[3]\,
      R => i_1_reg_401
    );
\i_1_reg_401_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => i_3_reg_673(4),
      Q => \i_1_reg_401_reg_n_5_[4]\,
      R => i_1_reg_401
    );
\i_1_reg_401_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => i_3_reg_673(5),
      Q => \i_1_reg_401_reg_n_5_[5]\,
      R => i_1_reg_401
    );
\i_1_reg_401_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => i_3_reg_673(6),
      Q => \i_1_reg_401_reg_n_5_[6]\,
      R => i_1_reg_401
    );
\i_1_reg_401_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => i_3_reg_673(7),
      Q => \i_1_reg_401_reg_n_5_[7]\,
      R => i_1_reg_401
    );
\i_1_reg_401_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => i_3_reg_673(8),
      Q => \i_1_reg_401_reg_n_5_[8]\,
      R => i_1_reg_401
    );
\i_1_reg_401_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => i_3_reg_673(9),
      Q => \i_1_reg_401_reg_n_5_[9]\,
      R => i_1_reg_401
    );
\i_2_reg_412[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_2_reg_412_reg(0),
      O => i_4_fu_644_p2(0)
    );
\i_2_reg_412[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_2_reg_412_reg(0),
      I1 => i_2_reg_412_reg(1),
      O => i_4_fu_644_p2(1)
    );
\i_2_reg_412[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_2_reg_412_reg(0),
      I1 => i_2_reg_412_reg(1),
      I2 => i_2_reg_412_reg(2),
      O => i_4_fu_644_p2(2)
    );
\i_2_reg_412[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_2_reg_412_reg(1),
      I1 => i_2_reg_412_reg(0),
      I2 => i_2_reg_412_reg(2),
      I3 => i_2_reg_412_reg(3),
      O => i_4_fu_644_p2(3)
    );
\i_2_reg_412[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => i_2_reg_412_reg(2),
      I1 => i_2_reg_412_reg(0),
      I2 => i_2_reg_412_reg(1),
      I3 => i_2_reg_412_reg(3),
      I4 => i_2_reg_412_reg(4),
      O => i_4_fu_644_p2(4)
    );
\i_2_reg_412[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => i_2_reg_412_reg(3),
      I1 => i_2_reg_412_reg(1),
      I2 => i_2_reg_412_reg(0),
      I3 => i_2_reg_412_reg(2),
      I4 => i_2_reg_412_reg(4),
      I5 => i_2_reg_412_reg(5),
      O => i_4_fu_644_p2(5)
    );
\i_2_reg_412[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_2_reg_412[9]_i_4_n_5\,
      I1 => i_2_reg_412_reg(6),
      O => i_4_fu_644_p2(6)
    );
\i_2_reg_412[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_2_reg_412[9]_i_4_n_5\,
      I1 => i_2_reg_412_reg(6),
      I2 => i_2_reg_412_reg(7),
      O => i_4_fu_644_p2(7)
    );
\i_2_reg_412[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_2_reg_412_reg(6),
      I1 => \i_2_reg_412[9]_i_4_n_5\,
      I2 => i_2_reg_412_reg(7),
      I3 => i_2_reg_412_reg(8),
      O => i_4_fu_644_p2(8)
    );
\i_2_reg_412[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \i_1_reg_401_reg_n_5_[6]\,
      I1 => \zext_ln176_reg_678[9]_i_2_n_5\,
      I2 => \i_1_reg_401_reg_n_5_[8]\,
      I3 => \i_1_reg_401_reg_n_5_[7]\,
      I4 => \i_1_reg_401_reg_n_5_[9]\,
      I5 => \ap_CS_fsm_reg_n_5_[40]\,
      O => clear
    );
\i_2_reg_412[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => icmp_ln197_fu_638_p2,
      I3 => ap_enable_reg_pp0_iter0,
      O => sel
    );
\i_2_reg_412[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => i_2_reg_412_reg(7),
      I1 => \i_2_reg_412[9]_i_4_n_5\,
      I2 => i_2_reg_412_reg(6),
      I3 => i_2_reg_412_reg(8),
      I4 => i_2_reg_412_reg(9),
      O => i_4_fu_644_p2(9)
    );
\i_2_reg_412[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => i_2_reg_412_reg(5),
      I1 => i_2_reg_412_reg(3),
      I2 => i_2_reg_412_reg(1),
      I3 => i_2_reg_412_reg(0),
      I4 => i_2_reg_412_reg(2),
      I5 => i_2_reg_412_reg(4),
      O => \i_2_reg_412[9]_i_4_n_5\
    );
\i_2_reg_412_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => i_4_fu_644_p2(0),
      Q => i_2_reg_412_reg(0),
      R => clear
    );
\i_2_reg_412_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => i_4_fu_644_p2(1),
      Q => i_2_reg_412_reg(1),
      R => clear
    );
\i_2_reg_412_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => i_4_fu_644_p2(2),
      Q => i_2_reg_412_reg(2),
      R => clear
    );
\i_2_reg_412_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => i_4_fu_644_p2(3),
      Q => i_2_reg_412_reg(3),
      R => clear
    );
\i_2_reg_412_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => i_4_fu_644_p2(4),
      Q => i_2_reg_412_reg(4),
      R => clear
    );
\i_2_reg_412_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => i_4_fu_644_p2(5),
      Q => i_2_reg_412_reg(5),
      R => clear
    );
\i_2_reg_412_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => i_4_fu_644_p2(6),
      Q => i_2_reg_412_reg(6),
      R => clear
    );
\i_2_reg_412_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => i_4_fu_644_p2(7),
      Q => i_2_reg_412_reg(7),
      R => clear
    );
\i_2_reg_412_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => i_4_fu_644_p2(8),
      Q => i_2_reg_412_reg(8),
      R => clear
    );
\i_2_reg_412_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => i_4_fu_644_p2(9),
      Q => i_2_reg_412_reg(9),
      R => clear
    );
\i_3_reg_673[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_1_reg_401_reg_n_5_[0]\,
      O => i_3_fu_627_p2(0)
    );
\i_3_reg_673[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_1_reg_401_reg_n_5_[0]\,
      I1 => \i_1_reg_401_reg_n_5_[1]\,
      O => i_3_fu_627_p2(1)
    );
\i_3_reg_673[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_1_reg_401_reg_n_5_[0]\,
      I1 => \i_1_reg_401_reg_n_5_[1]\,
      I2 => \i_1_reg_401_reg_n_5_[2]\,
      O => i_3_fu_627_p2(2)
    );
\i_3_reg_673[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i_1_reg_401_reg_n_5_[1]\,
      I1 => \i_1_reg_401_reg_n_5_[0]\,
      I2 => \i_1_reg_401_reg_n_5_[2]\,
      I3 => \i_1_reg_401_reg_n_5_[3]\,
      O => i_3_fu_627_p2(3)
    );
\i_3_reg_673[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \i_1_reg_401_reg_n_5_[2]\,
      I1 => \i_1_reg_401_reg_n_5_[0]\,
      I2 => \i_1_reg_401_reg_n_5_[1]\,
      I3 => \i_1_reg_401_reg_n_5_[3]\,
      I4 => \i_1_reg_401_reg_n_5_[4]\,
      O => i_3_fu_627_p2(4)
    );
\i_3_reg_673[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \i_1_reg_401_reg_n_5_[3]\,
      I1 => \i_1_reg_401_reg_n_5_[1]\,
      I2 => \i_1_reg_401_reg_n_5_[0]\,
      I3 => \i_1_reg_401_reg_n_5_[2]\,
      I4 => \i_1_reg_401_reg_n_5_[4]\,
      I5 => \i_1_reg_401_reg_n_5_[5]\,
      O => i_3_fu_627_p2(5)
    );
\i_3_reg_673[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_3_reg_673[9]_i_2_n_5\,
      I1 => \i_1_reg_401_reg_n_5_[6]\,
      O => i_3_fu_627_p2(6)
    );
\i_3_reg_673[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_3_reg_673[9]_i_2_n_5\,
      I1 => \i_1_reg_401_reg_n_5_[6]\,
      I2 => \i_1_reg_401_reg_n_5_[7]\,
      O => i_3_fu_627_p2(7)
    );
\i_3_reg_673[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i_1_reg_401_reg_n_5_[6]\,
      I1 => \i_3_reg_673[9]_i_2_n_5\,
      I2 => \i_1_reg_401_reg_n_5_[7]\,
      I3 => \i_1_reg_401_reg_n_5_[8]\,
      O => i_3_fu_627_p2(8)
    );
\i_3_reg_673[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \i_1_reg_401_reg_n_5_[7]\,
      I1 => \i_3_reg_673[9]_i_2_n_5\,
      I2 => \i_1_reg_401_reg_n_5_[6]\,
      I3 => \i_1_reg_401_reg_n_5_[8]\,
      I4 => \i_1_reg_401_reg_n_5_[9]\,
      O => i_3_fu_627_p2(9)
    );
\i_3_reg_673[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \i_1_reg_401_reg_n_5_[5]\,
      I1 => \i_1_reg_401_reg_n_5_[3]\,
      I2 => \i_1_reg_401_reg_n_5_[1]\,
      I3 => \i_1_reg_401_reg_n_5_[0]\,
      I4 => \i_1_reg_401_reg_n_5_[2]\,
      I5 => \i_1_reg_401_reg_n_5_[4]\,
      O => \i_3_reg_673[9]_i_2_n_5\
    );
\i_3_reg_673_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_5_[40]\,
      D => i_3_fu_627_p2(0),
      Q => i_3_reg_673(0),
      R => '0'
    );
\i_3_reg_673_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_5_[40]\,
      D => i_3_fu_627_p2(1),
      Q => i_3_reg_673(1),
      R => '0'
    );
\i_3_reg_673_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_5_[40]\,
      D => i_3_fu_627_p2(2),
      Q => i_3_reg_673(2),
      R => '0'
    );
\i_3_reg_673_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_5_[40]\,
      D => i_3_fu_627_p2(3),
      Q => i_3_reg_673(3),
      R => '0'
    );
\i_3_reg_673_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_5_[40]\,
      D => i_3_fu_627_p2(4),
      Q => i_3_reg_673(4),
      R => '0'
    );
\i_3_reg_673_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_5_[40]\,
      D => i_3_fu_627_p2(5),
      Q => i_3_reg_673(5),
      R => '0'
    );
\i_3_reg_673_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_5_[40]\,
      D => i_3_fu_627_p2(6),
      Q => i_3_reg_673(6),
      R => '0'
    );
\i_3_reg_673_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_5_[40]\,
      D => i_3_fu_627_p2(7),
      Q => i_3_reg_673(7),
      R => '0'
    );
\i_3_reg_673_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_5_[40]\,
      D => i_3_fu_627_p2(8),
      Q => i_3_reg_673(8),
      R => '0'
    );
\i_3_reg_673_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_5_[40]\,
      D => i_3_fu_627_p2(9),
      Q => i_3_reg_673(9),
      R => '0'
    );
\icmp_ln197_reg_688[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => icmp_ln197_fu_638_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => \icmp_ln197_reg_688_reg_n_5_[0]\,
      O => \icmp_ln197_reg_688[0]_i_1_n_5\
    );
\icmp_ln197_reg_688_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8A7700FF8A5500"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => output_data_data_V_1_ack_in,
      I2 => ap_enable_reg_pp0_iter2_reg_n_5,
      I3 => icmp_ln197_reg_688_pp0_iter1_reg,
      I4 => \icmp_ln197_reg_688_reg_n_5_[0]\,
      I5 => ap_enable_reg_pp0_iter1_reg_n_5,
      O => \icmp_ln197_reg_688_pp0_iter1_reg[0]_i_1_n_5\
    );
\icmp_ln197_reg_688_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln197_reg_688_pp0_iter1_reg[0]_i_1_n_5\,
      Q => icmp_ln197_reg_688_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln197_reg_688_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln197_reg_688[0]_i_1_n_5\,
      Q => \icmp_ln197_reg_688_reg_n_5_[0]\,
      R => '0'
    );
\input_data_data_V_0_payload_A[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => input_data_data_V_0_sel_wr,
      I1 => \input_data_data_V_0_state_reg_n_5_[1]\,
      I2 => \input_data_data_V_0_state_reg_n_5_[0]\,
      O => \input_data_data_V_0_payload_A[15]_i_1_n_5\
    );
\input_data_data_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(0),
      Q => input_data_data_V_0_payload_A(0),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(10),
      Q => input_data_data_V_0_payload_A(10),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(11),
      Q => input_data_data_V_0_payload_A(11),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(12),
      Q => input_data_data_V_0_payload_A(12),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(13),
      Q => input_data_data_V_0_payload_A(13),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(14),
      Q => input_data_data_V_0_payload_A(14),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(15),
      Q => input_data_data_V_0_payload_A(15),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(1),
      Q => input_data_data_V_0_payload_A(1),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(2),
      Q => input_data_data_V_0_payload_A(2),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(3),
      Q => input_data_data_V_0_payload_A(3),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(4),
      Q => input_data_data_V_0_payload_A(4),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(5),
      Q => input_data_data_V_0_payload_A(5),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(6),
      Q => input_data_data_V_0_payload_A(6),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(7),
      Q => input_data_data_V_0_payload_A(7),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(8),
      Q => input_data_data_V_0_payload_A(8),
      R => '0'
    );
\input_data_data_V_0_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_A[15]_i_1_n_5\,
      D => input_data_TDATA(9),
      Q => input_data_data_V_0_payload_A(9),
      R => '0'
    );
\input_data_data_V_0_payload_B[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => input_data_data_V_0_sel_wr,
      I1 => \input_data_data_V_0_state_reg_n_5_[1]\,
      I2 => \input_data_data_V_0_state_reg_n_5_[0]\,
      O => \input_data_data_V_0_payload_B[15]_i_1_n_5\
    );
\input_data_data_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(0),
      Q => input_data_data_V_0_payload_B(0),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(10),
      Q => input_data_data_V_0_payload_B(10),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(11),
      Q => input_data_data_V_0_payload_B(11),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(12),
      Q => input_data_data_V_0_payload_B(12),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(13),
      Q => input_data_data_V_0_payload_B(13),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(14),
      Q => input_data_data_V_0_payload_B(14),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(15),
      Q => input_data_data_V_0_payload_B(15),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(1),
      Q => input_data_data_V_0_payload_B(1),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(2),
      Q => input_data_data_V_0_payload_B(2),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(3),
      Q => input_data_data_V_0_payload_B(3),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(4),
      Q => input_data_data_V_0_payload_B(4),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(5),
      Q => input_data_data_V_0_payload_B(5),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(6),
      Q => input_data_data_V_0_payload_B(6),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(7),
      Q => input_data_data_V_0_payload_B(7),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(8),
      Q => input_data_data_V_0_payload_B(8),
      R => '0'
    );
\input_data_data_V_0_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \input_data_data_V_0_payload_B[15]_i_1_n_5\,
      D => input_data_TDATA(9),
      Q => input_data_data_V_0_payload_B(9),
      R => '0'
    );
input_data_data_V_0_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I1 => ap_CS_fsm_state2,
      I2 => input_data_data_V_0_sel,
      O => input_data_data_V_0_sel_rd_i_1_n_5
    );
input_data_data_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_data_V_0_sel_rd_i_1_n_5,
      Q => input_data_data_V_0_sel,
      R => ap_rst_n_inv
    );
input_data_data_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => input_data_TVALID,
      I1 => \input_data_data_V_0_state_reg_n_5_[1]\,
      I2 => input_data_data_V_0_sel_wr,
      O => input_data_data_V_0_sel_wr_i_1_n_5
    );
input_data_data_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_data_V_0_sel_wr_i_1_n_5,
      Q => input_data_data_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\input_data_data_V_0_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A820A8A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \input_data_data_V_0_state_reg_n_5_[1]\,
      I2 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I3 => input_data_TVALID,
      I4 => ap_CS_fsm_state2,
      O => \input_data_data_V_0_state[0]_i_1_n_5\
    );
\input_data_data_V_0_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFEF"
    )
        port map (
      I0 => \input_data_data_V_0_state_reg_n_5_[1]\,
      I1 => ap_CS_fsm_state2,
      I2 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I3 => input_data_TVALID,
      O => input_data_data_V_0_state(1)
    );
\input_data_data_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_data_V_0_state[0]_i_1_n_5\,
      Q => \input_data_data_V_0_state_reg_n_5_[0]\,
      R => '0'
    );
\input_data_data_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_data_V_0_state(1),
      Q => \input_data_data_V_0_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\input_data_dest_V_0_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => input_data_TDEST(0),
      I1 => input_data_dest_V_0_sel_wr,
      I2 => \^input_data_tready\,
      I3 => \input_data_dest_V_0_state_reg_n_5_[0]\,
      I4 => input_data_dest_V_0_payload_A,
      O => \input_data_dest_V_0_payload_A[0]_i_1_n_5\
    );
\input_data_dest_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_dest_V_0_payload_A[0]_i_1_n_5\,
      Q => input_data_dest_V_0_payload_A,
      R => '0'
    );
\input_data_dest_V_0_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => input_data_TDEST(0),
      I1 => input_data_dest_V_0_sel_wr,
      I2 => \^input_data_tready\,
      I3 => \input_data_dest_V_0_state_reg_n_5_[0]\,
      I4 => input_data_dest_V_0_payload_B,
      O => \input_data_dest_V_0_payload_B[0]_i_1_n_5\
    );
\input_data_dest_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_dest_V_0_payload_B[0]_i_1_n_5\,
      Q => input_data_dest_V_0_payload_B,
      R => '0'
    );
input_data_dest_V_0_sel_rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \input_data_dest_V_0_state_reg_n_5_[0]\,
      I1 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I2 => ap_CS_fsm_state2,
      I3 => input_data_dest_V_0_sel,
      O => input_data_dest_V_0_sel_rd_i_1_n_5
    );
input_data_dest_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_dest_V_0_sel_rd_i_1_n_5,
      Q => input_data_dest_V_0_sel,
      R => ap_rst_n_inv
    );
input_data_dest_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => input_data_TVALID,
      I1 => \^input_data_tready\,
      I2 => input_data_dest_V_0_sel_wr,
      O => input_data_dest_V_0_sel_wr_i_1_n_5
    );
input_data_dest_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_dest_V_0_sel_wr_i_1_n_5,
      Q => input_data_dest_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\input_data_dest_V_0_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAA000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I2 => ap_CS_fsm_state2,
      I3 => input_data_TVALID,
      I4 => \^input_data_tready\,
      I5 => \input_data_dest_V_0_state_reg_n_5_[0]\,
      O => \input_data_dest_V_0_state[0]_i_1_n_5\
    );
\input_data_dest_V_0_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F333FBBB"
    )
        port map (
      I0 => \^input_data_tready\,
      I1 => \input_data_dest_V_0_state_reg_n_5_[0]\,
      I2 => ap_CS_fsm_state2,
      I3 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I4 => input_data_TVALID,
      O => input_data_dest_V_0_state(1)
    );
\input_data_dest_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_dest_V_0_state[0]_i_1_n_5\,
      Q => \input_data_dest_V_0_state_reg_n_5_[0]\,
      R => '0'
    );
\input_data_dest_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_dest_V_0_state(1),
      Q => \^input_data_tready\,
      R => ap_rst_n_inv
    );
\input_data_id_V_0_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => input_data_TID(0),
      I1 => \input_data_id_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_id_V_0_state_reg_n_5_[1]\,
      I3 => input_data_id_V_0_sel_wr,
      I4 => input_data_id_V_0_payload_A,
      O => \input_data_id_V_0_payload_A[0]_i_1_n_5\
    );
\input_data_id_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_id_V_0_payload_A[0]_i_1_n_5\,
      Q => input_data_id_V_0_payload_A,
      R => '0'
    );
\input_data_id_V_0_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => input_data_TID(0),
      I1 => \input_data_id_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_id_V_0_state_reg_n_5_[1]\,
      I3 => input_data_id_V_0_sel_wr,
      I4 => input_data_id_V_0_payload_B,
      O => \input_data_id_V_0_payload_B[0]_i_1_n_5\
    );
\input_data_id_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_id_V_0_payload_B[0]_i_1_n_5\,
      Q => input_data_id_V_0_payload_B,
      R => '0'
    );
input_data_id_V_0_sel_rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \input_data_id_V_0_state_reg_n_5_[0]\,
      I1 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I2 => ap_CS_fsm_state2,
      I3 => input_data_id_V_0_sel,
      O => input_data_id_V_0_sel_rd_i_1_n_5
    );
input_data_id_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_id_V_0_sel_rd_i_1_n_5,
      Q => input_data_id_V_0_sel,
      R => ap_rst_n_inv
    );
input_data_id_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => input_data_TVALID,
      I1 => \input_data_id_V_0_state_reg_n_5_[1]\,
      I2 => input_data_id_V_0_sel_wr,
      O => input_data_id_V_0_sel_wr_i_1_n_5
    );
input_data_id_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_id_V_0_sel_wr_i_1_n_5,
      Q => input_data_id_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\input_data_id_V_0_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAA000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I2 => ap_CS_fsm_state2,
      I3 => input_data_TVALID,
      I4 => \input_data_id_V_0_state_reg_n_5_[1]\,
      I5 => \input_data_id_V_0_state_reg_n_5_[0]\,
      O => \input_data_id_V_0_state[0]_i_1_n_5\
    );
\input_data_id_V_0_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F555FDDD"
    )
        port map (
      I0 => \input_data_id_V_0_state_reg_n_5_[0]\,
      I1 => \input_data_id_V_0_state_reg_n_5_[1]\,
      I2 => ap_CS_fsm_state2,
      I3 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I4 => input_data_TVALID,
      O => input_data_id_V_0_state(1)
    );
\input_data_id_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_id_V_0_state[0]_i_1_n_5\,
      Q => \input_data_id_V_0_state_reg_n_5_[0]\,
      R => '0'
    );
\input_data_id_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_id_V_0_state(1),
      Q => \input_data_id_V_0_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\input_data_keep_V_0_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => input_data_TKEEP(0),
      I1 => \input_data_keep_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_keep_V_0_state_reg_n_5_[1]\,
      I3 => input_data_keep_V_0_sel_wr,
      I4 => input_data_keep_V_0_payload_A(0),
      O => \input_data_keep_V_0_payload_A[0]_i_1_n_5\
    );
\input_data_keep_V_0_payload_A[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => input_data_TKEEP(1),
      I1 => \input_data_keep_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_keep_V_0_state_reg_n_5_[1]\,
      I3 => input_data_keep_V_0_sel_wr,
      I4 => input_data_keep_V_0_payload_A(1),
      O => \input_data_keep_V_0_payload_A[1]_i_1_n_5\
    );
\input_data_keep_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_keep_V_0_payload_A[0]_i_1_n_5\,
      Q => input_data_keep_V_0_payload_A(0),
      R => '0'
    );
\input_data_keep_V_0_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_keep_V_0_payload_A[1]_i_1_n_5\,
      Q => input_data_keep_V_0_payload_A(1),
      R => '0'
    );
\input_data_keep_V_0_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => input_data_TKEEP(0),
      I1 => \input_data_keep_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_keep_V_0_state_reg_n_5_[1]\,
      I3 => input_data_keep_V_0_sel_wr,
      I4 => input_data_keep_V_0_payload_B(0),
      O => \input_data_keep_V_0_payload_B[0]_i_1_n_5\
    );
\input_data_keep_V_0_payload_B[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => input_data_TKEEP(1),
      I1 => \input_data_keep_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_keep_V_0_state_reg_n_5_[1]\,
      I3 => input_data_keep_V_0_sel_wr,
      I4 => input_data_keep_V_0_payload_B(1),
      O => \input_data_keep_V_0_payload_B[1]_i_1_n_5\
    );
\input_data_keep_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_keep_V_0_payload_B[0]_i_1_n_5\,
      Q => input_data_keep_V_0_payload_B(0),
      R => '0'
    );
\input_data_keep_V_0_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_keep_V_0_payload_B[1]_i_1_n_5\,
      Q => input_data_keep_V_0_payload_B(1),
      R => '0'
    );
input_data_keep_V_0_sel_rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \input_data_keep_V_0_state_reg_n_5_[0]\,
      I1 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I2 => ap_CS_fsm_state2,
      I3 => input_data_keep_V_0_sel,
      O => input_data_keep_V_0_sel_rd_i_1_n_5
    );
input_data_keep_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_keep_V_0_sel_rd_i_1_n_5,
      Q => input_data_keep_V_0_sel,
      R => ap_rst_n_inv
    );
input_data_keep_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => input_data_TVALID,
      I1 => \input_data_keep_V_0_state_reg_n_5_[1]\,
      I2 => input_data_keep_V_0_sel_wr,
      O => input_data_keep_V_0_sel_wr_i_1_n_5
    );
input_data_keep_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_keep_V_0_sel_wr_i_1_n_5,
      Q => input_data_keep_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\input_data_keep_V_0_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAA000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_CS_fsm_state2,
      I2 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I3 => input_data_TVALID,
      I4 => \input_data_keep_V_0_state_reg_n_5_[1]\,
      I5 => \input_data_keep_V_0_state_reg_n_5_[0]\,
      O => \input_data_keep_V_0_state[0]_i_1_n_5\
    );
\input_data_keep_V_0_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F555FDDD"
    )
        port map (
      I0 => \input_data_keep_V_0_state_reg_n_5_[0]\,
      I1 => \input_data_keep_V_0_state_reg_n_5_[1]\,
      I2 => ap_CS_fsm_state2,
      I3 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I4 => input_data_TVALID,
      O => input_data_keep_V_0_state(1)
    );
\input_data_keep_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_keep_V_0_state[0]_i_1_n_5\,
      Q => \input_data_keep_V_0_state_reg_n_5_[0]\,
      R => '0'
    );
\input_data_keep_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_keep_V_0_state(1),
      Q => \input_data_keep_V_0_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\input_data_last_V_0_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => input_data_TLAST(0),
      I1 => \input_data_last_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_last_V_0_state_reg_n_5_[1]\,
      I3 => input_data_last_V_0_sel_wr,
      I4 => input_data_last_V_0_payload_A,
      O => \input_data_last_V_0_payload_A[0]_i_1_n_5\
    );
\input_data_last_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_last_V_0_payload_A[0]_i_1_n_5\,
      Q => input_data_last_V_0_payload_A,
      R => '0'
    );
\input_data_last_V_0_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => input_data_TLAST(0),
      I1 => \input_data_last_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_last_V_0_state_reg_n_5_[1]\,
      I3 => input_data_last_V_0_sel_wr,
      I4 => input_data_last_V_0_payload_B,
      O => \input_data_last_V_0_payload_B[0]_i_1_n_5\
    );
\input_data_last_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_last_V_0_payload_B[0]_i_1_n_5\,
      Q => input_data_last_V_0_payload_B,
      R => '0'
    );
input_data_last_V_0_sel_rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \input_data_last_V_0_state_reg_n_5_[0]\,
      I1 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I2 => ap_CS_fsm_state2,
      I3 => input_data_last_V_0_sel,
      O => input_data_last_V_0_sel_rd_i_1_n_5
    );
input_data_last_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_last_V_0_sel_rd_i_1_n_5,
      Q => input_data_last_V_0_sel,
      R => ap_rst_n_inv
    );
input_data_last_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => input_data_TVALID,
      I1 => \input_data_last_V_0_state_reg_n_5_[1]\,
      I2 => input_data_last_V_0_sel_wr,
      O => input_data_last_V_0_sel_wr_i_1_n_5
    );
input_data_last_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_last_V_0_sel_wr_i_1_n_5,
      Q => input_data_last_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\input_data_last_V_0_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAA000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_CS_fsm_state2,
      I2 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I3 => input_data_TVALID,
      I4 => \input_data_last_V_0_state_reg_n_5_[1]\,
      I5 => \input_data_last_V_0_state_reg_n_5_[0]\,
      O => \input_data_last_V_0_state[0]_i_1_n_5\
    );
\input_data_last_V_0_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F555FDDD"
    )
        port map (
      I0 => \input_data_last_V_0_state_reg_n_5_[0]\,
      I1 => \input_data_last_V_0_state_reg_n_5_[1]\,
      I2 => ap_CS_fsm_state2,
      I3 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I4 => input_data_TVALID,
      O => input_data_last_V_0_state(1)
    );
\input_data_last_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_last_V_0_state[0]_i_1_n_5\,
      Q => \input_data_last_V_0_state_reg_n_5_[0]\,
      R => '0'
    );
\input_data_last_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_last_V_0_state(1),
      Q => \input_data_last_V_0_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\input_data_strb_V_0_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => input_data_TSTRB(0),
      I1 => \input_data_strb_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_strb_V_0_state_reg_n_5_[1]\,
      I3 => input_data_strb_V_0_sel_wr,
      I4 => input_data_strb_V_0_payload_A(0),
      O => \input_data_strb_V_0_payload_A[0]_i_1_n_5\
    );
\input_data_strb_V_0_payload_A[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => input_data_TSTRB(1),
      I1 => \input_data_strb_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_strb_V_0_state_reg_n_5_[1]\,
      I3 => input_data_strb_V_0_sel_wr,
      I4 => input_data_strb_V_0_payload_A(1),
      O => \input_data_strb_V_0_payload_A[1]_i_1_n_5\
    );
\input_data_strb_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_strb_V_0_payload_A[0]_i_1_n_5\,
      Q => input_data_strb_V_0_payload_A(0),
      R => '0'
    );
\input_data_strb_V_0_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_strb_V_0_payload_A[1]_i_1_n_5\,
      Q => input_data_strb_V_0_payload_A(1),
      R => '0'
    );
\input_data_strb_V_0_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => input_data_TSTRB(0),
      I1 => \input_data_strb_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_strb_V_0_state_reg_n_5_[1]\,
      I3 => input_data_strb_V_0_sel_wr,
      I4 => input_data_strb_V_0_payload_B(0),
      O => \input_data_strb_V_0_payload_B[0]_i_1_n_5\
    );
\input_data_strb_V_0_payload_B[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => input_data_TSTRB(1),
      I1 => \input_data_strb_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_strb_V_0_state_reg_n_5_[1]\,
      I3 => input_data_strb_V_0_sel_wr,
      I4 => input_data_strb_V_0_payload_B(1),
      O => \input_data_strb_V_0_payload_B[1]_i_1_n_5\
    );
\input_data_strb_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_strb_V_0_payload_B[0]_i_1_n_5\,
      Q => input_data_strb_V_0_payload_B(0),
      R => '0'
    );
\input_data_strb_V_0_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_strb_V_0_payload_B[1]_i_1_n_5\,
      Q => input_data_strb_V_0_payload_B(1),
      R => '0'
    );
input_data_strb_V_0_sel_rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \input_data_strb_V_0_state_reg_n_5_[0]\,
      I1 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I2 => ap_CS_fsm_state2,
      I3 => input_data_strb_V_0_sel,
      O => input_data_strb_V_0_sel_rd_i_1_n_5
    );
input_data_strb_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_strb_V_0_sel_rd_i_1_n_5,
      Q => input_data_strb_V_0_sel,
      R => ap_rst_n_inv
    );
input_data_strb_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => input_data_TVALID,
      I1 => \input_data_strb_V_0_state_reg_n_5_[1]\,
      I2 => input_data_strb_V_0_sel_wr,
      O => input_data_strb_V_0_sel_wr_i_1_n_5
    );
input_data_strb_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_strb_V_0_sel_wr_i_1_n_5,
      Q => input_data_strb_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\input_data_strb_V_0_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAA000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I2 => ap_CS_fsm_state2,
      I3 => input_data_TVALID,
      I4 => \input_data_strb_V_0_state_reg_n_5_[1]\,
      I5 => \input_data_strb_V_0_state_reg_n_5_[0]\,
      O => \input_data_strb_V_0_state[0]_i_1_n_5\
    );
\input_data_strb_V_0_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F555FDDD"
    )
        port map (
      I0 => \input_data_strb_V_0_state_reg_n_5_[0]\,
      I1 => \input_data_strb_V_0_state_reg_n_5_[1]\,
      I2 => ap_CS_fsm_state2,
      I3 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I4 => input_data_TVALID,
      O => input_data_strb_V_0_state(1)
    );
\input_data_strb_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_strb_V_0_state[0]_i_1_n_5\,
      Q => \input_data_strb_V_0_state_reg_n_5_[0]\,
      R => '0'
    );
\input_data_strb_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_strb_V_0_state(1),
      Q => \input_data_strb_V_0_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\input_data_user_V_0_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => input_data_TUSER(0),
      I1 => \input_data_user_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_user_V_0_state_reg_n_5_[1]\,
      I3 => input_data_user_V_0_sel_wr,
      I4 => input_data_user_V_0_payload_A,
      O => \input_data_user_V_0_payload_A[0]_i_1_n_5\
    );
\input_data_user_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_user_V_0_payload_A[0]_i_1_n_5\,
      Q => input_data_user_V_0_payload_A,
      R => '0'
    );
\input_data_user_V_0_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => input_data_TUSER(0),
      I1 => \input_data_user_V_0_state_reg_n_5_[0]\,
      I2 => \input_data_user_V_0_state_reg_n_5_[1]\,
      I3 => input_data_user_V_0_sel_wr,
      I4 => input_data_user_V_0_payload_B,
      O => \input_data_user_V_0_payload_B[0]_i_1_n_5\
    );
\input_data_user_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_user_V_0_payload_B[0]_i_1_n_5\,
      Q => input_data_user_V_0_payload_B,
      R => '0'
    );
input_data_user_V_0_sel_rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \input_data_user_V_0_state_reg_n_5_[0]\,
      I1 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I2 => ap_CS_fsm_state2,
      I3 => input_data_user_V_0_sel,
      O => input_data_user_V_0_sel_rd_i_1_n_5
    );
input_data_user_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_user_V_0_sel_rd_i_1_n_5,
      Q => input_data_user_V_0_sel,
      R => ap_rst_n_inv
    );
input_data_user_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => input_data_TVALID,
      I1 => \input_data_user_V_0_state_reg_n_5_[1]\,
      I2 => input_data_user_V_0_sel_wr,
      O => input_data_user_V_0_sel_wr_i_1_n_5
    );
input_data_user_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_user_V_0_sel_wr_i_1_n_5,
      Q => input_data_user_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\input_data_user_V_0_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAA000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I2 => ap_CS_fsm_state2,
      I3 => input_data_TVALID,
      I4 => \input_data_user_V_0_state_reg_n_5_[1]\,
      I5 => \input_data_user_V_0_state_reg_n_5_[0]\,
      O => \input_data_user_V_0_state[0]_i_1_n_5\
    );
\input_data_user_V_0_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F555FDDD"
    )
        port map (
      I0 => \input_data_user_V_0_state_reg_n_5_[0]\,
      I1 => \input_data_user_V_0_state_reg_n_5_[1]\,
      I2 => ap_CS_fsm_state2,
      I3 => \input_data_data_V_0_state_reg_n_5_[0]\,
      I4 => input_data_TVALID,
      O => input_data_user_V_0_state(1)
    );
\input_data_user_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \input_data_user_V_0_state[0]_i_1_n_5\,
      Q => \input_data_user_V_0_state_reg_n_5_[0]\,
      R => '0'
    );
\input_data_user_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => input_data_user_V_0_state(1),
      Q => \input_data_user_V_0_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
network_AXILiteS_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_AXILiteS_s_axi
     port map (
      D(1 downto 0) => ap_NS_fsm(1 downto 0),
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_AXILiteS_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_AXILiteS_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_AXILiteS_WREADY,
      Q(2) => \ap_CS_fsm_reg_n_5_[44]\,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_5_[0]\,
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[1]\ => \input_data_data_V_0_state_reg_n_5_[0]\,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_rst_n => ap_rst_n,
      input_data_last_V_tm_fu_600_p1 => input_data_last_V_tm_fu_600_p1,
      int_ap_ready_reg_0 => \output_data_data_V_1_state_reg_n_5_[0]\,
      int_ap_ready_reg_1 => \^output_data_tvalid\,
      int_ap_start_reg_0 => network_AXILiteS_s_axi_U_n_8,
      interrupt => interrupt,
      output_data_TREADY => output_data_TREADY,
      output_data_data_V_1_ack_in => output_data_data_V_1_ack_in,
      output_data_dest_V_1_state(0) => output_data_dest_V_1_state(1),
      output_data_id_V_1_state(1 downto 0) => output_data_id_V_1_state(1 downto 0),
      output_data_keep_V_1_state(1 downto 0) => output_data_keep_V_1_state(1 downto 0),
      output_data_last_V_1_state(1 downto 0) => output_data_last_V_1_state(1 downto 0),
      output_data_strb_V_1_state(1 downto 0) => output_data_strb_V_1_state(1 downto 0),
      output_data_user_V_1_state(1 downto 0) => output_data_user_V_1_state(1 downto 0),
      s_axi_AXILiteS_ARADDR(4 downto 0) => s_axi_AXILiteS_ARADDR(4 downto 0),
      s_axi_AXILiteS_ARVALID => s_axi_AXILiteS_ARVALID,
      s_axi_AXILiteS_AWADDR(4 downto 0) => s_axi_AXILiteS_AWADDR(4 downto 0),
      s_axi_AXILiteS_AWVALID => s_axi_AXILiteS_AWVALID,
      s_axi_AXILiteS_BREADY => s_axi_AXILiteS_BREADY,
      s_axi_AXILiteS_BVALID => s_axi_AXILiteS_BVALID,
      s_axi_AXILiteS_RDATA(4) => \^s_axi_axilites_rdata\(7),
      s_axi_AXILiteS_RDATA(3 downto 0) => \^s_axi_axilites_rdata\(3 downto 0),
      s_axi_AXILiteS_RREADY => s_axi_AXILiteS_RREADY,
      s_axi_AXILiteS_RVALID => s_axi_AXILiteS_RVALID,
      s_axi_AXILiteS_WDATA(2) => s_axi_AXILiteS_WDATA(7),
      s_axi_AXILiteS_WDATA(1 downto 0) => s_axi_AXILiteS_WDATA(1 downto 0),
      s_axi_AXILiteS_WSTRB(0) => s_axi_AXILiteS_WSTRB(0),
      s_axi_AXILiteS_WVALID => s_axi_AXILiteS_WVALID
    );
\output_data_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(0),
      I1 => output_data_data_V_1_payload_A(0),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(0)
    );
\output_data_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(10),
      I1 => output_data_data_V_1_payload_A(10),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(10)
    );
\output_data_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(11),
      I1 => output_data_data_V_1_payload_A(11),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(11)
    );
\output_data_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(12),
      I1 => output_data_data_V_1_payload_A(12),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(12)
    );
\output_data_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(13),
      I1 => output_data_data_V_1_payload_A(13),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(13)
    );
\output_data_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(14),
      I1 => output_data_data_V_1_payload_A(14),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(14)
    );
\output_data_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(15),
      I1 => output_data_data_V_1_payload_A(15),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(15)
    );
\output_data_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(1),
      I1 => output_data_data_V_1_payload_A(1),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(1)
    );
\output_data_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(2),
      I1 => output_data_data_V_1_payload_A(2),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(2)
    );
\output_data_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(3),
      I1 => output_data_data_V_1_payload_A(3),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(3)
    );
\output_data_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(4),
      I1 => output_data_data_V_1_payload_A(4),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(4)
    );
\output_data_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(5),
      I1 => output_data_data_V_1_payload_A(5),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(5)
    );
\output_data_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(6),
      I1 => output_data_data_V_1_payload_A(6),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(6)
    );
\output_data_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(7),
      I1 => output_data_data_V_1_payload_A(7),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(7)
    );
\output_data_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(8),
      I1 => output_data_data_V_1_payload_A(8),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(8)
    );
\output_data_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_data_V_1_payload_B(9),
      I1 => output_data_data_V_1_payload_A(9),
      I2 => output_data_data_V_1_sel,
      O => output_data_TDATA(9)
    );
\output_data_TDEST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_dest_V_1_payload_B,
      I1 => output_data_dest_V_1_payload_A,
      I2 => output_data_dest_V_1_sel,
      O => output_data_TDEST(0)
    );
\output_data_TID[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_id_V_1_payload_B,
      I1 => output_data_id_V_1_payload_A,
      I2 => output_data_id_V_1_sel,
      O => output_data_TID(0)
    );
\output_data_TKEEP[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_keep_V_1_payload_B(0),
      I1 => output_data_keep_V_1_payload_A(0),
      I2 => output_data_keep_V_1_sel,
      O => output_data_TKEEP(0)
    );
\output_data_TKEEP[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_keep_V_1_payload_B(1),
      I1 => output_data_keep_V_1_payload_A(1),
      I2 => output_data_keep_V_1_sel,
      O => output_data_TKEEP(1)
    );
\output_data_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_last_V_1_payload_B,
      I1 => output_data_last_V_1_payload_A,
      I2 => output_data_last_V_1_sel,
      O => output_data_TLAST(0)
    );
\output_data_TSTRB[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_strb_V_1_payload_B(0),
      I1 => output_data_strb_V_1_payload_A(0),
      I2 => output_data_strb_V_1_sel,
      O => output_data_TSTRB(0)
    );
\output_data_TSTRB[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_strb_V_1_payload_B(1),
      I1 => output_data_strb_V_1_payload_A(1),
      I2 => output_data_strb_V_1_sel,
      O => output_data_TSTRB(1)
    );
\output_data_TUSER[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output_data_user_V_1_payload_B,
      I1 => output_data_user_V_1_payload_A,
      I2 => output_data_user_V_1_sel,
      O => output_data_TUSER(0)
    );
\output_data_data_V_1_payload_A[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \output_data_data_V_1_state_reg_n_5_[0]\,
      I1 => output_data_data_V_1_ack_in,
      I2 => output_data_data_V_1_sel_wr,
      O => \output_data_data_V_1_payload_A[15]_i_1_n_5\
    );
\output_data_data_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(0),
      Q => output_data_data_V_1_payload_A(0),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(10),
      Q => output_data_data_V_1_payload_A(10),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(11),
      Q => output_data_data_V_1_payload_A(11),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(12),
      Q => output_data_data_V_1_payload_A(12),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(13),
      Q => output_data_data_V_1_payload_A(13),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(14),
      Q => output_data_data_V_1_payload_A(14),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(15),
      Q => output_data_data_V_1_payload_A(15),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(1),
      Q => output_data_data_V_1_payload_A(1),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(2),
      Q => output_data_data_V_1_payload_A(2),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(3),
      Q => output_data_data_V_1_payload_A(3),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(4),
      Q => output_data_data_V_1_payload_A(4),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(5),
      Q => output_data_data_V_1_payload_A(5),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(6),
      Q => output_data_data_V_1_payload_A(6),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(7),
      Q => output_data_data_V_1_payload_A(7),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(8),
      Q => output_data_data_V_1_payload_A(8),
      R => '0'
    );
\output_data_data_V_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_data_V_1_payload_A[15]_i_1_n_5\,
      D => MemBank_Out_q0(9),
      Q => output_data_data_V_1_payload_A(9),
      R => '0'
    );
\output_data_data_V_1_payload_B[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \output_data_data_V_1_state_reg_n_5_[0]\,
      I1 => output_data_data_V_1_ack_in,
      I2 => output_data_data_V_1_sel_wr,
      O => output_data_data_V_1_load_B
    );
\output_data_data_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(0),
      Q => output_data_data_V_1_payload_B(0),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(10),
      Q => output_data_data_V_1_payload_B(10),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(11),
      Q => output_data_data_V_1_payload_B(11),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(12),
      Q => output_data_data_V_1_payload_B(12),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(13),
      Q => output_data_data_V_1_payload_B(13),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(14),
      Q => output_data_data_V_1_payload_B(14),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(15),
      Q => output_data_data_V_1_payload_B(15),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(1),
      Q => output_data_data_V_1_payload_B(1),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(2),
      Q => output_data_data_V_1_payload_B(2),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(3),
      Q => output_data_data_V_1_payload_B(3),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(4),
      Q => output_data_data_V_1_payload_B(4),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(5),
      Q => output_data_data_V_1_payload_B(5),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(6),
      Q => output_data_data_V_1_payload_B(6),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(7),
      Q => output_data_data_V_1_payload_B(7),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(8),
      Q => output_data_data_V_1_payload_B(8),
      R => '0'
    );
\output_data_data_V_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_data_V_1_load_B,
      D => MemBank_Out_q0(9),
      Q => output_data_data_V_1_payload_B(9),
      R => '0'
    );
output_data_data_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_data_TREADY,
      I1 => \output_data_data_V_1_state_reg_n_5_[0]\,
      I2 => output_data_data_V_1_sel,
      O => output_data_data_V_1_sel_rd_i_1_n_5
    );
output_data_data_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_data_V_1_sel_rd_i_1_n_5,
      Q => output_data_data_V_1_sel,
      R => ap_rst_n_inv
    );
output_data_data_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_161_in,
      I1 => output_data_data_V_1_ack_in,
      I2 => output_data_data_V_1_sel_wr,
      O => output_data_data_V_1_sel_wr_i_1_n_5
    );
output_data_data_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_data_V_1_sel_wr_i_1_n_5,
      Q => output_data_data_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\output_data_data_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => output_data_TREADY,
      I2 => p_161_in,
      I3 => output_data_data_V_1_ack_in,
      I4 => \output_data_data_V_1_state_reg_n_5_[0]\,
      O => \output_data_data_V_1_state[0]_i_1_n_5\
    );
\output_data_data_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => output_data_TREADY,
      I1 => \output_data_data_V_1_state_reg_n_5_[0]\,
      I2 => output_data_data_V_1_ack_in,
      I3 => p_161_in,
      O => \output_data_data_V_1_state[1]_i_1_n_5\
    );
\output_data_data_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_data_V_1_state[0]_i_1_n_5\,
      Q => \output_data_data_V_1_state_reg_n_5_[0]\,
      R => '0'
    );
\output_data_data_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_data_V_1_state[1]_i_1_n_5\,
      Q => output_data_data_V_1_ack_in,
      R => ap_rst_n_inv
    );
\output_data_dest_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sig_buffer_dest_V_U_n_13,
      Q => output_data_dest_V_1_payload_A,
      R => '0'
    );
\output_data_dest_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sig_buffer_dest_V_U_n_14,
      Q => output_data_dest_V_1_payload_B,
      R => '0'
    );
output_data_dest_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_data_TREADY,
      I1 => \^output_data_tvalid\,
      I2 => output_data_dest_V_1_sel,
      O => output_data_dest_V_1_sel_rd_i_1_n_5
    );
output_data_dest_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_dest_V_1_sel_rd_i_1_n_5,
      Q => output_data_dest_V_1_sel,
      R => ap_rst_n_inv
    );
output_data_dest_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_161_in,
      I1 => output_data_dest_V_1_state(1),
      I2 => output_data_dest_V_1_sel_wr,
      O => output_data_dest_V_1_sel_wr_i_1_n_5
    );
output_data_dest_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_dest_V_1_sel_wr_i_1_n_5,
      Q => output_data_dest_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\output_data_dest_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => output_data_TREADY,
      I2 => p_161_in,
      I3 => output_data_dest_V_1_state(1),
      I4 => \^output_data_tvalid\,
      O => \output_data_dest_V_1_state[0]_i_1_n_5\
    );
\output_data_dest_V_1_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => output_data_data_V_1_ack_in,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \icmp_ln197_reg_688_reg_n_5_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_5,
      O => p_161_in
    );
\output_data_dest_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3FB"
    )
        port map (
      I0 => output_data_dest_V_1_state(1),
      I1 => \^output_data_tvalid\,
      I2 => output_data_TREADY,
      I3 => p_161_in,
      O => \output_data_dest_V_1_state[1]_i_1_n_5\
    );
\output_data_dest_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_dest_V_1_state[0]_i_1_n_5\,
      Q => \^output_data_tvalid\,
      R => '0'
    );
\output_data_dest_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_dest_V_1_state[1]_i_1_n_5\,
      Q => output_data_dest_V_1_state(1),
      R => ap_rst_n_inv
    );
\output_data_id_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sig_buffer_id_V_U_n_5,
      Q => output_data_id_V_1_payload_A,
      R => '0'
    );
\output_data_id_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sig_buffer_id_V_U_n_6,
      Q => output_data_id_V_1_payload_B,
      R => '0'
    );
output_data_id_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_data_TREADY,
      I1 => output_data_id_V_1_state(0),
      I2 => output_data_id_V_1_sel,
      O => output_data_id_V_1_sel_rd_i_1_n_5
    );
output_data_id_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_id_V_1_sel_rd_i_1_n_5,
      Q => output_data_id_V_1_sel,
      R => ap_rst_n_inv
    );
output_data_id_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_161_in,
      I1 => output_data_id_V_1_state(1),
      I2 => output_data_id_V_1_sel_wr,
      O => output_data_id_V_1_sel_wr_i_1_n_5
    );
output_data_id_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_id_V_1_sel_wr_i_1_n_5,
      Q => output_data_id_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\output_data_id_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => output_data_TREADY,
      I2 => p_161_in,
      I3 => output_data_id_V_1_state(1),
      I4 => output_data_id_V_1_state(0),
      O => \output_data_id_V_1_state[0]_i_1_n_5\
    );
\output_data_id_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => output_data_id_V_1_state(0),
      I1 => output_data_id_V_1_state(1),
      I2 => output_data_TREADY,
      I3 => p_161_in,
      O => \output_data_id_V_1_state[1]_i_1_n_5\
    );
\output_data_id_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_id_V_1_state[0]_i_1_n_5\,
      Q => output_data_id_V_1_state(0),
      R => '0'
    );
\output_data_id_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_id_V_1_state[1]_i_1_n_5\,
      Q => output_data_id_V_1_state(1),
      R => ap_rst_n_inv
    );
\output_data_keep_V_1_payload_A[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => output_data_keep_V_1_state(0),
      I1 => output_data_keep_V_1_state(1),
      I2 => output_data_keep_V_1_sel_wr,
      O => \output_data_keep_V_1_payload_A[1]_i_1_n_5\
    );
\output_data_keep_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_keep_V_1_payload_A[1]_i_1_n_5\,
      D => sig_buffer_keep_V_q0(0),
      Q => output_data_keep_V_1_payload_A(0),
      R => '0'
    );
\output_data_keep_V_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_keep_V_1_payload_A[1]_i_1_n_5\,
      D => sig_buffer_keep_V_q0(1),
      Q => output_data_keep_V_1_payload_A(1),
      R => '0'
    );
\output_data_keep_V_1_payload_B[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => output_data_keep_V_1_state(0),
      I1 => output_data_keep_V_1_state(1),
      I2 => output_data_keep_V_1_sel_wr,
      O => output_data_keep_V_1_load_B
    );
\output_data_keep_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_keep_V_1_load_B,
      D => sig_buffer_keep_V_q0(0),
      Q => output_data_keep_V_1_payload_B(0),
      R => '0'
    );
\output_data_keep_V_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_keep_V_1_load_B,
      D => sig_buffer_keep_V_q0(1),
      Q => output_data_keep_V_1_payload_B(1),
      R => '0'
    );
output_data_keep_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_data_TREADY,
      I1 => output_data_keep_V_1_state(0),
      I2 => output_data_keep_V_1_sel,
      O => output_data_keep_V_1_sel_rd_i_1_n_5
    );
output_data_keep_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_keep_V_1_sel_rd_i_1_n_5,
      Q => output_data_keep_V_1_sel,
      R => ap_rst_n_inv
    );
output_data_keep_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_161_in,
      I1 => output_data_keep_V_1_state(1),
      I2 => output_data_keep_V_1_sel_wr,
      O => output_data_keep_V_1_sel_wr_i_1_n_5
    );
output_data_keep_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_keep_V_1_sel_wr_i_1_n_5,
      Q => output_data_keep_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\output_data_keep_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => output_data_TREADY,
      I2 => p_161_in,
      I3 => output_data_keep_V_1_state(1),
      I4 => output_data_keep_V_1_state(0),
      O => \output_data_keep_V_1_state[0]_i_1_n_5\
    );
\output_data_keep_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => output_data_keep_V_1_state(0),
      I1 => output_data_keep_V_1_state(1),
      I2 => output_data_TREADY,
      I3 => p_161_in,
      O => \output_data_keep_V_1_state[1]_i_1_n_5\
    );
\output_data_keep_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_keep_V_1_state[0]_i_1_n_5\,
      Q => output_data_keep_V_1_state(0),
      R => '0'
    );
\output_data_keep_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_keep_V_1_state[1]_i_1_n_5\,
      Q => output_data_keep_V_1_state(1),
      R => ap_rst_n_inv
    );
\output_data_last_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sig_buffer_last_V_U_n_10,
      Q => output_data_last_V_1_payload_A,
      R => '0'
    );
\output_data_last_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sig_buffer_last_V_U_n_11,
      Q => output_data_last_V_1_payload_B,
      R => '0'
    );
output_data_last_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_data_TREADY,
      I1 => output_data_last_V_1_state(0),
      I2 => output_data_last_V_1_sel,
      O => output_data_last_V_1_sel_rd_i_1_n_5
    );
output_data_last_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_last_V_1_sel_rd_i_1_n_5,
      Q => output_data_last_V_1_sel,
      R => ap_rst_n_inv
    );
output_data_last_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_161_in,
      I1 => output_data_last_V_1_state(1),
      I2 => output_data_last_V_1_sel_wr,
      O => output_data_last_V_1_sel_wr_i_1_n_5
    );
output_data_last_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_last_V_1_sel_wr_i_1_n_5,
      Q => output_data_last_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\output_data_last_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => output_data_TREADY,
      I2 => p_161_in,
      I3 => output_data_last_V_1_state(1),
      I4 => output_data_last_V_1_state(0),
      O => \output_data_last_V_1_state[0]_i_1_n_5\
    );
\output_data_last_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => output_data_last_V_1_state(0),
      I1 => output_data_last_V_1_state(1),
      I2 => output_data_TREADY,
      I3 => p_161_in,
      O => \output_data_last_V_1_state[1]_i_1_n_5\
    );
\output_data_last_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_last_V_1_state[0]_i_1_n_5\,
      Q => output_data_last_V_1_state(0),
      R => '0'
    );
\output_data_last_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_last_V_1_state[1]_i_1_n_5\,
      Q => output_data_last_V_1_state(1),
      R => ap_rst_n_inv
    );
\output_data_strb_V_1_payload_A[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => output_data_strb_V_1_state(0),
      I1 => output_data_strb_V_1_state(1),
      I2 => output_data_strb_V_1_sel_wr,
      O => \output_data_strb_V_1_payload_A[1]_i_1_n_5\
    );
\output_data_strb_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_strb_V_1_payload_A[1]_i_1_n_5\,
      D => sig_buffer_strb_V_q0(0),
      Q => output_data_strb_V_1_payload_A(0),
      R => '0'
    );
\output_data_strb_V_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \output_data_strb_V_1_payload_A[1]_i_1_n_5\,
      D => sig_buffer_strb_V_q0(1),
      Q => output_data_strb_V_1_payload_A(1),
      R => '0'
    );
\output_data_strb_V_1_payload_B[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => output_data_strb_V_1_state(0),
      I1 => output_data_strb_V_1_state(1),
      I2 => output_data_strb_V_1_sel_wr,
      O => output_data_strb_V_1_load_B
    );
\output_data_strb_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_strb_V_1_load_B,
      D => sig_buffer_strb_V_q0(0),
      Q => output_data_strb_V_1_payload_B(0),
      R => '0'
    );
\output_data_strb_V_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_data_strb_V_1_load_B,
      D => sig_buffer_strb_V_q0(1),
      Q => output_data_strb_V_1_payload_B(1),
      R => '0'
    );
output_data_strb_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_data_TREADY,
      I1 => output_data_strb_V_1_state(0),
      I2 => output_data_strb_V_1_sel,
      O => output_data_strb_V_1_sel_rd_i_1_n_5
    );
output_data_strb_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_strb_V_1_sel_rd_i_1_n_5,
      Q => output_data_strb_V_1_sel,
      R => ap_rst_n_inv
    );
output_data_strb_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_161_in,
      I1 => output_data_strb_V_1_state(1),
      I2 => output_data_strb_V_1_sel_wr,
      O => output_data_strb_V_1_sel_wr_i_1_n_5
    );
output_data_strb_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_strb_V_1_sel_wr_i_1_n_5,
      Q => output_data_strb_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\output_data_strb_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => output_data_TREADY,
      I2 => p_161_in,
      I3 => output_data_strb_V_1_state(1),
      I4 => output_data_strb_V_1_state(0),
      O => \output_data_strb_V_1_state[0]_i_1_n_5\
    );
\output_data_strb_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => output_data_strb_V_1_state(0),
      I1 => output_data_strb_V_1_state(1),
      I2 => output_data_TREADY,
      I3 => p_161_in,
      O => \output_data_strb_V_1_state[1]_i_1_n_5\
    );
\output_data_strb_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_strb_V_1_state[0]_i_1_n_5\,
      Q => output_data_strb_V_1_state(0),
      R => '0'
    );
\output_data_strb_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_strb_V_1_state[1]_i_1_n_5\,
      Q => output_data_strb_V_1_state(1),
      R => ap_rst_n_inv
    );
\output_data_user_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sig_buffer_user_V_U_n_5,
      Q => output_data_user_V_1_payload_A,
      R => '0'
    );
\output_data_user_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sig_buffer_user_V_U_n_6,
      Q => output_data_user_V_1_payload_B,
      R => '0'
    );
output_data_user_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_data_TREADY,
      I1 => output_data_user_V_1_state(0),
      I2 => output_data_user_V_1_sel,
      O => output_data_user_V_1_sel_rd_i_1_n_5
    );
output_data_user_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_user_V_1_sel_rd_i_1_n_5,
      Q => output_data_user_V_1_sel,
      R => ap_rst_n_inv
    );
output_data_user_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_161_in,
      I1 => output_data_user_V_1_state(1),
      I2 => output_data_user_V_1_sel_wr,
      O => output_data_user_V_1_sel_wr_i_1_n_5
    );
output_data_user_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => output_data_user_V_1_sel_wr_i_1_n_5,
      Q => output_data_user_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\output_data_user_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => output_data_user_V_1_state(0),
      I2 => output_data_user_V_1_state(1),
      I3 => output_data_TREADY,
      I4 => p_161_in,
      O => \output_data_user_V_1_state[0]_i_1_n_5\
    );
\output_data_user_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => output_data_user_V_1_state(0),
      I1 => output_data_user_V_1_state(1),
      I2 => output_data_TREADY,
      I3 => p_161_in,
      O => \output_data_user_V_1_state[1]_i_1_n_5\
    );
\output_data_user_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_user_V_1_state[0]_i_1_n_5\,
      Q => output_data_user_V_1_state(0),
      R => '0'
    );
\output_data_user_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \output_data_user_V_1_state[1]_i_1_n_5\,
      Q => output_data_user_V_1_state(1),
      R => ap_rst_n_inv
    );
sig_buffer_dest_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V
     port map (
      Q(1) => ap_CS_fsm_pp0_stage0,
      Q(0) => ap_CS_fsm_state2,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => sig_buffer_dest_V_U_n_15,
      ap_enable_reg_pp0_iter0_reg_0 => sig_buffer_dest_V_U_n_16,
      ap_enable_reg_pp0_iter0_reg_1 => sig_buffer_dest_V_U_n_17,
      i_0_reg_390_reg(5 downto 4) => i_0_reg_390_reg(9 downto 8),
      i_0_reg_390_reg(3 downto 0) => i_0_reg_390_reg(3 downto 0),
      input_data_data_V_0_ack_out => input_data_data_V_0_ack_out,
      input_data_dest_V_0_payload_A => input_data_dest_V_0_payload_A,
      input_data_dest_V_0_payload_B => input_data_dest_V_0_payload_B,
      input_data_dest_V_0_sel => input_data_dest_V_0_sel,
      output_data_dest_V_1_payload_A => output_data_dest_V_1_payload_A,
      output_data_dest_V_1_payload_B => output_data_dest_V_1_payload_B,
      \output_data_dest_V_1_payload_B_reg[0]\ => \^output_data_tvalid\,
      output_data_dest_V_1_sel_wr => output_data_dest_V_1_sel_wr,
      output_data_dest_V_1_state(0) => output_data_dest_V_1_state(1),
      \q0[0]_i_2__0\ => sig_buffer_last_V_U_n_12,
      \q0_reg[0]\ => sig_buffer_dest_V_U_n_13,
      \q0_reg[0]_0\ => sig_buffer_dest_V_U_n_14,
      \q0_reg[0]_1\(3 downto 0) => sig_buffer_dest_V_address0(7 downto 4),
      ram_reg => \input_data_data_V_0_state_reg_n_5_[0]\,
      ram_reg_0(5 downto 4) => i_2_reg_412_reg(9 downto 8),
      ram_reg_0(3 downto 0) => i_2_reg_412_reg(3 downto 0),
      sig_buffer_dest_V_address0(5 downto 4) => sig_buffer_dest_V_address0(9 downto 8),
      sig_buffer_dest_V_address0(3 downto 0) => sig_buffer_dest_V_address0(3 downto 0),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
sig_buffer_id_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_0
     port map (
      ap_clk => ap_clk,
      input_data_id_V_0_payload_A => input_data_id_V_0_payload_A,
      input_data_id_V_0_payload_B => input_data_id_V_0_payload_B,
      input_data_id_V_0_sel => input_data_id_V_0_sel,
      output_data_id_V_1_payload_A => output_data_id_V_1_payload_A,
      output_data_id_V_1_payload_B => output_data_id_V_1_payload_B,
      output_data_id_V_1_sel_wr => output_data_id_V_1_sel_wr,
      output_data_id_V_1_state(1 downto 0) => output_data_id_V_1_state(1 downto 0),
      \q0[0]_i_2__1\ => sig_buffer_last_V_U_n_12,
      \q0_reg[0]\ => sig_buffer_id_V_U_n_5,
      \q0_reg[0]_0\ => sig_buffer_id_V_U_n_6,
      \q0_reg[0]_1\ => sig_buffer_dest_V_U_n_17,
      \q0_reg[0]_2\ => sig_buffer_dest_V_U_n_16,
      \q0_reg[0]_3\ => sig_buffer_dest_V_U_n_15,
      sig_buffer_dest_V_address0(9 downto 0) => sig_buffer_dest_V_address0(9 downto 0),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
sig_buffer_keep_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_keep_V
     port map (
      D(1 downto 0) => sig_buffer_keep_V_q0(1 downto 0),
      ap_clk => ap_clk,
      input_data_data_V_0_ack_out => input_data_data_V_0_ack_out,
      input_data_keep_V_0_payload_A(1 downto 0) => input_data_keep_V_0_payload_A(1 downto 0),
      input_data_keep_V_0_payload_B(1 downto 0) => input_data_keep_V_0_payload_B(1 downto 0),
      input_data_keep_V_0_sel => input_data_keep_V_0_sel,
      sig_buffer_dest_V_address0(9 downto 0) => sig_buffer_dest_V_address0(9 downto 0),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
sig_buffer_last_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_1
     port map (
      Q(4) => i_2_reg_412_reg(9),
      Q(3 downto 0) => i_2_reg_412_reg(7 downto 4),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => sig_buffer_last_V_U_n_12,
      i_0_reg_390_reg(4) => i_0_reg_390_reg(9),
      i_0_reg_390_reg(3 downto 0) => i_0_reg_390_reg(7 downto 4),
      input_data_data_V_0_ack_out => input_data_data_V_0_ack_out,
      input_data_last_V_0_payload_A => input_data_last_V_0_payload_A,
      input_data_last_V_0_payload_B => input_data_last_V_0_payload_B,
      input_data_last_V_0_sel => input_data_last_V_0_sel,
      input_data_last_V_tm_fu_600_p1 => input_data_last_V_tm_fu_600_p1,
      output_data_last_V_1_payload_A => output_data_last_V_1_payload_A,
      output_data_last_V_1_payload_B => output_data_last_V_1_payload_B,
      output_data_last_V_1_sel_wr => output_data_last_V_1_sel_wr,
      output_data_last_V_1_state(1 downto 0) => output_data_last_V_1_state(1 downto 0),
      \q0_reg[0]\ => sig_buffer_last_V_U_n_10,
      \q0_reg[0]_0\ => sig_buffer_last_V_U_n_11,
      \q0_reg[0]_1\(5 downto 4) => sig_buffer_dest_V_address0(9 downto 8),
      \q0_reg[0]_1\(3 downto 0) => sig_buffer_dest_V_address0(3 downto 0),
      \q0_reg[0]_2\ => sig_buffer_dest_V_U_n_17,
      \q0_reg[0]_3\ => sig_buffer_dest_V_U_n_16,
      \q0_reg[0]_4\ => sig_buffer_dest_V_U_n_15,
      ram_reg(0) => ap_CS_fsm_pp0_stage0,
      sig_buffer_dest_V_address0(3 downto 0) => sig_buffer_dest_V_address0(7 downto 4),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
sig_buffer_strb_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_keep_V_2
     port map (
      D(1 downto 0) => sig_buffer_strb_V_q0(1 downto 0),
      ap_clk => ap_clk,
      input_data_data_V_0_ack_out => input_data_data_V_0_ack_out,
      input_data_strb_V_0_payload_A(1 downto 0) => input_data_strb_V_0_payload_A(1 downto 0),
      input_data_strb_V_0_payload_B(1 downto 0) => input_data_strb_V_0_payload_B(1 downto 0),
      input_data_strb_V_0_sel => input_data_strb_V_0_sel,
      sig_buffer_dest_V_address0(9 downto 0) => sig_buffer_dest_V_address0(9 downto 0),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
sig_buffer_user_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_3
     port map (
      ap_clk => ap_clk,
      input_data_user_V_0_payload_A => input_data_user_V_0_payload_A,
      input_data_user_V_0_payload_B => input_data_user_V_0_payload_B,
      input_data_user_V_0_sel => input_data_user_V_0_sel,
      output_data_user_V_1_payload_A => output_data_user_V_1_payload_A,
      output_data_user_V_1_payload_B => output_data_user_V_1_payload_B,
      output_data_user_V_1_sel_wr => output_data_user_V_1_sel_wr,
      output_data_user_V_1_state(1 downto 0) => output_data_user_V_1_state(1 downto 0),
      \q0[0]_i_2\ => sig_buffer_last_V_U_n_12,
      \q0_reg[0]\ => sig_buffer_user_V_U_n_5,
      \q0_reg[0]_0\ => sig_buffer_user_V_U_n_6,
      \q0_reg[0]_1\ => sig_buffer_dest_V_U_n_17,
      \q0_reg[0]_2\ => sig_buffer_dest_V_U_n_16,
      \q0_reg[0]_3\ => sig_buffer_dest_V_U_n_15,
      sig_buffer_dest_V_address0(9 downto 0) => sig_buffer_dest_V_address0(9 downto 0),
      sig_buffer_dest_V_ce0 => sig_buffer_dest_V_ce0
    );
\zext_ln176_reg_678[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8AAAAAAAAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_5_[40]\,
      I1 => \i_1_reg_401_reg_n_5_[6]\,
      I2 => \zext_ln176_reg_678[9]_i_2_n_5\,
      I3 => \i_1_reg_401_reg_n_5_[8]\,
      I4 => \i_1_reg_401_reg_n_5_[7]\,
      I5 => \i_1_reg_401_reg_n_5_[9]\,
      O => zext_ln176_reg_678_reg0
    );
\zext_ln176_reg_678[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \i_1_reg_401_reg_n_5_[3]\,
      I1 => \i_1_reg_401_reg_n_5_[0]\,
      I2 => \i_1_reg_401_reg_n_5_[1]\,
      I3 => \i_1_reg_401_reg_n_5_[2]\,
      I4 => \i_1_reg_401_reg_n_5_[4]\,
      I5 => \i_1_reg_401_reg_n_5_[5]\,
      O => \zext_ln176_reg_678[9]_i_2_n_5\
    );
\zext_ln176_reg_678_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln176_reg_678_reg0,
      D => \i_1_reg_401_reg_n_5_[0]\,
      Q => zext_ln176_reg_678_reg(0),
      R => '0'
    );
\zext_ln176_reg_678_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln176_reg_678_reg0,
      D => \i_1_reg_401_reg_n_5_[1]\,
      Q => zext_ln176_reg_678_reg(1),
      R => '0'
    );
\zext_ln176_reg_678_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln176_reg_678_reg0,
      D => \i_1_reg_401_reg_n_5_[2]\,
      Q => zext_ln176_reg_678_reg(2),
      R => '0'
    );
\zext_ln176_reg_678_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln176_reg_678_reg0,
      D => \i_1_reg_401_reg_n_5_[3]\,
      Q => zext_ln176_reg_678_reg(3),
      R => '0'
    );
\zext_ln176_reg_678_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln176_reg_678_reg0,
      D => \i_1_reg_401_reg_n_5_[4]\,
      Q => zext_ln176_reg_678_reg(4),
      R => '0'
    );
\zext_ln176_reg_678_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln176_reg_678_reg0,
      D => \i_1_reg_401_reg_n_5_[5]\,
      Q => zext_ln176_reg_678_reg(5),
      R => '0'
    );
\zext_ln176_reg_678_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln176_reg_678_reg0,
      D => \i_1_reg_401_reg_n_5_[6]\,
      Q => zext_ln176_reg_678_reg(6),
      R => '0'
    );
\zext_ln176_reg_678_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln176_reg_678_reg0,
      D => \i_1_reg_401_reg_n_5_[7]\,
      Q => zext_ln176_reg_678_reg(7),
      R => '0'
    );
\zext_ln176_reg_678_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln176_reg_678_reg0,
      D => \i_1_reg_401_reg_n_5_[8]\,
      Q => zext_ln176_reg_678_reg(8),
      R => '0'
    );
\zext_ln176_reg_678_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln176_reg_678_reg0,
      D => \i_1_reg_401_reg_n_5_[9]\,
      Q => zext_ln176_reg_678_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    s_axi_AXILiteS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    input_data_TVALID : in STD_LOGIC;
    input_data_TREADY : out STD_LOGIC;
    input_data_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_data_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_data_TKEEP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_TSTRB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_data_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_data_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_data_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    output_data_TVALID : out STD_LOGIC;
    output_data_TREADY : in STD_LOGIC;
    output_data_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_data_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_data_TKEEP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    output_data_TSTRB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    output_data_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_data_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_data_TID : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_network_0_0,network,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "network,Vivado 2019.1";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute C_S_AXI_AXILITES_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH of inst : label is 5;
  attribute C_S_AXI_AXILITES_DATA_WIDTH : integer;
  attribute C_S_AXI_AXILITES_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH : integer;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of inst : label is "45'b001000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "45'b000000000000000000000000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of inst : label is "45'b000000000000000000000000000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of inst : label is "45'b000000000000000000000000000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of inst : label is "45'b000000000000000000000000000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of inst : label is "45'b000000000000000000000000000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of inst : label is "45'b000000000000000000000000000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of inst : label is "45'b000000000000000000000000000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of inst : label is "45'b000000000000000000000000000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of inst : label is "45'b000000000000000000000000000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of inst : label is "45'b000000000000000000000000000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of inst : label is "45'b000000000000000000000000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "45'b000000000000000000000000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of inst : label is "45'b000000000000000000000000010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of inst : label is "45'b000000000000000000000000100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of inst : label is "45'b000000000000000000000001000000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of inst : label is "45'b000000000000000000000010000000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of inst : label is "45'b000000000000000000000100000000000000000000000";
  attribute ap_ST_fsm_state25 : string;
  attribute ap_ST_fsm_state25 of inst : label is "45'b000000000000000000001000000000000000000000000";
  attribute ap_ST_fsm_state26 : string;
  attribute ap_ST_fsm_state26 of inst : label is "45'b000000000000000000010000000000000000000000000";
  attribute ap_ST_fsm_state27 : string;
  attribute ap_ST_fsm_state27 of inst : label is "45'b000000000000000000100000000000000000000000000";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of inst : label is "45'b000000000000000001000000000000000000000000000";
  attribute ap_ST_fsm_state29 : string;
  attribute ap_ST_fsm_state29 of inst : label is "45'b000000000000000010000000000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "45'b000000000000000000000000000000000000000000100";
  attribute ap_ST_fsm_state30 : string;
  attribute ap_ST_fsm_state30 of inst : label is "45'b000000000000000100000000000000000000000000000";
  attribute ap_ST_fsm_state31 : string;
  attribute ap_ST_fsm_state31 of inst : label is "45'b000000000000001000000000000000000000000000000";
  attribute ap_ST_fsm_state32 : string;
  attribute ap_ST_fsm_state32 of inst : label is "45'b000000000000010000000000000000000000000000000";
  attribute ap_ST_fsm_state33 : string;
  attribute ap_ST_fsm_state33 of inst : label is "45'b000000000000100000000000000000000000000000000";
  attribute ap_ST_fsm_state34 : string;
  attribute ap_ST_fsm_state34 of inst : label is "45'b000000000001000000000000000000000000000000000";
  attribute ap_ST_fsm_state35 : string;
  attribute ap_ST_fsm_state35 of inst : label is "45'b000000000010000000000000000000000000000000000";
  attribute ap_ST_fsm_state36 : string;
  attribute ap_ST_fsm_state36 of inst : label is "45'b000000000100000000000000000000000000000000000";
  attribute ap_ST_fsm_state37 : string;
  attribute ap_ST_fsm_state37 of inst : label is "45'b000000001000000000000000000000000000000000000";
  attribute ap_ST_fsm_state38 : string;
  attribute ap_ST_fsm_state38 of inst : label is "45'b000000010000000000000000000000000000000000000";
  attribute ap_ST_fsm_state39 : string;
  attribute ap_ST_fsm_state39 of inst : label is "45'b000000100000000000000000000000000000000000000";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "45'b000000000000000000000000000000000000000001000";
  attribute ap_ST_fsm_state40 : string;
  attribute ap_ST_fsm_state40 of inst : label is "45'b000001000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state41 : string;
  attribute ap_ST_fsm_state41 of inst : label is "45'b000010000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state42 : string;
  attribute ap_ST_fsm_state42 of inst : label is "45'b000100000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state46 : string;
  attribute ap_ST_fsm_state46 of inst : label is "45'b010000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state47 : string;
  attribute ap_ST_fsm_state47 of inst : label is "45'b100000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "45'b000000000000000000000000000000000000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "45'b000000000000000000000000000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "45'b000000000000000000000000000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "45'b000000000000000000000000000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of inst : label is "45'b000000000000000000000000000000000000100000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:input_data:output_data, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 104000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of input_data_TREADY : signal is "xilinx.com:interface:axis:1.0 input_data TREADY";
  attribute X_INTERFACE_INFO of input_data_TVALID : signal is "xilinx.com:interface:axis:1.0 input_data TVALID";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of output_data_TREADY : signal is "xilinx.com:interface:axis:1.0 output_data TREADY";
  attribute X_INTERFACE_INFO of output_data_TVALID : signal is "xilinx.com:interface:axis:1.0 output_data TVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_AXILiteS_RREADY : signal is "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 104000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID";
  attribute X_INTERFACE_INFO of input_data_TDATA : signal is "xilinx.com:interface:axis:1.0 input_data TDATA";
  attribute X_INTERFACE_INFO of input_data_TDEST : signal is "xilinx.com:interface:axis:1.0 input_data TDEST";
  attribute X_INTERFACE_INFO of input_data_TID : signal is "xilinx.com:interface:axis:1.0 input_data TID";
  attribute X_INTERFACE_PARAMETER of input_data_TID : signal is "XIL_INTERFACENAME input_data, TDATA_NUM_BYTES 2, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 104000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of input_data_TKEEP : signal is "xilinx.com:interface:axis:1.0 input_data TKEEP";
  attribute X_INTERFACE_INFO of input_data_TLAST : signal is "xilinx.com:interface:axis:1.0 input_data TLAST";
  attribute X_INTERFACE_INFO of input_data_TSTRB : signal is "xilinx.com:interface:axis:1.0 input_data TSTRB";
  attribute X_INTERFACE_INFO of input_data_TUSER : signal is "xilinx.com:interface:axis:1.0 input_data TUSER";
  attribute X_INTERFACE_INFO of output_data_TDATA : signal is "xilinx.com:interface:axis:1.0 output_data TDATA";
  attribute X_INTERFACE_INFO of output_data_TDEST : signal is "xilinx.com:interface:axis:1.0 output_data TDEST";
  attribute X_INTERFACE_INFO of output_data_TID : signal is "xilinx.com:interface:axis:1.0 output_data TID";
  attribute X_INTERFACE_PARAMETER of output_data_TID : signal is "XIL_INTERFACENAME output_data, TDATA_NUM_BYTES 2, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 104000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of output_data_TKEEP : signal is "xilinx.com:interface:axis:1.0 output_data TKEEP";
  attribute X_INTERFACE_INFO of output_data_TLAST : signal is "xilinx.com:interface:axis:1.0 output_data TLAST";
  attribute X_INTERFACE_INFO of output_data_TSTRB : signal is "xilinx.com:interface:axis:1.0 output_data TSTRB";
  attribute X_INTERFACE_INFO of output_data_TUSER : signal is "xilinx.com:interface:axis:1.0 output_data TUSER";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      input_data_TDATA(15 downto 0) => input_data_TDATA(15 downto 0),
      input_data_TDEST(0) => input_data_TDEST(0),
      input_data_TID(0) => input_data_TID(0),
      input_data_TKEEP(1 downto 0) => input_data_TKEEP(1 downto 0),
      input_data_TLAST(0) => input_data_TLAST(0),
      input_data_TREADY => input_data_TREADY,
      input_data_TSTRB(1 downto 0) => input_data_TSTRB(1 downto 0),
      input_data_TUSER(0) => input_data_TUSER(0),
      input_data_TVALID => input_data_TVALID,
      interrupt => interrupt,
      output_data_TDATA(15 downto 0) => output_data_TDATA(15 downto 0),
      output_data_TDEST(0) => output_data_TDEST(0),
      output_data_TID(0) => output_data_TID(0),
      output_data_TKEEP(1 downto 0) => output_data_TKEEP(1 downto 0),
      output_data_TLAST(0) => output_data_TLAST(0),
      output_data_TREADY => output_data_TREADY,
      output_data_TSTRB(1 downto 0) => output_data_TSTRB(1 downto 0),
      output_data_TUSER(0) => output_data_TUSER(0),
      output_data_TVALID => output_data_TVALID,
      s_axi_AXILiteS_ARADDR(4 downto 0) => s_axi_AXILiteS_ARADDR(4 downto 0),
      s_axi_AXILiteS_ARREADY => s_axi_AXILiteS_ARREADY,
      s_axi_AXILiteS_ARVALID => s_axi_AXILiteS_ARVALID,
      s_axi_AXILiteS_AWADDR(4 downto 0) => s_axi_AXILiteS_AWADDR(4 downto 0),
      s_axi_AXILiteS_AWREADY => s_axi_AXILiteS_AWREADY,
      s_axi_AXILiteS_AWVALID => s_axi_AXILiteS_AWVALID,
      s_axi_AXILiteS_BREADY => s_axi_AXILiteS_BREADY,
      s_axi_AXILiteS_BRESP(1 downto 0) => s_axi_AXILiteS_BRESP(1 downto 0),
      s_axi_AXILiteS_BVALID => s_axi_AXILiteS_BVALID,
      s_axi_AXILiteS_RDATA(31 downto 0) => s_axi_AXILiteS_RDATA(31 downto 0),
      s_axi_AXILiteS_RREADY => s_axi_AXILiteS_RREADY,
      s_axi_AXILiteS_RRESP(1 downto 0) => s_axi_AXILiteS_RRESP(1 downto 0),
      s_axi_AXILiteS_RVALID => s_axi_AXILiteS_RVALID,
      s_axi_AXILiteS_WDATA(31 downto 0) => s_axi_AXILiteS_WDATA(31 downto 0),
      s_axi_AXILiteS_WREADY => s_axi_AXILiteS_WREADY,
      s_axi_AXILiteS_WSTRB(3 downto 0) => s_axi_AXILiteS_WSTRB(3 downto 0),
      s_axi_AXILiteS_WVALID => s_axi_AXILiteS_WVALID
    );
end STRUCTURE;
