# Введение

```verilog 

assign a = b ^ c ;
```
