 
****************************************
Report : qor
Design : top
Version: S-2021.06-SP5-1
Date   : Fri Aug 15 19:45:25 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              26.00
  Critical Path Length:          1.43
  Critical Path Slack:           0.00
  Critical Path Clk Period:      1.53
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.00
  Total Hold Violation:         -0.44
  No. of Hold Violations:      186.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              47445
  Buf/Inv Cell Count:            6461
  Buf Cell Count:                 247
  Inv Cell Count:                6214
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     41870
  Sequential Cell Count:         5575
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    68001.570737
  Noncombinational Area: 29691.452961
  Buf/Inv Area:           3554.292028
  Total Buffer Area:           226.10
  Total Inverter Area:        3328.19
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             97693.023698
  Design Area:           97693.023698


  Design Rules
  -----------------------------------
  Total Number of Nets:         58014
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: nc-csuaf4-l01.apporto.com

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   12.86
  Logic Optimization:                 33.01
  Mapping Optimization:              163.28
  -----------------------------------------
  Overall Compile Time:              295.06
  Overall Compile Wall Clock Time:   297.81

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.44  Number of Violating Paths: 186

  --------------------------------------------------------------------


1
 
****************************************
Report : power
        -analysis_effort low
Design : top
Version: S-2021.06-SP5-1
Date   : Fri Aug 15 19:45:25 2025
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/c11879_csufresno/Documents/SIMAX/lib/CCS/NangateOpenCellLibrary.db)


Operating Conditions: fast   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
top                    5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.25 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  34.5025 mW   (96%)
  Net Switching Power  =   1.5767 mW    (4%)
                         ---------
Total Dynamic Power    =  36.0793 mW  (100%)

Cell Leakage Power     =   6.2813 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       3.3823e+04          594.4164        1.5296e+06        3.5947e+04  (  84.86%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    679.9178          982.3144        4.7517e+06        6.4139e+03  (  15.14%)
--------------------------------------------------------------------------------------------------
Total          3.4502e+04 uW     1.5767e+03 uW     6.2813e+06 nW     4.2360e+04 uW
1
