top: mkDelayWorker32B_random

include_all_verilog_files: yes
clocks:
  - name: clk
    period:  6.293
