#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Dec  9 14:27:49 2021
# Process ID: 52356
# Current directory: D:/wh030917/Documents/GitHub/magic
# Command line: vivado.exe
# Log file: D:/wh030917/Documents/GitHub/magic/vivado.log
# Journal file: D:/wh030917/Documents/GitHub/magic\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/wh030917/vivadoproject/project_8_pr4/project_8_pr4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/wh030917/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 1135.027 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/wh030917/vivadoproject/project_8_pr4/project_8_pr4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Dec  9 14:28:38 2021] Launched synth_1...
Run output will be captured here: E:/wh030917/vivadoproject/project_8_pr4/project_8_pr4.runs/synth_1/runme.log
[Thu Dec  9 14:28:38 2021] Launched impl_1...
Run output will be captured here: E:/wh030917/vivadoproject/project_8_pr4/project_8_pr4.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1285.340 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz_0_insrt/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1951.582 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1951.582 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1951.582 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 2079.258 ; gain = 944.230
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec  9 15:37:46 2021...
