-- ==============================================================
-- Generated by Vitis HLS v2023.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fiat_25519_carry_mul_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    arg1_r_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_3_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_4_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_5_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_6_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_7_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_8_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_9_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_3_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_4_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_5_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_6_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_7_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_8_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_9_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    p_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_out_ap_vld : OUT STD_LOGIC;
    p_out1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_out1_ap_vld : OUT STD_LOGIC;
    p_out2 : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_out2_ap_vld : OUT STD_LOGIC;
    p_out3 : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_out3_ap_vld : OUT STD_LOGIC;
    p_out4 : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_out4_ap_vld : OUT STD_LOGIC;
    p_out5 : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_out5_ap_vld : OUT STD_LOGIC;
    p_out6 : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_out6_ap_vld : OUT STD_LOGIC;
    p_out7 : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_out7_ap_vld : OUT STD_LOGIC;
    p_out8 : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_out8_ap_vld : OUT STD_LOGIC;
    add7111_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    add7111_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of fiat_25519_carry_mul_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln35_fu_520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal zext_ln55_fu_563_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln55_reg_1705 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln49_fu_688_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_reg_1718 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_1_fu_757_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_1_reg_1723 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_2_fu_839_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_2_reg_1728 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_3_fu_906_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_3_reg_1733 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_4_fu_985_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_4_reg_1738 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_5_fu_1048_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_5_reg_1743 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_6_fu_1108_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_6_reg_1748 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_7_fu_1153_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_7_reg_1753 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_8_fu_1203_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_8_reg_1758 : STD_LOGIC_VECTOR (31 downto 0);
    signal add7111_fu_148 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_fu_595_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal empty_fu_152 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_1_fu_1252_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_22_fu_156 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_2_fu_1262_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_23_fu_160 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_3_fu_1272_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_24_fu_164 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_4_fu_1282_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_25_fu_168 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_5_fu_1292_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_26_fu_172 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_6_fu_1302_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_27_fu_176 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_7_fu_1312_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_28_fu_180 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_8_fu_1322_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_29_fu_184 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_9_fu_1332_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal i1_fu_188 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln49_fu_526_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal mul_ln51_fu_382_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln51_fu_640_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_617_p12 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_2_fu_386_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_7_fu_783_p12 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_4_fu_390_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_4_fu_932_p12 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_6_fu_394_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_13_fu_1074_p12 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_8_fu_398_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_15_fu_1173_p12 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_fu_402_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_fu_402_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_1_fu_406_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_1_fu_406_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_2_fu_410_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_2_fu_410_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_3_fu_414_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_3_fu_414_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_4_fu_418_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_4_fu_418_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_5_fu_422_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_5_fu_422_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_6_fu_426_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_6_fu_426_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_7_fu_430_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_7_fu_430_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_8_fu_434_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_8_fu_434_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_9_fu_438_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_9_fu_438_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_fu_714_p12 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_1_fu_442_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_9_fu_865_p12 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_3_fu_447_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1011_p12 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_5_fu_452_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_1134_p12 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_7_fu_457_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_fu_547_p12 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_fu_574_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1_fu_574_p12 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_fu_402_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_2_fu_617_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_30_fu_601_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_659_p10 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_659_p11 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln55_fu_674_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln49_fu_605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln51_fu_382_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln55_fu_680_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln49_1_fu_696_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_714_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln35_1_fu_543_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_6_fu_743_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln49_1_fu_702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln51_1_fu_442_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_fu_743_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln49_2_fu_765_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_783_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_812_p8 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_8_fu_812_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln55_1_fu_825_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln49_2_fu_771_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln51_2_fu_386_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln55_1_fu_831_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln49_3_fu_847_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_9_fu_865_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_894_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln49_3_fu_853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln51_3_fu_447_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_894_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln49_4_fu_914_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_932_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_10_fu_960_p6 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_10_fu_960_p7 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln55_2_fu_971_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln49_4_fu_920_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln51_4_fu_390_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln55_2_fu_977_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln49_5_fu_993_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_fu_1011_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln35_fu_539_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_12_fu_1038_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln49_5_fu_999_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln51_5_fu_452_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_12_fu_1038_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln35_fu_535_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln49_6_fu_1056_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_13_fu_1074_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln55_3_fu_1094_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln49_6_fu_1062_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln51_6_fu_394_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln55_3_fu_1100_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln49_7_fu_1116_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_14_fu_1134_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln49_7_fu_1122_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln51_7_fu_457_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_15_fu_1173_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln55_4_fu_1191_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln49_8_fu_1161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln51_8_fu_398_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln55_4_fu_1196_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_1_fu_406_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_2_fu_410_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_3_fu_414_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_4_fu_418_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_5_fu_422_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_6_fu_426_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_7_fu_430_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_8_fu_434_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_9_fu_438_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal mul_ln55_1_fu_406_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_2_fu_410_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_3_fu_414_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_4_fu_418_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_5_fu_422_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_6_fu_426_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_7_fu_430_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_8_fu_434_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_9_fu_438_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_fu_402_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_fu_402_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component fiat_25519_carry_mul_mul_7s_32s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component fiat_25519_carry_mul_mul_32s_6ns_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_mux_10_4_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_mux_9_4_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_mux_8_3_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_mux_7_3_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_mux_6_3_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_mux_5_3_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_mux_4_2_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_7s_32s_32_1_1_U25 : component fiat_25519_carry_mul_mul_7s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln51_fu_382_p0,
        din1 => tmp_2_fu_617_p12,
        dout => mul_ln51_fu_382_p2);

    mul_7s_32s_32_1_1_U26 : component fiat_25519_carry_mul_mul_7s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln51_2_fu_386_p0,
        din1 => tmp_7_fu_783_p12,
        dout => mul_ln51_2_fu_386_p2);

    mul_7s_32s_32_1_1_U27 : component fiat_25519_carry_mul_mul_7s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln51_4_fu_390_p0,
        din1 => tmp_4_fu_932_p12,
        dout => mul_ln51_4_fu_390_p2);

    mul_7s_32s_32_1_1_U28 : component fiat_25519_carry_mul_mul_7s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln51_6_fu_394_p0,
        din1 => tmp_13_fu_1074_p12,
        dout => mul_ln51_6_fu_394_p2);

    mul_7s_32s_32_1_1_U29 : component fiat_25519_carry_mul_mul_7s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln51_8_fu_398_p0,
        din1 => tmp_15_fu_1173_p12,
        dout => mul_ln51_8_fu_398_p2);

    mul_32ns_32ns_64_1_1_U30 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_fu_402_p0,
        din1 => mul_ln55_fu_402_p1,
        dout => mul_ln55_fu_402_p2);

    mul_32ns_32ns_64_1_1_U31 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_1_fu_406_p0,
        din1 => mul_ln55_1_fu_406_p1,
        dout => mul_ln55_1_fu_406_p2);

    mul_32ns_32ns_64_1_1_U32 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_2_fu_410_p0,
        din1 => mul_ln55_2_fu_410_p1,
        dout => mul_ln55_2_fu_410_p2);

    mul_32ns_32ns_64_1_1_U33 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_3_fu_414_p0,
        din1 => mul_ln55_3_fu_414_p1,
        dout => mul_ln55_3_fu_414_p2);

    mul_32ns_32ns_64_1_1_U34 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_4_fu_418_p0,
        din1 => mul_ln55_4_fu_418_p1,
        dout => mul_ln55_4_fu_418_p2);

    mul_32ns_32ns_64_1_1_U35 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_5_fu_422_p0,
        din1 => mul_ln55_5_fu_422_p1,
        dout => mul_ln55_5_fu_422_p2);

    mul_32ns_32ns_64_1_1_U36 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_6_fu_426_p0,
        din1 => mul_ln55_6_fu_426_p1,
        dout => mul_ln55_6_fu_426_p2);

    mul_32ns_32ns_64_1_1_U37 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_7_fu_430_p0,
        din1 => mul_ln55_7_fu_430_p1,
        dout => mul_ln55_7_fu_430_p2);

    mul_32ns_32ns_64_1_1_U38 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_8_fu_434_p0,
        din1 => mul_ln55_8_fu_434_p1,
        dout => mul_ln55_8_fu_434_p2);

    mul_32ns_32ns_64_1_1_U39 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_9_fu_438_p0,
        din1 => mul_ln55_9_fu_438_p1,
        dout => mul_ln55_9_fu_438_p2);

    mul_32s_6ns_32_1_1_U40 : component fiat_25519_carry_mul_mul_32s_6ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_5_fu_714_p12,
        din1 => mul_ln51_1_fu_442_p1,
        dout => mul_ln51_1_fu_442_p2);

    mul_32s_6ns_32_1_1_U41 : component fiat_25519_carry_mul_mul_32s_6ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_9_fu_865_p12,
        din1 => mul_ln51_3_fu_447_p1,
        dout => mul_ln51_3_fu_447_p2);

    mul_32s_6ns_32_1_1_U42 : component fiat_25519_carry_mul_mul_32s_6ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_11_fu_1011_p12,
        din1 => mul_ln51_5_fu_452_p1,
        dout => mul_ln51_5_fu_452_p2);

    mul_32s_6ns_32_1_1_U43 : component fiat_25519_carry_mul_mul_32s_6ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_14_fu_1134_p12,
        din1 => mul_ln51_7_fu_457_p1,
        dout => mul_ln51_7_fu_457_p2);

    mux_10_4_32_1_1_U44 : component fiat_25519_carry_mul_mux_10_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => arg1_r_reload,
        din1 => arg1_r_1_reload,
        din2 => arg1_r_2_reload,
        din3 => arg1_r_3_reload,
        din4 => arg1_r_4_reload,
        din5 => arg1_r_5_reload,
        din6 => arg1_r_6_reload,
        din7 => arg1_r_7_reload,
        din8 => arg1_r_8_reload,
        din9 => arg1_r_9_reload,
        din10 => i1_fu_188,
        dout => tmp_fu_547_p12);

    mux_10_4_32_1_1_U45 : component fiat_25519_carry_mul_mux_10_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => arg2_r_reload,
        din1 => arg2_r_1_reload,
        din2 => arg2_r_2_reload,
        din3 => arg2_r_3_reload,
        din4 => arg2_r_4_reload,
        din5 => arg2_r_5_reload,
        din6 => arg2_r_6_reload,
        din7 => arg2_r_7_reload,
        din8 => arg2_r_8_reload,
        din9 => arg2_r_9_reload,
        din10 => tmp_1_fu_574_p11,
        dout => tmp_1_fu_574_p12);

    mux_10_4_32_1_1_U46 : component fiat_25519_carry_mul_mux_10_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => arg2_r_reload,
        din1 => arg2_r_1_reload,
        din2 => arg2_r_2_reload,
        din3 => ap_const_lv32_0,
        din4 => ap_const_lv32_0,
        din5 => ap_const_lv32_0,
        din6 => ap_const_lv32_0,
        din7 => ap_const_lv32_0,
        din8 => ap_const_lv32_0,
        din9 => arg2_r_9_reload,
        din10 => tmp_2_fu_617_p11,
        dout => tmp_2_fu_617_p12);

    mux_9_4_32_1_1_U47 : component fiat_25519_carry_mul_mux_9_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => arg2_r_reload,
        din1 => arg2_r_1_reload,
        din2 => arg2_r_2_reload,
        din3 => arg2_r_3_reload,
        din4 => arg2_r_4_reload,
        din5 => arg2_r_5_reload,
        din6 => arg2_r_6_reload,
        din7 => arg2_r_7_reload,
        din8 => arg2_r_8_reload,
        din9 => tmp_3_fu_659_p10,
        dout => tmp_3_fu_659_p11);

    mux_10_4_32_1_1_U48 : component fiat_25519_carry_mul_mux_10_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => arg2_r_reload,
        din1 => arg2_r_1_reload,
        din2 => ap_const_lv32_0,
        din3 => ap_const_lv32_0,
        din4 => ap_const_lv32_0,
        din5 => ap_const_lv32_0,
        din6 => ap_const_lv32_0,
        din7 => ap_const_lv32_0,
        din8 => arg2_r_8_reload,
        din9 => arg2_r_9_reload,
        din10 => tmp_5_fu_714_p11,
        dout => tmp_5_fu_714_p12);

    mux_8_3_32_1_1_U49 : component fiat_25519_carry_mul_mux_8_3_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => arg2_r_reload,
        din1 => arg2_r_1_reload,
        din2 => arg2_r_2_reload,
        din3 => arg2_r_3_reload,
        din4 => arg2_r_4_reload,
        din5 => arg2_r_5_reload,
        din6 => arg2_r_6_reload,
        din7 => arg2_r_7_reload,
        din8 => tmp_6_fu_743_p9,
        dout => tmp_6_fu_743_p10);

    mux_10_4_32_1_1_U50 : component fiat_25519_carry_mul_mux_10_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => arg2_r_reload,
        din1 => ap_const_lv32_0,
        din2 => ap_const_lv32_0,
        din3 => ap_const_lv32_0,
        din4 => ap_const_lv32_0,
        din5 => ap_const_lv32_0,
        din6 => ap_const_lv32_0,
        din7 => arg2_r_7_reload,
        din8 => arg2_r_8_reload,
        din9 => arg2_r_9_reload,
        din10 => tmp_7_fu_783_p11,
        dout => tmp_7_fu_783_p12);

    mux_7_3_32_1_1_U51 : component fiat_25519_carry_mul_mux_7_3_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => arg2_r_reload,
        din1 => arg2_r_1_reload,
        din2 => arg2_r_2_reload,
        din3 => arg2_r_3_reload,
        din4 => arg2_r_4_reload,
        din5 => arg2_r_5_reload,
        din6 => arg2_r_6_reload,
        din7 => tmp_8_fu_812_p8,
        dout => tmp_8_fu_812_p9);

    mux_10_4_32_1_1_U52 : component fiat_25519_carry_mul_mux_10_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => ap_const_lv32_0,
        din2 => ap_const_lv32_0,
        din3 => ap_const_lv32_0,
        din4 => ap_const_lv32_0,
        din5 => ap_const_lv32_0,
        din6 => arg2_r_6_reload,
        din7 => arg2_r_7_reload,
        din8 => arg2_r_8_reload,
        din9 => arg2_r_9_reload,
        din10 => tmp_9_fu_865_p11,
        dout => tmp_9_fu_865_p12);

    mux_6_3_32_1_1_U53 : component fiat_25519_carry_mul_mux_6_3_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => arg2_r_reload,
        din1 => arg2_r_1_reload,
        din2 => arg2_r_2_reload,
        din3 => arg2_r_3_reload,
        din4 => arg2_r_4_reload,
        din5 => arg2_r_5_reload,
        din6 => tmp_s_fu_894_p7,
        dout => tmp_s_fu_894_p8);

    mux_10_4_32_1_1_U54 : component fiat_25519_carry_mul_mux_10_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => ap_const_lv32_0,
        din2 => ap_const_lv32_0,
        din3 => ap_const_lv32_0,
        din4 => ap_const_lv32_0,
        din5 => arg2_r_5_reload,
        din6 => arg2_r_6_reload,
        din7 => arg2_r_7_reload,
        din8 => arg2_r_8_reload,
        din9 => arg2_r_9_reload,
        din10 => tmp_4_fu_932_p11,
        dout => tmp_4_fu_932_p12);

    mux_5_3_32_1_1_U55 : component fiat_25519_carry_mul_mux_5_3_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => arg2_r_reload,
        din1 => arg2_r_1_reload,
        din2 => arg2_r_2_reload,
        din3 => arg2_r_3_reload,
        din4 => arg2_r_4_reload,
        din5 => tmp_10_fu_960_p6,
        dout => tmp_10_fu_960_p7);

    mux_10_4_32_1_1_U56 : component fiat_25519_carry_mul_mux_10_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => ap_const_lv32_0,
        din2 => ap_const_lv32_0,
        din3 => ap_const_lv32_0,
        din4 => arg2_r_4_reload,
        din5 => arg2_r_5_reload,
        din6 => arg2_r_6_reload,
        din7 => arg2_r_7_reload,
        din8 => arg2_r_8_reload,
        din9 => arg2_r_9_reload,
        din10 => tmp_11_fu_1011_p11,
        dout => tmp_11_fu_1011_p12);

    mux_4_2_32_1_1_U57 : component fiat_25519_carry_mul_mux_4_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => arg2_r_reload,
        din1 => arg2_r_1_reload,
        din2 => arg2_r_2_reload,
        din3 => arg2_r_3_reload,
        din4 => tmp_12_fu_1038_p5,
        dout => tmp_12_fu_1038_p6);

    mux_10_4_32_1_1_U58 : component fiat_25519_carry_mul_mux_10_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => ap_const_lv32_0,
        din2 => ap_const_lv32_0,
        din3 => arg2_r_3_reload,
        din4 => arg2_r_4_reload,
        din5 => arg2_r_5_reload,
        din6 => arg2_r_6_reload,
        din7 => arg2_r_7_reload,
        din8 => arg2_r_8_reload,
        din9 => arg2_r_9_reload,
        din10 => tmp_13_fu_1074_p11,
        dout => tmp_13_fu_1074_p12);

    mux_10_4_32_1_1_U59 : component fiat_25519_carry_mul_mux_10_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => ap_const_lv32_0,
        din2 => arg2_r_2_reload,
        din3 => arg2_r_3_reload,
        din4 => arg2_r_4_reload,
        din5 => arg2_r_5_reload,
        din6 => arg2_r_6_reload,
        din7 => arg2_r_7_reload,
        din8 => arg2_r_8_reload,
        din9 => arg2_r_9_reload,
        din10 => tmp_14_fu_1134_p11,
        dout => tmp_14_fu_1134_p12);

    mux_10_4_32_1_1_U60 : component fiat_25519_carry_mul_mux_10_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => arg2_r_1_reload,
        din2 => arg2_r_2_reload,
        din3 => arg2_r_3_reload,
        din4 => arg2_r_4_reload,
        din5 => arg2_r_5_reload,
        din6 => arg2_r_6_reload,
        din7 => arg2_r_7_reload,
        din8 => arg2_r_8_reload,
        din9 => arg2_r_9_reload,
        din10 => tmp_15_fu_1173_p11,
        dout => tmp_15_fu_1173_p12);

    flow_control_loop_pipe_sequential_init_U : component fiat_25519_carry_mul_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    add7111_fu_148_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add7111_fu_148 <= ap_const_lv64_0;
                elsif (((icmp_ln35_fu_520_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    add7111_fu_148 <= add_ln55_fu_595_p2;
                end if;
            end if; 
        end if;
    end process;

    empty_22_fu_156_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_22_fu_156 <= ap_const_lv64_0;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    empty_22_fu_156 <= add_ln55_2_fu_1262_p2;
                end if;
            end if; 
        end if;
    end process;

    empty_23_fu_160_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_23_fu_160 <= ap_const_lv64_0;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    empty_23_fu_160 <= add_ln55_3_fu_1272_p2;
                end if;
            end if; 
        end if;
    end process;

    empty_24_fu_164_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_24_fu_164 <= ap_const_lv64_0;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    empty_24_fu_164 <= add_ln55_4_fu_1282_p2;
                end if;
            end if; 
        end if;
    end process;

    empty_25_fu_168_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_25_fu_168 <= ap_const_lv64_0;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    empty_25_fu_168 <= add_ln55_5_fu_1292_p2;
                end if;
            end if; 
        end if;
    end process;

    empty_26_fu_172_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_26_fu_172 <= ap_const_lv64_0;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    empty_26_fu_172 <= add_ln55_6_fu_1302_p2;
                end if;
            end if; 
        end if;
    end process;

    empty_27_fu_176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_27_fu_176 <= ap_const_lv64_0;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    empty_27_fu_176 <= add_ln55_7_fu_1312_p2;
                end if;
            end if; 
        end if;
    end process;

    empty_28_fu_180_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_28_fu_180 <= ap_const_lv64_0;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    empty_28_fu_180 <= add_ln55_8_fu_1322_p2;
                end if;
            end if; 
        end if;
    end process;

    empty_29_fu_184_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_29_fu_184 <= ap_const_lv64_0;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    empty_29_fu_184 <= add_ln55_9_fu_1332_p2;
                end if;
            end if; 
        end if;
    end process;

    empty_fu_152_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_fu_152 <= ap_const_lv64_0;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    empty_fu_152 <= add_ln55_1_fu_1252_p2;
                end if;
            end if; 
        end if;
    end process;

    i1_fu_188_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    i1_fu_188 <= ap_const_lv4_0;
                elsif (((icmp_ln35_fu_520_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    i1_fu_188 <= add_ln49_fu_526_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln35_fu_520_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                select_ln49_1_reg_1723 <= select_ln49_1_fu_757_p3;
                select_ln49_2_reg_1728 <= select_ln49_2_fu_839_p3;
                select_ln49_3_reg_1733 <= select_ln49_3_fu_906_p3;
                select_ln49_4_reg_1738 <= select_ln49_4_fu_985_p3;
                select_ln49_5_reg_1743 <= select_ln49_5_fu_1048_p3;
                select_ln49_6_reg_1748 <= select_ln49_6_fu_1108_p3;
                select_ln49_7_reg_1753 <= select_ln49_7_fu_1153_p3;
                select_ln49_8_reg_1758 <= select_ln49_8_fu_1203_p3;
                select_ln49_reg_1718 <= select_ln49_fu_688_p3;
                    zext_ln55_reg_1705(31 downto 0) <= zext_ln55_fu_563_p1(31 downto 0);
            end if;
        end if;
    end process;
    zext_ln55_reg_1705(63 downto 32) <= "00000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add7111_out <= add7111_fu_148;

    add7111_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln35_fu_520_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln35_fu_520_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            add7111_out_ap_vld <= ap_const_logic_1;
        else 
            add7111_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add_ln49_1_fu_696_p2 <= std_logic_vector(unsigned(i1_fu_188) + unsigned(ap_const_lv4_2));
    add_ln49_2_fu_765_p2 <= std_logic_vector(unsigned(i1_fu_188) + unsigned(ap_const_lv4_3));
    add_ln49_3_fu_847_p2 <= std_logic_vector(unsigned(i1_fu_188) + unsigned(ap_const_lv4_4));
    add_ln49_4_fu_914_p2 <= std_logic_vector(unsigned(i1_fu_188) + unsigned(ap_const_lv4_5));
    add_ln49_5_fu_993_p2 <= std_logic_vector(unsigned(i1_fu_188) + unsigned(ap_const_lv4_6));
    add_ln49_6_fu_1056_p2 <= std_logic_vector(unsigned(zext_ln35_fu_535_p1) + unsigned(ap_const_lv5_7));
    add_ln49_7_fu_1116_p2 <= std_logic_vector(unsigned(zext_ln35_fu_535_p1) + unsigned(ap_const_lv5_8));
    add_ln49_fu_526_p2 <= std_logic_vector(unsigned(i1_fu_188) + unsigned(ap_const_lv4_1));
    add_ln55_1_fu_1252_p2 <= std_logic_vector(unsigned(mul_ln55_1_fu_406_p2) + unsigned(empty_fu_152));
    add_ln55_2_fu_1262_p2 <= std_logic_vector(unsigned(mul_ln55_2_fu_410_p2) + unsigned(empty_22_fu_156));
    add_ln55_3_fu_1272_p2 <= std_logic_vector(unsigned(mul_ln55_3_fu_414_p2) + unsigned(empty_23_fu_160));
    add_ln55_4_fu_1282_p2 <= std_logic_vector(unsigned(mul_ln55_4_fu_418_p2) + unsigned(empty_24_fu_164));
    add_ln55_5_fu_1292_p2 <= std_logic_vector(unsigned(mul_ln55_5_fu_422_p2) + unsigned(empty_25_fu_168));
    add_ln55_6_fu_1302_p2 <= std_logic_vector(unsigned(mul_ln55_6_fu_426_p2) + unsigned(empty_26_fu_172));
    add_ln55_7_fu_1312_p2 <= std_logic_vector(unsigned(mul_ln55_7_fu_430_p2) + unsigned(empty_27_fu_176));
    add_ln55_8_fu_1322_p2 <= std_logic_vector(unsigned(mul_ln55_8_fu_434_p2) + unsigned(empty_28_fu_180));
    add_ln55_9_fu_1332_p2 <= std_logic_vector(unsigned(mul_ln55_9_fu_438_p2) + unsigned(empty_29_fu_184));
    add_ln55_fu_595_p2 <= std_logic_vector(unsigned(mul_ln55_fu_402_p2) + unsigned(add7111_fu_148));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln35_fu_520_p2)
    begin
        if (((icmp_ln35_fu_520_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    empty_30_fu_601_p1 <= i1_fu_188(1 - 1 downto 0);
    icmp_ln35_fu_520_p2 <= "1" when (i1_fu_188 = ap_const_lv4_A) else "0";
    icmp_ln49_1_fu_702_p2 <= "1" when (unsigned(add_ln49_1_fu_696_p2) > unsigned(ap_const_lv4_9)) else "0";
    icmp_ln49_2_fu_771_p2 <= "1" when (unsigned(add_ln49_2_fu_765_p2) > unsigned(ap_const_lv4_9)) else "0";
    icmp_ln49_3_fu_853_p2 <= "1" when (unsigned(add_ln49_3_fu_847_p2) > unsigned(ap_const_lv4_9)) else "0";
    icmp_ln49_4_fu_920_p2 <= "1" when (unsigned(add_ln49_4_fu_914_p2) > unsigned(ap_const_lv4_9)) else "0";
    icmp_ln49_5_fu_999_p2 <= "1" when (unsigned(add_ln49_5_fu_993_p2) > unsigned(ap_const_lv4_9)) else "0";
    icmp_ln49_6_fu_1062_p2 <= "1" when (unsigned(add_ln49_6_fu_1056_p2) > unsigned(ap_const_lv5_9)) else "0";
    icmp_ln49_7_fu_1122_p2 <= "1" when (unsigned(add_ln49_7_fu_1116_p2) > unsigned(ap_const_lv5_9)) else "0";
    icmp_ln49_8_fu_1161_p2 <= "0" when (i1_fu_188 = ap_const_lv4_0) else "1";
    icmp_ln49_fu_605_p2 <= "1" when (unsigned(add_ln49_fu_526_p2) > unsigned(ap_const_lv4_9)) else "0";
    mul_ln51_1_fu_442_p1 <= ap_const_lv32_13(6 - 1 downto 0);
    mul_ln51_2_fu_386_p0 <= select_ln51_fu_640_p3(7 - 1 downto 0);
    mul_ln51_3_fu_447_p1 <= ap_const_lv32_13(6 - 1 downto 0);
    mul_ln51_4_fu_390_p0 <= select_ln51_fu_640_p3(7 - 1 downto 0);
    mul_ln51_5_fu_452_p1 <= ap_const_lv32_13(6 - 1 downto 0);
    mul_ln51_6_fu_394_p0 <= select_ln51_fu_640_p3(7 - 1 downto 0);
    mul_ln51_7_fu_457_p1 <= ap_const_lv32_13(6 - 1 downto 0);
    mul_ln51_8_fu_398_p0 <= select_ln51_fu_640_p3(7 - 1 downto 0);
    mul_ln51_fu_382_p0 <= select_ln51_fu_640_p3(7 - 1 downto 0);
    mul_ln55_1_fu_406_p0 <= mul_ln55_1_fu_406_p00(32 - 1 downto 0);
    mul_ln55_1_fu_406_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln49_reg_1718),64));
    mul_ln55_1_fu_406_p1 <= zext_ln55_reg_1705(32 - 1 downto 0);
    mul_ln55_2_fu_410_p0 <= mul_ln55_2_fu_410_p00(32 - 1 downto 0);
    mul_ln55_2_fu_410_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln49_1_reg_1723),64));
    mul_ln55_2_fu_410_p1 <= zext_ln55_reg_1705(32 - 1 downto 0);
    mul_ln55_3_fu_414_p0 <= mul_ln55_3_fu_414_p00(32 - 1 downto 0);
    mul_ln55_3_fu_414_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln49_2_reg_1728),64));
    mul_ln55_3_fu_414_p1 <= zext_ln55_reg_1705(32 - 1 downto 0);
    mul_ln55_4_fu_418_p0 <= mul_ln55_4_fu_418_p00(32 - 1 downto 0);
    mul_ln55_4_fu_418_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln49_3_reg_1733),64));
    mul_ln55_4_fu_418_p1 <= zext_ln55_reg_1705(32 - 1 downto 0);
    mul_ln55_5_fu_422_p0 <= mul_ln55_5_fu_422_p00(32 - 1 downto 0);
    mul_ln55_5_fu_422_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln49_4_reg_1738),64));
    mul_ln55_5_fu_422_p1 <= zext_ln55_reg_1705(32 - 1 downto 0);
    mul_ln55_6_fu_426_p0 <= mul_ln55_6_fu_426_p00(32 - 1 downto 0);
    mul_ln55_6_fu_426_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln49_5_reg_1743),64));
    mul_ln55_6_fu_426_p1 <= zext_ln55_reg_1705(32 - 1 downto 0);
    mul_ln55_7_fu_430_p0 <= mul_ln55_7_fu_430_p00(32 - 1 downto 0);
    mul_ln55_7_fu_430_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln49_6_reg_1748),64));
    mul_ln55_7_fu_430_p1 <= zext_ln55_reg_1705(32 - 1 downto 0);
    mul_ln55_8_fu_434_p0 <= mul_ln55_8_fu_434_p00(32 - 1 downto 0);
    mul_ln55_8_fu_434_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln49_7_reg_1753),64));
    mul_ln55_8_fu_434_p1 <= zext_ln55_reg_1705(32 - 1 downto 0);
    mul_ln55_9_fu_438_p0 <= mul_ln55_9_fu_438_p00(32 - 1 downto 0);
    mul_ln55_9_fu_438_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln49_8_reg_1758),64));
    mul_ln55_9_fu_438_p1 <= zext_ln55_reg_1705(32 - 1 downto 0);
    mul_ln55_fu_402_p0 <= mul_ln55_fu_402_p00(32 - 1 downto 0);
    mul_ln55_fu_402_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_574_p12),64));
    mul_ln55_fu_402_p1 <= mul_ln55_fu_402_p10(32 - 1 downto 0);
    mul_ln55_fu_402_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_547_p12),64));
    p_out <= empty_29_fu_184;
    p_out1 <= empty_28_fu_180;

    p_out1_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln35_fu_520_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln35_fu_520_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out1_ap_vld <= ap_const_logic_1;
        else 
            p_out1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out2 <= empty_27_fu_176;

    p_out2_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln35_fu_520_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln35_fu_520_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out2_ap_vld <= ap_const_logic_1;
        else 
            p_out2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out3 <= empty_26_fu_172;

    p_out3_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln35_fu_520_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln35_fu_520_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out3_ap_vld <= ap_const_logic_1;
        else 
            p_out3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out4 <= empty_25_fu_168;

    p_out4_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln35_fu_520_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln35_fu_520_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out4_ap_vld <= ap_const_logic_1;
        else 
            p_out4_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out5 <= empty_24_fu_164;

    p_out5_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln35_fu_520_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln35_fu_520_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out5_ap_vld <= ap_const_logic_1;
        else 
            p_out5_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out6 <= empty_23_fu_160;

    p_out6_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln35_fu_520_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln35_fu_520_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out6_ap_vld <= ap_const_logic_1;
        else 
            p_out6_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out7 <= empty_22_fu_156;

    p_out7_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln35_fu_520_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln35_fu_520_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out7_ap_vld <= ap_const_logic_1;
        else 
            p_out7_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out8 <= empty_fu_152;

    p_out8_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln35_fu_520_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln35_fu_520_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out8_ap_vld <= ap_const_logic_1;
        else 
            p_out8_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln35_fu_520_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln35_fu_520_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out_ap_vld <= ap_const_logic_1;
        else 
            p_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    select_ln49_1_fu_757_p3 <= 
        mul_ln51_1_fu_442_p2 when (icmp_ln49_1_fu_702_p2(0) = '1') else 
        tmp_6_fu_743_p10;
    select_ln49_2_fu_839_p3 <= 
        mul_ln51_2_fu_386_p2 when (icmp_ln49_2_fu_771_p2(0) = '1') else 
        select_ln55_1_fu_831_p3;
    select_ln49_3_fu_906_p3 <= 
        mul_ln51_3_fu_447_p2 when (icmp_ln49_3_fu_853_p2(0) = '1') else 
        tmp_s_fu_894_p8;
    select_ln49_4_fu_985_p3 <= 
        mul_ln51_4_fu_390_p2 when (icmp_ln49_4_fu_920_p2(0) = '1') else 
        select_ln55_2_fu_977_p3;
    select_ln49_5_fu_1048_p3 <= 
        mul_ln51_5_fu_452_p2 when (icmp_ln49_5_fu_999_p2(0) = '1') else 
        tmp_12_fu_1038_p6;
    select_ln49_6_fu_1108_p3 <= 
        mul_ln51_6_fu_394_p2 when (icmp_ln49_6_fu_1062_p2(0) = '1') else 
        select_ln55_3_fu_1100_p3;
    select_ln49_7_fu_1153_p3 <= 
        mul_ln51_7_fu_457_p2 when (icmp_ln49_7_fu_1122_p2(0) = '1') else 
        tmp_5_fu_714_p12;
    select_ln49_8_fu_1203_p3 <= 
        mul_ln51_8_fu_398_p2 when (icmp_ln49_8_fu_1161_p2(0) = '1') else 
        select_ln55_4_fu_1196_p3;
    select_ln49_fu_688_p3 <= 
        mul_ln51_fu_382_p2 when (icmp_ln49_fu_605_p2(0) = '1') else 
        select_ln55_fu_680_p3;
    select_ln51_fu_640_p3 <= 
        ap_const_lv32_26 when (empty_30_fu_601_p1(0) = '1') else 
        ap_const_lv32_13;
    select_ln55_1_fu_831_p3 <= 
        shl_ln55_1_fu_825_p2 when (empty_30_fu_601_p1(0) = '1') else 
        tmp_8_fu_812_p9;
    select_ln55_2_fu_977_p3 <= 
        shl_ln55_2_fu_971_p2 when (empty_30_fu_601_p1(0) = '1') else 
        tmp_10_fu_960_p7;
    select_ln55_3_fu_1100_p3 <= 
        shl_ln55_3_fu_1094_p2 when (empty_30_fu_601_p1(0) = '1') else 
        tmp_2_fu_617_p12;
    select_ln55_4_fu_1196_p3 <= 
        shl_ln55_4_fu_1191_p2 when (empty_30_fu_601_p1(0) = '1') else 
        arg2_r_reload;
    select_ln55_fu_680_p3 <= 
        shl_ln55_fu_674_p2 when (empty_30_fu_601_p1(0) = '1') else 
        tmp_3_fu_659_p11;
    shl_ln55_1_fu_825_p2 <= std_logic_vector(shift_left(unsigned(tmp_8_fu_812_p9),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln55_2_fu_971_p2 <= std_logic_vector(shift_left(unsigned(tmp_10_fu_960_p7),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln55_3_fu_1094_p2 <= std_logic_vector(shift_left(unsigned(tmp_2_fu_617_p12),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln55_4_fu_1191_p2 <= std_logic_vector(shift_left(unsigned(arg2_r_reload),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln55_fu_674_p2 <= std_logic_vector(shift_left(unsigned(tmp_3_fu_659_p11),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    tmp_10_fu_960_p6 <= std_logic_vector(signed(ap_const_lv3_4) - signed(trunc_ln35_1_fu_543_p1));
    tmp_11_fu_1011_p11 <= std_logic_vector(signed(ap_const_lv4_D) - signed(i1_fu_188));
    tmp_12_fu_1038_p5 <= (trunc_ln35_fu_539_p1 xor ap_const_lv2_3);
    tmp_13_fu_1074_p11 <= std_logic_vector(signed(ap_const_lv4_C) - signed(i1_fu_188));
    tmp_14_fu_1134_p11 <= std_logic_vector(signed(ap_const_lv4_B) - signed(i1_fu_188));
    tmp_15_fu_1173_p11 <= std_logic_vector(signed(ap_const_lv4_A) - signed(i1_fu_188));
    tmp_1_fu_574_p11 <= std_logic_vector(signed(ap_const_lv4_9) - signed(i1_fu_188));
    tmp_2_fu_617_p11 <= std_logic_vector(unsigned(ap_const_lv4_2) - unsigned(i1_fu_188));
    tmp_3_fu_659_p10 <= std_logic_vector(signed(ap_const_lv4_8) - signed(i1_fu_188));
    tmp_4_fu_932_p11 <= std_logic_vector(signed(ap_const_lv4_E) - signed(i1_fu_188));
    tmp_5_fu_714_p11 <= std_logic_vector(unsigned(ap_const_lv4_1) - unsigned(i1_fu_188));
    tmp_6_fu_743_p9 <= (trunc_ln35_1_fu_543_p1 xor ap_const_lv3_7);
    tmp_7_fu_783_p11 <= std_logic_vector(unsigned(ap_const_lv4_0) - unsigned(i1_fu_188));
    tmp_8_fu_812_p8 <= std_logic_vector(signed(ap_const_lv3_6) - signed(trunc_ln35_1_fu_543_p1));
    tmp_9_fu_865_p11 <= (i1_fu_188 xor ap_const_lv4_F);
    tmp_s_fu_894_p7 <= std_logic_vector(signed(ap_const_lv3_5) - signed(trunc_ln35_1_fu_543_p1));
    trunc_ln35_1_fu_543_p1 <= i1_fu_188(3 - 1 downto 0);
    trunc_ln35_fu_539_p1 <= i1_fu_188(2 - 1 downto 0);
    zext_ln35_fu_535_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i1_fu_188),5));
    zext_ln55_fu_563_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_547_p12),64));
end behav;
