0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.sim/sim_1/behav/xsim/glbl.v,1544814185,verilog,,,,glbl,,,,,,,,
C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sim_1/new/seg_assembly_tb.v,1544814186,verilog,,,,seg_assembly_tb,,,,,,,,
C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/imports/new/light_7seg.v,1544814186,verilog,,C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/seg_assembly.v,,light_7seg,,,,,,,,
C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/imports/new/seg_scanner.v,1544853626,verilog,,C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sim_1/new/seg_assembly_tb.v,,seg_scanner,,,,,,,,
C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/new/seg_assembly.v,1544853114,verilog,,C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/imports/new/seg_scanner.v,,seg_assembly,,,,,,,,
