//
// Module mopshub_lib.node_tra_demux.struct
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 14:44:58 07/27/21
//
// Generated by Mentor Graphics' HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module node_tra_demux #(
   // synopsys template
   parameter N = 16
)
( 
   // Port Declarations
   // Port Declarations
   input   wire    [4:0]    bus_tra_select, 
   input   wire             enable_cs_sig, 
   output  wire             cs_tra0, 
   output  wire             cs_tra1, 
   output  wire             cs_tra10, 
   output  wire             cs_tra11, 
   output  wire             cs_tra12, 
   output  wire             cs_tra13, 
   output  wire             cs_tra14, 
   output  wire             cs_tra15, 
   output  wire             cs_tra16, 
   output  wire             cs_tra17, 
   output  wire             cs_tra18, 
   output  wire             cs_tra19, 
   output  wire             cs_tra2, 
   output  wire             cs_tra20, 
   output  wire             cs_tra21, 
   output  wire             cs_tra22, 
   output  wire             cs_tra23, 
   output  wire             cs_tra24, 
   output  wire             cs_tra25, 
   output  wire             cs_tra26, 
   output  wire             cs_tra27, 
   output  wire             cs_tra28, 
   output  wire             cs_tra29, 
   output  wire             cs_tra3, 
   output  wire             cs_tra30, 
   output  wire             cs_tra31, 
   output  wire             cs_tra4, 
   output  wire             cs_tra5, 
   output  wire             cs_tra6, 
   output  wire             cs_tra7, 
   output  wire             cs_tra8, 
   output  wire             cs_tra9, 
   input   wire             write_n_sig, 
   input   wire    [15:0]   writedata, 
   output  wire             irq_can_tra, 
   output  wire             write_n0, 
   output  wire             write_n1, 
   output  wire             write_n2, 
   output  wire             write_n3, 
   output  wire             write_n4, 
   output  wire             write_n5, 
   output  wire             write_n6, 
   output  wire             write_n7, 
   output  wire    [15:0]   writedata0, 
   output  wire    [15:0]   writedata1, 
   output  wire    [15:0]   writedata2, 
   output  wire    [15:0]   writedata3, 
   output  wire    [15:0]   writedata4, 
   output  wire    [15:0]   writedata5, 
   output  wire    [15:0]   writedata6, 
   output  wire    [15:0]   writedata7, 
   input   wire             irqsuctra0, 
   output  wire             write_n8, 
   output  wire             write_n9, 
   output  wire             write_n10, 
   output  wire             write_n11, 
   output  wire             write_n12, 
   output  wire             write_n13, 
   output  wire             write_n14, 
   output  wire             write_n15, 
   output  wire             write_n16, 
   output  wire             write_n17, 
   output  wire             write_n18, 
   output  wire             write_n19, 
   output  wire             write_n20, 
   output  wire             write_n21, 
   output  wire             write_n22, 
   output  wire             write_n23, 
   output  wire             write_n24, 
   output  wire             write_n25, 
   output  wire             write_n26, 
   output  wire             write_n27, 
   output  wire             write_n28, 
   output  wire             write_n29, 
   output  wire             write_n30, 
   output  wire             write_n31, 
   output  wire    [N-1:0]  writedata8, 
   output  wire    [N-1:0]  writedata9, 
   output  wire    [N-1:0]  writedata10, 
   output  wire    [N-1:0]  writedata11, 
   output  wire    [N-1:0]  writedata12, 
   output  wire    [N-1:0]  writedata13, 
   output  wire    [N-1:0]  writedata14, 
   output  wire    [N-1:0]  writedata15, 
   output  wire    [N-1:0]  writedata16, 
   input   wire             irqsuctra1, 
   output  wire    [N-1:0]  writedata17, 
   input   wire             irqsuctra2, 
   input   wire             irqsuctra3, 
   output  wire    [N-1:0]  writedata18, 
   input   wire             irqsuctra4, 
   output  wire    [N-1:0]  writedata19, 
   input   wire             irqsuctra5, 
   output  wire    [N-1:0]  writedata20, 
   input   wire             irqsuctra6, 
   output  wire    [N-1:0]  writedata21, 
   output  wire    [N-1:0]  writedata22, 
   input   wire             irqsuctra7, 
   input   wire             irqsuctra8, 
   output  wire    [N-1:0]  writedata23, 
   input   wire             irqsuctra9, 
   output  wire    [N-1:0]  writedata24, 
   input   wire             irqsuctra10, 
   output  wire    [N-1:0]  writedata25, 
   input   wire             irqsuctra11, 
   output  wire    [N-1:0]  writedata26, 
   input   wire             irqsuctra12, 
   output  wire    [N-1:0]  writedata27, 
   output  wire    [N-1:0]  writedata28, 
   input   wire             irqsuctra13, 
   output  wire    [N-1:0]  writedata29, 
   input   wire             irqsuctra14, 
   output  wire    [N-1:0]  writedata30, 
   input   wire             irqsuctra15, 
   output  wire    [N-1:0]  writedata31, 
   input   wire             irqsuctra17, 
   input   wire             irqsuctra18, 
   input   wire             irqsuctra19, 
   input   wire             irqsuctra20, 
   input   wire             irqsuctra21, 
   input   wire             irqsuctra16, 
   input   wire             irqsuctra22, 
   input   wire             irqsuctra23, 
   input   wire             irqsuctra24, 
   input   wire             irqsuctra25, 
   input   wire             irqsuctra26, 
   input   wire             irqsuctra27, 
   input   wire             irqsuctra28, 
   input   wire             irqsuctra29, 
   input   wire             irqsuctra30, 
   input   wire             irqsuctra31
);


// Internal Declarations


// Local declarations

// Internal signal declarations


// Instances 
demux1_1bit #(1'b0) demux1_1bit_cs_tra( 
   .sel        (bus_tra_select), 
   .input_port (enable_cs_sig), 
   .output9    (cs_tra9), 
   .output18   (cs_tra18), 
   .output19   (cs_tra19), 
   .output20   (cs_tra20), 
   .output21   (cs_tra21), 
   .output22   (cs_tra22), 
   .output23   (cs_tra23), 
   .output24   (cs_tra24), 
   .output4    (cs_tra4), 
   .output5    (cs_tra5), 
   .output6    (cs_tra6), 
   .output7    (cs_tra7), 
   .output8    (cs_tra8), 
   .output10   (cs_tra10), 
   .output11   (cs_tra11), 
   .output12   (cs_tra12), 
   .output13   (cs_tra13), 
   .output14   (cs_tra14), 
   .output15   (cs_tra15), 
   .output16   (cs_tra16), 
   .output17   (cs_tra17), 
   .output0    (cs_tra0), 
   .output1    (cs_tra1), 
   .output2    (cs_tra2), 
   .output3    (cs_tra3), 
   .output26   (cs_tra26), 
   .output27   (cs_tra27), 
   .output28   (cs_tra28), 
   .output29   (cs_tra29), 
   .output30   (cs_tra30), 
   .output31   (cs_tra31), 
   .output25   (cs_tra25)
); 

demux1_1bit #(1'b1) demux1_write_n( 
   .sel        (bus_tra_select), 
   .input_port (write_n_sig), 
   .output9    (write_n9), 
   .output18   (write_n18), 
   .output19   (write_n19), 
   .output20   (write_n20), 
   .output21   (write_n21), 
   .output22   (write_n22), 
   .output23   (write_n23), 
   .output24   (write_n24), 
   .output4    (write_n4), 
   .output5    (write_n5), 
   .output6    (write_n6), 
   .output7    (write_n7), 
   .output8    (write_n8), 
   .output10   (write_n10), 
   .output11   (write_n11), 
   .output12   (write_n12), 
   .output13   (write_n13), 
   .output14   (write_n14), 
   .output15   (write_n15), 
   .output16   (write_n16), 
   .output17   (write_n17), 
   .output0    (write_n0), 
   .output1    (write_n1), 
   .output2    (write_n2), 
   .output3    (write_n3), 
   .output26   (write_n26), 
   .output27   (write_n27), 
   .output28   (write_n28), 
   .output29   (write_n29), 
   .output30   (write_n30), 
   .output31   (write_n31), 
   .output25   (write_n25)
); 

demux1_Nbit #(16'b0,16) demux1_Nbit_writedata( 
   .sel       (bus_tra_select), 
   .input_bus (writedata), 
   .output9   (writedata9), 
   .output18  (writedata18), 
   .output19  (writedata19), 
   .output20  (writedata20), 
   .output21  (writedata21), 
   .output22  (writedata22), 
   .output23  (writedata23), 
   .output24  (writedata24), 
   .output4   (writedata4), 
   .output5   (writedata5), 
   .output6   (writedata6), 
   .output7   (writedata7), 
   .output8   (writedata8), 
   .output10  (writedata10), 
   .output11  (writedata11), 
   .output12  (writedata12), 
   .output13  (writedata13), 
   .output14  (writedata14), 
   .output15  (writedata15), 
   .output16  (writedata16), 
   .output17  (writedata17), 
   .output0   (writedata0), 
   .output1   (writedata1), 
   .output2   (writedata2), 
   .output3   (writedata3), 
   .output26  (writedata26), 
   .output27  (writedata27), 
   .output28  (writedata28), 
   .output29  (writedata29), 
   .output30  (writedata30), 
   .output31  (writedata31), 
   .output25  (writedata25)
); 

mux1_1bit #(1'b0) mux1_Nbit_irqsuctra( 
   .sel         (bus_tra_select), 
   .output_port (irq_can_tra), 
   .input9      (irqsuctra9), 
   .input18     (irqsuctra18), 
   .input19     (irqsuctra19), 
   .input20     (irqsuctra20), 
   .input21     (irqsuctra21), 
   .input22     (irqsuctra22), 
   .input23     (irqsuctra23), 
   .input24     (irqsuctra24), 
   .input4      (irqsuctra4), 
   .input5      (irqsuctra5), 
   .input6      (irqsuctra6), 
   .input7      (irqsuctra7), 
   .input8      (irqsuctra8), 
   .input10     (irqsuctra10), 
   .input11     (irqsuctra11), 
   .input12     (irqsuctra12), 
   .input13     (irqsuctra13), 
   .input14     (irqsuctra14), 
   .input15     (irqsuctra15), 
   .input16     (irqsuctra16), 
   .input17     (irqsuctra17), 
   .input0      (irqsuctra0), 
   .input1      (irqsuctra1), 
   .input2      (irqsuctra2), 
   .input3      (irqsuctra3), 
   .input26     (irqsuctra26), 
   .input27     (irqsuctra27), 
   .input28     (irqsuctra28), 
   .input29     (irqsuctra29), 
   .input30     (irqsuctra30), 
   .input31     (irqsuctra31), 
   .input25     (irqsuctra25)
); 


endmodule // node_tra_demux

