/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [17:0] celloutsig_0_1z;
  wire [10:0] celloutsig_0_2z;
  reg [6:0] celloutsig_0_32z;
  wire [4:0] celloutsig_0_33z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = ~((celloutsig_1_3z | in_data[104]) & celloutsig_1_11z);
  assign celloutsig_1_6z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z } + in_data[107:104];
  assign celloutsig_1_5z = { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z } == { in_data[174:165], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_2z = in_data[156:150] === { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_6z[2], celloutsig_1_3z, celloutsig_1_6z } >= { in_data[153:150], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_14z = { celloutsig_1_6z[3:1], celloutsig_1_11z } >= { celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_12z } >= { in_data[112:110], celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_10z };
  assign celloutsig_1_11z = { in_data[182:174], celloutsig_1_0z } <= { celloutsig_1_6z[3:1], celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_1_0z = ! in_data[134:127];
  assign celloutsig_1_3z = { in_data[147:136], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } < { in_data[181:168], celloutsig_1_1z };
  assign celloutsig_1_4z = { in_data[151:148], celloutsig_1_3z, celloutsig_1_0z } % { 1'h1, in_data[167:163] };
  assign celloutsig_1_1z = { in_data[113], celloutsig_1_0z, celloutsig_1_0z } != in_data[159:157];
  assign celloutsig_1_8z = { celloutsig_1_6z[0], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_5z } != in_data[165:154];
  assign celloutsig_0_33z = - celloutsig_0_2z[10:6];
  assign celloutsig_0_1z = - in_data[50:33];
  assign celloutsig_0_2z = - celloutsig_0_1z[16:6];
  assign celloutsig_1_10z = celloutsig_1_4z[4] & celloutsig_1_6z[3];
  assign celloutsig_1_13z = celloutsig_1_6z[2] & celloutsig_1_7z;
  always_latch
    if (!clkin_data[64]) celloutsig_0_32z = 7'h00;
    else if (!celloutsig_1_19z) celloutsig_0_32z = celloutsig_0_1z[14:8];
  assign celloutsig_1_19z = ~((celloutsig_1_0z & celloutsig_1_5z) | (celloutsig_1_2z & celloutsig_1_8z));
  assign { out_data[128], out_data[96], out_data[38:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z, celloutsig_0_33z };
endmodule
