INFO - 2020-10-25 16:17:53,962 - jasper.toolflow - Trying to generate AXI HDL from XML
INFO - 2020-10-25 16:17:53,962 - jasper.toolflow -   Input directory: ['/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_source']
INFO - 2020-10-25 16:17:53,962 - jasper.toolflow -   Output XML directory: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_xml_output
INFO - 2020-10-25 16:17:53,962 - jasper.toolflow -   Output directory: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output
INFO - 2020-10-25 16:17:53,962 - jasper.toolflow -   Slave library: xil_defaultlib
INFO - 2020-10-25 16:17:53,962 - jasper.toolflow -   Bus library: xil_defaultlib
INFO - 2020-10-25 16:17:54,133 - jasper.toolflow - instantiating user_ip
DEBUG - 2020-10-25 16:17:54,133 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2020-10-25 16:17:54,133 - jasper.verilog - Initializing second-layer dictionairies for: usermodule: zcu111_tengbe_tx_rx_direct
DEBUG - 2020-10-25 16:17:54,133 - jasper.verilog - Attempting to add port "clk" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,133 - jasper.verilog -   Port "clk" is new
DEBUG - 2020-10-25 16:17:54,133 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_dest_ip_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,133 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_dest_ip_user_data_out" is new
DEBUG - 2020-10-25 16:17:54,133 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_dest_port_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,133 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_dest_port_user_data_out" is new
DEBUG - 2020-10-25 16:17:54,134 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,134 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_out" is new
DEBUG - 2020-10-25 16:17:54,134 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,134 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-25 16:17:54,134 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,134 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_out" is new
DEBUG - 2020-10-25 16:17:54,134 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,134 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-25 16:17:54,134 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_led_rx" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,134 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe0_led_rx" is new
DEBUG - 2020-10-25 16:17:54,134 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_led_tx" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,134 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe0_led_tx" is new
DEBUG - 2020-10-25 16:17:54,134 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_led_up" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,134 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe0_led_up" is new
DEBUG - 2020-10-25 16:17:54,134 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_bad_frame" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,134 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_bad_frame" is new
DEBUG - 2020-10-25 16:17:54,134 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_data" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,134 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_data" is new
DEBUG - 2020-10-25 16:17:54,134 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_end_of_frame" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,134 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_end_of_frame" is new
DEBUG - 2020-10-25 16:17:54,134 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,135 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun" is new
DEBUG - 2020-10-25 16:17:54,135 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_source_ip" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,135 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_source_ip" is new
DEBUG - 2020-10-25 16:17:54,135 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_source_port" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,135 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_source_port" is new
DEBUG - 2020-10-25 16:17:54,135 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_valid" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,135 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_valid" is new
DEBUG - 2020-10-25 16:17:54,135 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_afull" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,135 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_afull" is new
DEBUG - 2020-10-25 16:17:54,135 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_overflow" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,135 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_overflow" is new
DEBUG - 2020-10-25 16:17:54,135 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,135 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_out" is new
DEBUG - 2020-10-25 16:17:54,135 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,135 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-25 16:17:54,135 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,135 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_out" is new
DEBUG - 2020-10-25 16:17:54,135 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,135 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-25 16:17:54,135 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_led_rx" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,135 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe1_led_rx" is new
DEBUG - 2020-10-25 16:17:54,136 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_led_tx" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,136 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe1_led_tx" is new
DEBUG - 2020-10-25 16:17:54,136 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_led_up" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,136 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe1_led_up" is new
DEBUG - 2020-10-25 16:17:54,136 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_bad_frame" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,136 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_bad_frame" is new
DEBUG - 2020-10-25 16:17:54,136 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_data" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,136 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_data" is new
DEBUG - 2020-10-25 16:17:54,136 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_end_of_frame" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,136 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_end_of_frame" is new
DEBUG - 2020-10-25 16:17:54,136 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,136 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun" is new
DEBUG - 2020-10-25 16:17:54,136 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_source_ip" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,136 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_source_ip" is new
DEBUG - 2020-10-25 16:17:54,136 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_source_port" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,136 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_source_port" is new
DEBUG - 2020-10-25 16:17:54,136 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_valid" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,136 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_valid" is new
DEBUG - 2020-10-25 16:17:54,136 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_tx_afull" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,136 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe1_tx_afull" is new
DEBUG - 2020-10-25 16:17:54,136 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_tx_overflow" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,136 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe1_tx_overflow" is new
DEBUG - 2020-10-25 16:17:54,137 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_pkt_sim_enable_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,137 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_pkt_sim_enable_user_data_out" is new
DEBUG - 2020-10-25 16:17:54,137 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,137 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_user_data_out" is new
DEBUG - 2020-10-25 16:17:54,137 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_pkt_sim_period_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,137 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_pkt_sim_period_user_data_out" is new
DEBUG - 2020-10-25 16:17:54,137 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_rst_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,137 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_rst_user_data_out" is new
DEBUG - 2020-10-25 16:17:54,137 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,137 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_out" is new
DEBUG - 2020-10-25 16:17:54,137 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,137 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-25 16:17:54,137 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,137 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,137 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxctr_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,137 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxctr_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,137 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,137 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,137 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,137 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,138 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,138 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_addr" is new
DEBUG - 2020-10-25 16:17:54,138 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,138 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_in" is new
DEBUG - 2020-10-25 16:17:54,138 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_we" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,138 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_we" is new
DEBUG - 2020-10-25 16:17:54,138 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,138 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,138 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,138 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,138 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txctr_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,138 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe0_txctr_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,138 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,138 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,138 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txofctr_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,138 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe0_txofctr_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,138 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,138 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_addr" is new
DEBUG - 2020-10-25 16:17:54,138 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,138 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_in" is new
DEBUG - 2020-10-25 16:17:54,138 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_we" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,139 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_we" is new
DEBUG - 2020-10-25 16:17:54,139 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,139 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,139 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,139 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,139 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rst" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,139 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe0_rst" is new
DEBUG - 2020-10-25 16:17:54,139 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_ack" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,139 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_ack" is new
DEBUG - 2020-10-25 16:17:54,139 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun_ack" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,139 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun_ack" is new
DEBUG - 2020-10-25 16:17:54,139 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_data" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,139 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_data" is new
DEBUG - 2020-10-25 16:17:54,139 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_ip" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,139 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_ip" is new
DEBUG - 2020-10-25 16:17:54,139 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_port" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,139 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_port" is new
DEBUG - 2020-10-25 16:17:54,139 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_end_of_frame" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,139 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_end_of_frame" is new
DEBUG - 2020-10-25 16:17:54,139 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_valid" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,139 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_valid" is new
DEBUG - 2020-10-25 16:17:54,140 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_linkup_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,140 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe0_linkup_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,140 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,140 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,140 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,140 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,140 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxctr_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,140 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxctr_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,140 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,140 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,140 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,140 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,140 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,140 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_addr" is new
DEBUG - 2020-10-25 16:17:54,140 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,140 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_in" is new
DEBUG - 2020-10-25 16:17:54,140 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_we" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,140 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_we" is new
DEBUG - 2020-10-25 16:17:54,140 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,140 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,141 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,141 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,141 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txctr_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,141 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe1_txctr_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,141 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,141 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,141 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txofctr_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,141 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe1_txofctr_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,141 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,141 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_addr" is new
DEBUG - 2020-10-25 16:17:54,141 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,141 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_in" is new
DEBUG - 2020-10-25 16:17:54,141 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_we" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,141 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_we" is new
DEBUG - 2020-10-25 16:17:54,141 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,141 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,141 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,141 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,141 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rst" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,142 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe1_rst" is new
DEBUG - 2020-10-25 16:17:54,142 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_ack" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,142 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_ack" is new
DEBUG - 2020-10-25 16:17:54,142 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun_ack" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,142 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun_ack" is new
DEBUG - 2020-10-25 16:17:54,142 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_tx_data" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,142 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe1_tx_data" is new
DEBUG - 2020-10-25 16:17:54,142 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_ip" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,142 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_ip" is new
DEBUG - 2020-10-25 16:17:54,142 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_port" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,142 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_port" is new
DEBUG - 2020-10-25 16:17:54,142 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_tx_end_of_frame" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,142 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe1_tx_end_of_frame" is new
DEBUG - 2020-10-25 16:17:54,142 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_tx_valid" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,142 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe1_tx_valid" is new
DEBUG - 2020-10-25 16:17:54,142 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_linkup_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,142 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe1_linkup_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,142 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,142 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,142 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_gateway" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,143 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_gateway" is new
DEBUG - 2020-10-25 16:17:54,143 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_led1_gbe0_up_gateway" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,143 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_led1_gbe0_up_gateway" is new
DEBUG - 2020-10-25 16:17:54,143 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_gateway" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,143 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_gateway" is new
DEBUG - 2020-10-25 16:17:54,143 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_led3_gbe1_up_gateway" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,143 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_led3_gbe1_up_gateway" is new
DEBUG - 2020-10-25 16:17:54,143 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_rx_bad_frame_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,143 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_rx_bad_frame_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,143 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_rx_end_of_frame_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,143 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_rx_end_of_frame_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,143 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_rx_source_ip_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,143 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_rx_source_ip_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,143 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_rx_source_port_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,143 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_rx_source_port_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,143 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,143 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_addr" is new
DEBUG - 2020-10-25 16:17:54,143 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,143 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_in" is new
DEBUG - 2020-10-25 16:17:54,144 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_we" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,144 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_we" is new
DEBUG - 2020-10-25 16:17:54,144 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,144 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_user_data_in" is new
INFO - 2020-10-25 16:17:54,144 - jasper.toolflow - regenerating top
DEBUG - 2020-10-25 16:17:54,144 - jasper.toolflow - Looking for a max_devices_per_arbiter spec
DEBUG - 2020-10-25 16:17:54,144 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx
DEBUG - 2020-10-25 16:17:54,144 - jasper.verilog -   Adding instance port gateway as signal zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_gateway to top
DEBUG - 2020-10-25 16:17:54,145 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_gateway" is new
DEBUG - 2020-10-25 16:17:54,145 - jasper.verilog -   Adding instance port io_pad to top
DEBUG - 2020-10-25 16:17:54,145 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,145 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext" is new
DEBUG - 2020-10-25 16:17:54,145 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_led1_gbe0_up
DEBUG - 2020-10-25 16:17:54,145 - jasper.verilog -   Adding instance port gateway as signal zcu111_tengbe_tx_rx_direct_led1_gbe0_up_gateway to top
DEBUG - 2020-10-25 16:17:54,145 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_led1_gbe0_up_gateway" is new
DEBUG - 2020-10-25 16:17:54,145 - jasper.verilog -   Adding instance port io_pad to top
DEBUG - 2020-10-25 16:17:54,145 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,145 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext" is new
DEBUG - 2020-10-25 16:17:54,145 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx
DEBUG - 2020-10-25 16:17:54,145 - jasper.verilog -   Adding instance port gateway as signal zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_gateway to top
DEBUG - 2020-10-25 16:17:54,145 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_gateway" is new
DEBUG - 2020-10-25 16:17:54,145 - jasper.verilog -   Adding instance port io_pad to top
DEBUG - 2020-10-25 16:17:54,145 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,145 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext" is new
DEBUG - 2020-10-25 16:17:54,145 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_led3_gbe1_up
DEBUG - 2020-10-25 16:17:54,145 - jasper.verilog -   Adding instance port gateway as signal zcu111_tengbe_tx_rx_direct_led3_gbe1_up_gateway to top
DEBUG - 2020-10-25 16:17:54,146 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_led3_gbe1_up_gateway" is new
DEBUG - 2020-10-25 16:17:54,146 - jasper.verilog -   Adding instance port io_pad to top
DEBUG - 2020-10-25 16:17:54,146 - jasper.verilog - Attempting to add port "zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,146 - jasper.verilog -   Port "zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext" is new
DEBUG - 2020-10-25 16:17:54,146 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_dest_ip
DEBUG - 2020-10-25 16:17:54,146 - jasper.verilog -   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_dest_ip_out to top
DEBUG - 2020-10-25 16:17:54,146 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_dest_ip_out" is new
DEBUG - 2020-10-25 16:17:54,146 - jasper.verilog -   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_dest_ip_user_data_out to top
DEBUG - 2020-10-25 16:17:54,146 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_dest_ip_user_data_out" is new
DEBUG - 2020-10-25 16:17:54,146 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_dest_port
DEBUG - 2020-10-25 16:17:54,146 - jasper.verilog -   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_dest_port_out to top
DEBUG - 2020-10-25 16:17:54,146 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_dest_port_out" is new
DEBUG - 2020-10-25 16:17:54,146 - jasper.verilog -   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_dest_port_user_data_out to top
DEBUG - 2020-10-25 16:17:54,146 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_dest_port_user_data_out" is new
DEBUG - 2020-10-25 16:17:54,146 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr
DEBUG - 2020-10-25 16:17:54,146 - jasper.verilog -   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_user_data_in to top
DEBUG - 2020-10-25 16:17:54,146 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,146 - jasper.verilog -   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in to top
DEBUG - 2020-10-25 16:17:54,147 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in" is new
DEBUG - 2020-10-25 16:17:54,147 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_rxctr
DEBUG - 2020-10-25 16:17:54,147 - jasper.verilog -   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxctr_user_data_in to top
DEBUG - 2020-10-25 16:17:54,147 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxctr_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,147 - jasper.verilog -   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in to top
DEBUG - 2020-10-25 16:17:54,147 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in" is new
DEBUG - 2020-10-25 16:17:54,147 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr
DEBUG - 2020-10-25 16:17:54,147 - jasper.verilog -   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_user_data_in to top
DEBUG - 2020-10-25 16:17:54,147 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,147 - jasper.verilog -   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in to top
DEBUG - 2020-10-25 16:17:54,147 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in" is new
DEBUG - 2020-10-25 16:17:54,147 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_rxofctr
DEBUG - 2020-10-25 16:17:54,147 - jasper.verilog -   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_user_data_in to top
DEBUG - 2020-10-25 16:17:54,147 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,147 - jasper.verilog -   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in to top
DEBUG - 2020-10-25 16:17:54,147 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in" is new
DEBUG - 2020-10-25 16:17:54,147 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl
DEBUG - 2020-10-25 16:17:54,148 - jasper.verilog -   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out to top
DEBUG - 2020-10-25 16:17:54,148 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out" is new
DEBUG - 2020-10-25 16:17:54,148 - jasper.verilog -   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_user_data_out to top
DEBUG - 2020-10-25 16:17:54,148 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-25 16:17:54,148 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status
DEBUG - 2020-10-25 16:17:54,148 - jasper.verilog -   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_user_data_in to top
DEBUG - 2020-10-25 16:17:54,148 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,148 - jasper.verilog -   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in to top
DEBUG - 2020-10-25 16:17:54,148 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in" is new
DEBUG - 2020-10-25 16:17:54,148 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr
DEBUG - 2020-10-25 16:17:54,148 - jasper.verilog -   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_user_data_in to top
DEBUG - 2020-10-25 16:17:54,148 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,148 - jasper.verilog -   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in to top
DEBUG - 2020-10-25 16:17:54,148 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in" is new
DEBUG - 2020-10-25 16:17:54,148 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_txctr
DEBUG - 2020-10-25 16:17:54,148 - jasper.verilog -   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txctr_user_data_in to top
DEBUG - 2020-10-25 16:17:54,148 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txctr_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,148 - jasper.verilog -   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txctr_in to top
DEBUG - 2020-10-25 16:17:54,148 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txctr_in" is new
DEBUG - 2020-10-25 16:17:54,149 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_txfullctr
DEBUG - 2020-10-25 16:17:54,149 - jasper.verilog -   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_user_data_in to top
DEBUG - 2020-10-25 16:17:54,149 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,149 - jasper.verilog -   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in to top
DEBUG - 2020-10-25 16:17:54,149 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in" is new
DEBUG - 2020-10-25 16:17:54,149 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_txofctr
DEBUG - 2020-10-25 16:17:54,149 - jasper.verilog -   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txofctr_user_data_in to top
DEBUG - 2020-10-25 16:17:54,149 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txofctr_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,149 - jasper.verilog -   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in to top
DEBUG - 2020-10-25 16:17:54,149 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in" is new
DEBUG - 2020-10-25 16:17:54,149 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl
DEBUG - 2020-10-25 16:17:54,149 - jasper.verilog -   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out to top
DEBUG - 2020-10-25 16:17:54,149 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out" is new
DEBUG - 2020-10-25 16:17:54,149 - jasper.verilog -   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_user_data_out to top
DEBUG - 2020-10-25 16:17:54,149 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-25 16:17:54,149 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status
DEBUG - 2020-10-25 16:17:54,149 - jasper.verilog -   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_user_data_in to top
DEBUG - 2020-10-25 16:17:54,149 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,150 - jasper.verilog -   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in to top
DEBUG - 2020-10-25 16:17:54,150 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in" is new
DEBUG - 2020-10-25 16:17:54,150 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_txvldctr
DEBUG - 2020-10-25 16:17:54,150 - jasper.verilog -   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_user_data_in to top
DEBUG - 2020-10-25 16:17:54,150 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,150 - jasper.verilog -   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in to top
DEBUG - 2020-10-25 16:17:54,150 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in" is new
DEBUG - 2020-10-25 16:17:54,150 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_linkup
DEBUG - 2020-10-25 16:17:54,150 - jasper.verilog -   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_linkup_user_data_in to top
DEBUG - 2020-10-25 16:17:54,150 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_linkup_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,150 - jasper.verilog -   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_linkup_in to top
DEBUG - 2020-10-25 16:17:54,150 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_linkup_in" is new
DEBUG - 2020-10-25 16:17:54,150 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt
DEBUG - 2020-10-25 16:17:54,150 - jasper.verilog -   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_user_data_in to top
DEBUG - 2020-10-25 16:17:54,150 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,150 - jasper.verilog -   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in to top
DEBUG - 2020-10-25 16:17:54,150 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in" is new
DEBUG - 2020-10-25 16:17:54,150 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr
DEBUG - 2020-10-25 16:17:54,150 - jasper.verilog -   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_user_data_in to top
DEBUG - 2020-10-25 16:17:54,151 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,151 - jasper.verilog -   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in to top
DEBUG - 2020-10-25 16:17:54,151 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in" is new
DEBUG - 2020-10-25 16:17:54,151 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rxctr
DEBUG - 2020-10-25 16:17:54,151 - jasper.verilog -   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxctr_user_data_in to top
DEBUG - 2020-10-25 16:17:54,151 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxctr_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,151 - jasper.verilog -   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in to top
DEBUG - 2020-10-25 16:17:54,151 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in" is new
DEBUG - 2020-10-25 16:17:54,151 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr
DEBUG - 2020-10-25 16:17:54,151 - jasper.verilog -   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_user_data_in to top
DEBUG - 2020-10-25 16:17:54,151 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,151 - jasper.verilog -   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in to top
DEBUG - 2020-10-25 16:17:54,151 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in" is new
DEBUG - 2020-10-25 16:17:54,151 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rxofctr
DEBUG - 2020-10-25 16:17:54,151 - jasper.verilog -   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_user_data_in to top
DEBUG - 2020-10-25 16:17:54,151 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,151 - jasper.verilog -   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in to top
DEBUG - 2020-10-25 16:17:54,152 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in" is new
DEBUG - 2020-10-25 16:17:54,152 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl
DEBUG - 2020-10-25 16:17:54,152 - jasper.verilog -   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out to top
DEBUG - 2020-10-25 16:17:54,152 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out" is new
DEBUG - 2020-10-25 16:17:54,152 - jasper.verilog -   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_user_data_out to top
DEBUG - 2020-10-25 16:17:54,152 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-25 16:17:54,152 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status
DEBUG - 2020-10-25 16:17:54,152 - jasper.verilog -   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_user_data_in to top
DEBUG - 2020-10-25 16:17:54,152 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,152 - jasper.verilog -   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in to top
DEBUG - 2020-10-25 16:17:54,152 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in" is new
DEBUG - 2020-10-25 16:17:54,152 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr
DEBUG - 2020-10-25 16:17:54,152 - jasper.verilog -   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_user_data_in to top
DEBUG - 2020-10-25 16:17:54,152 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,152 - jasper.verilog -   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in to top
DEBUG - 2020-10-25 16:17:54,152 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in" is new
DEBUG - 2020-10-25 16:17:54,152 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_txctr
DEBUG - 2020-10-25 16:17:54,152 - jasper.verilog -   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txctr_user_data_in to top
DEBUG - 2020-10-25 16:17:54,153 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txctr_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,153 - jasper.verilog -   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txctr_in to top
DEBUG - 2020-10-25 16:17:54,153 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txctr_in" is new
DEBUG - 2020-10-25 16:17:54,153 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_txfullctr
DEBUG - 2020-10-25 16:17:54,153 - jasper.verilog -   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_user_data_in to top
DEBUG - 2020-10-25 16:17:54,153 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,153 - jasper.verilog -   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in to top
DEBUG - 2020-10-25 16:17:54,153 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in" is new
DEBUG - 2020-10-25 16:17:54,153 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_txofctr
DEBUG - 2020-10-25 16:17:54,153 - jasper.verilog -   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txofctr_user_data_in to top
DEBUG - 2020-10-25 16:17:54,153 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txofctr_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,153 - jasper.verilog -   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in to top
DEBUG - 2020-10-25 16:17:54,153 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in" is new
DEBUG - 2020-10-25 16:17:54,153 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl
DEBUG - 2020-10-25 16:17:54,153 - jasper.verilog -   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out to top
DEBUG - 2020-10-25 16:17:54,153 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out" is new
DEBUG - 2020-10-25 16:17:54,153 - jasper.verilog -   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_user_data_out to top
DEBUG - 2020-10-25 16:17:54,153 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-25 16:17:54,154 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status
DEBUG - 2020-10-25 16:17:54,154 - jasper.verilog -   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_user_data_in to top
DEBUG - 2020-10-25 16:17:54,154 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,154 - jasper.verilog -   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in to top
DEBUG - 2020-10-25 16:17:54,154 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in" is new
DEBUG - 2020-10-25 16:17:54,154 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_txvldctr
DEBUG - 2020-10-25 16:17:54,154 - jasper.verilog -   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_user_data_in to top
DEBUG - 2020-10-25 16:17:54,154 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,154 - jasper.verilog -   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in to top
DEBUG - 2020-10-25 16:17:54,154 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in" is new
DEBUG - 2020-10-25 16:17:54,154 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_linkup
DEBUG - 2020-10-25 16:17:54,154 - jasper.verilog -   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_linkup_user_data_in to top
DEBUG - 2020-10-25 16:17:54,154 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_linkup_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,154 - jasper.verilog -   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_linkup_in to top
DEBUG - 2020-10-25 16:17:54,154 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_linkup_in" is new
DEBUG - 2020-10-25 16:17:54,154 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt
DEBUG - 2020-10-25 16:17:54,154 - jasper.verilog -   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_user_data_in to top
DEBUG - 2020-10-25 16:17:54,154 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,154 - jasper.verilog -   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in to top
DEBUG - 2020-10-25 16:17:54,155 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in" is new
DEBUG - 2020-10-25 16:17:54,155 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_pkt_sim_enable
DEBUG - 2020-10-25 16:17:54,155 - jasper.verilog -   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out to top
DEBUG - 2020-10-25 16:17:54,155 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out" is new
DEBUG - 2020-10-25 16:17:54,155 - jasper.verilog -   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_pkt_sim_enable_user_data_out to top
DEBUG - 2020-10-25 16:17:54,155 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_enable_user_data_out" is new
DEBUG - 2020-10-25 16:17:54,155 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len
DEBUG - 2020-10-25 16:17:54,155 - jasper.verilog -   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out to top
DEBUG - 2020-10-25 16:17:54,155 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out" is new
DEBUG - 2020-10-25 16:17:54,155 - jasper.verilog -   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_user_data_out to top
DEBUG - 2020-10-25 16:17:54,155 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_user_data_out" is new
DEBUG - 2020-10-25 16:17:54,155 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_pkt_sim_period
DEBUG - 2020-10-25 16:17:54,155 - jasper.verilog -   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_pkt_sim_period_out to top
DEBUG - 2020-10-25 16:17:54,155 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_period_out" is new
DEBUG - 2020-10-25 16:17:54,155 - jasper.verilog -   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_pkt_sim_period_user_data_out to top
DEBUG - 2020-10-25 16:17:54,155 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_period_user_data_out" is new
DEBUG - 2020-10-25 16:17:54,155 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_rst
DEBUG - 2020-10-25 16:17:54,155 - jasper.verilog -   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_rst_out to top
DEBUG - 2020-10-25 16:17:54,156 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_rst_out" is new
DEBUG - 2020-10-25 16:17:54,156 - jasper.verilog -   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_rst_user_data_out to top
DEBUG - 2020-10-25 16:17:54,156 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_rst_user_data_out" is new
DEBUG - 2020-10-25 16:17:54,156 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_rx_bad_frame
DEBUG - 2020-10-25 16:17:54,156 - jasper.verilog -   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_rx_bad_frame_user_data_in to top
DEBUG - 2020-10-25 16:17:54,156 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_rx_bad_frame_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,156 - jasper.verilog -   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_rx_bad_frame_in to top
DEBUG - 2020-10-25 16:17:54,156 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_rx_bad_frame_in" is new
DEBUG - 2020-10-25 16:17:54,156 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_rx_end_of_frame
DEBUG - 2020-10-25 16:17:54,156 - jasper.verilog -   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_rx_end_of_frame_user_data_in to top
DEBUG - 2020-10-25 16:17:54,156 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_rx_end_of_frame_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,156 - jasper.verilog -   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_rx_end_of_frame_in to top
DEBUG - 2020-10-25 16:17:54,156 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_rx_end_of_frame_in" is new
DEBUG - 2020-10-25 16:17:54,156 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_rx_source_ip
DEBUG - 2020-10-25 16:17:54,156 - jasper.verilog -   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_rx_source_ip_user_data_in to top
DEBUG - 2020-10-25 16:17:54,156 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_rx_source_ip_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,156 - jasper.verilog -   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_rx_source_ip_in to top
DEBUG - 2020-10-25 16:17:54,157 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_rx_source_ip_in" is new
DEBUG - 2020-10-25 16:17:54,157 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_rx_source_port
DEBUG - 2020-10-25 16:17:54,157 - jasper.verilog -   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_rx_source_port_user_data_in to top
DEBUG - 2020-10-25 16:17:54,157 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_rx_source_port_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,157 - jasper.verilog -   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_rx_source_port_in to top
DEBUG - 2020-10-25 16:17:54,157 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_rx_source_port_in" is new
DEBUG - 2020-10-25 16:17:54,157 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl
DEBUG - 2020-10-25 16:17:54,157 - jasper.verilog -   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out to top
DEBUG - 2020-10-25 16:17:54,157 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out" is new
DEBUG - 2020-10-25 16:17:54,157 - jasper.verilog -   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_user_data_out to top
DEBUG - 2020-10-25 16:17:54,157 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-25 16:17:54,157 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status
DEBUG - 2020-10-25 16:17:54,157 - jasper.verilog -   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_user_data_in to top
DEBUG - 2020-10-25 16:17:54,157 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_user_data_in" is new
DEBUG - 2020-10-25 16:17:54,157 - jasper.verilog -   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in to top
DEBUG - 2020-10-25 16:17:54,157 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in" is new
DEBUG - 2020-10-25 16:17:54,157 - jasper.verilog - Instantiating child ports for sys_block_counter_inst
DEBUG - 2020-10-25 16:17:54,158 - jasper.verilog -   Adding instance port user_clk as signal user_clk to top
DEBUG - 2020-10-25 16:17:54,158 - jasper.verilog -   Signal "user_clk" already exists
DEBUG - 2020-10-25 16:17:54,158 - jasper.verilog -   Adding instance port user_rst as signal user_rst to top
DEBUG - 2020-10-25 16:17:54,158 - jasper.verilog -   Signal "user_rst" is new
DEBUG - 2020-10-25 16:17:54,158 - jasper.verilog -   Adding instance port we as signal zcu111_tengbe_tx_rx_direct_sys_clkcounter_we to top
DEBUG - 2020-10-25 16:17:54,158 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_sys_clkcounter_we" is new
DEBUG - 2020-10-25 16:17:54,158 - jasper.verilog -   Adding instance port count_out as signal zcu111_tengbe_tx_rx_direct_sys_clkcounter_in to top
DEBUG - 2020-10-25 16:17:54,158 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_sys_clkcounter_in" is new
DEBUG - 2020-10-25 16:17:54,158 - jasper.verilog - Instantiating child ports for axi4lite_interconnect
DEBUG - 2020-10-25 16:17:54,158 - jasper.verilog -   Adding instance port axi4lite_aclk as signal axil_clk to top
DEBUG - 2020-10-25 16:17:54,158 - jasper.verilog -   Signal "axil_clk" is new
DEBUG - 2020-10-25 16:17:54,158 - jasper.verilog -   Adding instance port axi4lite_aresetn as signal axil_rst_n to top
DEBUG - 2020-10-25 16:17:54,158 - jasper.verilog -   Signal "axil_rst_n" is new
DEBUG - 2020-10-25 16:17:54,158 - jasper.verilog -   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_add as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_addr to top
DEBUG - 2020-10-25 16:17:54,158 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_addr" is new
DEBUG - 2020-10-25 16:17:54,158 - jasper.verilog -   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_in to top
DEBUG - 2020-10-25 16:17:54,158 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_in" is new
DEBUG - 2020-10-25 16:17:54,158 - jasper.verilog -   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_out to top
DEBUG - 2020-10-25 16:17:54,159 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_out" is new
DEBUG - 2020-10-25 16:17:54,159 - jasper.verilog -   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_we to top
DEBUG - 2020-10-25 16:17:54,159 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_we" is new
DEBUG - 2020-10-25 16:17:54,159 - jasper.verilog -   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_add as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_addr to top
DEBUG - 2020-10-25 16:17:54,159 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_addr" is new
DEBUG - 2020-10-25 16:17:54,159 - jasper.verilog -   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_in to top
DEBUG - 2020-10-25 16:17:54,159 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_in" is new
DEBUG - 2020-10-25 16:17:54,159 - jasper.verilog -   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_out to top
DEBUG - 2020-10-25 16:17:54,159 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_out" is new
DEBUG - 2020-10-25 16:17:54,159 - jasper.verilog -   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_we as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_we to top
DEBUG - 2020-10-25 16:17:54,159 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_we" is new
DEBUG - 2020-10-25 16:17:54,159 - jasper.verilog -   Adding instance port axi4lite_gbe1_rxs_ss_bram_gbe1_rxs_ss_bram_add as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_addr to top
DEBUG - 2020-10-25 16:17:54,159 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_addr" is new
DEBUG - 2020-10-25 16:17:54,159 - jasper.verilog -   Adding instance port axi4lite_gbe1_rxs_ss_bram_gbe1_rxs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_in to top
DEBUG - 2020-10-25 16:17:54,159 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_in" is new
DEBUG - 2020-10-25 16:17:54,159 - jasper.verilog -   Adding instance port axi4lite_gbe1_rxs_ss_bram_gbe1_rxs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_out to top
DEBUG - 2020-10-25 16:17:54,159 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_out" is new
DEBUG - 2020-10-25 16:17:54,159 - jasper.verilog -   Adding instance port axi4lite_gbe1_rxs_ss_bram_gbe1_rxs_ss_bram_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_we to top
DEBUG - 2020-10-25 16:17:54,160 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_we" is new
DEBUG - 2020-10-25 16:17:54,160 - jasper.verilog -   Adding instance port axi4lite_gbe1_txs_ss_bram_gbe1_txs_ss_bram_add as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_addr to top
DEBUG - 2020-10-25 16:17:54,160 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_addr" is new
DEBUG - 2020-10-25 16:17:54,160 - jasper.verilog -   Adding instance port axi4lite_gbe1_txs_ss_bram_gbe1_txs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_in to top
DEBUG - 2020-10-25 16:17:54,160 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_in" is new
DEBUG - 2020-10-25 16:17:54,160 - jasper.verilog -   Adding instance port axi4lite_gbe1_txs_ss_bram_gbe1_txs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_out to top
DEBUG - 2020-10-25 16:17:54,160 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_out" is new
DEBUG - 2020-10-25 16:17:54,160 - jasper.verilog -   Adding instance port axi4lite_gbe1_txs_ss_bram_gbe1_txs_ss_bram_we as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_we to top
DEBUG - 2020-10-25 16:17:54,160 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_we" is new
DEBUG - 2020-10-25 16:17:54,160 - jasper.verilog -   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_add as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_addr to top
DEBUG - 2020-10-25 16:17:54,160 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_addr" is new
DEBUG - 2020-10-25 16:17:54,160 - jasper.verilog -   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_data_in as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_in to top
DEBUG - 2020-10-25 16:17:54,160 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_in" is new
DEBUG - 2020-10-25 16:17:54,160 - jasper.verilog -   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_data_out as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_out to top
DEBUG - 2020-10-25 16:17:54,160 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_out" is new
DEBUG - 2020-10-25 16:17:54,160 - jasper.verilog -   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_we as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_we to top
DEBUG - 2020-10-25 16:17:54,160 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_we" is new
DEBUG - 2020-10-25 16:17:54,161 - jasper.verilog -   Adding instance port axi4lite_sw_reg_dest_ip_out as signal zcu111_tengbe_tx_rx_direct_dest_ip_out to top
DEBUG - 2020-10-25 16:17:54,161 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_dest_ip_out" already exists
DEBUG - 2020-10-25 16:17:54,161 - jasper.verilog -   Adding instance port axi4lite_sw_reg_dest_ip_out_we as signal zcu111_tengbe_tx_rx_direct_dest_ip_out_we to top
DEBUG - 2020-10-25 16:17:54,161 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_dest_ip_out_we" is new
DEBUG - 2020-10-25 16:17:54,161 - jasper.verilog -   Adding instance port axi4lite_sw_reg_dest_port_out as signal zcu111_tengbe_tx_rx_direct_dest_port_out to top
DEBUG - 2020-10-25 16:17:54,161 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_dest_port_out" already exists
DEBUG - 2020-10-25 16:17:54,161 - jasper.verilog -   Adding instance port axi4lite_sw_reg_dest_port_out_we as signal zcu111_tengbe_tx_rx_direct_dest_port_out_we to top
DEBUG - 2020-10-25 16:17:54,161 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_dest_port_out_we" is new
DEBUG - 2020-10-25 16:17:54,161 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe0_rxbadctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in to top
DEBUG - 2020-10-25 16:17:54,161 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in" already exists
DEBUG - 2020-10-25 16:17:54,161 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe0_rxbadctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in_we to top
DEBUG - 2020-10-25 16:17:54,161 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in_we" is new
DEBUG - 2020-10-25 16:17:54,161 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe0_rxctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in to top
DEBUG - 2020-10-25 16:17:54,161 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in" already exists
DEBUG - 2020-10-25 16:17:54,161 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe0_rxctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in_we to top
DEBUG - 2020-10-25 16:17:54,161 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in_we" is new
DEBUG - 2020-10-25 16:17:54,161 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe0_rxeofctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in to top
DEBUG - 2020-10-25 16:17:54,161 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in" already exists
DEBUG - 2020-10-25 16:17:54,162 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe0_rxeofctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in_we to top
DEBUG - 2020-10-25 16:17:54,162 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in_we" is new
DEBUG - 2020-10-25 16:17:54,162 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe0_rxofctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in to top
DEBUG - 2020-10-25 16:17:54,162 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in" already exists
DEBUG - 2020-10-25 16:17:54,162 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe0_rxofctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in_we to top
DEBUG - 2020-10-25 16:17:54,162 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in_we" is new
DEBUG - 2020-10-25 16:17:54,162 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out to top
DEBUG - 2020-10-25 16:17:54,162 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out" already exists
DEBUG - 2020-10-25 16:17:54,162 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out_we to top
DEBUG - 2020-10-25 16:17:54,162 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out_we" is new
DEBUG - 2020-10-25 16:17:54,162 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_status_in as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in to top
DEBUG - 2020-10-25 16:17:54,162 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in" already exists
DEBUG - 2020-10-25 16:17:54,162 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_status_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in_we to top
DEBUG - 2020-10-25 16:17:54,162 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in_we" is new
DEBUG - 2020-10-25 16:17:54,162 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe0_rxvldctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in to top
DEBUG - 2020-10-25 16:17:54,162 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in" already exists
DEBUG - 2020-10-25 16:17:54,162 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe0_rxvldctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in_we to top
DEBUG - 2020-10-25 16:17:54,162 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in_we" is new
DEBUG - 2020-10-25 16:17:54,162 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe0_txctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_txctr_in to top
DEBUG - 2020-10-25 16:17:54,163 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txctr_in" already exists
DEBUG - 2020-10-25 16:17:54,163 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe0_txctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_txctr_in_we to top
DEBUG - 2020-10-25 16:17:54,163 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txctr_in_we" is new
DEBUG - 2020-10-25 16:17:54,163 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe0_txfullctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in to top
DEBUG - 2020-10-25 16:17:54,163 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in" already exists
DEBUG - 2020-10-25 16:17:54,163 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe0_txfullctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in_we to top
DEBUG - 2020-10-25 16:17:54,163 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in_we" is new
DEBUG - 2020-10-25 16:17:54,163 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe0_txofctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in to top
DEBUG - 2020-10-25 16:17:54,163 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in" already exists
DEBUG - 2020-10-25 16:17:54,163 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe0_txofctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in_we to top
DEBUG - 2020-10-25 16:17:54,163 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in_we" is new
DEBUG - 2020-10-25 16:17:54,163 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out to top
DEBUG - 2020-10-25 16:17:54,163 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out" already exists
DEBUG - 2020-10-25 16:17:54,163 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out_we to top
DEBUG - 2020-10-25 16:17:54,163 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out_we" is new
DEBUG - 2020-10-25 16:17:54,163 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_status_in as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in to top
DEBUG - 2020-10-25 16:17:54,163 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in" already exists
DEBUG - 2020-10-25 16:17:54,163 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_status_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in_we to top
DEBUG - 2020-10-25 16:17:54,163 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in_we" is new
DEBUG - 2020-10-25 16:17:54,164 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe0_txvldctr_in as signal zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in to top
DEBUG - 2020-10-25 16:17:54,164 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in" already exists
DEBUG - 2020-10-25 16:17:54,164 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe0_txvldctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in_we to top
DEBUG - 2020-10-25 16:17:54,164 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in_we" is new
DEBUG - 2020-10-25 16:17:54,164 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe0_linkup_in as signal zcu111_tengbe_tx_rx_direct_gbe0_linkup_in to top
DEBUG - 2020-10-25 16:17:54,164 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_linkup_in" already exists
DEBUG - 2020-10-25 16:17:54,164 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe0_linkup_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_linkup_in_we to top
DEBUG - 2020-10-25 16:17:54,164 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_linkup_in_we" is new
DEBUG - 2020-10-25 16:17:54,164 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe0_tx_cnt_in as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in to top
DEBUG - 2020-10-25 16:17:54,164 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in" already exists
DEBUG - 2020-10-25 16:17:54,164 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe0_tx_cnt_in_we as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in_we to top
DEBUG - 2020-10-25 16:17:54,164 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in_we" is new
DEBUG - 2020-10-25 16:17:54,164 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe1_rxbadctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in to top
DEBUG - 2020-10-25 16:17:54,164 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in" already exists
DEBUG - 2020-10-25 16:17:54,164 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe1_rxbadctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in_we to top
DEBUG - 2020-10-25 16:17:54,164 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in_we" is new
DEBUG - 2020-10-25 16:17:54,164 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe1_rxctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in to top
DEBUG - 2020-10-25 16:17:54,164 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in" already exists
DEBUG - 2020-10-25 16:17:54,165 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe1_rxctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in_we to top
DEBUG - 2020-10-25 16:17:54,165 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in_we" is new
DEBUG - 2020-10-25 16:17:54,165 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe1_rxeofctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in to top
DEBUG - 2020-10-25 16:17:54,165 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in" already exists
DEBUG - 2020-10-25 16:17:54,165 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe1_rxeofctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in_we to top
DEBUG - 2020-10-25 16:17:54,165 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in_we" is new
DEBUG - 2020-10-25 16:17:54,165 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe1_rxofctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in to top
DEBUG - 2020-10-25 16:17:54,165 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in" already exists
DEBUG - 2020-10-25 16:17:54,165 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe1_rxofctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in_we to top
DEBUG - 2020-10-25 16:17:54,165 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in_we" is new
DEBUG - 2020-10-25 16:17:54,165 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe1_rxs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out to top
DEBUG - 2020-10-25 16:17:54,165 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out" already exists
DEBUG - 2020-10-25 16:17:54,165 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe1_rxs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out_we to top
DEBUG - 2020-10-25 16:17:54,165 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out_we" is new
DEBUG - 2020-10-25 16:17:54,165 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe1_rxs_ss_status_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in to top
DEBUG - 2020-10-25 16:17:54,165 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in" already exists
DEBUG - 2020-10-25 16:17:54,165 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe1_rxs_ss_status_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in_we to top
DEBUG - 2020-10-25 16:17:54,165 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in_we" is new
DEBUG - 2020-10-25 16:17:54,166 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe1_rxvldctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in to top
DEBUG - 2020-10-25 16:17:54,166 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in" already exists
DEBUG - 2020-10-25 16:17:54,166 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe1_rxvldctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in_we to top
DEBUG - 2020-10-25 16:17:54,166 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in_we" is new
DEBUG - 2020-10-25 16:17:54,166 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe1_txctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_txctr_in to top
DEBUG - 2020-10-25 16:17:54,166 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txctr_in" already exists
DEBUG - 2020-10-25 16:17:54,166 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe1_txctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_txctr_in_we to top
DEBUG - 2020-10-25 16:17:54,166 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txctr_in_we" is new
DEBUG - 2020-10-25 16:17:54,166 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe1_txfullctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in to top
DEBUG - 2020-10-25 16:17:54,166 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in" already exists
DEBUG - 2020-10-25 16:17:54,166 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe1_txfullctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in_we to top
DEBUG - 2020-10-25 16:17:54,166 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in_we" is new
DEBUG - 2020-10-25 16:17:54,166 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe1_txofctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in to top
DEBUG - 2020-10-25 16:17:54,166 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in" already exists
DEBUG - 2020-10-25 16:17:54,166 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe1_txofctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in_we to top
DEBUG - 2020-10-25 16:17:54,166 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in_we" is new
DEBUG - 2020-10-25 16:17:54,166 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe1_txs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out to top
DEBUG - 2020-10-25 16:17:54,167 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out" already exists
DEBUG - 2020-10-25 16:17:54,167 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe1_txs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out_we to top
DEBUG - 2020-10-25 16:17:54,167 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out_we" is new
DEBUG - 2020-10-25 16:17:54,167 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe1_txs_ss_status_in as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in to top
DEBUG - 2020-10-25 16:17:54,167 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in" already exists
DEBUG - 2020-10-25 16:17:54,167 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe1_txs_ss_status_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in_we to top
DEBUG - 2020-10-25 16:17:54,167 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in_we" is new
DEBUG - 2020-10-25 16:17:54,167 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe1_txvldctr_in as signal zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in to top
DEBUG - 2020-10-25 16:17:54,167 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in" already exists
DEBUG - 2020-10-25 16:17:54,167 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe1_txvldctr_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in_we to top
DEBUG - 2020-10-25 16:17:54,167 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in_we" is new
DEBUG - 2020-10-25 16:17:54,167 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe1_linkup_in as signal zcu111_tengbe_tx_rx_direct_gbe1_linkup_in to top
DEBUG - 2020-10-25 16:17:54,167 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_linkup_in" already exists
DEBUG - 2020-10-25 16:17:54,167 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe1_linkup_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_linkup_in_we to top
DEBUG - 2020-10-25 16:17:54,167 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_linkup_in_we" is new
DEBUG - 2020-10-25 16:17:54,167 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe1_rx_frame_cnt_in as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in to top
DEBUG - 2020-10-25 16:17:54,167 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in" already exists
DEBUG - 2020-10-25 16:17:54,168 - jasper.verilog -   Adding instance port axi4lite_sw_reg_gbe1_rx_frame_cnt_in_we as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in_we to top
DEBUG - 2020-10-25 16:17:54,168 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in_we" is new
DEBUG - 2020-10-25 16:17:54,168 - jasper.verilog -   Adding instance port axi4lite_sw_reg_pkt_sim_enable_out as signal zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out to top
DEBUG - 2020-10-25 16:17:54,168 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out" already exists
DEBUG - 2020-10-25 16:17:54,168 - jasper.verilog -   Adding instance port axi4lite_sw_reg_pkt_sim_enable_out_we as signal zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out_we to top
DEBUG - 2020-10-25 16:17:54,168 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out_we" is new
DEBUG - 2020-10-25 16:17:54,168 - jasper.verilog -   Adding instance port axi4lite_sw_reg_pkt_sim_payload_len_out as signal zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out to top
DEBUG - 2020-10-25 16:17:54,168 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out" already exists
DEBUG - 2020-10-25 16:17:54,168 - jasper.verilog -   Adding instance port axi4lite_sw_reg_pkt_sim_payload_len_out_we as signal zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out_we to top
DEBUG - 2020-10-25 16:17:54,168 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out_we" is new
DEBUG - 2020-10-25 16:17:54,168 - jasper.verilog -   Adding instance port axi4lite_sw_reg_pkt_sim_period_out as signal zcu111_tengbe_tx_rx_direct_pkt_sim_period_out to top
DEBUG - 2020-10-25 16:17:54,168 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_period_out" already exists
DEBUG - 2020-10-25 16:17:54,168 - jasper.verilog -   Adding instance port axi4lite_sw_reg_pkt_sim_period_out_we as signal zcu111_tengbe_tx_rx_direct_pkt_sim_period_out_we to top
DEBUG - 2020-10-25 16:17:54,168 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_pkt_sim_period_out_we" is new
DEBUG - 2020-10-25 16:17:54,168 - jasper.verilog -   Adding instance port axi4lite_sw_reg_rst_out as signal zcu111_tengbe_tx_rx_direct_rst_out to top
DEBUG - 2020-10-25 16:17:54,168 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_rst_out" already exists
DEBUG - 2020-10-25 16:17:54,168 - jasper.verilog -   Adding instance port axi4lite_sw_reg_rst_out_we as signal zcu111_tengbe_tx_rx_direct_rst_out_we to top
DEBUG - 2020-10-25 16:17:54,169 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_rst_out_we" is new
DEBUG - 2020-10-25 16:17:54,169 - jasper.verilog -   Adding instance port axi4lite_sw_reg_rx_bad_frame_in as signal zcu111_tengbe_tx_rx_direct_rx_bad_frame_in to top
DEBUG - 2020-10-25 16:17:54,169 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_rx_bad_frame_in" already exists
DEBUG - 2020-10-25 16:17:54,169 - jasper.verilog -   Adding instance port axi4lite_sw_reg_rx_bad_frame_in_we as signal zcu111_tengbe_tx_rx_direct_rx_bad_frame_in_we to top
DEBUG - 2020-10-25 16:17:54,169 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_rx_bad_frame_in_we" is new
DEBUG - 2020-10-25 16:17:54,169 - jasper.verilog -   Adding instance port axi4lite_sw_reg_rx_end_of_frame_in as signal zcu111_tengbe_tx_rx_direct_rx_end_of_frame_in to top
DEBUG - 2020-10-25 16:17:54,169 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_rx_end_of_frame_in" already exists
DEBUG - 2020-10-25 16:17:54,169 - jasper.verilog -   Adding instance port axi4lite_sw_reg_rx_end_of_frame_in_we as signal zcu111_tengbe_tx_rx_direct_rx_end_of_frame_in_we to top
DEBUG - 2020-10-25 16:17:54,169 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_rx_end_of_frame_in_we" is new
DEBUG - 2020-10-25 16:17:54,169 - jasper.verilog -   Adding instance port axi4lite_sw_reg_rx_source_ip_in as signal zcu111_tengbe_tx_rx_direct_rx_source_ip_in to top
DEBUG - 2020-10-25 16:17:54,169 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_rx_source_ip_in" already exists
DEBUG - 2020-10-25 16:17:54,169 - jasper.verilog -   Adding instance port axi4lite_sw_reg_rx_source_ip_in_we as signal zcu111_tengbe_tx_rx_direct_rx_source_ip_in_we to top
DEBUG - 2020-10-25 16:17:54,169 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_rx_source_ip_in_we" is new
DEBUG - 2020-10-25 16:17:54,169 - jasper.verilog -   Adding instance port axi4lite_sw_reg_rx_source_port_in as signal zcu111_tengbe_tx_rx_direct_rx_source_port_in to top
DEBUG - 2020-10-25 16:17:54,169 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_rx_source_port_in" already exists
DEBUG - 2020-10-25 16:17:54,169 - jasper.verilog -   Adding instance port axi4lite_sw_reg_rx_source_port_in_we as signal zcu111_tengbe_tx_rx_direct_rx_source_port_in_we to top
DEBUG - 2020-10-25 16:17:54,169 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_rx_source_port_in_we" is new
DEBUG - 2020-10-25 16:17:54,169 - jasper.verilog -   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_ctrl_out as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out to top
DEBUG - 2020-10-25 16:17:54,170 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out" already exists
DEBUG - 2020-10-25 16:17:54,170 - jasper.verilog -   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out_we to top
DEBUG - 2020-10-25 16:17:54,170 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out_we" is new
DEBUG - 2020-10-25 16:17:54,170 - jasper.verilog -   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_status_in as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in to top
DEBUG - 2020-10-25 16:17:54,170 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in" already exists
DEBUG - 2020-10-25 16:17:54,170 - jasper.verilog -   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_status_in_we as signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in_we to top
DEBUG - 2020-10-25 16:17:54,170 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in_we" is new
DEBUG - 2020-10-25 16:17:54,170 - jasper.verilog -   Adding instance port axi4lite_sys_block_sys_board_id_in as signal zcu111_tengbe_tx_rx_direct_sys_board_id_in to top
DEBUG - 2020-10-25 16:17:54,170 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_sys_board_id_in" is new
DEBUG - 2020-10-25 16:17:54,170 - jasper.verilog -   Adding instance port axi4lite_sys_block_sys_board_id_in_we as signal zcu111_tengbe_tx_rx_direct_sys_board_id_in_we to top
DEBUG - 2020-10-25 16:17:54,170 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_sys_board_id_in_we" is new
DEBUG - 2020-10-25 16:17:54,170 - jasper.verilog -   Adding instance port axi4lite_sys_block_sys_rev_in as signal zcu111_tengbe_tx_rx_direct_sys_rev_in to top
DEBUG - 2020-10-25 16:17:54,170 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_sys_rev_in" is new
DEBUG - 2020-10-25 16:17:54,170 - jasper.verilog -   Adding instance port axi4lite_sys_block_sys_rev_in_we as signal zcu111_tengbe_tx_rx_direct_sys_rev_in_we to top
DEBUG - 2020-10-25 16:17:54,170 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_sys_rev_in_we" is new
DEBUG - 2020-10-25 16:17:54,170 - jasper.verilog -   Adding instance port axi4lite_sys_block_sys_rev_rcs_in as signal zcu111_tengbe_tx_rx_direct_sys_rev_rcs_in to top
DEBUG - 2020-10-25 16:17:54,171 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_sys_rev_rcs_in" is new
DEBUG - 2020-10-25 16:17:54,171 - jasper.verilog -   Adding instance port axi4lite_sys_block_sys_rev_rcs_in_we as signal zcu111_tengbe_tx_rx_direct_sys_rev_rcs_in_we to top
DEBUG - 2020-10-25 16:17:54,171 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_sys_rev_rcs_in_we" is new
DEBUG - 2020-10-25 16:17:54,171 - jasper.verilog -   Adding instance port axi4lite_sys_block_sys_scratchpad_out as signal zcu111_tengbe_tx_rx_direct_sys_scratchpad_out to top
DEBUG - 2020-10-25 16:17:54,171 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_sys_scratchpad_out" is new
DEBUG - 2020-10-25 16:17:54,171 - jasper.verilog -   Adding instance port axi4lite_sys_block_sys_scratchpad_out_we as signal zcu111_tengbe_tx_rx_direct_sys_scratchpad_out_we to top
DEBUG - 2020-10-25 16:17:54,171 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_sys_scratchpad_out_we" is new
DEBUG - 2020-10-25 16:17:54,171 - jasper.verilog -   Adding instance port axi4lite_sys_block_sys_clkcounter_in as signal zcu111_tengbe_tx_rx_direct_sys_clkcounter_in to top
DEBUG - 2020-10-25 16:17:54,171 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_sys_clkcounter_in" already exists
DEBUG - 2020-10-25 16:17:54,171 - jasper.verilog -   Adding instance port axi4lite_sys_block_sys_clkcounter_in_we as signal zcu111_tengbe_tx_rx_direct_sys_clkcounter_in_we to top
DEBUG - 2020-10-25 16:17:54,171 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_sys_clkcounter_in_we" is new
DEBUG - 2020-10-25 16:17:54,171 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_inst
DEBUG - 2020-10-25 16:17:54,171 - jasper.verilog - Instantiating child ports for tengbaser_infra0_inst
DEBUG - 2020-10-25 16:17:54,171 - jasper.verilog -   Adding instance port gt_refclk_n to top
DEBUG - 2020-10-25 16:17:54,171 - jasper.verilog - Attempting to add port "ref_clk_n0" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,171 - jasper.verilog -   Port "ref_clk_n0" is new
DEBUG - 2020-10-25 16:17:54,171 - jasper.verilog -   Adding instance port gt_refclk_p to top
DEBUG - 2020-10-25 16:17:54,172 - jasper.verilog - Attempting to add port "ref_clk_p0" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,172 - jasper.verilog -   Port "ref_clk_p0" is new
DEBUG - 2020-10-25 16:17:54,172 - jasper.verilog -   Adding instance port qpll0lock as signal gtwiz_reset_qpll0lock_in0 to top
DEBUG - 2020-10-25 16:17:54,172 - jasper.verilog -   Signal "gtwiz_reset_qpll0lock_in0" is new
DEBUG - 2020-10-25 16:17:54,172 - jasper.verilog -   Adding instance port qpll0outclk as signal qpll0clk_in0 to top
DEBUG - 2020-10-25 16:17:54,172 - jasper.verilog -   Signal "qpll0clk_in0" is new
DEBUG - 2020-10-25 16:17:54,172 - jasper.verilog -   Adding instance port qpll0outrefclk as signal qpll0refclk_in0 to top
DEBUG - 2020-10-25 16:17:54,172 - jasper.verilog -   Signal "qpll0refclk_in0" is new
DEBUG - 2020-10-25 16:17:54,172 - jasper.verilog -   Adding instance port qpll1lock as signal gtwiz_reset_qpll1lock_in0 to top
DEBUG - 2020-10-25 16:17:54,172 - jasper.verilog -   Signal "gtwiz_reset_qpll1lock_in0" is new
DEBUG - 2020-10-25 16:17:54,172 - jasper.verilog -   Adding instance port qpll1outclk as signal qpll1clk_in0 to top
DEBUG - 2020-10-25 16:17:54,172 - jasper.verilog -   Signal "qpll1clk_in0" is new
DEBUG - 2020-10-25 16:17:54,172 - jasper.verilog -   Adding instance port qpll1outrefclk as signal qpll1refclk_in0 to top
DEBUG - 2020-10-25 16:17:54,172 - jasper.verilog -   Signal "qpll1refclk_in0" is new
DEBUG - 2020-10-25 16:17:54,172 - jasper.verilog - Instantiating child ports for tengbaser_phy0
DEBUG - 2020-10-25 16:17:54,172 - jasper.verilog -   Adding instance port gt_txp_out_0 to top
DEBUG - 2020-10-25 16:17:54,172 - jasper.verilog - Attempting to add port "mgt_tx_p0" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,173 - jasper.verilog -   Port "mgt_tx_p0" is new
DEBUG - 2020-10-25 16:17:54,173 - jasper.verilog -   Adding instance port gt_txn_out_0 to top
DEBUG - 2020-10-25 16:17:54,173 - jasper.verilog - Attempting to add port "mgt_tx_n0" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,173 - jasper.verilog -   Port "mgt_tx_n0" is new
DEBUG - 2020-10-25 16:17:54,173 - jasper.verilog -   Adding instance port gt_rxp_in_0 to top
DEBUG - 2020-10-25 16:17:54,173 - jasper.verilog - Attempting to add port "mgt_rx_p0" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,173 - jasper.verilog -   Port "mgt_rx_p0" is new
DEBUG - 2020-10-25 16:17:54,173 - jasper.verilog -   Adding instance port gt_rxn_in_0 to top
DEBUG - 2020-10-25 16:17:54,173 - jasper.verilog - Attempting to add port "mgt_rx_n0" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,173 - jasper.verilog -   Port "mgt_rx_n0" is new
DEBUG - 2020-10-25 16:17:54,173 - jasper.verilog -   Adding instance port tx_mii_clk_0 as signal tx_mii_clk0 to top
DEBUG - 2020-10-25 16:17:54,173 - jasper.verilog -   Signal "tx_mii_clk0" is new
DEBUG - 2020-10-25 16:17:54,173 - jasper.verilog -   Adding instance port rx_core_clk_0 as signal tx_mii_clk0 to top
DEBUG - 2020-10-25 16:17:54,173 - jasper.verilog -   Signal "tx_mii_clk0" already exists
DEBUG - 2020-10-25 16:17:54,173 - jasper.verilog -   Adding instance port rx_clk_out_0 as signal rx_clk_out0 to top
DEBUG - 2020-10-25 16:17:54,173 - jasper.verilog -   Signal "rx_clk_out0" is new
DEBUG - 2020-10-25 16:17:54,173 - jasper.verilog -   Adding instance port rx_reset_0 as signal rx_core_reset_out0 to top
DEBUG - 2020-10-25 16:17:54,173 - jasper.verilog -   Signal "rx_core_reset_out0" is new
DEBUG - 2020-10-25 16:17:54,174 - jasper.verilog -   Adding instance port rx_mii_d_0 as signal xgmii_rxd0 to top
DEBUG - 2020-10-25 16:17:54,174 - jasper.verilog -   Signal "xgmii_rxd0" is new
DEBUG - 2020-10-25 16:17:54,174 - jasper.verilog -   Adding instance port rx_mii_c_0 as signal xgmii_rxc0 to top
DEBUG - 2020-10-25 16:17:54,174 - jasper.verilog -   Signal "xgmii_rxc0" is new
DEBUG - 2020-10-25 16:17:54,174 - jasper.verilog -   Adding instance port stat_rx_block_lock_0 as signal stat_rx_block_lock0 to top
DEBUG - 2020-10-25 16:17:54,174 - jasper.verilog -   Signal "stat_rx_block_lock0" is new
DEBUG - 2020-10-25 16:17:54,174 - jasper.verilog -   Adding instance port tx_reset_0 as signal tx_core_reset_out0 to top
DEBUG - 2020-10-25 16:17:54,174 - jasper.verilog -   Signal "tx_core_reset_out0" is new
DEBUG - 2020-10-25 16:17:54,174 - jasper.verilog -   Adding instance port tx_mii_d_0 as signal xgmii_txd0 to top
DEBUG - 2020-10-25 16:17:54,174 - jasper.verilog -   Signal "xgmii_txd0" is new
DEBUG - 2020-10-25 16:17:54,174 - jasper.verilog -   Adding instance port tx_mii_c_0 as signal xgmii_txc0 to top
DEBUG - 2020-10-25 16:17:54,174 - jasper.verilog -   Signal "xgmii_txc0" is new
DEBUG - 2020-10-25 16:17:54,174 - jasper.verilog -   Adding instance port rx_serdes_reset_0 as signal rx_serdes_reset0 to top
DEBUG - 2020-10-25 16:17:54,174 - jasper.verilog -   Signal "rx_serdes_reset0" is new
DEBUG - 2020-10-25 16:17:54,174 - jasper.verilog -   Adding instance port gt_reset_all_in_0 as signal gt_reset_all0 to top
DEBUG - 2020-10-25 16:17:54,174 - jasper.verilog -   Signal "gt_reset_all0" is new
DEBUG - 2020-10-25 16:17:54,175 - jasper.verilog -   Adding instance port gt_tx_reset_in_0 as signal sys_rst to top
DEBUG - 2020-10-25 16:17:54,175 - jasper.verilog -   Signal "sys_rst" is new
DEBUG - 2020-10-25 16:17:54,175 - jasper.verilog -   Adding instance port gt_rx_reset_in_0 as signal sys_rst to top
DEBUG - 2020-10-25 16:17:54,175 - jasper.verilog -   Signal "sys_rst" already exists
DEBUG - 2020-10-25 16:17:54,175 - jasper.verilog -   Adding instance port gt_reset_tx_done_out_0 as signal gt_reset_tx_done_out0 to top
DEBUG - 2020-10-25 16:17:54,175 - jasper.verilog -   Signal "gt_reset_tx_done_out0" is new
DEBUG - 2020-10-25 16:17:54,175 - jasper.verilog -   Adding instance port gt_reset_rx_done_out_0 as signal gt_reset_rx_done_out0 to top
DEBUG - 2020-10-25 16:17:54,175 - jasper.verilog -   Signal "gt_reset_rx_done_out0" is new
DEBUG - 2020-10-25 16:17:54,175 - jasper.verilog -   Adding instance port qpll0clk_in as signal qpll0clk_in0 to top
DEBUG - 2020-10-25 16:17:54,175 - jasper.verilog -   Signal "qpll0clk_in0" already exists
DEBUG - 2020-10-25 16:17:54,175 - jasper.verilog -   Adding instance port qpll0refclk_in as signal qpll0refclk_in0 to top
DEBUG - 2020-10-25 16:17:54,175 - jasper.verilog -   Signal "qpll0refclk_in0" already exists
DEBUG - 2020-10-25 16:17:54,175 - jasper.verilog -   Adding instance port qpll1clk_in as signal qpll1clk_in0 to top
DEBUG - 2020-10-25 16:17:54,175 - jasper.verilog -   Signal "qpll1clk_in0" already exists
DEBUG - 2020-10-25 16:17:54,175 - jasper.verilog -   Adding instance port qpll1refclk_in as signal qpll1refclk_in0 to top
DEBUG - 2020-10-25 16:17:54,175 - jasper.verilog -   Signal "qpll1refclk_in0" already exists
DEBUG - 2020-10-25 16:17:54,175 - jasper.verilog -   Adding instance port gtwiz_reset_qpll0lock_in as signal gtwiz_reset_qpll0lock_in0 to top
DEBUG - 2020-10-25 16:17:54,175 - jasper.verilog -   Signal "gtwiz_reset_qpll0lock_in0" already exists
DEBUG - 2020-10-25 16:17:54,175 - jasper.verilog -   Adding instance port gtwiz_reset_qpll1lock_in as signal gtwiz_reset_qpll1lock_in0 to top
DEBUG - 2020-10-25 16:17:54,176 - jasper.verilog -   Signal "gtwiz_reset_qpll1lock_in0" already exists
DEBUG - 2020-10-25 16:17:54,176 - jasper.verilog -   Adding instance port sys_reset as signal sys_rst to top
DEBUG - 2020-10-25 16:17:54,176 - jasper.verilog -   Signal "sys_rst" already exists
DEBUG - 2020-10-25 16:17:54,176 - jasper.verilog -   Adding instance port dclk as signal clk_128M to top
DEBUG - 2020-10-25 16:17:54,176 - jasper.verilog -   Signal "clk_128M" is new
DEBUG - 2020-10-25 16:17:54,176 - jasper.verilog - Instantiating child ports for tengbaser_phy_reset0
DEBUG - 2020-10-25 16:17:54,176 - jasper.verilog -   Adding instance port gt_txusrclk2 as signal tx_mii_clk0 to top
DEBUG - 2020-10-25 16:17:54,176 - jasper.verilog -   Signal "tx_mii_clk0" already exists
DEBUG - 2020-10-25 16:17:54,176 - jasper.verilog -   Adding instance port gt_rxusrclk2 as signal rx_clk_out0 to top
DEBUG - 2020-10-25 16:17:54,176 - jasper.verilog -   Signal "rx_clk_out0" already exists
DEBUG - 2020-10-25 16:17:54,176 - jasper.verilog -   Adding instance port rx_core_clk as signal rx_clk_out0 to top
DEBUG - 2020-10-25 16:17:54,176 - jasper.verilog -   Signal "rx_clk_out0" already exists
DEBUG - 2020-10-25 16:17:54,176 - jasper.verilog -   Adding instance port gt_tx_reset_in as signal gt_reset_tx_done_out0 to top
DEBUG - 2020-10-25 16:17:54,176 - jasper.verilog -   Signal "gt_reset_tx_done_out0" already exists
DEBUG - 2020-10-25 16:17:54,176 - jasper.verilog -   Adding instance port gt_rx_reset_in as signal gt_reset_rx_done_out0 to top
DEBUG - 2020-10-25 16:17:54,176 - jasper.verilog -   Signal "gt_reset_rx_done_out0" already exists
DEBUG - 2020-10-25 16:17:54,176 - jasper.verilog -   Adding instance port tx_core_reset_out as signal tx_core_reset_out0 to top
DEBUG - 2020-10-25 16:17:54,176 - jasper.verilog -   Signal "tx_core_reset_out0" already exists
DEBUG - 2020-10-25 16:17:54,176 - jasper.verilog -   Adding instance port rx_core_reset_out as signal rx_core_reset_out0 to top
DEBUG - 2020-10-25 16:17:54,176 - jasper.verilog -   Signal "rx_core_reset_out0" already exists
DEBUG - 2020-10-25 16:17:54,177 - jasper.verilog -   Adding instance port rx_serdes_reset_out as signal rx_serdes_reset0 to top
DEBUG - 2020-10-25 16:17:54,177 - jasper.verilog -   Signal "rx_serdes_reset0" already exists
DEBUG - 2020-10-25 16:17:54,177 - jasper.verilog -   Adding instance port gtwiz_reset_all as signal gt_reset_all0 to top
DEBUG - 2020-10-25 16:17:54,177 - jasper.verilog -   Signal "gt_reset_all0" already exists
DEBUG - 2020-10-25 16:17:54,177 - jasper.verilog -   Adding instance port sys_reset as signal sys_rst to top
DEBUG - 2020-10-25 16:17:54,177 - jasper.verilog -   Signal "sys_rst" already exists
DEBUG - 2020-10-25 16:17:54,177 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0
DEBUG - 2020-10-25 16:17:54,177 - jasper.verilog -   Adding instance port mgt_txpostemphasis as signal mgt_txpostemphasis0 to top
DEBUG - 2020-10-25 16:17:54,177 - jasper.verilog -   Signal "mgt_txpostemphasis0" is new
DEBUG - 2020-10-25 16:17:54,177 - jasper.verilog -   Adding instance port mgt_txpreemphasis as signal mgt_txpreemphasis0 to top
DEBUG - 2020-10-25 16:17:54,177 - jasper.verilog -   Signal "mgt_txpreemphasis0" is new
DEBUG - 2020-10-25 16:17:54,177 - jasper.verilog -   Adding instance port mgt_txdiffctrl as signal mgt_txdiffctrl0 to top
DEBUG - 2020-10-25 16:17:54,177 - jasper.verilog -   Signal "mgt_txdiffctrl0" is new
DEBUG - 2020-10-25 16:17:54,177 - jasper.verilog -   Adding instance port mgt_rxeqmix as signal mgt_rxeqmix0 to top
DEBUG - 2020-10-25 16:17:54,177 - jasper.verilog -   Signal "mgt_rxeqmix0" is new
DEBUG - 2020-10-25 16:17:54,177 - jasper.verilog -   Adding instance port xaui_clk as signal tx_mii_clk0 to top
DEBUG - 2020-10-25 16:17:54,177 - jasper.verilog -   Signal "tx_mii_clk0" already exists
DEBUG - 2020-10-25 16:17:54,177 - jasper.verilog -   Adding instance port xgmii_txd as signal xgmii_txd0 to top
DEBUG - 2020-10-25 16:17:54,178 - jasper.verilog -   Signal "xgmii_txd0" already exists
DEBUG - 2020-10-25 16:17:54,178 - jasper.verilog -   Adding instance port xgmii_txc as signal xgmii_txc0 to top
DEBUG - 2020-10-25 16:17:54,178 - jasper.verilog -   Signal "xgmii_txc0" already exists
DEBUG - 2020-10-25 16:17:54,178 - jasper.verilog -   Adding instance port xgmii_rxd as signal xgmii_rxd0 to top
DEBUG - 2020-10-25 16:17:54,178 - jasper.verilog -   Signal "xgmii_rxd0" already exists
DEBUG - 2020-10-25 16:17:54,178 - jasper.verilog -   Adding instance port xgmii_rxc as signal xgmii_rxc0 to top
DEBUG - 2020-10-25 16:17:54,178 - jasper.verilog -   Signal "xgmii_rxc0" already exists
DEBUG - 2020-10-25 16:17:54,178 - jasper.verilog -   Adding instance port rst as signal zcu111_tengbe_tx_rx_direct_gbe0_rst to top
DEBUG - 2020-10-25 16:17:54,178 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rst" is new
DEBUG - 2020-10-25 16:17:54,178 - jasper.verilog -   Adding instance port tx_valid as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_valid to top
DEBUG - 2020-10-25 16:17:54,178 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_valid" is new
DEBUG - 2020-10-25 16:17:54,178 - jasper.verilog -   Adding instance port tx_afull as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_afull to top
DEBUG - 2020-10-25 16:17:54,178 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_afull" is new
DEBUG - 2020-10-25 16:17:54,178 - jasper.verilog -   Adding instance port tx_overflow as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_overflow to top
DEBUG - 2020-10-25 16:17:54,178 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_overflow" is new
DEBUG - 2020-10-25 16:17:54,178 - jasper.verilog -   Adding instance port tx_end_of_frame as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_end_of_frame to top
DEBUG - 2020-10-25 16:17:54,178 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_end_of_frame" is new
DEBUG - 2020-10-25 16:17:54,178 - jasper.verilog -   Adding instance port tx_data as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_data to top
DEBUG - 2020-10-25 16:17:54,179 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_data" is new
DEBUG - 2020-10-25 16:17:54,179 - jasper.verilog -   Adding instance port tx_dest_ip as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_ip to top
DEBUG - 2020-10-25 16:17:54,179 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_ip" is new
DEBUG - 2020-10-25 16:17:54,179 - jasper.verilog -   Adding instance port tx_dest_port as signal zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_port to top
DEBUG - 2020-10-25 16:17:54,179 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_port" is new
DEBUG - 2020-10-25 16:17:54,179 - jasper.verilog -   Adding instance port rx_valid as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_valid to top
DEBUG - 2020-10-25 16:17:54,179 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_valid" is new
DEBUG - 2020-10-25 16:17:54,179 - jasper.verilog -   Adding instance port rx_end_of_frame as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_end_of_frame to top
DEBUG - 2020-10-25 16:17:54,179 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_end_of_frame" is new
DEBUG - 2020-10-25 16:17:54,179 - jasper.verilog -   Adding instance port rx_data as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_data to top
DEBUG - 2020-10-25 16:17:54,179 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_data" is new
DEBUG - 2020-10-25 16:17:54,179 - jasper.verilog -   Adding instance port rx_source_ip as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_source_ip to top
DEBUG - 2020-10-25 16:17:54,179 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_source_ip" is new
DEBUG - 2020-10-25 16:17:54,179 - jasper.verilog -   Adding instance port rx_source_port as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_source_port to top
DEBUG - 2020-10-25 16:17:54,179 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_source_port" is new
DEBUG - 2020-10-25 16:17:54,179 - jasper.verilog -   Adding instance port rx_bad_frame as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_bad_frame to top
DEBUG - 2020-10-25 16:17:54,180 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_bad_frame" is new
DEBUG - 2020-10-25 16:17:54,180 - jasper.verilog -   Adding instance port rx_overrun as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun to top
DEBUG - 2020-10-25 16:17:54,180 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun" is new
DEBUG - 2020-10-25 16:17:54,180 - jasper.verilog -   Adding instance port rx_overrun_ack as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun_ack to top
DEBUG - 2020-10-25 16:17:54,180 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun_ack" is new
DEBUG - 2020-10-25 16:17:54,180 - jasper.verilog -   Adding instance port rx_ack as signal zcu111_tengbe_tx_rx_direct_gbe0_rx_ack to top
DEBUG - 2020-10-25 16:17:54,180 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_rx_ack" is new
DEBUG - 2020-10-25 16:17:54,180 - jasper.verilog -   Adding instance port led_up as signal zcu111_tengbe_tx_rx_direct_gbe0_led_up to top
DEBUG - 2020-10-25 16:17:54,180 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_led_up" is new
DEBUG - 2020-10-25 16:17:54,180 - jasper.verilog -   Adding instance port led_rx as signal zcu111_tengbe_tx_rx_direct_gbe0_led_rx to top
DEBUG - 2020-10-25 16:17:54,180 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_led_rx" is new
DEBUG - 2020-10-25 16:17:54,180 - jasper.verilog -   Adding instance port led_tx as signal zcu111_tengbe_tx_rx_direct_gbe0_led_tx to top
DEBUG - 2020-10-25 16:17:54,180 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_led_tx" is new
DEBUG - 2020-10-25 16:17:54,180 - jasper.verilog -   Adding instance port wb_clk_i as signal axil_clk to top
DEBUG - 2020-10-25 16:17:54,180 - jasper.verilog -   Signal "axil_clk" already exists
DEBUG - 2020-10-25 16:17:54,181 - jasper.verilog -   Adding instance port wb_rst_i as signal zcu111_tengbe_tx_rx_direct_gbe0wb_rst to top
DEBUG - 2020-10-25 16:17:54,181 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_rst" is new
DEBUG - 2020-10-25 16:17:54,181 - jasper.verilog -   Adding instance port wb_stb_i as signal zcu111_tengbe_tx_rx_direct_gbe0_wb_stb to top
DEBUG - 2020-10-25 16:17:54,181 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_wb_stb" is new
DEBUG - 2020-10-25 16:17:54,181 - jasper.verilog -   Adding instance port wb_cyc_i as signal zcu111_tengbe_tx_rx_direct_gbe0_wb_cyc to top
DEBUG - 2020-10-25 16:17:54,181 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_wb_cyc" is new
DEBUG - 2020-10-25 16:17:54,181 - jasper.verilog -   Adding instance port wb_we_i as signal zcu111_tengbe_tx_rx_direct_gbe0_wb_we to top
DEBUG - 2020-10-25 16:17:54,181 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_wb_we" is new
DEBUG - 2020-10-25 16:17:54,181 - jasper.verilog -   Adding instance port wb_adr_i as signal zcu111_tengbe_tx_rx_direct_gbe0wb_adr to top
DEBUG - 2020-10-25 16:17:54,181 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_adr" is new
DEBUG - 2020-10-25 16:17:54,181 - jasper.verilog -   Adding instance port wb_dat_i as signal zcu111_tengbe_tx_rx_direct_gbe0wb_dat_i to top
DEBUG - 2020-10-25 16:17:54,181 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_dat_i" is new
DEBUG - 2020-10-25 16:17:54,181 - jasper.verilog -   Adding instance port wb_sel_i as signal zcu111_tengbe_tx_rx_direct_gbe0wb_sel to top
DEBUG - 2020-10-25 16:17:54,181 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_sel" is new
DEBUG - 2020-10-25 16:17:54,181 - jasper.verilog -   Adding instance port wb_dat_o as signal zcu111_tengbe_tx_rx_direct_gbe0wb_dat_o to top
DEBUG - 2020-10-25 16:17:54,182 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_dat_o" is new
DEBUG - 2020-10-25 16:17:54,182 - jasper.verilog -   Adding instance port wb_err_o as signal zcu111_tengbe_tx_rx_direct_gbe0wb_err to top
DEBUG - 2020-10-25 16:17:54,182 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_err" is new
DEBUG - 2020-10-25 16:17:54,182 - jasper.verilog -   Adding instance port wb_ack_o as signal zcu111_tengbe_tx_rx_direct_gbe0wb_ack to top
DEBUG - 2020-10-25 16:17:54,182 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_ack" is new
DEBUG - 2020-10-25 16:17:54,182 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe0_wb2axi4lite
DEBUG - 2020-10-25 16:17:54,182 - jasper.verilog -   Adding instance port RST_O as signal zcu111_tengbe_tx_rx_direct_gbe0wb_rst to top
DEBUG - 2020-10-25 16:17:54,182 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_rst" already exists
DEBUG - 2020-10-25 16:17:54,182 - jasper.verilog -   Adding instance port DAT_O as signal zcu111_tengbe_tx_rx_direct_gbe0wb_dat_i to top
DEBUG - 2020-10-25 16:17:54,182 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_dat_i" already exists
DEBUG - 2020-10-25 16:17:54,182 - jasper.verilog -   Adding instance port DAT_I as signal zcu111_tengbe_tx_rx_direct_gbe0wb_dat_o to top
DEBUG - 2020-10-25 16:17:54,182 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_dat_o" already exists
DEBUG - 2020-10-25 16:17:54,182 - jasper.verilog -   Adding instance port ACK_I as signal zcu111_tengbe_tx_rx_direct_gbe0wb_ack to top
DEBUG - 2020-10-25 16:17:54,182 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_ack" already exists
DEBUG - 2020-10-25 16:17:54,182 - jasper.verilog -   Adding instance port ADR_O as signal zcu111_tengbe_tx_rx_direct_gbe0wb_adr to top
DEBUG - 2020-10-25 16:17:54,182 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_adr" already exists
DEBUG - 2020-10-25 16:17:54,182 - jasper.verilog -   Adding instance port CYC_O as signal zcu111_tengbe_tx_rx_direct_gbe0_wb_cyc to top
DEBUG - 2020-10-25 16:17:54,182 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_wb_cyc" already exists
DEBUG - 2020-10-25 16:17:54,182 - jasper.verilog -   Adding instance port SEL_O as signal zcu111_tengbe_tx_rx_direct_gbe0wb_sel to top
DEBUG - 2020-10-25 16:17:54,183 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0wb_sel" already exists
DEBUG - 2020-10-25 16:17:54,183 - jasper.verilog -   Adding instance port STB_O as signal zcu111_tengbe_tx_rx_direct_gbe0_wb_stb to top
DEBUG - 2020-10-25 16:17:54,183 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_wb_stb" already exists
DEBUG - 2020-10-25 16:17:54,183 - jasper.verilog -   Adding instance port WE_O as signal zcu111_tengbe_tx_rx_direct_gbe0_wb_we to top
DEBUG - 2020-10-25 16:17:54,183 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe0_wb_we" already exists
DEBUG - 2020-10-25 16:17:54,183 - jasper.verilog -   Adding instance port S_AXI_ACLK as signal axil_clk to top
DEBUG - 2020-10-25 16:17:54,183 - jasper.verilog -   Signal "axil_clk" already exists
DEBUG - 2020-10-25 16:17:54,183 - jasper.verilog -   Adding instance port S_AXI_ARESETN as signal axil_rst_n to top
DEBUG - 2020-10-25 16:17:54,183 - jasper.verilog -   Signal "axil_rst_n" already exists
DEBUG - 2020-10-25 16:17:54,183 - jasper.verilog -   Adding instance port S_AXI_AWREADY as signal m_axi4lite_gbe0_awready to top
DEBUG - 2020-10-25 16:17:54,183 - jasper.verilog -   Signal "m_axi4lite_gbe0_awready" is new
DEBUG - 2020-10-25 16:17:54,183 - jasper.verilog -   Adding instance port S_AXI_WREADY as signal m_axi4lite_gbe0_wready to top
DEBUG - 2020-10-25 16:17:54,183 - jasper.verilog -   Signal "m_axi4lite_gbe0_wready" is new
DEBUG - 2020-10-25 16:17:54,183 - jasper.verilog -   Adding instance port S_AXI_BRESP as signal m_axi4lite_gbe0_bresp to top
DEBUG - 2020-10-25 16:17:54,183 - jasper.verilog -   Signal "m_axi4lite_gbe0_bresp" is new
DEBUG - 2020-10-25 16:17:54,183 - jasper.verilog -   Adding instance port S_AXI_BVALID as signal m_axi4lite_gbe0_bvalid to top
DEBUG - 2020-10-25 16:17:54,183 - jasper.verilog -   Signal "m_axi4lite_gbe0_bvalid" is new
DEBUG - 2020-10-25 16:17:54,184 - jasper.verilog -   Adding instance port S_AXI_ARREADY as signal m_axi4lite_gbe0_arready to top
DEBUG - 2020-10-25 16:17:54,184 - jasper.verilog -   Signal "m_axi4lite_gbe0_arready" is new
DEBUG - 2020-10-25 16:17:54,184 - jasper.verilog -   Adding instance port S_AXI_RRESP as signal m_axi4lite_gbe0_rresp to top
DEBUG - 2020-10-25 16:17:54,184 - jasper.verilog -   Signal "m_axi4lite_gbe0_rresp" is new
DEBUG - 2020-10-25 16:17:54,184 - jasper.verilog -   Adding instance port S_AXI_RDATA as signal m_axi4lite_gbe0_rdata to top
DEBUG - 2020-10-25 16:17:54,184 - jasper.verilog -   Signal "m_axi4lite_gbe0_rdata" is new
DEBUG - 2020-10-25 16:17:54,184 - jasper.verilog -   Adding instance port S_AXI_RVALID as signal m_axi4lite_gbe0_rvalid to top
DEBUG - 2020-10-25 16:17:54,184 - jasper.verilog -   Signal "m_axi4lite_gbe0_rvalid" is new
DEBUG - 2020-10-25 16:17:54,184 - jasper.verilog -   Adding instance port S_AXI_AWADDR as signal m_axi4lite_gbe0_awaddr to top
DEBUG - 2020-10-25 16:17:54,184 - jasper.verilog -   Signal "m_axi4lite_gbe0_awaddr" is new
DEBUG - 2020-10-25 16:17:54,184 - jasper.verilog -   Adding instance port S_AXI_AWVALID as signal m_axi4lite_gbe0_awvalid to top
DEBUG - 2020-10-25 16:17:54,184 - jasper.verilog -   Signal "m_axi4lite_gbe0_awvalid" is new
DEBUG - 2020-10-25 16:17:54,184 - jasper.verilog -   Adding instance port S_AXI_WDATA as signal m_axi4lite_gbe0_wdata to top
DEBUG - 2020-10-25 16:17:54,184 - jasper.verilog -   Signal "m_axi4lite_gbe0_wdata" is new
DEBUG - 2020-10-25 16:17:54,184 - jasper.verilog -   Adding instance port S_AXI_WVALID as signal m_axi4lite_gbe0_wvalid to top
DEBUG - 2020-10-25 16:17:54,185 - jasper.verilog -   Signal "m_axi4lite_gbe0_wvalid" is new
DEBUG - 2020-10-25 16:17:54,185 - jasper.verilog -   Adding instance port S_AXI_WSTRB as signal m_axi4lite_gbe0_wstrb to top
DEBUG - 2020-10-25 16:17:54,185 - jasper.verilog -   Signal "m_axi4lite_gbe0_wstrb" is new
DEBUG - 2020-10-25 16:17:54,185 - jasper.verilog -   Adding instance port S_AXI_ARADDR as signal m_axi4lite_gbe0_araddr to top
DEBUG - 2020-10-25 16:17:54,185 - jasper.verilog -   Signal "m_axi4lite_gbe0_araddr" is new
DEBUG - 2020-10-25 16:17:54,185 - jasper.verilog -   Adding instance port S_AXI_ARVALID as signal m_axi4lite_gbe0_arvalid to top
DEBUG - 2020-10-25 16:17:54,185 - jasper.verilog -   Signal "m_axi4lite_gbe0_arvalid" is new
DEBUG - 2020-10-25 16:17:54,185 - jasper.verilog -   Adding instance port S_AXI_RREADY as signal m_axi4lite_gbe0_rready to top
DEBUG - 2020-10-25 16:17:54,185 - jasper.verilog -   Signal "m_axi4lite_gbe0_rready" is new
DEBUG - 2020-10-25 16:17:54,185 - jasper.verilog -   Adding instance port S_AXI_BREADY as signal m_axi4lite_gbe0_bready to top
DEBUG - 2020-10-25 16:17:54,185 - jasper.verilog -   Signal "m_axi4lite_gbe0_bready" is new
DEBUG - 2020-10-25 16:17:54,185 - jasper.verilog - Instantiating child ports for tengbaser_phy3
DEBUG - 2020-10-25 16:17:54,185 - jasper.verilog -   Adding instance port gt_txp_out_0 to top
DEBUG - 2020-10-25 16:17:54,185 - jasper.verilog - Attempting to add port "mgt_tx_p3" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,185 - jasper.verilog -   Port "mgt_tx_p3" is new
DEBUG - 2020-10-25 16:17:54,185 - jasper.verilog -   Adding instance port gt_txn_out_0 to top
DEBUG - 2020-10-25 16:17:54,186 - jasper.verilog - Attempting to add port "mgt_tx_n3" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,186 - jasper.verilog -   Port "mgt_tx_n3" is new
DEBUG - 2020-10-25 16:17:54,186 - jasper.verilog -   Adding instance port gt_rxp_in_0 to top
DEBUG - 2020-10-25 16:17:54,186 - jasper.verilog - Attempting to add port "mgt_rx_p3" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,186 - jasper.verilog -   Port "mgt_rx_p3" is new
DEBUG - 2020-10-25 16:17:54,186 - jasper.verilog -   Adding instance port gt_rxn_in_0 to top
DEBUG - 2020-10-25 16:17:54,186 - jasper.verilog - Attempting to add port "mgt_rx_n3" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,186 - jasper.verilog -   Port "mgt_rx_n3" is new
DEBUG - 2020-10-25 16:17:54,186 - jasper.verilog -   Adding instance port tx_mii_clk_0 as signal tx_mii_clk3 to top
DEBUG - 2020-10-25 16:17:54,186 - jasper.verilog -   Signal "tx_mii_clk3" is new
DEBUG - 2020-10-25 16:17:54,186 - jasper.verilog -   Adding instance port rx_core_clk_0 as signal tx_mii_clk3 to top
DEBUG - 2020-10-25 16:17:54,186 - jasper.verilog -   Signal "tx_mii_clk3" already exists
DEBUG - 2020-10-25 16:17:54,186 - jasper.verilog -   Adding instance port rx_clk_out_0 as signal rx_clk_out3 to top
DEBUG - 2020-10-25 16:17:54,186 - jasper.verilog -   Signal "rx_clk_out3" is new
DEBUG - 2020-10-25 16:17:54,186 - jasper.verilog -   Adding instance port rx_reset_0 as signal rx_core_reset_out3 to top
DEBUG - 2020-10-25 16:17:54,186 - jasper.verilog -   Signal "rx_core_reset_out3" is new
DEBUG - 2020-10-25 16:17:54,186 - jasper.verilog -   Adding instance port rx_mii_d_0 as signal xgmii_rxd3 to top
DEBUG - 2020-10-25 16:17:54,187 - jasper.verilog -   Signal "xgmii_rxd3" is new
DEBUG - 2020-10-25 16:17:54,187 - jasper.verilog -   Adding instance port rx_mii_c_0 as signal xgmii_rxc3 to top
DEBUG - 2020-10-25 16:17:54,187 - jasper.verilog -   Signal "xgmii_rxc3" is new
DEBUG - 2020-10-25 16:17:54,187 - jasper.verilog -   Adding instance port stat_rx_block_lock_0 as signal stat_rx_block_lock3 to top
DEBUG - 2020-10-25 16:17:54,187 - jasper.verilog -   Signal "stat_rx_block_lock3" is new
DEBUG - 2020-10-25 16:17:54,187 - jasper.verilog -   Adding instance port tx_reset_0 as signal tx_core_reset_out3 to top
DEBUG - 2020-10-25 16:17:54,187 - jasper.verilog -   Signal "tx_core_reset_out3" is new
DEBUG - 2020-10-25 16:17:54,187 - jasper.verilog -   Adding instance port tx_mii_d_0 as signal xgmii_txd3 to top
DEBUG - 2020-10-25 16:17:54,187 - jasper.verilog -   Signal "xgmii_txd3" is new
DEBUG - 2020-10-25 16:17:54,187 - jasper.verilog -   Adding instance port tx_mii_c_0 as signal xgmii_txc3 to top
DEBUG - 2020-10-25 16:17:54,187 - jasper.verilog -   Signal "xgmii_txc3" is new
DEBUG - 2020-10-25 16:17:54,187 - jasper.verilog -   Adding instance port rx_serdes_reset_0 as signal rx_serdes_reset3 to top
DEBUG - 2020-10-25 16:17:54,187 - jasper.verilog -   Signal "rx_serdes_reset3" is new
DEBUG - 2020-10-25 16:17:54,187 - jasper.verilog -   Adding instance port gt_reset_all_in_0 as signal gt_reset_all3 to top
DEBUG - 2020-10-25 16:17:54,187 - jasper.verilog -   Signal "gt_reset_all3" is new
DEBUG - 2020-10-25 16:17:54,188 - jasper.verilog -   Adding instance port gt_tx_reset_in_0 as signal sys_rst to top
DEBUG - 2020-10-25 16:17:54,188 - jasper.verilog -   Signal "sys_rst" already exists
DEBUG - 2020-10-25 16:17:54,188 - jasper.verilog -   Adding instance port gt_rx_reset_in_0 as signal sys_rst to top
DEBUG - 2020-10-25 16:17:54,188 - jasper.verilog -   Signal "sys_rst" already exists
DEBUG - 2020-10-25 16:17:54,188 - jasper.verilog -   Adding instance port gt_reset_tx_done_out_0 as signal gt_reset_tx_done_out3 to top
DEBUG - 2020-10-25 16:17:54,188 - jasper.verilog -   Signal "gt_reset_tx_done_out3" is new
DEBUG - 2020-10-25 16:17:54,188 - jasper.verilog -   Adding instance port gt_reset_rx_done_out_0 as signal gt_reset_rx_done_out3 to top
DEBUG - 2020-10-25 16:17:54,188 - jasper.verilog -   Signal "gt_reset_rx_done_out3" is new
DEBUG - 2020-10-25 16:17:54,188 - jasper.verilog -   Adding instance port qpll0clk_in as signal qpll0clk_in0 to top
DEBUG - 2020-10-25 16:17:54,188 - jasper.verilog -   Signal "qpll0clk_in0" already exists
DEBUG - 2020-10-25 16:17:54,188 - jasper.verilog -   Adding instance port qpll0refclk_in as signal qpll0refclk_in0 to top
DEBUG - 2020-10-25 16:17:54,188 - jasper.verilog -   Signal "qpll0refclk_in0" already exists
DEBUG - 2020-10-25 16:17:54,188 - jasper.verilog -   Adding instance port qpll1clk_in as signal qpll1clk_in0 to top
DEBUG - 2020-10-25 16:17:54,188 - jasper.verilog -   Signal "qpll1clk_in0" already exists
DEBUG - 2020-10-25 16:17:54,188 - jasper.verilog -   Adding instance port qpll1refclk_in as signal qpll1refclk_in0 to top
DEBUG - 2020-10-25 16:17:54,188 - jasper.verilog -   Signal "qpll1refclk_in0" already exists
DEBUG - 2020-10-25 16:17:54,188 - jasper.verilog -   Adding instance port gtwiz_reset_qpll0lock_in as signal gtwiz_reset_qpll0lock_in0 to top
DEBUG - 2020-10-25 16:17:54,188 - jasper.verilog -   Signal "gtwiz_reset_qpll0lock_in0" already exists
DEBUG - 2020-10-25 16:17:54,188 - jasper.verilog -   Adding instance port gtwiz_reset_qpll1lock_in as signal gtwiz_reset_qpll1lock_in0 to top
DEBUG - 2020-10-25 16:17:54,189 - jasper.verilog -   Signal "gtwiz_reset_qpll1lock_in0" already exists
DEBUG - 2020-10-25 16:17:54,189 - jasper.verilog -   Adding instance port sys_reset as signal sys_rst to top
DEBUG - 2020-10-25 16:17:54,189 - jasper.verilog -   Signal "sys_rst" already exists
DEBUG - 2020-10-25 16:17:54,189 - jasper.verilog -   Adding instance port dclk as signal clk_128M to top
DEBUG - 2020-10-25 16:17:54,189 - jasper.verilog -   Signal "clk_128M" already exists
DEBUG - 2020-10-25 16:17:54,189 - jasper.verilog - Instantiating child ports for tengbaser_phy_reset3
DEBUG - 2020-10-25 16:17:54,189 - jasper.verilog -   Adding instance port gt_txusrclk2 as signal tx_mii_clk3 to top
DEBUG - 2020-10-25 16:17:54,189 - jasper.verilog -   Signal "tx_mii_clk3" already exists
DEBUG - 2020-10-25 16:17:54,189 - jasper.verilog -   Adding instance port gt_rxusrclk2 as signal rx_clk_out3 to top
DEBUG - 2020-10-25 16:17:54,189 - jasper.verilog -   Signal "rx_clk_out3" already exists
DEBUG - 2020-10-25 16:17:54,189 - jasper.verilog -   Adding instance port rx_core_clk as signal rx_clk_out3 to top
DEBUG - 2020-10-25 16:17:54,189 - jasper.verilog -   Signal "rx_clk_out3" already exists
DEBUG - 2020-10-25 16:17:54,189 - jasper.verilog -   Adding instance port gt_tx_reset_in as signal gt_reset_tx_done_out3 to top
DEBUG - 2020-10-25 16:17:54,189 - jasper.verilog -   Signal "gt_reset_tx_done_out3" already exists
DEBUG - 2020-10-25 16:17:54,189 - jasper.verilog -   Adding instance port gt_rx_reset_in as signal gt_reset_rx_done_out3 to top
DEBUG - 2020-10-25 16:17:54,189 - jasper.verilog -   Signal "gt_reset_rx_done_out3" already exists
DEBUG - 2020-10-25 16:17:54,189 - jasper.verilog -   Adding instance port tx_core_reset_out as signal tx_core_reset_out3 to top
DEBUG - 2020-10-25 16:17:54,189 - jasper.verilog -   Signal "tx_core_reset_out3" already exists
DEBUG - 2020-10-25 16:17:54,190 - jasper.verilog -   Adding instance port rx_core_reset_out as signal rx_core_reset_out3 to top
DEBUG - 2020-10-25 16:17:54,190 - jasper.verilog -   Signal "rx_core_reset_out3" already exists
DEBUG - 2020-10-25 16:17:54,190 - jasper.verilog -   Adding instance port rx_serdes_reset_out as signal rx_serdes_reset3 to top
DEBUG - 2020-10-25 16:17:54,190 - jasper.verilog -   Signal "rx_serdes_reset3" already exists
DEBUG - 2020-10-25 16:17:54,190 - jasper.verilog -   Adding instance port gtwiz_reset_all as signal gt_reset_all3 to top
DEBUG - 2020-10-25 16:17:54,190 - jasper.verilog -   Signal "gt_reset_all3" already exists
DEBUG - 2020-10-25 16:17:54,190 - jasper.verilog -   Adding instance port sys_reset as signal sys_rst to top
DEBUG - 2020-10-25 16:17:54,190 - jasper.verilog -   Signal "sys_rst" already exists
DEBUG - 2020-10-25 16:17:54,190 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1
DEBUG - 2020-10-25 16:17:54,190 - jasper.verilog -   Adding instance port mgt_txpostemphasis as signal mgt_txpostemphasis3 to top
DEBUG - 2020-10-25 16:17:54,190 - jasper.verilog -   Signal "mgt_txpostemphasis3" is new
DEBUG - 2020-10-25 16:17:54,190 - jasper.verilog -   Adding instance port mgt_txpreemphasis as signal mgt_txpreemphasis3 to top
DEBUG - 2020-10-25 16:17:54,190 - jasper.verilog -   Signal "mgt_txpreemphasis3" is new
DEBUG - 2020-10-25 16:17:54,190 - jasper.verilog -   Adding instance port mgt_txdiffctrl as signal mgt_txdiffctrl3 to top
DEBUG - 2020-10-25 16:17:54,190 - jasper.verilog -   Signal "mgt_txdiffctrl3" is new
DEBUG - 2020-10-25 16:17:54,190 - jasper.verilog -   Adding instance port mgt_rxeqmix as signal mgt_rxeqmix3 to top
DEBUG - 2020-10-25 16:17:54,190 - jasper.verilog -   Signal "mgt_rxeqmix3" is new
DEBUG - 2020-10-25 16:17:54,191 - jasper.verilog -   Adding instance port xaui_clk as signal tx_mii_clk3 to top
DEBUG - 2020-10-25 16:17:54,191 - jasper.verilog -   Signal "tx_mii_clk3" already exists
DEBUG - 2020-10-25 16:17:54,191 - jasper.verilog -   Adding instance port xgmii_txd as signal xgmii_txd3 to top
DEBUG - 2020-10-25 16:17:54,191 - jasper.verilog -   Signal "xgmii_txd3" already exists
DEBUG - 2020-10-25 16:17:54,191 - jasper.verilog -   Adding instance port xgmii_txc as signal xgmii_txc3 to top
DEBUG - 2020-10-25 16:17:54,191 - jasper.verilog -   Signal "xgmii_txc3" already exists
DEBUG - 2020-10-25 16:17:54,191 - jasper.verilog -   Adding instance port xgmii_rxd as signal xgmii_rxd3 to top
DEBUG - 2020-10-25 16:17:54,191 - jasper.verilog -   Signal "xgmii_rxd3" already exists
DEBUG - 2020-10-25 16:17:54,191 - jasper.verilog -   Adding instance port xgmii_rxc as signal xgmii_rxc3 to top
DEBUG - 2020-10-25 16:17:54,191 - jasper.verilog -   Signal "xgmii_rxc3" already exists
DEBUG - 2020-10-25 16:17:54,191 - jasper.verilog -   Adding instance port rst as signal zcu111_tengbe_tx_rx_direct_gbe1_rst to top
DEBUG - 2020-10-25 16:17:54,191 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rst" is new
DEBUG - 2020-10-25 16:17:54,191 - jasper.verilog -   Adding instance port tx_valid as signal zcu111_tengbe_tx_rx_direct_gbe1_tx_valid to top
DEBUG - 2020-10-25 16:17:54,191 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_tx_valid" is new
DEBUG - 2020-10-25 16:17:54,191 - jasper.verilog -   Adding instance port tx_afull as signal zcu111_tengbe_tx_rx_direct_gbe1_tx_afull to top
DEBUG - 2020-10-25 16:17:54,191 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_tx_afull" is new
DEBUG - 2020-10-25 16:17:54,192 - jasper.verilog -   Adding instance port tx_overflow as signal zcu111_tengbe_tx_rx_direct_gbe1_tx_overflow to top
DEBUG - 2020-10-25 16:17:54,192 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_tx_overflow" is new
DEBUG - 2020-10-25 16:17:54,192 - jasper.verilog -   Adding instance port tx_end_of_frame as signal zcu111_tengbe_tx_rx_direct_gbe1_tx_end_of_frame to top
DEBUG - 2020-10-25 16:17:54,192 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_tx_end_of_frame" is new
DEBUG - 2020-10-25 16:17:54,192 - jasper.verilog -   Adding instance port tx_data as signal zcu111_tengbe_tx_rx_direct_gbe1_tx_data to top
DEBUG - 2020-10-25 16:17:54,192 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_tx_data" is new
DEBUG - 2020-10-25 16:17:54,192 - jasper.verilog -   Adding instance port tx_dest_ip as signal zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_ip to top
DEBUG - 2020-10-25 16:17:54,192 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_ip" is new
DEBUG - 2020-10-25 16:17:54,192 - jasper.verilog -   Adding instance port tx_dest_port as signal zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_port to top
DEBUG - 2020-10-25 16:17:54,192 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_port" is new
DEBUG - 2020-10-25 16:17:54,192 - jasper.verilog -   Adding instance port rx_valid as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_valid to top
DEBUG - 2020-10-25 16:17:54,192 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_valid" is new
DEBUG - 2020-10-25 16:17:54,192 - jasper.verilog -   Adding instance port rx_end_of_frame as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_end_of_frame to top
DEBUG - 2020-10-25 16:17:54,192 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_end_of_frame" is new
DEBUG - 2020-10-25 16:17:54,192 - jasper.verilog -   Adding instance port rx_data as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_data to top
DEBUG - 2020-10-25 16:17:54,193 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_data" is new
DEBUG - 2020-10-25 16:17:54,193 - jasper.verilog -   Adding instance port rx_source_ip as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_source_ip to top
DEBUG - 2020-10-25 16:17:54,193 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_source_ip" is new
DEBUG - 2020-10-25 16:17:54,193 - jasper.verilog -   Adding instance port rx_source_port as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_source_port to top
DEBUG - 2020-10-25 16:17:54,193 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_source_port" is new
DEBUG - 2020-10-25 16:17:54,193 - jasper.verilog -   Adding instance port rx_bad_frame as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_bad_frame to top
DEBUG - 2020-10-25 16:17:54,193 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_bad_frame" is new
DEBUG - 2020-10-25 16:17:54,193 - jasper.verilog -   Adding instance port rx_overrun as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun to top
DEBUG - 2020-10-25 16:17:54,193 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun" is new
DEBUG - 2020-10-25 16:17:54,193 - jasper.verilog -   Adding instance port rx_overrun_ack as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun_ack to top
DEBUG - 2020-10-25 16:17:54,193 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun_ack" is new
DEBUG - 2020-10-25 16:17:54,193 - jasper.verilog -   Adding instance port rx_ack as signal zcu111_tengbe_tx_rx_direct_gbe1_rx_ack to top
DEBUG - 2020-10-25 16:17:54,193 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_rx_ack" is new
DEBUG - 2020-10-25 16:17:54,193 - jasper.verilog -   Adding instance port led_up as signal zcu111_tengbe_tx_rx_direct_gbe1_led_up to top
DEBUG - 2020-10-25 16:17:54,193 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_led_up" is new
DEBUG - 2020-10-25 16:17:54,194 - jasper.verilog -   Adding instance port led_rx as signal zcu111_tengbe_tx_rx_direct_gbe1_led_rx to top
DEBUG - 2020-10-25 16:17:54,194 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_led_rx" is new
DEBUG - 2020-10-25 16:17:54,194 - jasper.verilog -   Adding instance port led_tx as signal zcu111_tengbe_tx_rx_direct_gbe1_led_tx to top
DEBUG - 2020-10-25 16:17:54,194 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_led_tx" is new
DEBUG - 2020-10-25 16:17:54,194 - jasper.verilog -   Adding instance port wb_clk_i as signal axil_clk to top
DEBUG - 2020-10-25 16:17:54,194 - jasper.verilog -   Signal "axil_clk" already exists
DEBUG - 2020-10-25 16:17:54,194 - jasper.verilog -   Adding instance port wb_rst_i as signal zcu111_tengbe_tx_rx_direct_gbe1wb_rst to top
DEBUG - 2020-10-25 16:17:54,194 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_rst" is new
DEBUG - 2020-10-25 16:17:54,194 - jasper.verilog -   Adding instance port wb_stb_i as signal zcu111_tengbe_tx_rx_direct_gbe1_wb_stb to top
DEBUG - 2020-10-25 16:17:54,194 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_wb_stb" is new
DEBUG - 2020-10-25 16:17:54,194 - jasper.verilog -   Adding instance port wb_cyc_i as signal zcu111_tengbe_tx_rx_direct_gbe1_wb_cyc to top
DEBUG - 2020-10-25 16:17:54,194 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_wb_cyc" is new
DEBUG - 2020-10-25 16:17:54,194 - jasper.verilog -   Adding instance port wb_we_i as signal zcu111_tengbe_tx_rx_direct_gbe1_wb_we to top
DEBUG - 2020-10-25 16:17:54,194 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_wb_we" is new
DEBUG - 2020-10-25 16:17:54,194 - jasper.verilog -   Adding instance port wb_adr_i as signal zcu111_tengbe_tx_rx_direct_gbe1wb_adr to top
DEBUG - 2020-10-25 16:17:54,195 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_adr" is new
DEBUG - 2020-10-25 16:17:54,195 - jasper.verilog -   Adding instance port wb_dat_i as signal zcu111_tengbe_tx_rx_direct_gbe1wb_dat_i to top
DEBUG - 2020-10-25 16:17:54,195 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_dat_i" is new
DEBUG - 2020-10-25 16:17:54,195 - jasper.verilog -   Adding instance port wb_sel_i as signal zcu111_tengbe_tx_rx_direct_gbe1wb_sel to top
DEBUG - 2020-10-25 16:17:54,195 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_sel" is new
DEBUG - 2020-10-25 16:17:54,195 - jasper.verilog -   Adding instance port wb_dat_o as signal zcu111_tengbe_tx_rx_direct_gbe1wb_dat_o to top
DEBUG - 2020-10-25 16:17:54,195 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_dat_o" is new
DEBUG - 2020-10-25 16:17:54,195 - jasper.verilog -   Adding instance port wb_err_o as signal zcu111_tengbe_tx_rx_direct_gbe1wb_err to top
DEBUG - 2020-10-25 16:17:54,195 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_err" is new
DEBUG - 2020-10-25 16:17:54,195 - jasper.verilog -   Adding instance port wb_ack_o as signal zcu111_tengbe_tx_rx_direct_gbe1wb_ack to top
DEBUG - 2020-10-25 16:17:54,195 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_ack" is new
DEBUG - 2020-10-25 16:17:54,195 - jasper.verilog - Instantiating child ports for zcu111_tengbe_tx_rx_direct_gbe1_wb2axi4lite
DEBUG - 2020-10-25 16:17:54,195 - jasper.verilog -   Adding instance port RST_O as signal zcu111_tengbe_tx_rx_direct_gbe1wb_rst to top
DEBUG - 2020-10-25 16:17:54,195 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_rst" already exists
DEBUG - 2020-10-25 16:17:54,195 - jasper.verilog -   Adding instance port DAT_O as signal zcu111_tengbe_tx_rx_direct_gbe1wb_dat_i to top
DEBUG - 2020-10-25 16:17:54,195 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_dat_i" already exists
DEBUG - 2020-10-25 16:17:54,196 - jasper.verilog -   Adding instance port DAT_I as signal zcu111_tengbe_tx_rx_direct_gbe1wb_dat_o to top
DEBUG - 2020-10-25 16:17:54,196 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_dat_o" already exists
DEBUG - 2020-10-25 16:17:54,196 - jasper.verilog -   Adding instance port ACK_I as signal zcu111_tengbe_tx_rx_direct_gbe1wb_ack to top
DEBUG - 2020-10-25 16:17:54,196 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_ack" already exists
DEBUG - 2020-10-25 16:17:54,196 - jasper.verilog -   Adding instance port ADR_O as signal zcu111_tengbe_tx_rx_direct_gbe1wb_adr to top
DEBUG - 2020-10-25 16:17:54,196 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_adr" already exists
DEBUG - 2020-10-25 16:17:54,196 - jasper.verilog -   Adding instance port CYC_O as signal zcu111_tengbe_tx_rx_direct_gbe1_wb_cyc to top
DEBUG - 2020-10-25 16:17:54,196 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_wb_cyc" already exists
DEBUG - 2020-10-25 16:17:54,196 - jasper.verilog -   Adding instance port SEL_O as signal zcu111_tengbe_tx_rx_direct_gbe1wb_sel to top
DEBUG - 2020-10-25 16:17:54,196 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1wb_sel" already exists
DEBUG - 2020-10-25 16:17:54,196 - jasper.verilog -   Adding instance port STB_O as signal zcu111_tengbe_tx_rx_direct_gbe1_wb_stb to top
DEBUG - 2020-10-25 16:17:54,196 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_wb_stb" already exists
DEBUG - 2020-10-25 16:17:54,196 - jasper.verilog -   Adding instance port WE_O as signal zcu111_tengbe_tx_rx_direct_gbe1_wb_we to top
DEBUG - 2020-10-25 16:17:54,196 - jasper.verilog -   Signal "zcu111_tengbe_tx_rx_direct_gbe1_wb_we" already exists
DEBUG - 2020-10-25 16:17:54,196 - jasper.verilog -   Adding instance port S_AXI_ACLK as signal axil_clk to top
DEBUG - 2020-10-25 16:17:54,196 - jasper.verilog -   Signal "axil_clk" already exists
DEBUG - 2020-10-25 16:17:54,196 - jasper.verilog -   Adding instance port S_AXI_ARESETN as signal axil_rst_n to top
DEBUG - 2020-10-25 16:17:54,196 - jasper.verilog -   Signal "axil_rst_n" already exists
DEBUG - 2020-10-25 16:17:54,197 - jasper.verilog -   Adding instance port S_AXI_AWREADY as signal m_axi4lite_gbe1_awready to top
DEBUG - 2020-10-25 16:17:54,197 - jasper.verilog -   Signal "m_axi4lite_gbe1_awready" is new
DEBUG - 2020-10-25 16:17:54,197 - jasper.verilog -   Adding instance port S_AXI_WREADY as signal m_axi4lite_gbe1_wready to top
DEBUG - 2020-10-25 16:17:54,197 - jasper.verilog -   Signal "m_axi4lite_gbe1_wready" is new
DEBUG - 2020-10-25 16:17:54,197 - jasper.verilog -   Adding instance port S_AXI_BRESP as signal m_axi4lite_gbe1_bresp to top
DEBUG - 2020-10-25 16:17:54,197 - jasper.verilog -   Signal "m_axi4lite_gbe1_bresp" is new
DEBUG - 2020-10-25 16:17:54,197 - jasper.verilog -   Adding instance port S_AXI_BVALID as signal m_axi4lite_gbe1_bvalid to top
DEBUG - 2020-10-25 16:17:54,197 - jasper.verilog -   Signal "m_axi4lite_gbe1_bvalid" is new
DEBUG - 2020-10-25 16:17:54,197 - jasper.verilog -   Adding instance port S_AXI_ARREADY as signal m_axi4lite_gbe1_arready to top
DEBUG - 2020-10-25 16:17:54,197 - jasper.verilog -   Signal "m_axi4lite_gbe1_arready" is new
DEBUG - 2020-10-25 16:17:54,197 - jasper.verilog -   Adding instance port S_AXI_RRESP as signal m_axi4lite_gbe1_rresp to top
DEBUG - 2020-10-25 16:17:54,197 - jasper.verilog -   Signal "m_axi4lite_gbe1_rresp" is new
DEBUG - 2020-10-25 16:17:54,197 - jasper.verilog -   Adding instance port S_AXI_RDATA as signal m_axi4lite_gbe1_rdata to top
DEBUG - 2020-10-25 16:17:54,197 - jasper.verilog -   Signal "m_axi4lite_gbe1_rdata" is new
DEBUG - 2020-10-25 16:17:54,198 - jasper.verilog -   Adding instance port S_AXI_RVALID as signal m_axi4lite_gbe1_rvalid to top
DEBUG - 2020-10-25 16:17:54,198 - jasper.verilog -   Signal "m_axi4lite_gbe1_rvalid" is new
DEBUG - 2020-10-25 16:17:54,198 - jasper.verilog -   Adding instance port S_AXI_AWADDR as signal m_axi4lite_gbe1_awaddr to top
DEBUG - 2020-10-25 16:17:54,198 - jasper.verilog -   Signal "m_axi4lite_gbe1_awaddr" is new
DEBUG - 2020-10-25 16:17:54,198 - jasper.verilog -   Adding instance port S_AXI_AWVALID as signal m_axi4lite_gbe1_awvalid to top
DEBUG - 2020-10-25 16:17:54,198 - jasper.verilog -   Signal "m_axi4lite_gbe1_awvalid" is new
DEBUG - 2020-10-25 16:17:54,198 - jasper.verilog -   Adding instance port S_AXI_WDATA as signal m_axi4lite_gbe1_wdata to top
DEBUG - 2020-10-25 16:17:54,198 - jasper.verilog -   Signal "m_axi4lite_gbe1_wdata" is new
DEBUG - 2020-10-25 16:17:54,198 - jasper.verilog -   Adding instance port S_AXI_WVALID as signal m_axi4lite_gbe1_wvalid to top
DEBUG - 2020-10-25 16:17:54,198 - jasper.verilog -   Signal "m_axi4lite_gbe1_wvalid" is new
DEBUG - 2020-10-25 16:17:54,198 - jasper.verilog -   Adding instance port S_AXI_WSTRB as signal m_axi4lite_gbe1_wstrb to top
DEBUG - 2020-10-25 16:17:54,198 - jasper.verilog -   Signal "m_axi4lite_gbe1_wstrb" is new
DEBUG - 2020-10-25 16:17:54,198 - jasper.verilog -   Adding instance port S_AXI_ARADDR as signal m_axi4lite_gbe1_araddr to top
DEBUG - 2020-10-25 16:17:54,198 - jasper.verilog -   Signal "m_axi4lite_gbe1_araddr" is new
DEBUG - 2020-10-25 16:17:54,198 - jasper.verilog -   Adding instance port S_AXI_ARVALID as signal m_axi4lite_gbe1_arvalid to top
DEBUG - 2020-10-25 16:17:54,199 - jasper.verilog -   Signal "m_axi4lite_gbe1_arvalid" is new
DEBUG - 2020-10-25 16:17:54,199 - jasper.verilog -   Adding instance port S_AXI_RREADY as signal m_axi4lite_gbe1_rready to top
DEBUG - 2020-10-25 16:17:54,199 - jasper.verilog -   Signal "m_axi4lite_gbe1_rready" is new
DEBUG - 2020-10-25 16:17:54,199 - jasper.verilog -   Adding instance port S_AXI_BREADY as signal m_axi4lite_gbe1_bready to top
DEBUG - 2020-10-25 16:17:54,199 - jasper.verilog -   Signal "m_axi4lite_gbe1_bready" is new
DEBUG - 2020-10-25 16:17:54,199 - jasper.verilog - Instantiating child ports for zcu111_inst
DEBUG - 2020-10-25 16:17:54,199 - jasper.verilog -   Adding instance port axil_clk as signal axil_clk to top
DEBUG - 2020-10-25 16:17:54,199 - jasper.verilog -   Signal "axil_clk" already exists
DEBUG - 2020-10-25 16:17:54,199 - jasper.verilog -   Adding instance port axil_rst as signal axil_rst to top
DEBUG - 2020-10-25 16:17:54,199 - jasper.verilog -   Signal "axil_rst" is new
DEBUG - 2020-10-25 16:17:54,199 - jasper.verilog -   Adding instance port axil_rst_n as signal axil_rst_n to top
DEBUG - 2020-10-25 16:17:54,199 - jasper.verilog -   Signal "axil_rst_n" already exists
DEBUG - 2020-10-25 16:17:54,199 - jasper.verilog -   Adding instance port M_AXI_araddr as signal M_AXI_araddr to top
DEBUG - 2020-10-25 16:17:54,199 - jasper.verilog -   Signal "M_AXI_araddr" is new
DEBUG - 2020-10-25 16:17:54,200 - jasper.verilog -   Adding instance port M_AXI_arprot as signal M_AXI_arprot to top
DEBUG - 2020-10-25 16:17:54,200 - jasper.verilog -   Signal "M_AXI_arprot" is new
DEBUG - 2020-10-25 16:17:54,200 - jasper.verilog -   Adding instance port M_AXI_arready as signal M_AXI_arready to top
DEBUG - 2020-10-25 16:17:54,200 - jasper.verilog -   Signal "M_AXI_arready" is new
DEBUG - 2020-10-25 16:17:54,200 - jasper.verilog -   Adding instance port M_AXI_arvalid as signal M_AXI_arvalid to top
DEBUG - 2020-10-25 16:17:54,200 - jasper.verilog -   Signal "M_AXI_arvalid" is new
DEBUG - 2020-10-25 16:17:54,200 - jasper.verilog -   Adding instance port M_AXI_awaddr as signal M_AXI_awaddr to top
DEBUG - 2020-10-25 16:17:54,200 - jasper.verilog -   Signal "M_AXI_awaddr" is new
DEBUG - 2020-10-25 16:17:54,200 - jasper.verilog -   Adding instance port M_AXI_awprot as signal M_AXI_awprot to top
DEBUG - 2020-10-25 16:17:54,200 - jasper.verilog -   Signal "M_AXI_awprot" is new
DEBUG - 2020-10-25 16:17:54,200 - jasper.verilog -   Adding instance port M_AXI_awready as signal M_AXI_awready to top
DEBUG - 2020-10-25 16:17:54,200 - jasper.verilog -   Signal "M_AXI_awready" is new
DEBUG - 2020-10-25 16:17:54,200 - jasper.verilog -   Adding instance port M_AXI_awvalid as signal M_AXI_awvalid to top
DEBUG - 2020-10-25 16:17:54,200 - jasper.verilog -   Signal "M_AXI_awvalid" is new
DEBUG - 2020-10-25 16:17:54,200 - jasper.verilog -   Adding instance port M_AXI_bready as signal M_AXI_bready to top
DEBUG - 2020-10-25 16:17:54,201 - jasper.verilog -   Signal "M_AXI_bready" is new
DEBUG - 2020-10-25 16:17:54,201 - jasper.verilog -   Adding instance port M_AXI_bresp as signal M_AXI_bresp to top
DEBUG - 2020-10-25 16:17:54,201 - jasper.verilog -   Signal "M_AXI_bresp" is new
DEBUG - 2020-10-25 16:17:54,201 - jasper.verilog -   Adding instance port M_AXI_bvalid as signal M_AXI_bvalid to top
DEBUG - 2020-10-25 16:17:54,201 - jasper.verilog -   Signal "M_AXI_bvalid" is new
DEBUG - 2020-10-25 16:17:54,201 - jasper.verilog -   Adding instance port M_AXI_rdata as signal M_AXI_rdata to top
DEBUG - 2020-10-25 16:17:54,201 - jasper.verilog -   Signal "M_AXI_rdata" is new
DEBUG - 2020-10-25 16:17:54,201 - jasper.verilog -   Adding instance port M_AXI_rready as signal M_AXI_rready to top
DEBUG - 2020-10-25 16:17:54,201 - jasper.verilog -   Signal "M_AXI_rready" is new
DEBUG - 2020-10-25 16:17:54,201 - jasper.verilog -   Adding instance port M_AXI_rresp as signal M_AXI_rresp to top
DEBUG - 2020-10-25 16:17:54,201 - jasper.verilog -   Signal "M_AXI_rresp" is new
DEBUG - 2020-10-25 16:17:54,201 - jasper.verilog -   Adding instance port M_AXI_rvalid as signal M_AXI_rvalid to top
DEBUG - 2020-10-25 16:17:54,201 - jasper.verilog -   Signal "M_AXI_rvalid" is new
DEBUG - 2020-10-25 16:17:54,201 - jasper.verilog -   Adding instance port M_AXI_wdata as signal M_AXI_wdata to top
DEBUG - 2020-10-25 16:17:54,202 - jasper.verilog -   Signal "M_AXI_wdata" is new
DEBUG - 2020-10-25 16:17:54,202 - jasper.verilog -   Adding instance port M_AXI_wready as signal M_AXI_wready to top
DEBUG - 2020-10-25 16:17:54,202 - jasper.verilog -   Signal "M_AXI_wready" is new
DEBUG - 2020-10-25 16:17:54,202 - jasper.verilog -   Adding instance port M_AXI_wstrb as signal M_AXI_wstrb to top
DEBUG - 2020-10-25 16:17:54,202 - jasper.verilog -   Signal "M_AXI_wstrb" is new
DEBUG - 2020-10-25 16:17:54,202 - jasper.verilog -   Adding instance port M_AXI_wvalid as signal M_AXI_wvalid to top
DEBUG - 2020-10-25 16:17:54,202 - jasper.verilog -   Signal "M_AXI_wvalid" is new
DEBUG - 2020-10-25 16:17:54,202 - jasper.verilog -   Adding instance port M_AXI_RFDC_araddr as signal M_AXI_RFDC_araddr to top
DEBUG - 2020-10-25 16:17:54,202 - jasper.verilog -   Signal "M_AXI_RFDC_araddr" is new
DEBUG - 2020-10-25 16:17:54,202 - jasper.verilog -   Adding instance port M_AXI_RFDC_arprot as signal M_AXI_RFDC_arprot to top
DEBUG - 2020-10-25 16:17:54,202 - jasper.verilog -   Signal "M_AXI_RFDC_arprot" is new
DEBUG - 2020-10-25 16:17:54,202 - jasper.verilog -   Adding instance port M_AXI_RFDC_arready as signal M_AXI_RFDC_arready to top
DEBUG - 2020-10-25 16:17:54,202 - jasper.verilog -   Signal "M_AXI_RFDC_arready" is new
DEBUG - 2020-10-25 16:17:54,202 - jasper.verilog -   Adding instance port M_AXI_RFDC_arvalid as signal M_AXI_RFDC_arvalid to top
DEBUG - 2020-10-25 16:17:54,203 - jasper.verilog -   Signal "M_AXI_RFDC_arvalid" is new
DEBUG - 2020-10-25 16:17:54,203 - jasper.verilog -   Adding instance port M_AXI_RFDC_awaddr as signal M_AXI_RFDC_awaddr to top
DEBUG - 2020-10-25 16:17:54,203 - jasper.verilog -   Signal "M_AXI_RFDC_awaddr" is new
DEBUG - 2020-10-25 16:17:54,203 - jasper.verilog -   Adding instance port M_AXI_RFDC_awprot as signal M_AXI_RFDC_awprot to top
DEBUG - 2020-10-25 16:17:54,203 - jasper.verilog -   Signal "M_AXI_RFDC_awprot" is new
DEBUG - 2020-10-25 16:17:54,203 - jasper.verilog -   Adding instance port M_AXI_RFDC_awready as signal M_AXI_RFDC_awready to top
DEBUG - 2020-10-25 16:17:54,203 - jasper.verilog -   Signal "M_AXI_RFDC_awready" is new
DEBUG - 2020-10-25 16:17:54,203 - jasper.verilog -   Adding instance port M_AXI_RFDC_awvalid as signal M_AXI_RFDC_awvalid to top
DEBUG - 2020-10-25 16:17:54,203 - jasper.verilog -   Signal "M_AXI_RFDC_awvalid" is new
DEBUG - 2020-10-25 16:17:54,203 - jasper.verilog -   Adding instance port M_AXI_RFDC_bready as signal M_AXI_RFDC_bready to top
DEBUG - 2020-10-25 16:17:54,203 - jasper.verilog -   Signal "M_AXI_RFDC_bready" is new
DEBUG - 2020-10-25 16:17:54,203 - jasper.verilog -   Adding instance port M_AXI_RFDC_bresp as signal M_AXI_RFDC_bresp to top
DEBUG - 2020-10-25 16:17:54,203 - jasper.verilog -   Signal "M_AXI_RFDC_bresp" is new
DEBUG - 2020-10-25 16:17:54,203 - jasper.verilog -   Adding instance port M_AXI_RFDC_bvalid as signal M_AXI_RFDC_bvalid to top
DEBUG - 2020-10-25 16:17:54,203 - jasper.verilog -   Signal "M_AXI_RFDC_bvalid" is new
DEBUG - 2020-10-25 16:17:54,204 - jasper.verilog -   Adding instance port M_AXI_RFDC_rdata as signal M_AXI_RFDC_rdata to top
DEBUG - 2020-10-25 16:17:54,204 - jasper.verilog -   Signal "M_AXI_RFDC_rdata" is new
DEBUG - 2020-10-25 16:17:54,204 - jasper.verilog -   Adding instance port M_AXI_RFDC_rready as signal M_AXI_RFDC_rready to top
DEBUG - 2020-10-25 16:17:54,204 - jasper.verilog -   Signal "M_AXI_RFDC_rready" is new
DEBUG - 2020-10-25 16:17:54,204 - jasper.verilog -   Adding instance port M_AXI_RFDC_rresp as signal M_AXI_RFDC_rresp to top
DEBUG - 2020-10-25 16:17:54,204 - jasper.verilog -   Signal "M_AXI_RFDC_rresp" is new
DEBUG - 2020-10-25 16:17:54,204 - jasper.verilog -   Adding instance port M_AXI_RFDC_rvalid as signal M_AXI_RFDC_rvalid to top
DEBUG - 2020-10-25 16:17:54,204 - jasper.verilog -   Signal "M_AXI_RFDC_rvalid" is new
DEBUG - 2020-10-25 16:17:54,204 - jasper.verilog -   Adding instance port M_AXI_RFDC_wdata as signal M_AXI_RFDC_wdata to top
DEBUG - 2020-10-25 16:17:54,204 - jasper.verilog -   Signal "M_AXI_RFDC_wdata" is new
DEBUG - 2020-10-25 16:17:54,204 - jasper.verilog -   Adding instance port M_AXI_RFDC_wready as signal M_AXI_RFDC_wready to top
DEBUG - 2020-10-25 16:17:54,204 - jasper.verilog -   Signal "M_AXI_RFDC_wready" is new
DEBUG - 2020-10-25 16:17:54,204 - jasper.verilog -   Adding instance port M_AXI_RFDC_wstrb as signal M_AXI_RFDC_wstrb to top
DEBUG - 2020-10-25 16:17:54,204 - jasper.verilog -   Signal "M_AXI_RFDC_wstrb" is new
DEBUG - 2020-10-25 16:17:54,205 - jasper.verilog -   Adding instance port M_AXI_RFDC_wvalid as signal M_AXI_RFDC_wvalid to top
DEBUG - 2020-10-25 16:17:54,205 - jasper.verilog -   Signal "M_AXI_RFDC_wvalid" is new
DEBUG - 2020-10-25 16:17:54,205 - jasper.verilog - Instantiating child ports for zcu111_infr_inst
DEBUG - 2020-10-25 16:17:54,205 - jasper.verilog -   Adding instance port clk_128_p to top
DEBUG - 2020-10-25 16:17:54,205 - jasper.verilog - Attempting to add port "clk_128_p" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,205 - jasper.verilog -   Port "clk_128_p" is new
DEBUG - 2020-10-25 16:17:54,205 - jasper.verilog -   Adding instance port clk_128_n to top
DEBUG - 2020-10-25 16:17:54,205 - jasper.verilog - Attempting to add port "clk_128_n" (parent sig: False, parent port: False)
DEBUG - 2020-10-25 16:17:54,205 - jasper.verilog -   Port "clk_128_n" is new
DEBUG - 2020-10-25 16:17:54,205 - jasper.verilog -   Adding instance port sys_clk as signal sys_clk    to top
DEBUG - 2020-10-25 16:17:54,205 - jasper.verilog -   Signal "sys_clk" is new
DEBUG - 2020-10-25 16:17:54,205 - jasper.verilog -   Adding instance port sys_clk90 as signal sys_clk90  to top
DEBUG - 2020-10-25 16:17:54,205 - jasper.verilog -   Signal "sys_clk90" is new
DEBUG - 2020-10-25 16:17:54,205 - jasper.verilog -   Adding instance port sys_clk180 as signal sys_clk180 to top
DEBUG - 2020-10-25 16:17:54,205 - jasper.verilog -   Signal "sys_clk180" is new
DEBUG - 2020-10-25 16:17:54,205 - jasper.verilog -   Adding instance port sys_clk270 as signal sys_clk270 to top
DEBUG - 2020-10-25 16:17:54,206 - jasper.verilog -   Signal "sys_clk270" is new
DEBUG - 2020-10-25 16:17:54,206 - jasper.verilog -   Adding instance port clk_128M as signal clk_128M to top
DEBUG - 2020-10-25 16:17:54,206 - jasper.verilog -   Signal "clk_128M" already exists
DEBUG - 2020-10-25 16:17:54,206 - jasper.verilog -   Adding instance port sys_clk_rst as signal sys_rst to top
DEBUG - 2020-10-25 16:17:54,206 - jasper.verilog -   Signal "sys_rst" already exists
DEBUG - 2020-10-25 16:17:54,206 - jasper.verilog - Generating port zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext
DEBUG - 2020-10-25 16:17:54,206 - jasper.verilog - Generating port zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext
DEBUG - 2020-10-25 16:17:54,206 - jasper.verilog - Generating port zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext
DEBUG - 2020-10-25 16:17:54,206 - jasper.verilog - Generating port zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext
DEBUG - 2020-10-25 16:17:54,206 - jasper.verilog - Generating port mgt_rx_n0
DEBUG - 2020-10-25 16:17:54,206 - jasper.verilog - Generating port mgt_rx_p0
DEBUG - 2020-10-25 16:17:54,206 - jasper.verilog - Generating port ref_clk_n0
DEBUG - 2020-10-25 16:17:54,206 - jasper.verilog - Generating port ref_clk_p0
DEBUG - 2020-10-25 16:17:54,206 - jasper.verilog - Generating port mgt_tx_n0
DEBUG - 2020-10-25 16:17:54,206 - jasper.verilog - Generating port mgt_tx_p0
DEBUG - 2020-10-25 16:17:54,206 - jasper.verilog - Generating port mgt_rx_n3
DEBUG - 2020-10-25 16:17:54,206 - jasper.verilog - Generating port mgt_rx_p3
DEBUG - 2020-10-25 16:17:54,206 - jasper.verilog - Generating port mgt_tx_n3
DEBUG - 2020-10-25 16:17:54,206 - jasper.verilog - Generating port mgt_tx_p3
DEBUG - 2020-10-25 16:17:54,206 - jasper.verilog - Generating port clk_128_n
DEBUG - 2020-10-25 16:17:54,207 - jasper.verilog - Generating port clk_128_p
DEBUG - 2020-10-25 16:17:54,207 - jasper.verilog - i: 17 n_ports: 16
DEBUG - 2020-10-25 16:17:54,207 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_gateway
DEBUG - 2020-10-25 16:17:54,207 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_led1_gbe0_up_gateway
DEBUG - 2020-10-25 16:17:54,207 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_gateway
DEBUG - 2020-10-25 16:17:54,207 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_led3_gbe1_up_gateway
DEBUG - 2020-10-25 16:17:54,207 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_dest_ip_out
DEBUG - 2020-10-25 16:17:54,207 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_dest_ip_user_data_out
DEBUG - 2020-10-25 16:17:54,207 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_dest_port_out
DEBUG - 2020-10-25 16:17:54,207 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_dest_port_user_data_out
DEBUG - 2020-10-25 16:17:54,207 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in
DEBUG - 2020-10-25 16:17:54,207 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_user_data_in
DEBUG - 2020-10-25 16:17:54,207 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in
DEBUG - 2020-10-25 16:17:54,207 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxctr_user_data_in
DEBUG - 2020-10-25 16:17:54,207 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in
DEBUG - 2020-10-25 16:17:54,207 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_user_data_in
DEBUG - 2020-10-25 16:17:54,207 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in
DEBUG - 2020-10-25 16:17:54,207 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_user_data_in
DEBUG - 2020-10-25 16:17:54,207 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out
DEBUG - 2020-10-25 16:17:54,207 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_user_data_out
DEBUG - 2020-10-25 16:17:54,207 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in
DEBUG - 2020-10-25 16:17:54,208 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_user_data_in
DEBUG - 2020-10-25 16:17:54,208 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in
DEBUG - 2020-10-25 16:17:54,208 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_user_data_in
DEBUG - 2020-10-25 16:17:54,208 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txctr_in
DEBUG - 2020-10-25 16:17:54,208 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txctr_user_data_in
DEBUG - 2020-10-25 16:17:54,208 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in
DEBUG - 2020-10-25 16:17:54,208 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_user_data_in
DEBUG - 2020-10-25 16:17:54,208 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in
DEBUG - 2020-10-25 16:17:54,208 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txofctr_user_data_in
DEBUG - 2020-10-25 16:17:54,208 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out
DEBUG - 2020-10-25 16:17:54,208 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_user_data_out
DEBUG - 2020-10-25 16:17:54,208 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in
DEBUG - 2020-10-25 16:17:54,208 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_user_data_in
DEBUG - 2020-10-25 16:17:54,208 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in
DEBUG - 2020-10-25 16:17:54,208 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_user_data_in
DEBUG - 2020-10-25 16:17:54,208 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_linkup_in
DEBUG - 2020-10-25 16:17:54,208 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_linkup_user_data_in
DEBUG - 2020-10-25 16:17:54,208 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in
DEBUG - 2020-10-25 16:17:54,208 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_user_data_in
DEBUG - 2020-10-25 16:17:54,208 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in
DEBUG - 2020-10-25 16:17:54,208 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_user_data_in
DEBUG - 2020-10-25 16:17:54,208 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in
DEBUG - 2020-10-25 16:17:54,208 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxctr_user_data_in
DEBUG - 2020-10-25 16:17:54,208 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in
DEBUG - 2020-10-25 16:17:54,209 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_user_data_in
DEBUG - 2020-10-25 16:17:54,209 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in
DEBUG - 2020-10-25 16:17:54,209 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_user_data_in
DEBUG - 2020-10-25 16:17:54,209 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out
DEBUG - 2020-10-25 16:17:54,209 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_user_data_out
DEBUG - 2020-10-25 16:17:54,209 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in
DEBUG - 2020-10-25 16:17:54,209 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_user_data_in
DEBUG - 2020-10-25 16:17:54,209 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in
DEBUG - 2020-10-25 16:17:54,209 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_user_data_in
DEBUG - 2020-10-25 16:17:54,209 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txctr_in
DEBUG - 2020-10-25 16:17:54,209 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txctr_user_data_in
DEBUG - 2020-10-25 16:17:54,209 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in
DEBUG - 2020-10-25 16:17:54,209 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_user_data_in
DEBUG - 2020-10-25 16:17:54,209 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in
DEBUG - 2020-10-25 16:17:54,209 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txofctr_user_data_in
DEBUG - 2020-10-25 16:17:54,209 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out
DEBUG - 2020-10-25 16:17:54,209 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_user_data_out
DEBUG - 2020-10-25 16:17:54,209 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in
DEBUG - 2020-10-25 16:17:54,209 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_user_data_in
DEBUG - 2020-10-25 16:17:54,209 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in
DEBUG - 2020-10-25 16:17:54,209 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_user_data_in
DEBUG - 2020-10-25 16:17:54,209 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_linkup_in
DEBUG - 2020-10-25 16:17:54,209 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_linkup_user_data_in
DEBUG - 2020-10-25 16:17:54,209 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in
DEBUG - 2020-10-25 16:17:54,210 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_user_data_in
DEBUG - 2020-10-25 16:17:54,210 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out
DEBUG - 2020-10-25 16:17:54,210 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_enable_user_data_out
DEBUG - 2020-10-25 16:17:54,210 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out
DEBUG - 2020-10-25 16:17:54,210 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_user_data_out
DEBUG - 2020-10-25 16:17:54,210 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_period_out
DEBUG - 2020-10-25 16:17:54,210 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_period_user_data_out
DEBUG - 2020-10-25 16:17:54,210 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_rst_out
DEBUG - 2020-10-25 16:17:54,210 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_rst_user_data_out
DEBUG - 2020-10-25 16:17:54,210 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_bad_frame_in
DEBUG - 2020-10-25 16:17:54,210 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_bad_frame_user_data_in
DEBUG - 2020-10-25 16:17:54,210 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_end_of_frame_in
DEBUG - 2020-10-25 16:17:54,210 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_end_of_frame_user_data_in
DEBUG - 2020-10-25 16:17:54,210 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_source_ip_in
DEBUG - 2020-10-25 16:17:54,210 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_source_ip_user_data_in
DEBUG - 2020-10-25 16:17:54,210 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_source_port_in
DEBUG - 2020-10-25 16:17:54,210 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_source_port_user_data_in
DEBUG - 2020-10-25 16:17:54,210 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out
DEBUG - 2020-10-25 16:17:54,210 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_user_data_out
DEBUG - 2020-10-25 16:17:54,210 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in
DEBUG - 2020-10-25 16:17:54,210 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_user_data_in
DEBUG - 2020-10-25 16:17:54,210 - jasper.verilog - Writing verilog for signal axil_clk
DEBUG - 2020-10-25 16:17:54,210 - jasper.verilog - Writing verilog for signal axil_rst_n
DEBUG - 2020-10-25 16:17:54,210 - jasper.verilog - Writing verilog for signal user_rst
DEBUG - 2020-10-25 16:17:54,211 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_dest_ip_out_we
DEBUG - 2020-10-25 16:17:54,211 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_dest_port_out_we
DEBUG - 2020-10-25 16:17:54,211 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_linkup_in_we
DEBUG - 2020-10-25 16:17:54,211 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_in_we
DEBUG - 2020-10-25 16:17:54,211 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxctr_in_we
DEBUG - 2020-10-25 16:17:54,211 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_in_we
DEBUG - 2020-10-25 16:17:54,211 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_in_we
DEBUG - 2020-10-25 16:17:54,211 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_addr
DEBUG - 2020-10-25 16:17:54,211 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_in
DEBUG - 2020-10-25 16:17:54,211 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_out
DEBUG - 2020-10-25 16:17:54,211 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_we
DEBUG - 2020-10-25 16:17:54,211 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_out_we
DEBUG - 2020-10-25 16:17:54,211 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_in_we
DEBUG - 2020-10-25 16:17:54,211 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_in_we
DEBUG - 2020-10-25 16:17:54,211 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_in_we
DEBUG - 2020-10-25 16:17:54,211 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txctr_in_we
DEBUG - 2020-10-25 16:17:54,211 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_in_we
DEBUG - 2020-10-25 16:17:54,211 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txofctr_in_we
DEBUG - 2020-10-25 16:17:54,211 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_addr
DEBUG - 2020-10-25 16:17:54,211 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_in
DEBUG - 2020-10-25 16:17:54,211 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_out
DEBUG - 2020-10-25 16:17:54,211 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_we
DEBUG - 2020-10-25 16:17:54,211 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_out_we
DEBUG - 2020-10-25 16:17:54,211 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_in_we
DEBUG - 2020-10-25 16:17:54,212 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_in_we
DEBUG - 2020-10-25 16:17:54,212 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_linkup_in_we
DEBUG - 2020-10-25 16:17:54,212 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_in_we
DEBUG - 2020-10-25 16:17:54,212 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_in_we
DEBUG - 2020-10-25 16:17:54,212 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxctr_in_we
DEBUG - 2020-10-25 16:17:54,212 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_in_we
DEBUG - 2020-10-25 16:17:54,212 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_in_we
DEBUG - 2020-10-25 16:17:54,212 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_addr
DEBUG - 2020-10-25 16:17:54,212 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_in
DEBUG - 2020-10-25 16:17:54,212 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_out
DEBUG - 2020-10-25 16:17:54,212 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_we
DEBUG - 2020-10-25 16:17:54,212 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_out_we
DEBUG - 2020-10-25 16:17:54,212 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_in_we
DEBUG - 2020-10-25 16:17:54,212 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_in_we
DEBUG - 2020-10-25 16:17:54,212 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txctr_in_we
DEBUG - 2020-10-25 16:17:54,212 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_in_we
DEBUG - 2020-10-25 16:17:54,212 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txofctr_in_we
DEBUG - 2020-10-25 16:17:54,212 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_addr
DEBUG - 2020-10-25 16:17:54,212 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_in
DEBUG - 2020-10-25 16:17:54,212 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_out
DEBUG - 2020-10-25 16:17:54,212 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_we
DEBUG - 2020-10-25 16:17:54,212 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_out_we
DEBUG - 2020-10-25 16:17:54,212 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_in_we
DEBUG - 2020-10-25 16:17:54,212 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_in_we
DEBUG - 2020-10-25 16:17:54,212 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_enable_out_we
DEBUG - 2020-10-25 16:17:54,213 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_out_we
DEBUG - 2020-10-25 16:17:54,213 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_pkt_sim_period_out_we
DEBUG - 2020-10-25 16:17:54,213 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_rst_out_we
DEBUG - 2020-10-25 16:17:54,213 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_bad_frame_in_we
DEBUG - 2020-10-25 16:17:54,213 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_end_of_frame_in_we
DEBUG - 2020-10-25 16:17:54,213 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_source_ip_in_we
DEBUG - 2020-10-25 16:17:54,213 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_rx_source_port_in_we
DEBUG - 2020-10-25 16:17:54,213 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_board_id_in
DEBUG - 2020-10-25 16:17:54,213 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_board_id_in_we
DEBUG - 2020-10-25 16:17:54,213 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_clkcounter_in
DEBUG - 2020-10-25 16:17:54,213 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_clkcounter_in_we
DEBUG - 2020-10-25 16:17:54,213 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_clkcounter_we
DEBUG - 2020-10-25 16:17:54,213 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_rev_in
DEBUG - 2020-10-25 16:17:54,213 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_rev_in_we
DEBUG - 2020-10-25 16:17:54,213 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_rev_rcs_in
DEBUG - 2020-10-25 16:17:54,213 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_rev_rcs_in_we
DEBUG - 2020-10-25 16:17:54,213 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_scratchpad_out
DEBUG - 2020-10-25 16:17:54,213 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_sys_scratchpad_out_we
DEBUG - 2020-10-25 16:17:54,213 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_addr
DEBUG - 2020-10-25 16:17:54,213 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_in
DEBUG - 2020-10-25 16:17:54,213 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_out
DEBUG - 2020-10-25 16:17:54,213 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_we
DEBUG - 2020-10-25 16:17:54,213 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_out_we
DEBUG - 2020-10-25 16:17:54,213 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_in_we
DEBUG - 2020-10-25 16:17:54,214 - jasper.verilog - Writing verilog for signal clk_128M
DEBUG - 2020-10-25 16:17:54,214 - jasper.verilog - Writing verilog for signal gt_reset_all0
DEBUG - 2020-10-25 16:17:54,214 - jasper.verilog - Writing verilog for signal gt_reset_rx_done_out0
DEBUG - 2020-10-25 16:17:54,214 - jasper.verilog - Writing verilog for signal gt_reset_tx_done_out0
DEBUG - 2020-10-25 16:17:54,214 - jasper.verilog - Writing verilog for signal gtwiz_reset_qpll0lock_in0
DEBUG - 2020-10-25 16:17:54,214 - jasper.verilog - Writing verilog for signal gtwiz_reset_qpll1lock_in0
DEBUG - 2020-10-25 16:17:54,214 - jasper.verilog - Writing verilog for signal m_axi4lite_gbe0_araddr
DEBUG - 2020-10-25 16:17:54,214 - jasper.verilog - Writing verilog for signal m_axi4lite_gbe0_arready
DEBUG - 2020-10-25 16:17:54,214 - jasper.verilog - Writing verilog for signal m_axi4lite_gbe0_arvalid
DEBUG - 2020-10-25 16:17:54,214 - jasper.verilog - Writing verilog for signal m_axi4lite_gbe0_awaddr
DEBUG - 2020-10-25 16:17:54,214 - jasper.verilog - Writing verilog for signal m_axi4lite_gbe0_awready
DEBUG - 2020-10-25 16:17:54,214 - jasper.verilog - Writing verilog for signal m_axi4lite_gbe0_awvalid
DEBUG - 2020-10-25 16:17:54,214 - jasper.verilog - Writing verilog for signal m_axi4lite_gbe0_bready
DEBUG - 2020-10-25 16:17:54,214 - jasper.verilog - Writing verilog for signal m_axi4lite_gbe0_bresp
DEBUG - 2020-10-25 16:17:54,214 - jasper.verilog - Writing verilog for signal m_axi4lite_gbe0_bvalid
DEBUG - 2020-10-25 16:17:54,214 - jasper.verilog - Writing verilog for signal m_axi4lite_gbe0_rdata
DEBUG - 2020-10-25 16:17:54,214 - jasper.verilog - Writing verilog for signal m_axi4lite_gbe0_rready
DEBUG - 2020-10-25 16:17:54,214 - jasper.verilog - Writing verilog for signal m_axi4lite_gbe0_rresp
DEBUG - 2020-10-25 16:17:54,214 - jasper.verilog - Writing verilog for signal m_axi4lite_gbe0_rvalid
DEBUG - 2020-10-25 16:17:54,214 - jasper.verilog - Writing verilog for signal m_axi4lite_gbe0_wdata
DEBUG - 2020-10-25 16:17:54,214 - jasper.verilog - Writing verilog for signal m_axi4lite_gbe0_wready
DEBUG - 2020-10-25 16:17:54,214 - jasper.verilog - Writing verilog for signal m_axi4lite_gbe0_wstrb
DEBUG - 2020-10-25 16:17:54,214 - jasper.verilog - Writing verilog for signal m_axi4lite_gbe0_wvalid
DEBUG - 2020-10-25 16:17:54,214 - jasper.verilog - Writing verilog for signal mgt_rxeqmix0
DEBUG - 2020-10-25 16:17:54,214 - jasper.verilog - Writing verilog for signal mgt_txdiffctrl0
DEBUG - 2020-10-25 16:17:54,214 - jasper.verilog - Writing verilog for signal mgt_txpostemphasis0
DEBUG - 2020-10-25 16:17:54,215 - jasper.verilog - Writing verilog for signal mgt_txpreemphasis0
DEBUG - 2020-10-25 16:17:54,215 - jasper.verilog - Writing verilog for signal qpll0clk_in0
DEBUG - 2020-10-25 16:17:54,215 - jasper.verilog - Writing verilog for signal qpll0refclk_in0
DEBUG - 2020-10-25 16:17:54,215 - jasper.verilog - Writing verilog for signal qpll1clk_in0
DEBUG - 2020-10-25 16:17:54,215 - jasper.verilog - Writing verilog for signal qpll1refclk_in0
DEBUG - 2020-10-25 16:17:54,215 - jasper.verilog - Writing verilog for signal rx_clk_out0
DEBUG - 2020-10-25 16:17:54,215 - jasper.verilog - Writing verilog for signal rx_core_reset_out0
DEBUG - 2020-10-25 16:17:54,215 - jasper.verilog - Writing verilog for signal rx_serdes_reset0
DEBUG - 2020-10-25 16:17:54,215 - jasper.verilog - Writing verilog for signal stat_rx_block_lock0
DEBUG - 2020-10-25 16:17:54,215 - jasper.verilog - Writing verilog for signal sys_rst
DEBUG - 2020-10-25 16:17:54,215 - jasper.verilog - Writing verilog for signal tx_core_reset_out0
DEBUG - 2020-10-25 16:17:54,215 - jasper.verilog - Writing verilog for signal tx_mii_clk0
DEBUG - 2020-10-25 16:17:54,215 - jasper.verilog - Writing verilog for signal xgmii_rxc0
DEBUG - 2020-10-25 16:17:54,215 - jasper.verilog - Writing verilog for signal xgmii_rxd0
DEBUG - 2020-10-25 16:17:54,215 - jasper.verilog - Writing verilog for signal xgmii_txc0
DEBUG - 2020-10-25 16:17:54,215 - jasper.verilog - Writing verilog for signal xgmii_txd0
DEBUG - 2020-10-25 16:17:54,215 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_led_rx
DEBUG - 2020-10-25 16:17:54,215 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_led_tx
DEBUG - 2020-10-25 16:17:54,215 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_led_up
DEBUG - 2020-10-25 16:17:54,215 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rst
DEBUG - 2020-10-25 16:17:54,215 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_ack
DEBUG - 2020-10-25 16:17:54,215 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_bad_frame
DEBUG - 2020-10-25 16:17:54,215 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_data
DEBUG - 2020-10-25 16:17:54,215 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_end_of_frame
DEBUG - 2020-10-25 16:17:54,215 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun
DEBUG - 2020-10-25 16:17:54,216 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun_ack
DEBUG - 2020-10-25 16:17:54,216 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_source_ip
DEBUG - 2020-10-25 16:17:54,216 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_source_port
DEBUG - 2020-10-25 16:17:54,216 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_rx_valid
DEBUG - 2020-10-25 16:17:54,216 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_afull
DEBUG - 2020-10-25 16:17:54,216 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_data
DEBUG - 2020-10-25 16:17:54,216 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_ip
DEBUG - 2020-10-25 16:17:54,216 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_port
DEBUG - 2020-10-25 16:17:54,216 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_end_of_frame
DEBUG - 2020-10-25 16:17:54,216 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_overflow
DEBUG - 2020-10-25 16:17:54,216 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_tx_valid
DEBUG - 2020-10-25 16:17:54,216 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_wb_cyc
DEBUG - 2020-10-25 16:17:54,216 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_wb_stb
DEBUG - 2020-10-25 16:17:54,216 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0_wb_we
DEBUG - 2020-10-25 16:17:54,216 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0wb_ack
DEBUG - 2020-10-25 16:17:54,216 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0wb_adr
DEBUG - 2020-10-25 16:17:54,216 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0wb_dat_i
DEBUG - 2020-10-25 16:17:54,216 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0wb_dat_o
DEBUG - 2020-10-25 16:17:54,216 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0wb_err
DEBUG - 2020-10-25 16:17:54,216 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0wb_rst
DEBUG - 2020-10-25 16:17:54,216 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe0wb_sel
DEBUG - 2020-10-25 16:17:54,216 - jasper.verilog - Writing verilog for signal gt_reset_all3
DEBUG - 2020-10-25 16:17:54,216 - jasper.verilog - Writing verilog for signal gt_reset_rx_done_out3
DEBUG - 2020-10-25 16:17:54,216 - jasper.verilog - Writing verilog for signal gt_reset_tx_done_out3
DEBUG - 2020-10-25 16:17:54,217 - jasper.verilog - Writing verilog for signal m_axi4lite_gbe1_araddr
DEBUG - 2020-10-25 16:17:54,217 - jasper.verilog - Writing verilog for signal m_axi4lite_gbe1_arready
DEBUG - 2020-10-25 16:17:54,217 - jasper.verilog - Writing verilog for signal m_axi4lite_gbe1_arvalid
DEBUG - 2020-10-25 16:17:54,217 - jasper.verilog - Writing verilog for signal m_axi4lite_gbe1_awaddr
DEBUG - 2020-10-25 16:17:54,217 - jasper.verilog - Writing verilog for signal m_axi4lite_gbe1_awready
DEBUG - 2020-10-25 16:17:54,217 - jasper.verilog - Writing verilog for signal m_axi4lite_gbe1_awvalid
DEBUG - 2020-10-25 16:17:54,217 - jasper.verilog - Writing verilog for signal m_axi4lite_gbe1_bready
DEBUG - 2020-10-25 16:17:54,217 - jasper.verilog - Writing verilog for signal m_axi4lite_gbe1_bresp
DEBUG - 2020-10-25 16:17:54,217 - jasper.verilog - Writing verilog for signal m_axi4lite_gbe1_bvalid
DEBUG - 2020-10-25 16:17:54,217 - jasper.verilog - Writing verilog for signal m_axi4lite_gbe1_rdata
DEBUG - 2020-10-25 16:17:54,217 - jasper.verilog - Writing verilog for signal m_axi4lite_gbe1_rready
DEBUG - 2020-10-25 16:17:54,217 - jasper.verilog - Writing verilog for signal m_axi4lite_gbe1_rresp
DEBUG - 2020-10-25 16:17:54,217 - jasper.verilog - Writing verilog for signal m_axi4lite_gbe1_rvalid
DEBUG - 2020-10-25 16:17:54,217 - jasper.verilog - Writing verilog for signal m_axi4lite_gbe1_wdata
DEBUG - 2020-10-25 16:17:54,217 - jasper.verilog - Writing verilog for signal m_axi4lite_gbe1_wready
DEBUG - 2020-10-25 16:17:54,217 - jasper.verilog - Writing verilog for signal m_axi4lite_gbe1_wstrb
DEBUG - 2020-10-25 16:17:54,217 - jasper.verilog - Writing verilog for signal m_axi4lite_gbe1_wvalid
DEBUG - 2020-10-25 16:17:54,217 - jasper.verilog - Writing verilog for signal mgt_rxeqmix3
DEBUG - 2020-10-25 16:17:54,217 - jasper.verilog - Writing verilog for signal mgt_txdiffctrl3
DEBUG - 2020-10-25 16:17:54,217 - jasper.verilog - Writing verilog for signal mgt_txpostemphasis3
DEBUG - 2020-10-25 16:17:54,217 - jasper.verilog - Writing verilog for signal mgt_txpreemphasis3
DEBUG - 2020-10-25 16:17:54,217 - jasper.verilog - Writing verilog for signal rx_clk_out3
DEBUG - 2020-10-25 16:17:54,217 - jasper.verilog - Writing verilog for signal rx_core_reset_out3
DEBUG - 2020-10-25 16:17:54,217 - jasper.verilog - Writing verilog for signal rx_serdes_reset3
DEBUG - 2020-10-25 16:17:54,217 - jasper.verilog - Writing verilog for signal stat_rx_block_lock3
DEBUG - 2020-10-25 16:17:54,218 - jasper.verilog - Writing verilog for signal tx_core_reset_out3
DEBUG - 2020-10-25 16:17:54,218 - jasper.verilog - Writing verilog for signal tx_mii_clk3
DEBUG - 2020-10-25 16:17:54,218 - jasper.verilog - Writing verilog for signal xgmii_rxc3
DEBUG - 2020-10-25 16:17:54,218 - jasper.verilog - Writing verilog for signal xgmii_rxd3
DEBUG - 2020-10-25 16:17:54,218 - jasper.verilog - Writing verilog for signal xgmii_txc3
DEBUG - 2020-10-25 16:17:54,218 - jasper.verilog - Writing verilog for signal xgmii_txd3
DEBUG - 2020-10-25 16:17:54,218 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_led_rx
DEBUG - 2020-10-25 16:17:54,218 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_led_tx
DEBUG - 2020-10-25 16:17:54,218 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_led_up
DEBUG - 2020-10-25 16:17:54,218 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rst
DEBUG - 2020-10-25 16:17:54,218 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_ack
DEBUG - 2020-10-25 16:17:54,218 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_bad_frame
DEBUG - 2020-10-25 16:17:54,218 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_data
DEBUG - 2020-10-25 16:17:54,218 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_end_of_frame
DEBUG - 2020-10-25 16:17:54,218 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun
DEBUG - 2020-10-25 16:17:54,218 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun_ack
DEBUG - 2020-10-25 16:17:54,218 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_source_ip
DEBUG - 2020-10-25 16:17:54,218 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_source_port
DEBUG - 2020-10-25 16:17:54,218 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_rx_valid
DEBUG - 2020-10-25 16:17:54,218 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_tx_afull
DEBUG - 2020-10-25 16:17:54,218 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_tx_data
DEBUG - 2020-10-25 16:17:54,218 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_ip
DEBUG - 2020-10-25 16:17:54,218 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_port
DEBUG - 2020-10-25 16:17:54,218 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_tx_end_of_frame
DEBUG - 2020-10-25 16:17:54,218 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_tx_overflow
DEBUG - 2020-10-25 16:17:54,219 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_tx_valid
DEBUG - 2020-10-25 16:17:54,219 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_wb_cyc
DEBUG - 2020-10-25 16:17:54,219 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_wb_stb
DEBUG - 2020-10-25 16:17:54,219 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1_wb_we
DEBUG - 2020-10-25 16:17:54,219 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1wb_ack
DEBUG - 2020-10-25 16:17:54,219 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1wb_adr
DEBUG - 2020-10-25 16:17:54,219 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1wb_dat_i
DEBUG - 2020-10-25 16:17:54,219 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1wb_dat_o
DEBUG - 2020-10-25 16:17:54,219 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1wb_err
DEBUG - 2020-10-25 16:17:54,219 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1wb_rst
DEBUG - 2020-10-25 16:17:54,219 - jasper.verilog - Writing verilog for signal zcu111_tengbe_tx_rx_direct_gbe1wb_sel
DEBUG - 2020-10-25 16:17:54,219 - jasper.verilog - Writing verilog for signal user_clk
DEBUG - 2020-10-25 16:17:54,219 - jasper.verilog - Writing verilog for signal user_clk180
DEBUG - 2020-10-25 16:17:54,219 - jasper.verilog - Writing verilog for signal user_clk270
DEBUG - 2020-10-25 16:17:54,219 - jasper.verilog - Writing verilog for signal user_clk90
DEBUG - 2020-10-25 16:17:54,219 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_araddr
DEBUG - 2020-10-25 16:17:54,219 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_arprot
DEBUG - 2020-10-25 16:17:54,219 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_arready
DEBUG - 2020-10-25 16:17:54,219 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_arvalid
DEBUG - 2020-10-25 16:17:54,219 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_awaddr
DEBUG - 2020-10-25 16:17:54,219 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_awprot
DEBUG - 2020-10-25 16:17:54,219 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_awready
DEBUG - 2020-10-25 16:17:54,219 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_awvalid
DEBUG - 2020-10-25 16:17:54,219 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_bready
DEBUG - 2020-10-25 16:17:54,220 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_bresp
DEBUG - 2020-10-25 16:17:54,220 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_bvalid
DEBUG - 2020-10-25 16:17:54,220 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_rdata
DEBUG - 2020-10-25 16:17:54,220 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_rready
DEBUG - 2020-10-25 16:17:54,220 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_rresp
DEBUG - 2020-10-25 16:17:54,220 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_rvalid
DEBUG - 2020-10-25 16:17:54,220 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_wdata
DEBUG - 2020-10-25 16:17:54,220 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_wready
DEBUG - 2020-10-25 16:17:54,220 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_wstrb
DEBUG - 2020-10-25 16:17:54,220 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_wvalid
DEBUG - 2020-10-25 16:17:54,220 - jasper.verilog - Writing verilog for signal M_AXI_araddr
DEBUG - 2020-10-25 16:17:54,220 - jasper.verilog - Writing verilog for signal M_AXI_arprot
DEBUG - 2020-10-25 16:17:54,220 - jasper.verilog - Writing verilog for signal M_AXI_arready
DEBUG - 2020-10-25 16:17:54,220 - jasper.verilog - Writing verilog for signal M_AXI_arvalid
DEBUG - 2020-10-25 16:17:54,220 - jasper.verilog - Writing verilog for signal M_AXI_awaddr
DEBUG - 2020-10-25 16:17:54,220 - jasper.verilog - Writing verilog for signal M_AXI_awprot
DEBUG - 2020-10-25 16:17:54,220 - jasper.verilog - Writing verilog for signal M_AXI_awready
DEBUG - 2020-10-25 16:17:54,220 - jasper.verilog - Writing verilog for signal M_AXI_awvalid
DEBUG - 2020-10-25 16:17:54,220 - jasper.verilog - Writing verilog for signal M_AXI_bready
DEBUG - 2020-10-25 16:17:54,220 - jasper.verilog - Writing verilog for signal M_AXI_bresp
DEBUG - 2020-10-25 16:17:54,220 - jasper.verilog - Writing verilog for signal M_AXI_bvalid
DEBUG - 2020-10-25 16:17:54,220 - jasper.verilog - Writing verilog for signal M_AXI_rdata
DEBUG - 2020-10-25 16:17:54,220 - jasper.verilog - Writing verilog for signal M_AXI_rready
DEBUG - 2020-10-25 16:17:54,220 - jasper.verilog - Writing verilog for signal M_AXI_rresp
DEBUG - 2020-10-25 16:17:54,220 - jasper.verilog - Writing verilog for signal M_AXI_rvalid
DEBUG - 2020-10-25 16:17:54,221 - jasper.verilog - Writing verilog for signal M_AXI_wdata
DEBUG - 2020-10-25 16:17:54,221 - jasper.verilog - Writing verilog for signal M_AXI_wready
DEBUG - 2020-10-25 16:17:54,221 - jasper.verilog - Writing verilog for signal M_AXI_wstrb
DEBUG - 2020-10-25 16:17:54,221 - jasper.verilog - Writing verilog for signal M_AXI_wvalid
DEBUG - 2020-10-25 16:17:54,221 - jasper.verilog - Writing verilog for signal axil_rst
DEBUG - 2020-10-25 16:17:54,221 - jasper.verilog - Writing verilog for signal sys_clk
DEBUG - 2020-10-25 16:17:54,221 - jasper.verilog - Writing verilog for signal sys_clk180
DEBUG - 2020-10-25 16:17:54,221 - jasper.verilog - Writing verilog for signal sys_clk270
DEBUG - 2020-10-25 16:17:54,221 - jasper.verilog - Writing verilog for signal sys_clk90
INFO - 2020-10-25 16:17:54,222 - jasper.toolflow - Dumping pickle of top-level Verilog module
INFO - 2020-10-25 16:17:54,224 - jasper.toolflow - Extracting constraints from peripherals
DEBUG - 2020-10-25 16:17:54,224 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2020-10-25 16:17:54,224 - jasper.toolflow.constraints -   portname: ref_clk_p0
DEBUG - 2020-10-25 16:17:54,224 - jasper.toolflow.constraints -   iogroup: eth_clk_p
DEBUG - 2020-10-25 16:17:54,224 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2020-10-25 16:17:54,224 - jasper.toolflow.constraints -   iogroup_index: 0
DEBUG - 2020-10-25 16:17:54,224 - jasper.toolflow.constraints -   loc: None
DEBUG - 2020-10-25 16:17:54,224 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2020-10-25 16:17:54,224 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2020-10-25 16:17:54,224 - jasper.toolflow.constraints -   portname: ref_clk_n0
DEBUG - 2020-10-25 16:17:54,225 - jasper.toolflow.constraints -   iogroup: eth_clk_n
DEBUG - 2020-10-25 16:17:54,225 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2020-10-25 16:17:54,225 - jasper.toolflow.constraints -   iogroup_index: 0
DEBUG - 2020-10-25 16:17:54,225 - jasper.toolflow.constraints -   loc: None
DEBUG - 2020-10-25 16:17:54,225 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2020-10-25 16:17:54,225 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2020-10-25 16:17:54,225 - jasper.toolflow.constraints -   portname: mgt_tx_p0
DEBUG - 2020-10-25 16:17:54,225 - jasper.toolflow.constraints -   iogroup: mgt_tx_p
DEBUG - 2020-10-25 16:17:54,225 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2020-10-25 16:17:54,225 - jasper.toolflow.constraints -   iogroup_index: 0
DEBUG - 2020-10-25 16:17:54,225 - jasper.toolflow.constraints -   loc: None
DEBUG - 2020-10-25 16:17:54,225 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2020-10-25 16:17:54,225 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2020-10-25 16:17:54,225 - jasper.toolflow.constraints -   portname: mgt_tx_n0
DEBUG - 2020-10-25 16:17:54,225 - jasper.toolflow.constraints -   iogroup: mgt_tx_n
DEBUG - 2020-10-25 16:17:54,225 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2020-10-25 16:17:54,225 - jasper.toolflow.constraints -   iogroup_index: 0
DEBUG - 2020-10-25 16:17:54,225 - jasper.toolflow.constraints -   loc: None
DEBUG - 2020-10-25 16:17:54,225 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2020-10-25 16:17:54,225 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2020-10-25 16:17:54,225 - jasper.toolflow.constraints -   portname: mgt_rx_p0
DEBUG - 2020-10-25 16:17:54,225 - jasper.toolflow.constraints -   iogroup: mgt_rx_p
DEBUG - 2020-10-25 16:17:54,225 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2020-10-25 16:17:54,225 - jasper.toolflow.constraints -   iogroup_index: 0
DEBUG - 2020-10-25 16:17:54,226 - jasper.toolflow.constraints -   loc: None
DEBUG - 2020-10-25 16:17:54,226 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2020-10-25 16:17:54,226 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2020-10-25 16:17:54,226 - jasper.toolflow.constraints -   portname: mgt_rx_n0
DEBUG - 2020-10-25 16:17:54,226 - jasper.toolflow.constraints -   iogroup: mgt_rx_n
DEBUG - 2020-10-25 16:17:54,226 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2020-10-25 16:17:54,226 - jasper.toolflow.constraints -   iogroup_index: 0
DEBUG - 2020-10-25 16:17:54,226 - jasper.toolflow.constraints -   loc: None
DEBUG - 2020-10-25 16:17:54,226 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2020-10-25 16:17:54,226 - jasper.toolflow.constraints - New clock constraint
DEBUG - 2020-10-25 16:17:54,226 - jasper.toolflow.constraints - clock signal: ref_clk_p0
DEBUG - 2020-10-25 16:17:54,226 - jasper.toolflow.constraints - name: ethclk0
DEBUG - 2020-10-25 16:17:54,226 - jasper.toolflow.constraints - freq: 156.25
DEBUG - 2020-10-25 16:17:54,226 - jasper.toolflow.constraints - period: None
DEBUG - 2020-10-25 16:17:54,226 - jasper.toolflow.constraints - port_en: True
DEBUG - 2020-10-25 16:17:54,226 - jasper.toolflow.constraints - waveform_min: 0.0
DEBUG - 2020-10-25 16:17:54,226 - jasper.toolflow.constraints - waveform_max: None
DEBUG - 2020-10-25 16:17:54,226 - jasper.toolflow.constraints - virtual_en: False
DEBUG - 2020-10-25 16:17:54,226 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2020-10-25 16:17:54,226 - jasper.toolflow.constraints -   portname: ref_clk_p0
DEBUG - 2020-10-25 16:17:54,226 - jasper.toolflow.constraints -   iogroup: eth_clk_p
DEBUG - 2020-10-25 16:17:54,226 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2020-10-25 16:17:54,226 - jasper.toolflow.constraints -   iogroup_index: 0
DEBUG - 2020-10-25 16:17:54,226 - jasper.toolflow.constraints -   loc: None
DEBUG - 2020-10-25 16:17:54,226 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2020-10-25 16:17:54,227 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2020-10-25 16:17:54,227 - jasper.toolflow.constraints -   portname: ref_clk_n0
DEBUG - 2020-10-25 16:17:54,227 - jasper.toolflow.constraints -   iogroup: eth_clk_n
DEBUG - 2020-10-25 16:17:54,227 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2020-10-25 16:17:54,227 - jasper.toolflow.constraints -   iogroup_index: 0
DEBUG - 2020-10-25 16:17:54,227 - jasper.toolflow.constraints -   loc: None
DEBUG - 2020-10-25 16:17:54,227 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2020-10-25 16:17:54,227 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2020-10-25 16:17:54,227 - jasper.toolflow.constraints -   portname: mgt_tx_p3
DEBUG - 2020-10-25 16:17:54,227 - jasper.toolflow.constraints -   iogroup: mgt_tx_p
DEBUG - 2020-10-25 16:17:54,227 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2020-10-25 16:17:54,227 - jasper.toolflow.constraints -   iogroup_index: 3
DEBUG - 2020-10-25 16:17:54,227 - jasper.toolflow.constraints -   loc: None
DEBUG - 2020-10-25 16:17:54,227 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2020-10-25 16:17:54,227 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2020-10-25 16:17:54,227 - jasper.toolflow.constraints -   portname: mgt_tx_n3
DEBUG - 2020-10-25 16:17:54,227 - jasper.toolflow.constraints -   iogroup: mgt_tx_n
DEBUG - 2020-10-25 16:17:54,227 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2020-10-25 16:17:54,227 - jasper.toolflow.constraints -   iogroup_index: 3
DEBUG - 2020-10-25 16:17:54,227 - jasper.toolflow.constraints -   loc: None
DEBUG - 2020-10-25 16:17:54,227 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2020-10-25 16:17:54,227 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2020-10-25 16:17:54,227 - jasper.toolflow.constraints -   portname: mgt_rx_p3
DEBUG - 2020-10-25 16:17:54,227 - jasper.toolflow.constraints -   iogroup: mgt_rx_p
DEBUG - 2020-10-25 16:17:54,227 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2020-10-25 16:17:54,227 - jasper.toolflow.constraints -   iogroup_index: 3
DEBUG - 2020-10-25 16:17:54,227 - jasper.toolflow.constraints -   loc: None
DEBUG - 2020-10-25 16:17:54,228 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2020-10-25 16:17:54,228 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2020-10-25 16:17:54,228 - jasper.toolflow.constraints -   portname: mgt_rx_n3
DEBUG - 2020-10-25 16:17:54,228 - jasper.toolflow.constraints -   iogroup: mgt_rx_n
DEBUG - 2020-10-25 16:17:54,228 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2020-10-25 16:17:54,228 - jasper.toolflow.constraints -   iogroup_index: 3
DEBUG - 2020-10-25 16:17:54,228 - jasper.toolflow.constraints -   loc: None
DEBUG - 2020-10-25 16:17:54,228 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2020-10-25 16:17:54,228 - jasper.toolflow.constraints - New clock constraint
DEBUG - 2020-10-25 16:17:54,228 - jasper.toolflow.constraints - clock signal: ref_clk_p0
DEBUG - 2020-10-25 16:17:54,228 - jasper.toolflow.constraints - name: ethclk0
DEBUG - 2020-10-25 16:17:54,228 - jasper.toolflow.constraints - freq: 156.25
DEBUG - 2020-10-25 16:17:54,228 - jasper.toolflow.constraints - period: None
DEBUG - 2020-10-25 16:17:54,228 - jasper.toolflow.constraints - port_en: True
DEBUG - 2020-10-25 16:17:54,228 - jasper.toolflow.constraints - waveform_min: 0.0
DEBUG - 2020-10-25 16:17:54,228 - jasper.toolflow.constraints - waveform_max: None
DEBUG - 2020-10-25 16:17:54,228 - jasper.toolflow.constraints - virtual_en: False
DEBUG - 2020-10-25 16:17:54,228 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2020-10-25 16:17:54,228 - jasper.toolflow.constraints -   portname: zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext
DEBUG - 2020-10-25 16:17:54,228 - jasper.toolflow.constraints -   iogroup: led
DEBUG - 2020-10-25 16:17:54,228 - jasper.toolflow.constraints -   port_index: [0]
DEBUG - 2020-10-25 16:17:54,228 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2020-10-25 16:17:54,228 - jasper.toolflow.constraints -   loc: None
DEBUG - 2020-10-25 16:17:54,228 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2020-10-25 16:17:54,228 - jasper.toolflow.constraints - New set max delay constraint
DEBUG - 2020-10-25 16:17:54,228 - jasper.toolflow.constraints - source path: None
DEBUG - 2020-10-25 16:17:54,229 - jasper.toolflow.constraints - destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[*]}]
DEBUG - 2020-10-25 16:17:54,229 - jasper.toolflow.constraints - constraint delay: 1.0
DEBUG - 2020-10-25 16:17:54,229 - jasper.toolflow.constraints - New set max delay constraint
DEBUG - 2020-10-25 16:17:54,229 - jasper.toolflow.constraints - source path: None
DEBUG - 2020-10-25 16:17:54,229 - jasper.toolflow.constraints - destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[*]}]
DEBUG - 2020-10-25 16:17:54,229 - jasper.toolflow.constraints - constraint delay: 1.0
DEBUG - 2020-10-25 16:17:54,229 - jasper.toolflow.constraints - New false path constraint
DEBUG - 2020-10-25 16:17:54,229 - jasper.toolflow.constraints - source path: None
DEBUG - 2020-10-25 16:17:54,229 - jasper.toolflow.constraints - destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[*]}]
DEBUG - 2020-10-25 16:17:54,229 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2020-10-25 16:17:54,229 - jasper.toolflow.constraints -   portname: zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext
DEBUG - 2020-10-25 16:17:54,229 - jasper.toolflow.constraints -   iogroup: led
DEBUG - 2020-10-25 16:17:54,229 - jasper.toolflow.constraints -   port_index: [0]
DEBUG - 2020-10-25 16:17:54,229 - jasper.toolflow.constraints -   iogroup_index: [1]
DEBUG - 2020-10-25 16:17:54,229 - jasper.toolflow.constraints -   loc: None
DEBUG - 2020-10-25 16:17:54,229 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2020-10-25 16:17:54,229 - jasper.toolflow.constraints - New set max delay constraint
DEBUG - 2020-10-25 16:17:54,229 - jasper.toolflow.constraints - source path: None
DEBUG - 2020-10-25 16:17:54,229 - jasper.toolflow.constraints - destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[*]}]
DEBUG - 2020-10-25 16:17:54,229 - jasper.toolflow.constraints - constraint delay: 1.0
DEBUG - 2020-10-25 16:17:54,229 - jasper.toolflow.constraints - New set max delay constraint
DEBUG - 2020-10-25 16:17:54,229 - jasper.toolflow.constraints - source path: None
DEBUG - 2020-10-25 16:17:54,229 - jasper.toolflow.constraints - destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[*]}]
DEBUG - 2020-10-25 16:17:54,229 - jasper.toolflow.constraints - constraint delay: 1.0
DEBUG - 2020-10-25 16:17:54,230 - jasper.toolflow.constraints - New false path constraint
DEBUG - 2020-10-25 16:17:54,230 - jasper.toolflow.constraints - source path: None
DEBUG - 2020-10-25 16:17:54,230 - jasper.toolflow.constraints - destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[*]}]
DEBUG - 2020-10-25 16:17:54,230 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2020-10-25 16:17:54,230 - jasper.toolflow.constraints -   portname: zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext
DEBUG - 2020-10-25 16:17:54,230 - jasper.toolflow.constraints -   iogroup: led
DEBUG - 2020-10-25 16:17:54,230 - jasper.toolflow.constraints -   port_index: [0]
DEBUG - 2020-10-25 16:17:54,230 - jasper.toolflow.constraints -   iogroup_index: [2]
DEBUG - 2020-10-25 16:17:54,230 - jasper.toolflow.constraints -   loc: None
DEBUG - 2020-10-25 16:17:54,230 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2020-10-25 16:17:54,230 - jasper.toolflow.constraints - New set max delay constraint
DEBUG - 2020-10-25 16:17:54,230 - jasper.toolflow.constraints - source path: None
DEBUG - 2020-10-25 16:17:54,230 - jasper.toolflow.constraints - destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[*]}]
DEBUG - 2020-10-25 16:17:54,230 - jasper.toolflow.constraints - constraint delay: 1.0
DEBUG - 2020-10-25 16:17:54,230 - jasper.toolflow.constraints - New set max delay constraint
DEBUG - 2020-10-25 16:17:54,230 - jasper.toolflow.constraints - source path: None
DEBUG - 2020-10-25 16:17:54,230 - jasper.toolflow.constraints - destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[*]}]
DEBUG - 2020-10-25 16:17:54,230 - jasper.toolflow.constraints - constraint delay: 1.0
DEBUG - 2020-10-25 16:17:54,230 - jasper.toolflow.constraints - New false path constraint
DEBUG - 2020-10-25 16:17:54,230 - jasper.toolflow.constraints - source path: None
DEBUG - 2020-10-25 16:17:54,230 - jasper.toolflow.constraints - destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[*]}]
DEBUG - 2020-10-25 16:17:54,230 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2020-10-25 16:17:54,230 - jasper.toolflow.constraints -   portname: zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext
DEBUG - 2020-10-25 16:17:54,230 - jasper.toolflow.constraints -   iogroup: led
DEBUG - 2020-10-25 16:17:54,230 - jasper.toolflow.constraints -   port_index: [0]
DEBUG - 2020-10-25 16:17:54,230 - jasper.toolflow.constraints -   iogroup_index: [3]
DEBUG - 2020-10-25 16:17:54,231 - jasper.toolflow.constraints -   loc: None
DEBUG - 2020-10-25 16:17:54,231 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2020-10-25 16:17:54,231 - jasper.toolflow.constraints - New set max delay constraint
DEBUG - 2020-10-25 16:17:54,231 - jasper.toolflow.constraints - source path: None
DEBUG - 2020-10-25 16:17:54,231 - jasper.toolflow.constraints - destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[*]}]
DEBUG - 2020-10-25 16:17:54,231 - jasper.toolflow.constraints - constraint delay: 1.0
DEBUG - 2020-10-25 16:17:54,231 - jasper.toolflow.constraints - New set max delay constraint
DEBUG - 2020-10-25 16:17:54,231 - jasper.toolflow.constraints - source path: None
DEBUG - 2020-10-25 16:17:54,231 - jasper.toolflow.constraints - destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[*]}]
DEBUG - 2020-10-25 16:17:54,231 - jasper.toolflow.constraints - constraint delay: 1.0
DEBUG - 2020-10-25 16:17:54,231 - jasper.toolflow.constraints - New false path constraint
DEBUG - 2020-10-25 16:17:54,231 - jasper.toolflow.constraints - source path: None
DEBUG - 2020-10-25 16:17:54,231 - jasper.toolflow.constraints - destination path: [get_ports {zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[*]}]
DEBUG - 2020-10-25 16:17:54,231 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2020-10-25 16:17:54,231 - jasper.toolflow.constraints -   portname: clk_128_p
DEBUG - 2020-10-25 16:17:54,231 - jasper.toolflow.constraints -   iogroup: clk_128_p
DEBUG - 2020-10-25 16:17:54,231 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2020-10-25 16:17:54,231 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2020-10-25 16:17:54,231 - jasper.toolflow.constraints -   loc: None
DEBUG - 2020-10-25 16:17:54,231 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2020-10-25 16:17:54,231 - jasper.toolflow.constraints - New clock constraint
DEBUG - 2020-10-25 16:17:54,231 - jasper.toolflow.constraints - clock signal: clk_128_p
DEBUG - 2020-10-25 16:17:54,231 - jasper.toolflow.constraints - name: clk_128_p
DEBUG - 2020-10-25 16:17:54,231 - jasper.toolflow.constraints - freq: None
DEBUG - 2020-10-25 16:17:54,231 - jasper.toolflow.constraints - period: 7.8125
DEBUG - 2020-10-25 16:17:54,231 - jasper.toolflow.constraints - port_en: True
DEBUG - 2020-10-25 16:17:54,232 - jasper.toolflow.constraints - waveform_min: 0.0
DEBUG - 2020-10-25 16:17:54,232 - jasper.toolflow.constraints - waveform_max: 3.90625
DEBUG - 2020-10-25 16:17:54,232 - jasper.toolflow.constraints - virtual_en: False
DEBUG - 2020-10-25 16:17:54,232 - jasper.toolflow.constraints - New clock group constraint
DEBUG - 2020-10-25 16:17:54,232 - jasper.toolflow.constraints - clock name group 1: -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]
DEBUG - 2020-10-25 16:17:54,232 - jasper.toolflow.constraints - clock name group 2: -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]
DEBUG - 2020-10-25 16:17:54,232 - jasper.toolflow.constraints - clock domain relationship: asynchronous
DEBUG - 2020-10-25 16:17:54,232 - jasper.toolflow.constraints - New clock group constraint
DEBUG - 2020-10-25 16:17:54,232 - jasper.toolflow.constraints - clock name group 1: -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]
DEBUG - 2020-10-25 16:17:54,232 - jasper.toolflow.constraints - clock name group 2: -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]
DEBUG - 2020-10-25 16:17:54,232 - jasper.toolflow.constraints - clock domain relationship: asynchronous
INFO - 2020-10-25 16:17:54,232 - jasper.toolflow - Generating physical constraints
DEBUG - 2020-10-25 16:17:54,232 - jasper.toolflow.constraints - Attempting to get physical constraints for port ref_clk_p0 on eth_clk_p 
DEBUG - 2020-10-25 16:17:54,232 - jasper.toolflow.constraints - Setting pin loc: ref_clk_p0 Y31
DEBUG - 2020-10-25 16:17:54,232 - jasper.toolflow.constraints - Setting pin iostd: ref_clk_p0 None
DEBUG - 2020-10-25 16:17:54,232 - jasper.toolflow.constraints - Attempting to get physical constraints for port ref_clk_n0 on eth_clk_n 
DEBUG - 2020-10-25 16:17:54,232 - jasper.toolflow.constraints - Setting pin loc: ref_clk_n0 Y32
DEBUG - 2020-10-25 16:17:54,232 - jasper.toolflow.constraints - Setting pin iostd: ref_clk_n0 None
DEBUG - 2020-10-25 16:17:54,232 - jasper.toolflow.constraints - Attempting to get physical constraints for port mgt_tx_p0 on mgt_tx_p 
DEBUG - 2020-10-25 16:17:54,232 - jasper.toolflow.constraints - Setting pin loc: mgt_tx_p0 Y35
DEBUG - 2020-10-25 16:17:54,232 - jasper.toolflow.constraints - Setting pin iostd: mgt_tx_p0 None
DEBUG - 2020-10-25 16:17:54,232 - jasper.toolflow.constraints - Attempting to get physical constraints for port mgt_tx_n0 on mgt_tx_n 
DEBUG - 2020-10-25 16:17:54,232 - jasper.toolflow.constraints - Setting pin loc: mgt_tx_n0 Y36
DEBUG - 2020-10-25 16:17:54,232 - jasper.toolflow.constraints - Setting pin iostd: mgt_tx_n0 None
DEBUG - 2020-10-25 16:17:54,233 - jasper.toolflow.constraints - Attempting to get physical constraints for port mgt_rx_p0 on mgt_rx_p 
DEBUG - 2020-10-25 16:17:54,233 - jasper.toolflow.constraints - Setting pin loc: mgt_rx_p0 AA38
DEBUG - 2020-10-25 16:17:54,233 - jasper.toolflow.constraints - Setting pin iostd: mgt_rx_p0 None
DEBUG - 2020-10-25 16:17:54,233 - jasper.toolflow.constraints - Attempting to get physical constraints for port mgt_rx_n0 on mgt_rx_n 
DEBUG - 2020-10-25 16:17:54,233 - jasper.toolflow.constraints - Setting pin loc: mgt_rx_n0 AA39
DEBUG - 2020-10-25 16:17:54,233 - jasper.toolflow.constraints - Setting pin iostd: mgt_rx_n0 None
DEBUG - 2020-10-25 16:17:54,233 - jasper.toolflow.constraints - Attempting to get physical constraints for port ref_clk_p0 on eth_clk_p 
DEBUG - 2020-10-25 16:17:54,233 - jasper.toolflow.constraints - Setting pin loc: ref_clk_p0 Y31
DEBUG - 2020-10-25 16:17:54,233 - jasper.toolflow.constraints - Setting pin iostd: ref_clk_p0 None
DEBUG - 2020-10-25 16:17:54,233 - jasper.toolflow.constraints - Attempting to get physical constraints for port ref_clk_n0 on eth_clk_n 
DEBUG - 2020-10-25 16:17:54,233 - jasper.toolflow.constraints - Setting pin loc: ref_clk_n0 Y32
DEBUG - 2020-10-25 16:17:54,233 - jasper.toolflow.constraints - Setting pin iostd: ref_clk_n0 None
DEBUG - 2020-10-25 16:17:54,233 - jasper.toolflow.constraints - Attempting to get physical constraints for port mgt_tx_p3 on mgt_tx_p 
DEBUG - 2020-10-25 16:17:54,233 - jasper.toolflow.constraints - Setting pin loc: mgt_tx_p3 R33
DEBUG - 2020-10-25 16:17:54,233 - jasper.toolflow.constraints - Setting pin iostd: mgt_tx_p3 None
DEBUG - 2020-10-25 16:17:54,233 - jasper.toolflow.constraints - Attempting to get physical constraints for port mgt_tx_n3 on mgt_tx_n 
DEBUG - 2020-10-25 16:17:54,233 - jasper.toolflow.constraints - Setting pin loc: mgt_tx_n3 R34
DEBUG - 2020-10-25 16:17:54,233 - jasper.toolflow.constraints - Setting pin iostd: mgt_tx_n3 None
DEBUG - 2020-10-25 16:17:54,233 - jasper.toolflow.constraints - Attempting to get physical constraints for port mgt_rx_p3 on mgt_rx_p 
DEBUG - 2020-10-25 16:17:54,233 - jasper.toolflow.constraints - Setting pin loc: mgt_rx_p3 R38
DEBUG - 2020-10-25 16:17:54,233 - jasper.toolflow.constraints - Setting pin iostd: mgt_rx_p3 None
DEBUG - 2020-10-25 16:17:54,233 - jasper.toolflow.constraints - Attempting to get physical constraints for port mgt_rx_n3 on mgt_rx_n 
DEBUG - 2020-10-25 16:17:54,233 - jasper.toolflow.constraints - Setting pin loc: mgt_rx_n3 R39
DEBUG - 2020-10-25 16:17:54,233 - jasper.toolflow.constraints - Setting pin iostd: mgt_rx_n3 None
DEBUG - 2020-10-25 16:17:54,233 - jasper.toolflow.constraints - Attempting to get physical constraints for port zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext on led 
DEBUG - 2020-10-25 16:17:54,234 - jasper.toolflow.constraints - Setting pin loc: zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext AR13
DEBUG - 2020-10-25 16:17:54,234 - jasper.toolflow.constraints - Setting pin iostd: zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext LVCMOS18
DEBUG - 2020-10-25 16:17:54,234 - jasper.toolflow.constraints - Attempting to get physical constraints for port zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext on led 
DEBUG - 2020-10-25 16:17:54,234 - jasper.toolflow.constraints - Setting pin loc: zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext AP13
DEBUG - 2020-10-25 16:17:54,234 - jasper.toolflow.constraints - Setting pin iostd: zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext LVCMOS18
DEBUG - 2020-10-25 16:17:54,234 - jasper.toolflow.constraints - Attempting to get physical constraints for port zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext on led 
DEBUG - 2020-10-25 16:17:54,234 - jasper.toolflow.constraints - Setting pin loc: zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext AR16
DEBUG - 2020-10-25 16:17:54,234 - jasper.toolflow.constraints - Setting pin iostd: zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext LVCMOS18
DEBUG - 2020-10-25 16:17:54,234 - jasper.toolflow.constraints - Attempting to get physical constraints for port zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext on led 
DEBUG - 2020-10-25 16:17:54,234 - jasper.toolflow.constraints - Setting pin loc: zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext AP16
DEBUG - 2020-10-25 16:17:54,234 - jasper.toolflow.constraints - Setting pin iostd: zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext LVCMOS18
DEBUG - 2020-10-25 16:17:54,234 - jasper.toolflow.constraints - Attempting to get physical constraints for port clk_128_p on clk_128_p 
DEBUG - 2020-10-25 16:17:54,234 - jasper.toolflow.constraints - Setting pin loc: clk_128_p AL16
DEBUG - 2020-10-25 16:17:54,234 - jasper.toolflow.constraints - Setting pin iostd: clk_128_p LVDS
DEBUG - 2020-10-25 16:17:54,234 - jasper.toolflow - Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.tab
DEBUG - 2020-10-25 16:17:54,234 - jasper.toolflow - Adding core_info.tab entry for gbe0_rxs_ss_bram
DEBUG - 2020-10-25 16:17:54,234 - jasper.toolflow - Adding core_info.tab entry for gbe0_txs_ss_bram
DEBUG - 2020-10-25 16:17:54,234 - jasper.toolflow - Adding core_info.tab entry for gbe1_rxs_ss_bram
DEBUG - 2020-10-25 16:17:54,234 - jasper.toolflow - Adding core_info.tab entry for gbe1_txs_ss_bram
DEBUG - 2020-10-25 16:17:54,234 - jasper.toolflow - Adding core_info.tab entry for gbe0
DEBUG - 2020-10-25 16:17:54,234 - jasper.toolflow - Adding core_info.tab entry for gbe1
DEBUG - 2020-10-25 16:17:54,234 - jasper.toolflow - Adding core_info.tab entry for tx_snapshot_ss_bram
DEBUG - 2020-10-25 16:17:54,235 - jasper.toolflow - Adding core_info.tab entry for dest_ip
DEBUG - 2020-10-25 16:17:54,235 - jasper.toolflow - Adding core_info.tab entry for dest_port
DEBUG - 2020-10-25 16:17:54,235 - jasper.toolflow - Adding core_info.tab entry for gbe0_rxbadctr
DEBUG - 2020-10-25 16:17:54,235 - jasper.toolflow - Adding core_info.tab entry for gbe0_rxctr
DEBUG - 2020-10-25 16:17:54,235 - jasper.toolflow - Adding core_info.tab entry for gbe0_rxeofctr
DEBUG - 2020-10-25 16:17:54,235 - jasper.toolflow - Adding core_info.tab entry for gbe0_rxofctr
DEBUG - 2020-10-25 16:17:54,235 - jasper.toolflow - Adding core_info.tab entry for gbe0_rxs_ss_ctrl
DEBUG - 2020-10-25 16:17:54,235 - jasper.toolflow - Adding core_info.tab entry for gbe0_rxs_ss_status
DEBUG - 2020-10-25 16:17:54,235 - jasper.toolflow - Adding core_info.tab entry for gbe0_rxvldctr
DEBUG - 2020-10-25 16:17:54,235 - jasper.toolflow - Adding core_info.tab entry for gbe0_txctr
DEBUG - 2020-10-25 16:17:54,235 - jasper.toolflow - Adding core_info.tab entry for gbe0_txfullctr
DEBUG - 2020-10-25 16:17:54,235 - jasper.toolflow - Adding core_info.tab entry for gbe0_txofctr
DEBUG - 2020-10-25 16:17:54,235 - jasper.toolflow - Adding core_info.tab entry for gbe0_txs_ss_ctrl
DEBUG - 2020-10-25 16:17:54,235 - jasper.toolflow - Adding core_info.tab entry for gbe0_txs_ss_status
DEBUG - 2020-10-25 16:17:54,235 - jasper.toolflow - Adding core_info.tab entry for gbe0_txvldctr
DEBUG - 2020-10-25 16:17:54,235 - jasper.toolflow - Adding core_info.tab entry for gbe0_linkup
DEBUG - 2020-10-25 16:17:54,235 - jasper.toolflow - Adding core_info.tab entry for gbe0_tx_cnt
DEBUG - 2020-10-25 16:17:54,235 - jasper.toolflow - Adding core_info.tab entry for gbe1_rxbadctr
DEBUG - 2020-10-25 16:17:54,235 - jasper.toolflow - Adding core_info.tab entry for gbe1_rxctr
DEBUG - 2020-10-25 16:17:54,235 - jasper.toolflow - Adding core_info.tab entry for gbe1_rxeofctr
DEBUG - 2020-10-25 16:17:54,235 - jasper.toolflow - Adding core_info.tab entry for gbe1_rxofctr
DEBUG - 2020-10-25 16:17:54,235 - jasper.toolflow - Adding core_info.tab entry for gbe1_rxs_ss_ctrl
DEBUG - 2020-10-25 16:17:54,235 - jasper.toolflow - Adding core_info.tab entry for gbe1_rxs_ss_status
DEBUG - 2020-10-25 16:17:54,235 - jasper.toolflow - Adding core_info.tab entry for gbe1_rxvldctr
DEBUG - 2020-10-25 16:17:54,235 - jasper.toolflow - Adding core_info.tab entry for gbe1_txctr
DEBUG - 2020-10-25 16:17:54,236 - jasper.toolflow - Adding core_info.tab entry for gbe1_txfullctr
DEBUG - 2020-10-25 16:17:54,236 - jasper.toolflow - Adding core_info.tab entry for gbe1_txofctr
DEBUG - 2020-10-25 16:17:54,236 - jasper.toolflow - Adding core_info.tab entry for gbe1_txs_ss_ctrl
DEBUG - 2020-10-25 16:17:54,236 - jasper.toolflow - Adding core_info.tab entry for gbe1_txs_ss_status
DEBUG - 2020-10-25 16:17:54,236 - jasper.toolflow - Adding core_info.tab entry for gbe1_txvldctr
DEBUG - 2020-10-25 16:17:54,236 - jasper.toolflow - Adding core_info.tab entry for gbe1_linkup
DEBUG - 2020-10-25 16:17:54,236 - jasper.toolflow - Adding core_info.tab entry for gbe1_rx_frame_cnt
DEBUG - 2020-10-25 16:17:54,236 - jasper.toolflow - Adding core_info.tab entry for pkt_sim_enable
DEBUG - 2020-10-25 16:17:54,236 - jasper.toolflow - Adding core_info.tab entry for pkt_sim_payload_len
DEBUG - 2020-10-25 16:17:54,236 - jasper.toolflow - Adding core_info.tab entry for pkt_sim_period
DEBUG - 2020-10-25 16:17:54,236 - jasper.toolflow - Adding core_info.tab entry for rst
DEBUG - 2020-10-25 16:17:54,236 - jasper.toolflow - Adding core_info.tab entry for rx_bad_frame
DEBUG - 2020-10-25 16:17:54,236 - jasper.toolflow - Adding core_info.tab entry for rx_end_of_frame
DEBUG - 2020-10-25 16:17:54,236 - jasper.toolflow - Adding core_info.tab entry for rx_source_ip
DEBUG - 2020-10-25 16:17:54,236 - jasper.toolflow - Adding core_info.tab entry for rx_source_port
DEBUG - 2020-10-25 16:17:54,236 - jasper.toolflow - Adding core_info.tab entry for tx_snapshot_ss_ctrl
DEBUG - 2020-10-25 16:17:54,236 - jasper.toolflow - Adding core_info.tab entry for tx_snapshot_ss_status
DEBUG - 2020-10-25 16:17:54,236 - jasper.toolflow - Adding core_info.tab entry for sys_block
DEBUG - 2020-10-25 16:17:54,236 - jasper.toolflow - Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.tab
DEBUG - 2020-10-25 16:17:54,236 - jasper.toolflow - Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.jam.tab
DEBUG - 2020-10-25 16:17:54,236 - jasper.toolflow - Adding core_info.jam.tab entry for gbe0_rxs_ss_bram
DEBUG - 2020-10-25 16:17:54,237 - jasper.toolflow - Adding core_info.jam.tab entry for gbe0_txs_ss_bram
DEBUG - 2020-10-25 16:17:54,237 - jasper.toolflow - Adding core_info.jam.tab entry for gbe1_rxs_ss_bram
DEBUG - 2020-10-25 16:17:54,237 - jasper.toolflow - Adding core_info.jam.tab entry for gbe1_txs_ss_bram
DEBUG - 2020-10-25 16:17:54,237 - jasper.toolflow - Adding core_info.jam.tab entry for gbe0
DEBUG - 2020-10-25 16:17:54,237 - jasper.toolflow - Adding core_info.jam.tab entry for gbe1
DEBUG - 2020-10-25 16:17:54,237 - jasper.toolflow - Adding core_info.jam.tab entry for tx_snapshot_ss_bram
DEBUG - 2020-10-25 16:17:54,237 - jasper.toolflow - Adding core_info.jam.tab entry for dest_ip
DEBUG - 2020-10-25 16:17:54,237 - jasper.toolflow - Adding core_info.jam.tab entry for dest_port
DEBUG - 2020-10-25 16:17:54,237 - jasper.toolflow - Adding core_info.jam.tab entry for gbe0_rxbadctr
DEBUG - 2020-10-25 16:17:54,237 - jasper.toolflow - Adding core_info.jam.tab entry for gbe0_rxctr
DEBUG - 2020-10-25 16:17:54,237 - jasper.toolflow - Adding core_info.jam.tab entry for gbe0_rxeofctr
DEBUG - 2020-10-25 16:17:54,237 - jasper.toolflow - Adding core_info.jam.tab entry for gbe0_rxofctr
DEBUG - 2020-10-25 16:17:54,237 - jasper.toolflow - Adding core_info.jam.tab entry for gbe0_rxs_ss_ctrl
DEBUG - 2020-10-25 16:17:54,237 - jasper.toolflow - Adding core_info.jam.tab entry for gbe0_rxs_ss_status
DEBUG - 2020-10-25 16:17:54,237 - jasper.toolflow - Adding core_info.jam.tab entry for gbe0_rxvldctr
DEBUG - 2020-10-25 16:17:54,237 - jasper.toolflow - Adding core_info.jam.tab entry for gbe0_txctr
DEBUG - 2020-10-25 16:17:54,237 - jasper.toolflow - Adding core_info.jam.tab entry for gbe0_txfullctr
DEBUG - 2020-10-25 16:17:54,237 - jasper.toolflow - Adding core_info.jam.tab entry for gbe0_txofctr
DEBUG - 2020-10-25 16:17:54,237 - jasper.toolflow - Adding core_info.jam.tab entry for gbe0_txs_ss_ctrl
DEBUG - 2020-10-25 16:17:54,237 - jasper.toolflow - Adding core_info.jam.tab entry for gbe0_txs_ss_status
DEBUG - 2020-10-25 16:17:54,237 - jasper.toolflow - Adding core_info.jam.tab entry for gbe0_txvldctr
DEBUG - 2020-10-25 16:17:54,237 - jasper.toolflow - Adding core_info.jam.tab entry for gbe0_linkup
DEBUG - 2020-10-25 16:17:54,237 - jasper.toolflow - Adding core_info.jam.tab entry for gbe0_tx_cnt
DEBUG - 2020-10-25 16:17:54,238 - jasper.toolflow - Adding core_info.jam.tab entry for gbe1_rxbadctr
DEBUG - 2020-10-25 16:17:54,238 - jasper.toolflow - Adding core_info.jam.tab entry for gbe1_rxctr
DEBUG - 2020-10-25 16:17:54,238 - jasper.toolflow - Adding core_info.jam.tab entry for gbe1_rxeofctr
DEBUG - 2020-10-25 16:17:54,238 - jasper.toolflow - Adding core_info.jam.tab entry for gbe1_rxofctr
DEBUG - 2020-10-25 16:17:54,238 - jasper.toolflow - Adding core_info.jam.tab entry for gbe1_rxs_ss_ctrl
DEBUG - 2020-10-25 16:17:54,238 - jasper.toolflow - Adding core_info.jam.tab entry for gbe1_rxs_ss_status
DEBUG - 2020-10-25 16:17:54,238 - jasper.toolflow - Adding core_info.jam.tab entry for gbe1_rxvldctr
DEBUG - 2020-10-25 16:17:54,238 - jasper.toolflow - Adding core_info.jam.tab entry for gbe1_txctr
DEBUG - 2020-10-25 16:17:54,238 - jasper.toolflow - Adding core_info.jam.tab entry for gbe1_txfullctr
DEBUG - 2020-10-25 16:17:54,238 - jasper.toolflow - Adding core_info.jam.tab entry for gbe1_txofctr
DEBUG - 2020-10-25 16:17:54,238 - jasper.toolflow - Adding core_info.jam.tab entry for gbe1_txs_ss_ctrl
DEBUG - 2020-10-25 16:17:54,238 - jasper.toolflow - Adding core_info.jam.tab entry for gbe1_txs_ss_status
DEBUG - 2020-10-25 16:17:54,238 - jasper.toolflow - Adding core_info.jam.tab entry for gbe1_txvldctr
DEBUG - 2020-10-25 16:17:54,238 - jasper.toolflow - Adding core_info.jam.tab entry for gbe1_linkup
DEBUG - 2020-10-25 16:17:54,238 - jasper.toolflow - Adding core_info.jam.tab entry for gbe1_rx_frame_cnt
DEBUG - 2020-10-25 16:17:54,238 - jasper.toolflow - Adding core_info.jam.tab entry for pkt_sim_enable
DEBUG - 2020-10-25 16:17:54,238 - jasper.toolflow - Adding core_info.jam.tab entry for pkt_sim_payload_len
DEBUG - 2020-10-25 16:17:54,238 - jasper.toolflow - Adding core_info.jam.tab entry for pkt_sim_period
DEBUG - 2020-10-25 16:17:54,238 - jasper.toolflow - Adding core_info.jam.tab entry for rst
DEBUG - 2020-10-25 16:17:54,238 - jasper.toolflow - Adding core_info.jam.tab entry for rx_bad_frame
DEBUG - 2020-10-25 16:17:54,238 - jasper.toolflow - Adding core_info.jam.tab entry for rx_end_of_frame
DEBUG - 2020-10-25 16:17:54,238 - jasper.toolflow - Adding core_info.jam.tab entry for rx_source_ip
DEBUG - 2020-10-25 16:17:54,238 - jasper.toolflow - Adding core_info.jam.tab entry for rx_source_port
DEBUG - 2020-10-25 16:17:54,238 - jasper.toolflow - Adding core_info.jam.tab entry for tx_snapshot_ss_ctrl
DEBUG - 2020-10-25 16:17:54,238 - jasper.toolflow - Adding core_info.jam.tab entry for tx_snapshot_ss_status
DEBUG - 2020-10-25 16:17:54,239 - jasper.toolflow - Adding core_info.jam.tab entry for sys_block
DEBUG - 2020-10-25 16:17:54,239 - jasper.toolflow - Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.jam.tab
INFO - 2020-10-25 16:17:54,293 - jasper.toolflow - Carrying out constraints rule check
WARNING - 2020-10-25 16:17:54,293 - jasper.toolflow - Port clk_128_n (instantiated by zcu111: ZCU111) has no constraints!
INFO - 2020-10-25 16:17:54,294 - jasper.toolflow - Constraint rule check complete
DEBUG - 2020-10-25 16:17:54,330 - jasper.toolflow.backend - Adding tcl command: puts "Starting tcl script"
DEBUG - 2020-10-25 16:17:54,331 - jasper.toolflow.backend - Adding tcl command: create_project -f myproj /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/myproj -part xczu28dr-ffvg1517-2-e
DEBUG - 2020-10-25 16:17:54,331 - jasper.toolflow.backend - Adding tcl command: set_property target_language VHDL [current_project]
DEBUG - 2020-10-25 16:17:54,405 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/top.v
DEBUG - 2020-10-25 16:17:54,405 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/top.v
DEBUG - 2020-10-25 16:17:54,406 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
DEBUG - 2020-10-25 16:17:54,406 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
DEBUG - 2020-10-25 16:17:54,406 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_tx.v
DEBUG - 2020-10-25 16:17:54,406 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_tx.v
DEBUG - 2020-10-25 16:17:54,406 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_fifo_ext.xci
DEBUG - 2020-10-25 16:17:54,406 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_fifo_ext.xci
DEBUG - 2020-10-25 16:17:54,406 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/kat_ten_gb_eth.v
DEBUG - 2020-10-25 16:17:54,406 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/kat_ten_gb_eth.v
DEBUG - 2020-10-25 16:17:54,406 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tb
DEBUG - 2020-10-25 16:17:54,406 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tb
DEBUG - 2020-10-25 16:17:54,406 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/ten_gig_eth_mac_UCB.vhd
DEBUG - 2020-10-25 16:17:54,406 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/ten_gig_eth_mac_UCB.vhd
DEBUG - 2020-10-25 16:17:54,406 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/arp_cache.xci
DEBUG - 2020-10-25 16:17:54,406 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/arp_cache.xci
DEBUG - 2020-10-25 16:17:54,406 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_ctrl_fifo.xci
DEBUG - 2020-10-25 16:17:54,406 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_ctrl_fifo.xci
DEBUG - 2020-10-25 16:17:54,406 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_ctrl_fifo.xci
DEBUG - 2020-10-25 16:17:54,406 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_ctrl_fifo.xci
DEBUG - 2020-10-25 16:17:54,406 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/wb_attach.v
DEBUG - 2020-10-25 16:17:54,406 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/wb_attach.v
DEBUG - 2020-10-25 16:17:54,406 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_fifo.xci
DEBUG - 2020-10-25 16:17:54,406 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_fifo.xci
DEBUG - 2020-10-25 16:17:54,406 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_rx.v
DEBUG - 2020-10-25 16:17:54,407 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_rx.v
DEBUG - 2020-10-25 16:17:54,407 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_bram.xci
DEBUG - 2020-10-25 16:17:54,407 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_bram.xci
DEBUG - 2020-10-25 16:17:54,407 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/cpu_buffer.xci
DEBUG - 2020-10-25 16:17:54,407 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/cpu_buffer.xci
DEBUG - 2020-10-25 16:17:54,407 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_dist.xci
DEBUG - 2020-10-25 16:17:54,407 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_dist.xci
DEBUG - 2020-10-25 16:17:54,407 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_phy_ultrascale/tengbaser_phy_ultrascale.xci
DEBUG - 2020-10-25 16:17:54,407 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_phy_ultrascale/tengbaser_phy_ultrascale.xci
DEBUG - 2020-10-25 16:17:54,407 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_phy_ultrascale_reset.v
DEBUG - 2020-10-25 16:17:54,407 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_phy_ultrascale_reset.v
DEBUG - 2020-10-25 16:17:54,407 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_gt_gtye4_common_wrapper.v
DEBUG - 2020-10-25 16:17:54,407 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_gt_gtye4_common_wrapper.v
DEBUG - 2020-10-25 16:17:54,407 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_infrastructure_ultrascale.v
DEBUG - 2020-10-25 16:17:54,407 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_infrastructure_ultrascale.v
DEBUG - 2020-10-25 16:17:54,407 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_clocking_wrapper.v
DEBUG - 2020-10-25 16:17:54,407 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_clocking_wrapper.v
DEBUG - 2020-10-25 16:17:54,407 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/gtwizard_ultrascale_v1_7_gtye4_common.v
DEBUG - 2020-10-25 16:17:54,407 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/gtwizard_ultrascale_v1_7_gtye4_common.v
DEBUG - 2020-10-25 16:17:54,407 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_common_wrapper.v
DEBUG - 2020-10-25 16:17:54,407 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_common_wrapper.v
DEBUG - 2020-10-25 16:17:54,407 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/AXI4LITE2AXI4_axi_protocol_convert_0_0.xci
DEBUG - 2020-10-25 16:17:54,407 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/AXI4LITE2AXI4_axi_protocol_convert_0_0.xci
DEBUG - 2020-10-25 16:17:54,408 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/axi_slave_wishbone_classic_master.vhd
DEBUG - 2020-10-25 16:17:54,408 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/axi_slave_wishbone_classic_master.vhd
DEBUG - 2020-10-25 16:17:54,408 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
DEBUG - 2020-10-25 16:17:54,408 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
DEBUG - 2020-10-25 16:17:54,408 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
DEBUG - 2020-10-25 16:17:54,408 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
DEBUG - 2020-10-25 16:17:54,408 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111_infrastructure.v
DEBUG - 2020-10-25 16:17:54,408 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111_infrastructure.v
DEBUG - 2020-10-25 16:17:54,408 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
DEBUG - 2020-10-25 16:17:54,408 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
DEBUG - 2020-10-25 16:17:54,408 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/sys_block
DEBUG - 2020-10-25 16:17:54,408 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/sys_block
DEBUG - 2020-10-25 16:17:54,408 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/imports/sysgen
DEBUG - 2020-10-25 16:17:54,408 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/imports/sysgen
DEBUG - 2020-10-25 16:17:54,408 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i0/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i0.xci
DEBUG - 2020-10-25 16:17:54,408 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i0/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i0.xci
DEBUG - 2020-10-25 16:17:54,408 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i1/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i1.xci
DEBUG - 2020-10-25 16:17:54,408 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i1/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i1.xci
DEBUG - 2020-10-25 16:17:54,408 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i5/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i5.xci
DEBUG - 2020-10-25 16:17:54,408 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i5/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i5.xci
DEBUG - 2020-10-25 16:17:54,408 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i2/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i2.xci
DEBUG - 2020-10-25 16:17:54,408 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i2/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i2.xci
DEBUG - 2020-10-25 16:17:54,408 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i3/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i3.xci
DEBUG - 2020-10-25 16:17:54,409 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i3/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i3.xci
DEBUG - 2020-10-25 16:17:54,409 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i4/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i4.xci
DEBUG - 2020-10-25 16:17:54,409 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/sysgen/hdl_netlist/zcu111_tengbe_tx_rx_direct.srcs/sources_1/ip/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i4/zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i4.xci
INFO - 2020-10-25 16:17:54,409 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fe4389f5860>
DEBUG - 2020-10-25 16:17:54,409 - jasper.toolflow.backend - New PortConstraint instance found: ref_clk_p0 -> eth_clk_p
DEBUG - 2020-10-25 16:17:54,409 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2020-10-25 16:17:54,409 - jasper.toolflow.backend - LOC constraint found at Y31
DEBUG - 2020-10-25 16:17:54,409 - jasper.toolflow.backend - Getting iostd for port index 0
INFO - 2020-10-25 16:17:54,409 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fe4389f5898>
DEBUG - 2020-10-25 16:17:54,409 - jasper.toolflow.backend - New PortConstraint instance found: ref_clk_n0 -> eth_clk_n
DEBUG - 2020-10-25 16:17:54,409 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2020-10-25 16:17:54,409 - jasper.toolflow.backend - LOC constraint found at Y32
DEBUG - 2020-10-25 16:17:54,409 - jasper.toolflow.backend - Getting iostd for port index 0
INFO - 2020-10-25 16:17:54,409 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fe4389f58d0>
DEBUG - 2020-10-25 16:17:54,409 - jasper.toolflow.backend - New PortConstraint instance found: mgt_tx_p0 -> mgt_tx_p
DEBUG - 2020-10-25 16:17:54,409 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2020-10-25 16:17:54,409 - jasper.toolflow.backend - LOC constraint found at Y35
DEBUG - 2020-10-25 16:17:54,409 - jasper.toolflow.backend - Getting iostd for port index 0
INFO - 2020-10-25 16:17:54,409 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fe4389f5908>
DEBUG - 2020-10-25 16:17:54,410 - jasper.toolflow.backend - New PortConstraint instance found: mgt_tx_n0 -> mgt_tx_n
DEBUG - 2020-10-25 16:17:54,410 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2020-10-25 16:17:54,410 - jasper.toolflow.backend - LOC constraint found at Y36
DEBUG - 2020-10-25 16:17:54,410 - jasper.toolflow.backend - Getting iostd for port index 0
INFO - 2020-10-25 16:17:54,410 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fe4389f5940>
DEBUG - 2020-10-25 16:17:54,410 - jasper.toolflow.backend - New PortConstraint instance found: mgt_rx_p0 -> mgt_rx_p
DEBUG - 2020-10-25 16:17:54,410 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2020-10-25 16:17:54,410 - jasper.toolflow.backend - LOC constraint found at AA38
DEBUG - 2020-10-25 16:17:54,410 - jasper.toolflow.backend - Getting iostd for port index 0
INFO - 2020-10-25 16:17:54,410 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fe4389f5978>
DEBUG - 2020-10-25 16:17:54,410 - jasper.toolflow.backend - New PortConstraint instance found: mgt_rx_n0 -> mgt_rx_n
DEBUG - 2020-10-25 16:17:54,410 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2020-10-25 16:17:54,410 - jasper.toolflow.backend - LOC constraint found at AA39
DEBUG - 2020-10-25 16:17:54,410 - jasper.toolflow.backend - Getting iostd for port index 0
INFO - 2020-10-25 16:17:54,410 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fe4389f59b0>
DEBUG - 2020-10-25 16:17:54,410 - jasper.toolflow.backend - New PortConstraint instance found: ref_clk_p0 -> eth_clk_p
DEBUG - 2020-10-25 16:17:54,410 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2020-10-25 16:17:54,410 - jasper.toolflow.backend - LOC constraint found at Y31
DEBUG - 2020-10-25 16:17:54,410 - jasper.toolflow.backend - Getting iostd for port index 0
INFO - 2020-10-25 16:17:54,410 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fe4389f59e8>
DEBUG - 2020-10-25 16:17:54,411 - jasper.toolflow.backend - New PortConstraint instance found: ref_clk_n0 -> eth_clk_n
DEBUG - 2020-10-25 16:17:54,411 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2020-10-25 16:17:54,411 - jasper.toolflow.backend - LOC constraint found at Y32
DEBUG - 2020-10-25 16:17:54,411 - jasper.toolflow.backend - Getting iostd for port index 0
INFO - 2020-10-25 16:17:54,411 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fe4389f5a20>
DEBUG - 2020-10-25 16:17:54,411 - jasper.toolflow.backend - New PortConstraint instance found: mgt_tx_p3 -> mgt_tx_p
DEBUG - 2020-10-25 16:17:54,411 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2020-10-25 16:17:54,411 - jasper.toolflow.backend - LOC constraint found at R33
DEBUG - 2020-10-25 16:17:54,411 - jasper.toolflow.backend - Getting iostd for port index 0
INFO - 2020-10-25 16:17:54,411 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fe4389f5a58>
DEBUG - 2020-10-25 16:17:54,411 - jasper.toolflow.backend - New PortConstraint instance found: mgt_tx_n3 -> mgt_tx_n
DEBUG - 2020-10-25 16:17:54,411 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2020-10-25 16:17:54,411 - jasper.toolflow.backend - LOC constraint found at R34
DEBUG - 2020-10-25 16:17:54,411 - jasper.toolflow.backend - Getting iostd for port index 0
INFO - 2020-10-25 16:17:54,411 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fe4389f5a90>
DEBUG - 2020-10-25 16:17:54,411 - jasper.toolflow.backend - New PortConstraint instance found: mgt_rx_p3 -> mgt_rx_p
DEBUG - 2020-10-25 16:17:54,411 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2020-10-25 16:17:54,411 - jasper.toolflow.backend - LOC constraint found at R38
DEBUG - 2020-10-25 16:17:54,411 - jasper.toolflow.backend - Getting iostd for port index 0
INFO - 2020-10-25 16:17:54,412 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fe4389f5ac8>
DEBUG - 2020-10-25 16:17:54,412 - jasper.toolflow.backend - New PortConstraint instance found: mgt_rx_n3 -> mgt_rx_n
DEBUG - 2020-10-25 16:17:54,412 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2020-10-25 16:17:54,412 - jasper.toolflow.backend - LOC constraint found at R39
DEBUG - 2020-10-25 16:17:54,412 - jasper.toolflow.backend - Getting iostd for port index 0
INFO - 2020-10-25 16:17:54,412 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fe4389f5b00>
DEBUG - 2020-10-25 16:17:54,412 - jasper.toolflow.backend - New PortConstraint instance found: zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext -> led
DEBUG - 2020-10-25 16:17:54,412 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2020-10-25 16:17:54,412 - jasper.toolflow.backend - LOC constraint found at AR13
DEBUG - 2020-10-25 16:17:54,412 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2020-10-25 16:17:54,412 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
INFO - 2020-10-25 16:17:54,412 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fe4389f5b38>
DEBUG - 2020-10-25 16:17:54,412 - jasper.toolflow.backend - New PortConstraint instance found: zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext -> led
DEBUG - 2020-10-25 16:17:54,412 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2020-10-25 16:17:54,412 - jasper.toolflow.backend - LOC constraint found at AP13
DEBUG - 2020-10-25 16:17:54,412 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2020-10-25 16:17:54,412 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
INFO - 2020-10-25 16:17:54,412 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fe4389f5b70>
DEBUG - 2020-10-25 16:17:54,412 - jasper.toolflow.backend - New PortConstraint instance found: zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext -> led
DEBUG - 2020-10-25 16:17:54,413 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2020-10-25 16:17:54,413 - jasper.toolflow.backend - LOC constraint found at AR16
DEBUG - 2020-10-25 16:17:54,413 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2020-10-25 16:17:54,413 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
INFO - 2020-10-25 16:17:54,413 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fe4389f5ba8>
DEBUG - 2020-10-25 16:17:54,413 - jasper.toolflow.backend - New PortConstraint instance found: zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext -> led
DEBUG - 2020-10-25 16:17:54,413 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2020-10-25 16:17:54,413 - jasper.toolflow.backend - LOC constraint found at AP16
DEBUG - 2020-10-25 16:17:54,413 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2020-10-25 16:17:54,413 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
INFO - 2020-10-25 16:17:54,413 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7fe4389f5be0>
DEBUG - 2020-10-25 16:17:54,413 - jasper.toolflow.backend - New PortConstraint instance found: clk_128_p -> clk_128_p
DEBUG - 2020-10-25 16:17:54,413 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2020-10-25 16:17:54,413 - jasper.toolflow.backend - LOC constraint found at AL16
DEBUG - 2020-10-25 16:17:54,413 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2020-10-25 16:17:54,413 - jasper.toolflow.backend - IOSTD constraint found: LVDS
INFO - 2020-10-25 16:17:54,413 - jasper.toolflow.backend - parsing constraint <castro.ClkConstraint object at 0x7fe4389f5400>
DEBUG - 2020-10-25 16:17:54,413 - jasper.toolflow.backend - New Clock constraint found
INFO - 2020-10-25 16:17:54,414 - jasper.toolflow.backend - parsing constraint <castro.ClkConstraint object at 0x7fe4389f5438>
DEBUG - 2020-10-25 16:17:54,414 - jasper.toolflow.backend - New Clock constraint found
INFO - 2020-10-25 16:17:54,414 - jasper.toolflow.backend - parsing constraint <castro.ClkConstraint object at 0x7fe4389f5470>
DEBUG - 2020-10-25 16:17:54,414 - jasper.toolflow.backend - New Clock constraint found
INFO - 2020-10-25 16:17:54,414 - jasper.toolflow.backend - parsing constraint <castro.ClkGrpConstraint object at 0x7fe4389f54a8>
DEBUG - 2020-10-25 16:17:54,414 - jasper.toolflow.backend - New Clock group constraint found
INFO - 2020-10-25 16:17:54,414 - jasper.toolflow.backend - parsing constraint <castro.ClkGrpConstraint object at 0x7fe4389f54e0>
DEBUG - 2020-10-25 16:17:54,414 - jasper.toolflow.backend - New Clock group constraint found
INFO - 2020-10-25 16:17:54,414 - jasper.toolflow.backend - parsing constraint <castro.MaxDelayConstraint object at 0x7fe4389f5630>
DEBUG - 2020-10-25 16:17:54,414 - jasper.toolflow.backend - New Max delay constraint found
INFO - 2020-10-25 16:17:54,414 - jasper.toolflow.backend - parsing constraint <castro.MaxDelayConstraint object at 0x7fe4389f5668>
DEBUG - 2020-10-25 16:17:54,414 - jasper.toolflow.backend - New Max delay constraint found
INFO - 2020-10-25 16:17:54,414 - jasper.toolflow.backend - parsing constraint <castro.MaxDelayConstraint object at 0x7fe4389f56a0>
DEBUG - 2020-10-25 16:17:54,414 - jasper.toolflow.backend - New Max delay constraint found
INFO - 2020-10-25 16:17:54,414 - jasper.toolflow.backend - parsing constraint <castro.MaxDelayConstraint object at 0x7fe4389f56d8>
DEBUG - 2020-10-25 16:17:54,415 - jasper.toolflow.backend - New Max delay constraint found
INFO - 2020-10-25 16:17:54,415 - jasper.toolflow.backend - parsing constraint <castro.MinDelayConstraint object at 0x7fe4389f5748>
DEBUG - 2020-10-25 16:17:54,415 - jasper.toolflow.backend - New Min delay constraint found
INFO - 2020-10-25 16:17:54,415 - jasper.toolflow.backend - parsing constraint <castro.MinDelayConstraint object at 0x7fe4389f5780>
DEBUG - 2020-10-25 16:17:54,415 - jasper.toolflow.backend - New Min delay constraint found
INFO - 2020-10-25 16:17:54,415 - jasper.toolflow.backend - parsing constraint <castro.MinDelayConstraint object at 0x7fe4389f57b8>
DEBUG - 2020-10-25 16:17:54,415 - jasper.toolflow.backend - New Min delay constraint found
INFO - 2020-10-25 16:17:54,415 - jasper.toolflow.backend - parsing constraint <castro.MinDelayConstraint object at 0x7fe4389f57f0>
DEBUG - 2020-10-25 16:17:54,415 - jasper.toolflow.backend - New Min delay constraint found
INFO - 2020-10-25 16:17:54,415 - jasper.toolflow.backend - parsing constraint <castro.FalsePthConstraint object at 0x7fe4389f5518>
DEBUG - 2020-10-25 16:17:54,415 - jasper.toolflow.backend - New False Path constraint found
INFO - 2020-10-25 16:17:54,415 - jasper.toolflow.backend - parsing constraint <castro.FalsePthConstraint object at 0x7fe4389f5550>
DEBUG - 2020-10-25 16:17:54,415 - jasper.toolflow.backend - New False Path constraint found
INFO - 2020-10-25 16:17:54,415 - jasper.toolflow.backend - parsing constraint <castro.FalsePthConstraint object at 0x7fe4389f5588>
DEBUG - 2020-10-25 16:17:54,415 - jasper.toolflow.backend - New False Path constraint found
INFO - 2020-10-25 16:17:54,416 - jasper.toolflow.backend - parsing constraint <castro.FalsePthConstraint object at 0x7fe4389f55c0>
DEBUG - 2020-10-25 16:17:54,416 - jasper.toolflow.backend - New False Path constraint found
INFO - 2020-10-25 16:17:54,416 - jasper.toolflow.backend - parsing constraint <castro.RawConstraint object at 0x7fe4389f5c18>
DEBUG - 2020-10-25 16:17:54,416 - jasper.toolflow.backend - New Raw constraint found
INFO - 2020-10-25 16:17:54,416 - jasper.toolflow.backend - parsing constraint <castro.RawConstraint object at 0x7fe4389f5c50>
DEBUG - 2020-10-25 16:17:54,416 - jasper.toolflow.backend - New Raw constraint found
INFO - 2020-10-25 16:17:54,416 - jasper.toolflow.backend - parsing constraint <castro.RawConstraint object at 0x7fe4389f5c88>
DEBUG - 2020-10-25 16:17:54,416 - jasper.toolflow.backend - New Raw constraint found
INFO - 2020-10-25 16:17:54,416 - jasper.toolflow.backend - parsing constraint <castro.RawConstraint object at 0x7fe4389f5cc0>
DEBUG - 2020-10-25 16:17:54,416 - jasper.toolflow.backend - New Raw constraint found
INFO - 2020-10-25 16:17:54,416 - jasper.toolflow.backend - parsing constraint <castro.RawConstraint object at 0x7fe4389f5cf8>
DEBUG - 2020-10-25 16:17:54,416 - jasper.toolflow.backend - New Raw constraint found
INFO - 2020-10-25 16:17:54,416 - jasper.toolflow.backend - parsing constraint <castro.RawConstraint object at 0x7fe4389f5d30>
DEBUG - 2020-10-25 16:17:54,416 - jasper.toolflow.backend - New Raw constraint found
INFO - 2020-10-25 16:17:54,416 - jasper.toolflow.backend - Constraints: set_property PACKAGE_PIN Y31 [get_ports ref_clk_p0]
set_property PACKAGE_PIN Y32 [get_ports ref_clk_n0]
set_property PACKAGE_PIN Y35 [get_ports mgt_tx_p0]
set_property PACKAGE_PIN Y36 [get_ports mgt_tx_n0]
set_property PACKAGE_PIN AA38 [get_ports mgt_rx_p0]
set_property PACKAGE_PIN AA39 [get_ports mgt_rx_n0]
set_property PACKAGE_PIN Y31 [get_ports ref_clk_p0]
set_property PACKAGE_PIN Y32 [get_ports ref_clk_n0]
set_property PACKAGE_PIN R33 [get_ports mgt_tx_p3]
set_property PACKAGE_PIN R34 [get_ports mgt_tx_n3]
set_property PACKAGE_PIN R38 [get_ports mgt_rx_p3]
set_property PACKAGE_PIN R39 [get_ports mgt_rx_n3]
set_property PACKAGE_PIN AR13 [get_ports zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[0]]
set_property PACKAGE_PIN AP13 [get_ports zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[0]]
set_property PACKAGE_PIN AR16 [get_ports zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[0]]
set_property PACKAGE_PIN AP16 [get_ports zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[0]]
set_property PACKAGE_PIN AL16 [get_ports clk_128_p]
set_property IOSTANDARD LVDS [get_ports clk_128_p]
create_clock -period 6.400 -name ethclk0 -waveform {0.000 3.200} [get_ports {ref_clk_p0}]
create_clock -period 6.400 -name ethclk0 -waveform {0.000 3.200} [get_ports {ref_clk_p0}]
create_clock -period 7.812 -name clk_128_p -waveform {0.000 3.906} [get_ports {clk_128_p}]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]] -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[*]}]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[*]}]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[*]}]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_direct_led1_gbe0_up_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_direct_led3_gbe1_up_ext[*]}]
set_clock_groups -name asyncclocks_eth0 -asynchronous -group [get_clocks -include_generated_clocks clk_128_p] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth1 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth2 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks clk_128_p]
set_clock_groups -name asyncclocks_eth0 -asynchronous -group [get_clocks -include_generated_clocks clk_128_p] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth1 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth2 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks clk_128_p]

INFO - 2020-10-25 16:17:54,417 - jasper.toolflow.backend - Finished writing constraints file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/user_const.xdc
DEBUG - 2020-10-25 16:17:54,417 - jasper.toolflow.backend - Adding constraint file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/user_const.xdc
DEBUG - 2020-10-25 16:17:54,417 - jasper.toolflow.backend - Adding tcl command: import_files -force -fileset constrs_1 /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/user_const.xdc
DEBUG - 2020-10-25 16:17:54,417 - jasper.toolflow.backend - Adding tcl command: set_property top top [current_fileset]
DEBUG - 2020-10-25 16:17:54,417 - jasper.toolflow.backend - Adding tcl command: update_compile_order -fileset sources_1
DEBUG - 2020-10-25 16:17:54,417 - jasper.toolflow.backend - Adding tcl command: if {[llength [glob -nocomplain [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe]] > 0} {
DEBUG - 2020-10-25 16:17:54,417 - jasper.toolflow.backend - Adding tcl command: file copy -force {*}[glob [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe] [get_property directory [current_project]]/myproj.srcs/sources_1/ip/
DEBUG - 2020-10-25 16:17:54,417 - jasper.toolflow.backend - Adding tcl command: }
DEBUG - 2020-10-25 16:17:54,417 - jasper.toolflow.backend - Adding tcl command: upgrade_ip -quiet [get_ips *]
DEBUG - 2020-10-25 16:17:54,417 - jasper.toolflow.backend - adding the upgrade_ip command to the tcl script
DEBUG - 2020-10-25 16:17:54,417 - jasper.toolflow.backend - Adding tcl command: reset_run synth_1
DEBUG - 2020-10-25 16:17:54,417 - jasper.toolflow.backend - Adding tcl command: launch_runs synth_1 -jobs 4
DEBUG - 2020-10-25 16:17:54,417 - jasper.toolflow.backend - Adding tcl command: wait_on_run synth_1
DEBUG - 2020-10-25 16:17:54,417 - jasper.toolflow.backend - Adding tcl command: open_run synth_1
DEBUG - 2020-10-25 16:17:54,417 - jasper.toolflow.backend - Adding tcl command: set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
DEBUG - 2020-10-25 16:17:54,417 - jasper.toolflow.backend - Adding tcl command: set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
DEBUG - 2020-10-25 16:17:54,417 - jasper.toolflow.backend - Adding tcl command: set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
DEBUG - 2020-10-25 16:17:54,417 - jasper.toolflow.backend - Adding tcl command: launch_runs impl_1 -jobs 4
DEBUG - 2020-10-25 16:17:54,417 - jasper.toolflow.backend - Adding tcl command: wait_on_run impl_1
DEBUG - 2020-10-25 16:17:54,418 - jasper.toolflow.backend - Adding tcl command: open_run impl_1
DEBUG - 2020-10-25 16:17:54,418 - jasper.toolflow.backend - Adding tcl command: launch_runs impl_1 -to_step write_bitstream
DEBUG - 2020-10-25 16:17:54,418 - jasper.toolflow.backend - Adding tcl command: wait_on_run impl_1
DEBUG - 2020-10-25 16:17:54,418 - jasper.toolflow.backend - Adding tcl command: cd [get_property DIRECTORY [current_project]]
DEBUG - 2020-10-25 16:17:54,418 - jasper.toolflow.backend - Adding tcl command: if { [get_property STATS.WNS [get_runs impl_1] ] < 0 } {
DEBUG - 2020-10-25 16:17:54,418 - jasper.toolflow.backend - Adding tcl command: puts "Found timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
DEBUG - 2020-10-25 16:17:54,418 - jasper.toolflow.backend - Adding tcl command: } else {
DEBUG - 2020-10-25 16:17:54,418 - jasper.toolflow.backend - Adding tcl command: puts "No timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
DEBUG - 2020-10-25 16:17:54,418 - jasper.toolflow.backend - Adding tcl command: }
DEBUG - 2020-10-25 16:17:54,418 - jasper.toolflow.backend - Adding tcl command: if { [get_property STATS.TNS [get_runs impl_1] ] < 0 } {
DEBUG - 2020-10-25 16:17:54,418 - jasper.toolflow.backend - Adding tcl command: puts "Found timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
DEBUG - 2020-10-25 16:17:54,418 - jasper.toolflow.backend - Adding tcl command: } else {
DEBUG - 2020-10-25 16:17:54,418 - jasper.toolflow.backend - Adding tcl command: puts "No timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
DEBUG - 2020-10-25 16:17:54,418 - jasper.toolflow.backend - Adding tcl command: }
DEBUG - 2020-10-25 16:17:54,418 - jasper.toolflow.backend - Adding tcl command: if { [get_property STATS.WHS [get_runs impl_1] ] < 0 } {
DEBUG - 2020-10-25 16:17:54,418 - jasper.toolflow.backend - Adding tcl command: puts "Found timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
DEBUG - 2020-10-25 16:17:54,418 - jasper.toolflow.backend - Adding tcl command: } else {
DEBUG - 2020-10-25 16:17:54,418 - jasper.toolflow.backend - Adding tcl command: puts "No timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
DEBUG - 2020-10-25 16:17:54,418 - jasper.toolflow.backend - Adding tcl command: }
DEBUG - 2020-10-25 16:17:54,418 - jasper.toolflow.backend - Adding tcl command: if { [get_property STATS.THS [get_runs impl_1] ] < 0 } {
DEBUG - 2020-10-25 16:17:54,418 - jasper.toolflow.backend - Adding tcl command: puts "Found timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
DEBUG - 2020-10-25 16:17:54,418 - jasper.toolflow.backend - Adding tcl command: } else {
DEBUG - 2020-10-25 16:17:54,418 - jasper.toolflow.backend - Adding tcl command: puts "No timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
DEBUG - 2020-10-25 16:17:54,418 - jasper.toolflow.backend - Adding tcl command: }
INFO - 2020-10-25 16:17:54,419 - jasper.toolflow.backend - Extracting yellow block tcl commands from peripherals
DEBUG - 2020-10-25 16:17:54,419 - jasper.toolflow.backend - Adding tcl command: source /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111.tcl
DEBUG - 2020-10-25 16:17:54,419 - jasper.toolflow.backend - Adding tcl command: generate_target all [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd]
DEBUG - 2020-10-25 16:17:54,419 - jasper.toolflow.backend - Adding tcl command: make_wrapper -files [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd] -top
DEBUG - 2020-10-25 16:17:54,419 - jasper.toolflow.backend - Adding tcl command: add_files -norecurse [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/hdl/zcu111_wrapper.vhd
DEBUG - 2020-10-25 16:17:54,419 - jasper.toolflow.backend - Adding tcl command: update_compile_order -fileset sources_1
DEBUG - 2020-10-25 16:17:54,419 - jasper.toolflow.backend - Adding tcl command: import_files {/home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_pkg.vhd}
DEBUG - 2020-10-25 16:17:54,419 - jasper.toolflow.backend - Adding tcl command: update_compile_order -fileset sources_1
INFO - 2020-10-25 16:17:54,419 - jasper.toolflow.backend - Generating yellow block custom hdl files
DEBUG - 2020-10-25 16:17:54,420 - jasper.toolflow.backend - Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/axi4lite_ic_wrapper.vhdl
DEBUG - 2020-10-25 16:17:54,420 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/axi4lite_ic_wrapper.vhdl
INFO - 2020-10-25 16:17:54,420 - jasper.toolflow.backend - Generating yellow block custom hdl files
DEBUG - 2020-10-25 16:17:54,421 - jasper.toolflow.backend - Adding tcl command: import_files /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/xml2vhdl_hdl_output/
DEBUG - 2020-10-25 16:17:54,421 - jasper.toolflow.backend - Adding tcl command: update_compile_order -fileset sources_1
DEBUG - 2020-10-25 16:42:24,389 - jasper.toolflow.backend - Opening core_info.tab file /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/core_info.tab
DEBUG - 2020-10-25 16:42:24,389 - jasper.toolflow.backend - Opening design_info.tab file /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/design_info.tab
DEBUG - 2020-10-25 16:42:24,389 - jasper.toolflow.backend - Opening git_info.tab file /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx_direct/git_info.tab
