# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1670 \
    name v236_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_0_0_V \
    op interface \
    ports { v236_0_0_V_address0 { O 6 vector } v236_0_0_V_ce0 { O 1 bit } v236_0_0_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1671 \
    name v236_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_0_1_V \
    op interface \
    ports { v236_0_1_V_address0 { O 6 vector } v236_0_1_V_ce0 { O 1 bit } v236_0_1_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1672 \
    name v236_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_0_2_V \
    op interface \
    ports { v236_0_2_V_address0 { O 6 vector } v236_0_2_V_ce0 { O 1 bit } v236_0_2_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1673 \
    name v236_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_0_3_V \
    op interface \
    ports { v236_0_3_V_address0 { O 6 vector } v236_0_3_V_ce0 { O 1 bit } v236_0_3_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1674 \
    name v236_0_4_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_0_4_V \
    op interface \
    ports { v236_0_4_V_address0 { O 6 vector } v236_0_4_V_ce0 { O 1 bit } v236_0_4_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_0_4_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1675 \
    name v236_0_5_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_0_5_V \
    op interface \
    ports { v236_0_5_V_address0 { O 6 vector } v236_0_5_V_ce0 { O 1 bit } v236_0_5_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_0_5_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1676 \
    name v236_0_6_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_0_6_V \
    op interface \
    ports { v236_0_6_V_address0 { O 6 vector } v236_0_6_V_ce0 { O 1 bit } v236_0_6_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_0_6_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1677 \
    name v236_0_7_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_0_7_V \
    op interface \
    ports { v236_0_7_V_address0 { O 6 vector } v236_0_7_V_ce0 { O 1 bit } v236_0_7_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_0_7_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1678 \
    name v236_0_8_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_0_8_V \
    op interface \
    ports { v236_0_8_V_address0 { O 6 vector } v236_0_8_V_ce0 { O 1 bit } v236_0_8_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_0_8_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1679 \
    name v236_0_9_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_0_9_V \
    op interface \
    ports { v236_0_9_V_address0 { O 6 vector } v236_0_9_V_ce0 { O 1 bit } v236_0_9_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_0_9_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1680 \
    name v236_0_10_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_0_10_V \
    op interface \
    ports { v236_0_10_V_address0 { O 6 vector } v236_0_10_V_ce0 { O 1 bit } v236_0_10_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_0_10_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1681 \
    name v236_0_11_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_0_11_V \
    op interface \
    ports { v236_0_11_V_address0 { O 6 vector } v236_0_11_V_ce0 { O 1 bit } v236_0_11_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_0_11_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1682 \
    name v236_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_1_0_V \
    op interface \
    ports { v236_1_0_V_address0 { O 6 vector } v236_1_0_V_ce0 { O 1 bit } v236_1_0_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1683 \
    name v236_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_1_1_V \
    op interface \
    ports { v236_1_1_V_address0 { O 6 vector } v236_1_1_V_ce0 { O 1 bit } v236_1_1_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1684 \
    name v236_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_1_2_V \
    op interface \
    ports { v236_1_2_V_address0 { O 6 vector } v236_1_2_V_ce0 { O 1 bit } v236_1_2_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1685 \
    name v236_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_1_3_V \
    op interface \
    ports { v236_1_3_V_address0 { O 6 vector } v236_1_3_V_ce0 { O 1 bit } v236_1_3_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1686 \
    name v236_1_4_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_1_4_V \
    op interface \
    ports { v236_1_4_V_address0 { O 6 vector } v236_1_4_V_ce0 { O 1 bit } v236_1_4_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_1_4_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1687 \
    name v236_1_5_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_1_5_V \
    op interface \
    ports { v236_1_5_V_address0 { O 6 vector } v236_1_5_V_ce0 { O 1 bit } v236_1_5_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_1_5_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1688 \
    name v236_1_6_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_1_6_V \
    op interface \
    ports { v236_1_6_V_address0 { O 6 vector } v236_1_6_V_ce0 { O 1 bit } v236_1_6_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_1_6_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1689 \
    name v236_1_7_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_1_7_V \
    op interface \
    ports { v236_1_7_V_address0 { O 6 vector } v236_1_7_V_ce0 { O 1 bit } v236_1_7_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_1_7_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1690 \
    name v236_1_8_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_1_8_V \
    op interface \
    ports { v236_1_8_V_address0 { O 6 vector } v236_1_8_V_ce0 { O 1 bit } v236_1_8_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_1_8_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1691 \
    name v236_1_9_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_1_9_V \
    op interface \
    ports { v236_1_9_V_address0 { O 6 vector } v236_1_9_V_ce0 { O 1 bit } v236_1_9_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_1_9_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1692 \
    name v236_1_10_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_1_10_V \
    op interface \
    ports { v236_1_10_V_address0 { O 6 vector } v236_1_10_V_ce0 { O 1 bit } v236_1_10_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_1_10_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1693 \
    name v236_1_11_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_1_11_V \
    op interface \
    ports { v236_1_11_V_address0 { O 6 vector } v236_1_11_V_ce0 { O 1 bit } v236_1_11_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_1_11_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1694 \
    name v236_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_2_0_V \
    op interface \
    ports { v236_2_0_V_address0 { O 6 vector } v236_2_0_V_ce0 { O 1 bit } v236_2_0_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1695 \
    name v236_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_2_1_V \
    op interface \
    ports { v236_2_1_V_address0 { O 6 vector } v236_2_1_V_ce0 { O 1 bit } v236_2_1_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1696 \
    name v236_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_2_2_V \
    op interface \
    ports { v236_2_2_V_address0 { O 6 vector } v236_2_2_V_ce0 { O 1 bit } v236_2_2_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1697 \
    name v236_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_2_3_V \
    op interface \
    ports { v236_2_3_V_address0 { O 6 vector } v236_2_3_V_ce0 { O 1 bit } v236_2_3_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1698 \
    name v236_2_4_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_2_4_V \
    op interface \
    ports { v236_2_4_V_address0 { O 6 vector } v236_2_4_V_ce0 { O 1 bit } v236_2_4_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_2_4_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1699 \
    name v236_2_5_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_2_5_V \
    op interface \
    ports { v236_2_5_V_address0 { O 6 vector } v236_2_5_V_ce0 { O 1 bit } v236_2_5_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_2_5_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1700 \
    name v236_2_6_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_2_6_V \
    op interface \
    ports { v236_2_6_V_address0 { O 6 vector } v236_2_6_V_ce0 { O 1 bit } v236_2_6_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_2_6_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1701 \
    name v236_2_7_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_2_7_V \
    op interface \
    ports { v236_2_7_V_address0 { O 6 vector } v236_2_7_V_ce0 { O 1 bit } v236_2_7_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_2_7_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1702 \
    name v236_2_8_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_2_8_V \
    op interface \
    ports { v236_2_8_V_address0 { O 6 vector } v236_2_8_V_ce0 { O 1 bit } v236_2_8_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_2_8_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1703 \
    name v236_2_9_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_2_9_V \
    op interface \
    ports { v236_2_9_V_address0 { O 6 vector } v236_2_9_V_ce0 { O 1 bit } v236_2_9_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_2_9_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1704 \
    name v236_2_10_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_2_10_V \
    op interface \
    ports { v236_2_10_V_address0 { O 6 vector } v236_2_10_V_ce0 { O 1 bit } v236_2_10_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_2_10_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1705 \
    name v236_2_11_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_2_11_V \
    op interface \
    ports { v236_2_11_V_address0 { O 6 vector } v236_2_11_V_ce0 { O 1 bit } v236_2_11_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_2_11_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1706 \
    name v236_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_3_0_V \
    op interface \
    ports { v236_3_0_V_address0 { O 6 vector } v236_3_0_V_ce0 { O 1 bit } v236_3_0_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1707 \
    name v236_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_3_1_V \
    op interface \
    ports { v236_3_1_V_address0 { O 6 vector } v236_3_1_V_ce0 { O 1 bit } v236_3_1_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1708 \
    name v236_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_3_2_V \
    op interface \
    ports { v236_3_2_V_address0 { O 6 vector } v236_3_2_V_ce0 { O 1 bit } v236_3_2_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1709 \
    name v236_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_3_3_V \
    op interface \
    ports { v236_3_3_V_address0 { O 6 vector } v236_3_3_V_ce0 { O 1 bit } v236_3_3_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1710 \
    name v236_3_4_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_3_4_V \
    op interface \
    ports { v236_3_4_V_address0 { O 6 vector } v236_3_4_V_ce0 { O 1 bit } v236_3_4_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_3_4_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1711 \
    name v236_3_5_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_3_5_V \
    op interface \
    ports { v236_3_5_V_address0 { O 6 vector } v236_3_5_V_ce0 { O 1 bit } v236_3_5_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_3_5_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1712 \
    name v236_3_6_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_3_6_V \
    op interface \
    ports { v236_3_6_V_address0 { O 6 vector } v236_3_6_V_ce0 { O 1 bit } v236_3_6_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_3_6_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1713 \
    name v236_3_7_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_3_7_V \
    op interface \
    ports { v236_3_7_V_address0 { O 6 vector } v236_3_7_V_ce0 { O 1 bit } v236_3_7_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_3_7_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1714 \
    name v236_3_8_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_3_8_V \
    op interface \
    ports { v236_3_8_V_address0 { O 6 vector } v236_3_8_V_ce0 { O 1 bit } v236_3_8_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_3_8_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1715 \
    name v236_3_9_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_3_9_V \
    op interface \
    ports { v236_3_9_V_address0 { O 6 vector } v236_3_9_V_ce0 { O 1 bit } v236_3_9_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_3_9_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1716 \
    name v236_3_10_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_3_10_V \
    op interface \
    ports { v236_3_10_V_address0 { O 6 vector } v236_3_10_V_ce0 { O 1 bit } v236_3_10_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_3_10_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1717 \
    name v236_3_11_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_3_11_V \
    op interface \
    ports { v236_3_11_V_address0 { O 6 vector } v236_3_11_V_ce0 { O 1 bit } v236_3_11_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_3_11_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1718 \
    name v236_4_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_4_0_V \
    op interface \
    ports { v236_4_0_V_address0 { O 6 vector } v236_4_0_V_ce0 { O 1 bit } v236_4_0_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_4_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1719 \
    name v236_4_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_4_1_V \
    op interface \
    ports { v236_4_1_V_address0 { O 6 vector } v236_4_1_V_ce0 { O 1 bit } v236_4_1_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_4_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1720 \
    name v236_4_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_4_2_V \
    op interface \
    ports { v236_4_2_V_address0 { O 6 vector } v236_4_2_V_ce0 { O 1 bit } v236_4_2_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_4_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1721 \
    name v236_4_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_4_3_V \
    op interface \
    ports { v236_4_3_V_address0 { O 6 vector } v236_4_3_V_ce0 { O 1 bit } v236_4_3_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_4_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1722 \
    name v236_4_4_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_4_4_V \
    op interface \
    ports { v236_4_4_V_address0 { O 6 vector } v236_4_4_V_ce0 { O 1 bit } v236_4_4_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_4_4_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1723 \
    name v236_4_5_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_4_5_V \
    op interface \
    ports { v236_4_5_V_address0 { O 6 vector } v236_4_5_V_ce0 { O 1 bit } v236_4_5_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_4_5_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1724 \
    name v236_4_6_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_4_6_V \
    op interface \
    ports { v236_4_6_V_address0 { O 6 vector } v236_4_6_V_ce0 { O 1 bit } v236_4_6_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_4_6_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1725 \
    name v236_4_7_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_4_7_V \
    op interface \
    ports { v236_4_7_V_address0 { O 6 vector } v236_4_7_V_ce0 { O 1 bit } v236_4_7_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_4_7_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1726 \
    name v236_4_8_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_4_8_V \
    op interface \
    ports { v236_4_8_V_address0 { O 6 vector } v236_4_8_V_ce0 { O 1 bit } v236_4_8_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_4_8_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1727 \
    name v236_4_9_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_4_9_V \
    op interface \
    ports { v236_4_9_V_address0 { O 6 vector } v236_4_9_V_ce0 { O 1 bit } v236_4_9_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_4_9_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1728 \
    name v236_4_10_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_4_10_V \
    op interface \
    ports { v236_4_10_V_address0 { O 6 vector } v236_4_10_V_ce0 { O 1 bit } v236_4_10_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_4_10_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1729 \
    name v236_4_11_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_4_11_V \
    op interface \
    ports { v236_4_11_V_address0 { O 6 vector } v236_4_11_V_ce0 { O 1 bit } v236_4_11_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_4_11_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1730 \
    name v236_5_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_5_0_V \
    op interface \
    ports { v236_5_0_V_address0 { O 6 vector } v236_5_0_V_ce0 { O 1 bit } v236_5_0_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_5_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1731 \
    name v236_5_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_5_1_V \
    op interface \
    ports { v236_5_1_V_address0 { O 6 vector } v236_5_1_V_ce0 { O 1 bit } v236_5_1_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_5_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1732 \
    name v236_5_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_5_2_V \
    op interface \
    ports { v236_5_2_V_address0 { O 6 vector } v236_5_2_V_ce0 { O 1 bit } v236_5_2_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_5_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1733 \
    name v236_5_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_5_3_V \
    op interface \
    ports { v236_5_3_V_address0 { O 6 vector } v236_5_3_V_ce0 { O 1 bit } v236_5_3_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_5_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1734 \
    name v236_5_4_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_5_4_V \
    op interface \
    ports { v236_5_4_V_address0 { O 6 vector } v236_5_4_V_ce0 { O 1 bit } v236_5_4_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_5_4_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1735 \
    name v236_5_5_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_5_5_V \
    op interface \
    ports { v236_5_5_V_address0 { O 6 vector } v236_5_5_V_ce0 { O 1 bit } v236_5_5_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_5_5_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1736 \
    name v236_5_6_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_5_6_V \
    op interface \
    ports { v236_5_6_V_address0 { O 6 vector } v236_5_6_V_ce0 { O 1 bit } v236_5_6_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_5_6_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1737 \
    name v236_5_7_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_5_7_V \
    op interface \
    ports { v236_5_7_V_address0 { O 6 vector } v236_5_7_V_ce0 { O 1 bit } v236_5_7_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_5_7_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1738 \
    name v236_5_8_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_5_8_V \
    op interface \
    ports { v236_5_8_V_address0 { O 6 vector } v236_5_8_V_ce0 { O 1 bit } v236_5_8_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_5_8_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1739 \
    name v236_5_9_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_5_9_V \
    op interface \
    ports { v236_5_9_V_address0 { O 6 vector } v236_5_9_V_ce0 { O 1 bit } v236_5_9_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_5_9_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1740 \
    name v236_5_10_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_5_10_V \
    op interface \
    ports { v236_5_10_V_address0 { O 6 vector } v236_5_10_V_ce0 { O 1 bit } v236_5_10_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_5_10_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1741 \
    name v236_5_11_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_5_11_V \
    op interface \
    ports { v236_5_11_V_address0 { O 6 vector } v236_5_11_V_ce0 { O 1 bit } v236_5_11_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_5_11_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1742 \
    name v236_6_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_6_0_V \
    op interface \
    ports { v236_6_0_V_address0 { O 6 vector } v236_6_0_V_ce0 { O 1 bit } v236_6_0_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_6_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1743 \
    name v236_6_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_6_1_V \
    op interface \
    ports { v236_6_1_V_address0 { O 6 vector } v236_6_1_V_ce0 { O 1 bit } v236_6_1_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_6_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1744 \
    name v236_6_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_6_2_V \
    op interface \
    ports { v236_6_2_V_address0 { O 6 vector } v236_6_2_V_ce0 { O 1 bit } v236_6_2_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_6_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1745 \
    name v236_6_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_6_3_V \
    op interface \
    ports { v236_6_3_V_address0 { O 6 vector } v236_6_3_V_ce0 { O 1 bit } v236_6_3_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_6_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1746 \
    name v236_6_4_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_6_4_V \
    op interface \
    ports { v236_6_4_V_address0 { O 6 vector } v236_6_4_V_ce0 { O 1 bit } v236_6_4_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_6_4_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1747 \
    name v236_6_5_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_6_5_V \
    op interface \
    ports { v236_6_5_V_address0 { O 6 vector } v236_6_5_V_ce0 { O 1 bit } v236_6_5_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_6_5_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1748 \
    name v236_6_6_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_6_6_V \
    op interface \
    ports { v236_6_6_V_address0 { O 6 vector } v236_6_6_V_ce0 { O 1 bit } v236_6_6_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_6_6_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1749 \
    name v236_6_7_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_6_7_V \
    op interface \
    ports { v236_6_7_V_address0 { O 6 vector } v236_6_7_V_ce0 { O 1 bit } v236_6_7_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_6_7_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1750 \
    name v236_6_8_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_6_8_V \
    op interface \
    ports { v236_6_8_V_address0 { O 6 vector } v236_6_8_V_ce0 { O 1 bit } v236_6_8_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_6_8_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1751 \
    name v236_6_9_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_6_9_V \
    op interface \
    ports { v236_6_9_V_address0 { O 6 vector } v236_6_9_V_ce0 { O 1 bit } v236_6_9_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_6_9_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1752 \
    name v236_6_10_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_6_10_V \
    op interface \
    ports { v236_6_10_V_address0 { O 6 vector } v236_6_10_V_ce0 { O 1 bit } v236_6_10_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_6_10_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1753 \
    name v236_6_11_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_6_11_V \
    op interface \
    ports { v236_6_11_V_address0 { O 6 vector } v236_6_11_V_ce0 { O 1 bit } v236_6_11_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_6_11_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1754 \
    name v236_7_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_7_0_V \
    op interface \
    ports { v236_7_0_V_address0 { O 6 vector } v236_7_0_V_ce0 { O 1 bit } v236_7_0_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_7_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1755 \
    name v236_7_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_7_1_V \
    op interface \
    ports { v236_7_1_V_address0 { O 6 vector } v236_7_1_V_ce0 { O 1 bit } v236_7_1_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_7_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1756 \
    name v236_7_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_7_2_V \
    op interface \
    ports { v236_7_2_V_address0 { O 6 vector } v236_7_2_V_ce0 { O 1 bit } v236_7_2_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_7_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1757 \
    name v236_7_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_7_3_V \
    op interface \
    ports { v236_7_3_V_address0 { O 6 vector } v236_7_3_V_ce0 { O 1 bit } v236_7_3_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_7_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1758 \
    name v236_7_4_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_7_4_V \
    op interface \
    ports { v236_7_4_V_address0 { O 6 vector } v236_7_4_V_ce0 { O 1 bit } v236_7_4_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_7_4_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1759 \
    name v236_7_5_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_7_5_V \
    op interface \
    ports { v236_7_5_V_address0 { O 6 vector } v236_7_5_V_ce0 { O 1 bit } v236_7_5_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_7_5_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1760 \
    name v236_7_6_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_7_6_V \
    op interface \
    ports { v236_7_6_V_address0 { O 6 vector } v236_7_6_V_ce0 { O 1 bit } v236_7_6_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_7_6_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1761 \
    name v236_7_7_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_7_7_V \
    op interface \
    ports { v236_7_7_V_address0 { O 6 vector } v236_7_7_V_ce0 { O 1 bit } v236_7_7_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_7_7_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1762 \
    name v236_7_8_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_7_8_V \
    op interface \
    ports { v236_7_8_V_address0 { O 6 vector } v236_7_8_V_ce0 { O 1 bit } v236_7_8_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_7_8_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1763 \
    name v236_7_9_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_7_9_V \
    op interface \
    ports { v236_7_9_V_address0 { O 6 vector } v236_7_9_V_ce0 { O 1 bit } v236_7_9_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_7_9_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1764 \
    name v236_7_10_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_7_10_V \
    op interface \
    ports { v236_7_10_V_address0 { O 6 vector } v236_7_10_V_ce0 { O 1 bit } v236_7_10_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_7_10_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1765 \
    name v236_7_11_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_7_11_V \
    op interface \
    ports { v236_7_11_V_address0 { O 6 vector } v236_7_11_V_ce0 { O 1 bit } v236_7_11_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_7_11_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1766 \
    name v236_8_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_8_0_V \
    op interface \
    ports { v236_8_0_V_address0 { O 6 vector } v236_8_0_V_ce0 { O 1 bit } v236_8_0_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_8_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1767 \
    name v236_8_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_8_1_V \
    op interface \
    ports { v236_8_1_V_address0 { O 6 vector } v236_8_1_V_ce0 { O 1 bit } v236_8_1_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_8_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1768 \
    name v236_8_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_8_2_V \
    op interface \
    ports { v236_8_2_V_address0 { O 6 vector } v236_8_2_V_ce0 { O 1 bit } v236_8_2_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_8_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1769 \
    name v236_8_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_8_3_V \
    op interface \
    ports { v236_8_3_V_address0 { O 6 vector } v236_8_3_V_ce0 { O 1 bit } v236_8_3_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_8_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1770 \
    name v236_8_4_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_8_4_V \
    op interface \
    ports { v236_8_4_V_address0 { O 6 vector } v236_8_4_V_ce0 { O 1 bit } v236_8_4_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_8_4_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1771 \
    name v236_8_5_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_8_5_V \
    op interface \
    ports { v236_8_5_V_address0 { O 6 vector } v236_8_5_V_ce0 { O 1 bit } v236_8_5_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_8_5_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1772 \
    name v236_8_6_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_8_6_V \
    op interface \
    ports { v236_8_6_V_address0 { O 6 vector } v236_8_6_V_ce0 { O 1 bit } v236_8_6_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_8_6_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1773 \
    name v236_8_7_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_8_7_V \
    op interface \
    ports { v236_8_7_V_address0 { O 6 vector } v236_8_7_V_ce0 { O 1 bit } v236_8_7_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_8_7_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1774 \
    name v236_8_8_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_8_8_V \
    op interface \
    ports { v236_8_8_V_address0 { O 6 vector } v236_8_8_V_ce0 { O 1 bit } v236_8_8_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_8_8_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1775 \
    name v236_8_9_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_8_9_V \
    op interface \
    ports { v236_8_9_V_address0 { O 6 vector } v236_8_9_V_ce0 { O 1 bit } v236_8_9_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_8_9_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1776 \
    name v236_8_10_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_8_10_V \
    op interface \
    ports { v236_8_10_V_address0 { O 6 vector } v236_8_10_V_ce0 { O 1 bit } v236_8_10_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_8_10_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1777 \
    name v236_8_11_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_8_11_V \
    op interface \
    ports { v236_8_11_V_address0 { O 6 vector } v236_8_11_V_ce0 { O 1 bit } v236_8_11_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_8_11_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1778 \
    name v236_9_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_9_0_V \
    op interface \
    ports { v236_9_0_V_address0 { O 6 vector } v236_9_0_V_ce0 { O 1 bit } v236_9_0_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_9_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1779 \
    name v236_9_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_9_1_V \
    op interface \
    ports { v236_9_1_V_address0 { O 6 vector } v236_9_1_V_ce0 { O 1 bit } v236_9_1_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_9_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1780 \
    name v236_9_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_9_2_V \
    op interface \
    ports { v236_9_2_V_address0 { O 6 vector } v236_9_2_V_ce0 { O 1 bit } v236_9_2_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_9_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1781 \
    name v236_9_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_9_3_V \
    op interface \
    ports { v236_9_3_V_address0 { O 6 vector } v236_9_3_V_ce0 { O 1 bit } v236_9_3_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_9_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1782 \
    name v236_9_4_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_9_4_V \
    op interface \
    ports { v236_9_4_V_address0 { O 6 vector } v236_9_4_V_ce0 { O 1 bit } v236_9_4_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_9_4_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1783 \
    name v236_9_5_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_9_5_V \
    op interface \
    ports { v236_9_5_V_address0 { O 6 vector } v236_9_5_V_ce0 { O 1 bit } v236_9_5_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_9_5_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1784 \
    name v236_9_6_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_9_6_V \
    op interface \
    ports { v236_9_6_V_address0 { O 6 vector } v236_9_6_V_ce0 { O 1 bit } v236_9_6_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_9_6_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1785 \
    name v236_9_7_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_9_7_V \
    op interface \
    ports { v236_9_7_V_address0 { O 6 vector } v236_9_7_V_ce0 { O 1 bit } v236_9_7_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_9_7_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1786 \
    name v236_9_8_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_9_8_V \
    op interface \
    ports { v236_9_8_V_address0 { O 6 vector } v236_9_8_V_ce0 { O 1 bit } v236_9_8_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_9_8_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1787 \
    name v236_9_9_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_9_9_V \
    op interface \
    ports { v236_9_9_V_address0 { O 6 vector } v236_9_9_V_ce0 { O 1 bit } v236_9_9_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_9_9_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1788 \
    name v236_9_10_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_9_10_V \
    op interface \
    ports { v236_9_10_V_address0 { O 6 vector } v236_9_10_V_ce0 { O 1 bit } v236_9_10_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_9_10_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1789 \
    name v236_9_11_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_9_11_V \
    op interface \
    ports { v236_9_11_V_address0 { O 6 vector } v236_9_11_V_ce0 { O 1 bit } v236_9_11_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_9_11_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1790 \
    name v236_10_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_10_0_V \
    op interface \
    ports { v236_10_0_V_address0 { O 6 vector } v236_10_0_V_ce0 { O 1 bit } v236_10_0_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_10_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1791 \
    name v236_10_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_10_1_V \
    op interface \
    ports { v236_10_1_V_address0 { O 6 vector } v236_10_1_V_ce0 { O 1 bit } v236_10_1_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_10_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1792 \
    name v236_10_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_10_2_V \
    op interface \
    ports { v236_10_2_V_address0 { O 6 vector } v236_10_2_V_ce0 { O 1 bit } v236_10_2_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_10_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1793 \
    name v236_10_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_10_3_V \
    op interface \
    ports { v236_10_3_V_address0 { O 6 vector } v236_10_3_V_ce0 { O 1 bit } v236_10_3_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_10_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1794 \
    name v236_10_4_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_10_4_V \
    op interface \
    ports { v236_10_4_V_address0 { O 6 vector } v236_10_4_V_ce0 { O 1 bit } v236_10_4_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_10_4_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1795 \
    name v236_10_5_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_10_5_V \
    op interface \
    ports { v236_10_5_V_address0 { O 6 vector } v236_10_5_V_ce0 { O 1 bit } v236_10_5_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_10_5_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1796 \
    name v236_10_6_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_10_6_V \
    op interface \
    ports { v236_10_6_V_address0 { O 6 vector } v236_10_6_V_ce0 { O 1 bit } v236_10_6_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_10_6_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1797 \
    name v236_10_7_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_10_7_V \
    op interface \
    ports { v236_10_7_V_address0 { O 6 vector } v236_10_7_V_ce0 { O 1 bit } v236_10_7_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_10_7_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1798 \
    name v236_10_8_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_10_8_V \
    op interface \
    ports { v236_10_8_V_address0 { O 6 vector } v236_10_8_V_ce0 { O 1 bit } v236_10_8_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_10_8_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1799 \
    name v236_10_9_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_10_9_V \
    op interface \
    ports { v236_10_9_V_address0 { O 6 vector } v236_10_9_V_ce0 { O 1 bit } v236_10_9_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_10_9_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1800 \
    name v236_10_10_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_10_10_V \
    op interface \
    ports { v236_10_10_V_address0 { O 6 vector } v236_10_10_V_ce0 { O 1 bit } v236_10_10_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_10_10_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1801 \
    name v236_10_11_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_10_11_V \
    op interface \
    ports { v236_10_11_V_address0 { O 6 vector } v236_10_11_V_ce0 { O 1 bit } v236_10_11_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_10_11_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1802 \
    name v236_11_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_11_0_V \
    op interface \
    ports { v236_11_0_V_address0 { O 6 vector } v236_11_0_V_ce0 { O 1 bit } v236_11_0_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_11_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1803 \
    name v236_11_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_11_1_V \
    op interface \
    ports { v236_11_1_V_address0 { O 6 vector } v236_11_1_V_ce0 { O 1 bit } v236_11_1_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_11_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1804 \
    name v236_11_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_11_2_V \
    op interface \
    ports { v236_11_2_V_address0 { O 6 vector } v236_11_2_V_ce0 { O 1 bit } v236_11_2_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_11_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1805 \
    name v236_11_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_11_3_V \
    op interface \
    ports { v236_11_3_V_address0 { O 6 vector } v236_11_3_V_ce0 { O 1 bit } v236_11_3_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_11_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1806 \
    name v236_11_4_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_11_4_V \
    op interface \
    ports { v236_11_4_V_address0 { O 6 vector } v236_11_4_V_ce0 { O 1 bit } v236_11_4_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_11_4_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1807 \
    name v236_11_5_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_11_5_V \
    op interface \
    ports { v236_11_5_V_address0 { O 6 vector } v236_11_5_V_ce0 { O 1 bit } v236_11_5_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_11_5_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1808 \
    name v236_11_6_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_11_6_V \
    op interface \
    ports { v236_11_6_V_address0 { O 6 vector } v236_11_6_V_ce0 { O 1 bit } v236_11_6_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_11_6_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1809 \
    name v236_11_7_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_11_7_V \
    op interface \
    ports { v236_11_7_V_address0 { O 6 vector } v236_11_7_V_ce0 { O 1 bit } v236_11_7_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_11_7_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1810 \
    name v236_11_8_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_11_8_V \
    op interface \
    ports { v236_11_8_V_address0 { O 6 vector } v236_11_8_V_ce0 { O 1 bit } v236_11_8_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_11_8_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1811 \
    name v236_11_9_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_11_9_V \
    op interface \
    ports { v236_11_9_V_address0 { O 6 vector } v236_11_9_V_ce0 { O 1 bit } v236_11_9_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_11_9_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1812 \
    name v236_11_10_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_11_10_V \
    op interface \
    ports { v236_11_10_V_address0 { O 6 vector } v236_11_10_V_ce0 { O 1 bit } v236_11_10_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_11_10_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1813 \
    name v236_11_11_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v236_11_11_V \
    op interface \
    ports { v236_11_11_V_address0 { O 6 vector } v236_11_11_V_ce0 { O 1 bit } v236_11_11_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v236_11_11_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1814 \
    name v237_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v237_0_V \
    op interface \
    ports { v237_0_V_address0 { O 10 vector } v237_0_V_ce0 { O 1 bit } v237_0_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v237_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1815 \
    name v237_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v237_1_V \
    op interface \
    ports { v237_1_V_address0 { O 10 vector } v237_1_V_ce0 { O 1 bit } v237_1_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v237_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1816 \
    name v237_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v237_2_V \
    op interface \
    ports { v237_2_V_address0 { O 10 vector } v237_2_V_ce0 { O 1 bit } v237_2_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v237_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1817 \
    name v237_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v237_3_V \
    op interface \
    ports { v237_3_V_address0 { O 10 vector } v237_3_V_ce0 { O 1 bit } v237_3_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v237_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1818 \
    name v237_4_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v237_4_V \
    op interface \
    ports { v237_4_V_address0 { O 10 vector } v237_4_V_ce0 { O 1 bit } v237_4_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v237_4_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1819 \
    name v237_5_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v237_5_V \
    op interface \
    ports { v237_5_V_address0 { O 10 vector } v237_5_V_ce0 { O 1 bit } v237_5_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v237_5_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1820 \
    name v237_6_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v237_6_V \
    op interface \
    ports { v237_6_V_address0 { O 10 vector } v237_6_V_ce0 { O 1 bit } v237_6_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v237_6_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1821 \
    name v237_7_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v237_7_V \
    op interface \
    ports { v237_7_V_address0 { O 10 vector } v237_7_V_ce0 { O 1 bit } v237_7_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v237_7_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1822 \
    name v237_8_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v237_8_V \
    op interface \
    ports { v237_8_V_address0 { O 10 vector } v237_8_V_ce0 { O 1 bit } v237_8_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v237_8_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1823 \
    name v237_9_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v237_9_V \
    op interface \
    ports { v237_9_V_address0 { O 10 vector } v237_9_V_ce0 { O 1 bit } v237_9_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v237_9_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1824 \
    name v237_10_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v237_10_V \
    op interface \
    ports { v237_10_V_address0 { O 10 vector } v237_10_V_ce0 { O 1 bit } v237_10_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v237_10_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1825 \
    name v237_11_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v237_11_V \
    op interface \
    ports { v237_11_V_address0 { O 10 vector } v237_11_V_ce0 { O 1 bit } v237_11_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v237_11_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1826 \
    name v238 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v238 \
    op interface \
    ports { v238_address0 { O 14 vector } v238_ce0 { O 1 bit } v238_we0 { O 1 bit } v238_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v238'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


