library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;


entity divide_by_4_unit is
  port( 
  data_in: in std_logic_vector(15 downto 0);
  data_out: out std_logic_vector(15 downto 0));
end divide_by_4_unit;

architecture concat_arch_divide_by_4_unit of divide_by_4_unit is
  begin
  
  data_out <= "00" & data_in(15 downto 2);
  
end concat_arch_divide_by_4_unit;


  
     
    
    
