
learnSTM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000022c8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  080023d4  080023d4  000123d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002438  08002438  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002438  08002438  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002438  08002438  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002438  08002438  00012438  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800243c  0800243c  0001243c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002440  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b4  2000000c  0800244c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000c0  0800244c  000200c0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009f28  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001aad  00000000  00000000  00029f5d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000bc0  00000000  00000000  0002ba10  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ad8  00000000  00000000  0002c5d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00013a59  00000000  00000000  0002d0a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00008a1b  00000000  00000000  00040b01  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0006deea  00000000  00000000  0004951c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000b7406  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000303c  00000000  00000000  000b7484  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	080023bc 	.word	0x080023bc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	080023bc 	.word	0x080023bc

0800014c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000150:	4b08      	ldr	r3, [pc, #32]	; (8000174 <HAL_Init+0x28>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	4a07      	ldr	r2, [pc, #28]	; (8000174 <HAL_Init+0x28>)
 8000156:	f043 0310 	orr.w	r3, r3, #16
 800015a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800015c:	2003      	movs	r0, #3
 800015e:	f000 f8d1 	bl	8000304 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000162:	2000      	movs	r0, #0
 8000164:	f002 f810 	bl	8002188 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000168:	f001 ff88 	bl	800207c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800016c:	2300      	movs	r3, #0
}
 800016e:	4618      	mov	r0, r3
 8000170:	bd80      	pop	{r7, pc}
 8000172:	bf00      	nop
 8000174:	40022000 	.word	0x40022000

08000178 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000178:	b480      	push	{r7}
 800017a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800017c:	4b05      	ldr	r3, [pc, #20]	; (8000194 <HAL_IncTick+0x1c>)
 800017e:	781b      	ldrb	r3, [r3, #0]
 8000180:	461a      	mov	r2, r3
 8000182:	4b05      	ldr	r3, [pc, #20]	; (8000198 <HAL_IncTick+0x20>)
 8000184:	681b      	ldr	r3, [r3, #0]
 8000186:	4413      	add	r3, r2
 8000188:	4a03      	ldr	r2, [pc, #12]	; (8000198 <HAL_IncTick+0x20>)
 800018a:	6013      	str	r3, [r2, #0]
}
 800018c:	bf00      	nop
 800018e:	46bd      	mov	sp, r7
 8000190:	bc80      	pop	{r7}
 8000192:	4770      	bx	lr
 8000194:	20000004 	.word	0x20000004
 8000198:	2000002c 	.word	0x2000002c

0800019c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800019c:	b480      	push	{r7}
 800019e:	af00      	add	r7, sp, #0
  return uwTick;
 80001a0:	4b02      	ldr	r3, [pc, #8]	; (80001ac <HAL_GetTick+0x10>)
 80001a2:	681b      	ldr	r3, [r3, #0]
}
 80001a4:	4618      	mov	r0, r3
 80001a6:	46bd      	mov	sp, r7
 80001a8:	bc80      	pop	{r7}
 80001aa:	4770      	bx	lr
 80001ac:	2000002c 	.word	0x2000002c

080001b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80001b0:	b480      	push	{r7}
 80001b2:	b085      	sub	sp, #20
 80001b4:	af00      	add	r7, sp, #0
 80001b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80001b8:	687b      	ldr	r3, [r7, #4]
 80001ba:	f003 0307 	and.w	r3, r3, #7
 80001be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80001c0:	4b0c      	ldr	r3, [pc, #48]	; (80001f4 <__NVIC_SetPriorityGrouping+0x44>)
 80001c2:	68db      	ldr	r3, [r3, #12]
 80001c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80001c6:	68ba      	ldr	r2, [r7, #8]
 80001c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80001cc:	4013      	ands	r3, r2
 80001ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80001d0:	68fb      	ldr	r3, [r7, #12]
 80001d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80001d4:	68bb      	ldr	r3, [r7, #8]
 80001d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80001d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80001dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80001e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80001e2:	4a04      	ldr	r2, [pc, #16]	; (80001f4 <__NVIC_SetPriorityGrouping+0x44>)
 80001e4:	68bb      	ldr	r3, [r7, #8]
 80001e6:	60d3      	str	r3, [r2, #12]
}
 80001e8:	bf00      	nop
 80001ea:	3714      	adds	r7, #20
 80001ec:	46bd      	mov	sp, r7
 80001ee:	bc80      	pop	{r7}
 80001f0:	4770      	bx	lr
 80001f2:	bf00      	nop
 80001f4:	e000ed00 	.word	0xe000ed00

080001f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80001f8:	b480      	push	{r7}
 80001fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80001fc:	4b04      	ldr	r3, [pc, #16]	; (8000210 <__NVIC_GetPriorityGrouping+0x18>)
 80001fe:	68db      	ldr	r3, [r3, #12]
 8000200:	0a1b      	lsrs	r3, r3, #8
 8000202:	f003 0307 	and.w	r3, r3, #7
}
 8000206:	4618      	mov	r0, r3
 8000208:	46bd      	mov	sp, r7
 800020a:	bc80      	pop	{r7}
 800020c:	4770      	bx	lr
 800020e:	bf00      	nop
 8000210:	e000ed00 	.word	0xe000ed00

08000214 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000214:	b480      	push	{r7}
 8000216:	b083      	sub	sp, #12
 8000218:	af00      	add	r7, sp, #0
 800021a:	4603      	mov	r3, r0
 800021c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800021e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000222:	2b00      	cmp	r3, #0
 8000224:	db0b      	blt.n	800023e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000226:	79fb      	ldrb	r3, [r7, #7]
 8000228:	f003 021f 	and.w	r2, r3, #31
 800022c:	4906      	ldr	r1, [pc, #24]	; (8000248 <__NVIC_EnableIRQ+0x34>)
 800022e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000232:	095b      	lsrs	r3, r3, #5
 8000234:	2001      	movs	r0, #1
 8000236:	fa00 f202 	lsl.w	r2, r0, r2
 800023a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800023e:	bf00      	nop
 8000240:	370c      	adds	r7, #12
 8000242:	46bd      	mov	sp, r7
 8000244:	bc80      	pop	{r7}
 8000246:	4770      	bx	lr
 8000248:	e000e100 	.word	0xe000e100

0800024c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800024c:	b480      	push	{r7}
 800024e:	b083      	sub	sp, #12
 8000250:	af00      	add	r7, sp, #0
 8000252:	4603      	mov	r3, r0
 8000254:	6039      	str	r1, [r7, #0]
 8000256:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000258:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800025c:	2b00      	cmp	r3, #0
 800025e:	db0a      	blt.n	8000276 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000260:	683b      	ldr	r3, [r7, #0]
 8000262:	b2da      	uxtb	r2, r3
 8000264:	490c      	ldr	r1, [pc, #48]	; (8000298 <__NVIC_SetPriority+0x4c>)
 8000266:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800026a:	0112      	lsls	r2, r2, #4
 800026c:	b2d2      	uxtb	r2, r2
 800026e:	440b      	add	r3, r1
 8000270:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000274:	e00a      	b.n	800028c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000276:	683b      	ldr	r3, [r7, #0]
 8000278:	b2da      	uxtb	r2, r3
 800027a:	4908      	ldr	r1, [pc, #32]	; (800029c <__NVIC_SetPriority+0x50>)
 800027c:	79fb      	ldrb	r3, [r7, #7]
 800027e:	f003 030f 	and.w	r3, r3, #15
 8000282:	3b04      	subs	r3, #4
 8000284:	0112      	lsls	r2, r2, #4
 8000286:	b2d2      	uxtb	r2, r2
 8000288:	440b      	add	r3, r1
 800028a:	761a      	strb	r2, [r3, #24]
}
 800028c:	bf00      	nop
 800028e:	370c      	adds	r7, #12
 8000290:	46bd      	mov	sp, r7
 8000292:	bc80      	pop	{r7}
 8000294:	4770      	bx	lr
 8000296:	bf00      	nop
 8000298:	e000e100 	.word	0xe000e100
 800029c:	e000ed00 	.word	0xe000ed00

080002a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80002a0:	b480      	push	{r7}
 80002a2:	b089      	sub	sp, #36	; 0x24
 80002a4:	af00      	add	r7, sp, #0
 80002a6:	60f8      	str	r0, [r7, #12]
 80002a8:	60b9      	str	r1, [r7, #8]
 80002aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80002ac:	68fb      	ldr	r3, [r7, #12]
 80002ae:	f003 0307 	and.w	r3, r3, #7
 80002b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80002b4:	69fb      	ldr	r3, [r7, #28]
 80002b6:	f1c3 0307 	rsb	r3, r3, #7
 80002ba:	2b04      	cmp	r3, #4
 80002bc:	bf28      	it	cs
 80002be:	2304      	movcs	r3, #4
 80002c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80002c2:	69fb      	ldr	r3, [r7, #28]
 80002c4:	3304      	adds	r3, #4
 80002c6:	2b06      	cmp	r3, #6
 80002c8:	d902      	bls.n	80002d0 <NVIC_EncodePriority+0x30>
 80002ca:	69fb      	ldr	r3, [r7, #28]
 80002cc:	3b03      	subs	r3, #3
 80002ce:	e000      	b.n	80002d2 <NVIC_EncodePriority+0x32>
 80002d0:	2300      	movs	r3, #0
 80002d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80002d4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80002d8:	69bb      	ldr	r3, [r7, #24]
 80002da:	fa02 f303 	lsl.w	r3, r2, r3
 80002de:	43da      	mvns	r2, r3
 80002e0:	68bb      	ldr	r3, [r7, #8]
 80002e2:	401a      	ands	r2, r3
 80002e4:	697b      	ldr	r3, [r7, #20]
 80002e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80002e8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80002ec:	697b      	ldr	r3, [r7, #20]
 80002ee:	fa01 f303 	lsl.w	r3, r1, r3
 80002f2:	43d9      	mvns	r1, r3
 80002f4:	687b      	ldr	r3, [r7, #4]
 80002f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80002f8:	4313      	orrs	r3, r2
         );
}
 80002fa:	4618      	mov	r0, r3
 80002fc:	3724      	adds	r7, #36	; 0x24
 80002fe:	46bd      	mov	sp, r7
 8000300:	bc80      	pop	{r7}
 8000302:	4770      	bx	lr

08000304 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000304:	b580      	push	{r7, lr}
 8000306:	b082      	sub	sp, #8
 8000308:	af00      	add	r7, sp, #0
 800030a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800030c:	6878      	ldr	r0, [r7, #4]
 800030e:	f7ff ff4f 	bl	80001b0 <__NVIC_SetPriorityGrouping>
}
 8000312:	bf00      	nop
 8000314:	3708      	adds	r7, #8
 8000316:	46bd      	mov	sp, r7
 8000318:	bd80      	pop	{r7, pc}

0800031a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800031a:	b580      	push	{r7, lr}
 800031c:	b086      	sub	sp, #24
 800031e:	af00      	add	r7, sp, #0
 8000320:	4603      	mov	r3, r0
 8000322:	60b9      	str	r1, [r7, #8]
 8000324:	607a      	str	r2, [r7, #4]
 8000326:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000328:	2300      	movs	r3, #0
 800032a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800032c:	f7ff ff64 	bl	80001f8 <__NVIC_GetPriorityGrouping>
 8000330:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000332:	687a      	ldr	r2, [r7, #4]
 8000334:	68b9      	ldr	r1, [r7, #8]
 8000336:	6978      	ldr	r0, [r7, #20]
 8000338:	f7ff ffb2 	bl	80002a0 <NVIC_EncodePriority>
 800033c:	4602      	mov	r2, r0
 800033e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000342:	4611      	mov	r1, r2
 8000344:	4618      	mov	r0, r3
 8000346:	f7ff ff81 	bl	800024c <__NVIC_SetPriority>
}
 800034a:	bf00      	nop
 800034c:	3718      	adds	r7, #24
 800034e:	46bd      	mov	sp, r7
 8000350:	bd80      	pop	{r7, pc}

08000352 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000352:	b580      	push	{r7, lr}
 8000354:	b082      	sub	sp, #8
 8000356:	af00      	add	r7, sp, #0
 8000358:	4603      	mov	r3, r0
 800035a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800035c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000360:	4618      	mov	r0, r3
 8000362:	f7ff ff57 	bl	8000214 <__NVIC_EnableIRQ>
}
 8000366:	bf00      	nop
 8000368:	3708      	adds	r7, #8
 800036a:	46bd      	mov	sp, r7
 800036c:	bd80      	pop	{r7, pc}
	...

08000370 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000370:	b580      	push	{r7, lr}
 8000372:	b084      	sub	sp, #16
 8000374:	af00      	add	r7, sp, #0
 8000376:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000378:	2300      	movs	r3, #0
 800037a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000382:	2b02      	cmp	r3, #2
 8000384:	d005      	beq.n	8000392 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000386:	687b      	ldr	r3, [r7, #4]
 8000388:	2204      	movs	r2, #4
 800038a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800038c:	2301      	movs	r3, #1
 800038e:	73fb      	strb	r3, [r7, #15]
 8000390:	e051      	b.n	8000436 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	681b      	ldr	r3, [r3, #0]
 8000396:	681a      	ldr	r2, [r3, #0]
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	681b      	ldr	r3, [r3, #0]
 800039c:	f022 020e 	bic.w	r2, r2, #14
 80003a0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	681b      	ldr	r3, [r3, #0]
 80003a6:	681a      	ldr	r2, [r3, #0]
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	f022 0201 	bic.w	r2, r2, #1
 80003b0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	681b      	ldr	r3, [r3, #0]
 80003b6:	4a22      	ldr	r2, [pc, #136]	; (8000440 <HAL_DMA_Abort_IT+0xd0>)
 80003b8:	4293      	cmp	r3, r2
 80003ba:	d029      	beq.n	8000410 <HAL_DMA_Abort_IT+0xa0>
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	4a20      	ldr	r2, [pc, #128]	; (8000444 <HAL_DMA_Abort_IT+0xd4>)
 80003c2:	4293      	cmp	r3, r2
 80003c4:	d022      	beq.n	800040c <HAL_DMA_Abort_IT+0x9c>
 80003c6:	687b      	ldr	r3, [r7, #4]
 80003c8:	681b      	ldr	r3, [r3, #0]
 80003ca:	4a1f      	ldr	r2, [pc, #124]	; (8000448 <HAL_DMA_Abort_IT+0xd8>)
 80003cc:	4293      	cmp	r3, r2
 80003ce:	d01a      	beq.n	8000406 <HAL_DMA_Abort_IT+0x96>
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	4a1d      	ldr	r2, [pc, #116]	; (800044c <HAL_DMA_Abort_IT+0xdc>)
 80003d6:	4293      	cmp	r3, r2
 80003d8:	d012      	beq.n	8000400 <HAL_DMA_Abort_IT+0x90>
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	681b      	ldr	r3, [r3, #0]
 80003de:	4a1c      	ldr	r2, [pc, #112]	; (8000450 <HAL_DMA_Abort_IT+0xe0>)
 80003e0:	4293      	cmp	r3, r2
 80003e2:	d00a      	beq.n	80003fa <HAL_DMA_Abort_IT+0x8a>
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	681b      	ldr	r3, [r3, #0]
 80003e8:	4a1a      	ldr	r2, [pc, #104]	; (8000454 <HAL_DMA_Abort_IT+0xe4>)
 80003ea:	4293      	cmp	r3, r2
 80003ec:	d102      	bne.n	80003f4 <HAL_DMA_Abort_IT+0x84>
 80003ee:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80003f2:	e00e      	b.n	8000412 <HAL_DMA_Abort_IT+0xa2>
 80003f4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80003f8:	e00b      	b.n	8000412 <HAL_DMA_Abort_IT+0xa2>
 80003fa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80003fe:	e008      	b.n	8000412 <HAL_DMA_Abort_IT+0xa2>
 8000400:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000404:	e005      	b.n	8000412 <HAL_DMA_Abort_IT+0xa2>
 8000406:	f44f 7380 	mov.w	r3, #256	; 0x100
 800040a:	e002      	b.n	8000412 <HAL_DMA_Abort_IT+0xa2>
 800040c:	2310      	movs	r3, #16
 800040e:	e000      	b.n	8000412 <HAL_DMA_Abort_IT+0xa2>
 8000410:	2301      	movs	r3, #1
 8000412:	4a11      	ldr	r2, [pc, #68]	; (8000458 <HAL_DMA_Abort_IT+0xe8>)
 8000414:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	2201      	movs	r2, #1
 800041a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	2200      	movs	r2, #0
 8000422:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800042a:	2b00      	cmp	r3, #0
 800042c:	d003      	beq.n	8000436 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000432:	6878      	ldr	r0, [r7, #4]
 8000434:	4798      	blx	r3
    } 
  }
  return status;
 8000436:	7bfb      	ldrb	r3, [r7, #15]
}
 8000438:	4618      	mov	r0, r3
 800043a:	3710      	adds	r7, #16
 800043c:	46bd      	mov	sp, r7
 800043e:	bd80      	pop	{r7, pc}
 8000440:	40020008 	.word	0x40020008
 8000444:	4002001c 	.word	0x4002001c
 8000448:	40020030 	.word	0x40020030
 800044c:	40020044 	.word	0x40020044
 8000450:	40020058 	.word	0x40020058
 8000454:	4002006c 	.word	0x4002006c
 8000458:	40020000 	.word	0x40020000

0800045c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800045c:	b480      	push	{r7}
 800045e:	b08b      	sub	sp, #44	; 0x2c
 8000460:	af00      	add	r7, sp, #0
 8000462:	6078      	str	r0, [r7, #4]
 8000464:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000466:	2300      	movs	r3, #0
 8000468:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800046a:	2300      	movs	r3, #0
 800046c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800046e:	e127      	b.n	80006c0 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000470:	2201      	movs	r2, #1
 8000472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000474:	fa02 f303 	lsl.w	r3, r2, r3
 8000478:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800047a:	683b      	ldr	r3, [r7, #0]
 800047c:	681b      	ldr	r3, [r3, #0]
 800047e:	69fa      	ldr	r2, [r7, #28]
 8000480:	4013      	ands	r3, r2
 8000482:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000484:	69ba      	ldr	r2, [r7, #24]
 8000486:	69fb      	ldr	r3, [r7, #28]
 8000488:	429a      	cmp	r2, r3
 800048a:	f040 8116 	bne.w	80006ba <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800048e:	683b      	ldr	r3, [r7, #0]
 8000490:	685b      	ldr	r3, [r3, #4]
 8000492:	2b12      	cmp	r3, #18
 8000494:	d034      	beq.n	8000500 <HAL_GPIO_Init+0xa4>
 8000496:	2b12      	cmp	r3, #18
 8000498:	d80d      	bhi.n	80004b6 <HAL_GPIO_Init+0x5a>
 800049a:	2b02      	cmp	r3, #2
 800049c:	d02b      	beq.n	80004f6 <HAL_GPIO_Init+0x9a>
 800049e:	2b02      	cmp	r3, #2
 80004a0:	d804      	bhi.n	80004ac <HAL_GPIO_Init+0x50>
 80004a2:	2b00      	cmp	r3, #0
 80004a4:	d031      	beq.n	800050a <HAL_GPIO_Init+0xae>
 80004a6:	2b01      	cmp	r3, #1
 80004a8:	d01c      	beq.n	80004e4 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80004aa:	e048      	b.n	800053e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80004ac:	2b03      	cmp	r3, #3
 80004ae:	d043      	beq.n	8000538 <HAL_GPIO_Init+0xdc>
 80004b0:	2b11      	cmp	r3, #17
 80004b2:	d01b      	beq.n	80004ec <HAL_GPIO_Init+0x90>
          break;
 80004b4:	e043      	b.n	800053e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80004b6:	4a89      	ldr	r2, [pc, #548]	; (80006dc <HAL_GPIO_Init+0x280>)
 80004b8:	4293      	cmp	r3, r2
 80004ba:	d026      	beq.n	800050a <HAL_GPIO_Init+0xae>
 80004bc:	4a87      	ldr	r2, [pc, #540]	; (80006dc <HAL_GPIO_Init+0x280>)
 80004be:	4293      	cmp	r3, r2
 80004c0:	d806      	bhi.n	80004d0 <HAL_GPIO_Init+0x74>
 80004c2:	4a87      	ldr	r2, [pc, #540]	; (80006e0 <HAL_GPIO_Init+0x284>)
 80004c4:	4293      	cmp	r3, r2
 80004c6:	d020      	beq.n	800050a <HAL_GPIO_Init+0xae>
 80004c8:	4a86      	ldr	r2, [pc, #536]	; (80006e4 <HAL_GPIO_Init+0x288>)
 80004ca:	4293      	cmp	r3, r2
 80004cc:	d01d      	beq.n	800050a <HAL_GPIO_Init+0xae>
          break;
 80004ce:	e036      	b.n	800053e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80004d0:	4a85      	ldr	r2, [pc, #532]	; (80006e8 <HAL_GPIO_Init+0x28c>)
 80004d2:	4293      	cmp	r3, r2
 80004d4:	d019      	beq.n	800050a <HAL_GPIO_Init+0xae>
 80004d6:	4a85      	ldr	r2, [pc, #532]	; (80006ec <HAL_GPIO_Init+0x290>)
 80004d8:	4293      	cmp	r3, r2
 80004da:	d016      	beq.n	800050a <HAL_GPIO_Init+0xae>
 80004dc:	4a84      	ldr	r2, [pc, #528]	; (80006f0 <HAL_GPIO_Init+0x294>)
 80004de:	4293      	cmp	r3, r2
 80004e0:	d013      	beq.n	800050a <HAL_GPIO_Init+0xae>
          break;
 80004e2:	e02c      	b.n	800053e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80004e4:	683b      	ldr	r3, [r7, #0]
 80004e6:	68db      	ldr	r3, [r3, #12]
 80004e8:	623b      	str	r3, [r7, #32]
          break;
 80004ea:	e028      	b.n	800053e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80004ec:	683b      	ldr	r3, [r7, #0]
 80004ee:	68db      	ldr	r3, [r3, #12]
 80004f0:	3304      	adds	r3, #4
 80004f2:	623b      	str	r3, [r7, #32]
          break;
 80004f4:	e023      	b.n	800053e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80004f6:	683b      	ldr	r3, [r7, #0]
 80004f8:	68db      	ldr	r3, [r3, #12]
 80004fa:	3308      	adds	r3, #8
 80004fc:	623b      	str	r3, [r7, #32]
          break;
 80004fe:	e01e      	b.n	800053e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000500:	683b      	ldr	r3, [r7, #0]
 8000502:	68db      	ldr	r3, [r3, #12]
 8000504:	330c      	adds	r3, #12
 8000506:	623b      	str	r3, [r7, #32]
          break;
 8000508:	e019      	b.n	800053e <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800050a:	683b      	ldr	r3, [r7, #0]
 800050c:	689b      	ldr	r3, [r3, #8]
 800050e:	2b00      	cmp	r3, #0
 8000510:	d102      	bne.n	8000518 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000512:	2304      	movs	r3, #4
 8000514:	623b      	str	r3, [r7, #32]
          break;
 8000516:	e012      	b.n	800053e <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000518:	683b      	ldr	r3, [r7, #0]
 800051a:	689b      	ldr	r3, [r3, #8]
 800051c:	2b01      	cmp	r3, #1
 800051e:	d105      	bne.n	800052c <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000520:	2308      	movs	r3, #8
 8000522:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	69fa      	ldr	r2, [r7, #28]
 8000528:	611a      	str	r2, [r3, #16]
          break;
 800052a:	e008      	b.n	800053e <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800052c:	2308      	movs	r3, #8
 800052e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	69fa      	ldr	r2, [r7, #28]
 8000534:	615a      	str	r2, [r3, #20]
          break;
 8000536:	e002      	b.n	800053e <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000538:	2300      	movs	r3, #0
 800053a:	623b      	str	r3, [r7, #32]
          break;
 800053c:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800053e:	69bb      	ldr	r3, [r7, #24]
 8000540:	2bff      	cmp	r3, #255	; 0xff
 8000542:	d801      	bhi.n	8000548 <HAL_GPIO_Init+0xec>
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	e001      	b.n	800054c <HAL_GPIO_Init+0xf0>
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	3304      	adds	r3, #4
 800054c:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800054e:	69bb      	ldr	r3, [r7, #24]
 8000550:	2bff      	cmp	r3, #255	; 0xff
 8000552:	d802      	bhi.n	800055a <HAL_GPIO_Init+0xfe>
 8000554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000556:	009b      	lsls	r3, r3, #2
 8000558:	e002      	b.n	8000560 <HAL_GPIO_Init+0x104>
 800055a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800055c:	3b08      	subs	r3, #8
 800055e:	009b      	lsls	r3, r3, #2
 8000560:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000562:	697b      	ldr	r3, [r7, #20]
 8000564:	681a      	ldr	r2, [r3, #0]
 8000566:	210f      	movs	r1, #15
 8000568:	693b      	ldr	r3, [r7, #16]
 800056a:	fa01 f303 	lsl.w	r3, r1, r3
 800056e:	43db      	mvns	r3, r3
 8000570:	401a      	ands	r2, r3
 8000572:	6a39      	ldr	r1, [r7, #32]
 8000574:	693b      	ldr	r3, [r7, #16]
 8000576:	fa01 f303 	lsl.w	r3, r1, r3
 800057a:	431a      	orrs	r2, r3
 800057c:	697b      	ldr	r3, [r7, #20]
 800057e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000580:	683b      	ldr	r3, [r7, #0]
 8000582:	685b      	ldr	r3, [r3, #4]
 8000584:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000588:	2b00      	cmp	r3, #0
 800058a:	f000 8096 	beq.w	80006ba <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800058e:	4b59      	ldr	r3, [pc, #356]	; (80006f4 <HAL_GPIO_Init+0x298>)
 8000590:	699b      	ldr	r3, [r3, #24]
 8000592:	4a58      	ldr	r2, [pc, #352]	; (80006f4 <HAL_GPIO_Init+0x298>)
 8000594:	f043 0301 	orr.w	r3, r3, #1
 8000598:	6193      	str	r3, [r2, #24]
 800059a:	4b56      	ldr	r3, [pc, #344]	; (80006f4 <HAL_GPIO_Init+0x298>)
 800059c:	699b      	ldr	r3, [r3, #24]
 800059e:	f003 0301 	and.w	r3, r3, #1
 80005a2:	60bb      	str	r3, [r7, #8]
 80005a4:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80005a6:	4a54      	ldr	r2, [pc, #336]	; (80006f8 <HAL_GPIO_Init+0x29c>)
 80005a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005aa:	089b      	lsrs	r3, r3, #2
 80005ac:	3302      	adds	r3, #2
 80005ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005b2:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80005b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005b6:	f003 0303 	and.w	r3, r3, #3
 80005ba:	009b      	lsls	r3, r3, #2
 80005bc:	220f      	movs	r2, #15
 80005be:	fa02 f303 	lsl.w	r3, r2, r3
 80005c2:	43db      	mvns	r3, r3
 80005c4:	68fa      	ldr	r2, [r7, #12]
 80005c6:	4013      	ands	r3, r2
 80005c8:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	4a4b      	ldr	r2, [pc, #300]	; (80006fc <HAL_GPIO_Init+0x2a0>)
 80005ce:	4293      	cmp	r3, r2
 80005d0:	d013      	beq.n	80005fa <HAL_GPIO_Init+0x19e>
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	4a4a      	ldr	r2, [pc, #296]	; (8000700 <HAL_GPIO_Init+0x2a4>)
 80005d6:	4293      	cmp	r3, r2
 80005d8:	d00d      	beq.n	80005f6 <HAL_GPIO_Init+0x19a>
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	4a49      	ldr	r2, [pc, #292]	; (8000704 <HAL_GPIO_Init+0x2a8>)
 80005de:	4293      	cmp	r3, r2
 80005e0:	d007      	beq.n	80005f2 <HAL_GPIO_Init+0x196>
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	4a48      	ldr	r2, [pc, #288]	; (8000708 <HAL_GPIO_Init+0x2ac>)
 80005e6:	4293      	cmp	r3, r2
 80005e8:	d101      	bne.n	80005ee <HAL_GPIO_Init+0x192>
 80005ea:	2303      	movs	r3, #3
 80005ec:	e006      	b.n	80005fc <HAL_GPIO_Init+0x1a0>
 80005ee:	2304      	movs	r3, #4
 80005f0:	e004      	b.n	80005fc <HAL_GPIO_Init+0x1a0>
 80005f2:	2302      	movs	r3, #2
 80005f4:	e002      	b.n	80005fc <HAL_GPIO_Init+0x1a0>
 80005f6:	2301      	movs	r3, #1
 80005f8:	e000      	b.n	80005fc <HAL_GPIO_Init+0x1a0>
 80005fa:	2300      	movs	r3, #0
 80005fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80005fe:	f002 0203 	and.w	r2, r2, #3
 8000602:	0092      	lsls	r2, r2, #2
 8000604:	4093      	lsls	r3, r2
 8000606:	68fa      	ldr	r2, [r7, #12]
 8000608:	4313      	orrs	r3, r2
 800060a:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800060c:	493a      	ldr	r1, [pc, #232]	; (80006f8 <HAL_GPIO_Init+0x29c>)
 800060e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000610:	089b      	lsrs	r3, r3, #2
 8000612:	3302      	adds	r3, #2
 8000614:	68fa      	ldr	r2, [r7, #12]
 8000616:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800061a:	683b      	ldr	r3, [r7, #0]
 800061c:	685b      	ldr	r3, [r3, #4]
 800061e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000622:	2b00      	cmp	r3, #0
 8000624:	d006      	beq.n	8000634 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000626:	4b39      	ldr	r3, [pc, #228]	; (800070c <HAL_GPIO_Init+0x2b0>)
 8000628:	681a      	ldr	r2, [r3, #0]
 800062a:	4938      	ldr	r1, [pc, #224]	; (800070c <HAL_GPIO_Init+0x2b0>)
 800062c:	69bb      	ldr	r3, [r7, #24]
 800062e:	4313      	orrs	r3, r2
 8000630:	600b      	str	r3, [r1, #0]
 8000632:	e006      	b.n	8000642 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000634:	4b35      	ldr	r3, [pc, #212]	; (800070c <HAL_GPIO_Init+0x2b0>)
 8000636:	681a      	ldr	r2, [r3, #0]
 8000638:	69bb      	ldr	r3, [r7, #24]
 800063a:	43db      	mvns	r3, r3
 800063c:	4933      	ldr	r1, [pc, #204]	; (800070c <HAL_GPIO_Init+0x2b0>)
 800063e:	4013      	ands	r3, r2
 8000640:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000642:	683b      	ldr	r3, [r7, #0]
 8000644:	685b      	ldr	r3, [r3, #4]
 8000646:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800064a:	2b00      	cmp	r3, #0
 800064c:	d006      	beq.n	800065c <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800064e:	4b2f      	ldr	r3, [pc, #188]	; (800070c <HAL_GPIO_Init+0x2b0>)
 8000650:	685a      	ldr	r2, [r3, #4]
 8000652:	492e      	ldr	r1, [pc, #184]	; (800070c <HAL_GPIO_Init+0x2b0>)
 8000654:	69bb      	ldr	r3, [r7, #24]
 8000656:	4313      	orrs	r3, r2
 8000658:	604b      	str	r3, [r1, #4]
 800065a:	e006      	b.n	800066a <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800065c:	4b2b      	ldr	r3, [pc, #172]	; (800070c <HAL_GPIO_Init+0x2b0>)
 800065e:	685a      	ldr	r2, [r3, #4]
 8000660:	69bb      	ldr	r3, [r7, #24]
 8000662:	43db      	mvns	r3, r3
 8000664:	4929      	ldr	r1, [pc, #164]	; (800070c <HAL_GPIO_Init+0x2b0>)
 8000666:	4013      	ands	r3, r2
 8000668:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800066a:	683b      	ldr	r3, [r7, #0]
 800066c:	685b      	ldr	r3, [r3, #4]
 800066e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000672:	2b00      	cmp	r3, #0
 8000674:	d006      	beq.n	8000684 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000676:	4b25      	ldr	r3, [pc, #148]	; (800070c <HAL_GPIO_Init+0x2b0>)
 8000678:	689a      	ldr	r2, [r3, #8]
 800067a:	4924      	ldr	r1, [pc, #144]	; (800070c <HAL_GPIO_Init+0x2b0>)
 800067c:	69bb      	ldr	r3, [r7, #24]
 800067e:	4313      	orrs	r3, r2
 8000680:	608b      	str	r3, [r1, #8]
 8000682:	e006      	b.n	8000692 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000684:	4b21      	ldr	r3, [pc, #132]	; (800070c <HAL_GPIO_Init+0x2b0>)
 8000686:	689a      	ldr	r2, [r3, #8]
 8000688:	69bb      	ldr	r3, [r7, #24]
 800068a:	43db      	mvns	r3, r3
 800068c:	491f      	ldr	r1, [pc, #124]	; (800070c <HAL_GPIO_Init+0x2b0>)
 800068e:	4013      	ands	r3, r2
 8000690:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000692:	683b      	ldr	r3, [r7, #0]
 8000694:	685b      	ldr	r3, [r3, #4]
 8000696:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800069a:	2b00      	cmp	r3, #0
 800069c:	d006      	beq.n	80006ac <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800069e:	4b1b      	ldr	r3, [pc, #108]	; (800070c <HAL_GPIO_Init+0x2b0>)
 80006a0:	68da      	ldr	r2, [r3, #12]
 80006a2:	491a      	ldr	r1, [pc, #104]	; (800070c <HAL_GPIO_Init+0x2b0>)
 80006a4:	69bb      	ldr	r3, [r7, #24]
 80006a6:	4313      	orrs	r3, r2
 80006a8:	60cb      	str	r3, [r1, #12]
 80006aa:	e006      	b.n	80006ba <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80006ac:	4b17      	ldr	r3, [pc, #92]	; (800070c <HAL_GPIO_Init+0x2b0>)
 80006ae:	68da      	ldr	r2, [r3, #12]
 80006b0:	69bb      	ldr	r3, [r7, #24]
 80006b2:	43db      	mvns	r3, r3
 80006b4:	4915      	ldr	r1, [pc, #84]	; (800070c <HAL_GPIO_Init+0x2b0>)
 80006b6:	4013      	ands	r3, r2
 80006b8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80006ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006bc:	3301      	adds	r3, #1
 80006be:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80006c0:	683b      	ldr	r3, [r7, #0]
 80006c2:	681a      	ldr	r2, [r3, #0]
 80006c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006c6:	fa22 f303 	lsr.w	r3, r2, r3
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	f47f aed0 	bne.w	8000470 <HAL_GPIO_Init+0x14>
  }
}
 80006d0:	bf00      	nop
 80006d2:	372c      	adds	r7, #44	; 0x2c
 80006d4:	46bd      	mov	sp, r7
 80006d6:	bc80      	pop	{r7}
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop
 80006dc:	10210000 	.word	0x10210000
 80006e0:	10110000 	.word	0x10110000
 80006e4:	10120000 	.word	0x10120000
 80006e8:	10310000 	.word	0x10310000
 80006ec:	10320000 	.word	0x10320000
 80006f0:	10220000 	.word	0x10220000
 80006f4:	40021000 	.word	0x40021000
 80006f8:	40010000 	.word	0x40010000
 80006fc:	40010800 	.word	0x40010800
 8000700:	40010c00 	.word	0x40010c00
 8000704:	40011000 	.word	0x40011000
 8000708:	40011400 	.word	0x40011400
 800070c:	40010400 	.word	0x40010400

08000710 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000710:	b480      	push	{r7}
 8000712:	b083      	sub	sp, #12
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
 8000718:	460b      	mov	r3, r1
 800071a:	807b      	strh	r3, [r7, #2]
 800071c:	4613      	mov	r3, r2
 800071e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000720:	787b      	ldrb	r3, [r7, #1]
 8000722:	2b00      	cmp	r3, #0
 8000724:	d003      	beq.n	800072e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000726:	887a      	ldrh	r2, [r7, #2]
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800072c:	e003      	b.n	8000736 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800072e:	887b      	ldrh	r3, [r7, #2]
 8000730:	041a      	lsls	r2, r3, #16
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	611a      	str	r2, [r3, #16]
}
 8000736:	bf00      	nop
 8000738:	370c      	adds	r7, #12
 800073a:	46bd      	mov	sp, r7
 800073c:	bc80      	pop	{r7}
 800073e:	4770      	bx	lr

08000740 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b084      	sub	sp, #16
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	2b00      	cmp	r3, #0
 800074c:	d101      	bne.n	8000752 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800074e:	2301      	movs	r3, #1
 8000750:	e02b      	b.n	80007aa <HAL_IWDG_Init+0x6a>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automaticaly */
  __HAL_IWDG_START(hiwdg);
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 800075a:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing 0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	f245 5255 	movw	r2, #21845	; 0x5555
 8000764:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	681b      	ldr	r3, [r3, #0]
 800076a:	687a      	ldr	r2, [r7, #4]
 800076c:	6852      	ldr	r2, [r2, #4]
 800076e:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	687a      	ldr	r2, [r7, #4]
 8000776:	6892      	ldr	r2, [r2, #8]
 8000778:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 800077a:	f7ff fd0f 	bl	800019c <HAL_GetTick>
 800077e:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while (hiwdg->Instance->SR != RESET)
 8000780:	e008      	b.n	8000794 <HAL_IWDG_Init+0x54>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8000782:	f7ff fd0b 	bl	800019c <HAL_GetTick>
 8000786:	4602      	mov	r2, r0
 8000788:	68fb      	ldr	r3, [r7, #12]
 800078a:	1ad3      	subs	r3, r2, r3
 800078c:	2b30      	cmp	r3, #48	; 0x30
 800078e:	d901      	bls.n	8000794 <HAL_IWDG_Init+0x54>
    {
      return HAL_TIMEOUT;
 8000790:	2303      	movs	r3, #3
 8000792:	e00a      	b.n	80007aa <HAL_IWDG_Init+0x6a>
  while (hiwdg->Instance->SR != RESET)
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	68db      	ldr	r3, [r3, #12]
 800079a:	2b00      	cmp	r3, #0
 800079c:	d1f1      	bne.n	8000782 <HAL_IWDG_Init+0x42>
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80007a6:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80007a8:	2300      	movs	r3, #0
}
 80007aa:	4618      	mov	r0, r3
 80007ac:	3710      	adds	r7, #16
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bd80      	pop	{r7, pc}

080007b2 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 80007b2:	b480      	push	{r7}
 80007b4:	b083      	sub	sp, #12
 80007b6:	af00      	add	r7, sp, #0
 80007b8:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80007c2:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80007c4:	2300      	movs	r3, #0
}
 80007c6:	4618      	mov	r0, r3
 80007c8:	370c      	adds	r7, #12
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bc80      	pop	{r7}
 80007ce:	4770      	bx	lr

080007d0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b086      	sub	sp, #24
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d101      	bne.n	80007e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80007de:	2301      	movs	r3, #1
 80007e0:	e26c      	b.n	8000cbc <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	f003 0301 	and.w	r3, r3, #1
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	f000 8087 	beq.w	80008fe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80007f0:	4b92      	ldr	r3, [pc, #584]	; (8000a3c <HAL_RCC_OscConfig+0x26c>)
 80007f2:	685b      	ldr	r3, [r3, #4]
 80007f4:	f003 030c 	and.w	r3, r3, #12
 80007f8:	2b04      	cmp	r3, #4
 80007fa:	d00c      	beq.n	8000816 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80007fc:	4b8f      	ldr	r3, [pc, #572]	; (8000a3c <HAL_RCC_OscConfig+0x26c>)
 80007fe:	685b      	ldr	r3, [r3, #4]
 8000800:	f003 030c 	and.w	r3, r3, #12
 8000804:	2b08      	cmp	r3, #8
 8000806:	d112      	bne.n	800082e <HAL_RCC_OscConfig+0x5e>
 8000808:	4b8c      	ldr	r3, [pc, #560]	; (8000a3c <HAL_RCC_OscConfig+0x26c>)
 800080a:	685b      	ldr	r3, [r3, #4]
 800080c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000810:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000814:	d10b      	bne.n	800082e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000816:	4b89      	ldr	r3, [pc, #548]	; (8000a3c <HAL_RCC_OscConfig+0x26c>)
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800081e:	2b00      	cmp	r3, #0
 8000820:	d06c      	beq.n	80008fc <HAL_RCC_OscConfig+0x12c>
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	685b      	ldr	r3, [r3, #4]
 8000826:	2b00      	cmp	r3, #0
 8000828:	d168      	bne.n	80008fc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800082a:	2301      	movs	r3, #1
 800082c:	e246      	b.n	8000cbc <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	685b      	ldr	r3, [r3, #4]
 8000832:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000836:	d106      	bne.n	8000846 <HAL_RCC_OscConfig+0x76>
 8000838:	4b80      	ldr	r3, [pc, #512]	; (8000a3c <HAL_RCC_OscConfig+0x26c>)
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	4a7f      	ldr	r2, [pc, #508]	; (8000a3c <HAL_RCC_OscConfig+0x26c>)
 800083e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000842:	6013      	str	r3, [r2, #0]
 8000844:	e02e      	b.n	80008a4 <HAL_RCC_OscConfig+0xd4>
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	685b      	ldr	r3, [r3, #4]
 800084a:	2b00      	cmp	r3, #0
 800084c:	d10c      	bne.n	8000868 <HAL_RCC_OscConfig+0x98>
 800084e:	4b7b      	ldr	r3, [pc, #492]	; (8000a3c <HAL_RCC_OscConfig+0x26c>)
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	4a7a      	ldr	r2, [pc, #488]	; (8000a3c <HAL_RCC_OscConfig+0x26c>)
 8000854:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000858:	6013      	str	r3, [r2, #0]
 800085a:	4b78      	ldr	r3, [pc, #480]	; (8000a3c <HAL_RCC_OscConfig+0x26c>)
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	4a77      	ldr	r2, [pc, #476]	; (8000a3c <HAL_RCC_OscConfig+0x26c>)
 8000860:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000864:	6013      	str	r3, [r2, #0]
 8000866:	e01d      	b.n	80008a4 <HAL_RCC_OscConfig+0xd4>
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	685b      	ldr	r3, [r3, #4]
 800086c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000870:	d10c      	bne.n	800088c <HAL_RCC_OscConfig+0xbc>
 8000872:	4b72      	ldr	r3, [pc, #456]	; (8000a3c <HAL_RCC_OscConfig+0x26c>)
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	4a71      	ldr	r2, [pc, #452]	; (8000a3c <HAL_RCC_OscConfig+0x26c>)
 8000878:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800087c:	6013      	str	r3, [r2, #0]
 800087e:	4b6f      	ldr	r3, [pc, #444]	; (8000a3c <HAL_RCC_OscConfig+0x26c>)
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	4a6e      	ldr	r2, [pc, #440]	; (8000a3c <HAL_RCC_OscConfig+0x26c>)
 8000884:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000888:	6013      	str	r3, [r2, #0]
 800088a:	e00b      	b.n	80008a4 <HAL_RCC_OscConfig+0xd4>
 800088c:	4b6b      	ldr	r3, [pc, #428]	; (8000a3c <HAL_RCC_OscConfig+0x26c>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	4a6a      	ldr	r2, [pc, #424]	; (8000a3c <HAL_RCC_OscConfig+0x26c>)
 8000892:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000896:	6013      	str	r3, [r2, #0]
 8000898:	4b68      	ldr	r3, [pc, #416]	; (8000a3c <HAL_RCC_OscConfig+0x26c>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	4a67      	ldr	r2, [pc, #412]	; (8000a3c <HAL_RCC_OscConfig+0x26c>)
 800089e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80008a2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	685b      	ldr	r3, [r3, #4]
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d013      	beq.n	80008d4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80008ac:	f7ff fc76 	bl	800019c <HAL_GetTick>
 80008b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80008b2:	e008      	b.n	80008c6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80008b4:	f7ff fc72 	bl	800019c <HAL_GetTick>
 80008b8:	4602      	mov	r2, r0
 80008ba:	693b      	ldr	r3, [r7, #16]
 80008bc:	1ad3      	subs	r3, r2, r3
 80008be:	2b64      	cmp	r3, #100	; 0x64
 80008c0:	d901      	bls.n	80008c6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80008c2:	2303      	movs	r3, #3
 80008c4:	e1fa      	b.n	8000cbc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80008c6:	4b5d      	ldr	r3, [pc, #372]	; (8000a3c <HAL_RCC_OscConfig+0x26c>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d0f0      	beq.n	80008b4 <HAL_RCC_OscConfig+0xe4>
 80008d2:	e014      	b.n	80008fe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80008d4:	f7ff fc62 	bl	800019c <HAL_GetTick>
 80008d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80008da:	e008      	b.n	80008ee <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80008dc:	f7ff fc5e 	bl	800019c <HAL_GetTick>
 80008e0:	4602      	mov	r2, r0
 80008e2:	693b      	ldr	r3, [r7, #16]
 80008e4:	1ad3      	subs	r3, r2, r3
 80008e6:	2b64      	cmp	r3, #100	; 0x64
 80008e8:	d901      	bls.n	80008ee <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80008ea:	2303      	movs	r3, #3
 80008ec:	e1e6      	b.n	8000cbc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80008ee:	4b53      	ldr	r3, [pc, #332]	; (8000a3c <HAL_RCC_OscConfig+0x26c>)
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d1f0      	bne.n	80008dc <HAL_RCC_OscConfig+0x10c>
 80008fa:	e000      	b.n	80008fe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80008fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	f003 0302 	and.w	r3, r3, #2
 8000906:	2b00      	cmp	r3, #0
 8000908:	d063      	beq.n	80009d2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800090a:	4b4c      	ldr	r3, [pc, #304]	; (8000a3c <HAL_RCC_OscConfig+0x26c>)
 800090c:	685b      	ldr	r3, [r3, #4]
 800090e:	f003 030c 	and.w	r3, r3, #12
 8000912:	2b00      	cmp	r3, #0
 8000914:	d00b      	beq.n	800092e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000916:	4b49      	ldr	r3, [pc, #292]	; (8000a3c <HAL_RCC_OscConfig+0x26c>)
 8000918:	685b      	ldr	r3, [r3, #4]
 800091a:	f003 030c 	and.w	r3, r3, #12
 800091e:	2b08      	cmp	r3, #8
 8000920:	d11c      	bne.n	800095c <HAL_RCC_OscConfig+0x18c>
 8000922:	4b46      	ldr	r3, [pc, #280]	; (8000a3c <HAL_RCC_OscConfig+0x26c>)
 8000924:	685b      	ldr	r3, [r3, #4]
 8000926:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800092a:	2b00      	cmp	r3, #0
 800092c:	d116      	bne.n	800095c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800092e:	4b43      	ldr	r3, [pc, #268]	; (8000a3c <HAL_RCC_OscConfig+0x26c>)
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	f003 0302 	and.w	r3, r3, #2
 8000936:	2b00      	cmp	r3, #0
 8000938:	d005      	beq.n	8000946 <HAL_RCC_OscConfig+0x176>
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	691b      	ldr	r3, [r3, #16]
 800093e:	2b01      	cmp	r3, #1
 8000940:	d001      	beq.n	8000946 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000942:	2301      	movs	r3, #1
 8000944:	e1ba      	b.n	8000cbc <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000946:	4b3d      	ldr	r3, [pc, #244]	; (8000a3c <HAL_RCC_OscConfig+0x26c>)
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	695b      	ldr	r3, [r3, #20]
 8000952:	00db      	lsls	r3, r3, #3
 8000954:	4939      	ldr	r1, [pc, #228]	; (8000a3c <HAL_RCC_OscConfig+0x26c>)
 8000956:	4313      	orrs	r3, r2
 8000958:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800095a:	e03a      	b.n	80009d2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	691b      	ldr	r3, [r3, #16]
 8000960:	2b00      	cmp	r3, #0
 8000962:	d020      	beq.n	80009a6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000964:	4b36      	ldr	r3, [pc, #216]	; (8000a40 <HAL_RCC_OscConfig+0x270>)
 8000966:	2201      	movs	r2, #1
 8000968:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800096a:	f7ff fc17 	bl	800019c <HAL_GetTick>
 800096e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000970:	e008      	b.n	8000984 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000972:	f7ff fc13 	bl	800019c <HAL_GetTick>
 8000976:	4602      	mov	r2, r0
 8000978:	693b      	ldr	r3, [r7, #16]
 800097a:	1ad3      	subs	r3, r2, r3
 800097c:	2b02      	cmp	r3, #2
 800097e:	d901      	bls.n	8000984 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000980:	2303      	movs	r3, #3
 8000982:	e19b      	b.n	8000cbc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000984:	4b2d      	ldr	r3, [pc, #180]	; (8000a3c <HAL_RCC_OscConfig+0x26c>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	f003 0302 	and.w	r3, r3, #2
 800098c:	2b00      	cmp	r3, #0
 800098e:	d0f0      	beq.n	8000972 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000990:	4b2a      	ldr	r3, [pc, #168]	; (8000a3c <HAL_RCC_OscConfig+0x26c>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	695b      	ldr	r3, [r3, #20]
 800099c:	00db      	lsls	r3, r3, #3
 800099e:	4927      	ldr	r1, [pc, #156]	; (8000a3c <HAL_RCC_OscConfig+0x26c>)
 80009a0:	4313      	orrs	r3, r2
 80009a2:	600b      	str	r3, [r1, #0]
 80009a4:	e015      	b.n	80009d2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80009a6:	4b26      	ldr	r3, [pc, #152]	; (8000a40 <HAL_RCC_OscConfig+0x270>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80009ac:	f7ff fbf6 	bl	800019c <HAL_GetTick>
 80009b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80009b2:	e008      	b.n	80009c6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80009b4:	f7ff fbf2 	bl	800019c <HAL_GetTick>
 80009b8:	4602      	mov	r2, r0
 80009ba:	693b      	ldr	r3, [r7, #16]
 80009bc:	1ad3      	subs	r3, r2, r3
 80009be:	2b02      	cmp	r3, #2
 80009c0:	d901      	bls.n	80009c6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80009c2:	2303      	movs	r3, #3
 80009c4:	e17a      	b.n	8000cbc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80009c6:	4b1d      	ldr	r3, [pc, #116]	; (8000a3c <HAL_RCC_OscConfig+0x26c>)
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	f003 0302 	and.w	r3, r3, #2
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d1f0      	bne.n	80009b4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	f003 0308 	and.w	r3, r3, #8
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d03a      	beq.n	8000a54 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	699b      	ldr	r3, [r3, #24]
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d019      	beq.n	8000a1a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80009e6:	4b17      	ldr	r3, [pc, #92]	; (8000a44 <HAL_RCC_OscConfig+0x274>)
 80009e8:	2201      	movs	r2, #1
 80009ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80009ec:	f7ff fbd6 	bl	800019c <HAL_GetTick>
 80009f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80009f2:	e008      	b.n	8000a06 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80009f4:	f7ff fbd2 	bl	800019c <HAL_GetTick>
 80009f8:	4602      	mov	r2, r0
 80009fa:	693b      	ldr	r3, [r7, #16]
 80009fc:	1ad3      	subs	r3, r2, r3
 80009fe:	2b02      	cmp	r3, #2
 8000a00:	d901      	bls.n	8000a06 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000a02:	2303      	movs	r3, #3
 8000a04:	e15a      	b.n	8000cbc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a06:	4b0d      	ldr	r3, [pc, #52]	; (8000a3c <HAL_RCC_OscConfig+0x26c>)
 8000a08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a0a:	f003 0302 	and.w	r3, r3, #2
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d0f0      	beq.n	80009f4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000a12:	2001      	movs	r0, #1
 8000a14:	f000 fb0a 	bl	800102c <RCC_Delay>
 8000a18:	e01c      	b.n	8000a54 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000a1a:	4b0a      	ldr	r3, [pc, #40]	; (8000a44 <HAL_RCC_OscConfig+0x274>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000a20:	f7ff fbbc 	bl	800019c <HAL_GetTick>
 8000a24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a26:	e00f      	b.n	8000a48 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000a28:	f7ff fbb8 	bl	800019c <HAL_GetTick>
 8000a2c:	4602      	mov	r2, r0
 8000a2e:	693b      	ldr	r3, [r7, #16]
 8000a30:	1ad3      	subs	r3, r2, r3
 8000a32:	2b02      	cmp	r3, #2
 8000a34:	d908      	bls.n	8000a48 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000a36:	2303      	movs	r3, #3
 8000a38:	e140      	b.n	8000cbc <HAL_RCC_OscConfig+0x4ec>
 8000a3a:	bf00      	nop
 8000a3c:	40021000 	.word	0x40021000
 8000a40:	42420000 	.word	0x42420000
 8000a44:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a48:	4b9e      	ldr	r3, [pc, #632]	; (8000cc4 <HAL_RCC_OscConfig+0x4f4>)
 8000a4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a4c:	f003 0302 	and.w	r3, r3, #2
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d1e9      	bne.n	8000a28 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	f003 0304 	and.w	r3, r3, #4
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	f000 80a6 	beq.w	8000bae <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000a62:	2300      	movs	r3, #0
 8000a64:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000a66:	4b97      	ldr	r3, [pc, #604]	; (8000cc4 <HAL_RCC_OscConfig+0x4f4>)
 8000a68:	69db      	ldr	r3, [r3, #28]
 8000a6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d10d      	bne.n	8000a8e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000a72:	4b94      	ldr	r3, [pc, #592]	; (8000cc4 <HAL_RCC_OscConfig+0x4f4>)
 8000a74:	69db      	ldr	r3, [r3, #28]
 8000a76:	4a93      	ldr	r2, [pc, #588]	; (8000cc4 <HAL_RCC_OscConfig+0x4f4>)
 8000a78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a7c:	61d3      	str	r3, [r2, #28]
 8000a7e:	4b91      	ldr	r3, [pc, #580]	; (8000cc4 <HAL_RCC_OscConfig+0x4f4>)
 8000a80:	69db      	ldr	r3, [r3, #28]
 8000a82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a86:	60bb      	str	r3, [r7, #8]
 8000a88:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000a8a:	2301      	movs	r3, #1
 8000a8c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a8e:	4b8e      	ldr	r3, [pc, #568]	; (8000cc8 <HAL_RCC_OscConfig+0x4f8>)
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d118      	bne.n	8000acc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000a9a:	4b8b      	ldr	r3, [pc, #556]	; (8000cc8 <HAL_RCC_OscConfig+0x4f8>)
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	4a8a      	ldr	r2, [pc, #552]	; (8000cc8 <HAL_RCC_OscConfig+0x4f8>)
 8000aa0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000aa4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000aa6:	f7ff fb79 	bl	800019c <HAL_GetTick>
 8000aaa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000aac:	e008      	b.n	8000ac0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000aae:	f7ff fb75 	bl	800019c <HAL_GetTick>
 8000ab2:	4602      	mov	r2, r0
 8000ab4:	693b      	ldr	r3, [r7, #16]
 8000ab6:	1ad3      	subs	r3, r2, r3
 8000ab8:	2b64      	cmp	r3, #100	; 0x64
 8000aba:	d901      	bls.n	8000ac0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000abc:	2303      	movs	r3, #3
 8000abe:	e0fd      	b.n	8000cbc <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ac0:	4b81      	ldr	r3, [pc, #516]	; (8000cc8 <HAL_RCC_OscConfig+0x4f8>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d0f0      	beq.n	8000aae <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	68db      	ldr	r3, [r3, #12]
 8000ad0:	2b01      	cmp	r3, #1
 8000ad2:	d106      	bne.n	8000ae2 <HAL_RCC_OscConfig+0x312>
 8000ad4:	4b7b      	ldr	r3, [pc, #492]	; (8000cc4 <HAL_RCC_OscConfig+0x4f4>)
 8000ad6:	6a1b      	ldr	r3, [r3, #32]
 8000ad8:	4a7a      	ldr	r2, [pc, #488]	; (8000cc4 <HAL_RCC_OscConfig+0x4f4>)
 8000ada:	f043 0301 	orr.w	r3, r3, #1
 8000ade:	6213      	str	r3, [r2, #32]
 8000ae0:	e02d      	b.n	8000b3e <HAL_RCC_OscConfig+0x36e>
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	68db      	ldr	r3, [r3, #12]
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d10c      	bne.n	8000b04 <HAL_RCC_OscConfig+0x334>
 8000aea:	4b76      	ldr	r3, [pc, #472]	; (8000cc4 <HAL_RCC_OscConfig+0x4f4>)
 8000aec:	6a1b      	ldr	r3, [r3, #32]
 8000aee:	4a75      	ldr	r2, [pc, #468]	; (8000cc4 <HAL_RCC_OscConfig+0x4f4>)
 8000af0:	f023 0301 	bic.w	r3, r3, #1
 8000af4:	6213      	str	r3, [r2, #32]
 8000af6:	4b73      	ldr	r3, [pc, #460]	; (8000cc4 <HAL_RCC_OscConfig+0x4f4>)
 8000af8:	6a1b      	ldr	r3, [r3, #32]
 8000afa:	4a72      	ldr	r2, [pc, #456]	; (8000cc4 <HAL_RCC_OscConfig+0x4f4>)
 8000afc:	f023 0304 	bic.w	r3, r3, #4
 8000b00:	6213      	str	r3, [r2, #32]
 8000b02:	e01c      	b.n	8000b3e <HAL_RCC_OscConfig+0x36e>
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	68db      	ldr	r3, [r3, #12]
 8000b08:	2b05      	cmp	r3, #5
 8000b0a:	d10c      	bne.n	8000b26 <HAL_RCC_OscConfig+0x356>
 8000b0c:	4b6d      	ldr	r3, [pc, #436]	; (8000cc4 <HAL_RCC_OscConfig+0x4f4>)
 8000b0e:	6a1b      	ldr	r3, [r3, #32]
 8000b10:	4a6c      	ldr	r2, [pc, #432]	; (8000cc4 <HAL_RCC_OscConfig+0x4f4>)
 8000b12:	f043 0304 	orr.w	r3, r3, #4
 8000b16:	6213      	str	r3, [r2, #32]
 8000b18:	4b6a      	ldr	r3, [pc, #424]	; (8000cc4 <HAL_RCC_OscConfig+0x4f4>)
 8000b1a:	6a1b      	ldr	r3, [r3, #32]
 8000b1c:	4a69      	ldr	r2, [pc, #420]	; (8000cc4 <HAL_RCC_OscConfig+0x4f4>)
 8000b1e:	f043 0301 	orr.w	r3, r3, #1
 8000b22:	6213      	str	r3, [r2, #32]
 8000b24:	e00b      	b.n	8000b3e <HAL_RCC_OscConfig+0x36e>
 8000b26:	4b67      	ldr	r3, [pc, #412]	; (8000cc4 <HAL_RCC_OscConfig+0x4f4>)
 8000b28:	6a1b      	ldr	r3, [r3, #32]
 8000b2a:	4a66      	ldr	r2, [pc, #408]	; (8000cc4 <HAL_RCC_OscConfig+0x4f4>)
 8000b2c:	f023 0301 	bic.w	r3, r3, #1
 8000b30:	6213      	str	r3, [r2, #32]
 8000b32:	4b64      	ldr	r3, [pc, #400]	; (8000cc4 <HAL_RCC_OscConfig+0x4f4>)
 8000b34:	6a1b      	ldr	r3, [r3, #32]
 8000b36:	4a63      	ldr	r2, [pc, #396]	; (8000cc4 <HAL_RCC_OscConfig+0x4f4>)
 8000b38:	f023 0304 	bic.w	r3, r3, #4
 8000b3c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	68db      	ldr	r3, [r3, #12]
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d015      	beq.n	8000b72 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b46:	f7ff fb29 	bl	800019c <HAL_GetTick>
 8000b4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b4c:	e00a      	b.n	8000b64 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000b4e:	f7ff fb25 	bl	800019c <HAL_GetTick>
 8000b52:	4602      	mov	r2, r0
 8000b54:	693b      	ldr	r3, [r7, #16]
 8000b56:	1ad3      	subs	r3, r2, r3
 8000b58:	f241 3288 	movw	r2, #5000	; 0x1388
 8000b5c:	4293      	cmp	r3, r2
 8000b5e:	d901      	bls.n	8000b64 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000b60:	2303      	movs	r3, #3
 8000b62:	e0ab      	b.n	8000cbc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b64:	4b57      	ldr	r3, [pc, #348]	; (8000cc4 <HAL_RCC_OscConfig+0x4f4>)
 8000b66:	6a1b      	ldr	r3, [r3, #32]
 8000b68:	f003 0302 	and.w	r3, r3, #2
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d0ee      	beq.n	8000b4e <HAL_RCC_OscConfig+0x37e>
 8000b70:	e014      	b.n	8000b9c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b72:	f7ff fb13 	bl	800019c <HAL_GetTick>
 8000b76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b78:	e00a      	b.n	8000b90 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000b7a:	f7ff fb0f 	bl	800019c <HAL_GetTick>
 8000b7e:	4602      	mov	r2, r0
 8000b80:	693b      	ldr	r3, [r7, #16]
 8000b82:	1ad3      	subs	r3, r2, r3
 8000b84:	f241 3288 	movw	r2, #5000	; 0x1388
 8000b88:	4293      	cmp	r3, r2
 8000b8a:	d901      	bls.n	8000b90 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000b8c:	2303      	movs	r3, #3
 8000b8e:	e095      	b.n	8000cbc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b90:	4b4c      	ldr	r3, [pc, #304]	; (8000cc4 <HAL_RCC_OscConfig+0x4f4>)
 8000b92:	6a1b      	ldr	r3, [r3, #32]
 8000b94:	f003 0302 	and.w	r3, r3, #2
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d1ee      	bne.n	8000b7a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000b9c:	7dfb      	ldrb	r3, [r7, #23]
 8000b9e:	2b01      	cmp	r3, #1
 8000ba0:	d105      	bne.n	8000bae <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000ba2:	4b48      	ldr	r3, [pc, #288]	; (8000cc4 <HAL_RCC_OscConfig+0x4f4>)
 8000ba4:	69db      	ldr	r3, [r3, #28]
 8000ba6:	4a47      	ldr	r2, [pc, #284]	; (8000cc4 <HAL_RCC_OscConfig+0x4f4>)
 8000ba8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000bac:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	69db      	ldr	r3, [r3, #28]
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	f000 8081 	beq.w	8000cba <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000bb8:	4b42      	ldr	r3, [pc, #264]	; (8000cc4 <HAL_RCC_OscConfig+0x4f4>)
 8000bba:	685b      	ldr	r3, [r3, #4]
 8000bbc:	f003 030c 	and.w	r3, r3, #12
 8000bc0:	2b08      	cmp	r3, #8
 8000bc2:	d061      	beq.n	8000c88 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	69db      	ldr	r3, [r3, #28]
 8000bc8:	2b02      	cmp	r3, #2
 8000bca:	d146      	bne.n	8000c5a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000bcc:	4b3f      	ldr	r3, [pc, #252]	; (8000ccc <HAL_RCC_OscConfig+0x4fc>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bd2:	f7ff fae3 	bl	800019c <HAL_GetTick>
 8000bd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000bd8:	e008      	b.n	8000bec <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000bda:	f7ff fadf 	bl	800019c <HAL_GetTick>
 8000bde:	4602      	mov	r2, r0
 8000be0:	693b      	ldr	r3, [r7, #16]
 8000be2:	1ad3      	subs	r3, r2, r3
 8000be4:	2b02      	cmp	r3, #2
 8000be6:	d901      	bls.n	8000bec <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000be8:	2303      	movs	r3, #3
 8000bea:	e067      	b.n	8000cbc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000bec:	4b35      	ldr	r3, [pc, #212]	; (8000cc4 <HAL_RCC_OscConfig+0x4f4>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d1f0      	bne.n	8000bda <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	6a1b      	ldr	r3, [r3, #32]
 8000bfc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c00:	d108      	bne.n	8000c14 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000c02:	4b30      	ldr	r3, [pc, #192]	; (8000cc4 <HAL_RCC_OscConfig+0x4f4>)
 8000c04:	685b      	ldr	r3, [r3, #4]
 8000c06:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	689b      	ldr	r3, [r3, #8]
 8000c0e:	492d      	ldr	r1, [pc, #180]	; (8000cc4 <HAL_RCC_OscConfig+0x4f4>)
 8000c10:	4313      	orrs	r3, r2
 8000c12:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000c14:	4b2b      	ldr	r3, [pc, #172]	; (8000cc4 <HAL_RCC_OscConfig+0x4f4>)
 8000c16:	685b      	ldr	r3, [r3, #4]
 8000c18:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	6a19      	ldr	r1, [r3, #32]
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c24:	430b      	orrs	r3, r1
 8000c26:	4927      	ldr	r1, [pc, #156]	; (8000cc4 <HAL_RCC_OscConfig+0x4f4>)
 8000c28:	4313      	orrs	r3, r2
 8000c2a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000c2c:	4b27      	ldr	r3, [pc, #156]	; (8000ccc <HAL_RCC_OscConfig+0x4fc>)
 8000c2e:	2201      	movs	r2, #1
 8000c30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c32:	f7ff fab3 	bl	800019c <HAL_GetTick>
 8000c36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000c38:	e008      	b.n	8000c4c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000c3a:	f7ff faaf 	bl	800019c <HAL_GetTick>
 8000c3e:	4602      	mov	r2, r0
 8000c40:	693b      	ldr	r3, [r7, #16]
 8000c42:	1ad3      	subs	r3, r2, r3
 8000c44:	2b02      	cmp	r3, #2
 8000c46:	d901      	bls.n	8000c4c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000c48:	2303      	movs	r3, #3
 8000c4a:	e037      	b.n	8000cbc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000c4c:	4b1d      	ldr	r3, [pc, #116]	; (8000cc4 <HAL_RCC_OscConfig+0x4f4>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d0f0      	beq.n	8000c3a <HAL_RCC_OscConfig+0x46a>
 8000c58:	e02f      	b.n	8000cba <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000c5a:	4b1c      	ldr	r3, [pc, #112]	; (8000ccc <HAL_RCC_OscConfig+0x4fc>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c60:	f7ff fa9c 	bl	800019c <HAL_GetTick>
 8000c64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c66:	e008      	b.n	8000c7a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000c68:	f7ff fa98 	bl	800019c <HAL_GetTick>
 8000c6c:	4602      	mov	r2, r0
 8000c6e:	693b      	ldr	r3, [r7, #16]
 8000c70:	1ad3      	subs	r3, r2, r3
 8000c72:	2b02      	cmp	r3, #2
 8000c74:	d901      	bls.n	8000c7a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000c76:	2303      	movs	r3, #3
 8000c78:	e020      	b.n	8000cbc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c7a:	4b12      	ldr	r3, [pc, #72]	; (8000cc4 <HAL_RCC_OscConfig+0x4f4>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d1f0      	bne.n	8000c68 <HAL_RCC_OscConfig+0x498>
 8000c86:	e018      	b.n	8000cba <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	69db      	ldr	r3, [r3, #28]
 8000c8c:	2b01      	cmp	r3, #1
 8000c8e:	d101      	bne.n	8000c94 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8000c90:	2301      	movs	r3, #1
 8000c92:	e013      	b.n	8000cbc <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000c94:	4b0b      	ldr	r3, [pc, #44]	; (8000cc4 <HAL_RCC_OscConfig+0x4f4>)
 8000c96:	685b      	ldr	r3, [r3, #4]
 8000c98:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000c9a:	68fb      	ldr	r3, [r7, #12]
 8000c9c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	6a1b      	ldr	r3, [r3, #32]
 8000ca4:	429a      	cmp	r2, r3
 8000ca6:	d106      	bne.n	8000cb6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000ca8:	68fb      	ldr	r3, [r7, #12]
 8000caa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000cb2:	429a      	cmp	r2, r3
 8000cb4:	d001      	beq.n	8000cba <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8000cb6:	2301      	movs	r3, #1
 8000cb8:	e000      	b.n	8000cbc <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8000cba:	2300      	movs	r3, #0
}
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	3718      	adds	r7, #24
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bd80      	pop	{r7, pc}
 8000cc4:	40021000 	.word	0x40021000
 8000cc8:	40007000 	.word	0x40007000
 8000ccc:	42420060 	.word	0x42420060

08000cd0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b084      	sub	sp, #16
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
 8000cd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d101      	bne.n	8000ce4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000ce0:	2301      	movs	r3, #1
 8000ce2:	e0d0      	b.n	8000e86 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000ce4:	4b6a      	ldr	r3, [pc, #424]	; (8000e90 <HAL_RCC_ClockConfig+0x1c0>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	f003 0307 	and.w	r3, r3, #7
 8000cec:	683a      	ldr	r2, [r7, #0]
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	d910      	bls.n	8000d14 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000cf2:	4b67      	ldr	r3, [pc, #412]	; (8000e90 <HAL_RCC_ClockConfig+0x1c0>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	f023 0207 	bic.w	r2, r3, #7
 8000cfa:	4965      	ldr	r1, [pc, #404]	; (8000e90 <HAL_RCC_ClockConfig+0x1c0>)
 8000cfc:	683b      	ldr	r3, [r7, #0]
 8000cfe:	4313      	orrs	r3, r2
 8000d00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000d02:	4b63      	ldr	r3, [pc, #396]	; (8000e90 <HAL_RCC_ClockConfig+0x1c0>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	f003 0307 	and.w	r3, r3, #7
 8000d0a:	683a      	ldr	r2, [r7, #0]
 8000d0c:	429a      	cmp	r2, r3
 8000d0e:	d001      	beq.n	8000d14 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000d10:	2301      	movs	r3, #1
 8000d12:	e0b8      	b.n	8000e86 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	f003 0302 	and.w	r3, r3, #2
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d020      	beq.n	8000d62 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	f003 0304 	and.w	r3, r3, #4
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d005      	beq.n	8000d38 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000d2c:	4b59      	ldr	r3, [pc, #356]	; (8000e94 <HAL_RCC_ClockConfig+0x1c4>)
 8000d2e:	685b      	ldr	r3, [r3, #4]
 8000d30:	4a58      	ldr	r2, [pc, #352]	; (8000e94 <HAL_RCC_ClockConfig+0x1c4>)
 8000d32:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000d36:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	f003 0308 	and.w	r3, r3, #8
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d005      	beq.n	8000d50 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000d44:	4b53      	ldr	r3, [pc, #332]	; (8000e94 <HAL_RCC_ClockConfig+0x1c4>)
 8000d46:	685b      	ldr	r3, [r3, #4]
 8000d48:	4a52      	ldr	r2, [pc, #328]	; (8000e94 <HAL_RCC_ClockConfig+0x1c4>)
 8000d4a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8000d4e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000d50:	4b50      	ldr	r3, [pc, #320]	; (8000e94 <HAL_RCC_ClockConfig+0x1c4>)
 8000d52:	685b      	ldr	r3, [r3, #4]
 8000d54:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	689b      	ldr	r3, [r3, #8]
 8000d5c:	494d      	ldr	r1, [pc, #308]	; (8000e94 <HAL_RCC_ClockConfig+0x1c4>)
 8000d5e:	4313      	orrs	r3, r2
 8000d60:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	f003 0301 	and.w	r3, r3, #1
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d040      	beq.n	8000df0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	685b      	ldr	r3, [r3, #4]
 8000d72:	2b01      	cmp	r3, #1
 8000d74:	d107      	bne.n	8000d86 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d76:	4b47      	ldr	r3, [pc, #284]	; (8000e94 <HAL_RCC_ClockConfig+0x1c4>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d115      	bne.n	8000dae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000d82:	2301      	movs	r3, #1
 8000d84:	e07f      	b.n	8000e86 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	685b      	ldr	r3, [r3, #4]
 8000d8a:	2b02      	cmp	r3, #2
 8000d8c:	d107      	bne.n	8000d9e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d8e:	4b41      	ldr	r3, [pc, #260]	; (8000e94 <HAL_RCC_ClockConfig+0x1c4>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d109      	bne.n	8000dae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000d9a:	2301      	movs	r3, #1
 8000d9c:	e073      	b.n	8000e86 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d9e:	4b3d      	ldr	r3, [pc, #244]	; (8000e94 <HAL_RCC_ClockConfig+0x1c4>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	f003 0302 	and.w	r3, r3, #2
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d101      	bne.n	8000dae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000daa:	2301      	movs	r3, #1
 8000dac:	e06b      	b.n	8000e86 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000dae:	4b39      	ldr	r3, [pc, #228]	; (8000e94 <HAL_RCC_ClockConfig+0x1c4>)
 8000db0:	685b      	ldr	r3, [r3, #4]
 8000db2:	f023 0203 	bic.w	r2, r3, #3
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	685b      	ldr	r3, [r3, #4]
 8000dba:	4936      	ldr	r1, [pc, #216]	; (8000e94 <HAL_RCC_ClockConfig+0x1c4>)
 8000dbc:	4313      	orrs	r3, r2
 8000dbe:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000dc0:	f7ff f9ec 	bl	800019c <HAL_GetTick>
 8000dc4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000dc6:	e00a      	b.n	8000dde <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000dc8:	f7ff f9e8 	bl	800019c <HAL_GetTick>
 8000dcc:	4602      	mov	r2, r0
 8000dce:	68fb      	ldr	r3, [r7, #12]
 8000dd0:	1ad3      	subs	r3, r2, r3
 8000dd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8000dd6:	4293      	cmp	r3, r2
 8000dd8:	d901      	bls.n	8000dde <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000dda:	2303      	movs	r3, #3
 8000ddc:	e053      	b.n	8000e86 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000dde:	4b2d      	ldr	r3, [pc, #180]	; (8000e94 <HAL_RCC_ClockConfig+0x1c4>)
 8000de0:	685b      	ldr	r3, [r3, #4]
 8000de2:	f003 020c 	and.w	r2, r3, #12
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	685b      	ldr	r3, [r3, #4]
 8000dea:	009b      	lsls	r3, r3, #2
 8000dec:	429a      	cmp	r2, r3
 8000dee:	d1eb      	bne.n	8000dc8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000df0:	4b27      	ldr	r3, [pc, #156]	; (8000e90 <HAL_RCC_ClockConfig+0x1c0>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	f003 0307 	and.w	r3, r3, #7
 8000df8:	683a      	ldr	r2, [r7, #0]
 8000dfa:	429a      	cmp	r2, r3
 8000dfc:	d210      	bcs.n	8000e20 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000dfe:	4b24      	ldr	r3, [pc, #144]	; (8000e90 <HAL_RCC_ClockConfig+0x1c0>)
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	f023 0207 	bic.w	r2, r3, #7
 8000e06:	4922      	ldr	r1, [pc, #136]	; (8000e90 <HAL_RCC_ClockConfig+0x1c0>)
 8000e08:	683b      	ldr	r3, [r7, #0]
 8000e0a:	4313      	orrs	r3, r2
 8000e0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000e0e:	4b20      	ldr	r3, [pc, #128]	; (8000e90 <HAL_RCC_ClockConfig+0x1c0>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	f003 0307 	and.w	r3, r3, #7
 8000e16:	683a      	ldr	r2, [r7, #0]
 8000e18:	429a      	cmp	r2, r3
 8000e1a:	d001      	beq.n	8000e20 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8000e1c:	2301      	movs	r3, #1
 8000e1e:	e032      	b.n	8000e86 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	f003 0304 	and.w	r3, r3, #4
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d008      	beq.n	8000e3e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000e2c:	4b19      	ldr	r3, [pc, #100]	; (8000e94 <HAL_RCC_ClockConfig+0x1c4>)
 8000e2e:	685b      	ldr	r3, [r3, #4]
 8000e30:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	68db      	ldr	r3, [r3, #12]
 8000e38:	4916      	ldr	r1, [pc, #88]	; (8000e94 <HAL_RCC_ClockConfig+0x1c4>)
 8000e3a:	4313      	orrs	r3, r2
 8000e3c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	f003 0308 	and.w	r3, r3, #8
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d009      	beq.n	8000e5e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000e4a:	4b12      	ldr	r3, [pc, #72]	; (8000e94 <HAL_RCC_ClockConfig+0x1c4>)
 8000e4c:	685b      	ldr	r3, [r3, #4]
 8000e4e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	691b      	ldr	r3, [r3, #16]
 8000e56:	00db      	lsls	r3, r3, #3
 8000e58:	490e      	ldr	r1, [pc, #56]	; (8000e94 <HAL_RCC_ClockConfig+0x1c4>)
 8000e5a:	4313      	orrs	r3, r2
 8000e5c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000e5e:	f000 f821 	bl	8000ea4 <HAL_RCC_GetSysClockFreq>
 8000e62:	4601      	mov	r1, r0
 8000e64:	4b0b      	ldr	r3, [pc, #44]	; (8000e94 <HAL_RCC_ClockConfig+0x1c4>)
 8000e66:	685b      	ldr	r3, [r3, #4]
 8000e68:	091b      	lsrs	r3, r3, #4
 8000e6a:	f003 030f 	and.w	r3, r3, #15
 8000e6e:	4a0a      	ldr	r2, [pc, #40]	; (8000e98 <HAL_RCC_ClockConfig+0x1c8>)
 8000e70:	5cd3      	ldrb	r3, [r2, r3]
 8000e72:	fa21 f303 	lsr.w	r3, r1, r3
 8000e76:	4a09      	ldr	r2, [pc, #36]	; (8000e9c <HAL_RCC_ClockConfig+0x1cc>)
 8000e78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8000e7a:	4b09      	ldr	r3, [pc, #36]	; (8000ea0 <HAL_RCC_ClockConfig+0x1d0>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	4618      	mov	r0, r3
 8000e80:	f001 f982 	bl	8002188 <HAL_InitTick>

  return HAL_OK;
 8000e84:	2300      	movs	r3, #0
}
 8000e86:	4618      	mov	r0, r3
 8000e88:	3710      	adds	r7, #16
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	40022000 	.word	0x40022000
 8000e94:	40021000 	.word	0x40021000
 8000e98:	08002420 	.word	0x08002420
 8000e9c:	20000008 	.word	0x20000008
 8000ea0:	20000000 	.word	0x20000000

08000ea4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000ea4:	b490      	push	{r4, r7}
 8000ea6:	b08a      	sub	sp, #40	; 0x28
 8000ea8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000eaa:	4b2a      	ldr	r3, [pc, #168]	; (8000f54 <HAL_RCC_GetSysClockFreq+0xb0>)
 8000eac:	1d3c      	adds	r4, r7, #4
 8000eae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000eb0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000eb4:	4b28      	ldr	r3, [pc, #160]	; (8000f58 <HAL_RCC_GetSysClockFreq+0xb4>)
 8000eb6:	881b      	ldrh	r3, [r3, #0]
 8000eb8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	61fb      	str	r3, [r7, #28]
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	61bb      	str	r3, [r7, #24]
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	627b      	str	r3, [r7, #36]	; 0x24
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8000ece:	4b23      	ldr	r3, [pc, #140]	; (8000f5c <HAL_RCC_GetSysClockFreq+0xb8>)
 8000ed0:	685b      	ldr	r3, [r3, #4]
 8000ed2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000ed4:	69fb      	ldr	r3, [r7, #28]
 8000ed6:	f003 030c 	and.w	r3, r3, #12
 8000eda:	2b04      	cmp	r3, #4
 8000edc:	d002      	beq.n	8000ee4 <HAL_RCC_GetSysClockFreq+0x40>
 8000ede:	2b08      	cmp	r3, #8
 8000ee0:	d003      	beq.n	8000eea <HAL_RCC_GetSysClockFreq+0x46>
 8000ee2:	e02d      	b.n	8000f40 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000ee4:	4b1e      	ldr	r3, [pc, #120]	; (8000f60 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000ee6:	623b      	str	r3, [r7, #32]
      break;
 8000ee8:	e02d      	b.n	8000f46 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000eea:	69fb      	ldr	r3, [r7, #28]
 8000eec:	0c9b      	lsrs	r3, r3, #18
 8000eee:	f003 030f 	and.w	r3, r3, #15
 8000ef2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000ef6:	4413      	add	r3, r2
 8000ef8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8000efc:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000efe:	69fb      	ldr	r3, [r7, #28]
 8000f00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d013      	beq.n	8000f30 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000f08:	4b14      	ldr	r3, [pc, #80]	; (8000f5c <HAL_RCC_GetSysClockFreq+0xb8>)
 8000f0a:	685b      	ldr	r3, [r3, #4]
 8000f0c:	0c5b      	lsrs	r3, r3, #17
 8000f0e:	f003 0301 	and.w	r3, r3, #1
 8000f12:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000f16:	4413      	add	r3, r2
 8000f18:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8000f1c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000f1e:	697b      	ldr	r3, [r7, #20]
 8000f20:	4a0f      	ldr	r2, [pc, #60]	; (8000f60 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000f22:	fb02 f203 	mul.w	r2, r2, r3
 8000f26:	69bb      	ldr	r3, [r7, #24]
 8000f28:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f2c:	627b      	str	r3, [r7, #36]	; 0x24
 8000f2e:	e004      	b.n	8000f3a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000f30:	697b      	ldr	r3, [r7, #20]
 8000f32:	4a0c      	ldr	r2, [pc, #48]	; (8000f64 <HAL_RCC_GetSysClockFreq+0xc0>)
 8000f34:	fb02 f303 	mul.w	r3, r2, r3
 8000f38:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8000f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f3c:	623b      	str	r3, [r7, #32]
      break;
 8000f3e:	e002      	b.n	8000f46 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8000f40:	4b07      	ldr	r3, [pc, #28]	; (8000f60 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000f42:	623b      	str	r3, [r7, #32]
      break;
 8000f44:	bf00      	nop
    }
  }
  return sysclockfreq;
 8000f46:	6a3b      	ldr	r3, [r7, #32]
}
 8000f48:	4618      	mov	r0, r3
 8000f4a:	3728      	adds	r7, #40	; 0x28
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bc90      	pop	{r4, r7}
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop
 8000f54:	080023d4 	.word	0x080023d4
 8000f58:	080023e4 	.word	0x080023e4
 8000f5c:	40021000 	.word	0x40021000
 8000f60:	007a1200 	.word	0x007a1200
 8000f64:	003d0900 	.word	0x003d0900

08000f68 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000f6c:	4b02      	ldr	r3, [pc, #8]	; (8000f78 <HAL_RCC_GetHCLKFreq+0x10>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
}
 8000f70:	4618      	mov	r0, r3
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bc80      	pop	{r7}
 8000f76:	4770      	bx	lr
 8000f78:	20000008 	.word	0x20000008

08000f7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8000f80:	f7ff fff2 	bl	8000f68 <HAL_RCC_GetHCLKFreq>
 8000f84:	4601      	mov	r1, r0
 8000f86:	4b05      	ldr	r3, [pc, #20]	; (8000f9c <HAL_RCC_GetPCLK1Freq+0x20>)
 8000f88:	685b      	ldr	r3, [r3, #4]
 8000f8a:	0a1b      	lsrs	r3, r3, #8
 8000f8c:	f003 0307 	and.w	r3, r3, #7
 8000f90:	4a03      	ldr	r2, [pc, #12]	; (8000fa0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8000f92:	5cd3      	ldrb	r3, [r2, r3]
 8000f94:	fa21 f303 	lsr.w	r3, r1, r3
}
 8000f98:	4618      	mov	r0, r3
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	40021000 	.word	0x40021000
 8000fa0:	08002430 	.word	0x08002430

08000fa4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8000fa8:	f7ff ffde 	bl	8000f68 <HAL_RCC_GetHCLKFreq>
 8000fac:	4601      	mov	r1, r0
 8000fae:	4b05      	ldr	r3, [pc, #20]	; (8000fc4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8000fb0:	685b      	ldr	r3, [r3, #4]
 8000fb2:	0adb      	lsrs	r3, r3, #11
 8000fb4:	f003 0307 	and.w	r3, r3, #7
 8000fb8:	4a03      	ldr	r2, [pc, #12]	; (8000fc8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8000fba:	5cd3      	ldrb	r3, [r2, r3]
 8000fbc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	40021000 	.word	0x40021000
 8000fc8:	08002430 	.word	0x08002430

08000fcc <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	b083      	sub	sp, #12
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
 8000fd4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	220f      	movs	r2, #15
 8000fda:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8000fdc:	4b11      	ldr	r3, [pc, #68]	; (8001024 <HAL_RCC_GetClockConfig+0x58>)
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	f003 0203 	and.w	r2, r3, #3
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8000fe8:	4b0e      	ldr	r3, [pc, #56]	; (8001024 <HAL_RCC_GetClockConfig+0x58>)
 8000fea:	685b      	ldr	r3, [r3, #4]
 8000fec:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8000ff4:	4b0b      	ldr	r3, [pc, #44]	; (8001024 <HAL_RCC_GetClockConfig+0x58>)
 8000ff6:	685b      	ldr	r3, [r3, #4]
 8000ff8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8001000:	4b08      	ldr	r3, [pc, #32]	; (8001024 <HAL_RCC_GetClockConfig+0x58>)
 8001002:	685b      	ldr	r3, [r3, #4]
 8001004:	08db      	lsrs	r3, r3, #3
 8001006:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800100e:	4b06      	ldr	r3, [pc, #24]	; (8001028 <HAL_RCC_GetClockConfig+0x5c>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f003 0207 	and.w	r2, r3, #7
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 800101a:	bf00      	nop
 800101c:	370c      	adds	r7, #12
 800101e:	46bd      	mov	sp, r7
 8001020:	bc80      	pop	{r7}
 8001022:	4770      	bx	lr
 8001024:	40021000 	.word	0x40021000
 8001028:	40022000 	.word	0x40022000

0800102c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800102c:	b480      	push	{r7}
 800102e:	b085      	sub	sp, #20
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001034:	4b0a      	ldr	r3, [pc, #40]	; (8001060 <RCC_Delay+0x34>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	4a0a      	ldr	r2, [pc, #40]	; (8001064 <RCC_Delay+0x38>)
 800103a:	fba2 2303 	umull	r2, r3, r2, r3
 800103e:	0a5b      	lsrs	r3, r3, #9
 8001040:	687a      	ldr	r2, [r7, #4]
 8001042:	fb02 f303 	mul.w	r3, r2, r3
 8001046:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001048:	bf00      	nop
  }
  while (Delay --);
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	1e5a      	subs	r2, r3, #1
 800104e:	60fa      	str	r2, [r7, #12]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d1f9      	bne.n	8001048 <RCC_Delay+0x1c>
}
 8001054:	bf00      	nop
 8001056:	3714      	adds	r7, #20
 8001058:	46bd      	mov	sp, r7
 800105a:	bc80      	pop	{r7}
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop
 8001060:	20000008 	.word	0x20000008
 8001064:	10624dd3 	.word	0x10624dd3

08001068 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b082      	sub	sp, #8
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d101      	bne.n	800107a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001076:	2301      	movs	r3, #1
 8001078:	e01d      	b.n	80010b6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001080:	b2db      	uxtb	r3, r3
 8001082:	2b00      	cmp	r3, #0
 8001084:	d106      	bne.n	8001094 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	2200      	movs	r2, #0
 800108a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800108e:	6878      	ldr	r0, [r7, #4]
 8001090:	f000 f815 	bl	80010be <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	2202      	movs	r2, #2
 8001098:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681a      	ldr	r2, [r3, #0]
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	3304      	adds	r3, #4
 80010a4:	4619      	mov	r1, r3
 80010a6:	4610      	mov	r0, r2
 80010a8:	f000 f962 	bl	8001370 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	2201      	movs	r2, #1
 80010b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80010b4:	2300      	movs	r3, #0
}
 80010b6:	4618      	mov	r0, r3
 80010b8:	3708      	adds	r7, #8
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}

080010be <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80010be:	b480      	push	{r7}
 80010c0:	b083      	sub	sp, #12
 80010c2:	af00      	add	r7, sp, #0
 80010c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80010c6:	bf00      	nop
 80010c8:	370c      	adds	r7, #12
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bc80      	pop	{r7}
 80010ce:	4770      	bx	lr

080010d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b085      	sub	sp, #20
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	68da      	ldr	r2, [r3, #12]
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	f042 0201 	orr.w	r2, r2, #1
 80010e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	689b      	ldr	r3, [r3, #8]
 80010ee:	f003 0307 	and.w	r3, r3, #7
 80010f2:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	2b06      	cmp	r3, #6
 80010f8:	d007      	beq.n	800110a <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	681a      	ldr	r2, [r3, #0]
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	f042 0201 	orr.w	r2, r2, #1
 8001108:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800110a:	2300      	movs	r3, #0
}
 800110c:	4618      	mov	r0, r3
 800110e:	3714      	adds	r7, #20
 8001110:	46bd      	mov	sp, r7
 8001112:	bc80      	pop	{r7}
 8001114:	4770      	bx	lr

08001116 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001116:	b580      	push	{r7, lr}
 8001118:	b082      	sub	sp, #8
 800111a:	af00      	add	r7, sp, #0
 800111c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	691b      	ldr	r3, [r3, #16]
 8001124:	f003 0302 	and.w	r3, r3, #2
 8001128:	2b02      	cmp	r3, #2
 800112a:	d122      	bne.n	8001172 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	68db      	ldr	r3, [r3, #12]
 8001132:	f003 0302 	and.w	r3, r3, #2
 8001136:	2b02      	cmp	r3, #2
 8001138:	d11b      	bne.n	8001172 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	f06f 0202 	mvn.w	r2, #2
 8001142:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	2201      	movs	r2, #1
 8001148:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	699b      	ldr	r3, [r3, #24]
 8001150:	f003 0303 	and.w	r3, r3, #3
 8001154:	2b00      	cmp	r3, #0
 8001156:	d003      	beq.n	8001160 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001158:	6878      	ldr	r0, [r7, #4]
 800115a:	f000 f8ed 	bl	8001338 <HAL_TIM_IC_CaptureCallback>
 800115e:	e005      	b.n	800116c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001160:	6878      	ldr	r0, [r7, #4]
 8001162:	f000 f8e0 	bl	8001326 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001166:	6878      	ldr	r0, [r7, #4]
 8001168:	f000 f8ef 	bl	800134a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	2200      	movs	r2, #0
 8001170:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	691b      	ldr	r3, [r3, #16]
 8001178:	f003 0304 	and.w	r3, r3, #4
 800117c:	2b04      	cmp	r3, #4
 800117e:	d122      	bne.n	80011c6 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	68db      	ldr	r3, [r3, #12]
 8001186:	f003 0304 	and.w	r3, r3, #4
 800118a:	2b04      	cmp	r3, #4
 800118c:	d11b      	bne.n	80011c6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f06f 0204 	mvn.w	r2, #4
 8001196:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	2202      	movs	r2, #2
 800119c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	699b      	ldr	r3, [r3, #24]
 80011a4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d003      	beq.n	80011b4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80011ac:	6878      	ldr	r0, [r7, #4]
 80011ae:	f000 f8c3 	bl	8001338 <HAL_TIM_IC_CaptureCallback>
 80011b2:	e005      	b.n	80011c0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80011b4:	6878      	ldr	r0, [r7, #4]
 80011b6:	f000 f8b6 	bl	8001326 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80011ba:	6878      	ldr	r0, [r7, #4]
 80011bc:	f000 f8c5 	bl	800134a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	2200      	movs	r2, #0
 80011c4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	691b      	ldr	r3, [r3, #16]
 80011cc:	f003 0308 	and.w	r3, r3, #8
 80011d0:	2b08      	cmp	r3, #8
 80011d2:	d122      	bne.n	800121a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	68db      	ldr	r3, [r3, #12]
 80011da:	f003 0308 	and.w	r3, r3, #8
 80011de:	2b08      	cmp	r3, #8
 80011e0:	d11b      	bne.n	800121a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	f06f 0208 	mvn.w	r2, #8
 80011ea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	2204      	movs	r2, #4
 80011f0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	69db      	ldr	r3, [r3, #28]
 80011f8:	f003 0303 	and.w	r3, r3, #3
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d003      	beq.n	8001208 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001200:	6878      	ldr	r0, [r7, #4]
 8001202:	f000 f899 	bl	8001338 <HAL_TIM_IC_CaptureCallback>
 8001206:	e005      	b.n	8001214 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001208:	6878      	ldr	r0, [r7, #4]
 800120a:	f000 f88c 	bl	8001326 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800120e:	6878      	ldr	r0, [r7, #4]
 8001210:	f000 f89b 	bl	800134a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	2200      	movs	r2, #0
 8001218:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	691b      	ldr	r3, [r3, #16]
 8001220:	f003 0310 	and.w	r3, r3, #16
 8001224:	2b10      	cmp	r3, #16
 8001226:	d122      	bne.n	800126e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	68db      	ldr	r3, [r3, #12]
 800122e:	f003 0310 	and.w	r3, r3, #16
 8001232:	2b10      	cmp	r3, #16
 8001234:	d11b      	bne.n	800126e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	f06f 0210 	mvn.w	r2, #16
 800123e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	2208      	movs	r2, #8
 8001244:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	69db      	ldr	r3, [r3, #28]
 800124c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001250:	2b00      	cmp	r3, #0
 8001252:	d003      	beq.n	800125c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001254:	6878      	ldr	r0, [r7, #4]
 8001256:	f000 f86f 	bl	8001338 <HAL_TIM_IC_CaptureCallback>
 800125a:	e005      	b.n	8001268 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800125c:	6878      	ldr	r0, [r7, #4]
 800125e:	f000 f862 	bl	8001326 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001262:	6878      	ldr	r0, [r7, #4]
 8001264:	f000 f871 	bl	800134a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	2200      	movs	r2, #0
 800126c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	691b      	ldr	r3, [r3, #16]
 8001274:	f003 0301 	and.w	r3, r3, #1
 8001278:	2b01      	cmp	r3, #1
 800127a:	d10e      	bne.n	800129a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	68db      	ldr	r3, [r3, #12]
 8001282:	f003 0301 	and.w	r3, r3, #1
 8001286:	2b01      	cmp	r3, #1
 8001288:	d107      	bne.n	800129a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f06f 0201 	mvn.w	r2, #1
 8001292:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001294:	6878      	ldr	r0, [r7, #4]
 8001296:	f000 fed9 	bl	800204c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	691b      	ldr	r3, [r3, #16]
 80012a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012a4:	2b80      	cmp	r3, #128	; 0x80
 80012a6:	d10e      	bne.n	80012c6 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	68db      	ldr	r3, [r3, #12]
 80012ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012b2:	2b80      	cmp	r3, #128	; 0x80
 80012b4:	d107      	bne.n	80012c6 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80012be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80012c0:	6878      	ldr	r0, [r7, #4]
 80012c2:	f000 f8c0 	bl	8001446 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	691b      	ldr	r3, [r3, #16]
 80012cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80012d0:	2b40      	cmp	r3, #64	; 0x40
 80012d2:	d10e      	bne.n	80012f2 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	68db      	ldr	r3, [r3, #12]
 80012da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80012de:	2b40      	cmp	r3, #64	; 0x40
 80012e0:	d107      	bne.n	80012f2 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80012ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80012ec:	6878      	ldr	r0, [r7, #4]
 80012ee:	f000 f835 	bl	800135c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	691b      	ldr	r3, [r3, #16]
 80012f8:	f003 0320 	and.w	r3, r3, #32
 80012fc:	2b20      	cmp	r3, #32
 80012fe:	d10e      	bne.n	800131e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	68db      	ldr	r3, [r3, #12]
 8001306:	f003 0320 	and.w	r3, r3, #32
 800130a:	2b20      	cmp	r3, #32
 800130c:	d107      	bne.n	800131e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f06f 0220 	mvn.w	r2, #32
 8001316:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001318:	6878      	ldr	r0, [r7, #4]
 800131a:	f000 f88b 	bl	8001434 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800131e:	bf00      	nop
 8001320:	3708      	adds	r7, #8
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}

08001326 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001326:	b480      	push	{r7}
 8001328:	b083      	sub	sp, #12
 800132a:	af00      	add	r7, sp, #0
 800132c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800132e:	bf00      	nop
 8001330:	370c      	adds	r7, #12
 8001332:	46bd      	mov	sp, r7
 8001334:	bc80      	pop	{r7}
 8001336:	4770      	bx	lr

08001338 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001338:	b480      	push	{r7}
 800133a:	b083      	sub	sp, #12
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001340:	bf00      	nop
 8001342:	370c      	adds	r7, #12
 8001344:	46bd      	mov	sp, r7
 8001346:	bc80      	pop	{r7}
 8001348:	4770      	bx	lr

0800134a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800134a:	b480      	push	{r7}
 800134c:	b083      	sub	sp, #12
 800134e:	af00      	add	r7, sp, #0
 8001350:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001352:	bf00      	nop
 8001354:	370c      	adds	r7, #12
 8001356:	46bd      	mov	sp, r7
 8001358:	bc80      	pop	{r7}
 800135a:	4770      	bx	lr

0800135c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800135c:	b480      	push	{r7}
 800135e:	b083      	sub	sp, #12
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001364:	bf00      	nop
 8001366:	370c      	adds	r7, #12
 8001368:	46bd      	mov	sp, r7
 800136a:	bc80      	pop	{r7}
 800136c:	4770      	bx	lr
	...

08001370 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001370:	b480      	push	{r7}
 8001372:	b085      	sub	sp, #20
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
 8001378:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	4a29      	ldr	r2, [pc, #164]	; (8001428 <TIM_Base_SetConfig+0xb8>)
 8001384:	4293      	cmp	r3, r2
 8001386:	d00b      	beq.n	80013a0 <TIM_Base_SetConfig+0x30>
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800138e:	d007      	beq.n	80013a0 <TIM_Base_SetConfig+0x30>
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	4a26      	ldr	r2, [pc, #152]	; (800142c <TIM_Base_SetConfig+0xbc>)
 8001394:	4293      	cmp	r3, r2
 8001396:	d003      	beq.n	80013a0 <TIM_Base_SetConfig+0x30>
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	4a25      	ldr	r2, [pc, #148]	; (8001430 <TIM_Base_SetConfig+0xc0>)
 800139c:	4293      	cmp	r3, r2
 800139e:	d108      	bne.n	80013b2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80013a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	68fa      	ldr	r2, [r7, #12]
 80013ae:	4313      	orrs	r3, r2
 80013b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	4a1c      	ldr	r2, [pc, #112]	; (8001428 <TIM_Base_SetConfig+0xb8>)
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d00b      	beq.n	80013d2 <TIM_Base_SetConfig+0x62>
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80013c0:	d007      	beq.n	80013d2 <TIM_Base_SetConfig+0x62>
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	4a19      	ldr	r2, [pc, #100]	; (800142c <TIM_Base_SetConfig+0xbc>)
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d003      	beq.n	80013d2 <TIM_Base_SetConfig+0x62>
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	4a18      	ldr	r2, [pc, #96]	; (8001430 <TIM_Base_SetConfig+0xc0>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d108      	bne.n	80013e4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80013d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	68db      	ldr	r3, [r3, #12]
 80013de:	68fa      	ldr	r2, [r7, #12]
 80013e0:	4313      	orrs	r3, r2
 80013e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	695b      	ldr	r3, [r3, #20]
 80013ee:	4313      	orrs	r3, r2
 80013f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	68fa      	ldr	r2, [r7, #12]
 80013f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	689a      	ldr	r2, [r3, #8]
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	681a      	ldr	r2, [r3, #0]
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	4a07      	ldr	r2, [pc, #28]	; (8001428 <TIM_Base_SetConfig+0xb8>)
 800140c:	4293      	cmp	r3, r2
 800140e:	d103      	bne.n	8001418 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	691a      	ldr	r2, [r3, #16]
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	2201      	movs	r2, #1
 800141c:	615a      	str	r2, [r3, #20]
}
 800141e:	bf00      	nop
 8001420:	3714      	adds	r7, #20
 8001422:	46bd      	mov	sp, r7
 8001424:	bc80      	pop	{r7}
 8001426:	4770      	bx	lr
 8001428:	40012c00 	.word	0x40012c00
 800142c:	40000400 	.word	0x40000400
 8001430:	40000800 	.word	0x40000800

08001434 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001434:	b480      	push	{r7}
 8001436:	b083      	sub	sp, #12
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800143c:	bf00      	nop
 800143e:	370c      	adds	r7, #12
 8001440:	46bd      	mov	sp, r7
 8001442:	bc80      	pop	{r7}
 8001444:	4770      	bx	lr

08001446 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001446:	b480      	push	{r7}
 8001448:	b083      	sub	sp, #12
 800144a:	af00      	add	r7, sp, #0
 800144c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800144e:	bf00      	nop
 8001450:	370c      	adds	r7, #12
 8001452:	46bd      	mov	sp, r7
 8001454:	bc80      	pop	{r7}
 8001456:	4770      	bx	lr

08001458 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d101      	bne.n	800146a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001466:	2301      	movs	r3, #1
 8001468:	e03f      	b.n	80014ea <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001470:	b2db      	uxtb	r3, r3
 8001472:	2b00      	cmp	r3, #0
 8001474:	d106      	bne.n	8001484 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	2200      	movs	r2, #0
 800147a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800147e:	6878      	ldr	r0, [r7, #4]
 8001480:	f000 fe2e 	bl	80020e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	2224      	movs	r2, #36	; 0x24
 8001488:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	68da      	ldr	r2, [r3, #12]
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800149a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800149c:	6878      	ldr	r0, [r7, #4]
 800149e:	f000 fb8d 	bl	8001bbc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	691a      	ldr	r2, [r3, #16]
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80014b0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	695a      	ldr	r2, [r3, #20]
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80014c0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	68da      	ldr	r2, [r3, #12]
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80014d0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	2200      	movs	r2, #0
 80014d6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	2220      	movs	r2, #32
 80014dc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	2220      	movs	r2, #32
 80014e4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80014e8:	2300      	movs	r3, #0
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	3708      	adds	r7, #8
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}

080014f2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80014f2:	b580      	push	{r7, lr}
 80014f4:	b088      	sub	sp, #32
 80014f6:	af02      	add	r7, sp, #8
 80014f8:	60f8      	str	r0, [r7, #12]
 80014fa:	60b9      	str	r1, [r7, #8]
 80014fc:	603b      	str	r3, [r7, #0]
 80014fe:	4613      	mov	r3, r2
 8001500:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8001502:	2300      	movs	r3, #0
 8001504:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800150c:	b2db      	uxtb	r3, r3
 800150e:	2b20      	cmp	r3, #32
 8001510:	f040 8083 	bne.w	800161a <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8001514:	68bb      	ldr	r3, [r7, #8]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d002      	beq.n	8001520 <HAL_UART_Transmit+0x2e>
 800151a:	88fb      	ldrh	r3, [r7, #6]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d101      	bne.n	8001524 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8001520:	2301      	movs	r3, #1
 8001522:	e07b      	b.n	800161c <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800152a:	2b01      	cmp	r3, #1
 800152c:	d101      	bne.n	8001532 <HAL_UART_Transmit+0x40>
 800152e:	2302      	movs	r3, #2
 8001530:	e074      	b.n	800161c <HAL_UART_Transmit+0x12a>
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	2201      	movs	r2, #1
 8001536:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	2200      	movs	r2, #0
 800153e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	2221      	movs	r2, #33	; 0x21
 8001544:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8001548:	f7fe fe28 	bl	800019c <HAL_GetTick>
 800154c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	88fa      	ldrh	r2, [r7, #6]
 8001552:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	88fa      	ldrh	r2, [r7, #6]
 8001558:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800155a:	e042      	b.n	80015e2 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001560:	b29b      	uxth	r3, r3
 8001562:	3b01      	subs	r3, #1
 8001564:	b29a      	uxth	r2, r3
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	689b      	ldr	r3, [r3, #8]
 800156e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001572:	d122      	bne.n	80015ba <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	9300      	str	r3, [sp, #0]
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	2200      	movs	r2, #0
 800157c:	2180      	movs	r1, #128	; 0x80
 800157e:	68f8      	ldr	r0, [r7, #12]
 8001580:	f000 f9b2 	bl	80018e8 <UART_WaitOnFlagUntilTimeout>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d001      	beq.n	800158e <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 800158a:	2303      	movs	r3, #3
 800158c:	e046      	b.n	800161c <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800158e:	68bb      	ldr	r3, [r7, #8]
 8001590:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001592:	693b      	ldr	r3, [r7, #16]
 8001594:	881b      	ldrh	r3, [r3, #0]
 8001596:	461a      	mov	r2, r3
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80015a0:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	691b      	ldr	r3, [r3, #16]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d103      	bne.n	80015b2 <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 80015aa:	68bb      	ldr	r3, [r7, #8]
 80015ac:	3302      	adds	r3, #2
 80015ae:	60bb      	str	r3, [r7, #8]
 80015b0:	e017      	b.n	80015e2 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 80015b2:	68bb      	ldr	r3, [r7, #8]
 80015b4:	3301      	adds	r3, #1
 80015b6:	60bb      	str	r3, [r7, #8]
 80015b8:	e013      	b.n	80015e2 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	9300      	str	r3, [sp, #0]
 80015be:	697b      	ldr	r3, [r7, #20]
 80015c0:	2200      	movs	r2, #0
 80015c2:	2180      	movs	r1, #128	; 0x80
 80015c4:	68f8      	ldr	r0, [r7, #12]
 80015c6:	f000 f98f 	bl	80018e8 <UART_WaitOnFlagUntilTimeout>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d001      	beq.n	80015d4 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 80015d0:	2303      	movs	r3, #3
 80015d2:	e023      	b.n	800161c <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80015d4:	68bb      	ldr	r3, [r7, #8]
 80015d6:	1c5a      	adds	r2, r3, #1
 80015d8:	60ba      	str	r2, [r7, #8]
 80015da:	781a      	ldrb	r2, [r3, #0]
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80015e6:	b29b      	uxth	r3, r3
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d1b7      	bne.n	800155c <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	9300      	str	r3, [sp, #0]
 80015f0:	697b      	ldr	r3, [r7, #20]
 80015f2:	2200      	movs	r2, #0
 80015f4:	2140      	movs	r1, #64	; 0x40
 80015f6:	68f8      	ldr	r0, [r7, #12]
 80015f8:	f000 f976 	bl	80018e8 <UART_WaitOnFlagUntilTimeout>
 80015fc:	4603      	mov	r3, r0
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d001      	beq.n	8001606 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8001602:	2303      	movs	r3, #3
 8001604:	e00a      	b.n	800161c <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	2220      	movs	r2, #32
 800160a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	2200      	movs	r2, #0
 8001612:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8001616:	2300      	movs	r3, #0
 8001618:	e000      	b.n	800161c <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800161a:	2302      	movs	r3, #2
  }
}
 800161c:	4618      	mov	r0, r3
 800161e:	3718      	adds	r7, #24
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}

08001624 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001624:	b480      	push	{r7}
 8001626:	b085      	sub	sp, #20
 8001628:	af00      	add	r7, sp, #0
 800162a:	60f8      	str	r0, [r7, #12]
 800162c:	60b9      	str	r1, [r7, #8]
 800162e:	4613      	mov	r3, r2
 8001630:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8001638:	b2db      	uxtb	r3, r3
 800163a:	2b20      	cmp	r3, #32
 800163c:	d140      	bne.n	80016c0 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800163e:	68bb      	ldr	r3, [r7, #8]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d002      	beq.n	800164a <HAL_UART_Receive_IT+0x26>
 8001644:	88fb      	ldrh	r3, [r7, #6]
 8001646:	2b00      	cmp	r3, #0
 8001648:	d101      	bne.n	800164e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800164a:	2301      	movs	r3, #1
 800164c:	e039      	b.n	80016c2 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001654:	2b01      	cmp	r3, #1
 8001656:	d101      	bne.n	800165c <HAL_UART_Receive_IT+0x38>
 8001658:	2302      	movs	r3, #2
 800165a:	e032      	b.n	80016c2 <HAL_UART_Receive_IT+0x9e>
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	2201      	movs	r2, #1
 8001660:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	68ba      	ldr	r2, [r7, #8]
 8001668:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	88fa      	ldrh	r2, [r7, #6]
 800166e:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	88fa      	ldrh	r2, [r7, #6]
 8001674:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	2200      	movs	r2, #0
 800167a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	2222      	movs	r2, #34	; 0x22
 8001680:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	2200      	movs	r2, #0
 8001688:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	68da      	ldr	r2, [r3, #12]
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800169a:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	695a      	ldr	r2, [r3, #20]
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f042 0201 	orr.w	r2, r2, #1
 80016aa:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	68da      	ldr	r2, [r3, #12]
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f042 0220 	orr.w	r2, r2, #32
 80016ba:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80016bc:	2300      	movs	r3, #0
 80016be:	e000      	b.n	80016c2 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80016c0:	2302      	movs	r3, #2
  }
}
 80016c2:	4618      	mov	r0, r3
 80016c4:	3714      	adds	r7, #20
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bc80      	pop	{r7}
 80016ca:	4770      	bx	lr

080016cc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b088      	sub	sp, #32
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	68db      	ldr	r3, [r3, #12]
 80016e2:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	695b      	ldr	r3, [r3, #20]
 80016ea:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80016ec:	2300      	movs	r3, #0
 80016ee:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80016f0:	2300      	movs	r3, #0
 80016f2:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80016f4:	69fb      	ldr	r3, [r7, #28]
 80016f6:	f003 030f 	and.w	r3, r3, #15
 80016fa:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80016fc:	693b      	ldr	r3, [r7, #16]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d10d      	bne.n	800171e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001702:	69fb      	ldr	r3, [r7, #28]
 8001704:	f003 0320 	and.w	r3, r3, #32
 8001708:	2b00      	cmp	r3, #0
 800170a:	d008      	beq.n	800171e <HAL_UART_IRQHandler+0x52>
 800170c:	69bb      	ldr	r3, [r7, #24]
 800170e:	f003 0320 	and.w	r3, r3, #32
 8001712:	2b00      	cmp	r3, #0
 8001714:	d003      	beq.n	800171e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8001716:	6878      	ldr	r0, [r7, #4]
 8001718:	f000 f9ce 	bl	8001ab8 <UART_Receive_IT>
      return;
 800171c:	e0cc      	b.n	80018b8 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800171e:	693b      	ldr	r3, [r7, #16]
 8001720:	2b00      	cmp	r3, #0
 8001722:	f000 80ab 	beq.w	800187c <HAL_UART_IRQHandler+0x1b0>
 8001726:	697b      	ldr	r3, [r7, #20]
 8001728:	f003 0301 	and.w	r3, r3, #1
 800172c:	2b00      	cmp	r3, #0
 800172e:	d105      	bne.n	800173c <HAL_UART_IRQHandler+0x70>
 8001730:	69bb      	ldr	r3, [r7, #24]
 8001732:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8001736:	2b00      	cmp	r3, #0
 8001738:	f000 80a0 	beq.w	800187c <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800173c:	69fb      	ldr	r3, [r7, #28]
 800173e:	f003 0301 	and.w	r3, r3, #1
 8001742:	2b00      	cmp	r3, #0
 8001744:	d00a      	beq.n	800175c <HAL_UART_IRQHandler+0x90>
 8001746:	69bb      	ldr	r3, [r7, #24]
 8001748:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800174c:	2b00      	cmp	r3, #0
 800174e:	d005      	beq.n	800175c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001754:	f043 0201 	orr.w	r2, r3, #1
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800175c:	69fb      	ldr	r3, [r7, #28]
 800175e:	f003 0304 	and.w	r3, r3, #4
 8001762:	2b00      	cmp	r3, #0
 8001764:	d00a      	beq.n	800177c <HAL_UART_IRQHandler+0xb0>
 8001766:	697b      	ldr	r3, [r7, #20]
 8001768:	f003 0301 	and.w	r3, r3, #1
 800176c:	2b00      	cmp	r3, #0
 800176e:	d005      	beq.n	800177c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001774:	f043 0202 	orr.w	r2, r3, #2
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800177c:	69fb      	ldr	r3, [r7, #28]
 800177e:	f003 0302 	and.w	r3, r3, #2
 8001782:	2b00      	cmp	r3, #0
 8001784:	d00a      	beq.n	800179c <HAL_UART_IRQHandler+0xd0>
 8001786:	697b      	ldr	r3, [r7, #20]
 8001788:	f003 0301 	and.w	r3, r3, #1
 800178c:	2b00      	cmp	r3, #0
 800178e:	d005      	beq.n	800179c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001794:	f043 0204 	orr.w	r2, r3, #4
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800179c:	69fb      	ldr	r3, [r7, #28]
 800179e:	f003 0308 	and.w	r3, r3, #8
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d00a      	beq.n	80017bc <HAL_UART_IRQHandler+0xf0>
 80017a6:	697b      	ldr	r3, [r7, #20]
 80017a8:	f003 0301 	and.w	r3, r3, #1
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d005      	beq.n	80017bc <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017b4:	f043 0208 	orr.w	r2, r3, #8
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d078      	beq.n	80018b6 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80017c4:	69fb      	ldr	r3, [r7, #28]
 80017c6:	f003 0320 	and.w	r3, r3, #32
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d007      	beq.n	80017de <HAL_UART_IRQHandler+0x112>
 80017ce:	69bb      	ldr	r3, [r7, #24]
 80017d0:	f003 0320 	and.w	r3, r3, #32
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d002      	beq.n	80017de <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 80017d8:	6878      	ldr	r0, [r7, #4]
 80017da:	f000 f96d 	bl	8001ab8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	695b      	ldr	r3, [r3, #20]
 80017e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	bf14      	ite	ne
 80017ec:	2301      	movne	r3, #1
 80017ee:	2300      	moveq	r3, #0
 80017f0:	b2db      	uxtb	r3, r3
 80017f2:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017f8:	f003 0308 	and.w	r3, r3, #8
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d102      	bne.n	8001806 <HAL_UART_IRQHandler+0x13a>
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d031      	beq.n	800186a <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001806:	6878      	ldr	r0, [r7, #4]
 8001808:	f000 f8b8 	bl	800197c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	695b      	ldr	r3, [r3, #20]
 8001812:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001816:	2b00      	cmp	r3, #0
 8001818:	d023      	beq.n	8001862 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	695a      	ldr	r2, [r3, #20]
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001828:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800182e:	2b00      	cmp	r3, #0
 8001830:	d013      	beq.n	800185a <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001836:	4a22      	ldr	r2, [pc, #136]	; (80018c0 <HAL_UART_IRQHandler+0x1f4>)
 8001838:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800183e:	4618      	mov	r0, r3
 8001840:	f7fe fd96 	bl	8000370 <HAL_DMA_Abort_IT>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	d016      	beq.n	8001878 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800184e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001850:	687a      	ldr	r2, [r7, #4]
 8001852:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001854:	4610      	mov	r0, r2
 8001856:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001858:	e00e      	b.n	8001878 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800185a:	6878      	ldr	r0, [r7, #4]
 800185c:	f000 f83b 	bl	80018d6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001860:	e00a      	b.n	8001878 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001862:	6878      	ldr	r0, [r7, #4]
 8001864:	f000 f837 	bl	80018d6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001868:	e006      	b.n	8001878 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800186a:	6878      	ldr	r0, [r7, #4]
 800186c:	f000 f833 	bl	80018d6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	2200      	movs	r2, #0
 8001874:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8001876:	e01e      	b.n	80018b6 <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001878:	bf00      	nop
    return;
 800187a:	e01c      	b.n	80018b6 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800187c:	69fb      	ldr	r3, [r7, #28]
 800187e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001882:	2b00      	cmp	r3, #0
 8001884:	d008      	beq.n	8001898 <HAL_UART_IRQHandler+0x1cc>
 8001886:	69bb      	ldr	r3, [r7, #24]
 8001888:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800188c:	2b00      	cmp	r3, #0
 800188e:	d003      	beq.n	8001898 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8001890:	6878      	ldr	r0, [r7, #4]
 8001892:	f000 f8a4 	bl	80019de <UART_Transmit_IT>
    return;
 8001896:	e00f      	b.n	80018b8 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001898:	69fb      	ldr	r3, [r7, #28]
 800189a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d00a      	beq.n	80018b8 <HAL_UART_IRQHandler+0x1ec>
 80018a2:	69bb      	ldr	r3, [r7, #24]
 80018a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d005      	beq.n	80018b8 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 80018ac:	6878      	ldr	r0, [r7, #4]
 80018ae:	f000 f8eb 	bl	8001a88 <UART_EndTransmit_IT>
    return;
 80018b2:	bf00      	nop
 80018b4:	e000      	b.n	80018b8 <HAL_UART_IRQHandler+0x1ec>
    return;
 80018b6:	bf00      	nop
  }
}
 80018b8:	3720      	adds	r7, #32
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	080019b7 	.word	0x080019b7

080018c4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b083      	sub	sp, #12
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80018cc:	bf00      	nop
 80018ce:	370c      	adds	r7, #12
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bc80      	pop	{r7}
 80018d4:	4770      	bx	lr

080018d6 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80018d6:	b480      	push	{r7}
 80018d8:	b083      	sub	sp, #12
 80018da:	af00      	add	r7, sp, #0
 80018dc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80018de:	bf00      	nop
 80018e0:	370c      	adds	r7, #12
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bc80      	pop	{r7}
 80018e6:	4770      	bx	lr

080018e8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b084      	sub	sp, #16
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	60f8      	str	r0, [r7, #12]
 80018f0:	60b9      	str	r1, [r7, #8]
 80018f2:	603b      	str	r3, [r7, #0]
 80018f4:	4613      	mov	r3, r2
 80018f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80018f8:	e02c      	b.n	8001954 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80018fa:	69bb      	ldr	r3, [r7, #24]
 80018fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001900:	d028      	beq.n	8001954 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001902:	69bb      	ldr	r3, [r7, #24]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d007      	beq.n	8001918 <UART_WaitOnFlagUntilTimeout+0x30>
 8001908:	f7fe fc48 	bl	800019c <HAL_GetTick>
 800190c:	4602      	mov	r2, r0
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	1ad3      	subs	r3, r2, r3
 8001912:	69ba      	ldr	r2, [r7, #24]
 8001914:	429a      	cmp	r2, r3
 8001916:	d21d      	bcs.n	8001954 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	68da      	ldr	r2, [r3, #12]
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001926:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	695a      	ldr	r2, [r3, #20]
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f022 0201 	bic.w	r2, r2, #1
 8001936:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	2220      	movs	r2, #32
 800193c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	2220      	movs	r2, #32
 8001944:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	2200      	movs	r2, #0
 800194c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8001950:	2303      	movs	r3, #3
 8001952:	e00f      	b.n	8001974 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	681a      	ldr	r2, [r3, #0]
 800195a:	68bb      	ldr	r3, [r7, #8]
 800195c:	4013      	ands	r3, r2
 800195e:	68ba      	ldr	r2, [r7, #8]
 8001960:	429a      	cmp	r2, r3
 8001962:	bf0c      	ite	eq
 8001964:	2301      	moveq	r3, #1
 8001966:	2300      	movne	r3, #0
 8001968:	b2db      	uxtb	r3, r3
 800196a:	461a      	mov	r2, r3
 800196c:	79fb      	ldrb	r3, [r7, #7]
 800196e:	429a      	cmp	r2, r3
 8001970:	d0c3      	beq.n	80018fa <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001972:	2300      	movs	r3, #0
}
 8001974:	4618      	mov	r0, r3
 8001976:	3710      	adds	r7, #16
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}

0800197c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800197c:	b480      	push	{r7}
 800197e:	b083      	sub	sp, #12
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	68da      	ldr	r2, [r3, #12]
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001992:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	695a      	ldr	r2, [r3, #20]
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f022 0201 	bic.w	r2, r2, #1
 80019a2:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	2220      	movs	r2, #32
 80019a8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80019ac:	bf00      	nop
 80019ae:	370c      	adds	r7, #12
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bc80      	pop	{r7}
 80019b4:	4770      	bx	lr

080019b6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80019b6:	b580      	push	{r7, lr}
 80019b8:	b084      	sub	sp, #16
 80019ba:	af00      	add	r7, sp, #0
 80019bc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019c2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	2200      	movs	r2, #0
 80019c8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	2200      	movs	r2, #0
 80019ce:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80019d0:	68f8      	ldr	r0, [r7, #12]
 80019d2:	f7ff ff80 	bl	80018d6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80019d6:	bf00      	nop
 80019d8:	3710      	adds	r7, #16
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}

080019de <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80019de:	b480      	push	{r7}
 80019e0:	b085      	sub	sp, #20
 80019e2:	af00      	add	r7, sp, #0
 80019e4:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80019ec:	b2db      	uxtb	r3, r3
 80019ee:	2b21      	cmp	r3, #33	; 0x21
 80019f0:	d144      	bne.n	8001a7c <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	689b      	ldr	r3, [r3, #8]
 80019f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80019fa:	d11a      	bne.n	8001a32 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6a1b      	ldr	r3, [r3, #32]
 8001a00:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	881b      	ldrh	r3, [r3, #0]
 8001a06:	461a      	mov	r2, r3
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001a10:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	691b      	ldr	r3, [r3, #16]
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d105      	bne.n	8001a26 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	6a1b      	ldr	r3, [r3, #32]
 8001a1e:	1c9a      	adds	r2, r3, #2
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	621a      	str	r2, [r3, #32]
 8001a24:	e00e      	b.n	8001a44 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	6a1b      	ldr	r3, [r3, #32]
 8001a2a:	1c5a      	adds	r2, r3, #1
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	621a      	str	r2, [r3, #32]
 8001a30:	e008      	b.n	8001a44 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6a1b      	ldr	r3, [r3, #32]
 8001a36:	1c59      	adds	r1, r3, #1
 8001a38:	687a      	ldr	r2, [r7, #4]
 8001a3a:	6211      	str	r1, [r2, #32]
 8001a3c:	781a      	ldrb	r2, [r3, #0]
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001a48:	b29b      	uxth	r3, r3
 8001a4a:	3b01      	subs	r3, #1
 8001a4c:	b29b      	uxth	r3, r3
 8001a4e:	687a      	ldr	r2, [r7, #4]
 8001a50:	4619      	mov	r1, r3
 8001a52:	84d1      	strh	r1, [r2, #38]	; 0x26
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d10f      	bne.n	8001a78 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	68da      	ldr	r2, [r3, #12]
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001a66:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	68da      	ldr	r2, [r3, #12]
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001a76:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	e000      	b.n	8001a7e <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8001a7c:	2302      	movs	r3, #2
  }
}
 8001a7e:	4618      	mov	r0, r3
 8001a80:	3714      	adds	r7, #20
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bc80      	pop	{r7}
 8001a86:	4770      	bx	lr

08001a88 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b082      	sub	sp, #8
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	68da      	ldr	r2, [r3, #12]
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001a9e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	2220      	movs	r2, #32
 8001aa4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8001aa8:	6878      	ldr	r0, [r7, #4]
 8001aaa:	f7ff ff0b 	bl	80018c4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8001aae:	2300      	movs	r3, #0
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	3708      	adds	r7, #8
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}

08001ab8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b084      	sub	sp, #16
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8001ac6:	b2db      	uxtb	r3, r3
 8001ac8:	2b22      	cmp	r3, #34	; 0x22
 8001aca:	d171      	bne.n	8001bb0 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	689b      	ldr	r3, [r3, #8]
 8001ad0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001ad4:	d123      	bne.n	8001b1e <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ada:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	691b      	ldr	r3, [r3, #16]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d10e      	bne.n	8001b02 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	b29b      	uxth	r3, r3
 8001aec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001af0:	b29a      	uxth	r2, r3
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001afa:	1c9a      	adds	r2, r3, #2
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	629a      	str	r2, [r3, #40]	; 0x28
 8001b00:	e029      	b.n	8001b56 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	b29b      	uxth	r3, r3
 8001b0a:	b2db      	uxtb	r3, r3
 8001b0c:	b29a      	uxth	r2, r3
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b16:	1c5a      	adds	r2, r3, #1
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	629a      	str	r2, [r3, #40]	; 0x28
 8001b1c:	e01b      	b.n	8001b56 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	691b      	ldr	r3, [r3, #16]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d10a      	bne.n	8001b3c <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	6858      	ldr	r0, [r3, #4]
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b30:	1c59      	adds	r1, r3, #1
 8001b32:	687a      	ldr	r2, [r7, #4]
 8001b34:	6291      	str	r1, [r2, #40]	; 0x28
 8001b36:	b2c2      	uxtb	r2, r0
 8001b38:	701a      	strb	r2, [r3, #0]
 8001b3a:	e00c      	b.n	8001b56 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	b2da      	uxtb	r2, r3
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b48:	1c58      	adds	r0, r3, #1
 8001b4a:	6879      	ldr	r1, [r7, #4]
 8001b4c:	6288      	str	r0, [r1, #40]	; 0x28
 8001b4e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001b52:	b2d2      	uxtb	r2, r2
 8001b54:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001b5a:	b29b      	uxth	r3, r3
 8001b5c:	3b01      	subs	r3, #1
 8001b5e:	b29b      	uxth	r3, r3
 8001b60:	687a      	ldr	r2, [r7, #4]
 8001b62:	4619      	mov	r1, r3
 8001b64:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d120      	bne.n	8001bac <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	68da      	ldr	r2, [r3, #12]
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f022 0220 	bic.w	r2, r2, #32
 8001b78:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	68da      	ldr	r2, [r3, #12]
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001b88:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	695a      	ldr	r2, [r3, #20]
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f022 0201 	bic.w	r2, r2, #1
 8001b98:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2220      	movs	r2, #32
 8001b9e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8001ba2:	6878      	ldr	r0, [r7, #4]
 8001ba4:	f000 f8e4 	bl	8001d70 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	e002      	b.n	8001bb2 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8001bac:	2300      	movs	r3, #0
 8001bae:	e000      	b.n	8001bb2 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8001bb0:	2302      	movs	r3, #2
  }
}
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	3710      	adds	r7, #16
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}
	...

08001bbc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b084      	sub	sp, #16
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	691b      	ldr	r3, [r3, #16]
 8001bca:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	68da      	ldr	r2, [r3, #12]
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	430a      	orrs	r2, r1
 8001bd8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	689a      	ldr	r2, [r3, #8]
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	691b      	ldr	r3, [r3, #16]
 8001be2:	431a      	orrs	r2, r3
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	695b      	ldr	r3, [r3, #20]
 8001be8:	4313      	orrs	r3, r2
 8001bea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	68db      	ldr	r3, [r3, #12]
 8001bf2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001bf6:	f023 030c 	bic.w	r3, r3, #12
 8001bfa:	687a      	ldr	r2, [r7, #4]
 8001bfc:	6812      	ldr	r2, [r2, #0]
 8001bfe:	68f9      	ldr	r1, [r7, #12]
 8001c00:	430b      	orrs	r3, r1
 8001c02:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	695b      	ldr	r3, [r3, #20]
 8001c0a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	699a      	ldr	r2, [r3, #24]
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	430a      	orrs	r2, r1
 8001c18:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4a52      	ldr	r2, [pc, #328]	; (8001d68 <UART_SetConfig+0x1ac>)
 8001c20:	4293      	cmp	r3, r2
 8001c22:	d14e      	bne.n	8001cc2 <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001c24:	f7ff f9be 	bl	8000fa4 <HAL_RCC_GetPCLK2Freq>
 8001c28:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001c2a:	68ba      	ldr	r2, [r7, #8]
 8001c2c:	4613      	mov	r3, r2
 8001c2e:	009b      	lsls	r3, r3, #2
 8001c30:	4413      	add	r3, r2
 8001c32:	009a      	lsls	r2, r3, #2
 8001c34:	441a      	add	r2, r3
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	009b      	lsls	r3, r3, #2
 8001c3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c40:	4a4a      	ldr	r2, [pc, #296]	; (8001d6c <UART_SetConfig+0x1b0>)
 8001c42:	fba2 2303 	umull	r2, r3, r2, r3
 8001c46:	095b      	lsrs	r3, r3, #5
 8001c48:	0119      	lsls	r1, r3, #4
 8001c4a:	68ba      	ldr	r2, [r7, #8]
 8001c4c:	4613      	mov	r3, r2
 8001c4e:	009b      	lsls	r3, r3, #2
 8001c50:	4413      	add	r3, r2
 8001c52:	009a      	lsls	r2, r3, #2
 8001c54:	441a      	add	r2, r3
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	009b      	lsls	r3, r3, #2
 8001c5c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001c60:	4b42      	ldr	r3, [pc, #264]	; (8001d6c <UART_SetConfig+0x1b0>)
 8001c62:	fba3 0302 	umull	r0, r3, r3, r2
 8001c66:	095b      	lsrs	r3, r3, #5
 8001c68:	2064      	movs	r0, #100	; 0x64
 8001c6a:	fb00 f303 	mul.w	r3, r0, r3
 8001c6e:	1ad3      	subs	r3, r2, r3
 8001c70:	011b      	lsls	r3, r3, #4
 8001c72:	3332      	adds	r3, #50	; 0x32
 8001c74:	4a3d      	ldr	r2, [pc, #244]	; (8001d6c <UART_SetConfig+0x1b0>)
 8001c76:	fba2 2303 	umull	r2, r3, r2, r3
 8001c7a:	095b      	lsrs	r3, r3, #5
 8001c7c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001c80:	4419      	add	r1, r3
 8001c82:	68ba      	ldr	r2, [r7, #8]
 8001c84:	4613      	mov	r3, r2
 8001c86:	009b      	lsls	r3, r3, #2
 8001c88:	4413      	add	r3, r2
 8001c8a:	009a      	lsls	r2, r3, #2
 8001c8c:	441a      	add	r2, r3
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	009b      	lsls	r3, r3, #2
 8001c94:	fbb2 f2f3 	udiv	r2, r2, r3
 8001c98:	4b34      	ldr	r3, [pc, #208]	; (8001d6c <UART_SetConfig+0x1b0>)
 8001c9a:	fba3 0302 	umull	r0, r3, r3, r2
 8001c9e:	095b      	lsrs	r3, r3, #5
 8001ca0:	2064      	movs	r0, #100	; 0x64
 8001ca2:	fb00 f303 	mul.w	r3, r0, r3
 8001ca6:	1ad3      	subs	r3, r2, r3
 8001ca8:	011b      	lsls	r3, r3, #4
 8001caa:	3332      	adds	r3, #50	; 0x32
 8001cac:	4a2f      	ldr	r2, [pc, #188]	; (8001d6c <UART_SetConfig+0x1b0>)
 8001cae:	fba2 2303 	umull	r2, r3, r2, r3
 8001cb2:	095b      	lsrs	r3, r3, #5
 8001cb4:	f003 020f 	and.w	r2, r3, #15
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	440a      	add	r2, r1
 8001cbe:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8001cc0:	e04d      	b.n	8001d5e <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8001cc2:	f7ff f95b 	bl	8000f7c <HAL_RCC_GetPCLK1Freq>
 8001cc6:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001cc8:	68ba      	ldr	r2, [r7, #8]
 8001cca:	4613      	mov	r3, r2
 8001ccc:	009b      	lsls	r3, r3, #2
 8001cce:	4413      	add	r3, r2
 8001cd0:	009a      	lsls	r2, r3, #2
 8001cd2:	441a      	add	r2, r3
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	009b      	lsls	r3, r3, #2
 8001cda:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cde:	4a23      	ldr	r2, [pc, #140]	; (8001d6c <UART_SetConfig+0x1b0>)
 8001ce0:	fba2 2303 	umull	r2, r3, r2, r3
 8001ce4:	095b      	lsrs	r3, r3, #5
 8001ce6:	0119      	lsls	r1, r3, #4
 8001ce8:	68ba      	ldr	r2, [r7, #8]
 8001cea:	4613      	mov	r3, r2
 8001cec:	009b      	lsls	r3, r3, #2
 8001cee:	4413      	add	r3, r2
 8001cf0:	009a      	lsls	r2, r3, #2
 8001cf2:	441a      	add	r2, r3
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	009b      	lsls	r3, r3, #2
 8001cfa:	fbb2 f2f3 	udiv	r2, r2, r3
 8001cfe:	4b1b      	ldr	r3, [pc, #108]	; (8001d6c <UART_SetConfig+0x1b0>)
 8001d00:	fba3 0302 	umull	r0, r3, r3, r2
 8001d04:	095b      	lsrs	r3, r3, #5
 8001d06:	2064      	movs	r0, #100	; 0x64
 8001d08:	fb00 f303 	mul.w	r3, r0, r3
 8001d0c:	1ad3      	subs	r3, r2, r3
 8001d0e:	011b      	lsls	r3, r3, #4
 8001d10:	3332      	adds	r3, #50	; 0x32
 8001d12:	4a16      	ldr	r2, [pc, #88]	; (8001d6c <UART_SetConfig+0x1b0>)
 8001d14:	fba2 2303 	umull	r2, r3, r2, r3
 8001d18:	095b      	lsrs	r3, r3, #5
 8001d1a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001d1e:	4419      	add	r1, r3
 8001d20:	68ba      	ldr	r2, [r7, #8]
 8001d22:	4613      	mov	r3, r2
 8001d24:	009b      	lsls	r3, r3, #2
 8001d26:	4413      	add	r3, r2
 8001d28:	009a      	lsls	r2, r3, #2
 8001d2a:	441a      	add	r2, r3
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	009b      	lsls	r3, r3, #2
 8001d32:	fbb2 f2f3 	udiv	r2, r2, r3
 8001d36:	4b0d      	ldr	r3, [pc, #52]	; (8001d6c <UART_SetConfig+0x1b0>)
 8001d38:	fba3 0302 	umull	r0, r3, r3, r2
 8001d3c:	095b      	lsrs	r3, r3, #5
 8001d3e:	2064      	movs	r0, #100	; 0x64
 8001d40:	fb00 f303 	mul.w	r3, r0, r3
 8001d44:	1ad3      	subs	r3, r2, r3
 8001d46:	011b      	lsls	r3, r3, #4
 8001d48:	3332      	adds	r3, #50	; 0x32
 8001d4a:	4a08      	ldr	r2, [pc, #32]	; (8001d6c <UART_SetConfig+0x1b0>)
 8001d4c:	fba2 2303 	umull	r2, r3, r2, r3
 8001d50:	095b      	lsrs	r3, r3, #5
 8001d52:	f003 020f 	and.w	r2, r3, #15
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	440a      	add	r2, r1
 8001d5c:	609a      	str	r2, [r3, #8]
}
 8001d5e:	bf00      	nop
 8001d60:	3710      	adds	r7, #16
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	40013800 	.word	0x40013800
 8001d6c:	51eb851f 	.word	0x51eb851f

08001d70 <HAL_UART_RxCpltCallback>:
	HAL_Delay(200);

}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b082      	sub	sp, #8
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
	handleStatus=1;
 8001d78:	4b0a      	ldr	r3, [pc, #40]	; (8001da4 <HAL_UART_RxCpltCallback+0x34>)
 8001d7a:	2201      	movs	r2, #1
 8001d7c:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart1 ,(uint8_t*)aRxBuffer,sizeof(aRxBuffer),0xFFFF);
 8001d7e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d82:	2201      	movs	r2, #1
 8001d84:	4908      	ldr	r1, [pc, #32]	; (8001da8 <HAL_UART_RxCpltCallback+0x38>)
 8001d86:	4809      	ldr	r0, [pc, #36]	; (8001dac <HAL_UART_RxCpltCallback+0x3c>)
 8001d88:	f7ff fbb3 	bl	80014f2 <HAL_UART_Transmit>

	//HAL_UART_Transmit(&huart1 ,(uint8_t*)"\r\n",sizeof("\r\n"),0xFFFF);

	HAL_UART_Receive_IT(&huart1,(uint8_t*)aRxBuffer,sizeof(aRxBuffer));
 8001d8c:	2201      	movs	r2, #1
 8001d8e:	4906      	ldr	r1, [pc, #24]	; (8001da8 <HAL_UART_RxCpltCallback+0x38>)
 8001d90:	4806      	ldr	r0, [pc, #24]	; (8001dac <HAL_UART_RxCpltCallback+0x3c>)
 8001d92:	f7ff fc47 	bl	8001624 <HAL_UART_Receive_IT>

	handleStatus=0;
 8001d96:	4b03      	ldr	r3, [pc, #12]	; (8001da4 <HAL_UART_RxCpltCallback+0x34>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	701a      	strb	r2, [r3, #0]
}
 8001d9c:	bf00      	nop
 8001d9e:	3708      	adds	r7, #8
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}
 8001da4:	20000028 	.word	0x20000028
 8001da8:	2000007c 	.word	0x2000007c
 8001dac:	2000003c 	.word	0x2000003c

08001db0 <SendATcommand>:


void SendATcommand(){
 8001db0:	b5b0      	push	{r4, r5, r7, lr}
 8001db2:	b08e      	sub	sp, #56	; 0x38
 8001db4:	af00      	add	r7, sp, #0

	uint8_t name[] = "AT+NAME=\"zeta_bluetooth\"\r\n";
 8001db6:	4b1b      	ldr	r3, [pc, #108]	; (8001e24 <SendATcommand+0x74>)
 8001db8:	f107 041c 	add.w	r4, r7, #28
 8001dbc:	461d      	mov	r5, r3
 8001dbe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001dc0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001dc2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001dc6:	c403      	stmia	r4!, {r0, r1}
 8001dc8:	8022      	strh	r2, [r4, #0]
 8001dca:	3402      	adds	r4, #2
 8001dcc:	0c13      	lsrs	r3, r2, #16
 8001dce:	7023      	strb	r3, [r4, #0]
	uint8_t hosten[] = "AT+ROLE=0\r\n";
 8001dd0:	4a15      	ldr	r2, [pc, #84]	; (8001e28 <SendATcommand+0x78>)
 8001dd2:	f107 0310 	add.w	r3, r7, #16
 8001dd6:	ca07      	ldmia	r2, {r0, r1, r2}
 8001dd8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	uint8_t starten[] = "AT+STARTEN=0\r\n";
 8001ddc:	4b13      	ldr	r3, [pc, #76]	; (8001e2c <SendATcommand+0x7c>)
 8001dde:	463c      	mov	r4, r7
 8001de0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001de2:	c407      	stmia	r4!, {r0, r1, r2}
 8001de4:	8023      	strh	r3, [r4, #0]
 8001de6:	3402      	adds	r4, #2
 8001de8:	0c1b      	lsrs	r3, r3, #16
 8001dea:	7023      	strb	r3, [r4, #0]


	  HAL_UART_Transmit(&huart1 ,(uint8_t*)name,sizeof(name),0xFFFF);
 8001dec:	f107 011c 	add.w	r1, r7, #28
 8001df0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001df4:	221b      	movs	r2, #27
 8001df6:	480e      	ldr	r0, [pc, #56]	; (8001e30 <SendATcommand+0x80>)
 8001df8:	f7ff fb7b 	bl	80014f2 <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart1 ,(uint8_t*)hosten,sizeof(hosten),0xFFFF);
 8001dfc:	f107 0110 	add.w	r1, r7, #16
 8001e00:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e04:	220c      	movs	r2, #12
 8001e06:	480a      	ldr	r0, [pc, #40]	; (8001e30 <SendATcommand+0x80>)
 8001e08:	f7ff fb73 	bl	80014f2 <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart1 ,(uint8_t*)starten,sizeof(starten),0xFFFF);
 8001e0c:	4639      	mov	r1, r7
 8001e0e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e12:	220f      	movs	r2, #15
 8001e14:	4806      	ldr	r0, [pc, #24]	; (8001e30 <SendATcommand+0x80>)
 8001e16:	f7ff fb6c 	bl	80014f2 <HAL_UART_Transmit>

}
 8001e1a:	bf00      	nop
 8001e1c:	3738      	adds	r7, #56	; 0x38
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bdb0      	pop	{r4, r5, r7, pc}
 8001e22:	bf00      	nop
 8001e24:	080023e8 	.word	0x080023e8
 8001e28:	08002404 	.word	0x08002404
 8001e2c:	08002410 	.word	0x08002410
 8001e30:	2000003c 	.word	0x2000003c

08001e34 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e38:	f7fe f988 	bl	800014c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e3c:	f000 f82c 	bl	8001e98 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e40:	f000 f8ac 	bl	8001f9c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001e44:	f000 f880 	bl	8001f48 <MX_USART1_UART_Init>
  MX_IWDG_Init();
 8001e48:	f000 f864 	bl	8001f14 <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */
  SendATcommand();
 8001e4c:	f7ff ffb0 	bl	8001db0 <SendATcommand>
  //first Receive function....
  HAL_UART_Receive_IT(&huart1,(uint8_t*)aRxBuffer,sizeof(aRxBuffer));
 8001e50:	2201      	movs	r2, #1
 8001e52:	490c      	ldr	r1, [pc, #48]	; (8001e84 <main+0x50>)
 8001e54:	480c      	ldr	r0, [pc, #48]	; (8001e88 <main+0x54>)
 8001e56:	f7ff fbe5 	bl	8001624 <HAL_UART_Receive_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e60:	480a      	ldr	r0, [pc, #40]	; (8001e8c <main+0x58>)
 8001e62:	f7fe fc55 	bl	8000710 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8001e66:	2201      	movs	r2, #1
 8001e68:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e6c:	4807      	ldr	r0, [pc, #28]	; (8001e8c <main+0x58>)
 8001e6e:	f7fe fc4f 	bl	8000710 <HAL_GPIO_WritePin>

	  if(handleStatus==1){
 8001e72:	4b07      	ldr	r3, [pc, #28]	; (8001e90 <main+0x5c>)
 8001e74:	781b      	ldrb	r3, [r3, #0]
 8001e76:	2b01      	cmp	r3, #1
 8001e78:	d1ef      	bne.n	8001e5a <main+0x26>
		  HAL_IWDG_Refresh(&hiwdg);
 8001e7a:	4806      	ldr	r0, [pc, #24]	; (8001e94 <main+0x60>)
 8001e7c:	f7fe fc99 	bl	80007b2 <HAL_IWDG_Refresh>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001e80:	e7eb      	b.n	8001e5a <main+0x26>
 8001e82:	bf00      	nop
 8001e84:	2000007c 	.word	0x2000007c
 8001e88:	2000003c 	.word	0x2000003c
 8001e8c:	40011000 	.word	0x40011000
 8001e90:	20000028 	.word	0x20000028
 8001e94:	20000030 	.word	0x20000030

08001e98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b090      	sub	sp, #64	; 0x40
 8001e9c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e9e:	f107 0318 	add.w	r3, r7, #24
 8001ea2:	2228      	movs	r2, #40	; 0x28
 8001ea4:	2100      	movs	r1, #0
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f000 fa80 	bl	80023ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001eac:	1d3b      	adds	r3, r7, #4
 8001eae:	2200      	movs	r2, #0
 8001eb0:	601a      	str	r2, [r3, #0]
 8001eb2:	605a      	str	r2, [r3, #4]
 8001eb4:	609a      	str	r2, [r3, #8]
 8001eb6:	60da      	str	r2, [r3, #12]
 8001eb8:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001eba:	230a      	movs	r3, #10
 8001ebc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ec2:	2310      	movs	r3, #16
 8001ec4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ece:	f107 0318 	add.w	r3, r7, #24
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f7fe fc7c 	bl	80007d0 <HAL_RCC_OscConfig>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d001      	beq.n	8001ee2 <SystemClock_Config+0x4a>
  {
    Error_Handler();
 8001ede:	f000 f8c7 	bl	8002070 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ee2:	230f      	movs	r3, #15
 8001ee4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001eea:	2300      	movs	r3, #0
 8001eec:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001ef6:	1d3b      	adds	r3, r7, #4
 8001ef8:	2100      	movs	r1, #0
 8001efa:	4618      	mov	r0, r3
 8001efc:	f7fe fee8 	bl	8000cd0 <HAL_RCC_ClockConfig>
 8001f00:	4603      	mov	r3, r0
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d001      	beq.n	8001f0a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001f06:	f000 f8b3 	bl	8002070 <Error_Handler>
  }
}
 8001f0a:	bf00      	nop
 8001f0c:	3740      	adds	r7, #64	; 0x40
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}
	...

08001f14 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8001f18:	4b09      	ldr	r3, [pc, #36]	; (8001f40 <MX_IWDG_Init+0x2c>)
 8001f1a:	4a0a      	ldr	r2, [pc, #40]	; (8001f44 <MX_IWDG_Init+0x30>)
 8001f1c:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 8001f1e:	4b08      	ldr	r3, [pc, #32]	; (8001f40 <MX_IWDG_Init+0x2c>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 4095;
 8001f24:	4b06      	ldr	r3, [pc, #24]	; (8001f40 <MX_IWDG_Init+0x2c>)
 8001f26:	f640 72ff 	movw	r2, #4095	; 0xfff
 8001f2a:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8001f2c:	4804      	ldr	r0, [pc, #16]	; (8001f40 <MX_IWDG_Init+0x2c>)
 8001f2e:	f7fe fc07 	bl	8000740 <HAL_IWDG_Init>
 8001f32:	4603      	mov	r3, r0
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d001      	beq.n	8001f3c <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8001f38:	f000 f89a 	bl	8002070 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8001f3c:	bf00      	nop
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	20000030 	.word	0x20000030
 8001f44:	40003000 	.word	0x40003000

08001f48 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001f4c:	4b11      	ldr	r3, [pc, #68]	; (8001f94 <MX_USART1_UART_Init+0x4c>)
 8001f4e:	4a12      	ldr	r2, [pc, #72]	; (8001f98 <MX_USART1_UART_Init+0x50>)
 8001f50:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001f52:	4b10      	ldr	r3, [pc, #64]	; (8001f94 <MX_USART1_UART_Init+0x4c>)
 8001f54:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001f58:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001f5a:	4b0e      	ldr	r3, [pc, #56]	; (8001f94 <MX_USART1_UART_Init+0x4c>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001f60:	4b0c      	ldr	r3, [pc, #48]	; (8001f94 <MX_USART1_UART_Init+0x4c>)
 8001f62:	2200      	movs	r2, #0
 8001f64:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001f66:	4b0b      	ldr	r3, [pc, #44]	; (8001f94 <MX_USART1_UART_Init+0x4c>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001f6c:	4b09      	ldr	r3, [pc, #36]	; (8001f94 <MX_USART1_UART_Init+0x4c>)
 8001f6e:	220c      	movs	r2, #12
 8001f70:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f72:	4b08      	ldr	r3, [pc, #32]	; (8001f94 <MX_USART1_UART_Init+0x4c>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f78:	4b06      	ldr	r3, [pc, #24]	; (8001f94 <MX_USART1_UART_Init+0x4c>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001f7e:	4805      	ldr	r0, [pc, #20]	; (8001f94 <MX_USART1_UART_Init+0x4c>)
 8001f80:	f7ff fa6a 	bl	8001458 <HAL_UART_Init>
 8001f84:	4603      	mov	r3, r0
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d001      	beq.n	8001f8e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001f8a:	f000 f871 	bl	8002070 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001f8e:	bf00      	nop
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	bf00      	nop
 8001f94:	2000003c 	.word	0x2000003c
 8001f98:	40013800 	.word	0x40013800

08001f9c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b088      	sub	sp, #32
 8001fa0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fa2:	f107 0310 	add.w	r3, r7, #16
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	601a      	str	r2, [r3, #0]
 8001faa:	605a      	str	r2, [r3, #4]
 8001fac:	609a      	str	r2, [r3, #8]
 8001fae:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fb0:	4b24      	ldr	r3, [pc, #144]	; (8002044 <MX_GPIO_Init+0xa8>)
 8001fb2:	699b      	ldr	r3, [r3, #24]
 8001fb4:	4a23      	ldr	r2, [pc, #140]	; (8002044 <MX_GPIO_Init+0xa8>)
 8001fb6:	f043 0310 	orr.w	r3, r3, #16
 8001fba:	6193      	str	r3, [r2, #24]
 8001fbc:	4b21      	ldr	r3, [pc, #132]	; (8002044 <MX_GPIO_Init+0xa8>)
 8001fbe:	699b      	ldr	r3, [r3, #24]
 8001fc0:	f003 0310 	and.w	r3, r3, #16
 8001fc4:	60fb      	str	r3, [r7, #12]
 8001fc6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001fc8:	4b1e      	ldr	r3, [pc, #120]	; (8002044 <MX_GPIO_Init+0xa8>)
 8001fca:	699b      	ldr	r3, [r3, #24]
 8001fcc:	4a1d      	ldr	r2, [pc, #116]	; (8002044 <MX_GPIO_Init+0xa8>)
 8001fce:	f043 0320 	orr.w	r3, r3, #32
 8001fd2:	6193      	str	r3, [r2, #24]
 8001fd4:	4b1b      	ldr	r3, [pc, #108]	; (8002044 <MX_GPIO_Init+0xa8>)
 8001fd6:	699b      	ldr	r3, [r3, #24]
 8001fd8:	f003 0320 	and.w	r3, r3, #32
 8001fdc:	60bb      	str	r3, [r7, #8]
 8001fde:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fe0:	4b18      	ldr	r3, [pc, #96]	; (8002044 <MX_GPIO_Init+0xa8>)
 8001fe2:	699b      	ldr	r3, [r3, #24]
 8001fe4:	4a17      	ldr	r2, [pc, #92]	; (8002044 <MX_GPIO_Init+0xa8>)
 8001fe6:	f043 0304 	orr.w	r3, r3, #4
 8001fea:	6193      	str	r3, [r2, #24]
 8001fec:	4b15      	ldr	r3, [pc, #84]	; (8002044 <MX_GPIO_Init+0xa8>)
 8001fee:	699b      	ldr	r3, [r3, #24]
 8001ff0:	f003 0304 	and.w	r3, r3, #4
 8001ff4:	607b      	str	r3, [r7, #4]
 8001ff6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ff8:	4b12      	ldr	r3, [pc, #72]	; (8002044 <MX_GPIO_Init+0xa8>)
 8001ffa:	699b      	ldr	r3, [r3, #24]
 8001ffc:	4a11      	ldr	r2, [pc, #68]	; (8002044 <MX_GPIO_Init+0xa8>)
 8001ffe:	f043 0308 	orr.w	r3, r3, #8
 8002002:	6193      	str	r3, [r2, #24]
 8002004:	4b0f      	ldr	r3, [pc, #60]	; (8002044 <MX_GPIO_Init+0xa8>)
 8002006:	699b      	ldr	r3, [r3, #24]
 8002008:	f003 0308 	and.w	r3, r3, #8
 800200c:	603b      	str	r3, [r7, #0]
 800200e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8002010:	2201      	movs	r2, #1
 8002012:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002016:	480c      	ldr	r0, [pc, #48]	; (8002048 <MX_GPIO_Init+0xac>)
 8002018:	f7fe fb7a 	bl	8000710 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800201c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002020:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002022:	2301      	movs	r3, #1
 8002024:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002026:	2300      	movs	r3, #0
 8002028:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800202a:	2302      	movs	r3, #2
 800202c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800202e:	f107 0310 	add.w	r3, r7, #16
 8002032:	4619      	mov	r1, r3
 8002034:	4804      	ldr	r0, [pc, #16]	; (8002048 <MX_GPIO_Init+0xac>)
 8002036:	f7fe fa11 	bl	800045c <HAL_GPIO_Init>

}
 800203a:	bf00      	nop
 800203c:	3720      	adds	r7, #32
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}
 8002042:	bf00      	nop
 8002044:	40021000 	.word	0x40021000
 8002048:	40011000 	.word	0x40011000

0800204c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b082      	sub	sp, #8
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4a04      	ldr	r2, [pc, #16]	; (800206c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d101      	bne.n	8002062 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800205e:	f7fe f88b 	bl	8000178 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002062:	bf00      	nop
 8002064:	3708      	adds	r7, #8
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	40012c00 	.word	0x40012c00

08002070 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002070:	b480      	push	{r7}
 8002072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  /* USER CODE END Error_Handler_Debug */
}
 8002074:	bf00      	nop
 8002076:	46bd      	mov	sp, r7
 8002078:	bc80      	pop	{r7}
 800207a:	4770      	bx	lr

0800207c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800207c:	b480      	push	{r7}
 800207e:	b085      	sub	sp, #20
 8002080:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002082:	4b15      	ldr	r3, [pc, #84]	; (80020d8 <HAL_MspInit+0x5c>)
 8002084:	699b      	ldr	r3, [r3, #24]
 8002086:	4a14      	ldr	r2, [pc, #80]	; (80020d8 <HAL_MspInit+0x5c>)
 8002088:	f043 0301 	orr.w	r3, r3, #1
 800208c:	6193      	str	r3, [r2, #24]
 800208e:	4b12      	ldr	r3, [pc, #72]	; (80020d8 <HAL_MspInit+0x5c>)
 8002090:	699b      	ldr	r3, [r3, #24]
 8002092:	f003 0301 	and.w	r3, r3, #1
 8002096:	60bb      	str	r3, [r7, #8]
 8002098:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800209a:	4b0f      	ldr	r3, [pc, #60]	; (80020d8 <HAL_MspInit+0x5c>)
 800209c:	69db      	ldr	r3, [r3, #28]
 800209e:	4a0e      	ldr	r2, [pc, #56]	; (80020d8 <HAL_MspInit+0x5c>)
 80020a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020a4:	61d3      	str	r3, [r2, #28]
 80020a6:	4b0c      	ldr	r3, [pc, #48]	; (80020d8 <HAL_MspInit+0x5c>)
 80020a8:	69db      	ldr	r3, [r3, #28]
 80020aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020ae:	607b      	str	r3, [r7, #4]
 80020b0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NONJTRST: Full SWJ (JTAG-DP + SW-DP) but without NJTRST 
  */
  __HAL_AFIO_REMAP_SWJ_NONJTRST();
 80020b2:	4b0a      	ldr	r3, [pc, #40]	; (80020dc <HAL_MspInit+0x60>)
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	60fb      	str	r3, [r7, #12]
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80020be:	60fb      	str	r3, [r7, #12]
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80020c6:	60fb      	str	r3, [r7, #12]
 80020c8:	4a04      	ldr	r2, [pc, #16]	; (80020dc <HAL_MspInit+0x60>)
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020ce:	bf00      	nop
 80020d0:	3714      	adds	r7, #20
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bc80      	pop	{r7}
 80020d6:	4770      	bx	lr
 80020d8:	40021000 	.word	0x40021000
 80020dc:	40010000 	.word	0x40010000

080020e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b088      	sub	sp, #32
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020e8:	f107 0310 	add.w	r3, r7, #16
 80020ec:	2200      	movs	r2, #0
 80020ee:	601a      	str	r2, [r3, #0]
 80020f0:	605a      	str	r2, [r3, #4]
 80020f2:	609a      	str	r2, [r3, #8]
 80020f4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	4a20      	ldr	r2, [pc, #128]	; (800217c <HAL_UART_MspInit+0x9c>)
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d139      	bne.n	8002174 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002100:	4b1f      	ldr	r3, [pc, #124]	; (8002180 <HAL_UART_MspInit+0xa0>)
 8002102:	699b      	ldr	r3, [r3, #24]
 8002104:	4a1e      	ldr	r2, [pc, #120]	; (8002180 <HAL_UART_MspInit+0xa0>)
 8002106:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800210a:	6193      	str	r3, [r2, #24]
 800210c:	4b1c      	ldr	r3, [pc, #112]	; (8002180 <HAL_UART_MspInit+0xa0>)
 800210e:	699b      	ldr	r3, [r3, #24]
 8002110:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002114:	60fb      	str	r3, [r7, #12]
 8002116:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002118:	4b19      	ldr	r3, [pc, #100]	; (8002180 <HAL_UART_MspInit+0xa0>)
 800211a:	699b      	ldr	r3, [r3, #24]
 800211c:	4a18      	ldr	r2, [pc, #96]	; (8002180 <HAL_UART_MspInit+0xa0>)
 800211e:	f043 0304 	orr.w	r3, r3, #4
 8002122:	6193      	str	r3, [r2, #24]
 8002124:	4b16      	ldr	r3, [pc, #88]	; (8002180 <HAL_UART_MspInit+0xa0>)
 8002126:	699b      	ldr	r3, [r3, #24]
 8002128:	f003 0304 	and.w	r3, r3, #4
 800212c:	60bb      	str	r3, [r7, #8]
 800212e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002130:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002134:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002136:	2302      	movs	r3, #2
 8002138:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800213a:	2303      	movs	r3, #3
 800213c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800213e:	f107 0310 	add.w	r3, r7, #16
 8002142:	4619      	mov	r1, r3
 8002144:	480f      	ldr	r0, [pc, #60]	; (8002184 <HAL_UART_MspInit+0xa4>)
 8002146:	f7fe f989 	bl	800045c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800214a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800214e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002150:	2300      	movs	r3, #0
 8002152:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002154:	2300      	movs	r3, #0
 8002156:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002158:	f107 0310 	add.w	r3, r7, #16
 800215c:	4619      	mov	r1, r3
 800215e:	4809      	ldr	r0, [pc, #36]	; (8002184 <HAL_UART_MspInit+0xa4>)
 8002160:	f7fe f97c 	bl	800045c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002164:	2200      	movs	r2, #0
 8002166:	2100      	movs	r1, #0
 8002168:	2025      	movs	r0, #37	; 0x25
 800216a:	f7fe f8d6 	bl	800031a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800216e:	2025      	movs	r0, #37	; 0x25
 8002170:	f7fe f8ef 	bl	8000352 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002174:	bf00      	nop
 8002176:	3720      	adds	r7, #32
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}
 800217c:	40013800 	.word	0x40013800
 8002180:	40021000 	.word	0x40021000
 8002184:	40010800 	.word	0x40010800

08002188 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b08c      	sub	sp, #48	; 0x30
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002190:	2300      	movs	r3, #0
 8002192:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002194:	2300      	movs	r3, #0
 8002196:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0); 
 8002198:	2200      	movs	r2, #0
 800219a:	6879      	ldr	r1, [r7, #4]
 800219c:	2019      	movs	r0, #25
 800219e:	f7fe f8bc 	bl	800031a <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn); 
 80021a2:	2019      	movs	r0, #25
 80021a4:	f7fe f8d5 	bl	8000352 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80021a8:	4b1e      	ldr	r3, [pc, #120]	; (8002224 <HAL_InitTick+0x9c>)
 80021aa:	699b      	ldr	r3, [r3, #24]
 80021ac:	4a1d      	ldr	r2, [pc, #116]	; (8002224 <HAL_InitTick+0x9c>)
 80021ae:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80021b2:	6193      	str	r3, [r2, #24]
 80021b4:	4b1b      	ldr	r3, [pc, #108]	; (8002224 <HAL_InitTick+0x9c>)
 80021b6:	699b      	ldr	r3, [r3, #24]
 80021b8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80021bc:	60fb      	str	r3, [r7, #12]
 80021be:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80021c0:	f107 0210 	add.w	r2, r7, #16
 80021c4:	f107 0314 	add.w	r3, r7, #20
 80021c8:	4611      	mov	r1, r2
 80021ca:	4618      	mov	r0, r3
 80021cc:	f7fe fefe 	bl	8000fcc <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80021d0:	f7fe fee8 	bl	8000fa4 <HAL_RCC_GetPCLK2Freq>
 80021d4:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 80021d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021d8:	4a13      	ldr	r2, [pc, #76]	; (8002228 <HAL_InitTick+0xa0>)
 80021da:	fba2 2303 	umull	r2, r3, r2, r3
 80021de:	0c9b      	lsrs	r3, r3, #18
 80021e0:	3b01      	subs	r3, #1
 80021e2:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80021e4:	4b11      	ldr	r3, [pc, #68]	; (800222c <HAL_InitTick+0xa4>)
 80021e6:	4a12      	ldr	r2, [pc, #72]	; (8002230 <HAL_InitTick+0xa8>)
 80021e8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 80021ea:	4b10      	ldr	r3, [pc, #64]	; (800222c <HAL_InitTick+0xa4>)
 80021ec:	f240 32e7 	movw	r2, #999	; 0x3e7
 80021f0:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80021f2:	4a0e      	ldr	r2, [pc, #56]	; (800222c <HAL_InitTick+0xa4>)
 80021f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021f6:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80021f8:	4b0c      	ldr	r3, [pc, #48]	; (800222c <HAL_InitTick+0xa4>)
 80021fa:	2200      	movs	r2, #0
 80021fc:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021fe:	4b0b      	ldr	r3, [pc, #44]	; (800222c <HAL_InitTick+0xa4>)
 8002200:	2200      	movs	r2, #0
 8002202:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8002204:	4809      	ldr	r0, [pc, #36]	; (800222c <HAL_InitTick+0xa4>)
 8002206:	f7fe ff2f 	bl	8001068 <HAL_TIM_Base_Init>
 800220a:	4603      	mov	r3, r0
 800220c:	2b00      	cmp	r3, #0
 800220e:	d104      	bne.n	800221a <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8002210:	4806      	ldr	r0, [pc, #24]	; (800222c <HAL_InitTick+0xa4>)
 8002212:	f7fe ff5d 	bl	80010d0 <HAL_TIM_Base_Start_IT>
 8002216:	4603      	mov	r3, r0
 8002218:	e000      	b.n	800221c <HAL_InitTick+0x94>
  }
  
  /* Return function status */
  return HAL_ERROR;
 800221a:	2301      	movs	r3, #1
}
 800221c:	4618      	mov	r0, r3
 800221e:	3730      	adds	r7, #48	; 0x30
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}
 8002224:	40021000 	.word	0x40021000
 8002228:	431bde83 	.word	0x431bde83
 800222c:	20000080 	.word	0x20000080
 8002230:	40012c00 	.word	0x40012c00

08002234 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002234:	b480      	push	{r7}
 8002236:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002238:	bf00      	nop
 800223a:	46bd      	mov	sp, r7
 800223c:	bc80      	pop	{r7}
 800223e:	4770      	bx	lr

08002240 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002240:	b480      	push	{r7}
 8002242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002244:	e7fe      	b.n	8002244 <HardFault_Handler+0x4>

08002246 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002246:	b480      	push	{r7}
 8002248:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800224a:	e7fe      	b.n	800224a <MemManage_Handler+0x4>

0800224c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800224c:	b480      	push	{r7}
 800224e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002250:	e7fe      	b.n	8002250 <BusFault_Handler+0x4>

08002252 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002252:	b480      	push	{r7}
 8002254:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002256:	e7fe      	b.n	8002256 <UsageFault_Handler+0x4>

08002258 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002258:	b480      	push	{r7}
 800225a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800225c:	bf00      	nop
 800225e:	46bd      	mov	sp, r7
 8002260:	bc80      	pop	{r7}
 8002262:	4770      	bx	lr

08002264 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002264:	b480      	push	{r7}
 8002266:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002268:	bf00      	nop
 800226a:	46bd      	mov	sp, r7
 800226c:	bc80      	pop	{r7}
 800226e:	4770      	bx	lr

08002270 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002270:	b480      	push	{r7}
 8002272:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002274:	bf00      	nop
 8002276:	46bd      	mov	sp, r7
 8002278:	bc80      	pop	{r7}
 800227a:	4770      	bx	lr

0800227c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800227c:	b480      	push	{r7}
 800227e:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */
  
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002280:	bf00      	nop
 8002282:	46bd      	mov	sp, r7
 8002284:	bc80      	pop	{r7}
 8002286:	4770      	bx	lr

08002288 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800228c:	4802      	ldr	r0, [pc, #8]	; (8002298 <TIM1_UP_IRQHandler+0x10>)
 800228e:	f7fe ff42 	bl	8001116 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8002292:	bf00      	nop
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	20000080 	.word	0x20000080

0800229c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80022a0:	4802      	ldr	r0, [pc, #8]	; (80022ac <USART1_IRQHandler+0x10>)
 80022a2:	f7ff fa13 	bl	80016cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80022a6:	bf00      	nop
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	2000003c 	.word	0x2000003c

080022b0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80022b0:	b480      	push	{r7}
 80022b2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80022b4:	4b15      	ldr	r3, [pc, #84]	; (800230c <SystemInit+0x5c>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a14      	ldr	r2, [pc, #80]	; (800230c <SystemInit+0x5c>)
 80022ba:	f043 0301 	orr.w	r3, r3, #1
 80022be:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80022c0:	4b12      	ldr	r3, [pc, #72]	; (800230c <SystemInit+0x5c>)
 80022c2:	685a      	ldr	r2, [r3, #4]
 80022c4:	4911      	ldr	r1, [pc, #68]	; (800230c <SystemInit+0x5c>)
 80022c6:	4b12      	ldr	r3, [pc, #72]	; (8002310 <SystemInit+0x60>)
 80022c8:	4013      	ands	r3, r2
 80022ca:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80022cc:	4b0f      	ldr	r3, [pc, #60]	; (800230c <SystemInit+0x5c>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a0e      	ldr	r2, [pc, #56]	; (800230c <SystemInit+0x5c>)
 80022d2:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80022d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022da:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80022dc:	4b0b      	ldr	r3, [pc, #44]	; (800230c <SystemInit+0x5c>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4a0a      	ldr	r2, [pc, #40]	; (800230c <SystemInit+0x5c>)
 80022e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80022e6:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80022e8:	4b08      	ldr	r3, [pc, #32]	; (800230c <SystemInit+0x5c>)
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	4a07      	ldr	r2, [pc, #28]	; (800230c <SystemInit+0x5c>)
 80022ee:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80022f2:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80022f4:	4b05      	ldr	r3, [pc, #20]	; (800230c <SystemInit+0x5c>)
 80022f6:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80022fa:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80022fc:	4b05      	ldr	r3, [pc, #20]	; (8002314 <SystemInit+0x64>)
 80022fe:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002302:	609a      	str	r2, [r3, #8]
#endif 
}
 8002304:	bf00      	nop
 8002306:	46bd      	mov	sp, r7
 8002308:	bc80      	pop	{r7}
 800230a:	4770      	bx	lr
 800230c:	40021000 	.word	0x40021000
 8002310:	f8ff0000 	.word	0xf8ff0000
 8002314:	e000ed00 	.word	0xe000ed00

08002318 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002318:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800231a:	e003      	b.n	8002324 <LoopCopyDataInit>

0800231c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800231c:	4b0b      	ldr	r3, [pc, #44]	; (800234c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800231e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002320:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002322:	3104      	adds	r1, #4

08002324 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002324:	480a      	ldr	r0, [pc, #40]	; (8002350 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002326:	4b0b      	ldr	r3, [pc, #44]	; (8002354 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002328:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800232a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800232c:	d3f6      	bcc.n	800231c <CopyDataInit>
  ldr r2, =_sbss
 800232e:	4a0a      	ldr	r2, [pc, #40]	; (8002358 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002330:	e002      	b.n	8002338 <LoopFillZerobss>

08002332 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002332:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002334:	f842 3b04 	str.w	r3, [r2], #4

08002338 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002338:	4b08      	ldr	r3, [pc, #32]	; (800235c <LoopFillZerobss+0x24>)
  cmp r2, r3
 800233a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800233c:	d3f9      	bcc.n	8002332 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800233e:	f7ff ffb7 	bl	80022b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002342:	f000 f80f 	bl	8002364 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002346:	f7ff fd75 	bl	8001e34 <main>
  bx lr
 800234a:	4770      	bx	lr
  ldr r3, =_sidata
 800234c:	08002440 	.word	0x08002440
  ldr r0, =_sdata
 8002350:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002354:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8002358:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 800235c:	200000c0 	.word	0x200000c0

08002360 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002360:	e7fe      	b.n	8002360 <ADC1_2_IRQHandler>
	...

08002364 <__libc_init_array>:
 8002364:	b570      	push	{r4, r5, r6, lr}
 8002366:	2500      	movs	r5, #0
 8002368:	4e0c      	ldr	r6, [pc, #48]	; (800239c <__libc_init_array+0x38>)
 800236a:	4c0d      	ldr	r4, [pc, #52]	; (80023a0 <__libc_init_array+0x3c>)
 800236c:	1ba4      	subs	r4, r4, r6
 800236e:	10a4      	asrs	r4, r4, #2
 8002370:	42a5      	cmp	r5, r4
 8002372:	d109      	bne.n	8002388 <__libc_init_array+0x24>
 8002374:	f000 f822 	bl	80023bc <_init>
 8002378:	2500      	movs	r5, #0
 800237a:	4e0a      	ldr	r6, [pc, #40]	; (80023a4 <__libc_init_array+0x40>)
 800237c:	4c0a      	ldr	r4, [pc, #40]	; (80023a8 <__libc_init_array+0x44>)
 800237e:	1ba4      	subs	r4, r4, r6
 8002380:	10a4      	asrs	r4, r4, #2
 8002382:	42a5      	cmp	r5, r4
 8002384:	d105      	bne.n	8002392 <__libc_init_array+0x2e>
 8002386:	bd70      	pop	{r4, r5, r6, pc}
 8002388:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800238c:	4798      	blx	r3
 800238e:	3501      	adds	r5, #1
 8002390:	e7ee      	b.n	8002370 <__libc_init_array+0xc>
 8002392:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002396:	4798      	blx	r3
 8002398:	3501      	adds	r5, #1
 800239a:	e7f2      	b.n	8002382 <__libc_init_array+0x1e>
 800239c:	08002438 	.word	0x08002438
 80023a0:	08002438 	.word	0x08002438
 80023a4:	08002438 	.word	0x08002438
 80023a8:	0800243c 	.word	0x0800243c

080023ac <memset>:
 80023ac:	4603      	mov	r3, r0
 80023ae:	4402      	add	r2, r0
 80023b0:	4293      	cmp	r3, r2
 80023b2:	d100      	bne.n	80023b6 <memset+0xa>
 80023b4:	4770      	bx	lr
 80023b6:	f803 1b01 	strb.w	r1, [r3], #1
 80023ba:	e7f9      	b.n	80023b0 <memset+0x4>

080023bc <_init>:
 80023bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023be:	bf00      	nop
 80023c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80023c2:	bc08      	pop	{r3}
 80023c4:	469e      	mov	lr, r3
 80023c6:	4770      	bx	lr

080023c8 <_fini>:
 80023c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023ca:	bf00      	nop
 80023cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80023ce:	bc08      	pop	{r3}
 80023d0:	469e      	mov	lr, r3
 80023d2:	4770      	bx	lr
