# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PulseGenInvert.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.vhdl" \
"../../../../PulseGenInvert.srcs/sources_1/imports/Transfer/pulse_gen_invert.vhd" \
"../../../../PulseGenInvert.srcs/sources_1/new/TOP.vhd" \

# Do not sort compile order
nosort
