Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 71b4fbf45e8d4cd8a900d9cc442352b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot conversion_tb_behav xil_defaultlib.conversion_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture rtl of entity xil_defaultlib.rgb_to_ycbcr_converter [rgb_to_ycbcr_converter_default]
Compiling architecture rtl of entity xil_defaultlib.conversion_tb
Built simulation snapshot conversion_tb_behav
