{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493876682331 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493876682331 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 04 13:44:42 2017 " "Processing started: Thu May 04 13:44:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493876682331 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493876682331 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dp_ram -c dp_ram " "Command: quartus_map --read_settings_files=on --write_settings_files=off dp_ram -c dp_ram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493876682331 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1493876682507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/project/dp_ram/design/w_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/project/dp_ram/design/w_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 w_ctrl " "Found entity 1: w_ctrl" {  } { { "../design/w_ctrl.v" "" { Text "E:/Verilog/Project/DP_RAM/design/w_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493876682538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493876682538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/project/dp_ram/design/r_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/project/dp_ram/design/r_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 r_ctrl " "Found entity 1: r_ctrl" {  } { { "../design/r_ctrl.v" "" { Text "E:/Verilog/Project/DP_RAM/design/r_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493876682540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493876682540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/project/dp_ram/design/fifomem.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/project/dp_ram/design/fifomem.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifomen " "Found entity 1: fifomen" {  } { { "../design/fifomem.v" "" { Text "E:/Verilog/Project/DP_RAM/design/fifomem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493876682541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493876682541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/project/dp_ram/design/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/project/dp_ram/design/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../design/fifo.v" "" { Text "E:/Verilog/Project/DP_RAM/design/fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493876682542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493876682542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/project/dp_ram/design/dp_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/project/dp_ram/design/dp_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dp_ram " "Found entity 1: dp_ram" {  } { { "../design/dp_ram.v" "" { Text "E:/Verilog/Project/DP_RAM/design/dp_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493876682543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493876682543 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fifo " "Elaborating entity \"fifo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1493876682581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "w_ctrl w_ctrl:w_ctrl_inst " "Elaborating entity \"w_ctrl\" for hierarchy \"w_ctrl:w_ctrl_inst\"" {  } { { "../design/fifo.v" "w_ctrl_inst" { Text "E:/Verilog/Project/DP_RAM/design/fifo.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493876682638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifomen fifomen:fifomen_inst " "Elaborating entity \"fifomen\" for hierarchy \"fifomen:fifomen_inst\"" {  } { { "../design/fifo.v" "fifomen_inst" { Text "E:/Verilog/Project/DP_RAM/design/fifo.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493876682643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dp_ram fifomen:fifomen_inst\|dp_ram:dp_ram_inst " "Elaborating entity \"dp_ram\" for hierarchy \"fifomen:fifomen_inst\|dp_ram:dp_ram_inst\"" {  } { { "../design/fifomem.v" "dp_ram_inst" { Text "E:/Verilog/Project/DP_RAM/design/fifomem.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493876682647 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dp_ram.v(100) " "Verilog HDL Case Statement information at dp_ram.v(100): all case item expressions in this case statement are onehot" {  } { { "../design/dp_ram.v" "" { Text "E:/Verilog/Project/DP_RAM/design/dp_ram.v" 100 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1493876682649 "|dp_ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r_ctrl r_ctrl:r_ctrl_inst " "Elaborating entity \"r_ctrl\" for hierarchy \"r_ctrl:r_ctrl_inst\"" {  } { { "../design/fifo.v" "r_ctrl_inst" { Text "E:/Verilog/Project/DP_RAM/design/fifo.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493876682649 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1493876683164 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1493876683421 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493876683421 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "251 " "Implemented 251 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1493876683455 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1493876683455 ""} { "Info" "ICUT_CUT_TM_LCELLS" "228 " "Implemented 228 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1493876683455 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1493876683455 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "471 " "Peak virtual memory: 471 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493876683465 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 04 13:44:43 2017 " "Processing ended: Thu May 04 13:44:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493876683465 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493876683465 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493876683465 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493876683465 ""}
