<!DOCTYPE html>
<html>
<body>

<p>Here is a quote from WWF's website:</p>

<blockquote>
	1	A half-adder does not have                 .	<br><b>1)</b>	carry in	<b>2)</b>	carry out	<b>3)</b>	two inputs	<b>4)</b>	all of the above	1	<br><br>
2	How many 4-bit parallel adders would be required to add two binary numbers each representing decimal numbers up through 30010?	<br><b>1)</b>	1	<b>2)</b>	2	<b>3)</b>	3	<b>4)</b>	4	3	<br><br>
3	The carry propagation can be expressed as                 .	<br><b>1)</b>	Cp = AB	<b>2)</b>	Cp = A + B	<b>3)</b>	cp=A	<b>4)</b>	cp=B	2	<br><br>
4	A full-adder has a Cin = 0. What are the sum () and the carry (Cout) when A = 1 and B = 1?	<br><b>1)</b>	=  0, Cout = 0	<b>2)</b>	= 0, Cout = 1	<b>3)</b>	= 1, Cout = 0	<b>4)</b>	= 1, Cout = 1	2	<br><br>
5	Which of the following combinations of logic gates can decode binary 1101?	<br><b>1)</b>	One 4-input AND gate	<b>2)</b>	"One 4-input AND gate, one OR
gate"	<b>3)</b>	One 4-input NAND gate, one inverter	<b>4)</b>	One 4-input AND gate, one inverter	4	<br><br>
6	Two 4-bit binary numbers (1011 and 1111) are applied to a 4-bit parallel adder. The carry input is 1. What are the values for the sum and carry output?	<br><b>1)</b>	4321 = 0111, Cout = 0	<b>2)</b>	4321 = 1111, Cout = 1	<b>3)</b>	4321 = 1011, Cout = 1	<b>4)</b>	4321 = 1100, Cout = 1	3	<br><br>
7	full adder is obtained by combining of          half adders	<br><b>1)</b>	1	<b>2)</b>	3	<b>3)</b>	4	<b>4)</b>	2	4	<br><br>
8	first full adder cout is given to next full adder cin is called---------	<br><b>1)</b>	ripple carry adder	<b>2)</b>	look ahead adder	<b>3)</b>	Parallel adder/subtractor	<b>4)</b>	none of the above	1	<br><br>
9	In combinational logic circuit consist n input variables and it has howmany output variables	<br><b>1)</b>	2n	<b>2)</b>	m	<b>3)</b>	2m	<b>4)</b>	n1	2	<br><br>
10	full subtractor difference expression same as	<br><b>1)</b>	full adder sum	<b>2)</b>	full adder carry	<b>3)</b>	half  adder sum	<b>4)</b>	none of the above	1	<br><br>
11	How many 3-line-to-8-line decoders are required for a 1-of-32 decoder?	<br><b>1)</b>	1	<b>2)</b>	2	<b>3)</b>	4	<b>4)</b>	8	3	<br><br>
12	How many 1-of-16 decoders are required for decoding a 7-bit binary number?	<br><b>1)</b>	5	<b>2)</b>	6	<b>3)</b>	7	<b>4)</b>	8	4	<br><br>
13	A decoder can be used as a demultiplexer by                 .	<br><b>1)</b>	tying all enable pins LOW	<b>2)</b>	tying all data-select lines LOW	<b>3)</b>	tying all data-select lines HIGH	<b>4)</b>	"using the input lines for data selection
and an enable line for data input"	4	<br><br>
14	A certain BCD-to-decimal decoder has active-HIGH inputs and active-LOW outputs. Which output goes LOW when the inputs are 1001?	<br><b>1)</b>	0	<b>2)</b>	3	<b>3)</b>	9	<b>4)</b>	None. All outputs are HIGH.	3	<br><br>
15	What is a multiplexer?	<br><b>1)</b>	"It is a type of decoder which
decodes several inputs and gives one output"	<b>2)</b>	A multiplexer is a device which converts many signals into one	<b>3)</b>	It takes one input and results into many output	<b>4)</b>	It is a type of encoder which decodes several inputs and gives one output	2	<br><br>
16	Which combinational circuit is renowned for selecting a single input from multiple inputs & directing the binary information to output line?	<br><b>1)</b>	Data Selector	<b>2)</b>	Data distributor	<b>3)</b>	Both data selector and data distributor	<b>4)</b>	DeMultiplexer	1	<br><br>
17	It is possible for an enable or strobe input to undergo an expansion of two or more MUX ICs to the digital multiplexer with the proficiency of large number of	<br><b>1)</b>	Inputs	<b>2)</b>	Outputs	<b>3)</b>	Selection lines	<b>4)</b>	Enable lines	1	<br><br>
18	Which is the major functioning responsibility of the multiplexing combinational circuit?	<br><b>1)</b>	Decoding the binary information	<b>2)</b>	Generation of all minterms in an output function with OR-gate	<b>3)</b>	"Generation of selected path between multiple sources and a single
destination"	<b>4)</b>	Encoding of binary information	3	<br><br>
19	What is the function of an enable input on a multiplexer chip?	<br><b>1)</b>	To apply Vcc	<b>2)</b>	To connect ground	<b>3)</b>	To active the entire chip	<b>4)</b>	To active one half of the chip	3	<br><br>
20	One multiplexer can take the place of	<br><b>1)</b>	Several SSI logic gates	<b>2)</b>	Combinational logic circuits	<b>3)</b>	Several Ex-NOR gates	<b>4)</b>	"Several SSI logic gates or combinational
logic circuits"	4	<br><br>
21	A digital multiplexer is a combinational circuit that selects	<br><b>1)</b>	"One digital information from several sources and transmits the
selected one"	<b>2)</b>	Many digital information and convert them into one	<b>3)</b>	Many decimal inputs and transmits the selected information	<b>4)</b>	Many decimal outputs and accepts the selected information	1	<br><br>
22	In a multiplexer, the selection of a particular input line is controlled by	<br><b>1)</b>	Data controller	<b>2)</b>	Selected lines	<b>3)</b>	Logic gates	<b>4)</b>	Both data controller and selected lines	2	<br><br>
23	A basic multiplexer principle can be demonstrated through the use of a	<br><b>1)</b>	Single-pole relay	<b>2)</b>	DPDT switch	<b>3)</b>	Rotary switch	<b>4)</b>	Linear stepper	3	<br><br>
24	The enable input is also known as	<br><b>1)</b>	Select input	<b>2)</b>	Decoded input	<b>3)</b>	strobe	<b>4)</b>	Sink	3	<br><br>
25	The word demultiplex means	<br><b>1)</b>	One into many	<b>2)</b>	Many into one	<b>3)</b>	Distributor	<b>4)</b>	One into many as well as Distributor	4	<br><br>
26	Most demultiplexers facilitate which type of conversion?	<br><b>1)</b>	Decimal-to-hexadecimal	<b>2)</b>	Single input, multiple outputs	<b>3)</b>	AC to DC	<b>4)</b>	Odd parity to even parity	2	<br><br>
27	In 1-to-4 multiplexer, if C1 = 1 & C2 = 1, then the output will be	<br><b>1)</b>	Y0	<b>2)</b>	Y1	<b>3)</b>	Y2	<b>4)</b>	Y3	4	<br><br>
28	Which IC is used for the implementation of 1-to-16 DEMUX?	<br><b>1)</b>	IC 74154	<b>2)</b>	IC 74155	<b>3)</b>	IC 74139	<b>4)</b>	IC 74138	1	<br><br>
29	How is an encoder different from a decoder?	<br><b>1)</b>	"The output of an encoder is a
binary code for 1-of-N input"	<b>2)</b>	"The output of a decoder is a binary
code for 1-of-N input"	<b>3)</b>	"The output of an encoder is a binary
code for N-of-1 output"	<b>4)</b>	"The output of a decoder is a binary code
for N-of-1 output"	1	<br><br>
30	How many outputs would two 8-line-to-3-line encoders, expanded to a 16-line-to-4-line encoder, have?	<br><b>1)</b>	3	<b>2)</b>	4	<b>3)</b>	5	<b>4)</b>	6	2	<br><br>
31	A circuit that can convert one of ten numerical keys pressed on a keyboard to BCD is a                  .	<br><b>1)</b>	priority encoder	<b>2)</b>	decoder	<b>3)</b>	multiplexer	<b>4)</b>	demultiplexer	1	<br><br>
32	Can an encoder be called as multiplexer?	<br><b>1)</b>	No	<b>2)</b>	Yes	<b>3)</b>	Sometimes	<b>4)</b>	Never	2	<br><br>
33	If two inputs are active on a priority encoder, which will be coded on the output?	<br><b>1)</b>	The higher value	<b>2)</b>	The lower value	<b>3)</b>	Neither of the inputs	<b>4)</b>	Both of the inputs	1	<br><br>
34	How many outputs are present in a BCD decoder?	<br><b>1)</b>	4	<b>2)</b>	5	<b>3)</b>	15	<b>4)</b>	10	4	<br><br>
35	Which digital system translates coded characters into a more useful form?	<br><b>1)</b>	Encoder	<b>2)</b>	Display	<b>3)</b>	Counter	<b>4)</b>	Decoder	4	<br><br>
36	What control signals may be necessary to operate a 1-line-to-16 line decoder?	<br><b>1)</b>	Flasher circuit control signal	<b>2)</b>	A LOW on all gate enable inputs	<b>3)</b>	Input from a hexadecimal counter	<b>4)</b>	A HIGH on all gate enable circuits	2	<br><br>
37	How many inputs are required for a 1-of-10 BCD decoder?	<br><b>1)</b>	4	<b>2)</b>	8	<b>3)</b>	10	<b>4)</b>	2	1	<br><br>
38	A BCD decoder will have how many rows in its truth table?	<br><b>1)</b>	10	<b>2)</b>	9	<b>3)</b>	8	<b>4)</b>	3	1	<br><br>
39	How many possible outputs would a decoder have with a 6-bit binary input?	<br><b>1)</b>	32	<b>2)</b>	64	<b>3)</b>	128	<b>4)</b>	16	3	<br><br>
40	How many data select lines are required for selecting eight inputs?	<br><b>1)</b>	1	<b>2)</b>	2	<b>3)</b>	3	<b>4)</b>	4	3	<br><br>
41	How can the active condition (HIGH or LOW) or the decoder output be determined from the logic symbol?	<br><b>1)</b>	A bubble indicates active-HIGH	<b>2)</b>	A bubble indicates active-LOW	<b>3)</b>	A triangle indicates active-HIGH	<b>4)</b>	A triangle indicates active-LOW	2	<br><br>
42	All the comparisons made by comparator is done using	<br><b>1)</b>	1 circuit	<b>2)</b>	2 circuits	<b>3)</b>	3 circuits	<b>4)</b>	4 circuits	1	<br><br>
43	One that is not the outcome of magnitude comparator is	<br><b>1)</b>	a > b	<b>2)</b>	a – b	<b>3)</b>	a < b	<b>4)</b>	a = b	2	<br><br>
44	If two numbers are not equal then binary variable will be	<br><b>1)</b>	0	<b>2)</b>	1	<b>3)</b>	A	<b>4)</b>	B	1	<br><br>
45	How many inputs are required for a digital comparator?	<br><b>1)</b>	1	<b>2)</b>	2	<b>3)</b>	3	<b>4)</b>	4	1	<br><br>
46	In a comparator, if we get input as A>B then the output will be	<br><b>1)</b>	1	<b>2)</b>	0	<b>3)</b>	A	<b>4)</b>	B	1	<br><br>
47	Which one is a basic comparator?	<br><b>1)</b>	XOR	<b>2)</b>	XNOR	<b>3)</b>	AND	<b>4)</b>	NAND	1	<br><br>
48	Comparators are used in	<br><b>1)</b>	Memory	<b>2)</b>	CPU	<b>3)</b>	Motherboard	<b>4)</b>	Hard drive	2	<br><br>
49	A circuit that compares two numbers and determine their magnitude is called	<br><b>1)</b>	Height comparator	<b>2)</b>	Size comparator	<b>3)</b>	Comparator	<b>4)</b>	Magnitude comparator	4	<br><br>
50	A procedure that specifies finite set of steps is called	<br><b>1)</b>	Algorithm	<b>2)</b>	Flow chart	<b>3)</b>	Chart	<b>4)</b>	Venn diagram	1	<br><br>
51	How many types of digital comparators are?	<br><b>1)</b>	1	<b>2)</b>	2	<b>3)</b>	3	<b>4)</b>	4	2	<br><br>
52	An identify comparator is defined as a digital comparator which has	<br><b>1)</b>	Only one output terminal	<b>2)</b>	Two output terminals	<b>3)</b>	Three output terminals	<b>4)</b>	No output terminal	1	<br><br>
53	A magnitude comparator is defined as a digital comparator which has	<br><b>1)</b>	Only one output terminal	<b>2)</b>	Two output terminals	<b>3)</b>	Three output terminals	<b>4)</b>	No output terminal	3	<br><br>
54	The purpose of a Digital Comparator is	<br><b>1)</b>	"To convert analog input into
digital"	<b>2)</b>	To create different outputs	<b>3)</b>	To add a set of different numbers	<b>4)</b>	"To compare a set of variables or
unknown numbers"	4	<br><br>
55	All logic operations can be obtained by means of	<br><b>1)</b>	AND and NAND operations	<b>2)</b>	OR and NOR operations	<b>3)</b>	OR and NOT operations	<b>4)</b>	NAND and NOR operations	4	<br><br>
56	If the two numbers are unsigned, the bit conditions of interest are the              carry and a possible            result.	<br><b>1)</b>	input, zero	<b>2)</b>	Output, one	<b>3)</b>	Input, one	<b>4)</b>	Output, zero	4	<br><br>
57	If the two numbers include a sign bit in the highest order position, the bit conditions of interest are the sign of the result, a zero indication and	<br><b>1)</b>	An underflow condition	<b>2)</b>	A neutral condition	<b>3)</b>	An overflow condition	<b>4)</b>	One indication	3	<br><br>
58	In BCD to 7-segment deoders we are using	<br><b>1)</b>	cathode	<b>2)</b>	anode	<b>3)</b>	both a&b	<b>4)</b>	none of the above	3	<br><br>
59	code translator is called	<br><b>1)</b>	decoder	<b>2)</b>	encoder	<b>3)</b>	mux	<b>4)</b>	demux	1	<br><br>
60	Data selector is called	<br><b>1)</b>	decoder	<b>2)</b>	encoder	<b>3)</b>	mux	<b>4)</b>	demux	3	<br><br>
61	Data distributor is called	<br><b>1)</b>	decoder	<b>2)</b>	encoder	<b>3)</b>	mux	<b>4)</b>	demux	4	<br><br>
62	In priority encoder i/p having       take precedence	<br><b>1)</b>	highest priority	<b>2)</b>	lowest priority	<b>3)</b>	zeros	<b>4)</b>	ones	1	<br><br>
63	Mux is also called as	<br><b>1)</b>	data switch	<b>2)</b>	Data distributor	<b>3)</b>	data indetermine	<b>4)</b>	data priority	1	<br><br>
64	The binary numbers A = 1100 and B = 1001 are applied to the inputs of a comparator. What are the output levels?	<br><b>1)</b>	A > B = 1, A < B = 0, A < B = 1	<b>2)</b>	A > B = 0, A < B = 1, A = B = 0	<b>3)</b>	A > B = 1, A < B = 0, A = B = 0	<b>4)</b>	A > B = 0, A < B = 1, A = B = 1	3	<br><br>
65	Which gate is best used as a basic comparator?	<br><b>1)</b>	NOR	<b>2)</b>	OR	<b>3)</b>	Exclusive-OR	<b>4)</b>	AND	3	<br><br>
66	BCD adder can be constructed with 3 IC packages each of	<br><b>1)</b>	2 bits	<b>2)</b>	3 bits	<b>3)</b>	4 bits	<b>4)</b>	5 bits	3	<br><br>
67	The output sum of two decimal digits can be represented in	<br><b>1)</b>	Gray Code	<b>2)</b>	Excess-3	<b>3)</b>	BCD	<b>4)</b>	Hexadecimal	3	<br><br>
68	The addition of two decimal digits in BCD can be done through	<br><b>1)</b>	BCD adder	<b>2)</b>	Full adder	<b>3)</b>	Ripple carry adder	<b>4)</b>	Carry look ahead	1	<br><br>
69	3 bits full adder contains	<br><b>1)</b>	3 combinational inputs	<b>2)</b>	4 combinational inputs	<b>3)</b>	6 combinational inputs	<b>4)</b>	8 combinational inputs	4	<br><br>
70	Complement of F’ gives back	<br><b>1)</b>	f	<b>2)</b>	fff	<b>3)</b>	ffffff	<b>4)</b>	fff'fff	1	<br><br>
71	Decimal digit in BCD can be represented by	<br><b>1)</b>	1 input line	<b>2)</b>	2 input line	<b>3)</b>	3 input line	<b>4)</b>	4 input line	4	<br><br>
72	The number of logic gates and the way of their interconnections can be classified as	<br><b>1)</b>	Logical network	<b>2)</b>	System network	<b>3)</b>	Circuit network	<b>4)</b>	Gate network	1	<br><br>
73	The number of logic gates and the way of their interconnections can be classified as                          	<br><b>1)</b>	Logical network	<b>2)</b>	System network	<b>3)</b>	Circuit network	<b>4)</b>	Gate network	1	<br><br>
74	The output of the sequential circuit depends upon                    	<br><b>1)</b>	Present input	<b>2)</b>	Past input	<b>3)</b>	Present input and previous output	<b>4)</b>	None of the above	3	<br><br>
75	The flip flop is a                device	<br><b>1)</b>	Unstable	<b>2)</b>	Bi-stable	<b>3)</b>	Both a and b	<b>4)</b>	None of the above	2	<br><br>
76	                   are the applications of flip flop	<br><b>1)</b>	Registers	<b>2)</b>	Counters	<b>3)</b>	Storage devices	<b>4)</b>	All of the above	4	<br><br>
77	How many inputs does the RS latch have?	<br><b>1)</b>	1	<b>2)</b>	2	<b>3)</b>	3	<b>4)</b>	4	2	<br><br>
78	What is the standard form of S-R flip flop?	<br><b>1)</b>	Set Reset	<b>2)</b>	Simple-Reset	<b>3)</b>	Single-Reset	<b>4)</b>	None of the above	1	<br><br>
79	When the set is enabled in S-R flip flop then the output will be                      	<br><b>1)</b>	Set	<b>2)</b>	Reset	<b>3)</b>	No change	<b>4)</b>	Indeterminate	1	<br><br>
80	When the set is disabled and reset is enabled in S-R flip flop then the output will be                      	<br><b>1)</b>	Set	<b>2)</b>	Reset	<b>3)</b>	No change	<b>4)</b>	Indeterminate	2	<br><br>
81	When both set and reset are disabled in S-R flip flop then the output will be                      	<br><b>1)</b>	Set	<b>2)</b>	Reset	<b>3)</b>	No change	<b>4)</b>	Indeterminate	3	<br><br>
82	When both set and reset are enabled in S-R flip flop then the output will be                      	<br><b>1)</b>	Set	<b>2)</b>	Reset	<b>3)</b>	No change	<b>4)</b>	Indeterminate	4	<br><br>
83	An invalid condition in the operation of an active-HIGH input S-R latch occurs when                  .	<br><b>1)</b>	"HIGHs are applied
simultaneously to both inputs S and R"	<b>2)</b>	LOWs are applied simultaneously to both inputs S and R	<b>3)</b>	a LOW is applied to the S input while a HIGH is applied to the R input	<b>4)</b>	a HIGH is applied to the S input while a LOW is applied to the R input	1	<br><br>
84	On a positive edge-triggered S-R flip-flop, the outputs reflect the input condition when	<br><b>1)</b>	the clock pulse is LOW	<b>2)</b>	the clock pulse is HIGH	<b>3)</b>	"the clock pulse transitions from LOW
to HIGH"	<b>4)</b>	"the clock pulse transitions from HIGH
to LOW"	3	<br><br>
85	If an active-HIGH S-R latch has a 0 on the S input and a 1 on the R input and then the R input goes to 0, the latch will be                 .	<br><b>1)</b>	SET	<b>2)</b>	RESET	<b>3)</b>	clear	<b>4)</b>	invalid	2	<br><br>
86	Why are the S and R inputs of a gated flip-flop said to be synchronous?	<br><b>1)</b>	They must occur with the gate.	<b>2)</b>	"They occur independent of the
gate."	<b>3)</b>	neither a nor b	<b>4)</b>	both of the above	1	<br><br>
87	Gated S-R flip-flops are called asynchronous because the output responds immediately to input changes.	<br><b>1)</b>	TRUE	<b>2)</b>	FALSE	<b>3)</b>	true/flase	<b>4)</b>	none of the above	2	<br><br>
88	One example of the use of an S-R flip-flop is as a(n):	<br><b>1)</b>	racer	<b>2)</b>	astable oscillator	<b>3)</b>	binary storage register	<b>4)</b>	transition pulse generator	3	<br><br>
89	What is one disadvantage of an S-R flip-flop?	<br><b>1)</b>	It has no enable input.	<b>2)</b>	It has an invalid state.	<b>3)</b>	It has no clock input.	<b>4)</b>	It has only a single output.	2	<br><br>
90	What is the hold condition of a flip-flop?	<br><b>1)</b>	both S  and R  inputs activated	<b>2)</b>	no active S  or R  input	<b>3)</b>	only S  is active	<b>4)</b>	only R  is active	2	<br><br>
91	With regard to a D latch,                  .	<br><b>1)</b>	"the Q output follows the D input
when EN is LOW"	<b>2)</b>	"the Q output is opposite the D input
when EN is LOW"	<b>3)</b>	"the Q output follows the D input
when EN is HIGH"	<b>4)</b>	"the Q output is HIGH regardless of
EN's input state"	3	<br><br>
92	Which of the following is correct for a D latch?	<br><b>1)</b>	The output toggles if one of the inputs is held HIGH.	<b>2)</b>	"Q  output follows the
input D  when the enable is HIGH."	<b>3)</b>	Only one of the inputs can be HIGH at a time.	<b>4)</b>	The output complement follows the input when enabled.	2	<br><br>
93	A D flip-flop can be constructed from an              flip-flop.	<br><b>1)</b>	S-R	<b>2)</b>	J-K	<b>3)</b>	T	<b>4)</b>	S-K	1	<br><br>
94	In D flip-flop, if clock input is HIGH & D=1, then output is                        	<br><b>1)</b>	0	<b>2)</b>	1	<b>3)</b>	Forbidden	<b>4)</b>	Toggle	1	<br><br>
95	A D flip-flop utilizing a PGT clock is  the CLEAR state. Which of the following input actions will cause it to change states?	<br><b>1)</b>	CLK = NGT, D = 0	<b>2)</b>	CLK = PGT, D = 0	<b>3)</b>	CLOCK NGT, D = 1	<b>4)</b>	CLOCK PGT, D = 1	4	<br><br>
96	The characteristic equation of D-flip-flop implies that                        	<br><b>1)</b>	"The next state is dependent on
previous state"	<b>2)</b>	"The next state is dependent on
present state"	<b>3)</b>	"The next state is independent of
previous state"	<b>4)</b>	"The next state is independent of present
state"	4	<br><br>
97	The D flip-flop has              output/outputs	<br><b>1)</b>	1	<b>2)</b>	2	<b>3)</b>	3	<b>4)</b>	4	2	<br><br>
98	Which of the following is correct for a gated D flip-flop?	<br><b>1)</b>	"The output toggles if one of the
inputs is held HIGH."	<b>2)</b>	"Only one of the inputs can be
HIGH at a time."	<b>3)</b>	"The output complement follows the
input when enabled."	<b>4)</b>	"Q  output follows the input D  when the
enable is HIGH."	4	<br><br>
99	When is a flip-flop said to be transparent?	<br><b>1)</b>	"when the Q  output is opposite
the input"	<b>2)</b>	"when the Q  output follows the
input"	<b>3)</b>	"when you can see through the IC
packaging"	<b>4)</b>	none of the above	2	<br><br>
100	Which statement BEST describes the operation of a negative-edge-triggered D flip-flop?	<br><b>1)</b>	"The logic level at the D input is transferred to Q on NGT
of CLK."	<b>2)</b>	"The Q output is ALWAYS identical to the CLK input if
the D input is HIGH."	<b>3)</b>	The Q output is ALWAYS identical to the D input when CLK = PGT.	<b>4)</b>	The Q output is ALWAYS identical to the D input.	1	<br><br>
101	Which of the following describes the operation of a positive edge-triggered D flip-flop?	<br><b>1)</b>	If both inputs are HIGH, the output will toggle.	<b>2)</b>	The output will follow the input on the leading edge of the clock.	<b>3)</b>	When both inputs are LOW, an invalid state exists.	<b>4)</b>	"The input is toggled into the flip-flop on the leading edge of the clock and is passed to the output on the trailing edge
of the clock."	2	<br><br>
102	A D flip-flop utilizing a PGT clock is in the CLEAR state. Which of the following input actions will cause it to change states?	<br><b>1)</b>	CLK  = NGT, D  = 0	<b>2)</b>	CLK  = PGT, D  = 0	<b>3)</b>	CLOCK NGT, D  = 1	<b>4)</b>	CLOCK PGT, D  = 1	4	<br><br>
103	A positive edge-triggered D flip-flop will store a 1 when                  .	<br><b>1)</b>	"the D input is HIGH and the clock transitions from HIGH to
LOW"	<b>2)</b>	the D input is HIGH and the clock transitions from LOW to HIGH	<b>3)</b>	the D input is HIGH and the clock is LOW	<b>4)</b>	the D input is HIGH and the clock is HIGH	2	<br><br>
104	In which flip flop the present input will be the next output?	<br><b>1)</b>	S-R	<b>2)</b>	J-K	<b>3)</b>	D	<b>4)</b>	T	3	<br><br>
105	The set-reset flip flops constructed by cross-coupling of              gates	<br><b>1)</b>	AND or NAND	<b>2)</b>	NAND or NOR	<b>3)</b>	XNOR or NOR	<b>4)</b>	None of the above	2	<br><br>
106	When the clock input is low in a D flip flop then the output of the D flip flop is                	<br><b>1)</b>	High	<b>2)</b>	Low	<b>3)</b>	No effect	<b>4)</b>	None of the above	3	<br><br>
107	When the clock input is high and D input is high then the output of a D flip flop will be                	<br><b>1)</b>	High	<b>2)</b>	Low	<b>3)</b>	No effect	<b>4)</b>	None of the above	1	<br><br>
108	How many NAND gates does the D flip flop circuit consists of?	<br><b>1)</b>	2	<b>2)</b>	3	<b>3)</b>	4	<b>4)</b>	5	4	<br><br>
109	What is the standard form of D flip flop?	<br><b>1)</b>	Data	<b>2)</b>	Deterministic	<b>3)</b>	Delay	<b>4)</b>	None of the above	3	<br><br>
110	When reset is high and set is low in a NAND D-latch table then the output will be                      	<br><b>1)</b>	No change	<b>2)</b>	High	<b>3)</b>	Low	<b>4)</b>	Invalid	3	<br><br>
111	When reset is low and set is high in a NAND D-latch table then the output will be                      	<br><b>1)</b>	No change	<b>2)</b>	High	<b>3)</b>	Low	<b>4)</b>	Invalid	2	<br><br>
112	In SR to JK flip flop conversion which one is an available flip flop?	<br><b>1)</b>	SR	<b>2)</b>	JK	<b>3)</b>	T	<b>4)</b>	Both SR and JK	1	<br><br>
113	In SR to JK flip flop conversion which one is a required flip flop?	<br><b>1)</b>	SR	<b>2)</b>	JK	<b>3)</b>	T	<b>4)</b>	Both SR and JK	2	<br><br>
114	When toggle condition occurs in JK flip flop?	<br><b>1)</b>	J=1, K=1	<b>2)</b>	J=0, K=0	<b>3)</b>	J=1, K=0	<b>4)</b>	J=0, K=1	1	<br><br>
115	The no-change conditions occur when                  in JK flip flop	<br><b>1)</b>	J=1, K=2	<b>2)</b>	J=0, K=1	<b>3)</b>	J=1, K=1	<b>4)</b>	J=0, K=2	2	<br><br>
116	The flip flop requires                    	<br><b>1)</b>	More number of gates	<b>2)</b>	More power	<b>3)</b>	Both a and b	<b>4)</b>	None of the above	3	<br><br>
117	How is a J-K flip-flop made to toggle?	<br><b>1)</b>	J = 0, K = 0	<b>2)</b>	J = 1, K = 0	<b>3)</b>	J = 0, K = 1	<b>4)</b>	J = 1, K = 1	4	<br><br>
118	What is the significance of the J and K terminals on the J-K flip-flop?	<br><b>1)</b>	There is no known significance in their designations.	<b>2)</b>	"The J  represents ""jump,"" which is how the Q  output reacts whenever the clock goes high and the J  input
is also HIGH."	<b>3)</b>	The letters were chosen in honor of Jack Kilby, the inventory of the integrated circuit.	<b>4)</b>	All of the other letters of the alphabet are already in use.	3	<br><br>
119	What does the triangle on the clock input of a J-K flip-flop mean?	<br><b>1)</b>	level enabled	<b>2)</b>	edge-triggered	<b>3)</b>	both A and B	<b>4)</b>	none of the above	2	<br><br>
120	A J-K flip-flop is in a "no change" condition when                 .	<br><b>1)</b>	J = 1, K = 1	<b>2)</b>	J = 1, K = 0	<b>3)</b>	J = 0, K = 1	<b>4)</b>	J = 0, K = 0	4	<br><br>
121	On a J-K flip-flop, when is the flip-flop in a hold condition?	<br><b>1)</b>	J  = 0, K  = 0	<b>2)</b>	J  = 1, K  = 0	<b>3)</b>	J  = 0, K  = 1	<b>4)</b>	J  = 1, K  = 1	1	<br><br>
122	On a master-slave flip-flop, when is the master enabled?	<br><b>1)</b>	when the gate is LOW	<b>2)</b>	when the gate is HIGH	<b>3)</b>	both of the above	<b>4)</b>	neither of the above	2	<br><br>
123	Master-slave J-K flip-flops are called pulse-triggered or level-triggered devices because input data is read during the entire time the clock pulse is at a LOW level.	<br><b>1)</b>	TRUE	<b>2)</b>	FALSE	<b>3)</b>	neither true nor false	<b>4)</b>	none of the above	2	<br><br>
124	A correct output is achieved from a master-slave J-K flip-flop only if its inputs are stable while the:	<br><b>1)</b>	clock is LOW	<b>2)</b>	slave is transferring	<b>3)</b>	flip-flop is reset	<b>4)</b>	clock is HIGH	4	<br><br>
125	The toggle condition in a master-slave J-K flip-flop means that Q and Q'  will switch to their                  state(s) at the                 .	<br><b>1)</b>	opposite, active clock edge	<b>2)</b>	inverted, positive clock edge	<b>3)</b>	quiescent, negative clock edge	<b>4)</b>	reset, synchronous clock edge	1	<br><br>
126	When the clock input is low in a T flip flop then the output of the T flip flop is                	<br><b>1)</b>	High	<b>2)</b>	Low	<b>3)</b>	No effect	<b>4)</b>	None of the above	3	<br><br>
127	When the clock input is high and T input is high then the output of a T flip flop will be                	<br><b>1)</b>	High	<b>2)</b>	Low	<b>3)</b>	No effect	<b>4)</b>	Toggle	4	<br><br>
128	What is the standard form of T flip flop?	<br><b>1)</b>	Tata	<b>2)</b>	Toggle	<b>3)</b>	Trigger	<b>4)</b>	None of the above	2	<br><br>
129	In SR to JK flip flop conversion which one is an available flip flop?	<br><b>1)</b>	SR	<b>2)</b>	JK	<b>3)</b>	T	<b>4)</b>	Both SR and JK	1	<br><br>
130	The clear input is used to make output              	<br><b>1)</b>	Q=1	<b>2)</b>	Q=0	<b>3)</b>	Invalid	<b>4)</b>	No change	2	<br><br>
131	When preset=0, clear=1 then the output will be                  	<br><b>1)</b>	One	<b>2)</b>	Zero	<b>3)</b>	Not used	<b>4)</b>	FF operation	1	<br><br>
132	When preset=1, clear=0 then the output will be                  	<br><b>1)</b>	One	<b>2)</b>	Zero	<b>3)</b>	Not used	<b>4)</b>	FF operation	2	<br><br>
133	The J-K flip flops has                        memory	<br><b>1)</b>	Temporary	<b>2)</b>	Random	<b>3)</b>	Non random	<b>4)</b>	True	4	<br><br>
134	The preset input is used to make output              	<br><b>1)</b>	Q=1	<b>2)</b>	Q=0	<b>3)</b>	Invalid	<b>4)</b>	No change	1	<br><br>
135	The term synchronous means                          	<br><b>1)</b>	The output changes state only when any of the input is triggered	<b>2)</b>	The output changes state only when the clock input is triggered	<b>3)</b>	The output changes state only when the input is reversed	<b>4)</b>	The output changes state only when the input follows it	2	<br><br>
136	The S-R, J-K and D inputs are called                          	<br><b>1)</b>	Asynchronous inputs	<b>2)</b>	Synchronous inputs	<b>3)</b>	Bidirectional inputs	<b>4)</b>	Unidirectional inputs	2	<br><br>
137	Asynchronous Inputs	<br><b>1)</b>	Preset	<b>2)</b>	Clear	<b>3)</b>	Preset and Clear	<b>4)</b>	None of the above	3	<br><br>
138	Synchronous counters are                  than the ripple counters.	<br><b>1)</b>	faster	<b>2)</b>	slower	<b>3)</b>	greater	<b>4)</b>	none	1	<br><br>
139	Ring counter is a simplest example of	<br><b>1)</b>	shift register	<b>2)</b>	bidirectional register	<b>3)</b>	modulous counter	<b>4)</b>	feedback counter	3	<br><br>
140	A Johnson counter, constructed with N flip-flops, has how many unique states?	<br><b>1)</b>	N	<b>2)</b>	2N	<b>3)</b>	2N	<b>4)</b>	N2	2	<br><br>
141	A type of shift register in which the Q or Q output of one stage is not connected to the input of the next stage is                 .	<br><b>1)</b>	parallel in/serial out	<b>2)</b>	serial in/parallel out	<b>3)</b>	serial in/serial out	<b>4)</b>	parallel in/parallel out	3	<br><br>
142	A type of shift register that requires access to the Q outputs of all stages is                 .	<br><b>1)</b>	parallel in/serial out	<b>2)</b>	serial in/parallel out	<b>3)</b>	serial in/serial out	<b>4)</b>	a bidirectional shift register	2	<br><br>
143	Shifting a binary number to the left by one position is equivalent to                 .	<br><b>1)</b>	multiplying by two	<b>2)</b>	multiplying by four	<b>3)</b>	dividing by two	<b>4)</b>	dividing by four	3	<br><br>
144	Assume a 4-bit Johnson counter is initially cleared. After the first clock pulse the output is 0001. After the next clock pulse the output will be                  .	<br><b>1)</b>	11	<b>2)</b>	10	<b>3)</b>	1000	<b>4)</b>	110	2	<br><br>
145	Edge-triggered flip-flops must have:	<br><b>1)</b>	very fast response times.	<b>2)</b>	"at least two inputs to handle rising
and falling edges."	<b>3)</b>	a pulse transition detector.	<b>4)</b>	"active-LOW inputs and complemented
outputs."	3	<br><br>
146	As a general rule for stable flip-flop triggering, the clock pulse rise and fall times must be:	<br><b>1)</b>	very long.	<b>2)</b>	very short	<b>3)</b>	at a maximum value to enable the input control signals to stabilize.	<b>4)</b>	"of no consequence as long as the levels are within the determinate range of
value."	2	<br><br>
147	A positive edge-triggered D flip-flop will store a 1 when                  .	<br><b>1)</b>	"the D input is HIGH and the
clock transitions from HIGH to LOW"	<b>2)</b>	the D input is HIGH and the clock transitions from LOW to HIGH	<b>3)</b>	the D input is HIGH and the clock is LOW	<b>4)</b>	the D input is HIGH and the clock is HIGH	2	<br><br>
148	To operate correctly, starting a ring shift counter requires:	<br><b>1)</b>	clearing all the flip-flops	<b>2)</b>	"presetting one flip-flop and clearing
all others"	<b>3)</b>	"clearing one flip-flop and presetting all
others"	<b>4)</b>	presetting all the flip-flops	4	<br><br>
149	In a 6-bit Johnson counter sequence there are a total of how many states, or bit patterns?	<br><b>1)</b>	2	<b>2)</b>	6	<b>3)</b>	12	<b>4)</b>	24	3	<br><br>
150	A modulus-12 ring counter requires a minimum of                 .	<br><b>1)</b>	10 flip-flops	<b>2)</b>	12 flip-flops	<b>3)</b>	6 flip-flops	<b>4)</b>	2 flip-flops	2	<br><br>
151	Ring shift and Johnson counters are	<br><b>1)</b>	synchronous counters	<b>2)</b>	aynchronous counters	<b>3)</b>	true binary counters	<b>4)</b>	synchronous and true binary counters	2	<br><br>
152	In a 4-bit Johnson counter sequence there are a total of how many states, or bit patterns?	<br><b>1)</b>	1	<b>2)</b>	2	<b>3)</b>	4	<b>4)</b>	8	3	<br><br>
153	Fastest operating shift register is:	<br><b>1)</b>	PIPO	<b>2)</b>	SIPO	<b>3)</b>	PISO	<b>4)</b>	SISO	2	<br><br>
154	Slowest operating shift register is:	<br><b>1)</b>	PIPO	<b>2)</b>	SIPO	<b>3)</b>	PISO	<b>4)</b>	SISO	3	<br><br>
155	Counters are used to count the:	<br><b>1)</b>	"NUMBER OF CLOCK
PULSES"	<b>2)</b>	NUMBER OF GLITCHES	<b>3)</b>	NO.OF FLIPFLOPS	<b>4)</b>	NONE OF THE ABOVE	1	<br><br>
156	If an input is activated by a signal transition, it is                 .	<br><b>1)</b>	edge-triggered	<b>2)</b>	toggle triggered	<b>3)</b>	clock triggered	<b>4)</b>	noise triggered	1	<br><br>
157	What type of register would have a complete binary number shifted in one bit at a time and have all the stored bits shifted out one at a time?	<br><b>1)</b>	parallel-in, parallel-out	<b>2)</b>	parallel-in, serial-out	<b>3)</b>	serial-in, parallel-out	<b>4)</b>	serial-in, serial-out	2	<br><br>
158	To serially shift a nibble (four bits) of data into a shift register, there must be                  .	<br><b>1)</b>	one clock pulse	<b>2)</b>	four clock pulses	<b>3)</b>	eight clock pulses	<b>4)</b>	one clock pulse for each 1 in the data	1	<br><br>
159	Asynchronous inputs will cause the flip-flop to respond immediately with regard to the clock input.	<br><b>1)</b>	true	<b>2)</b>	FALSE	<b>3)</b>	true/false	<b>4)</b>	none of the above	2	<br><br>
160	Two J-K flip-flops with their J-K inputs tied HIGH are cascaded to be used as counters. After four input clock pulses, the binary count is                 .	<br><b>1)</b>	0	<b>2)</b>	11	<b>3)</b>	1	<b>4)</b>	10	1	<br><br>
161	Latches constructed with NOR and NAND gates tend to remain in the latched condition due to which configuration feature?	<br><b>1)</b>	cross coupling	<b>2)</b>	gate impedance	<b>3)</b>	low input voltages	<b>4)</b>	asynchronous operation	1	<br><br>
162	group of flipflops is called	<br><b>1)</b>	counter	<b>2)</b>	register	<b>3)</b>	latches	<b>4)</b>	decoder	2	<br><br>
163	one bit storage device is	<br><b>1)</b>	latch/flipflop	<b>2)</b>	encoder	<b>3)</b>	decoder	<b>4)</b>	mux/demux	1	<br><br>
164	problem faced by ripple counter another name is	<br><b>1)</b>	buffer	<b>2)</b>	glitched	<b>3)</b>	decade	<b>4)</b>	binary	2	<br><br>
165	What are the three output conditions of a three-state buffer?	<br><b>1)</b>	HIGH, LOW, float	<b>2)</b>	1, 0, float	<b>3)</b>	neither of the above	<b>4)</b>	both of the above	1	<br><br>
166	What is a shift register that will accept a parallel input, or a bidirectional serial load and internal shift features, called?	<br><b>1)</b>	tristate	<b>2)</b>	end around	<b>3)</b>	universal	<b>4)</b>	Conversion	2	<br><br>
167	A bidirectional 4-bit shift register is storing the nibble 1101. Its  input is HIGH. The nibble 1011 is waiting to be entered on the serial data-input line. After three clock pulses, the shift register is storing                 .	<br><b>1)</b>	1101	<b>2)</b>	111	<b>3)</b>	1	<b>4)</b>	1110	3	<br><br>
168	Assume that a 4-bit serial in/serial out shift register is initially clear. We wish to store the nibble 1100. What will be the 4-bit pattern after the second clock pulse? (Right-most bit first.)	<br><b>1)</b>	1100	<b>2)</b>	11	<b>3)</b>	0	<b>4)</b>	1111	4	<br><br>
169	A serial in/parallel out, 4-bit shift register initially contains all 1s. The data nibble 0111 is waiting to enter. After four clock pulses, the register contains                  .	<br><b>1)</b>	0	<b>2)</b>	1111	<b>3)</b>	111	<b>4)</b>	1000	2	<br><br>
170	The bit sequence 10011100 is serially entered (right-most bit first) into an 8-bit parallel out shift register that is initially clear. What are the Q outputs after four clock pulses?	<br><b>1)</b>	10011100	<b>2)</b>	11000000	<b>3)</b>	1100	<b>4)</b>	11110000	3	<br><br>
171	A 4-bit shift register that receives 4 bits of parallel data will shift to the                  by                  position(s) for each clock pulse	<br><b>1)</b>	right, one	<b>2)</b>	right, two	<b>3)</b>	left, one	<b>4)</b>	left, three	4	<br><br>
172	What is the difference between a ring shift counter and a Johnson shift counter?	<br><b>1)</b>	There is no difference.	<b>2)</b>	A ring is faster.	<b>3)</b>	The feedback is reversed.	<b>4)</b>	The Johnson is faster	1	<br><br>
173	In a parallel in/parallel out shift register, D0 = 1, D1 = 1, D2 = 1, and D3 = 0. After three clock pulses, the data outputs are                  .	<br><b>1)</b>	1110	<b>2)</b>	1	<b>3)</b>	1100	<b>4)</b>	1000	3	<br><br>
174	The group of bits 10110111 is serially shifted (right-most bit first) into an 8-bit parallel output shift register with an initial state 11110000. After two clock pulses, the register contains                  	<br><b>1)</b>	10111000	<b>2)</b>	10110111	<b>3)</b>	11110000	<b>4)</b>	11111100	2	<br><br>
175	Which is not characteristic of a shift register?	<br><b>1)</b>	Serial in/parallel in	<b>2)</b>	Serial in/parallel out	<b>3)</b>	Parallel in/serial out	<b>4)</b>	Parallel in/parallel out	1	<br><br>
176	Signal in synchronous counter is given as input simultaneously to individual flip-flop.	<br><b>1)</b>	Reset	<b>2)</b>	Clock	<b>3)</b>	Gnd	<b>4)</b>	None of the above	2	<br><br>
177	Which of the following disadvantages a synchronous counter over comes?	<br><b>1)</b>	Ripple effect	<b>2)</b>	Propagation delay	<b>3)</b>	Minimizes operating frequency	<b>4)</b>	All the above	4	<br><br>
178	Which of the following are the components of a 3-bit synchronous counter?	<br><b>1)</b>	J-K flip-flops	<b>2)</b>	AND gates	<b>3)</b>	OR gates	<b>4)</b>	Both a and b	4	<br><br>
179	Which of the following are the flip flops types used for designing synchronous counter?	<br><b>1)</b>	T	<b>2)</b>	D	<b>3)</b>	JK	<b>4)</b>	All the above	4	<br><br>
180	Which of the following are the disadvantages of synchronous counter?	<br><b>1)</b>	Additional logic requirement	<b>2)</b>	Does not work with clock input	<b>3)</b>	Complex design	<b>4)</b>	All the above	3	<br><br>
181	Which of the following are the applications of a synchronous counter?	<br><b>1)</b>	Motor RPM counter	<b>2)</b>	digital watches	<b>3)</b>	Rotary Shaft Encoders	<b>4)</b>	All the above	4	<br><br>
182	In which of the form does the output of a binary counter is represented in?	<br><b>1)</b>	Binary	<b>2)</b>	Binary coded decimal	<b>3)</b>	Hexadecimal	<b>4)</b>	Both a and b	4	<br><br>
183	Each clock pulse either        the number in a counter?	<br><b>1)</b>	Increases	<b>2)</b>	Decreases	<b>3)</b>	Zero	<b>4)</b>	Both a and b	4	<br><br>
184	A 4-bit synchronous counter starts from          ?	<br><b>1)</b>	0000	<b>2)</b>	0101	<b>3)</b>	1111	<b>4)</b>	None of the above	1	<br><br>
185	Which of the following is the stop bit of synchronous counter?	<br><b>1)</b>	0000	<b>2)</b>	0101	<b>3)</b>	1111	<b>4)</b>	None of the above	3	<br><br>
186	The number of states in a decates counter are          	<br><b>1)</b>	4	<b>2)</b>	8	<b>3)</b>	10	<b>4)</b>	16	3	<br><br>
187	A counter circuit is usually constructed of                          	<br><b>1)</b>	A number of latches connected in cascade form	<b>2)</b>	A number of NAND gates connected in cascade form	<b>3)</b>	A number of flip-flops connected in cascade	<b>4)</b>	A number of NOR gates connected in cascade form	3	<br><br>
188	What is the maximum possible range of bit-count specifically in n-bit binary counter consisting of ‘n’ number of flip-flops?	<br><b>1)</b>	0 to 2n	<b>2)</b>	0 to 2n + 1	<b>3)</b>	0 to 2n – 1	<b>4)</b>	0 to 2n+1/2	3	<br><br>
189	A decimal counter has              states.	<br><b>1)</b>	5	<b>2)</b>	10	<b>3)</b>	15	<b>4)</b>	20	2	<br><br>
190	BCD counter is also known as                          	<br><b>1)</b>	Parallel counter	<b>2)</b>	Decade counter	<b>3)</b>	Synchronous counter	<b>4)</b>	VLSI counter	2	<br><br>
191	The parallel outputs of a counter circuit represent the                            	<br><b>1)</b>	Parallel data word	<b>2)</b>	Clock frequency	<b>3)</b>	Counter modulus	<b>4)</b>	Clock count	4	<br><br>
192	Modulus refers to                          	<br><b>1)</b>	A method used to fabricate decade counter units	<b>2)</b>	"The modulus of elasticity, or the ability of a circuit to be stretched from
one mode to another"	<b>3)</b>	An input on a counter that is used to set the counter state, such as UP/DOWN	<b>4)</b>	The maximum number of states in a counter sequence	4	<br><br>
193	Which counters are often used whenever pulses are to be counted and the results displayed in decimal?	<br><b>1)</b>	Synchronous	<b>2)</b>	Bean	<b>3)</b>	Decade	<b>4)</b>	BCD	4	<br><br>
194	High speed counter is                          	<br><b>1)</b>	Ring counter	<b>2)</b>	Ripple counter	<b>3)</b>	Synchronous counter	<b>4)</b>	Asynchronous counter	3	<br><br>
195	What is the preset condition for a ring shift counter?	<br><b>1)</b>	All FFs set to 1	<b>2)</b>	All FFs cleared to 0	<b>3)</b>	A single 0, the rest 1	<b>4)</b>	A single 1, the rest 0	4	<br><br>
196	A shift register that will accept a parallel input or a bidirectional serial load and internal shift features is called as?	<br><b>1)</b>	Tristate	<b>2)</b>	End around	<b>3)</b>	Universal	<b>4)</b>	Conversion	3	<br><br>
197	A stepper motor that rotates in steps can be operated by the parallel ouput of	<br><b>1)</b>	Ring Counter	<b>2)</b>	Twisted Ring Counter	<b>3)</b>	Johnson Counter	<b>4)</b>	Ripple Counter	1	<br><br>
198	A 10-bir Ring Counter has           number of states	<br><b>1)</b>	6	<b>2)</b>	10	<b>3)</b>	8	<b>4)</b>	12	2	<br><br>
199	What type flip-flops are used to design Ring Counter	<br><b>1)</b>	JK flip-flop	<b>2)</b>	D Flip-Flop	<b>3)</b>	SR Flip-Flop	<b>4)</b>	T Flip-Flop	2	<br><br>
200	The relation between number of states and and number of Flip-Flops in ring Counter if nis number of Flip-Flops and N is number of States	<br><b>1)</b>	n=N	<b>2)</b>	n=2N	<b>3)</b>	n=N2	<b>4)</b>	None of the above	1	<br><br>

</blockquote>

</body>
</html>

