```
module decade_counter (
    input wire clk,
    input wire reset,
    input wire slowena,
    output reg [3:0] count
);
    
    always @(posedge clk) begin
        if (reset) begin
            count <= 4'b0000; // Reset to 0 on reset signal
        end else if (slowena) begin
            if (count == 4'b1001) begin
                count <= 4'b0000; // Reset to 0 after reaching 9
            end else begin
                count <= count + 1; // Increment count
            end
        end
    end

endmodule
```