Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date             : Tue Jan  9 14:24:07 2024
| Host             : LAPTOP-H1858A6E running 64-bit major release  (build 9200)
| Command          : report_power -file MIPI_DDR3_HDMI_top_power_routed.rpt -pb MIPI_DDR3_HDMI_top_power_summary_routed.pb -rpx MIPI_DDR3_HDMI_top_power_routed.rpx
| Design           : MIPI_DDR3_HDMI_top
| Device           : xc7a75tfgg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.291        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.184        |
| Device Static (W)        | 0.106        |
| Effective TJA (C/W)      | 2.7          |
| Max Ambient (C)          | 81.5         |
| Junction Temperature (C) | 28.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.050 |       33 |       --- |             --- |
| Slice Logic              |     0.016 |    20138 |       --- |             --- |
|   LUT as Logic           |     0.014 |     7022 |     47200 |           14.88 |
|   Register               |    <0.001 |     8814 |     94400 |            9.34 |
|   CARRY4                 |    <0.001 |      311 |     15850 |            1.96 |
|   LUT as Distributed RAM |    <0.001 |      416 |     19000 |            2.19 |
|   LUT as Shift Register  |    <0.001 |      325 |     19000 |            1.71 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   F7/F8 Muxes            |    <0.001 |       92 |     63400 |            0.15 |
|   Others                 |     0.000 |      689 |       --- |             --- |
|   BUFR                   |     0.000 |        1 |       120 |            0.83 |
| Signals                  |     0.019 |    15479 |       --- |             --- |
| Block RAM                |     0.014 |     20.5 |       105 |           19.52 |
| MMCM                     |     0.306 |        3 |         6 |           50.00 |
| PLL                      |     0.092 |        1 |         6 |           16.67 |
| I/O                      |     0.460 |       67 |       285 |           23.51 |
| PHASER                   |     0.224 |       20 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.106 |          |           |                 |
| Total                    |     1.291 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.177 |       0.159 |      0.017 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.395 |       0.377 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.051 |       0.047 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.130 |       0.126 |      0.004 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                      | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| I_Top_Sys_Clk                                                                                                                                             | I_Top_Sys_Clk                                                                                                                                                                                               |            20.0 |
| clk_100MHZ_clk_wiz_0                                                                                                                                      | PLL_0/inst/clk_100MHZ_clk_wiz_0                                                                                                                                                                             |            10.0 |
| clk_200MHZ_clk_wiz_0                                                                                                                                      | PLL_0/inst/clk_200MHZ_clk_wiz_0                                                                                                                                                                             |             5.0 |
| clk_50MHZ_clk_wiz_0                                                                                                                                       | PLL_0/inst/clk_50MHZ_clk_wiz_0                                                                                                                                                                              |            20.0 |
| clk_5xPIXEL_clk_wiz_1                                                                                                                                     | PLL_1/inst/clk_5xPIXEL_clk_wiz_1                                                                                                                                                                            |             2.7 |
| clk_PIXEL_clk_wiz_1                                                                                                                                       | PLL_1/inst/clk_PIXEL_clk_wiz_1                                                                                                                                                                              |            13.5 |
| clk_pll_i                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                         |            10.0 |
| clkfbout_clk_wiz_0                                                                                                                                        | PLL_0/inst/clkfbout_clk_wiz_0                                                                                                                                                                               |            20.0 |
| clkfbout_clk_wiz_1                                                                                                                                        | PLL_1/inst/clkfbout_clk_wiz_1                                                                                                                                                                               |            50.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TCK                                                                                                                                           |            33.0 |
| freq_refclk                                                                                                                                               | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                       |             1.3 |
| iserdes_clkdiv                                                                                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv            |            10.0 |
| iserdes_clkdiv_1                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv            |            10.0 |
| mem_refclk                                                                                                                                                | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                        |             2.5 |
| oserdes_clk                                                                                                                                               | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk               |             2.5 |
| oserdes_clk_1                                                                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk               |             2.5 |
| oserdes_clk_2                                                                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk               |             2.5 |
| oserdes_clk_3                                                                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk               |             2.5 |
| oserdes_clk_4                                                                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk               |             2.5 |
| oserdes_clk_5                                                                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk               |             2.5 |
| oserdes_clkdiv                                                                                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv            |             5.0 |
| oserdes_clkdiv_1                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv            |             5.0 |
| oserdes_clkdiv_2                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv            |            10.0 |
| oserdes_clkdiv_3                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv            |            10.0 |
| oserdes_clkdiv_4                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv            |            10.0 |
| oserdes_clkdiv_5                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv            |            10.0 |
| pll_clk3_out                                                                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                      |            10.0 |
| pll_clkfbout                                                                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                      |             5.0 |
| sync_pulse                                                                                                                                                | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                        |            40.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in_0 |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in_0 |             2.5 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------+-----------+
| Name                             | Power (W) |
+----------------------------------+-----------+
| MIPI_DDR3_HDMI_top               |     1.184 |
|   DMA_Custom                     |     0.026 |
|     ila_0                        |     0.023 |
|       inst                       |     0.023 |
|   PLL_0                          |     0.107 |
|     inst                         |     0.107 |
|   PLL_1                          |     0.106 |
|     inst                         |     0.106 |
|   dbg_hub                        |     0.003 |
|     inst                         |     0.003 |
|       BSCANID.u_xsdbm_id         |     0.003 |
|   u_Hdmi_top                     |     0.141 |
|     u_Post_Raw2Rgb               |     0.003 |
|       your_instance_name         |     0.002 |
|   u_Mipi_top                     |     0.009 |
|     Mipi_dphy_rx_Inst0           |     0.008 |
|   u_mig_7series_0                |     0.762 |
|     u_mig_7series_0_mig          |     0.759 |
|       temp_mon_enabled.u_tempmon |     0.006 |
|       u_ddr3_infrastructure      |     0.188 |
|       u_memc_ui_top_axi          |     0.564 |
|   wdata_rdata_fifo               |     0.005 |
|     rdata_fifo                   |     0.002 |
|       U0                         |     0.002 |
|     wdata_fifo                   |     0.003 |
|       U0                         |     0.003 |
+----------------------------------+-----------+


