
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {/media/aditikh22/HP USB20FD/CS220/Lab3_1/blink/pa.fromHdl.tcl}
# create_project -name blink -dir "/media/aditikh22/HP USB20FD/CS220/Lab3_1/blink/planAhead_run_1" -part xc3s500efg320-4
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2708.730 ; gain = 15.008
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "blink.ucf" [current_fileset -constrset]
Adding file '/media/aditikh22/HP USB20FD/CS220/Lab3_1/blink/blink.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {blink.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top blink $srcset
# add_files [list {blink.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s500efg320-4
Using Verific elaboration
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "/media/aditikh22/HP USB20FD/CS220/Lab3_1/blink/blink.v" into library work
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
INFO: [Common 17-344] 'open_rtl_design' was cancelled
INFO: [Common 17-344] 'source' was cancelled
update_compile_order -fileset sim_1
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Jan 31 15:23:39 2024...
INFO: [Common 17-83] Releasing license: PlanAhead
