#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Fri Jun  9 12:07:38 2017
# Process ID: 10000
# Current directory: C:/Users/rhino/Desktop/Piano_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7868 C:\Users\rhino\Desktop\Piano_Project\Piano_Project.xpr
# Log file: C:/Users/rhino/Desktop/Piano_Project/vivado.log
# Journal file: C:/Users/rhino/Desktop/Piano_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/rhino/Desktop/Piano_Project/Piano_Project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 794.906 ; gain = 107.750
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Piano_Final' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rhino/Desktop/Piano_Project/Piano_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Piano_Final_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/Octave_State_Machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Octave_State_Machine
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/Piano_Final.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Piano_Final
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rhino/Desktop/Piano_Project/Piano_Project.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto ac7437cffea245608806282d5816b28c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Piano_Final_behav xil_defaultlib.Piano_Final -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Octave_State_Machine [octave_state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.piano_final
Built simulation snapshot Piano_Final_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/rhino/Desktop/Piano_Project/Piano_Project.sim/sim_1/behav/xsim.dir/Piano_Final_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/rhino/Desktop/Piano_Project/Piano_Project.sim/sim_1/behav/xsim.dir/Piano_Final_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jun  9 12:15:58 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Jun  9 12:15:58 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rhino/Desktop/Piano_Project/Piano_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Piano_Final_behav -key {Behavioral:sim_1:Functional:Piano_Final} -tclbatch {Piano_Final.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source Piano_Final.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100 ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Piano_Final_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100 ms
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 800.293 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Piano_Final' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rhino/Desktop/Piano_Project/Piano_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Piano_Final_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/Octave_State_Machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Octave_State_Machine
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/Piano_Final.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Piano_Final
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rhino/Desktop/Piano_Project/Piano_Project.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto ac7437cffea245608806282d5816b28c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Piano_Final_behav xil_defaultlib.Piano_Final -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Octave_State_Machine [octave_state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.piano_final
Built simulation snapshot Piano_Final_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 832.293 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Piano_Final/oct_up} -radix hex {0 0ns}
add_force {/Piano_Final/oct_down} -radix hex {0 0ns}
add_force {/Piano_Final/clk_100MHz} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/Piano_Final/Octave_in} -radix bin {1 0ns}
run 100 ms
run: Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 832.293 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Piano_Final' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rhino/Desktop/Piano_Project/Piano_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Piano_Final_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/Octave_State_Machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Octave_State_Machine
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/Piano_Final.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Piano_Final
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rhino/Desktop/Piano_Project/Piano_Project.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto ac7437cffea245608806282d5816b28c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Piano_Final_behav xil_defaultlib.Piano_Final -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Octave_State_Machine [octave_state_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.piano_final
Built simulation snapshot Piano_Final_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 832.293 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Piano_Final/oct_up} -radix hex {0 0ns}
add_force {/Piano_Final/oct_down} -radix hex {0 0ns}
add_force {/Piano_Final/clk_100MHz} -radix hex {0 0ns} {1 500ps} -repeat_every 1000ps
add_force {/Piano_Final/clk_100MHz} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/Piano_Final/Octave_in} -radix hex {1 0ns}
run 100 ms
run: Time (s): cpu = 00:00:51 ; elapsed = 00:00:50 . Memory (MB): peak = 832.293 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/synth_1

launch_runs synth_1 -jobs 2
[Fri Jun  9 12:27:58 2017] Launched synth_1...
Run output will be captured here: C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Jun  9 12:28:49 2017] Launched impl_1...
Run output will be captured here: C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/synth_1

launch_runs synth_1 -jobs 2
[Fri Jun  9 12:30:24 2017] Launched synth_1...
Run output will be captured here: C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Jun  9 12:31:33 2017] Launched impl_1...
Run output will be captured here: C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/synth_1

launch_runs synth_1 -jobs 2
[Fri Jun  9 13:08:36 2017] Launched synth_1...
Run output will be captured here: C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Jun  9 13:09:35 2017] Launched impl_1...
Run output will be captured here: C:/Users/rhino/Desktop/Piano_Project/Piano_Project.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun  9 13:29:25 2017...
