<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\impl\gwsynthesis\gng.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\tang_nano_9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\HP\Documents\Github\fpga_gng\gng_neorv32_accelerator\gng_gowin_project\src\tang_nano_9k.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Dec 22 01:06:55 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>6114</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>6024</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk_i</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk_i </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_i</td>
<td>27.000(MHz)</td>
<td>32.390(MHz)</td>
<td>17</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>6.164</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_16_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>30.473</td>
</tr>
<tr>
<td>2</td>
<td>6.360</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_0_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>30.277</td>
</tr>
<tr>
<td>3</td>
<td>6.414</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_6_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>30.223</td>
</tr>
<tr>
<td>4</td>
<td>6.626</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s1_1_s3/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>30.011</td>
</tr>
<tr>
<td>5</td>
<td>6.626</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s1_4_s3/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>30.011</td>
</tr>
<tr>
<td>6</td>
<td>6.735</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_19_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.902</td>
</tr>
<tr>
<td>7</td>
<td>6.793</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_1_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.844</td>
</tr>
<tr>
<td>8</td>
<td>6.793</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_4_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.844</td>
</tr>
<tr>
<td>9</td>
<td>6.793</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_0_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.844</td>
</tr>
<tr>
<td>10</td>
<td>6.793</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_7_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.844</td>
</tr>
<tr>
<td>11</td>
<td>6.802</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_4_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.835</td>
</tr>
<tr>
<td>12</td>
<td>7.003</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_2_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.634</td>
</tr>
<tr>
<td>13</td>
<td>7.003</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_5_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.634</td>
</tr>
<tr>
<td>14</td>
<td>7.003</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_15_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.634</td>
</tr>
<tr>
<td>15</td>
<td>7.003</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_1_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.634</td>
</tr>
<tr>
<td>16</td>
<td>7.012</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_5_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.625</td>
</tr>
<tr>
<td>17</td>
<td>7.062</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_2_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.575</td>
</tr>
<tr>
<td>18</td>
<td>7.129</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_11_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.508</td>
</tr>
<tr>
<td>19</td>
<td>7.241</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_2_s3/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.396</td>
</tr>
<tr>
<td>20</td>
<td>7.264</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_7_s3/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.373</td>
</tr>
<tr>
<td>21</td>
<td>7.264</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_13_s3/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.373</td>
</tr>
<tr>
<td>22</td>
<td>7.291</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_12_s3/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.346</td>
</tr>
<tr>
<td>23</td>
<td>7.376</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_17_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.261</td>
</tr>
<tr>
<td>24</td>
<td>7.392</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_20_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.245</td>
</tr>
<tr>
<td>25</td>
<td>7.476</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_8_s3/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.161</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.408</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/dbus_req_o.data_0_s0/Q</td>
<td>neorv32_inst/memory_system.neorv32_dmem_enabled.neorv32_dmem_inst/dmem_ram_gen[0].ram_inst/spram_spram_0_0_s/DI[0]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>2</td>
<td>0.438</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/dbus_req_o.data_1_s0/Q</td>
<td>neorv32_inst/memory_system.neorv32_dmem_enabled.neorv32_dmem_inst/dmem_ram_gen[0].ram_inst/spram_spram_0_0_s/DI[1]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.598</td>
</tr>
<tr>
<td>3</td>
<td>0.580</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/w_pnt_0_s5/Q</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/ipb_ipb_0_4_s/WAD[0]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.592</td>
</tr>
<tr>
<td>4</td>
<td>0.673</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/dbus_req_o.data_2_s0/Q</td>
<td>neorv32_inst/memory_system.neorv32_dmem_enabled.neorv32_dmem_inst/dmem_ram_gen[0].ram_inst/spram_spram_0_0_s/DI[2]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.833</td>
</tr>
<tr>
<td>5</td>
<td>0.675</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/dbus_req_o.data_3_s0/Q</td>
<td>neorv32_inst/memory_system.neorv32_dmem_enabled.neorv32_dmem_inst/dmem_ram_gen[0].ram_inst/spram_spram_0_0_s/DI[3]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.835</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/w_pnt_0_s4/Q</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/w_pnt_0_s4/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_0_s2/Q</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_0_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_2_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_2_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_3_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_3_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_5_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_5_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_54_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_54_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_11_s3/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_11_s3/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_19_s3/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_19_s3/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s1_5_s3/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s1_5_s3/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_0_s24/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_0_s24/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_1_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_1_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_2_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_2_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_3_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_3_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_6_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_6_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_15_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_15_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_19_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_19_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_20_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_20_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_0_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_0_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_1_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_1_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_2_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_2_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>32.217</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_24_s0/PRESET</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>2</td>
<td>32.217</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_31_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>3</td>
<td>32.217</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_0_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>4</td>
<td>32.217</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_1_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>5</td>
<td>32.217</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_2_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>6</td>
<td>32.217</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_3_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>7</td>
<td>32.217</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_4_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>8</td>
<td>32.217</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_5_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>9</td>
<td>32.217</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_6_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>10</td>
<td>32.217</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_7_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>11</td>
<td>32.217</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_8_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>12</td>
<td>32.217</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_9_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>13</td>
<td>32.217</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_10_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>14</td>
<td>32.217</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_11_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>15</td>
<td>32.217</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_12_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>16</td>
<td>32.217</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_13_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>17</td>
<td>32.217</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_14_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>18</td>
<td>32.217</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_15_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>19</td>
<td>32.217</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_16_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>20</td>
<td>32.217</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_17_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>21</td>
<td>32.217</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_18_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>22</td>
<td>32.217</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_19_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>23</td>
<td>32.217</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_20_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>24</td>
<td>32.217</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_21_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.776</td>
</tr>
<tr>
<td>25</td>
<td>32.217</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_22_s0/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.776</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.884</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>2</td>
<td>1.884</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_0_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>3</td>
<td>1.884</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_1_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>4</td>
<td>1.884</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_2_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>5</td>
<td>1.884</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_0_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>6</td>
<td>1.884</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_1_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>7</td>
<td>1.884</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_2_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>8</td>
<td>1.884</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_0_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>9</td>
<td>1.884</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_1_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>10</td>
<td>1.884</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_2_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>11</td>
<td>1.884</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_3_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>12</td>
<td>1.884</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_4_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>13</td>
<td>1.884</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_5_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>14</td>
<td>1.884</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_6_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>15</td>
<td>1.884</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_7_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>16</td>
<td>1.884</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_8_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>17</td>
<td>1.884</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_9_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>18</td>
<td>1.884</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_10_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>19</td>
<td>1.884</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_11_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>20</td>
<td>1.884</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_12_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>21</td>
<td>1.884</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_13_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>22</td>
<td>1.884</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_14_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>23</td>
<td>1.884</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_15_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>24</td>
<td>1.884</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_16_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>25</td>
<td>1.884</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_17_s1/CLEAR</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>uflash_inst/state_14_s0</td>
</tr>
<tr>
<td>2</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>uflash_inst/state_12_s0</td>
</tr>
<tr>
<td>3</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>uflash_inst/se_s2</td>
</tr>
<tr>
<td>4</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>uflash_inst/cycle_count_19_s1</td>
</tr>
<tr>
<td>5</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>uflash_inst/cycle_count_3_s1</td>
</tr>
<tr>
<td>6</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/cnt_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/immediate_17_s0</td>
</tr>
<tr>
<td>8</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.ra_7_s0</td>
</tr>
<tr>
<td>9</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_7_s0</td>
</tr>
<tr>
<td>10</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/host_rsp_o.data_6_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R26C46[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>7.243</td>
<td>4.453</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C40</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/RAD[3]</td>
</tr>
<tr>
<td>7.503</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>8.791</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.890</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/F</td>
</tr>
<tr>
<td>9.896</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/I2</td>
</tr>
<tr>
<td>10.928</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/F</td>
</tr>
<tr>
<td>12.233</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/I1</td>
</tr>
<tr>
<td>12.783</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/COUT</td>
</tr>
<tr>
<td>12.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/CIN</td>
</tr>
<tr>
<td>12.840</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/COUT</td>
</tr>
<tr>
<td>12.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/CIN</td>
</tr>
<tr>
<td>12.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/COUT</td>
</tr>
<tr>
<td>12.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/CIN</td>
</tr>
<tr>
<td>12.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/COUT</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/CIN</td>
</tr>
<tr>
<td>13.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>13.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>13.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>13.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>13.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>13.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>13.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>13.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>13.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>13.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>13.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>13.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>13.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>13.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>13.916</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/SUM</td>
</tr>
<tr>
<td>16.663</td>
<td>2.747</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[11]</td>
</tr>
<tr>
<td>17.169</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[15]</td>
</tr>
<tr>
<td>17.972</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/I0</td>
</tr>
<tr>
<td>18.700</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/SUM</td>
</tr>
<tr>
<td>19.491</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/I0</td>
</tr>
<tr>
<td>20.590</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/F</td>
</tr>
<tr>
<td>21.395</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/I0</td>
</tr>
<tr>
<td>22.353</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/COUT</td>
</tr>
<tr>
<td>22.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/CIN</td>
</tr>
<tr>
<td>22.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/COUT</td>
</tr>
<tr>
<td>22.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/CIN</td>
</tr>
<tr>
<td>22.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/COUT</td>
</tr>
<tr>
<td>22.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/CIN</td>
</tr>
<tr>
<td>22.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/COUT</td>
</tr>
<tr>
<td>22.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/CIN</td>
</tr>
<tr>
<td>22.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/COUT</td>
</tr>
<tr>
<td>22.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/CIN</td>
</tr>
<tr>
<td>22.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/COUT</td>
</tr>
<tr>
<td>22.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/CIN</td>
</tr>
<tr>
<td>22.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/COUT</td>
</tr>
<tr>
<td>22.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/CIN</td>
</tr>
<tr>
<td>22.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/COUT</td>
</tr>
<tr>
<td>22.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/CIN</td>
</tr>
<tr>
<td>22.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/COUT</td>
</tr>
<tr>
<td>22.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/CIN</td>
</tr>
<tr>
<td>22.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/COUT</td>
</tr>
<tr>
<td>22.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/CIN</td>
</tr>
<tr>
<td>22.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/COUT</td>
</tr>
<tr>
<td>22.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/CIN</td>
</tr>
<tr>
<td>22.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/COUT</td>
</tr>
<tr>
<td>22.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/CIN</td>
</tr>
<tr>
<td>23.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/COUT</td>
</tr>
<tr>
<td>23.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/CIN</td>
</tr>
<tr>
<td>23.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/COUT</td>
</tr>
<tr>
<td>23.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/CIN</td>
</tr>
<tr>
<td>23.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/COUT</td>
</tr>
<tr>
<td>23.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/CIN</td>
</tr>
<tr>
<td>23.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/COUT</td>
</tr>
<tr>
<td>23.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/CIN</td>
</tr>
<tr>
<td>23.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/COUT</td>
</tr>
<tr>
<td>23.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/CIN</td>
</tr>
<tr>
<td>23.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/COUT</td>
</tr>
<tr>
<td>23.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/CIN</td>
</tr>
<tr>
<td>23.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/COUT</td>
</tr>
<tr>
<td>23.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/CIN</td>
</tr>
<tr>
<td>23.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/COUT</td>
</tr>
<tr>
<td>23.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/CIN</td>
</tr>
<tr>
<td>23.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/COUT</td>
</tr>
<tr>
<td>26.197</td>
<td>2.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s4/I1</td>
</tr>
<tr>
<td>27.223</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s4/F</td>
</tr>
<tr>
<td>27.642</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/I0</td>
</tr>
<tr>
<td>28.674</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R24C35[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/F</td>
</tr>
<tr>
<td>31.773</td>
<td>3.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n809_s0/I3</td>
</tr>
<tr>
<td>32.805</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n809_s0/F</td>
</tr>
<tr>
<td>32.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_16_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.594, 38.047%; route: 18.421, 60.449%; tC2Q: 0.458, 1.504%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.609</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R26C46[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>7.243</td>
<td>4.453</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C40</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/RAD[3]</td>
</tr>
<tr>
<td>7.503</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>8.791</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.890</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/F</td>
</tr>
<tr>
<td>9.896</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/I2</td>
</tr>
<tr>
<td>10.928</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/F</td>
</tr>
<tr>
<td>12.233</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/I1</td>
</tr>
<tr>
<td>12.783</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/COUT</td>
</tr>
<tr>
<td>12.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/CIN</td>
</tr>
<tr>
<td>12.840</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/COUT</td>
</tr>
<tr>
<td>12.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/CIN</td>
</tr>
<tr>
<td>12.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/COUT</td>
</tr>
<tr>
<td>12.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/CIN</td>
</tr>
<tr>
<td>12.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/COUT</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/CIN</td>
</tr>
<tr>
<td>13.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>13.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>13.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>13.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>13.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>13.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>13.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>13.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>13.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>13.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>13.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>13.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>13.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>13.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>13.916</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/SUM</td>
</tr>
<tr>
<td>16.663</td>
<td>2.747</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[11]</td>
</tr>
<tr>
<td>17.169</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[15]</td>
</tr>
<tr>
<td>17.972</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/I0</td>
</tr>
<tr>
<td>18.700</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/SUM</td>
</tr>
<tr>
<td>19.491</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/I0</td>
</tr>
<tr>
<td>20.590</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/F</td>
</tr>
<tr>
<td>21.395</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/I0</td>
</tr>
<tr>
<td>22.353</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/COUT</td>
</tr>
<tr>
<td>22.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/CIN</td>
</tr>
<tr>
<td>22.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/COUT</td>
</tr>
<tr>
<td>22.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/CIN</td>
</tr>
<tr>
<td>22.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/COUT</td>
</tr>
<tr>
<td>22.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/CIN</td>
</tr>
<tr>
<td>22.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/COUT</td>
</tr>
<tr>
<td>22.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/CIN</td>
</tr>
<tr>
<td>22.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/COUT</td>
</tr>
<tr>
<td>22.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/CIN</td>
</tr>
<tr>
<td>22.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/COUT</td>
</tr>
<tr>
<td>22.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/CIN</td>
</tr>
<tr>
<td>22.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/COUT</td>
</tr>
<tr>
<td>22.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/CIN</td>
</tr>
<tr>
<td>22.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/COUT</td>
</tr>
<tr>
<td>22.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/CIN</td>
</tr>
<tr>
<td>22.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/COUT</td>
</tr>
<tr>
<td>22.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/CIN</td>
</tr>
<tr>
<td>22.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/COUT</td>
</tr>
<tr>
<td>22.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/CIN</td>
</tr>
<tr>
<td>22.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/COUT</td>
</tr>
<tr>
<td>22.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/CIN</td>
</tr>
<tr>
<td>22.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/COUT</td>
</tr>
<tr>
<td>22.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/CIN</td>
</tr>
<tr>
<td>23.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/COUT</td>
</tr>
<tr>
<td>23.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/CIN</td>
</tr>
<tr>
<td>23.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/COUT</td>
</tr>
<tr>
<td>23.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/CIN</td>
</tr>
<tr>
<td>23.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/COUT</td>
</tr>
<tr>
<td>23.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/CIN</td>
</tr>
<tr>
<td>23.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/COUT</td>
</tr>
<tr>
<td>23.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/CIN</td>
</tr>
<tr>
<td>23.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/COUT</td>
</tr>
<tr>
<td>23.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/CIN</td>
</tr>
<tr>
<td>23.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/COUT</td>
</tr>
<tr>
<td>23.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/CIN</td>
</tr>
<tr>
<td>23.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/COUT</td>
</tr>
<tr>
<td>23.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/CIN</td>
</tr>
<tr>
<td>23.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/COUT</td>
</tr>
<tr>
<td>23.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/CIN</td>
</tr>
<tr>
<td>23.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/COUT</td>
</tr>
<tr>
<td>26.197</td>
<td>2.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s4/I1</td>
</tr>
<tr>
<td>27.223</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s4/F</td>
</tr>
<tr>
<td>27.642</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/I0</td>
</tr>
<tr>
<td>28.674</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R24C35[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/F</td>
</tr>
<tr>
<td>31.787</td>
<td>3.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n825_s0/I3</td>
</tr>
<tr>
<td>32.609</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n825_s0/F</td>
</tr>
<tr>
<td>32.609</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_0_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.384, 37.600%; route: 18.434, 60.886%; tC2Q: 0.458, 1.514%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.555</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R26C46[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>7.243</td>
<td>4.453</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C40</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/RAD[3]</td>
</tr>
<tr>
<td>7.503</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>8.791</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.890</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/F</td>
</tr>
<tr>
<td>9.896</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/I2</td>
</tr>
<tr>
<td>10.928</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/F</td>
</tr>
<tr>
<td>12.233</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/I1</td>
</tr>
<tr>
<td>12.783</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/COUT</td>
</tr>
<tr>
<td>12.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/CIN</td>
</tr>
<tr>
<td>12.840</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/COUT</td>
</tr>
<tr>
<td>12.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/CIN</td>
</tr>
<tr>
<td>12.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/COUT</td>
</tr>
<tr>
<td>12.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/CIN</td>
</tr>
<tr>
<td>12.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/COUT</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/CIN</td>
</tr>
<tr>
<td>13.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>13.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>13.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>13.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>13.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>13.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>13.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>13.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>13.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>13.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>13.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>13.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>13.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>13.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>13.916</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/SUM</td>
</tr>
<tr>
<td>16.663</td>
<td>2.747</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[11]</td>
</tr>
<tr>
<td>17.169</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[15]</td>
</tr>
<tr>
<td>17.972</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/I0</td>
</tr>
<tr>
<td>18.700</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/SUM</td>
</tr>
<tr>
<td>19.491</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/I0</td>
</tr>
<tr>
<td>20.590</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/F</td>
</tr>
<tr>
<td>21.395</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/I0</td>
</tr>
<tr>
<td>22.353</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/COUT</td>
</tr>
<tr>
<td>22.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/CIN</td>
</tr>
<tr>
<td>22.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/COUT</td>
</tr>
<tr>
<td>22.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/CIN</td>
</tr>
<tr>
<td>22.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/COUT</td>
</tr>
<tr>
<td>22.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/CIN</td>
</tr>
<tr>
<td>22.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/COUT</td>
</tr>
<tr>
<td>22.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/CIN</td>
</tr>
<tr>
<td>22.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/COUT</td>
</tr>
<tr>
<td>22.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/CIN</td>
</tr>
<tr>
<td>22.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/COUT</td>
</tr>
<tr>
<td>22.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/CIN</td>
</tr>
<tr>
<td>22.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/COUT</td>
</tr>
<tr>
<td>22.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/CIN</td>
</tr>
<tr>
<td>22.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/COUT</td>
</tr>
<tr>
<td>22.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/CIN</td>
</tr>
<tr>
<td>22.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/COUT</td>
</tr>
<tr>
<td>22.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/CIN</td>
</tr>
<tr>
<td>22.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/COUT</td>
</tr>
<tr>
<td>22.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/CIN</td>
</tr>
<tr>
<td>22.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/COUT</td>
</tr>
<tr>
<td>22.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/CIN</td>
</tr>
<tr>
<td>22.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/COUT</td>
</tr>
<tr>
<td>22.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/CIN</td>
</tr>
<tr>
<td>23.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/COUT</td>
</tr>
<tr>
<td>23.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/CIN</td>
</tr>
<tr>
<td>23.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/COUT</td>
</tr>
<tr>
<td>23.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/CIN</td>
</tr>
<tr>
<td>23.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/COUT</td>
</tr>
<tr>
<td>23.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/CIN</td>
</tr>
<tr>
<td>23.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/COUT</td>
</tr>
<tr>
<td>23.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/CIN</td>
</tr>
<tr>
<td>23.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/COUT</td>
</tr>
<tr>
<td>23.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/CIN</td>
</tr>
<tr>
<td>23.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/COUT</td>
</tr>
<tr>
<td>23.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/CIN</td>
</tr>
<tr>
<td>23.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/COUT</td>
</tr>
<tr>
<td>23.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/CIN</td>
</tr>
<tr>
<td>23.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/COUT</td>
</tr>
<tr>
<td>23.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/CIN</td>
</tr>
<tr>
<td>23.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/COUT</td>
</tr>
<tr>
<td>26.197</td>
<td>2.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s4/I1</td>
</tr>
<tr>
<td>27.223</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s4/F</td>
</tr>
<tr>
<td>27.642</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/I0</td>
</tr>
<tr>
<td>28.674</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R24C35[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/F</td>
</tr>
<tr>
<td>31.456</td>
<td>2.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n819_s0/I3</td>
</tr>
<tr>
<td>32.555</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n819_s0/F</td>
</tr>
<tr>
<td>32.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_6_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.661, 38.583%; route: 18.103, 59.900%; tC2Q: 0.458, 1.517%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s1_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R26C46[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>7.243</td>
<td>4.453</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C40</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/RAD[3]</td>
</tr>
<tr>
<td>7.503</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>8.791</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.890</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/F</td>
</tr>
<tr>
<td>9.896</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/I2</td>
</tr>
<tr>
<td>10.928</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/F</td>
</tr>
<tr>
<td>12.233</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/I1</td>
</tr>
<tr>
<td>12.783</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/COUT</td>
</tr>
<tr>
<td>12.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/CIN</td>
</tr>
<tr>
<td>12.840</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/COUT</td>
</tr>
<tr>
<td>12.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/CIN</td>
</tr>
<tr>
<td>12.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/COUT</td>
</tr>
<tr>
<td>12.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/CIN</td>
</tr>
<tr>
<td>12.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/COUT</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/CIN</td>
</tr>
<tr>
<td>13.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>13.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>13.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>13.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>13.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>13.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>13.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>13.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>13.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>13.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>13.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>13.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>13.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>13.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>13.916</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/SUM</td>
</tr>
<tr>
<td>16.663</td>
<td>2.747</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[11]</td>
</tr>
<tr>
<td>17.169</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[15]</td>
</tr>
<tr>
<td>17.972</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/I0</td>
</tr>
<tr>
<td>18.700</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/SUM</td>
</tr>
<tr>
<td>19.491</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/I0</td>
</tr>
<tr>
<td>20.590</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/F</td>
</tr>
<tr>
<td>21.395</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/I0</td>
</tr>
<tr>
<td>22.353</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/COUT</td>
</tr>
<tr>
<td>22.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/CIN</td>
</tr>
<tr>
<td>22.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/COUT</td>
</tr>
<tr>
<td>22.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/CIN</td>
</tr>
<tr>
<td>22.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/COUT</td>
</tr>
<tr>
<td>22.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/CIN</td>
</tr>
<tr>
<td>22.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/COUT</td>
</tr>
<tr>
<td>22.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/CIN</td>
</tr>
<tr>
<td>22.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/COUT</td>
</tr>
<tr>
<td>22.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/CIN</td>
</tr>
<tr>
<td>22.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/COUT</td>
</tr>
<tr>
<td>22.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/CIN</td>
</tr>
<tr>
<td>22.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/COUT</td>
</tr>
<tr>
<td>22.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/CIN</td>
</tr>
<tr>
<td>22.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/COUT</td>
</tr>
<tr>
<td>22.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/CIN</td>
</tr>
<tr>
<td>22.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/COUT</td>
</tr>
<tr>
<td>22.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/CIN</td>
</tr>
<tr>
<td>22.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/COUT</td>
</tr>
<tr>
<td>22.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/CIN</td>
</tr>
<tr>
<td>22.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/COUT</td>
</tr>
<tr>
<td>22.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/CIN</td>
</tr>
<tr>
<td>22.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/COUT</td>
</tr>
<tr>
<td>22.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/CIN</td>
</tr>
<tr>
<td>23.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/COUT</td>
</tr>
<tr>
<td>23.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/CIN</td>
</tr>
<tr>
<td>23.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/COUT</td>
</tr>
<tr>
<td>23.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/CIN</td>
</tr>
<tr>
<td>23.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/COUT</td>
</tr>
<tr>
<td>23.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/CIN</td>
</tr>
<tr>
<td>23.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/COUT</td>
</tr>
<tr>
<td>23.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/CIN</td>
</tr>
<tr>
<td>23.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/COUT</td>
</tr>
<tr>
<td>23.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/CIN</td>
</tr>
<tr>
<td>23.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/COUT</td>
</tr>
<tr>
<td>23.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/CIN</td>
</tr>
<tr>
<td>23.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/COUT</td>
</tr>
<tr>
<td>23.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/CIN</td>
</tr>
<tr>
<td>23.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/COUT</td>
</tr>
<tr>
<td>23.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/CIN</td>
</tr>
<tr>
<td>23.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/COUT</td>
</tr>
<tr>
<td>26.840</td>
<td>3.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s8/I2</td>
</tr>
<tr>
<td>27.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R24C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s8/F</td>
</tr>
<tr>
<td>31.521</td>
<td>3.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C45[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n95_s3/I3</td>
</tr>
<tr>
<td>32.343</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C45[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n95_s3/F</td>
</tr>
<tr>
<td>32.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C45[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s1_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s1_1_s3/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C45[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s1_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.425, 34.737%; route: 19.128, 63.735%; tC2Q: 0.458, 1.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s1_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R26C46[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>7.243</td>
<td>4.453</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C40</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/RAD[3]</td>
</tr>
<tr>
<td>7.503</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>8.791</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.890</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/F</td>
</tr>
<tr>
<td>9.896</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/I2</td>
</tr>
<tr>
<td>10.928</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/F</td>
</tr>
<tr>
<td>12.233</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/I1</td>
</tr>
<tr>
<td>12.783</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/COUT</td>
</tr>
<tr>
<td>12.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/CIN</td>
</tr>
<tr>
<td>12.840</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/COUT</td>
</tr>
<tr>
<td>12.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/CIN</td>
</tr>
<tr>
<td>12.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/COUT</td>
</tr>
<tr>
<td>12.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/CIN</td>
</tr>
<tr>
<td>12.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/COUT</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/CIN</td>
</tr>
<tr>
<td>13.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>13.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>13.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>13.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>13.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>13.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>13.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>13.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>13.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>13.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>13.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>13.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>13.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>13.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>13.916</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/SUM</td>
</tr>
<tr>
<td>16.663</td>
<td>2.747</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[11]</td>
</tr>
<tr>
<td>17.169</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[15]</td>
</tr>
<tr>
<td>17.972</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/I0</td>
</tr>
<tr>
<td>18.700</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/SUM</td>
</tr>
<tr>
<td>19.491</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/I0</td>
</tr>
<tr>
<td>20.590</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/F</td>
</tr>
<tr>
<td>21.395</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/I0</td>
</tr>
<tr>
<td>22.353</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/COUT</td>
</tr>
<tr>
<td>22.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/CIN</td>
</tr>
<tr>
<td>22.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/COUT</td>
</tr>
<tr>
<td>22.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/CIN</td>
</tr>
<tr>
<td>22.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/COUT</td>
</tr>
<tr>
<td>22.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/CIN</td>
</tr>
<tr>
<td>22.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/COUT</td>
</tr>
<tr>
<td>22.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/CIN</td>
</tr>
<tr>
<td>22.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/COUT</td>
</tr>
<tr>
<td>22.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/CIN</td>
</tr>
<tr>
<td>22.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/COUT</td>
</tr>
<tr>
<td>22.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/CIN</td>
</tr>
<tr>
<td>22.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/COUT</td>
</tr>
<tr>
<td>22.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/CIN</td>
</tr>
<tr>
<td>22.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/COUT</td>
</tr>
<tr>
<td>22.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/CIN</td>
</tr>
<tr>
<td>22.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/COUT</td>
</tr>
<tr>
<td>22.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/CIN</td>
</tr>
<tr>
<td>22.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/COUT</td>
</tr>
<tr>
<td>22.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/CIN</td>
</tr>
<tr>
<td>22.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/COUT</td>
</tr>
<tr>
<td>22.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/CIN</td>
</tr>
<tr>
<td>22.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/COUT</td>
</tr>
<tr>
<td>22.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/CIN</td>
</tr>
<tr>
<td>23.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/COUT</td>
</tr>
<tr>
<td>23.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/CIN</td>
</tr>
<tr>
<td>23.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/COUT</td>
</tr>
<tr>
<td>23.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/CIN</td>
</tr>
<tr>
<td>23.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/COUT</td>
</tr>
<tr>
<td>23.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/CIN</td>
</tr>
<tr>
<td>23.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/COUT</td>
</tr>
<tr>
<td>23.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/CIN</td>
</tr>
<tr>
<td>23.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/COUT</td>
</tr>
<tr>
<td>23.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/CIN</td>
</tr>
<tr>
<td>23.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/COUT</td>
</tr>
<tr>
<td>23.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/CIN</td>
</tr>
<tr>
<td>23.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/COUT</td>
</tr>
<tr>
<td>23.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/CIN</td>
</tr>
<tr>
<td>23.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/COUT</td>
</tr>
<tr>
<td>23.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/CIN</td>
</tr>
<tr>
<td>23.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/COUT</td>
</tr>
<tr>
<td>26.840</td>
<td>3.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s8/I2</td>
</tr>
<tr>
<td>27.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R24C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s8/F</td>
</tr>
<tr>
<td>31.521</td>
<td>3.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n92_s3/I3</td>
</tr>
<tr>
<td>32.343</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n92_s3/F</td>
</tr>
<tr>
<td>32.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C45[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s1_4_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s1_4_s3/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s1_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.425, 34.737%; route: 19.128, 63.735%; tC2Q: 0.458, 1.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.233</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R26C46[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>7.243</td>
<td>4.453</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C40</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/RAD[3]</td>
</tr>
<tr>
<td>7.503</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>8.791</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.890</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/F</td>
</tr>
<tr>
<td>9.896</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/I2</td>
</tr>
<tr>
<td>10.928</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/F</td>
</tr>
<tr>
<td>12.233</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/I1</td>
</tr>
<tr>
<td>12.783</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/COUT</td>
</tr>
<tr>
<td>12.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/CIN</td>
</tr>
<tr>
<td>12.840</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/COUT</td>
</tr>
<tr>
<td>12.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/CIN</td>
</tr>
<tr>
<td>12.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/COUT</td>
</tr>
<tr>
<td>12.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/CIN</td>
</tr>
<tr>
<td>12.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/COUT</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/CIN</td>
</tr>
<tr>
<td>13.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>13.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>13.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>13.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>13.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>13.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>13.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>13.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>13.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>13.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>13.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>13.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>13.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>13.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>13.916</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/SUM</td>
</tr>
<tr>
<td>16.663</td>
<td>2.747</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[11]</td>
</tr>
<tr>
<td>17.169</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[15]</td>
</tr>
<tr>
<td>17.972</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/I0</td>
</tr>
<tr>
<td>18.700</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/SUM</td>
</tr>
<tr>
<td>19.491</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/I0</td>
</tr>
<tr>
<td>20.590</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/F</td>
</tr>
<tr>
<td>21.395</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/I0</td>
</tr>
<tr>
<td>22.353</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/COUT</td>
</tr>
<tr>
<td>22.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/CIN</td>
</tr>
<tr>
<td>22.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/COUT</td>
</tr>
<tr>
<td>22.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/CIN</td>
</tr>
<tr>
<td>22.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/COUT</td>
</tr>
<tr>
<td>22.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/CIN</td>
</tr>
<tr>
<td>22.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/COUT</td>
</tr>
<tr>
<td>22.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/CIN</td>
</tr>
<tr>
<td>22.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/COUT</td>
</tr>
<tr>
<td>22.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/CIN</td>
</tr>
<tr>
<td>22.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/COUT</td>
</tr>
<tr>
<td>22.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/CIN</td>
</tr>
<tr>
<td>22.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/COUT</td>
</tr>
<tr>
<td>22.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/CIN</td>
</tr>
<tr>
<td>22.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/COUT</td>
</tr>
<tr>
<td>22.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/CIN</td>
</tr>
<tr>
<td>22.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/COUT</td>
</tr>
<tr>
<td>22.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/CIN</td>
</tr>
<tr>
<td>22.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/COUT</td>
</tr>
<tr>
<td>22.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/CIN</td>
</tr>
<tr>
<td>22.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/COUT</td>
</tr>
<tr>
<td>22.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/CIN</td>
</tr>
<tr>
<td>22.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/COUT</td>
</tr>
<tr>
<td>22.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/CIN</td>
</tr>
<tr>
<td>23.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/COUT</td>
</tr>
<tr>
<td>23.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/CIN</td>
</tr>
<tr>
<td>23.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/COUT</td>
</tr>
<tr>
<td>23.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/CIN</td>
</tr>
<tr>
<td>23.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/COUT</td>
</tr>
<tr>
<td>23.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/CIN</td>
</tr>
<tr>
<td>23.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/COUT</td>
</tr>
<tr>
<td>23.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/CIN</td>
</tr>
<tr>
<td>23.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/COUT</td>
</tr>
<tr>
<td>23.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/CIN</td>
</tr>
<tr>
<td>23.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/COUT</td>
</tr>
<tr>
<td>23.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/CIN</td>
</tr>
<tr>
<td>23.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/COUT</td>
</tr>
<tr>
<td>23.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/CIN</td>
</tr>
<tr>
<td>23.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/COUT</td>
</tr>
<tr>
<td>23.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/CIN</td>
</tr>
<tr>
<td>23.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/COUT</td>
</tr>
<tr>
<td>26.197</td>
<td>2.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s4/I1</td>
</tr>
<tr>
<td>27.223</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s4/F</td>
</tr>
<tr>
<td>27.642</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/I0</td>
</tr>
<tr>
<td>28.674</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R24C35[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/F</td>
</tr>
<tr>
<td>31.135</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n806_s0/I3</td>
</tr>
<tr>
<td>32.234</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n806_s0/F</td>
</tr>
<tr>
<td>32.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_19_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C44[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.661, 38.998%; route: 17.782, 59.469%; tC2Q: 0.458, 1.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.176</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R26C46[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>7.243</td>
<td>4.453</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C40</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/RAD[3]</td>
</tr>
<tr>
<td>7.503</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>8.791</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.890</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/F</td>
</tr>
<tr>
<td>9.896</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/I2</td>
</tr>
<tr>
<td>10.928</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/F</td>
</tr>
<tr>
<td>12.233</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/I1</td>
</tr>
<tr>
<td>12.783</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/COUT</td>
</tr>
<tr>
<td>12.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/CIN</td>
</tr>
<tr>
<td>12.840</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/COUT</td>
</tr>
<tr>
<td>12.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/CIN</td>
</tr>
<tr>
<td>12.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/COUT</td>
</tr>
<tr>
<td>12.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/CIN</td>
</tr>
<tr>
<td>12.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/COUT</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/CIN</td>
</tr>
<tr>
<td>13.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>13.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>13.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>13.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>13.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>13.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>13.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>13.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>13.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>13.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>13.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>13.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>13.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>13.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>13.916</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/SUM</td>
</tr>
<tr>
<td>16.663</td>
<td>2.747</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[11]</td>
</tr>
<tr>
<td>17.169</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[15]</td>
</tr>
<tr>
<td>17.972</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/I0</td>
</tr>
<tr>
<td>18.700</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/SUM</td>
</tr>
<tr>
<td>19.491</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/I0</td>
</tr>
<tr>
<td>20.590</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/F</td>
</tr>
<tr>
<td>21.395</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/I0</td>
</tr>
<tr>
<td>22.353</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/COUT</td>
</tr>
<tr>
<td>22.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/CIN</td>
</tr>
<tr>
<td>22.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/COUT</td>
</tr>
<tr>
<td>22.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/CIN</td>
</tr>
<tr>
<td>22.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/COUT</td>
</tr>
<tr>
<td>22.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/CIN</td>
</tr>
<tr>
<td>22.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/COUT</td>
</tr>
<tr>
<td>22.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/CIN</td>
</tr>
<tr>
<td>22.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/COUT</td>
</tr>
<tr>
<td>22.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/CIN</td>
</tr>
<tr>
<td>22.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/COUT</td>
</tr>
<tr>
<td>22.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/CIN</td>
</tr>
<tr>
<td>22.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/COUT</td>
</tr>
<tr>
<td>22.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/CIN</td>
</tr>
<tr>
<td>22.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/COUT</td>
</tr>
<tr>
<td>22.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/CIN</td>
</tr>
<tr>
<td>22.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/COUT</td>
</tr>
<tr>
<td>22.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/CIN</td>
</tr>
<tr>
<td>22.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/COUT</td>
</tr>
<tr>
<td>22.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/CIN</td>
</tr>
<tr>
<td>22.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/COUT</td>
</tr>
<tr>
<td>22.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/CIN</td>
</tr>
<tr>
<td>22.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/COUT</td>
</tr>
<tr>
<td>22.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/CIN</td>
</tr>
<tr>
<td>23.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/COUT</td>
</tr>
<tr>
<td>23.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/CIN</td>
</tr>
<tr>
<td>23.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/COUT</td>
</tr>
<tr>
<td>23.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/CIN</td>
</tr>
<tr>
<td>23.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/COUT</td>
</tr>
<tr>
<td>23.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/CIN</td>
</tr>
<tr>
<td>23.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/COUT</td>
</tr>
<tr>
<td>23.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/CIN</td>
</tr>
<tr>
<td>23.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/COUT</td>
</tr>
<tr>
<td>23.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/CIN</td>
</tr>
<tr>
<td>23.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/COUT</td>
</tr>
<tr>
<td>23.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/CIN</td>
</tr>
<tr>
<td>23.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/COUT</td>
</tr>
<tr>
<td>23.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/CIN</td>
</tr>
<tr>
<td>23.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/COUT</td>
</tr>
<tr>
<td>23.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/CIN</td>
</tr>
<tr>
<td>23.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/COUT</td>
</tr>
<tr>
<td>26.197</td>
<td>2.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s4/I1</td>
</tr>
<tr>
<td>27.223</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s4/F</td>
</tr>
<tr>
<td>27.642</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/I0</td>
</tr>
<tr>
<td>28.674</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R24C35[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/F</td>
</tr>
<tr>
<td>31.144</td>
<td>2.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n824_s0/I3</td>
</tr>
<tr>
<td>32.176</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n824_s0/F</td>
</tr>
<tr>
<td>32.176</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_1_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.594, 38.848%; route: 17.792, 59.616%; tC2Q: 0.458, 1.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.176</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R26C46[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>7.243</td>
<td>4.453</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C40</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/RAD[3]</td>
</tr>
<tr>
<td>7.503</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>8.791</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.890</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/F</td>
</tr>
<tr>
<td>9.896</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/I2</td>
</tr>
<tr>
<td>10.928</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/F</td>
</tr>
<tr>
<td>12.233</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/I1</td>
</tr>
<tr>
<td>12.783</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/COUT</td>
</tr>
<tr>
<td>12.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/CIN</td>
</tr>
<tr>
<td>12.840</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/COUT</td>
</tr>
<tr>
<td>12.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/CIN</td>
</tr>
<tr>
<td>12.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/COUT</td>
</tr>
<tr>
<td>12.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/CIN</td>
</tr>
<tr>
<td>12.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/COUT</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/CIN</td>
</tr>
<tr>
<td>13.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>13.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>13.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>13.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>13.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>13.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>13.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>13.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>13.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>13.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>13.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>13.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>13.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>13.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>13.916</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/SUM</td>
</tr>
<tr>
<td>16.663</td>
<td>2.747</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[11]</td>
</tr>
<tr>
<td>17.169</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[15]</td>
</tr>
<tr>
<td>17.972</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/I0</td>
</tr>
<tr>
<td>18.700</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/SUM</td>
</tr>
<tr>
<td>19.491</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/I0</td>
</tr>
<tr>
<td>20.590</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/F</td>
</tr>
<tr>
<td>21.395</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/I0</td>
</tr>
<tr>
<td>22.353</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/COUT</td>
</tr>
<tr>
<td>22.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/CIN</td>
</tr>
<tr>
<td>22.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/COUT</td>
</tr>
<tr>
<td>22.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/CIN</td>
</tr>
<tr>
<td>22.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/COUT</td>
</tr>
<tr>
<td>22.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/CIN</td>
</tr>
<tr>
<td>22.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/COUT</td>
</tr>
<tr>
<td>22.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/CIN</td>
</tr>
<tr>
<td>22.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/COUT</td>
</tr>
<tr>
<td>22.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/CIN</td>
</tr>
<tr>
<td>22.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/COUT</td>
</tr>
<tr>
<td>22.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/CIN</td>
</tr>
<tr>
<td>22.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/COUT</td>
</tr>
<tr>
<td>22.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/CIN</td>
</tr>
<tr>
<td>22.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/COUT</td>
</tr>
<tr>
<td>22.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/CIN</td>
</tr>
<tr>
<td>22.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/COUT</td>
</tr>
<tr>
<td>22.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/CIN</td>
</tr>
<tr>
<td>22.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/COUT</td>
</tr>
<tr>
<td>22.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/CIN</td>
</tr>
<tr>
<td>22.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/COUT</td>
</tr>
<tr>
<td>22.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/CIN</td>
</tr>
<tr>
<td>22.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/COUT</td>
</tr>
<tr>
<td>22.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/CIN</td>
</tr>
<tr>
<td>23.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/COUT</td>
</tr>
<tr>
<td>23.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/CIN</td>
</tr>
<tr>
<td>23.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/COUT</td>
</tr>
<tr>
<td>23.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/CIN</td>
</tr>
<tr>
<td>23.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/COUT</td>
</tr>
<tr>
<td>23.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/CIN</td>
</tr>
<tr>
<td>23.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/COUT</td>
</tr>
<tr>
<td>23.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/CIN</td>
</tr>
<tr>
<td>23.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/COUT</td>
</tr>
<tr>
<td>23.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/CIN</td>
</tr>
<tr>
<td>23.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/COUT</td>
</tr>
<tr>
<td>23.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/CIN</td>
</tr>
<tr>
<td>23.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/COUT</td>
</tr>
<tr>
<td>23.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/CIN</td>
</tr>
<tr>
<td>23.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/COUT</td>
</tr>
<tr>
<td>23.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/CIN</td>
</tr>
<tr>
<td>23.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/COUT</td>
</tr>
<tr>
<td>26.197</td>
<td>2.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s4/I1</td>
</tr>
<tr>
<td>27.223</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s4/F</td>
</tr>
<tr>
<td>27.642</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/I0</td>
</tr>
<tr>
<td>28.674</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R24C35[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/F</td>
</tr>
<tr>
<td>31.144</td>
<td>2.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n821_s0/I3</td>
</tr>
<tr>
<td>32.176</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C45[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n821_s0/F</td>
</tr>
<tr>
<td>32.176</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_4_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C45[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.594, 38.848%; route: 17.792, 59.616%; tC2Q: 0.458, 1.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.176</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R26C46[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>7.243</td>
<td>4.453</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C40</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/RAD[3]</td>
</tr>
<tr>
<td>7.503</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>8.791</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.890</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/F</td>
</tr>
<tr>
<td>9.896</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/I2</td>
</tr>
<tr>
<td>10.928</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/F</td>
</tr>
<tr>
<td>12.233</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/I1</td>
</tr>
<tr>
<td>12.783</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/COUT</td>
</tr>
<tr>
<td>12.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/CIN</td>
</tr>
<tr>
<td>12.840</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/COUT</td>
</tr>
<tr>
<td>12.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/CIN</td>
</tr>
<tr>
<td>12.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/COUT</td>
</tr>
<tr>
<td>12.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/CIN</td>
</tr>
<tr>
<td>12.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/COUT</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/CIN</td>
</tr>
<tr>
<td>13.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>13.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>13.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>13.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>13.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>13.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>13.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>13.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>13.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>13.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>13.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>13.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>13.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>13.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>13.916</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/SUM</td>
</tr>
<tr>
<td>16.663</td>
<td>2.747</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[11]</td>
</tr>
<tr>
<td>17.169</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[15]</td>
</tr>
<tr>
<td>17.972</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/I0</td>
</tr>
<tr>
<td>18.700</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/SUM</td>
</tr>
<tr>
<td>19.491</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/I0</td>
</tr>
<tr>
<td>20.590</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/F</td>
</tr>
<tr>
<td>21.395</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/I0</td>
</tr>
<tr>
<td>22.353</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/COUT</td>
</tr>
<tr>
<td>22.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/CIN</td>
</tr>
<tr>
<td>22.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/COUT</td>
</tr>
<tr>
<td>22.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/CIN</td>
</tr>
<tr>
<td>22.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/COUT</td>
</tr>
<tr>
<td>22.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/CIN</td>
</tr>
<tr>
<td>22.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/COUT</td>
</tr>
<tr>
<td>22.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/CIN</td>
</tr>
<tr>
<td>22.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/COUT</td>
</tr>
<tr>
<td>22.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/CIN</td>
</tr>
<tr>
<td>22.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/COUT</td>
</tr>
<tr>
<td>22.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/CIN</td>
</tr>
<tr>
<td>22.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/COUT</td>
</tr>
<tr>
<td>22.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/CIN</td>
</tr>
<tr>
<td>22.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/COUT</td>
</tr>
<tr>
<td>22.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/CIN</td>
</tr>
<tr>
<td>22.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/COUT</td>
</tr>
<tr>
<td>22.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/CIN</td>
</tr>
<tr>
<td>22.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/COUT</td>
</tr>
<tr>
<td>22.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/CIN</td>
</tr>
<tr>
<td>22.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/COUT</td>
</tr>
<tr>
<td>22.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/CIN</td>
</tr>
<tr>
<td>22.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/COUT</td>
</tr>
<tr>
<td>22.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/CIN</td>
</tr>
<tr>
<td>23.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/COUT</td>
</tr>
<tr>
<td>23.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/CIN</td>
</tr>
<tr>
<td>23.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/COUT</td>
</tr>
<tr>
<td>23.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/CIN</td>
</tr>
<tr>
<td>23.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/COUT</td>
</tr>
<tr>
<td>23.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/CIN</td>
</tr>
<tr>
<td>23.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/COUT</td>
</tr>
<tr>
<td>23.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/CIN</td>
</tr>
<tr>
<td>23.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/COUT</td>
</tr>
<tr>
<td>23.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/CIN</td>
</tr>
<tr>
<td>23.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/COUT</td>
</tr>
<tr>
<td>23.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/CIN</td>
</tr>
<tr>
<td>23.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/COUT</td>
</tr>
<tr>
<td>23.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/CIN</td>
</tr>
<tr>
<td>23.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/COUT</td>
</tr>
<tr>
<td>23.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/CIN</td>
</tr>
<tr>
<td>23.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/COUT</td>
</tr>
<tr>
<td>26.197</td>
<td>2.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s4/I1</td>
</tr>
<tr>
<td>27.223</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s4/F</td>
</tr>
<tr>
<td>27.642</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/I0</td>
</tr>
<tr>
<td>28.674</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R24C35[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/F</td>
</tr>
<tr>
<td>31.144</td>
<td>2.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n833_s0/I3</td>
</tr>
<tr>
<td>32.176</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n833_s0/F</td>
</tr>
<tr>
<td>32.176</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_0_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.594, 38.848%; route: 17.792, 59.616%; tC2Q: 0.458, 1.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.176</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R26C46[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>7.243</td>
<td>4.453</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C40</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/RAD[3]</td>
</tr>
<tr>
<td>7.503</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>8.791</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.890</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/F</td>
</tr>
<tr>
<td>9.896</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/I2</td>
</tr>
<tr>
<td>10.928</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/F</td>
</tr>
<tr>
<td>12.233</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/I1</td>
</tr>
<tr>
<td>12.783</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/COUT</td>
</tr>
<tr>
<td>12.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/CIN</td>
</tr>
<tr>
<td>12.840</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/COUT</td>
</tr>
<tr>
<td>12.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/CIN</td>
</tr>
<tr>
<td>12.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/COUT</td>
</tr>
<tr>
<td>12.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/CIN</td>
</tr>
<tr>
<td>12.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/COUT</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/CIN</td>
</tr>
<tr>
<td>13.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>13.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>13.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>13.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>13.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>13.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>13.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>13.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>13.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>13.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>13.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>13.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>13.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>13.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>13.916</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/SUM</td>
</tr>
<tr>
<td>16.663</td>
<td>2.747</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[11]</td>
</tr>
<tr>
<td>17.169</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[15]</td>
</tr>
<tr>
<td>17.972</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/I0</td>
</tr>
<tr>
<td>18.700</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/SUM</td>
</tr>
<tr>
<td>19.491</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/I0</td>
</tr>
<tr>
<td>20.590</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/F</td>
</tr>
<tr>
<td>21.395</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/I0</td>
</tr>
<tr>
<td>22.353</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/COUT</td>
</tr>
<tr>
<td>22.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/CIN</td>
</tr>
<tr>
<td>22.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/COUT</td>
</tr>
<tr>
<td>22.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/CIN</td>
</tr>
<tr>
<td>22.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/COUT</td>
</tr>
<tr>
<td>22.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/CIN</td>
</tr>
<tr>
<td>22.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/COUT</td>
</tr>
<tr>
<td>22.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/CIN</td>
</tr>
<tr>
<td>22.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/COUT</td>
</tr>
<tr>
<td>22.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/CIN</td>
</tr>
<tr>
<td>22.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/COUT</td>
</tr>
<tr>
<td>22.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/CIN</td>
</tr>
<tr>
<td>22.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/COUT</td>
</tr>
<tr>
<td>22.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/CIN</td>
</tr>
<tr>
<td>22.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/COUT</td>
</tr>
<tr>
<td>22.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/CIN</td>
</tr>
<tr>
<td>22.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/COUT</td>
</tr>
<tr>
<td>22.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/CIN</td>
</tr>
<tr>
<td>22.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/COUT</td>
</tr>
<tr>
<td>22.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/CIN</td>
</tr>
<tr>
<td>22.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/COUT</td>
</tr>
<tr>
<td>22.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/CIN</td>
</tr>
<tr>
<td>22.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/COUT</td>
</tr>
<tr>
<td>22.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/CIN</td>
</tr>
<tr>
<td>23.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/COUT</td>
</tr>
<tr>
<td>23.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/CIN</td>
</tr>
<tr>
<td>23.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/COUT</td>
</tr>
<tr>
<td>23.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/CIN</td>
</tr>
<tr>
<td>23.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/COUT</td>
</tr>
<tr>
<td>23.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/CIN</td>
</tr>
<tr>
<td>23.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/COUT</td>
</tr>
<tr>
<td>23.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/CIN</td>
</tr>
<tr>
<td>23.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/COUT</td>
</tr>
<tr>
<td>23.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/CIN</td>
</tr>
<tr>
<td>23.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/COUT</td>
</tr>
<tr>
<td>23.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/CIN</td>
</tr>
<tr>
<td>23.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/COUT</td>
</tr>
<tr>
<td>23.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/CIN</td>
</tr>
<tr>
<td>23.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/COUT</td>
</tr>
<tr>
<td>23.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/CIN</td>
</tr>
<tr>
<td>23.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/COUT</td>
</tr>
<tr>
<td>26.197</td>
<td>2.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s4/I1</td>
</tr>
<tr>
<td>27.223</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s4/F</td>
</tr>
<tr>
<td>27.642</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/I0</td>
</tr>
<tr>
<td>28.674</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R24C35[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/F</td>
</tr>
<tr>
<td>31.144</td>
<td>2.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n826_s3/I0</td>
</tr>
<tr>
<td>32.176</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n826_s3/F</td>
</tr>
<tr>
<td>32.176</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C45[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_7_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C45[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.594, 38.848%; route: 17.792, 59.616%; tC2Q: 0.458, 1.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R26C46[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>7.243</td>
<td>4.453</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C40</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/RAD[3]</td>
</tr>
<tr>
<td>7.503</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>8.791</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.890</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/F</td>
</tr>
<tr>
<td>9.896</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/I2</td>
</tr>
<tr>
<td>10.928</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/F</td>
</tr>
<tr>
<td>12.233</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/I1</td>
</tr>
<tr>
<td>12.783</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/COUT</td>
</tr>
<tr>
<td>12.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/CIN</td>
</tr>
<tr>
<td>12.840</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/COUT</td>
</tr>
<tr>
<td>12.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/CIN</td>
</tr>
<tr>
<td>12.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/COUT</td>
</tr>
<tr>
<td>12.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/CIN</td>
</tr>
<tr>
<td>12.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/COUT</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/CIN</td>
</tr>
<tr>
<td>13.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>13.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>13.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>13.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>13.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>13.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>13.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>13.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>13.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>13.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>13.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>13.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>13.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>13.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>13.916</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/SUM</td>
</tr>
<tr>
<td>16.663</td>
<td>2.747</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[11]</td>
</tr>
<tr>
<td>17.169</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[15]</td>
</tr>
<tr>
<td>17.972</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/I0</td>
</tr>
<tr>
<td>18.700</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/SUM</td>
</tr>
<tr>
<td>19.491</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/I0</td>
</tr>
<tr>
<td>20.590</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/F</td>
</tr>
<tr>
<td>21.395</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/I0</td>
</tr>
<tr>
<td>22.353</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/COUT</td>
</tr>
<tr>
<td>22.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/CIN</td>
</tr>
<tr>
<td>22.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/COUT</td>
</tr>
<tr>
<td>22.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/CIN</td>
</tr>
<tr>
<td>22.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/COUT</td>
</tr>
<tr>
<td>22.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/CIN</td>
</tr>
<tr>
<td>22.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/COUT</td>
</tr>
<tr>
<td>22.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/CIN</td>
</tr>
<tr>
<td>22.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/COUT</td>
</tr>
<tr>
<td>22.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/CIN</td>
</tr>
<tr>
<td>22.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/COUT</td>
</tr>
<tr>
<td>22.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/CIN</td>
</tr>
<tr>
<td>22.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/COUT</td>
</tr>
<tr>
<td>22.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/CIN</td>
</tr>
<tr>
<td>22.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/COUT</td>
</tr>
<tr>
<td>22.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/CIN</td>
</tr>
<tr>
<td>22.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/COUT</td>
</tr>
<tr>
<td>22.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/CIN</td>
</tr>
<tr>
<td>22.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/COUT</td>
</tr>
<tr>
<td>22.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/CIN</td>
</tr>
<tr>
<td>22.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/COUT</td>
</tr>
<tr>
<td>22.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/CIN</td>
</tr>
<tr>
<td>22.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/COUT</td>
</tr>
<tr>
<td>22.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/CIN</td>
</tr>
<tr>
<td>23.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/COUT</td>
</tr>
<tr>
<td>23.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/CIN</td>
</tr>
<tr>
<td>23.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/COUT</td>
</tr>
<tr>
<td>23.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/CIN</td>
</tr>
<tr>
<td>23.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/COUT</td>
</tr>
<tr>
<td>23.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/CIN</td>
</tr>
<tr>
<td>23.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/COUT</td>
</tr>
<tr>
<td>23.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/CIN</td>
</tr>
<tr>
<td>23.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/COUT</td>
</tr>
<tr>
<td>23.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/CIN</td>
</tr>
<tr>
<td>23.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/COUT</td>
</tr>
<tr>
<td>23.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/CIN</td>
</tr>
<tr>
<td>23.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/COUT</td>
</tr>
<tr>
<td>23.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/CIN</td>
</tr>
<tr>
<td>23.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/COUT</td>
</tr>
<tr>
<td>23.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/CIN</td>
</tr>
<tr>
<td>23.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/COUT</td>
</tr>
<tr>
<td>26.197</td>
<td>2.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s4/I1</td>
</tr>
<tr>
<td>27.223</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s4/F</td>
</tr>
<tr>
<td>27.642</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/I0</td>
</tr>
<tr>
<td>28.674</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R24C35[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/F</td>
</tr>
<tr>
<td>31.135</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C45[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n829_s0/I3</td>
</tr>
<tr>
<td>32.167</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C45[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n829_s0/F</td>
</tr>
<tr>
<td>32.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C45[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_4_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C45[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.594, 38.861%; route: 17.782, 59.603%; tC2Q: 0.458, 1.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R26C46[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>7.243</td>
<td>4.453</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C40</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/RAD[3]</td>
</tr>
<tr>
<td>7.503</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>8.791</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.890</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/F</td>
</tr>
<tr>
<td>9.896</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/I2</td>
</tr>
<tr>
<td>10.928</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/F</td>
</tr>
<tr>
<td>12.233</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/I1</td>
</tr>
<tr>
<td>12.783</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/COUT</td>
</tr>
<tr>
<td>12.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/CIN</td>
</tr>
<tr>
<td>12.840</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/COUT</td>
</tr>
<tr>
<td>12.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/CIN</td>
</tr>
<tr>
<td>12.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/COUT</td>
</tr>
<tr>
<td>12.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/CIN</td>
</tr>
<tr>
<td>12.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/COUT</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/CIN</td>
</tr>
<tr>
<td>13.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>13.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>13.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>13.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>13.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>13.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>13.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>13.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>13.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>13.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>13.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>13.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>13.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>13.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>13.916</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/SUM</td>
</tr>
<tr>
<td>16.663</td>
<td>2.747</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[11]</td>
</tr>
<tr>
<td>17.169</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[15]</td>
</tr>
<tr>
<td>17.972</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/I0</td>
</tr>
<tr>
<td>18.700</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/SUM</td>
</tr>
<tr>
<td>19.491</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/I0</td>
</tr>
<tr>
<td>20.590</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/F</td>
</tr>
<tr>
<td>21.395</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/I0</td>
</tr>
<tr>
<td>22.353</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/COUT</td>
</tr>
<tr>
<td>22.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/CIN</td>
</tr>
<tr>
<td>22.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/COUT</td>
</tr>
<tr>
<td>22.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/CIN</td>
</tr>
<tr>
<td>22.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/COUT</td>
</tr>
<tr>
<td>22.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/CIN</td>
</tr>
<tr>
<td>22.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/COUT</td>
</tr>
<tr>
<td>22.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/CIN</td>
</tr>
<tr>
<td>22.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/COUT</td>
</tr>
<tr>
<td>22.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/CIN</td>
</tr>
<tr>
<td>22.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/COUT</td>
</tr>
<tr>
<td>22.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/CIN</td>
</tr>
<tr>
<td>22.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/COUT</td>
</tr>
<tr>
<td>22.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/CIN</td>
</tr>
<tr>
<td>22.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/COUT</td>
</tr>
<tr>
<td>22.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/CIN</td>
</tr>
<tr>
<td>22.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/COUT</td>
</tr>
<tr>
<td>22.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/CIN</td>
</tr>
<tr>
<td>22.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/COUT</td>
</tr>
<tr>
<td>22.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/CIN</td>
</tr>
<tr>
<td>22.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/COUT</td>
</tr>
<tr>
<td>22.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/CIN</td>
</tr>
<tr>
<td>22.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/COUT</td>
</tr>
<tr>
<td>22.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/CIN</td>
</tr>
<tr>
<td>23.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/COUT</td>
</tr>
<tr>
<td>23.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/CIN</td>
</tr>
<tr>
<td>23.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/COUT</td>
</tr>
<tr>
<td>23.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/CIN</td>
</tr>
<tr>
<td>23.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/COUT</td>
</tr>
<tr>
<td>23.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/CIN</td>
</tr>
<tr>
<td>23.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/COUT</td>
</tr>
<tr>
<td>23.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/CIN</td>
</tr>
<tr>
<td>23.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/COUT</td>
</tr>
<tr>
<td>23.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/CIN</td>
</tr>
<tr>
<td>23.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/COUT</td>
</tr>
<tr>
<td>23.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/CIN</td>
</tr>
<tr>
<td>23.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/COUT</td>
</tr>
<tr>
<td>23.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/CIN</td>
</tr>
<tr>
<td>23.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/COUT</td>
</tr>
<tr>
<td>23.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/CIN</td>
</tr>
<tr>
<td>23.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/COUT</td>
</tr>
<tr>
<td>26.197</td>
<td>2.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s4/I1</td>
</tr>
<tr>
<td>27.223</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s4/F</td>
</tr>
<tr>
<td>27.642</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/I0</td>
</tr>
<tr>
<td>28.674</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R24C35[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/F</td>
</tr>
<tr>
<td>31.144</td>
<td>2.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C43[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n823_s0/I3</td>
</tr>
<tr>
<td>31.966</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C43[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n823_s0/F</td>
</tr>
<tr>
<td>31.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C43[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_2_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C43[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.384, 38.415%; route: 17.792, 60.039%; tC2Q: 0.458, 1.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R26C46[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>7.243</td>
<td>4.453</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C40</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/RAD[3]</td>
</tr>
<tr>
<td>7.503</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>8.791</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.890</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/F</td>
</tr>
<tr>
<td>9.896</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/I2</td>
</tr>
<tr>
<td>10.928</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/F</td>
</tr>
<tr>
<td>12.233</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/I1</td>
</tr>
<tr>
<td>12.783</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/COUT</td>
</tr>
<tr>
<td>12.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/CIN</td>
</tr>
<tr>
<td>12.840</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/COUT</td>
</tr>
<tr>
<td>12.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/CIN</td>
</tr>
<tr>
<td>12.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/COUT</td>
</tr>
<tr>
<td>12.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/CIN</td>
</tr>
<tr>
<td>12.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/COUT</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/CIN</td>
</tr>
<tr>
<td>13.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>13.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>13.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>13.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>13.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>13.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>13.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>13.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>13.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>13.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>13.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>13.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>13.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>13.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>13.916</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/SUM</td>
</tr>
<tr>
<td>16.663</td>
<td>2.747</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[11]</td>
</tr>
<tr>
<td>17.169</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[15]</td>
</tr>
<tr>
<td>17.972</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/I0</td>
</tr>
<tr>
<td>18.700</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/SUM</td>
</tr>
<tr>
<td>19.491</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/I0</td>
</tr>
<tr>
<td>20.590</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/F</td>
</tr>
<tr>
<td>21.395</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/I0</td>
</tr>
<tr>
<td>22.353</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/COUT</td>
</tr>
<tr>
<td>22.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/CIN</td>
</tr>
<tr>
<td>22.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/COUT</td>
</tr>
<tr>
<td>22.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/CIN</td>
</tr>
<tr>
<td>22.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/COUT</td>
</tr>
<tr>
<td>22.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/CIN</td>
</tr>
<tr>
<td>22.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/COUT</td>
</tr>
<tr>
<td>22.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/CIN</td>
</tr>
<tr>
<td>22.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/COUT</td>
</tr>
<tr>
<td>22.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/CIN</td>
</tr>
<tr>
<td>22.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/COUT</td>
</tr>
<tr>
<td>22.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/CIN</td>
</tr>
<tr>
<td>22.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/COUT</td>
</tr>
<tr>
<td>22.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/CIN</td>
</tr>
<tr>
<td>22.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/COUT</td>
</tr>
<tr>
<td>22.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/CIN</td>
</tr>
<tr>
<td>22.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/COUT</td>
</tr>
<tr>
<td>22.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/CIN</td>
</tr>
<tr>
<td>22.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/COUT</td>
</tr>
<tr>
<td>22.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/CIN</td>
</tr>
<tr>
<td>22.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/COUT</td>
</tr>
<tr>
<td>22.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/CIN</td>
</tr>
<tr>
<td>22.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/COUT</td>
</tr>
<tr>
<td>22.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/CIN</td>
</tr>
<tr>
<td>23.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/COUT</td>
</tr>
<tr>
<td>23.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/CIN</td>
</tr>
<tr>
<td>23.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/COUT</td>
</tr>
<tr>
<td>23.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/CIN</td>
</tr>
<tr>
<td>23.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/COUT</td>
</tr>
<tr>
<td>23.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/CIN</td>
</tr>
<tr>
<td>23.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/COUT</td>
</tr>
<tr>
<td>23.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/CIN</td>
</tr>
<tr>
<td>23.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/COUT</td>
</tr>
<tr>
<td>23.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/CIN</td>
</tr>
<tr>
<td>23.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/COUT</td>
</tr>
<tr>
<td>23.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/CIN</td>
</tr>
<tr>
<td>23.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/COUT</td>
</tr>
<tr>
<td>23.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/CIN</td>
</tr>
<tr>
<td>23.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/COUT</td>
</tr>
<tr>
<td>23.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/CIN</td>
</tr>
<tr>
<td>23.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/COUT</td>
</tr>
<tr>
<td>26.197</td>
<td>2.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s4/I1</td>
</tr>
<tr>
<td>27.223</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s4/F</td>
</tr>
<tr>
<td>27.642</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/I0</td>
</tr>
<tr>
<td>28.674</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R24C35[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/F</td>
</tr>
<tr>
<td>31.144</td>
<td>2.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n820_s0/I3</td>
</tr>
<tr>
<td>31.966</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n820_s0/F</td>
</tr>
<tr>
<td>31.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_5_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.384, 38.415%; route: 17.792, 60.039%; tC2Q: 0.458, 1.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R26C46[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>7.243</td>
<td>4.453</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C40</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/RAD[3]</td>
</tr>
<tr>
<td>7.503</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>8.791</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.890</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/F</td>
</tr>
<tr>
<td>9.896</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/I2</td>
</tr>
<tr>
<td>10.928</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/F</td>
</tr>
<tr>
<td>12.233</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/I1</td>
</tr>
<tr>
<td>12.783</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/COUT</td>
</tr>
<tr>
<td>12.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/CIN</td>
</tr>
<tr>
<td>12.840</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/COUT</td>
</tr>
<tr>
<td>12.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/CIN</td>
</tr>
<tr>
<td>12.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/COUT</td>
</tr>
<tr>
<td>12.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/CIN</td>
</tr>
<tr>
<td>12.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/COUT</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/CIN</td>
</tr>
<tr>
<td>13.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>13.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>13.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>13.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>13.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>13.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>13.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>13.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>13.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>13.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>13.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>13.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>13.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>13.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>13.916</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/SUM</td>
</tr>
<tr>
<td>16.663</td>
<td>2.747</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[11]</td>
</tr>
<tr>
<td>17.169</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[15]</td>
</tr>
<tr>
<td>17.972</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/I0</td>
</tr>
<tr>
<td>18.700</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/SUM</td>
</tr>
<tr>
<td>19.491</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/I0</td>
</tr>
<tr>
<td>20.590</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/F</td>
</tr>
<tr>
<td>21.395</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/I0</td>
</tr>
<tr>
<td>22.353</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/COUT</td>
</tr>
<tr>
<td>22.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/CIN</td>
</tr>
<tr>
<td>22.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/COUT</td>
</tr>
<tr>
<td>22.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/CIN</td>
</tr>
<tr>
<td>22.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/COUT</td>
</tr>
<tr>
<td>22.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/CIN</td>
</tr>
<tr>
<td>22.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/COUT</td>
</tr>
<tr>
<td>22.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/CIN</td>
</tr>
<tr>
<td>22.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/COUT</td>
</tr>
<tr>
<td>22.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/CIN</td>
</tr>
<tr>
<td>22.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/COUT</td>
</tr>
<tr>
<td>22.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/CIN</td>
</tr>
<tr>
<td>22.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/COUT</td>
</tr>
<tr>
<td>22.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/CIN</td>
</tr>
<tr>
<td>22.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/COUT</td>
</tr>
<tr>
<td>22.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/CIN</td>
</tr>
<tr>
<td>22.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/COUT</td>
</tr>
<tr>
<td>22.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/CIN</td>
</tr>
<tr>
<td>22.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/COUT</td>
</tr>
<tr>
<td>22.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/CIN</td>
</tr>
<tr>
<td>22.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/COUT</td>
</tr>
<tr>
<td>22.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/CIN</td>
</tr>
<tr>
<td>22.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/COUT</td>
</tr>
<tr>
<td>22.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/CIN</td>
</tr>
<tr>
<td>23.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/COUT</td>
</tr>
<tr>
<td>23.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/CIN</td>
</tr>
<tr>
<td>23.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/COUT</td>
</tr>
<tr>
<td>23.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/CIN</td>
</tr>
<tr>
<td>23.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/COUT</td>
</tr>
<tr>
<td>23.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/CIN</td>
</tr>
<tr>
<td>23.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/COUT</td>
</tr>
<tr>
<td>23.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/CIN</td>
</tr>
<tr>
<td>23.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/COUT</td>
</tr>
<tr>
<td>23.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/CIN</td>
</tr>
<tr>
<td>23.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/COUT</td>
</tr>
<tr>
<td>23.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/CIN</td>
</tr>
<tr>
<td>23.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/COUT</td>
</tr>
<tr>
<td>23.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/CIN</td>
</tr>
<tr>
<td>23.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/COUT</td>
</tr>
<tr>
<td>23.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/CIN</td>
</tr>
<tr>
<td>23.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/COUT</td>
</tr>
<tr>
<td>26.197</td>
<td>2.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s4/I1</td>
</tr>
<tr>
<td>27.223</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s4/F</td>
</tr>
<tr>
<td>27.642</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/I0</td>
</tr>
<tr>
<td>28.674</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R24C35[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/F</td>
</tr>
<tr>
<td>31.144</td>
<td>2.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n810_s0/I3</td>
</tr>
<tr>
<td>31.966</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C43[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n810_s0/F</td>
</tr>
<tr>
<td>31.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_15_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.384, 38.415%; route: 17.792, 60.039%; tC2Q: 0.458, 1.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R26C46[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>7.243</td>
<td>4.453</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C40</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/RAD[3]</td>
</tr>
<tr>
<td>7.503</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>8.791</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.890</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/F</td>
</tr>
<tr>
<td>9.896</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/I2</td>
</tr>
<tr>
<td>10.928</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/F</td>
</tr>
<tr>
<td>12.233</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/I1</td>
</tr>
<tr>
<td>12.783</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/COUT</td>
</tr>
<tr>
<td>12.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/CIN</td>
</tr>
<tr>
<td>12.840</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/COUT</td>
</tr>
<tr>
<td>12.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/CIN</td>
</tr>
<tr>
<td>12.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/COUT</td>
</tr>
<tr>
<td>12.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/CIN</td>
</tr>
<tr>
<td>12.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/COUT</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/CIN</td>
</tr>
<tr>
<td>13.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>13.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>13.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>13.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>13.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>13.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>13.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>13.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>13.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>13.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>13.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>13.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>13.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>13.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>13.916</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/SUM</td>
</tr>
<tr>
<td>16.663</td>
<td>2.747</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[11]</td>
</tr>
<tr>
<td>17.169</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[15]</td>
</tr>
<tr>
<td>17.972</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/I0</td>
</tr>
<tr>
<td>18.700</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/SUM</td>
</tr>
<tr>
<td>19.491</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/I0</td>
</tr>
<tr>
<td>20.590</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/F</td>
</tr>
<tr>
<td>21.395</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/I0</td>
</tr>
<tr>
<td>22.353</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/COUT</td>
</tr>
<tr>
<td>22.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/CIN</td>
</tr>
<tr>
<td>22.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/COUT</td>
</tr>
<tr>
<td>22.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/CIN</td>
</tr>
<tr>
<td>22.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/COUT</td>
</tr>
<tr>
<td>22.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/CIN</td>
</tr>
<tr>
<td>22.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/COUT</td>
</tr>
<tr>
<td>22.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/CIN</td>
</tr>
<tr>
<td>22.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/COUT</td>
</tr>
<tr>
<td>22.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/CIN</td>
</tr>
<tr>
<td>22.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/COUT</td>
</tr>
<tr>
<td>22.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/CIN</td>
</tr>
<tr>
<td>22.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/COUT</td>
</tr>
<tr>
<td>22.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/CIN</td>
</tr>
<tr>
<td>22.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/COUT</td>
</tr>
<tr>
<td>22.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/CIN</td>
</tr>
<tr>
<td>22.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/COUT</td>
</tr>
<tr>
<td>22.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/CIN</td>
</tr>
<tr>
<td>22.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/COUT</td>
</tr>
<tr>
<td>22.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/CIN</td>
</tr>
<tr>
<td>22.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/COUT</td>
</tr>
<tr>
<td>22.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/CIN</td>
</tr>
<tr>
<td>22.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/COUT</td>
</tr>
<tr>
<td>22.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/CIN</td>
</tr>
<tr>
<td>23.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/COUT</td>
</tr>
<tr>
<td>23.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/CIN</td>
</tr>
<tr>
<td>23.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/COUT</td>
</tr>
<tr>
<td>23.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/CIN</td>
</tr>
<tr>
<td>23.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/COUT</td>
</tr>
<tr>
<td>23.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/CIN</td>
</tr>
<tr>
<td>23.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/COUT</td>
</tr>
<tr>
<td>23.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/CIN</td>
</tr>
<tr>
<td>23.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/COUT</td>
</tr>
<tr>
<td>23.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/CIN</td>
</tr>
<tr>
<td>23.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/COUT</td>
</tr>
<tr>
<td>23.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/CIN</td>
</tr>
<tr>
<td>23.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/COUT</td>
</tr>
<tr>
<td>23.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/CIN</td>
</tr>
<tr>
<td>23.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/COUT</td>
</tr>
<tr>
<td>23.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/CIN</td>
</tr>
<tr>
<td>23.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/COUT</td>
</tr>
<tr>
<td>26.197</td>
<td>2.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s4/I1</td>
</tr>
<tr>
<td>27.223</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s4/F</td>
</tr>
<tr>
<td>27.642</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/I0</td>
</tr>
<tr>
<td>28.674</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R24C35[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/F</td>
</tr>
<tr>
<td>31.144</td>
<td>2.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n832_s0/I3</td>
</tr>
<tr>
<td>31.966</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C43[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n832_s0/F</td>
</tr>
<tr>
<td>31.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_1_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C43[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.384, 38.415%; route: 17.792, 60.039%; tC2Q: 0.458, 1.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.956</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R26C46[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>7.243</td>
<td>4.453</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C40</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/RAD[3]</td>
</tr>
<tr>
<td>7.503</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>8.791</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.890</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/F</td>
</tr>
<tr>
<td>9.896</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/I2</td>
</tr>
<tr>
<td>10.928</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/F</td>
</tr>
<tr>
<td>12.233</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/I1</td>
</tr>
<tr>
<td>12.783</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/COUT</td>
</tr>
<tr>
<td>12.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/CIN</td>
</tr>
<tr>
<td>12.840</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/COUT</td>
</tr>
<tr>
<td>12.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/CIN</td>
</tr>
<tr>
<td>12.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/COUT</td>
</tr>
<tr>
<td>12.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/CIN</td>
</tr>
<tr>
<td>12.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/COUT</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/CIN</td>
</tr>
<tr>
<td>13.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>13.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>13.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>13.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>13.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>13.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>13.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>13.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>13.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>13.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>13.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>13.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>13.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>13.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>13.916</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/SUM</td>
</tr>
<tr>
<td>16.663</td>
<td>2.747</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[11]</td>
</tr>
<tr>
<td>17.169</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[15]</td>
</tr>
<tr>
<td>17.972</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/I0</td>
</tr>
<tr>
<td>18.700</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/SUM</td>
</tr>
<tr>
<td>19.491</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/I0</td>
</tr>
<tr>
<td>20.590</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/F</td>
</tr>
<tr>
<td>21.395</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/I0</td>
</tr>
<tr>
<td>22.353</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/COUT</td>
</tr>
<tr>
<td>22.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/CIN</td>
</tr>
<tr>
<td>22.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/COUT</td>
</tr>
<tr>
<td>22.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/CIN</td>
</tr>
<tr>
<td>22.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/COUT</td>
</tr>
<tr>
<td>22.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/CIN</td>
</tr>
<tr>
<td>22.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/COUT</td>
</tr>
<tr>
<td>22.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/CIN</td>
</tr>
<tr>
<td>22.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/COUT</td>
</tr>
<tr>
<td>22.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/CIN</td>
</tr>
<tr>
<td>22.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/COUT</td>
</tr>
<tr>
<td>22.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/CIN</td>
</tr>
<tr>
<td>22.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/COUT</td>
</tr>
<tr>
<td>22.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/CIN</td>
</tr>
<tr>
<td>22.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/COUT</td>
</tr>
<tr>
<td>22.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/CIN</td>
</tr>
<tr>
<td>22.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/COUT</td>
</tr>
<tr>
<td>22.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/CIN</td>
</tr>
<tr>
<td>22.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/COUT</td>
</tr>
<tr>
<td>22.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/CIN</td>
</tr>
<tr>
<td>22.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/COUT</td>
</tr>
<tr>
<td>22.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/CIN</td>
</tr>
<tr>
<td>22.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/COUT</td>
</tr>
<tr>
<td>22.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/CIN</td>
</tr>
<tr>
<td>23.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/COUT</td>
</tr>
<tr>
<td>23.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/CIN</td>
</tr>
<tr>
<td>23.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/COUT</td>
</tr>
<tr>
<td>23.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/CIN</td>
</tr>
<tr>
<td>23.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/COUT</td>
</tr>
<tr>
<td>23.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/CIN</td>
</tr>
<tr>
<td>23.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/COUT</td>
</tr>
<tr>
<td>23.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/CIN</td>
</tr>
<tr>
<td>23.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/COUT</td>
</tr>
<tr>
<td>23.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/CIN</td>
</tr>
<tr>
<td>23.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/COUT</td>
</tr>
<tr>
<td>23.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/CIN</td>
</tr>
<tr>
<td>23.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/COUT</td>
</tr>
<tr>
<td>23.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/CIN</td>
</tr>
<tr>
<td>23.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/COUT</td>
</tr>
<tr>
<td>23.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/CIN</td>
</tr>
<tr>
<td>23.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/COUT</td>
</tr>
<tr>
<td>26.197</td>
<td>2.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s4/I1</td>
</tr>
<tr>
<td>27.223</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s4/F</td>
</tr>
<tr>
<td>27.642</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/I0</td>
</tr>
<tr>
<td>28.674</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R24C35[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/F</td>
</tr>
<tr>
<td>31.135</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C45[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n828_s0/I3</td>
</tr>
<tr>
<td>31.957</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C45[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n828_s0/F</td>
</tr>
<tr>
<td>31.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C45[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_5_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C45[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.384, 38.428%; route: 17.782, 60.025%; tC2Q: 0.458, 1.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.907</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R26C46[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>7.243</td>
<td>4.453</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C40</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/RAD[3]</td>
</tr>
<tr>
<td>7.503</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>8.791</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.890</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/F</td>
</tr>
<tr>
<td>9.896</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/I2</td>
</tr>
<tr>
<td>10.928</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/F</td>
</tr>
<tr>
<td>12.233</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/I1</td>
</tr>
<tr>
<td>12.783</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/COUT</td>
</tr>
<tr>
<td>12.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/CIN</td>
</tr>
<tr>
<td>12.840</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/COUT</td>
</tr>
<tr>
<td>12.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/CIN</td>
</tr>
<tr>
<td>12.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/COUT</td>
</tr>
<tr>
<td>12.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/CIN</td>
</tr>
<tr>
<td>12.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/COUT</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/CIN</td>
</tr>
<tr>
<td>13.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>13.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>13.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>13.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>13.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>13.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>13.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>13.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>13.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>13.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>13.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>13.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>13.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>13.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>13.916</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/SUM</td>
</tr>
<tr>
<td>16.663</td>
<td>2.747</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[11]</td>
</tr>
<tr>
<td>17.169</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[15]</td>
</tr>
<tr>
<td>17.972</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/I0</td>
</tr>
<tr>
<td>18.700</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/SUM</td>
</tr>
<tr>
<td>19.491</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/I0</td>
</tr>
<tr>
<td>20.590</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/F</td>
</tr>
<tr>
<td>21.395</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/I0</td>
</tr>
<tr>
<td>22.353</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/COUT</td>
</tr>
<tr>
<td>22.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/CIN</td>
</tr>
<tr>
<td>22.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/COUT</td>
</tr>
<tr>
<td>22.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/CIN</td>
</tr>
<tr>
<td>22.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/COUT</td>
</tr>
<tr>
<td>22.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/CIN</td>
</tr>
<tr>
<td>22.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/COUT</td>
</tr>
<tr>
<td>22.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/CIN</td>
</tr>
<tr>
<td>22.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/COUT</td>
</tr>
<tr>
<td>22.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/CIN</td>
</tr>
<tr>
<td>22.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/COUT</td>
</tr>
<tr>
<td>22.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/CIN</td>
</tr>
<tr>
<td>22.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/COUT</td>
</tr>
<tr>
<td>22.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/CIN</td>
</tr>
<tr>
<td>22.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/COUT</td>
</tr>
<tr>
<td>22.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/CIN</td>
</tr>
<tr>
<td>22.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/COUT</td>
</tr>
<tr>
<td>22.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/CIN</td>
</tr>
<tr>
<td>22.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/COUT</td>
</tr>
<tr>
<td>22.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/CIN</td>
</tr>
<tr>
<td>22.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/COUT</td>
</tr>
<tr>
<td>22.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/CIN</td>
</tr>
<tr>
<td>22.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/COUT</td>
</tr>
<tr>
<td>22.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/CIN</td>
</tr>
<tr>
<td>23.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/COUT</td>
</tr>
<tr>
<td>23.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/CIN</td>
</tr>
<tr>
<td>23.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/COUT</td>
</tr>
<tr>
<td>23.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/CIN</td>
</tr>
<tr>
<td>23.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/COUT</td>
</tr>
<tr>
<td>23.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/CIN</td>
</tr>
<tr>
<td>23.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/COUT</td>
</tr>
<tr>
<td>23.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/CIN</td>
</tr>
<tr>
<td>23.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/COUT</td>
</tr>
<tr>
<td>23.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/CIN</td>
</tr>
<tr>
<td>23.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/COUT</td>
</tr>
<tr>
<td>23.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/CIN</td>
</tr>
<tr>
<td>23.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/COUT</td>
</tr>
<tr>
<td>23.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/CIN</td>
</tr>
<tr>
<td>23.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/COUT</td>
</tr>
<tr>
<td>23.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/CIN</td>
</tr>
<tr>
<td>23.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/COUT</td>
</tr>
<tr>
<td>26.197</td>
<td>2.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s4/I1</td>
</tr>
<tr>
<td>27.223</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s4/F</td>
</tr>
<tr>
<td>27.642</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/I0</td>
</tr>
<tr>
<td>28.674</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R24C35[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/F</td>
</tr>
<tr>
<td>30.808</td>
<td>2.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n831_s0/I3</td>
</tr>
<tr>
<td>31.907</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n831_s0/F</td>
</tr>
<tr>
<td>31.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_2_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.661, 39.428%; route: 17.456, 59.022%; tC2Q: 0.458, 1.550%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.129</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.840</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R26C46[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>7.243</td>
<td>4.453</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C40</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/RAD[3]</td>
</tr>
<tr>
<td>7.503</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>8.791</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.890</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/F</td>
</tr>
<tr>
<td>9.896</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/I2</td>
</tr>
<tr>
<td>10.928</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/F</td>
</tr>
<tr>
<td>12.233</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/I1</td>
</tr>
<tr>
<td>12.783</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/COUT</td>
</tr>
<tr>
<td>12.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/CIN</td>
</tr>
<tr>
<td>12.840</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/COUT</td>
</tr>
<tr>
<td>12.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/CIN</td>
</tr>
<tr>
<td>12.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/COUT</td>
</tr>
<tr>
<td>12.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/CIN</td>
</tr>
<tr>
<td>12.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/COUT</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/CIN</td>
</tr>
<tr>
<td>13.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>13.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>13.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>13.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>13.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>13.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>13.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>13.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>13.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>13.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>13.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>13.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>13.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>13.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>13.916</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/SUM</td>
</tr>
<tr>
<td>16.663</td>
<td>2.747</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[11]</td>
</tr>
<tr>
<td>17.169</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[15]</td>
</tr>
<tr>
<td>17.972</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/I0</td>
</tr>
<tr>
<td>18.700</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/SUM</td>
</tr>
<tr>
<td>19.491</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/I0</td>
</tr>
<tr>
<td>20.590</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/F</td>
</tr>
<tr>
<td>21.395</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/I0</td>
</tr>
<tr>
<td>22.353</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/COUT</td>
</tr>
<tr>
<td>22.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/CIN</td>
</tr>
<tr>
<td>22.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/COUT</td>
</tr>
<tr>
<td>22.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/CIN</td>
</tr>
<tr>
<td>22.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/COUT</td>
</tr>
<tr>
<td>22.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/CIN</td>
</tr>
<tr>
<td>22.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/COUT</td>
</tr>
<tr>
<td>22.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/CIN</td>
</tr>
<tr>
<td>22.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/COUT</td>
</tr>
<tr>
<td>22.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/CIN</td>
</tr>
<tr>
<td>22.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/COUT</td>
</tr>
<tr>
<td>22.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/CIN</td>
</tr>
<tr>
<td>22.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/COUT</td>
</tr>
<tr>
<td>22.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/CIN</td>
</tr>
<tr>
<td>22.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/COUT</td>
</tr>
<tr>
<td>22.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/CIN</td>
</tr>
<tr>
<td>22.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/COUT</td>
</tr>
<tr>
<td>22.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/CIN</td>
</tr>
<tr>
<td>22.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/COUT</td>
</tr>
<tr>
<td>22.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/CIN</td>
</tr>
<tr>
<td>22.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/COUT</td>
</tr>
<tr>
<td>22.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/CIN</td>
</tr>
<tr>
<td>22.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/COUT</td>
</tr>
<tr>
<td>22.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/CIN</td>
</tr>
<tr>
<td>23.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/COUT</td>
</tr>
<tr>
<td>23.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/CIN</td>
</tr>
<tr>
<td>23.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/COUT</td>
</tr>
<tr>
<td>23.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/CIN</td>
</tr>
<tr>
<td>23.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/COUT</td>
</tr>
<tr>
<td>23.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/CIN</td>
</tr>
<tr>
<td>23.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/COUT</td>
</tr>
<tr>
<td>23.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/CIN</td>
</tr>
<tr>
<td>23.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/COUT</td>
</tr>
<tr>
<td>23.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/CIN</td>
</tr>
<tr>
<td>23.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/COUT</td>
</tr>
<tr>
<td>23.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/CIN</td>
</tr>
<tr>
<td>23.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/COUT</td>
</tr>
<tr>
<td>23.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/CIN</td>
</tr>
<tr>
<td>23.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/COUT</td>
</tr>
<tr>
<td>23.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/CIN</td>
</tr>
<tr>
<td>23.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/COUT</td>
</tr>
<tr>
<td>26.197</td>
<td>2.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s4/I1</td>
</tr>
<tr>
<td>27.223</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s4/F</td>
</tr>
<tr>
<td>27.642</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/I0</td>
</tr>
<tr>
<td>28.674</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R24C35[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/F</td>
</tr>
<tr>
<td>30.808</td>
<td>2.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n814_s0/I3</td>
</tr>
<tr>
<td>31.840</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n814_s0/F</td>
</tr>
<tr>
<td>31.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_11_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.594, 39.291%; route: 17.456, 59.156%; tC2Q: 0.458, 1.553%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R26C46[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>7.243</td>
<td>4.453</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C40</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/RAD[3]</td>
</tr>
<tr>
<td>7.503</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>8.791</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.890</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/F</td>
</tr>
<tr>
<td>9.896</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/I2</td>
</tr>
<tr>
<td>10.928</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/F</td>
</tr>
<tr>
<td>12.233</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/I1</td>
</tr>
<tr>
<td>12.783</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/COUT</td>
</tr>
<tr>
<td>12.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/CIN</td>
</tr>
<tr>
<td>12.840</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/COUT</td>
</tr>
<tr>
<td>12.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/CIN</td>
</tr>
<tr>
<td>12.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/COUT</td>
</tr>
<tr>
<td>12.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/CIN</td>
</tr>
<tr>
<td>12.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/COUT</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/CIN</td>
</tr>
<tr>
<td>13.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>13.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>13.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>13.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>13.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>13.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>13.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>13.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>13.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>13.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>13.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>13.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>13.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>13.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>13.916</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/SUM</td>
</tr>
<tr>
<td>16.663</td>
<td>2.747</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[11]</td>
</tr>
<tr>
<td>17.169</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[15]</td>
</tr>
<tr>
<td>17.972</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/I0</td>
</tr>
<tr>
<td>18.700</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/SUM</td>
</tr>
<tr>
<td>19.491</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/I0</td>
</tr>
<tr>
<td>20.590</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/F</td>
</tr>
<tr>
<td>21.395</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/I0</td>
</tr>
<tr>
<td>22.353</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/COUT</td>
</tr>
<tr>
<td>22.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/CIN</td>
</tr>
<tr>
<td>22.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/COUT</td>
</tr>
<tr>
<td>22.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/CIN</td>
</tr>
<tr>
<td>22.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/COUT</td>
</tr>
<tr>
<td>22.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/CIN</td>
</tr>
<tr>
<td>22.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/COUT</td>
</tr>
<tr>
<td>22.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/CIN</td>
</tr>
<tr>
<td>22.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/COUT</td>
</tr>
<tr>
<td>22.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/CIN</td>
</tr>
<tr>
<td>22.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/COUT</td>
</tr>
<tr>
<td>22.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/CIN</td>
</tr>
<tr>
<td>22.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/COUT</td>
</tr>
<tr>
<td>22.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/CIN</td>
</tr>
<tr>
<td>22.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/COUT</td>
</tr>
<tr>
<td>22.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/CIN</td>
</tr>
<tr>
<td>22.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/COUT</td>
</tr>
<tr>
<td>22.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/CIN</td>
</tr>
<tr>
<td>22.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/COUT</td>
</tr>
<tr>
<td>22.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/CIN</td>
</tr>
<tr>
<td>22.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/COUT</td>
</tr>
<tr>
<td>22.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/CIN</td>
</tr>
<tr>
<td>22.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/COUT</td>
</tr>
<tr>
<td>22.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/CIN</td>
</tr>
<tr>
<td>23.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/COUT</td>
</tr>
<tr>
<td>23.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/CIN</td>
</tr>
<tr>
<td>23.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/COUT</td>
</tr>
<tr>
<td>23.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/CIN</td>
</tr>
<tr>
<td>23.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/COUT</td>
</tr>
<tr>
<td>23.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/CIN</td>
</tr>
<tr>
<td>23.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/COUT</td>
</tr>
<tr>
<td>23.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/CIN</td>
</tr>
<tr>
<td>23.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/COUT</td>
</tr>
<tr>
<td>23.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/CIN</td>
</tr>
<tr>
<td>23.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/COUT</td>
</tr>
<tr>
<td>23.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/CIN</td>
</tr>
<tr>
<td>23.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/COUT</td>
</tr>
<tr>
<td>23.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/CIN</td>
</tr>
<tr>
<td>23.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/COUT</td>
</tr>
<tr>
<td>23.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/CIN</td>
</tr>
<tr>
<td>23.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/COUT</td>
</tr>
<tr>
<td>26.840</td>
<td>3.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s8/I2</td>
</tr>
<tr>
<td>27.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R24C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s8/F</td>
</tr>
<tr>
<td>30.696</td>
<td>2.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C43[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n54_s4/I3</td>
</tr>
<tr>
<td>31.728</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C43[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n54_s4/F</td>
</tr>
<tr>
<td>31.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C43[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_2_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_2_s3/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C43[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.635, 36.179%; route: 18.302, 62.262%; tC2Q: 0.458, 1.559%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.705</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R26C46[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>7.243</td>
<td>4.453</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C40</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/RAD[3]</td>
</tr>
<tr>
<td>7.503</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>8.791</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.890</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/F</td>
</tr>
<tr>
<td>9.896</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/I2</td>
</tr>
<tr>
<td>10.928</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/F</td>
</tr>
<tr>
<td>12.233</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/I1</td>
</tr>
<tr>
<td>12.783</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/COUT</td>
</tr>
<tr>
<td>12.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/CIN</td>
</tr>
<tr>
<td>12.840</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/COUT</td>
</tr>
<tr>
<td>12.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/CIN</td>
</tr>
<tr>
<td>12.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/COUT</td>
</tr>
<tr>
<td>12.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/CIN</td>
</tr>
<tr>
<td>12.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/COUT</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/CIN</td>
</tr>
<tr>
<td>13.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>13.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>13.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>13.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>13.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>13.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>13.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>13.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>13.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>13.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>13.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>13.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>13.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>13.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>13.916</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/SUM</td>
</tr>
<tr>
<td>16.663</td>
<td>2.747</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[11]</td>
</tr>
<tr>
<td>17.169</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[15]</td>
</tr>
<tr>
<td>17.972</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/I0</td>
</tr>
<tr>
<td>18.700</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/SUM</td>
</tr>
<tr>
<td>19.491</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/I0</td>
</tr>
<tr>
<td>20.590</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/F</td>
</tr>
<tr>
<td>21.395</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/I0</td>
</tr>
<tr>
<td>22.353</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/COUT</td>
</tr>
<tr>
<td>22.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/CIN</td>
</tr>
<tr>
<td>22.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/COUT</td>
</tr>
<tr>
<td>22.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/CIN</td>
</tr>
<tr>
<td>22.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/COUT</td>
</tr>
<tr>
<td>22.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/CIN</td>
</tr>
<tr>
<td>22.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/COUT</td>
</tr>
<tr>
<td>22.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/CIN</td>
</tr>
<tr>
<td>22.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/COUT</td>
</tr>
<tr>
<td>22.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/CIN</td>
</tr>
<tr>
<td>22.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/COUT</td>
</tr>
<tr>
<td>22.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/CIN</td>
</tr>
<tr>
<td>22.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/COUT</td>
</tr>
<tr>
<td>22.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/CIN</td>
</tr>
<tr>
<td>22.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/COUT</td>
</tr>
<tr>
<td>22.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/CIN</td>
</tr>
<tr>
<td>22.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/COUT</td>
</tr>
<tr>
<td>22.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/CIN</td>
</tr>
<tr>
<td>22.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/COUT</td>
</tr>
<tr>
<td>22.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/CIN</td>
</tr>
<tr>
<td>22.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/COUT</td>
</tr>
<tr>
<td>22.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/CIN</td>
</tr>
<tr>
<td>22.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/COUT</td>
</tr>
<tr>
<td>22.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/CIN</td>
</tr>
<tr>
<td>23.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/COUT</td>
</tr>
<tr>
<td>23.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/CIN</td>
</tr>
<tr>
<td>23.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/COUT</td>
</tr>
<tr>
<td>23.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/CIN</td>
</tr>
<tr>
<td>23.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/COUT</td>
</tr>
<tr>
<td>23.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/CIN</td>
</tr>
<tr>
<td>23.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/COUT</td>
</tr>
<tr>
<td>23.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/CIN</td>
</tr>
<tr>
<td>23.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/COUT</td>
</tr>
<tr>
<td>23.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/CIN</td>
</tr>
<tr>
<td>23.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/COUT</td>
</tr>
<tr>
<td>23.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/CIN</td>
</tr>
<tr>
<td>23.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/COUT</td>
</tr>
<tr>
<td>23.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/CIN</td>
</tr>
<tr>
<td>23.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/COUT</td>
</tr>
<tr>
<td>23.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/CIN</td>
</tr>
<tr>
<td>23.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/COUT</td>
</tr>
<tr>
<td>26.840</td>
<td>3.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s8/I2</td>
</tr>
<tr>
<td>27.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R24C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s8/F</td>
</tr>
<tr>
<td>30.883</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n49_s4/I3</td>
</tr>
<tr>
<td>31.705</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n49_s4/F</td>
</tr>
<tr>
<td>31.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_7_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_7_s3/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C34[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.425, 35.492%; route: 18.490, 62.948%; tC2Q: 0.458, 1.560%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.705</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_13_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R26C46[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>7.243</td>
<td>4.453</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C40</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/RAD[3]</td>
</tr>
<tr>
<td>7.503</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>8.791</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.890</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/F</td>
</tr>
<tr>
<td>9.896</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/I2</td>
</tr>
<tr>
<td>10.928</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/F</td>
</tr>
<tr>
<td>12.233</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/I1</td>
</tr>
<tr>
<td>12.783</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/COUT</td>
</tr>
<tr>
<td>12.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/CIN</td>
</tr>
<tr>
<td>12.840</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/COUT</td>
</tr>
<tr>
<td>12.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/CIN</td>
</tr>
<tr>
<td>12.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/COUT</td>
</tr>
<tr>
<td>12.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/CIN</td>
</tr>
<tr>
<td>12.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/COUT</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/CIN</td>
</tr>
<tr>
<td>13.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>13.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>13.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>13.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>13.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>13.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>13.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>13.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>13.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>13.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>13.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>13.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>13.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>13.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>13.916</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/SUM</td>
</tr>
<tr>
<td>16.663</td>
<td>2.747</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[11]</td>
</tr>
<tr>
<td>17.169</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[15]</td>
</tr>
<tr>
<td>17.972</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/I0</td>
</tr>
<tr>
<td>18.700</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/SUM</td>
</tr>
<tr>
<td>19.491</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/I0</td>
</tr>
<tr>
<td>20.590</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/F</td>
</tr>
<tr>
<td>21.395</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/I0</td>
</tr>
<tr>
<td>22.353</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/COUT</td>
</tr>
<tr>
<td>22.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/CIN</td>
</tr>
<tr>
<td>22.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/COUT</td>
</tr>
<tr>
<td>22.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/CIN</td>
</tr>
<tr>
<td>22.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/COUT</td>
</tr>
<tr>
<td>22.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/CIN</td>
</tr>
<tr>
<td>22.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/COUT</td>
</tr>
<tr>
<td>22.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/CIN</td>
</tr>
<tr>
<td>22.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/COUT</td>
</tr>
<tr>
<td>22.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/CIN</td>
</tr>
<tr>
<td>22.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/COUT</td>
</tr>
<tr>
<td>22.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/CIN</td>
</tr>
<tr>
<td>22.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/COUT</td>
</tr>
<tr>
<td>22.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/CIN</td>
</tr>
<tr>
<td>22.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/COUT</td>
</tr>
<tr>
<td>22.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/CIN</td>
</tr>
<tr>
<td>22.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/COUT</td>
</tr>
<tr>
<td>22.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/CIN</td>
</tr>
<tr>
<td>22.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/COUT</td>
</tr>
<tr>
<td>22.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/CIN</td>
</tr>
<tr>
<td>22.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/COUT</td>
</tr>
<tr>
<td>22.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/CIN</td>
</tr>
<tr>
<td>22.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/COUT</td>
</tr>
<tr>
<td>22.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/CIN</td>
</tr>
<tr>
<td>23.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/COUT</td>
</tr>
<tr>
<td>23.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/CIN</td>
</tr>
<tr>
<td>23.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/COUT</td>
</tr>
<tr>
<td>23.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/CIN</td>
</tr>
<tr>
<td>23.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/COUT</td>
</tr>
<tr>
<td>23.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/CIN</td>
</tr>
<tr>
<td>23.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/COUT</td>
</tr>
<tr>
<td>23.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/CIN</td>
</tr>
<tr>
<td>23.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/COUT</td>
</tr>
<tr>
<td>23.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/CIN</td>
</tr>
<tr>
<td>23.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/COUT</td>
</tr>
<tr>
<td>23.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/CIN</td>
</tr>
<tr>
<td>23.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/COUT</td>
</tr>
<tr>
<td>23.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/CIN</td>
</tr>
<tr>
<td>23.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/COUT</td>
</tr>
<tr>
<td>23.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/CIN</td>
</tr>
<tr>
<td>23.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/COUT</td>
</tr>
<tr>
<td>26.840</td>
<td>3.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s8/I2</td>
</tr>
<tr>
<td>27.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R24C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s8/F</td>
</tr>
<tr>
<td>30.883</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n43_s4/I3</td>
</tr>
<tr>
<td>31.705</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n43_s4/F</td>
</tr>
<tr>
<td>31.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_13_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_13_s3/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C34[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_13_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.425, 35.492%; route: 18.490, 62.948%; tC2Q: 0.458, 1.560%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.291</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_12_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R26C46[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>7.243</td>
<td>4.453</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C40</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/RAD[3]</td>
</tr>
<tr>
<td>7.503</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>8.791</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.890</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/F</td>
</tr>
<tr>
<td>9.896</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/I2</td>
</tr>
<tr>
<td>10.928</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/F</td>
</tr>
<tr>
<td>12.233</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/I1</td>
</tr>
<tr>
<td>12.783</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/COUT</td>
</tr>
<tr>
<td>12.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/CIN</td>
</tr>
<tr>
<td>12.840</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/COUT</td>
</tr>
<tr>
<td>12.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/CIN</td>
</tr>
<tr>
<td>12.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/COUT</td>
</tr>
<tr>
<td>12.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/CIN</td>
</tr>
<tr>
<td>12.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/COUT</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/CIN</td>
</tr>
<tr>
<td>13.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>13.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>13.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>13.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>13.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>13.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>13.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>13.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>13.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>13.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>13.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>13.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>13.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>13.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>13.916</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/SUM</td>
</tr>
<tr>
<td>16.663</td>
<td>2.747</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[11]</td>
</tr>
<tr>
<td>17.169</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[15]</td>
</tr>
<tr>
<td>17.972</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/I0</td>
</tr>
<tr>
<td>18.700</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/SUM</td>
</tr>
<tr>
<td>19.491</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/I0</td>
</tr>
<tr>
<td>20.590</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/F</td>
</tr>
<tr>
<td>21.395</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/I0</td>
</tr>
<tr>
<td>22.353</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/COUT</td>
</tr>
<tr>
<td>22.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/CIN</td>
</tr>
<tr>
<td>22.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/COUT</td>
</tr>
<tr>
<td>22.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/CIN</td>
</tr>
<tr>
<td>22.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/COUT</td>
</tr>
<tr>
<td>22.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/CIN</td>
</tr>
<tr>
<td>22.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/COUT</td>
</tr>
<tr>
<td>22.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/CIN</td>
</tr>
<tr>
<td>22.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/COUT</td>
</tr>
<tr>
<td>22.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/CIN</td>
</tr>
<tr>
<td>22.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/COUT</td>
</tr>
<tr>
<td>22.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/CIN</td>
</tr>
<tr>
<td>22.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/COUT</td>
</tr>
<tr>
<td>22.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/CIN</td>
</tr>
<tr>
<td>22.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/COUT</td>
</tr>
<tr>
<td>22.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/CIN</td>
</tr>
<tr>
<td>22.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/COUT</td>
</tr>
<tr>
<td>22.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/CIN</td>
</tr>
<tr>
<td>22.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/COUT</td>
</tr>
<tr>
<td>22.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/CIN</td>
</tr>
<tr>
<td>22.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/COUT</td>
</tr>
<tr>
<td>22.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/CIN</td>
</tr>
<tr>
<td>22.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/COUT</td>
</tr>
<tr>
<td>22.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/CIN</td>
</tr>
<tr>
<td>23.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/COUT</td>
</tr>
<tr>
<td>23.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/CIN</td>
</tr>
<tr>
<td>23.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/COUT</td>
</tr>
<tr>
<td>23.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/CIN</td>
</tr>
<tr>
<td>23.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/COUT</td>
</tr>
<tr>
<td>23.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/CIN</td>
</tr>
<tr>
<td>23.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/COUT</td>
</tr>
<tr>
<td>23.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/CIN</td>
</tr>
<tr>
<td>23.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/COUT</td>
</tr>
<tr>
<td>23.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/CIN</td>
</tr>
<tr>
<td>23.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/COUT</td>
</tr>
<tr>
<td>23.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/CIN</td>
</tr>
<tr>
<td>23.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/COUT</td>
</tr>
<tr>
<td>23.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/CIN</td>
</tr>
<tr>
<td>23.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/COUT</td>
</tr>
<tr>
<td>23.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/CIN</td>
</tr>
<tr>
<td>23.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/COUT</td>
</tr>
<tr>
<td>26.840</td>
<td>3.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s8/I2</td>
</tr>
<tr>
<td>27.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R24C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s8/F</td>
</tr>
<tr>
<td>30.579</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n44_s4/I3</td>
</tr>
<tr>
<td>31.678</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n44_s4/F</td>
</tr>
<tr>
<td>31.678</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_12_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_12_s3/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_12_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.702, 36.468%; route: 18.186, 61.970%; tC2Q: 0.458, 1.562%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R26C46[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>7.243</td>
<td>4.453</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C40</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/RAD[3]</td>
</tr>
<tr>
<td>7.503</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>8.791</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.890</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/F</td>
</tr>
<tr>
<td>9.896</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/I2</td>
</tr>
<tr>
<td>10.928</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/F</td>
</tr>
<tr>
<td>12.233</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/I1</td>
</tr>
<tr>
<td>12.783</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/COUT</td>
</tr>
<tr>
<td>12.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/CIN</td>
</tr>
<tr>
<td>12.840</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/COUT</td>
</tr>
<tr>
<td>12.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/CIN</td>
</tr>
<tr>
<td>12.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/COUT</td>
</tr>
<tr>
<td>12.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/CIN</td>
</tr>
<tr>
<td>12.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/COUT</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/CIN</td>
</tr>
<tr>
<td>13.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>13.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>13.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>13.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>13.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>13.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>13.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>13.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>13.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>13.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>13.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>13.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>13.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>13.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>13.916</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/SUM</td>
</tr>
<tr>
<td>16.663</td>
<td>2.747</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[11]</td>
</tr>
<tr>
<td>17.169</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[15]</td>
</tr>
<tr>
<td>17.972</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/I0</td>
</tr>
<tr>
<td>18.700</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/SUM</td>
</tr>
<tr>
<td>19.491</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/I0</td>
</tr>
<tr>
<td>20.590</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/F</td>
</tr>
<tr>
<td>21.395</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/I0</td>
</tr>
<tr>
<td>22.353</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/COUT</td>
</tr>
<tr>
<td>22.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/CIN</td>
</tr>
<tr>
<td>22.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/COUT</td>
</tr>
<tr>
<td>22.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/CIN</td>
</tr>
<tr>
<td>22.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/COUT</td>
</tr>
<tr>
<td>22.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/CIN</td>
</tr>
<tr>
<td>22.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/COUT</td>
</tr>
<tr>
<td>22.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/CIN</td>
</tr>
<tr>
<td>22.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/COUT</td>
</tr>
<tr>
<td>22.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/CIN</td>
</tr>
<tr>
<td>22.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/COUT</td>
</tr>
<tr>
<td>22.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/CIN</td>
</tr>
<tr>
<td>22.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/COUT</td>
</tr>
<tr>
<td>22.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/CIN</td>
</tr>
<tr>
<td>22.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/COUT</td>
</tr>
<tr>
<td>22.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/CIN</td>
</tr>
<tr>
<td>22.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/COUT</td>
</tr>
<tr>
<td>22.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/CIN</td>
</tr>
<tr>
<td>22.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/COUT</td>
</tr>
<tr>
<td>22.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/CIN</td>
</tr>
<tr>
<td>22.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/COUT</td>
</tr>
<tr>
<td>22.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/CIN</td>
</tr>
<tr>
<td>22.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/COUT</td>
</tr>
<tr>
<td>22.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/CIN</td>
</tr>
<tr>
<td>23.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/COUT</td>
</tr>
<tr>
<td>23.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/CIN</td>
</tr>
<tr>
<td>23.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/COUT</td>
</tr>
<tr>
<td>23.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/CIN</td>
</tr>
<tr>
<td>23.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/COUT</td>
</tr>
<tr>
<td>23.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/CIN</td>
</tr>
<tr>
<td>23.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/COUT</td>
</tr>
<tr>
<td>23.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/CIN</td>
</tr>
<tr>
<td>23.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/COUT</td>
</tr>
<tr>
<td>23.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/CIN</td>
</tr>
<tr>
<td>23.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/COUT</td>
</tr>
<tr>
<td>23.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/CIN</td>
</tr>
<tr>
<td>23.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/COUT</td>
</tr>
<tr>
<td>23.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/CIN</td>
</tr>
<tr>
<td>23.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/COUT</td>
</tr>
<tr>
<td>23.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/CIN</td>
</tr>
<tr>
<td>23.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/COUT</td>
</tr>
<tr>
<td>26.197</td>
<td>2.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s4/I1</td>
</tr>
<tr>
<td>27.223</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s4/F</td>
</tr>
<tr>
<td>27.642</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/I0</td>
</tr>
<tr>
<td>28.674</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R24C35[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/F</td>
</tr>
<tr>
<td>30.967</td>
<td>2.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n808_s0/I3</td>
</tr>
<tr>
<td>31.593</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n808_s0/F</td>
</tr>
<tr>
<td>31.593</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_17_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.188, 38.236%; route: 17.614, 60.198%; tC2Q: 0.458, 1.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R26C46[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>7.243</td>
<td>4.453</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C40</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/RAD[3]</td>
</tr>
<tr>
<td>7.503</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>8.791</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.890</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/F</td>
</tr>
<tr>
<td>9.896</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/I2</td>
</tr>
<tr>
<td>10.928</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/F</td>
</tr>
<tr>
<td>12.233</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/I1</td>
</tr>
<tr>
<td>12.783</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/COUT</td>
</tr>
<tr>
<td>12.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/CIN</td>
</tr>
<tr>
<td>12.840</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/COUT</td>
</tr>
<tr>
<td>12.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/CIN</td>
</tr>
<tr>
<td>12.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/COUT</td>
</tr>
<tr>
<td>12.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/CIN</td>
</tr>
<tr>
<td>12.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/COUT</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/CIN</td>
</tr>
<tr>
<td>13.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>13.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>13.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>13.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>13.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>13.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>13.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>13.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>13.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>13.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>13.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>13.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>13.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>13.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>13.916</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/SUM</td>
</tr>
<tr>
<td>16.663</td>
<td>2.747</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[11]</td>
</tr>
<tr>
<td>17.169</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[15]</td>
</tr>
<tr>
<td>17.972</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/I0</td>
</tr>
<tr>
<td>18.700</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/SUM</td>
</tr>
<tr>
<td>19.491</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/I0</td>
</tr>
<tr>
<td>20.590</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/F</td>
</tr>
<tr>
<td>21.395</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/I0</td>
</tr>
<tr>
<td>22.353</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/COUT</td>
</tr>
<tr>
<td>22.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/CIN</td>
</tr>
<tr>
<td>22.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/COUT</td>
</tr>
<tr>
<td>22.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/CIN</td>
</tr>
<tr>
<td>22.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/COUT</td>
</tr>
<tr>
<td>22.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/CIN</td>
</tr>
<tr>
<td>22.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/COUT</td>
</tr>
<tr>
<td>22.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/CIN</td>
</tr>
<tr>
<td>22.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/COUT</td>
</tr>
<tr>
<td>22.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/CIN</td>
</tr>
<tr>
<td>22.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/COUT</td>
</tr>
<tr>
<td>22.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/CIN</td>
</tr>
<tr>
<td>22.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/COUT</td>
</tr>
<tr>
<td>22.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/CIN</td>
</tr>
<tr>
<td>22.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/COUT</td>
</tr>
<tr>
<td>22.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/CIN</td>
</tr>
<tr>
<td>22.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/COUT</td>
</tr>
<tr>
<td>22.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/CIN</td>
</tr>
<tr>
<td>22.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/COUT</td>
</tr>
<tr>
<td>22.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/CIN</td>
</tr>
<tr>
<td>22.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/COUT</td>
</tr>
<tr>
<td>22.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/CIN</td>
</tr>
<tr>
<td>22.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/COUT</td>
</tr>
<tr>
<td>22.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/CIN</td>
</tr>
<tr>
<td>23.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/COUT</td>
</tr>
<tr>
<td>23.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/CIN</td>
</tr>
<tr>
<td>23.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/COUT</td>
</tr>
<tr>
<td>23.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/CIN</td>
</tr>
<tr>
<td>23.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/COUT</td>
</tr>
<tr>
<td>23.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/CIN</td>
</tr>
<tr>
<td>23.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/COUT</td>
</tr>
<tr>
<td>23.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/CIN</td>
</tr>
<tr>
<td>23.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/COUT</td>
</tr>
<tr>
<td>23.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/CIN</td>
</tr>
<tr>
<td>23.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/COUT</td>
</tr>
<tr>
<td>23.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/CIN</td>
</tr>
<tr>
<td>23.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/COUT</td>
</tr>
<tr>
<td>23.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/CIN</td>
</tr>
<tr>
<td>23.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/COUT</td>
</tr>
<tr>
<td>23.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/CIN</td>
</tr>
<tr>
<td>23.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/COUT</td>
</tr>
<tr>
<td>26.197</td>
<td>2.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s4/I1</td>
</tr>
<tr>
<td>27.223</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s4/F</td>
</tr>
<tr>
<td>27.642</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/I0</td>
</tr>
<tr>
<td>28.674</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R24C35[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n804_s2/F</td>
</tr>
<tr>
<td>30.478</td>
<td>1.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n805_s0/I3</td>
</tr>
<tr>
<td>31.577</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n805_s0/F</td>
</tr>
<tr>
<td>31.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_20_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.661, 39.874%; route: 17.125, 58.559%; tC2Q: 0.458, 1.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_8_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R26C46[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_3_s4/Q</td>
</tr>
<tr>
<td>7.243</td>
<td>4.453</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C40</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/RAD[3]</td>
</tr>
<tr>
<td>7.503</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_node_mem_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>8.791</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.890</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s1/F</td>
</tr>
<tr>
<td>9.896</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/I2</td>
</tr>
<tr>
<td>10.928</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/node_mem_DOL_0_G[0]_s0/F</td>
</tr>
<tr>
<td>12.233</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/I1</td>
</tr>
<tr>
<td>12.783</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n227_s/COUT</td>
</tr>
<tr>
<td>12.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/CIN</td>
</tr>
<tr>
<td>12.840</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n226_s/COUT</td>
</tr>
<tr>
<td>12.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/CIN</td>
</tr>
<tr>
<td>12.897</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n225_s/COUT</td>
</tr>
<tr>
<td>12.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/CIN</td>
</tr>
<tr>
<td>12.954</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n224_s/COUT</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/CIN</td>
</tr>
<tr>
<td>13.011</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n223_s/COUT</td>
</tr>
<tr>
<td>13.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/CIN</td>
</tr>
<tr>
<td>13.068</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n222_s/COUT</td>
</tr>
<tr>
<td>13.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/CIN</td>
</tr>
<tr>
<td>13.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n221_s/COUT</td>
</tr>
<tr>
<td>13.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/CIN</td>
</tr>
<tr>
<td>13.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n220_s/COUT</td>
</tr>
<tr>
<td>13.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/CIN</td>
</tr>
<tr>
<td>13.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n219_s/COUT</td>
</tr>
<tr>
<td>13.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/CIN</td>
</tr>
<tr>
<td>13.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n218_s/COUT</td>
</tr>
<tr>
<td>13.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/CIN</td>
</tr>
<tr>
<td>13.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n217_s/COUT</td>
</tr>
<tr>
<td>13.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/CIN</td>
</tr>
<tr>
<td>13.916</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n216_s/SUM</td>
</tr>
<tr>
<td>16.663</td>
<td>2.747</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[4][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/B[11]</td>
</tr>
<tr>
<td>17.169</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n267_s1/DOUT[15]</td>
</tr>
<tr>
<td>17.972</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/I0</td>
</tr>
<tr>
<td>18.700</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n360_s/SUM</td>
</tr>
<tr>
<td>19.491</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/I0</td>
</tr>
<tr>
<td>20.590</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s96/F</td>
</tr>
<tr>
<td>21.395</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/I0</td>
</tr>
<tr>
<td>22.353</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s75/COUT</td>
</tr>
<tr>
<td>22.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/CIN</td>
</tr>
<tr>
<td>22.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s76/COUT</td>
</tr>
<tr>
<td>22.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/CIN</td>
</tr>
<tr>
<td>22.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s77/COUT</td>
</tr>
<tr>
<td>22.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/CIN</td>
</tr>
<tr>
<td>22.524</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s78/COUT</td>
</tr>
<tr>
<td>22.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/CIN</td>
</tr>
<tr>
<td>22.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s79/COUT</td>
</tr>
<tr>
<td>22.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/CIN</td>
</tr>
<tr>
<td>22.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s80/COUT</td>
</tr>
<tr>
<td>22.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/CIN</td>
</tr>
<tr>
<td>22.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s81/COUT</td>
</tr>
<tr>
<td>22.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/CIN</td>
</tr>
<tr>
<td>22.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s82/COUT</td>
</tr>
<tr>
<td>22.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/CIN</td>
</tr>
<tr>
<td>22.809</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s83/COUT</td>
</tr>
<tr>
<td>22.809</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/CIN</td>
</tr>
<tr>
<td>22.866</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s84/COUT</td>
</tr>
<tr>
<td>22.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/CIN</td>
</tr>
<tr>
<td>22.923</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s85/COUT</td>
</tr>
<tr>
<td>22.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C39[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/CIN</td>
</tr>
<tr>
<td>22.980</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C39[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s86/COUT</td>
</tr>
<tr>
<td>22.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/CIN</td>
</tr>
<tr>
<td>23.037</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s87/COUT</td>
</tr>
<tr>
<td>23.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/CIN</td>
</tr>
<tr>
<td>23.094</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s88/COUT</td>
</tr>
<tr>
<td>23.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/CIN</td>
</tr>
<tr>
<td>23.151</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s89/COUT</td>
</tr>
<tr>
<td>23.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/CIN</td>
</tr>
<tr>
<td>23.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s90/COUT</td>
</tr>
<tr>
<td>23.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/CIN</td>
</tr>
<tr>
<td>23.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s91/COUT</td>
</tr>
<tr>
<td>23.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/CIN</td>
</tr>
<tr>
<td>23.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s92/COUT</td>
</tr>
<tr>
<td>23.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/CIN</td>
</tr>
<tr>
<td>23.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s93/COUT</td>
</tr>
<tr>
<td>23.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[0][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/CIN</td>
</tr>
<tr>
<td>23.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s94/COUT</td>
</tr>
<tr>
<td>23.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C41[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/CIN</td>
</tr>
<tr>
<td>23.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n361_s95/COUT</td>
</tr>
<tr>
<td>26.840</td>
<td>3.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[2][B]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s8/I2</td>
</tr>
<tr>
<td>27.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R24C38[2][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n26_s8/F</td>
</tr>
<tr>
<td>30.394</td>
<td>2.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n48_s4/I3</td>
</tr>
<tr>
<td>31.493</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C35[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n48_s4/F</td>
</tr>
<tr>
<td>31.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_8_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_8_s3/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C35[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_8_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.702, 36.700%; route: 18.001, 61.728%; tC2Q: 0.458, 1.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/dbus_req_o.data_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/memory_system.neorv32_dmem_enabled.neorv32_dmem_inst/dmem_ram_gen[0].ram_inst/spram_spram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/dbus_req_o.data_0_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C8[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/dbus_req_o.data_0_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">neorv32_inst/memory_system.neorv32_dmem_enabled.neorv32_dmem_inst/dmem_ram_gen[0].ram_inst/spram_spram_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>neorv32_inst/memory_system.neorv32_dmem_enabled.neorv32_dmem_inst/dmem_ram_gen[0].ram_inst/spram_spram_0_0_s/CLK</td>
</tr>
<tr>
<td>1.737</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>neorv32_inst/memory_system.neorv32_dmem_enabled.neorv32_dmem_inst/dmem_ram_gen[0].ram_inst/spram_spram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.438</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/dbus_req_o.data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/memory_system.neorv32_dmem_enabled.neorv32_dmem_inst/dmem_ram_gen[0].ram_inst/spram_spram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/dbus_req_o.data_1_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C8[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/dbus_req_o.data_1_s0/Q</td>
</tr>
<tr>
<td>2.175</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">neorv32_inst/memory_system.neorv32_dmem_enabled.neorv32_dmem_inst/dmem_ram_gen[0].ram_inst/spram_spram_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>neorv32_inst/memory_system.neorv32_dmem_enabled.neorv32_dmem_inst/dmem_ram_gen[0].ram_inst/spram_spram_0_0_s/CLK</td>
</tr>
<tr>
<td>1.737</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>neorv32_inst/memory_system.neorv32_dmem_enabled.neorv32_dmem_inst/dmem_ram_gen[0].ram_inst/spram_spram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 44.283%; tC2Q: 0.333, 55.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/w_pnt_0_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/ipb_ipb_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/w_pnt_0_s5/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/w_pnt_0_s5/Q</td>
</tr>
<tr>
<td>2.169</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C17</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/ipb_ipb_0_4_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/ipb_ipb_0_4_s/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C17</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/ipb_ipb_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.259, 43.705%; tC2Q: 0.333, 56.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/dbus_req_o.data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/memory_system.neorv32_dmem_enabled.neorv32_dmem_inst/dmem_ram_gen[0].ram_inst/spram_spram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/dbus_req_o.data_2_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C8[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/dbus_req_o.data_2_s0/Q</td>
</tr>
<tr>
<td>2.410</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">neorv32_inst/memory_system.neorv32_dmem_enabled.neorv32_dmem_inst/dmem_ram_gen[0].ram_inst/spram_spram_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>neorv32_inst/memory_system.neorv32_dmem_enabled.neorv32_dmem_inst/dmem_ram_gen[0].ram_inst/spram_spram_0_0_s/CLK</td>
</tr>
<tr>
<td>1.737</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>neorv32_inst/memory_system.neorv32_dmem_enabled.neorv32_dmem_inst/dmem_ram_gen[0].ram_inst/spram_spram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.500, 60.007%; tC2Q: 0.333, 39.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.411</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/dbus_req_o.data_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/memory_system.neorv32_dmem_enabled.neorv32_dmem_inst/dmem_ram_gen[0].ram_inst/spram_spram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/dbus_req_o.data_3_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C8[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/dbus_req_o.data_3_s0/Q</td>
</tr>
<tr>
<td>2.411</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">neorv32_inst/memory_system.neorv32_dmem_enabled.neorv32_dmem_inst/dmem_ram_gen[0].ram_inst/spram_spram_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>neorv32_inst/memory_system.neorv32_dmem_enabled.neorv32_dmem_inst/dmem_ram_gen[0].ram_inst/spram_spram_0_0_s/CLK</td>
</tr>
<tr>
<td>1.737</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>neorv32_inst/memory_system.neorv32_dmem_enabled.neorv32_dmem_inst/dmem_ram_gen[0].ram_inst/spram_spram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.501, 60.063%; tC2Q: 0.333, 39.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/w_pnt_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/w_pnt_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/w_pnt_0_s4/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R22C30[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/w_pnt_0_s4/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/n14_s3/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/n14_s3/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/w_pnt_0_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/w_pnt_0_s4/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C30[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine_fifo_inst/w_pnt_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_0_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R26C29[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_0_s2/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n498_s3/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n498_s3/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_0_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/rx_engine.bitcnt_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C31[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_2_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n361_s1/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n361_s1/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C31[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_3_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n360_s2/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/n360_s2/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C31[1][A]</td>
<td>neorv32_inst/io_system.neorv32_uart0_enabled.neorv32_uart0_inst/tx_engine.bitcnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_5_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R12C31[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_5_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/n32_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/n32_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_5_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C31[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_54_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_54_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_54_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R12C27[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_54_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/n47_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C27[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/n47_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_54_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_54_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C27[1][A]</td>
<td>neorv32_inst/io_system.neorv32_clint_enabled.neorv32_clint_inst/neorv32_clint_mtime_inst/count_54_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_11_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_11_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_11_s3/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C36[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_11_s3/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n45_s4/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n45_s4/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_11_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_11_s3/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_11_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_19_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_19_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_19_s3/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R22C39[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_19_s3/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n37_s4/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n37_s4/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_19_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_19_s3/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C39[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min1_19_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s1_5_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s1_5_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C46[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s1_5_s3/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R25C46[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s1_5_s3/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C46[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n91_s3/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C46[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n91_s3/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C46[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s1_5_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C46[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s1_5_s3/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C46[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s1_5_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_0_s24</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_0_s24</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_0_s24/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R27C43[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_0_s24/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n24_s4/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C43[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n24_s4/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C43[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_0_s24/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_0_s24/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u_0_s24</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_1_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C43[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_1_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n824_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n824_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_1_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_2_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C43[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_2_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n823_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C43[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n823_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C43[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_2_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C43[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_3_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R24C36[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_3_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n822_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n822_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_3_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_6_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C39[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_6_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n819_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n819_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_6_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_15_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R25C43[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_15_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n810_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C43[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n810_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_15_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C43[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_19_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C44[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_19_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n806_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C44[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n806_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C44[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_19_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C44[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_20_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C38[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_20_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n805_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n805_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_20_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C38[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_min2_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_0_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C45[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_0_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n833_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C45[0][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n833_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_0_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C45[0][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_1_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C43[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_1_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n832_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C43[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n832_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_1_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C43[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_2_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C34[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_2_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n831_s0/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" background: #97FFFF;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/n831_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_2_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/out_s2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[1][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/I0</td>
</tr>
<tr>
<td>4.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1478</td>
<td>R4C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/F</td>
</tr>
<tr>
<td>7.108</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_24_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_24_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[1][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/I0</td>
</tr>
<tr>
<td>4.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1478</td>
<td>R4C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/F</td>
</tr>
<tr>
<td>7.108</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_31_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_31_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C35[2][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/sysinfo[0]_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[1][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/I0</td>
</tr>
<tr>
<td>4.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1478</td>
<td>R4C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/F</td>
</tr>
<tr>
<td>7.108</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_0_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[1][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/I0</td>
</tr>
<tr>
<td>4.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1478</td>
<td>R4C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/F</td>
</tr>
<tr>
<td>7.108</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_1_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C33[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[1][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/I0</td>
</tr>
<tr>
<td>4.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1478</td>
<td>R4C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/F</td>
</tr>
<tr>
<td>7.108</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_2_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C35[2][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[1][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/I0</td>
</tr>
<tr>
<td>4.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1478</td>
<td>R4C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/F</td>
</tr>
<tr>
<td>7.108</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_3_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[1][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/I0</td>
</tr>
<tr>
<td>4.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1478</td>
<td>R4C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/F</td>
</tr>
<tr>
<td>7.108</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_4_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[1][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/I0</td>
</tr>
<tr>
<td>4.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1478</td>
<td>R4C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/F</td>
</tr>
<tr>
<td>7.108</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_5_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[1][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/I0</td>
</tr>
<tr>
<td>4.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1478</td>
<td>R4C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/F</td>
</tr>
<tr>
<td>7.108</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_6_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[1][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/I0</td>
</tr>
<tr>
<td>4.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1478</td>
<td>R4C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/F</td>
</tr>
<tr>
<td>7.108</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_7_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C35[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[1][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/I0</td>
</tr>
<tr>
<td>4.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1478</td>
<td>R4C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/F</td>
</tr>
<tr>
<td>7.108</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_8_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[1][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/I0</td>
</tr>
<tr>
<td>4.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1478</td>
<td>R4C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/F</td>
</tr>
<tr>
<td>7.108</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_9_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C34[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[1][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/I0</td>
</tr>
<tr>
<td>4.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1478</td>
<td>R4C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/F</td>
</tr>
<tr>
<td>7.108</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_10_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C34[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[1][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/I0</td>
</tr>
<tr>
<td>4.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1478</td>
<td>R4C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/F</td>
</tr>
<tr>
<td>7.108</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C35[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_11_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[1][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/I0</td>
</tr>
<tr>
<td>4.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1478</td>
<td>R4C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/F</td>
</tr>
<tr>
<td>7.108</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C35[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_12_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[1][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/I0</td>
</tr>
<tr>
<td>4.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1478</td>
<td>R4C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/F</td>
</tr>
<tr>
<td>7.108</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C35[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_13_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C35[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[1][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/I0</td>
</tr>
<tr>
<td>4.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1478</td>
<td>R4C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/F</td>
</tr>
<tr>
<td>7.108</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_14_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C34[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[1][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/I0</td>
</tr>
<tr>
<td>4.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1478</td>
<td>R4C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/F</td>
</tr>
<tr>
<td>7.108</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_15_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[1][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/I0</td>
</tr>
<tr>
<td>4.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1478</td>
<td>R4C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/F</td>
</tr>
<tr>
<td>7.108</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_16_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C35[1][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[1][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/I0</td>
</tr>
<tr>
<td>4.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1478</td>
<td>R4C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/F</td>
</tr>
<tr>
<td>7.108</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_17_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[1][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/I0</td>
</tr>
<tr>
<td>4.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1478</td>
<td>R4C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/F</td>
</tr>
<tr>
<td>7.108</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C35[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_18_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C35[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[1][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/I0</td>
</tr>
<tr>
<td>4.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1478</td>
<td>R4C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/F</td>
</tr>
<tr>
<td>7.108</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_19_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C34[1][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[1][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/I0</td>
</tr>
<tr>
<td>4.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1478</td>
<td>R4C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/F</td>
</tr>
<tr>
<td>7.108</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C32[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_20_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C32[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[1][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/I0</td>
</tr>
<tr>
<td>4.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1478</td>
<td>R4C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/F</td>
</tr>
<tr>
<td>7.108</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C33[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_21_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C33[0][B]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[1][B]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/I0</td>
</tr>
<tr>
<td>4.161</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1478</td>
<td>R4C37[1][B]</td>
<td style=" background: #97FFFF;">neorv32_inst/soc_generators.neorv32_sys_clock_inst/n4_s2/F</td>
</tr>
<tr>
<td>7.108</td>
<td>2.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C33[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_22_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_22_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C33[0][A]</td>
<td>neorv32_inst/io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst/bus_rsp_o.data_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 21.606%; route: 3.286, 68.798%; tC2Q: 0.458, 9.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R4C36[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.473</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/hart.halted_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R4C36[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.473</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_0_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C43[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R4C36[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.473</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_1_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C43[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R4C36[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.473</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_2_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.err_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R4C36[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.473</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_0_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C42[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R4C36[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.473</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_1_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R4C36[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.473</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_2_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C40[2][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/cmd.state_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R4C36[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.473</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[1][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_0_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C39[1][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R4C36[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.473</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_1_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C39[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R4C36[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.473</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_2_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C45[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R4C36[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.473</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_3_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C36[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R4C36[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.473</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_4_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R4C36[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.473</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_5_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C38[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R4C36[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.473</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_6_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R4C36[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.473</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_7_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R4C36[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.473</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[2][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[2][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_8_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C42[2][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R4C36[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.473</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C45[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C45[1][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_9_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C45[1][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R4C36[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.473</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_10_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C37[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R4C36[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.473</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_11_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C38[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R4C36[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.473</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_12_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C37[0][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R4C36[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.473</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[1][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_13_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C42[1][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R4C36[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.473</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[1][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_14_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_14_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C41[1][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R4C36[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.473</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[1][B]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_15_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[1][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_15_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C41[1][B]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R4C36[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.473</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_16_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_16_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C38[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>352</td>
<td>R4C36[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/soc_generators.neorv32_sys_reset_inst/rstn_ext_o_s0/Q</td>
</tr>
<tr>
<td>3.473</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][A]</td>
<td style=" font-weight:bold;">neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_17_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2119</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_17_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C38[0][A]</td>
<td>neorv32_inst/neorv32_ocd_enabled.neorv32_debug_dm_inst/dci.data_reg_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uflash_inst/state_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uflash_inst/state_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uflash_inst/state_14_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uflash_inst/state_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uflash_inst/state_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uflash_inst/state_12_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uflash_inst/se_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uflash_inst/se_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uflash_inst/se_s2/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uflash_inst/cycle_count_19_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uflash_inst/cycle_count_19_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uflash_inst/cycle_count_19_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uflash_inst/cycle_count_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uflash_inst/cycle_count_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uflash_inst/cycle_count_3_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/cnt_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/cnt_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>neorv32_inst/soc_generators.neorv32_sys_clock_inst/cnt_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/immediate_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/immediate_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/immediate_17_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.ra_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.ra_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine.ra_7_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/csr.rdata_7_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/host_rsp_o.data_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/host_rsp_o.data_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>neorv32_inst/io_system.neorv32_bus_io_switch_inst/neorv32_bus_reg_inst/host_rsp_o.data_6_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2119</td>
<td>clk_i_d</td>
<td>6.164</td>
<td>0.262</td>
</tr>
<tr>
<td>1478</td>
<td>neorv32_inst/n4_6</td>
<td>30.750</td>
<td>4.058</td>
</tr>
<tr>
<td>352</td>
<td>neorv32_inst/rstn_ext</td>
<td>32.134</td>
<td>2.946</td>
</tr>
<tr>
<td>208</td>
<td>neorv32_inst/iodev_req[1].addr[2]</td>
<td>21.623</td>
<td>5.899</td>
</tr>
<tr>
<td>119</td>
<td>neorv32_inst/iodev_req[1].addr[3]</td>
<td>20.727</td>
<td>6.037</td>
</tr>
<tr>
<td>106</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/ctrl.ir_funct3_Z[1]</td>
<td>20.728</td>
<td>9.119</td>
</tr>
<tr>
<td>83</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/ctrl.ir_funct3_Z[2]</td>
<td>20.094</td>
<td>7.028</td>
</tr>
<tr>
<td>74</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/exe_engine.state[1]</td>
<td>26.982</td>
<td>4.100</td>
</tr>
<tr>
<td>74</td>
<td>neorv32_inst/core_complex_gen[0].neorv32_cpu_inst/ctrl.ir_funct3_Z[0]</td>
<td>22.304</td>
<td>7.814</td>
</tr>
<tr>
<td>72</td>
<td>neorv32_inst/io_system.neorv32_cfs_enabled.neorv32_cfs_inst/i_u[5]</td>
<td>10.471</td>
<td>3.288</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C18</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C22</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C24</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C25</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C42</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C41</td>
<td>100.00%</td>
</tr>
<tr>
<td>R23C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R12C2</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_i -period 37.037 -waveform {0 18.518} [get_ports {clk_i}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
