// Seed: 566650002
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2,
    output id_3,
    input id_4
    , id_8,
    input id_5,
    output logic id_6,
    inout logic id_7
);
  logic id_9;
  type_16(
      1, id_4
  );
  logic id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  input id_4;
  inout id_3;
  output id_2;
  output id_1;
  logic id_8;
  assign id_0 = id_3;
  logic id_9;
  logic id_10 = id_8;
endmodule
