{"vcs1":{"timestamp_begin":1735218424.203742358, "rt":1.71, "ut":0.68, "st":0.26}}
{"vcselab":{"timestamp_begin":1735218426.000181954, "rt":1.17, "ut":0.26, "st":0.19}}
{"link":{"timestamp_begin":1735218427.265060873, "rt":0.33, "ut":0.14, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735218423.447789067}
{"VCS_COMP_START_TIME": 1735218423.447789067}
{"VCS_COMP_END_TIME": 1735218428.991595780}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 332088}}
{"stitch_vcselab": {"peak_mem": 223332}}
