{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694523386181 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694523386185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 12 20:56:26 2023 " "Processing started: Tue Sep 12 20:56:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694523386185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694523386185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694523386185 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694523386434 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694523386435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/Quartus/ECE550/ALU/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694523393532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694523393532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.v" "" { Text "D:/Quartus/ECE550/ALU/alu_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694523393534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694523393534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "D:/Quartus/ECE550/ALU/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694523393536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694523393536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_8.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_8 " "Found entity 1: adder_8" {  } { { "adder_8.v" "" { Text "D:/Quartus/ECE550/ALU/adder_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694523393537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694523393537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_16.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_16 " "Found entity 1: adder_16" {  } { { "adder_16.v" "" { Text "D:/Quartus/ECE550/ALU/adder_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694523393539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694523393539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "mux_2_1.v" "" { Text "D:/Quartus/ECE550/ALU/mux_2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694523393540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694523393540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_8.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_8 " "Found entity 1: mux_2_8" {  } { { "mux_2_8.v" "" { Text "D:/Quartus/ECE550/ALU/mux_2_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694523393542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694523393542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_16.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_16 " "Found entity 1: mux_2_16" {  } { { "mux2_16.v" "" { Text "D:/Quartus/ECE550/ALU/mux2_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694523393543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694523393543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32 " "Found entity 1: adder_32" {  } { { "adder_32.v" "" { Text "D:/Quartus/ECE550/ALU/adder_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694523393545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694523393545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor_32.v 1 1 " "Found 1 design units, including 1 entities, in source file subtractor_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor_32 " "Found entity 1: subtractor_32" {  } { { "subtractor_32.v" "" { Text "D:/Quartus/ECE550/ALU/subtractor_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694523393546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694523393546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwiseand.v 1 1 " "Found 1 design units, including 1 entities, in source file bitwiseand.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitwiseAnd " "Found entity 1: bitwiseAnd" {  } { { "bitwiseAnd.v" "" { Text "D:/Quartus/ECE550/ALU/bitwiseAnd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694523393548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694523393548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwiseor.v 1 1 " "Found 1 design units, including 1 entities, in source file bitwiseor.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitwiseOr " "Found entity 1: bitwiseOr" {  } { { "bitwiseOr.v" "" { Text "D:/Quartus/ECE550/ALU/bitwiseOr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694523393550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694523393550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll.v 1 1 " "Found 1 design units, including 1 entities, in source file sll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll " "Found entity 1: sll" {  } { { "sll.v" "" { Text "D:/Quartus/ECE550/ALU/sll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694523393552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694523393552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra.v 1 1 " "Found 1 design units, including 1 entities, in source file sra.v" { { "Info" "ISGN_ENTITY_NAME" "1 sra " "Found entity 1: sra" {  } { { "sra.v" "" { Text "D:/Quartus/ECE550/ALU/sra.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694523393554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694523393554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_32 " "Found entity 1: mux_4_32" {  } { { "mux_4_32.v" "" { Text "D:/Quartus/ECE550/ALU/mux_4_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694523393555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694523393555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_32 " "Found entity 1: mux_2_32" {  } { { "mux_2_32.v" "" { Text "D:/Quartus/ECE550/ALU/mux_2_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694523393557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694523393557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8_32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8_32 " "Found entity 1: mux_8_32" {  } { { "mux_8_32.v" "" { Text "D:/Quartus/ECE550/ALU/mux_8_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694523393559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694523393559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_1 " "Found entity 1: mux_4_1" {  } { { "mux_4_1.v" "" { Text "D:/Quartus/ECE550/ALU/mux_4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694523393560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694523393560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8_1 " "Found entity 1: mux_8_1" {  } { { "mux_8_1.v" "" { Text "D:/Quartus/ECE550/ALU/mux_8_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694523393562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694523393562 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694523393583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32 adder_32:myadder " "Elaborating entity \"adder_32\" for hierarchy \"adder_32:myadder\"" {  } { { "alu.v" "myadder" { Text "D:/Quartus/ECE550/ALU/alu.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694523393586 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sum\[32\] adder_32.v(4) " "Output port \"sum\[32\]\" at adder_32.v(4) has no driver" {  } { { "adder_32.v" "" { Text "D:/Quartus/ECE550/ALU/adder_32.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1694523393586 "|subtractor_32|adder_32:sub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_16 adder_32:myadder\|adder_16:adder0 " "Elaborating entity \"adder_16\" for hierarchy \"adder_32:myadder\|adder_16:adder0\"" {  } { { "adder_32.v" "adder0" { Text "D:/Quartus/ECE550/ALU/adder_32.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694523393587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_8 adder_32:myadder\|adder_16:adder0\|adder_8:adder0 " "Elaborating entity \"adder_8\" for hierarchy \"adder_32:myadder\|adder_16:adder0\|adder_8:adder0\"" {  } { { "adder_16.v" "adder0" { Text "D:/Quartus/ECE550/ALU/adder_16.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694523393588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder adder_32:myadder\|adder_16:adder0\|adder_8:adder0\|full_adder:adder_0 " "Elaborating entity \"full_adder\" for hierarchy \"adder_32:myadder\|adder_16:adder0\|adder_8:adder0\|full_adder:adder_0\"" {  } { { "adder_8.v" "adder_0" { Text "D:/Quartus/ECE550/ALU/adder_8.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694523393589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_8 adder_32:myadder\|adder_16:adder0\|mux_2_8:mux_sum " "Elaborating entity \"mux_2_8\" for hierarchy \"adder_32:myadder\|adder_16:adder0\|mux_2_8:mux_sum\"" {  } { { "adder_16.v" "mux_sum" { Text "D:/Quartus/ECE550/ALU/adder_16.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694523393596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1 adder_32:myadder\|adder_16:adder0\|mux_2_1:mux_cout " "Elaborating entity \"mux_2_1\" for hierarchy \"adder_32:myadder\|adder_16:adder0\|mux_2_1:mux_cout\"" {  } { { "adder_16.v" "mux_cout" { Text "D:/Quartus/ECE550/ALU/adder_16.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694523393597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_16 adder_32:myadder\|mux_2_16:mux_sum " "Elaborating entity \"mux_2_16\" for hierarchy \"adder_32:myadder\|mux_2_16:mux_sum\"" {  } { { "adder_32.v" "mux_sum" { Text "D:/Quartus/ECE550/ALU/adder_32.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694523393615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor_32 subtractor_32:mysubtractor " "Elaborating entity \"subtractor_32\" for hierarchy \"subtractor_32:mysubtractor\"" {  } { { "alu.v" "mysubtractor" { Text "D:/Quartus/ECE550/ALU/alu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694523393616 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 subtractor_32.v(83) " "Verilog HDL warning at subtractor_32.v(83): actual bit length 32 differs from formal bit length 1" {  } { { "subtractor_32.v" "" { Text "D:/Quartus/ECE550/ALU/subtractor_32.v" 83 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1694523393617 "|alu|subtractor_32:mysubtractor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwiseAnd bitwiseAnd:myAnd " "Elaborating entity \"bitwiseAnd\" for hierarchy \"bitwiseAnd:myAnd\"" {  } { { "alu.v" "myAnd" { Text "D:/Quartus/ECE550/ALU/alu.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694523393645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwiseOr bitwiseOr:myOr " "Elaborating entity \"bitwiseOr\" for hierarchy \"bitwiseOr:myOr\"" {  } { { "alu.v" "myOr" { Text "D:/Quartus/ECE550/ALU/alu.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694523393647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll sll:mySll " "Elaborating entity \"sll\" for hierarchy \"sll:mySll\"" {  } { { "alu.v" "mySll" { Text "D:/Quartus/ECE550/ALU/alu.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694523393648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra sra:mySra " "Elaborating entity \"sra\" for hierarchy \"sra:mySra\"" {  } { { "alu.v" "mySra" { Text "D:/Quartus/ECE550/ALU/alu.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694523393687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8_32 mux_8_32:output_mux " "Elaborating entity \"mux_8_32\" for hierarchy \"mux_8_32:output_mux\"" {  } { { "alu.v" "output_mux" { Text "D:/Quartus/ECE550/ALU/alu.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694523393726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_32 mux_8_32:output_mux\|mux_4_32:first_top " "Elaborating entity \"mux_4_32\" for hierarchy \"mux_8_32:output_mux\|mux_4_32:first_top\"" {  } { { "mux_8_32.v" "first_top" { Text "D:/Quartus/ECE550/ALU/mux_8_32.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694523393728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_32 mux_8_32:output_mux\|mux_4_32:first_top\|mux_2_32:first_top " "Elaborating entity \"mux_2_32\" for hierarchy \"mux_8_32:output_mux\|mux_4_32:first_top\|mux_2_32:first_top\"" {  } { { "mux_4_32.v" "first_top" { Text "D:/Quartus/ECE550/ALU/mux_4_32.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694523393730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8_1 mux_8_1:overflow_mux " "Elaborating entity \"mux_8_1\" for hierarchy \"mux_8_1:overflow_mux\"" {  } { { "alu.v" "overflow_mux" { Text "D:/Quartus/ECE550/ALU/alu.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694523393734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_1 mux_8_1:overflow_mux\|mux_4_1:first_top " "Elaborating entity \"mux_4_1\" for hierarchy \"mux_8_1:overflow_mux\|mux_4_1:first_top\"" {  } { { "mux_8_1.v" "first_top" { Text "D:/Quartus/ECE550/ALU/mux_8_1.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694523393735 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 mux_sum 17 16 " "Port \"ordered port 1\" on the entity instantiation of \"mux_sum\" is connected to a signal of width 17. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "adder_32.v" "mux_sum" { Text "D:/Quartus/ECE550/ALU/adder_32.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1694523393835 "|alu|adder_32:myadder|mux_2_16:mux_sum"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 mux_sum 17 16 " "Port \"ordered port 2\" on the entity instantiation of \"mux_sum\" is connected to a signal of width 17. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "adder_32.v" "mux_sum" { Text "D:/Quartus/ECE550/ALU/adder_32.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1694523393835 "|alu|adder_32:myadder|mux_2_16:mux_sum"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 adder2 17 16 " "Port \"ordered port 3\" on the entity instantiation of \"adder2\" is connected to a signal of width 17. The formal width of the signal in the module is 16.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder_32.v" "adder2" { Text "D:/Quartus/ECE550/ALU/adder_32.v" 12 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1694523393836 "|alu|adder_32:myadder|adder_16:adder2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 adder1 17 16 " "Port \"ordered port 3\" on the entity instantiation of \"adder1\" is connected to a signal of width 17. The formal width of the signal in the module is 16.  The extra bits will be left dangling without any fan-out logic." {  } { { "adder_32.v" "adder1" { Text "D:/Quartus/ECE550/ALU/adder_32.v" 11 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1694523393837 "|alu|adder_32:myadder|adder_16:adder1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "subtractor_32:mysubtractor\|adder_32:sub\|w1\[16\] " "Net \"subtractor_32:mysubtractor\|adder_32:sub\|w1\[16\]\" is missing source, defaulting to GND" {  } { { "adder_32.v" "w1\[16\]" { Text "D:/Quartus/ECE550/ALU/adder_32.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1694523393838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "subtractor_32:mysubtractor\|adder_32:sub\|w2\[16\] " "Net \"subtractor_32:mysubtractor\|adder_32:sub\|w2\[16\]\" is missing source, defaulting to GND" {  } { { "adder_32.v" "w2\[16\]" { Text "D:/Quartus/ECE550/ALU/adder_32.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1694523393838 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1694523393838 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "subtractor_32:mysubtractor\|adder_32:sub\|w1\[16\] " "Net \"subtractor_32:mysubtractor\|adder_32:sub\|w1\[16\]\" is missing source, defaulting to GND" {  } { { "adder_32.v" "w1\[16\]" { Text "D:/Quartus/ECE550/ALU/adder_32.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1694523393839 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "subtractor_32:mysubtractor\|adder_32:sub\|w2\[16\] " "Net \"subtractor_32:mysubtractor\|adder_32:sub\|w2\[16\]\" is missing source, defaulting to GND" {  } { { "adder_32.v" "w2\[16\]" { Text "D:/Quartus/ECE550/ALU/adder_32.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1694523393839 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1694523393839 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "adder_32:myadder\|w1\[16\] " "Net \"adder_32:myadder\|w1\[16\]\" is missing source, defaulting to GND" {  } { { "adder_32.v" "w1\[16\]" { Text "D:/Quartus/ECE550/ALU/adder_32.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1694523393844 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "adder_32:myadder\|w2\[16\] " "Net \"adder_32:myadder\|w2\[16\]\" is missing source, defaulting to GND" {  } { { "adder_32.v" "w2\[16\]" { Text "D:/Quartus/ECE550/ALU/adder_32.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1694523393844 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1694523393844 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "40 " "40 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1694523394402 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1694523394772 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1694523395675 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694523395675 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_ALUopcode\[3\] " "No output dependent on input pin \"ctrl_ALUopcode\[3\]\"" {  } { { "alu.v" "" { Text "D:/Quartus/ECE550/ALU/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694523395720 "|alu|ctrl_ALUopcode[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_ALUopcode\[4\] " "No output dependent on input pin \"ctrl_ALUopcode\[4\]\"" {  } { { "alu.v" "" { Text "D:/Quartus/ECE550/ALU/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694523395720 "|alu|ctrl_ALUopcode[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1694523395720 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "761 " "Implemented 761 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "74 " "Implemented 74 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1694523395720 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1694523395720 ""} { "Info" "ICUT_CUT_TM_LCELLS" "652 " "Implemented 652 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1694523395720 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1694523395720 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694523395734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 12 20:56:35 2023 " "Processing ended: Tue Sep 12 20:56:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694523395734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694523395734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694523395734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694523395734 ""}
