

================================================================
== Vivado HLS Report for 'Drain_In37'
================================================================
* Date:           Sun Feb 28 21:28:35 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv_v1.prj
* Solution:       solution2
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.950 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        5|      904| 50.000 ns | 9.040 us |    5|  904|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Drain_In_Out_L_Inner  |        1|      900|         2|          1|          1| 1 ~ 900 |    yes   |
        +------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 6 5 
5 --> 4 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 7 [1/1] (1.83ns)   --->   "%p_c_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_c_s)" [conv_v1.cpp:147]   --->   Operation 7 'read' 'p_c_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (1.83ns)   --->   "%p_chin_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_chin_s)" [conv_v1.cpp:149]   --->   Operation 8 'read' 'p_chin_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (1.83ns)   --->   "%p_k_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_k_s)" [conv_v1.cpp:151]   --->   Operation 9 'read' 'p_k_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 7.95>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%cast = zext i32 %p_k_read to i64" [conv_v1.cpp:151]   --->   Operation 10 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (3.42ns)   --->   "%bound = mul i64 %cast, %cast" [conv_v1.cpp:151]   --->   Operation 11 'mul' 'bound' <Predicate = true> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%cast2 = zext i32 %p_chin_read to i96" [conv_v1.cpp:149]   --->   Operation 12 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%cast3 = zext i64 %bound to i96" [conv_v1.cpp:151]   --->   Operation 13 'zext' 'cast3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (4.53ns)   --->   "%bound4 = mul i96 %cast3, %cast2" [conv_v1.cpp:151]   --->   Operation 14 'mul' 'bound4' <Predicate = true> <Delay = 4.53> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.45>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %In_pre_V4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_chin_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_c_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_k_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%cast14 = zext i32 %p_c_read to i128" [conv_v1.cpp:147]   --->   Operation 19 'zext' 'cast14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%cast15 = zext i96 %bound4 to i128" [conv_v1.cpp:151]   --->   Operation 20 'zext' 'cast15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (5.45ns)   --->   "%bound16 = mul i128 %cast15, %cast14" [conv_v1.cpp:151]   --->   Operation 21 'mul' 'bound16' <Predicate = true> <Delay = 5.45> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.65ns)   --->   "br label %0" [conv_v1.cpp:147]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.65>

State 4 <SV = 3> <Delay = 1.57>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten31 = phi i128 [ 0, %entry ], [ %add_ln147, %Inner ]" [conv_v1.cpp:147]   --->   Operation 23 'phi' 'indvar_flatten31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (1.30ns)   --->   "%icmp_ln147 = icmp eq i128 %indvar_flatten31, %bound16" [conv_v1.cpp:147]   --->   Operation 24 'icmp' 'icmp_ln147' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 25 [1/1] (1.57ns)   --->   "%add_ln147 = add i128 %indvar_flatten31, 1" [conv_v1.cpp:147]   --->   Operation 25 'add' 'add_ln147' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln147, label %.exit, label %Inner" [conv_v1.cpp:147]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.83>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @Drain_In_Out_L_Inner)"   --->   Operation 27 'specloopname' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 900, i64 100)"   --->   Operation 28 'speclooptripcount' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @L_L_Inner_str)"   --->   Operation 29 'specloopname' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @L_Inner_str)"   --->   Operation 30 'specloopname' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind" [conv_v1.cpp:153]   --->   Operation 31 'specloopname' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_152_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str4)" [conv_v1.cpp:153]   --->   Operation 32 'specregionbegin' 'tmp_152_i_i' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:154]   --->   Operation 33 'specpipeline' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (1.83ns)   --->   "%tmp_0 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %In_pre_V4)" [conv_v1.cpp:155]   --->   Operation 34 'read' 'tmp_0' <Predicate = (!icmp_ln147)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str4, i32 %tmp_152_i_i)" [conv_v1.cpp:156]   --->   Operation 35 'specregionend' 'empty' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "br label %0" [conv_v1.cpp:153]   --->   Operation 36 'br' <Predicate = (!icmp_ln147)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 37 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.84ns
The critical path consists of the following:
	fifo read on port 'p_c_s' (conv_v1.cpp:147) [9]  (1.84 ns)

 <State 2>: 7.95ns
The critical path consists of the following:
	'mul' operation ('bound', conv_v1.cpp:151) [13]  (3.42 ns)
	'mul' operation ('bound4', conv_v1.cpp:151) [16]  (4.53 ns)

 <State 3>: 5.45ns
The critical path consists of the following:
	'mul' operation ('bound16', conv_v1.cpp:151) [19]  (5.45 ns)

 <State 4>: 1.58ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten31', conv_v1.cpp:147) with incoming values : ('add_ln147', conv_v1.cpp:147) [22]  (0 ns)
	'add' operation ('add_ln147', conv_v1.cpp:147) [24]  (1.58 ns)

 <State 5>: 1.84ns
The critical path consists of the following:
	fifo read on port 'In_pre_V4' (conv_v1.cpp:155) [34]  (1.84 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
