+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Legal Partition Candidates                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+
; Hierarchy                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Input ; Constant Input ; Unused Input ; Floating Input ; Output ; Constant Output ; Unused Output ; Floating Output ; Bidir ; Constant Bidir ; Unused Bidir ; Input only Bidir ; Output only Bidir ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+
; if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_out_ic_to_avmavmm_1_rw|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_out_ic_to_avmavmm_1_rw                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 109   ; 4              ; 4            ; 4              ; 107    ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].sp|staging_r                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 72    ; 0              ; 72           ; 0                ; 72                ;
; if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].sp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].sp                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 146   ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].out_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 73    ; 0              ; 73           ; 0                ; 73                ;
; if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].in_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 73    ; 0              ; 73           ; 0                ; 73                ;
; if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].dp|pipe_r                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 72    ; 0              ; 72           ; 0                ; 72                ;
; if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].dp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 146   ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].out_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 73    ; 0              ; 73           ; 0                ; 73                ;
; if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].in_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 73    ; 0              ; 73           ; 0                ; 73                ;
; if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].dp|pipe_r                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 72    ; 0              ; 72           ; 0                ; 72                ;
; if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].dp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 146   ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].out_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 73    ; 0              ; 73           ; 0                ; 73                ;
; if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].in_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 73    ; 0              ; 73           ; 0                ; 73                ;
; if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 35    ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 107   ; 0              ; 73           ; 0                ; 73                ;
; if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|wrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 3     ; 1              ; 1            ; 1              ; 1      ; 1               ; 1             ; 1               ; 75    ; 0              ; 72           ; 0                ; 72                ;
; if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 182   ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|s.rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|s.wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|s.out_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 73    ; 0              ; 73           ; 0                ; 73                ;
; if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|s.in_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 73    ; 0              ; 73           ; 0                ; 73                ;
; if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 216   ; 0              ; 2            ; 0                ; 2                 ;
; if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 73    ; 0              ; 73           ; 0                ; 73                ;
; if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 107   ; 0              ; 107          ; 0                ; 107               ;
; if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 108   ; 0              ; 0            ; 0              ; 107    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.t[0].avmm_1_avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 107   ; 0              ; 2            ; 0              ; 106    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|thereset_wire_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B0_runOnce|theif_loop_1_B0_runOnce_merge                                                                                                                                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B0_runOnce|thebb_if_loop_1_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_10|thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_10_reg                                                                                                                                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B0_runOnce|thebb_if_loop_1_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_10|thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_11|acl_reset_handler_inst                                                                                                                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B0_runOnce|thebb_if_loop_1_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_10|thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_11                                                                                                                                                                                                                                                                                                     ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B0_runOnce|thebb_if_loop_1_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_10                                                                                                                                                                                                                                                                                                                                                      ; 9     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B0_runOnce|thebb_if_loop_1_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11|thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11_reg                                                                                                                                                                                                                                                                                             ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B0_runOnce|thebb_if_loop_1_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11|thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B0_runOnce|thebb_if_loop_1_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11|thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11|fifo                                                                                                                                                                                                                                                                                            ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B0_runOnce|thebb_if_loop_1_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11|thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11|acl_reset_handler_inst                                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B0_runOnce|thebb_if_loop_1_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11|thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11                                                                                                                                                                                                                                                                                                 ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B0_runOnce|thebb_if_loop_1_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11                                                                                                                                                                                                                                                                                                                                                    ; 6     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B0_runOnce|thebb_if_loop_1_B0_runOnce_stall_region|theif_loop_1_B0_runOnce_merge_reg                                                                                                                                                                                                                                                                                                                                                                     ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B0_runOnce|thebb_if_loop_1_B0_runOnce_stall_region                                                                                                                                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B0_runOnce|theif_loop_1_B0_runOnce_branch                                                                                                                                                                                                                                                                                                                                                                                                                ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B0_runOnce                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 4     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|theif_loop_1_B2_x|sim_tracker_inst                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 5     ; 1              ; 4            ; 1              ; 0      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|theif_loop_1_B2_x                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 11    ; 0              ; 4            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|theif_loop_1_B1_start_x|sim_tracker_inst                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 5     ; 1              ; 4            ; 1              ; 0      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|theif_loop_1_B1_start_x                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 11    ; 0              ; 4            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B3|thebb_if_loop_1_B3_stall_region|thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11|thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11|acl_reset_handler_inst                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B3|thebb_if_loop_1_B3_stall_region|thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11|thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11                                                                                                                                                                                                                                                                                                             ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B3|thebb_if_loop_1_B3_stall_region|thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11                                                                                                                                                                                                                                                                                                                                                                  ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B3|thebb_if_loop_1_B3_stall_region|thei_llvm_fpga_ffwd_dest_i1_cmp124_if_loop_10|thei_llvm_fpga_ffwd_dest_i1_cmp124_if_loop_11|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B3|thebb_if_loop_1_B3_stall_region|thei_llvm_fpga_ffwd_dest_i1_cmp124_if_loop_10|thei_llvm_fpga_ffwd_dest_i1_cmp124_if_loop_11                                                                                                                                                                                                                                                                                                                           ; 12    ; 7              ; 0            ; 7              ; 10     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B3|thebb_if_loop_1_B3_stall_region|thei_llvm_fpga_ffwd_dest_i1_cmp124_if_loop_10                                                                                                                                                                                                                                                                                                                                                                         ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B3|thebb_if_loop_1_B3_stall_region|thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B3|thebb_if_loop_1_B3_stall_region|thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                         ; 40    ; 1              ; 0            ; 1              ; 38     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B3|thebb_if_loop_1_B3_stall_region|thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13|theiowr                                                                                                                                                                                                                                                                                                                                                   ; 104   ; 3              ; 63           ; 3              ; 36     ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B3|thebb_if_loop_1_B3_stall_region|thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13                                                                                                                                                                                                                                                                                                                                                           ; 37    ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B3|thebb_if_loop_1_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_if_loop_14|thei_llvm_fpga_push_token_i1_throttle_push_if_loop_14_reg                                                                                                                                                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B3|thebb_if_loop_1_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_if_loop_14|thei_llvm_fpga_push_token_i1_throttle_push_if_loop_11|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B3|thebb_if_loop_1_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_if_loop_14|thei_llvm_fpga_push_token_i1_throttle_push_if_loop_11|fifo                                                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B3|thebb_if_loop_1_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_if_loop_14|thei_llvm_fpga_push_token_i1_throttle_push_if_loop_11|acl_reset_handler_inst                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B3|thebb_if_loop_1_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_if_loop_14|thei_llvm_fpga_push_token_i1_throttle_push_if_loop_11                                                                                                                                                                                                                                                                                                           ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B3|thebb_if_loop_1_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_if_loop_14                                                                                                                                                                                                                                                                                                                                                                 ; 6     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B3|thebb_if_loop_1_B3_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                       ; 39    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B3|theif_loop_1_B3_branch                                                                                                                                                                                                                                                                                                                                                                                                                                ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B3|theif_loop_1_B3_merge                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B3                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 39    ; 0              ; 0            ; 0              ; 38     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_iord_bl_call_if_loop_1_unnamed_if_loop_12_if_loop_12_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_iord_bl_call_if_loop_1_unnamed_if_loop_12_if_loop_12_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg                                                                                                                                                                                                                                         ; 135   ; 0              ; 0            ; 0              ; 133    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_iord_bl_call_if_loop_1_unnamed_if_loop_12_if_loop_12_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_iord_bl_call_if_loop_1_unnamed_if_loop_12_if_loop_12_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                                                     ; 136   ; 2              ; 0            ; 2              ; 136    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_iord_bl_call_if_loop_1_unnamed_if_loop_12_if_loop_12_aunroll_x|theiord                                                                                                                                                                                                                                                                                                                               ; 169   ; 37             ; 0            ; 37             ; 132    ; 37              ; 37            ; 37              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_iord_bl_call_if_loop_1_unnamed_if_loop_12_if_loop_12_aunroll_x                                                                                                                                                                                                                                                                                                                                       ; 134   ; 0              ; 1            ; 0              ; 100    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11                                                                                                                                                                                                                                                                       ; 67    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19                                                                                                                                                                                                                                                                                                                                         ; 69    ; 0              ; 1            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19_1_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19_1_reg                                                                                                                                                                                                                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_115|thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_11                                                                                                                                                                                                                                                                                ; 67    ; 31             ; 0            ; 31             ; 64     ; 31              ; 31            ; 31              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_115                                                                                                                                                                                                                                                                                                                                             ; 38    ; 0              ; 1            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i1_unnamed_if_loop_14_if_loop_110|thei_llvm_fpga_ffwd_source_i1_unnamed_if_loop_14_if_loop_11                                                                                                                                                                                                                                                                                  ; 11    ; 7              ; 0            ; 7              ; 8      ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i1_unnamed_if_loop_14_if_loop_110                                                                                                                                                                                                                                                                                                                                              ; 6     ; 0              ; 1            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11|thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11_reg                                                                                                                                                                                                                                                                                         ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11|thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11|acl_reset_handler_inst                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11|thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11                                                                                                                                                                                                                                                                                             ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11                                                                                                                                                                                                                                                                                                                                                    ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_1s_c0_exit_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_1s_c0_exit_if_loop_11|acl_reset_handler_inst                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_1s_c0_exit_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_1s_c0_exit_if_loop_11                                                                                                                                                                             ; 23    ; 16             ; 0            ; 16             ; 20     ; 16              ; 16            ; 16              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_1s_c0_exit_if_loop_11_aunroll_x                                                                                                                                                                                                                                                     ; 7     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond12_if_loop_12|thei_llvm_fpga_push_i1_notexitcond12_if_loop_11|acl_reset_handler_inst                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond12_if_loop_12|thei_llvm_fpga_push_i1_notexitcond12_if_loop_11                                                                                                                                                             ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond12_if_loop_12                                                                                                                                                                                                             ; 6     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|thei_llvm_fpga_pipeline_keep_going11_if_loop_11|thepassthru                                                                                                                                                                                                 ; 1     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|thei_llvm_fpga_pipeline_keep_going11_if_loop_11|thei_llvm_fpga_pipeline_keep_going11_if_loop_11|asr|acl_reset_handler_inst                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|thei_llvm_fpga_pipeline_keep_going11_if_loop_11|thei_llvm_fpga_pipeline_keep_going11_if_loop_11|asr                                                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|thei_llvm_fpga_pipeline_keep_going11_if_loop_11|thei_llvm_fpga_pipeline_keep_going11_if_loop_11                                                                                                                                                             ; 10    ; 2              ; 3            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|thei_llvm_fpga_pipeline_keep_going11_if_loop_11                                                                                                                                                                                                             ; 10    ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x                                                                                                                                                                                                                                                             ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x                                                                                                                                                                                                                                                                                                                                       ; 6     ; 0              ; 1            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|theif_loop_1_B1_start_merge_reg                                                                                                                                                                                                                                                                                                                                                                           ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region                                                                                                                                                                                                                                                                                                                                                                                                           ; 136   ; 0              ; 0            ; 0              ; 106    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|theif_loop_1_B1_start_branch                                                                                                                                                                                                                                                                                                                                                                                                                    ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|theif_loop_1_B1_start_merge                                                                                                                                                                                                                                                                                                                                                                                                                     ; 5     ; 0              ; 2            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 137   ; 0              ; 0            ; 0              ; 106    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thei_llvm_fpga_pipeline_keep_going11_if_loop_11_sr                                                                                                                                                                                                                                                                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|theloop_limiter_if_loop_10|thelimiter|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|theloop_limiter_if_loop_10|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|theloop_limiter_if_loop_10                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_full_detector|acl_reset_handler_inst                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_full_detector                                                                             ; 7     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_full_detector                                                                                                                                                                     ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                        ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10|ms.acl_mid_speed_fifo_inst|addr_match_inst                                          ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                               ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                         ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                               ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                         ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated       ; 38    ; 0              ; 0            ; 0              ; 24     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10|ms.acl_mid_speed_fifo_inst                                                          ; 28    ; 2              ; 0            ; 2              ; 31     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10                                                                                     ; 28    ; 21             ; 0            ; 21             ; 27     ; 21              ; 21            ; 21              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x                                                                                                                                                               ; 7     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x                                                                                                                                                                                                                                                             ; 9     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_144|thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_11                                                                                                                                          ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_144                                                                                                                                                                                                       ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|redist9_i_first_cleanup_xor_if_loop_14_q_9                                                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_128|thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11|acl_reset_handler_inst                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_128|thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11                                                                                                                                                                      ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_128                                                                                                                                                                                                                     ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|redist13_sync_together95_aunroll_x_in_c0_eni1_1_tpl_12                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i32_sum_014_push7_if_loop_130|thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11|fifo|acl_reset_handler_inst                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i32_sum_014_push7_if_loop_130|thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11|fifo                                                                                                                                                             ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i32_sum_014_push7_if_loop_130|thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11|acl_reset_handler_inst                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i32_sum_014_push7_if_loop_130|thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11                                                                                                                                                                  ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i32_sum_014_push7_if_loop_130                                                                                                                                                                                                                   ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|redist7_i_llvm_fpga_pipeline_keep_going_if_loop_16_out_data_out_12                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|redist2_i_masked_if_loop_145_q_9                                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|i_masked_if_loop_145_delay                                                                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|redist17_sync_together95_aunroll_x_in_i_valid_11                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_mem_lm1_if_loop_122|thei_llvm_fpga_mem_lm1_if_loop_11|pipelined_read|acl_reset_handler_inst                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_mem_lm1_if_loop_122|thei_llvm_fpga_mem_lm1_if_loop_11|pipelined_read                                                                                                                                                                                 ; 71    ; 15             ; 2            ; 15             ; 81     ; 15              ; 15            ; 15              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_mem_lm1_if_loop_122|thei_llvm_fpga_mem_lm1_if_loop_11|u_permute_address                                                                                                                                                                              ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_mem_lm1_if_loop_122|thei_llvm_fpga_mem_lm1_if_loop_11|acl_reset_handler_inst                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_mem_lm1_if_loop_122|thei_llvm_fpga_mem_lm1_if_loop_11                                                                                                                                                                                                ; 242   ; 45             ; 129          ; 45             ; 107    ; 45              ; 45            ; 45              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_mem_lm1_if_loop_122                                                                                                                                                                                                                                  ; 105   ; 0              ; 33           ; 0              ; 104    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_119|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11|acl_reset_handler_inst                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_119|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11                                                                                                                                          ; 68    ; 1              ; 1            ; 1              ; 66     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_119                                                                                                                                                                                                       ; 68    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_117|thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_11|acl_reset_handler_inst                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_117|thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_11                                                                                                                                                                          ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_117                                                                                                                                                                                                                       ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i32_i_013_push8_if_loop_132|thei_llvm_fpga_push_i32_i_013_push8_if_loop_11|staging_reg|acl_reset_handler_inst                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i32_i_013_push8_if_loop_132|thei_llvm_fpga_push_i32_i_013_push8_if_loop_11|staging_reg                                                                                                                                                          ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i32_i_013_push8_if_loop_132|thei_llvm_fpga_push_i32_i_013_push8_if_loop_11|acl_reset_handler_inst                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i32_i_013_push8_if_loop_132|thei_llvm_fpga_push_i32_i_013_push8_if_loop_11                                                                                                                                                                      ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i32_i_013_push8_if_loop_132                                                                                                                                                                                                                     ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_ffwd_dest_i1_cmp126_if_loop_115|thei_llvm_fpga_ffwd_dest_i1_cmp126_if_loop_11|acl_reset_handler_inst                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_ffwd_dest_i1_cmp126_if_loop_115|thei_llvm_fpga_ffwd_dest_i1_cmp126_if_loop_11                                                                                                                                                                        ; 12    ; 8              ; 1            ; 8              ; 10     ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_ffwd_dest_i1_cmp126_if_loop_115                                                                                                                                                                                                                      ; 5     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop10_if_loop_12|thei_llvm_fpga_pop_i4_cleanups_pop10_if_loop_11|acl_reset_handler_inst                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop10_if_loop_12|thei_llvm_fpga_pop_i4_cleanups_pop10_if_loop_11                                                                                                                                                                     ; 23    ; 4              ; 0            ; 4              ; 11     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop10_if_loop_12                                                                                                                                                                                                                     ; 19    ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_if_loop_143|thei_llvm_fpga_push_i4_cleanups_push10_if_loop_11|fifo|acl_reset_handler_inst                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_if_loop_143|thei_llvm_fpga_push_i4_cleanups_push10_if_loop_11|fifo                                                                                                                                                           ; 12    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_if_loop_143|thei_llvm_fpga_push_i4_cleanups_push10_if_loop_11|acl_reset_handler_inst                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_if_loop_143|thei_llvm_fpga_push_i4_cleanups_push10_if_loop_11                                                                                                                                                                ; 15    ; 5              ; 0            ; 5              ; 19     ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_if_loop_143                                                                                                                                                                                                                  ; 10    ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pipeline_keep_going_if_loop_16|thepassthru                                                                                                                                                                                                           ; 1     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pipeline_keep_going_if_loop_16|thei_llvm_fpga_pipeline_keep_going_if_loop_11|push|staging_reg|acl_reset_handler_inst                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pipeline_keep_going_if_loop_16|thei_llvm_fpga_pipeline_keep_going_if_loop_11|push|staging_reg                                                                                                                                                        ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pipeline_keep_going_if_loop_16|thei_llvm_fpga_pipeline_keep_going_if_loop_11|push|acl_reset_handler_inst                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pipeline_keep_going_if_loop_16|thei_llvm_fpga_pipeline_keep_going_if_loop_11|push                                                                                                                                                                    ; 8     ; 4              ; 0            ; 4              ; 7      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pipeline_keep_going_if_loop_16|thei_llvm_fpga_pipeline_keep_going_if_loop_11|pop2|acl_reset_handler_inst                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pipeline_keep_going_if_loop_16|thei_llvm_fpga_pipeline_keep_going_if_loop_11|pop2                                                                                                                                                                    ; 9     ; 2              ; 0            ; 2              ; 4      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pipeline_keep_going_if_loop_16|thei_llvm_fpga_pipeline_keep_going_if_loop_11|pop1|acl_reset_handler_inst                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pipeline_keep_going_if_loop_16|thei_llvm_fpga_pipeline_keep_going_if_loop_11|pop1                                                                                                                                                                    ; 9     ; 2              ; 0            ; 2              ; 4      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pipeline_keep_going_if_loop_16|thei_llvm_fpga_pipeline_keep_going_if_loop_11|acl_reset_handler_inst                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pipeline_keep_going_if_loop_16|thei_llvm_fpga_pipeline_keep_going_if_loop_11                                                                                                                                                                         ; 10    ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pipeline_keep_going_if_loop_16                                                                                                                                                                                                                       ; 10    ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_if_loop_111|thei_llvm_fpga_push_i1_lastiniteration_if_loop_11|staging_reg|acl_reset_handler_inst                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_if_loop_111|thei_llvm_fpga_push_i1_lastiniteration_if_loop_11|staging_reg                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_if_loop_111|thei_llvm_fpga_push_i1_lastiniteration_if_loop_11|acl_reset_handler_inst                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_if_loop_111|thei_llvm_fpga_push_i1_lastiniteration_if_loop_11                                                                                                                                                                ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_if_loop_111                                                                                                                                                                                                                  ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pop_i4_initerations_pop9_if_loop_17|thei_llvm_fpga_pop_i4_initerations_pop9_if_loop_11|acl_reset_handler_inst                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pop_i4_initerations_pop9_if_loop_17|thei_llvm_fpga_pop_i4_initerations_pop9_if_loop_11                                                                                                                                                               ; 23    ; 4              ; 0            ; 4              ; 11     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pop_i4_initerations_pop9_if_loop_17                                                                                                                                                                                                                  ; 19    ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_if_loop_19|thei_llvm_fpga_push_i4_initerations_push9_if_loop_11|fifo|acl_reset_handler_inst                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_if_loop_19|thei_llvm_fpga_push_i4_initerations_push9_if_loop_11|fifo                                                                                                                                                      ; 12    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_if_loop_19|thei_llvm_fpga_push_i4_initerations_push9_if_loop_11|acl_reset_handler_inst                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_if_loop_19|thei_llvm_fpga_push_i4_initerations_push9_if_loop_11                                                                                                                                                           ; 15    ; 5              ; 0            ; 5              ; 19     ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_if_loop_19                                                                                                                                                                                                                ; 10    ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_if_loop_140|thei_llvm_fpga_push_i1_notexitcond_if_loop_11|fifo|staging_reg|acl_reset_handler_inst                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_if_loop_140|thei_llvm_fpga_push_i1_notexitcond_if_loop_11|fifo|staging_reg                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_if_loop_140|thei_llvm_fpga_push_i1_notexitcond_if_loop_11|fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_if_loop_140|thei_llvm_fpga_push_i1_notexitcond_if_loop_11|fifo|fifo|fifo                                                                                                                                                         ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_if_loop_140|thei_llvm_fpga_push_i1_notexitcond_if_loop_11|fifo|fifo|acl_reset_handler_inst                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_if_loop_140|thei_llvm_fpga_push_i1_notexitcond_if_loop_11|fifo|fifo                                                                                                                                                              ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_if_loop_140|thei_llvm_fpga_push_i1_notexitcond_if_loop_11|fifo|acl_reset_handler_inst                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_if_loop_140|thei_llvm_fpga_push_i1_notexitcond_if_loop_11|fifo                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_if_loop_140|thei_llvm_fpga_push_i1_notexitcond_if_loop_11|acl_reset_handler_inst                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_if_loop_140|thei_llvm_fpga_push_i1_notexitcond_if_loop_11                                                                                                                                                                        ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_if_loop_140                                                                                                                                                                                                                      ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|i_unnamed_if_loop_138_delay                                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_ffwd_dest_i1_cmp125_if_loop_137|thei_llvm_fpga_ffwd_dest_i1_cmp125_if_loop_11|acl_reset_handler_inst                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_ffwd_dest_i1_cmp125_if_loop_137|thei_llvm_fpga_ffwd_dest_i1_cmp125_if_loop_11                                                                                                                                                                        ; 12    ; 8              ; 1            ; 8              ; 10     ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_ffwd_dest_i1_cmp125_if_loop_137                                                                                                                                                                                                                      ; 5     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_113|thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11|acl_reset_handler_inst                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_113|thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11                                                                                                                                                      ; 135   ; 31             ; 0            ; 31             ; 67     ; 31              ; 31            ; 31              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_113                                                                                                                                                                                                             ; 104   ; 33             ; 0            ; 33             ; 34     ; 33              ; 33            ; 33              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_136|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11|fifo|acl_reset_handler_inst                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_136|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11|fifo                                                                                                                                             ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_136|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11|acl_reset_handler_inst                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_136|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11                                                                                                                                                  ; 71    ; 32             ; 0            ; 32             ; 131    ; 32              ; 32            ; 32              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_136                                                                                                                                                                                                           ; 39    ; 0              ; 0            ; 0              ; 65     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_112|thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11|acl_reset_handler_inst                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_112|thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11                                                                                                                                              ; 68    ; 32             ; 1            ; 32             ; 66     ; 32              ; 32            ; 32              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_112                                                                                                                                                                                                         ; 37    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x                                                                                                                                                                                                                                                                     ; 140   ; 0              ; 1            ; 0              ; 111    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x                                                                                                                                                                                                                                                                                                                                                 ; 141   ; 1              ; 0            ; 1              ; 110    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|theif_loop_1_B2_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                       ; 140   ; 0              ; 0            ; 0              ; 110    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|theif_loop_1_B2_merge                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 7     ; 0              ; 2            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|theif_loop_1_B2_branch                                                                                                                                                                                                                                                                                                                                                                                                                                ; 6     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 143   ; 0              ; 0            ; 0              ; 113    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thei_llvm_fpga_pipeline_keep_going_if_loop_16_sr                                                                                                                                                                                                                                                                                                                                                                                                                         ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B3_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thei_llvm_fpga_pipeline_keep_going_if_loop_16_valid_fifo|thei_llvm_fpga_pipeline_keep_going_if_loop_16_valid_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thei_llvm_fpga_pipeline_keep_going_if_loop_16_valid_fifo|thei_llvm_fpga_pipeline_keep_going_if_loop_16_valid_fifo                                                                                                                                                                                                                                                                                                                                                        ; 6     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thei_llvm_fpga_pipeline_keep_going_if_loop_16_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                                 ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thei_llvm_fpga_pipeline_keep_going11_if_loop_11_valid_fifo|thei_llvm_fpga_pipeline_keep_going11_if_loop_11_valid_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thei_llvm_fpga_pipeline_keep_going11_if_loop_11_valid_fifo|thei_llvm_fpga_pipeline_keep_going11_if_loop_11_valid_fifo                                                                                                                                                                                                                                                                                                                                                    ; 6     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thei_llvm_fpga_pipeline_keep_going11_if_loop_11_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                               ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 362   ; 33             ; 193          ; 33             ; 107    ; 33              ; 33            ; 33              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 135   ; 0              ; 0            ; 0              ; 106    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst|if_loop_1_internal_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 132   ; 0              ; 0            ; 0              ; 104    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; if_loop_1_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+
