// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module IDCT2_IDCT2B16 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        in_0_val,
        in_1_val,
        in_2_val,
        in_3_val,
        in_4_val,
        in_5_val,
        in_6_val,
        in_7_val,
        in_8_val,
        in_9_val,
        in_10_val,
        in_11_val,
        in_12_val,
        in_13_val,
        in_14_val,
        in_15_val,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [25:0] in_0_val;
input  [31:0] in_1_val;
input  [31:0] in_2_val;
input  [31:0] in_3_val;
input  [31:0] in_4_val;
input  [31:0] in_5_val;
input  [31:0] in_6_val;
input  [31:0] in_7_val;
input  [25:0] in_8_val;
input  [31:0] in_9_val;
input  [31:0] in_10_val;
input  [31:0] in_11_val;
input  [31:0] in_12_val;
input  [31:0] in_13_val;
input  [31:0] in_14_val;
input  [31:0] in_15_val;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] ap_return_4;
output  [31:0] ap_return_5;
output  [31:0] ap_return_6;
output  [31:0] ap_return_7;
output  [31:0] ap_return_8;
output  [31:0] ap_return_9;
output  [31:0] ap_return_10;
output  [31:0] ap_return_11;
output  [31:0] ap_return_12;
output  [31:0] ap_return_13;
output  [31:0] ap_return_14;
output  [31:0] ap_return_15;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
reg    ap_block_pp0_stage0_subdone;
reg  signed [31:0] in_15_val_read_reg_1689;
wire    ap_block_pp0_stage0_11001;
reg  signed [31:0] in_15_val_read_reg_1689_pp0_iter1_reg;
reg  signed [31:0] in_13_val_read_reg_1709;
reg  signed [31:0] in_13_val_read_reg_1709_pp0_iter1_reg;
reg  signed [31:0] in_13_val_read_reg_1709_pp0_iter2_reg;
reg  signed [31:0] in_11_val_read_reg_1728;
reg  signed [31:0] in_11_val_read_reg_1728_pp0_iter1_reg;
reg  signed [31:0] in_9_val_read_reg_1746;
reg  signed [31:0] in_9_val_read_reg_1746_pp0_iter1_reg;
reg  signed [31:0] in_7_val_read_reg_1764;
reg  signed [31:0] in_7_val_read_reg_1764_pp0_iter1_reg;
reg  signed [31:0] in_7_val_read_reg_1764_pp0_iter2_reg;
reg  signed [31:0] in_5_val_read_reg_1782;
reg  signed [31:0] in_5_val_read_reg_1782_pp0_iter1_reg;
reg  signed [31:0] in_3_val_read_reg_1802;
reg  signed [31:0] in_3_val_read_reg_1802_pp0_iter1_reg;
reg   [31:0] in_1_val_read_reg_1822;
reg   [31:0] in_1_val_read_reg_1822_pp0_iter1_reg;
wire   [31:0] shl_ln103_1_fu_364_p2;
reg   [31:0] shl_ln103_1_reg_1838;
wire   [31:0] shl_ln103_2_fu_375_p2;
reg   [31:0] shl_ln103_2_reg_1843;
wire   [31:0] sub_ln103_1_fu_380_p2;
reg   [31:0] sub_ln103_1_reg_1850;
wire   [31:0] shl_ln103_19_fu_386_p2;
reg   [31:0] shl_ln103_19_reg_1856;
wire   [31:0] shl_ln103_23_fu_405_p2;
reg   [31:0] shl_ln103_23_reg_1862;
wire   [31:0] shl_ln103_24_fu_410_p2;
reg   [31:0] shl_ln103_24_reg_1868;
wire   [31:0] shl_ln103_29_fu_434_p2;
reg   [31:0] shl_ln103_29_reg_1873;
wire   [31:0] sub_ln103_20_fu_456_p2;
reg   [31:0] sub_ln103_20_reg_1878;
wire   [31:0] add_ln103_32_fu_510_p2;
reg   [31:0] add_ln103_32_reg_1883;
wire   [31:0] sub_ln103_40_fu_533_p2;
reg   [31:0] sub_ln103_40_reg_1888;
wire   [31:0] sub_ln103_44_fu_538_p2;
reg   [31:0] sub_ln103_44_reg_1893;
wire   [31:0] sub_ln103_54_fu_561_p2;
reg   [31:0] sub_ln103_54_reg_1898;
wire   [31:0] sub_ln103_4_fu_611_p2;
reg   [31:0] sub_ln103_4_reg_1903;
wire   [31:0] add_ln103_57_fu_626_p2;
reg   [31:0] add_ln103_57_reg_1908;
wire   [31:0] shl_ln103_10_fu_637_p2;
reg   [31:0] shl_ln103_10_reg_1913;
wire   [31:0] sub_ln103_9_fu_707_p2;
reg   [31:0] sub_ln103_9_reg_1918;
wire   [31:0] sub_ln103_10_fu_722_p2;
reg   [31:0] sub_ln103_10_reg_1923;
wire   [31:0] add_ln103_1_fu_732_p2;
reg   [31:0] add_ln103_1_reg_1928;
wire   [31:0] add_ln103_4_fu_738_p2;
reg   [31:0] add_ln103_4_reg_1933;
wire   [31:0] add_ln103_8_fu_791_p2;
reg   [31:0] add_ln103_8_reg_1938;
wire   [31:0] add_ln103_12_fu_809_p2;
reg   [31:0] add_ln103_12_reg_1943;
wire   [31:0] add_ln103_14_fu_868_p2;
reg   [31:0] add_ln103_14_reg_1948;
wire   [31:0] add_ln103_19_fu_885_p2;
reg   [31:0] add_ln103_19_reg_1953;
wire   [31:0] add_ln103_70_fu_928_p2;
reg   [31:0] add_ln103_70_reg_1958;
wire   [31:0] add_ln103_21_fu_972_p2;
reg   [31:0] add_ln103_21_reg_1963;
wire   [31:0] add_ln103_25_fu_978_p2;
reg   [31:0] add_ln103_25_reg_1968;
wire   [31:0] sub_ln103_35_fu_1051_p2;
reg   [31:0] sub_ln103_35_reg_1973;
wire   [31:0] add_ln103_29_fu_1057_p2;
reg   [31:0] add_ln103_29_reg_1978;
wire   [31:0] add_ln103_33_fu_1069_p2;
reg   [31:0] add_ln103_33_reg_1983;
wire   [31:0] add_ln103_35_fu_1122_p2;
reg   [31:0] add_ln103_35_reg_1988;
wire   [31:0] add_ln103_36_fu_1128_p2;
reg   [31:0] add_ln103_36_reg_1993;
wire   [31:0] add_ln103_40_fu_1145_p2;
reg   [31:0] add_ln103_40_reg_1998;
wire   [31:0] add_ln103_80_fu_1187_p2;
reg   [31:0] add_ln103_80_reg_2003;
wire   [31:0] sub_ln103_49_fu_1193_p2;
reg   [31:0] sub_ln103_49_reg_2008;
wire   [31:0] sub_ln103_53_fu_1216_p2;
reg   [31:0] sub_ln103_53_reg_2013;
wire   [31:0] add_ln103_42_fu_1235_p2;
reg   [31:0] add_ln103_42_reg_2018;
wire   [31:0] add_ln103_46_fu_1241_p2;
reg   [31:0] add_ln103_46_reg_2023;
wire   [31:0] sub_ln103_59_fu_1268_p2;
reg   [31:0] sub_ln103_59_reg_2028;
wire   [31:0] add_ln103_49_fu_1302_p2;
reg   [31:0] add_ln103_49_reg_2033;
wire   [31:0] add_ln103_50_fu_1308_p2;
reg   [31:0] add_ln103_50_reg_2038;
wire   [31:0] add_ln103_53_fu_1314_p2;
reg   [31:0] add_ln103_53_reg_2043;
reg   [31:0] evens_reg_2048;
reg   [31:0] evens_1_reg_2054;
reg   [31:0] evens_2_reg_2060;
reg   [31:0] evens_3_reg_2066;
reg   [31:0] evens_4_reg_2072;
reg   [31:0] evens_5_reg_2078;
reg   [31:0] evens_6_reg_2084;
reg   [31:0] evens_7_reg_2090;
wire   [31:0] add_ln103_6_fu_1375_p2;
reg   [31:0] add_ln103_6_reg_2096;
wire   [31:0] add_ln103_13_fu_1392_p2;
reg   [31:0] add_ln103_13_reg_2102;
wire   [31:0] add_ln103_20_fu_1408_p2;
reg   [31:0] add_ln103_20_reg_2108;
wire   [31:0] add_ln103_27_fu_1438_p2;
reg   [31:0] add_ln103_27_reg_2114;
wire   [31:0] add_ln103_34_fu_1459_p2;
reg   [31:0] add_ln103_34_reg_2120;
wire   [31:0] add_ln103_41_fu_1468_p2;
reg   [31:0] add_ln103_41_reg_2126;
wire   [31:0] add_ln103_48_fu_1503_p2;
reg   [31:0] add_ln103_48_reg_2132;
wire   [31:0] add_ln103_55_fu_1523_p2;
reg   [31:0] add_ln103_55_reg_2138;
reg    grp_IDCT2B8_fu_164_ap_start;
wire    grp_IDCT2B8_fu_164_ap_done;
wire    grp_IDCT2B8_fu_164_ap_idle;
wire    grp_IDCT2B8_fu_164_ap_ready;
reg    grp_IDCT2B8_fu_164_ap_ce;
wire   [31:0] grp_IDCT2B8_fu_164_ap_return_0;
wire   [31:0] grp_IDCT2B8_fu_164_ap_return_1;
wire   [31:0] grp_IDCT2B8_fu_164_ap_return_2;
wire   [31:0] grp_IDCT2B8_fu_164_ap_return_3;
wire   [31:0] grp_IDCT2B8_fu_164_ap_return_4;
wire   [31:0] grp_IDCT2B8_fu_164_ap_return_5;
wire   [31:0] grp_IDCT2B8_fu_164_ap_return_6;
wire   [31:0] grp_IDCT2B8_fu_164_ap_return_7;
wire    ap_block_pp0_stage0_11001_ignoreCallOp22;
wire    ap_block_pp0_stage0;
wire    ap_block_pp0_stage0_ignoreCallOp22;
reg  signed [31:0] grp_fu_184_p0;
wire  signed [6:0] grp_fu_184_p1;
reg  signed [31:0] grp_fu_189_p0;
wire  signed [5:0] grp_fu_189_p1;
reg  signed [31:0] grp_fu_194_p0;
wire  signed [7:0] grp_fu_194_p1;
reg  signed [31:0] grp_fu_199_p0;
wire  signed [6:0] grp_fu_199_p1;
reg  signed [31:0] grp_fu_204_p0;
wire  signed [5:0] grp_fu_204_p1;
reg  signed [31:0] grp_fu_209_p0;
wire  signed [7:0] grp_fu_209_p1;
reg  signed [31:0] grp_fu_214_p0;
wire  signed [7:0] grp_fu_214_p1;
reg  signed [31:0] grp_fu_219_p0;
wire  signed [6:0] grp_fu_219_p1;
reg  signed [31:0] grp_fu_224_p0;
wire  signed [6:0] grp_fu_224_p1;
reg  signed [31:0] grp_fu_229_p0;
wire  signed [7:0] grp_fu_229_p1;
reg  signed [31:0] grp_fu_234_p0;
wire  signed [7:0] grp_fu_234_p1;
reg  signed [31:0] grp_fu_239_p0;
wire  signed [7:0] grp_fu_239_p1;
reg  signed [31:0] grp_fu_244_p0;
wire  signed [7:0] grp_fu_244_p1;
reg  signed [31:0] grp_fu_249_p0;
wire  signed [5:0] grp_fu_249_p1;
reg  signed [31:0] grp_fu_254_p0;
wire  signed [6:0] grp_fu_254_p1;
reg  signed [31:0] grp_fu_259_p0;
wire  signed [7:0] grp_fu_259_p1;
reg  signed [31:0] grp_fu_264_p0;
wire  signed [7:0] grp_fu_264_p1;
reg  signed [31:0] grp_fu_269_p0;
wire  signed [7:0] grp_fu_269_p1;
reg  signed [31:0] grp_fu_274_p0;
wire  signed [5:0] grp_fu_274_p1;
wire   [31:0] shl_ln103_fu_359_p2;
wire   [31:0] sub_ln103_fu_369_p2;
wire   [31:0] shl_ln103_28_fu_429_p2;
wire   [31:0] sub_ln103_18_fu_439_p2;
wire   [31:0] shl_ln103_30_fu_445_p2;
wire   [31:0] sub_ln103_19_fu_450_p2;
wire   [31:0] sub_ln103_27_fu_475_p2;
wire   [31:0] add_ln103_74_fu_493_p2;
wire   [31:0] shl_ln103_41_fu_499_p2;
wire   [31:0] add_ln103_72_fu_481_p2;
wire   [31:0] sub_ln103_37_fu_504_p2;
wire   [31:0] sub_ln103_38_fu_516_p2;
wire   [31:0] shl_ln103_42_fu_522_p2;
wire   [31:0] sub_ln103_39_fu_527_p2;
wire   [31:0] shl_ln103_49_fu_551_p2;
wire   [31:0] shl_ln103_50_fu_556_p2;
wire   [31:0] shl_ln103_3_fu_574_p2;
wire   [31:0] shl_ln103_4_fu_584_p2;
wire   [31:0] shl_ln103_5_fu_589_p2;
wire   [31:0] sub_ln103_2_fu_594_p2;
wire   [31:0] shl_ln103_6_fu_600_p2;
wire   [31:0] sub_ln103_3_fu_605_p2;
wire   [31:0] shl_ln103_7_fu_616_p2;
wire   [31:0] shl_ln103_8_fu_621_p2;
wire   [31:0] shl_ln103_9_fu_632_p2;
wire   [31:0] add_ln103_58_fu_642_p2;
wire   [31:0] shl_ln103_11_fu_648_p2;
wire   [31:0] shl_ln103_12_fu_659_p2;
wire   [31:0] shl_ln103_13_fu_664_p2;
wire   [31:0] sub_ln103_6_fu_669_p2;
wire   [31:0] shl_ln103_14_fu_680_p2;
wire   [31:0] shl_ln103_15_fu_685_p2;
wire   [31:0] sub_ln103_7_fu_690_p2;
wire   [31:0] shl_ln103_16_fu_696_p2;
wire   [31:0] sub_ln103_8_fu_701_p2;
wire   [31:0] shl_ln103_17_fu_712_p2;
wire   [31:0] shl_ln103_18_fu_717_p2;
wire   [31:0] add_ln103_59_fu_675_p2;
wire   [31:0] sub_ln103_5_fu_653_p2;
wire   [31:0] add_ln103_56_fu_579_p2;
wire   [31:0] add_ln103_61_fu_728_p2;
wire   [31:0] shl_ln103_20_fu_748_p2;
wire   [31:0] sub_ln103_12_fu_753_p2;
wire   [31:0] shl_ln103_21_fu_764_p2;
wire   [31:0] sub_ln103_13_fu_774_p2;
wire   [31:0] shl_ln103_22_fu_780_p2;
wire   [31:0] sub_ln103_14_fu_785_p2;
reg   [31:0] grp_fu_184_p2;
wire   [31:0] add_ln103_62_fu_759_p2;
wire   [31:0] add_ln103_63_fu_769_p2;
wire   [31:0] sub_ln103_11_fu_744_p2;
reg   [31:0] grp_fu_189_p2;
wire   [31:0] add_ln103_11_fu_803_p2;
wire   [31:0] add_ln103_10_fu_797_p2;
wire   [31:0] shl_ln103_25_fu_824_p2;
wire   [31:0] sub_ln103_15_fu_829_p2;
wire   [31:0] shl_ln103_26_fu_840_p2;
wire   [31:0] sub_ln103_16_fu_845_p2;
wire   [31:0] sub_ln103_17_fu_851_p2;
wire   [31:0] shl_ln103_27_fu_857_p2;
wire   [31:0] add_ln103_66_fu_835_p2;
wire   [31:0] add_ln103_67_fu_862_p2;
wire   [31:0] add_ln103_65_fu_819_p2;
reg   [31:0] grp_fu_194_p2;
wire   [31:0] add_ln103_64_fu_815_p2;
wire   [31:0] add_ln103_18_fu_880_p2;
wire   [31:0] add_ln103_17_fu_874_p2;
wire   [31:0] add_ln103_68_fu_891_p2;
wire   [31:0] shl_ln103_31_fu_901_p2;
wire   [31:0] shl_ln103_32_fu_906_p2;
wire   [31:0] sub_ln103_22_fu_911_p2;
wire   [31:0] sub_ln103_23_fu_917_p2;
wire   [31:0] shl_ln103_33_fu_923_p2;
wire   [31:0] shl_ln103_34_fu_934_p2;
wire   [31:0] sub_ln103_24_fu_939_p2;
wire   [31:0] shl_ln103_35_fu_950_p2;
wire   [31:0] sub_ln103_25_fu_955_p2;
wire   [31:0] shl_ln103_36_fu_961_p2;
wire   [31:0] add_ln103_71_fu_945_p2;
wire   [31:0] sub_ln103_26_fu_966_p2;
wire   [31:0] sub_ln103_21_fu_895_p2;
reg   [31:0] grp_fu_199_p2;
wire   [31:0] sub_ln103_28_fu_984_p2;
wire   [31:0] shl_ln103_37_fu_990_p2;
wire   [31:0] shl_ln103_38_fu_1001_p2;
wire   [31:0] shl_ln103_39_fu_1006_p2;
wire   [31:0] sub_ln103_30_fu_1011_p2;
wire   [31:0] sub_ln103_31_fu_1017_p2;
wire   [31:0] sub_ln103_32_fu_1029_p2;
wire   [31:0] sub_ln103_34_fu_1040_p2;
wire   [31:0] shl_ln103_40_fu_1046_p2;
wire   [31:0] sub_ln103_33_fu_1035_p2;
wire   [31:0] add_ln103_73_fu_1023_p2;
wire   [31:0] sub_ln103_29_fu_995_p2;
reg   [31:0] grp_fu_204_p2;
wire   [31:0] add_ln103_31_fu_1063_p2;
wire   [31:0] sub_ln103_41_fu_1074_p2;
wire   [31:0] sub_ln103_42_fu_1085_p2;
wire   [31:0] add_ln103_77_fu_1096_p2;
wire   [31:0] shl_ln103_43_fu_1102_p2;
wire   [31:0] sub_ln103_43_fu_1107_p2;
wire   [31:0] add_ln103_78_fu_1113_p2;
reg   [31:0] grp_fu_214_p2;
wire   [31:0] add_ln103_76_fu_1091_p2;
reg   [31:0] grp_fu_209_p2;
wire   [31:0] add_ln103_75_fu_1080_p2;
wire   [31:0] sub_ln103_45_fu_1118_p2;
wire   [31:0] add_ln103_39_fu_1140_p2;
wire   [31:0] add_ln103_38_fu_1134_p2;
wire   [31:0] sub_ln103_46_fu_1151_p2;
wire   [31:0] shl_ln103_44_fu_1160_p2;
wire   [31:0] shl_ln103_45_fu_1165_p2;
wire   [31:0] sub_ln103_47_fu_1170_p2;
wire   [31:0] sub_ln103_48_fu_1176_p2;
wire   [31:0] shl_ln103_46_fu_1182_p2;
wire   [31:0] sub_ln103_51_fu_1199_p2;
wire   [31:0] shl_ln103_48_fu_1205_p2;
wire   [31:0] sub_ln103_52_fu_1210_p2;
wire   [31:0] sub_ln103_55_fu_1226_p2;
wire   [31:0] add_ln103_81_fu_1221_p2;
reg   [31:0] grp_fu_219_p2;
wire   [31:0] add_ln103_79_fu_1155_p2;
wire   [31:0] sub_ln103_56_fu_1230_p2;
wire   [31:0] sub_ln103_57_fu_1251_p2;
wire   [31:0] shl_ln103_51_fu_1257_p2;
wire   [31:0] sub_ln103_58_fu_1262_p2;
wire   [31:0] add_ln103_83_fu_1273_p2;
wire   [31:0] sub_ln103_61_fu_1285_p2;
wire   [31:0] sub_ln103_62_fu_1291_p2;
wire   [31:0] sub_ln103_63_fu_1297_p2;
wire   [31:0] sub_ln103_60_fu_1279_p2;
reg   [31:0] grp_fu_224_p2;
wire   [31:0] add_ln103_82_fu_1247_p2;
reg   [31:0] grp_fu_229_p2;
wire   [31:0] add_ln103_60_fu_1352_p2;
wire   [31:0] add_ln103_fu_1356_p2;
wire   [31:0] add_ln103_3_fu_1366_p2;
wire   [31:0] add_ln103_5_fu_1370_p2;
wire   [31:0] add_ln103_2_fu_1361_p2;
reg   [31:0] grp_fu_234_p2;
reg   [31:0] grp_fu_239_p2;
wire   [31:0] add_ln103_7_fu_1381_p2;
wire   [31:0] add_ln103_9_fu_1387_p2;
reg   [31:0] grp_fu_249_p2;
reg   [31:0] grp_fu_244_p2;
wire   [31:0] add_ln103_15_fu_1397_p2;
wire   [31:0] add_ln103_16_fu_1403_p2;
wire   [31:0] add_ln103_69_fu_1413_p2;
wire   [31:0] add_ln103_22_fu_1417_p2;
reg   [31:0] grp_fu_254_p2;
reg   [31:0] grp_fu_259_p2;
wire   [31:0] add_ln103_24_fu_1427_p2;
wire   [31:0] add_ln103_26_fu_1433_p2;
wire   [31:0] add_ln103_23_fu_1422_p2;
reg   [31:0] grp_fu_264_p2;
wire   [31:0] sub_ln103_36_fu_1444_p2;
wire   [31:0] add_ln103_28_fu_1448_p2;
wire   [31:0] add_ln103_30_fu_1454_p2;
wire   [31:0] add_ln103_37_fu_1464_p2;
wire   [31:0] shl_ln103_47_fu_1473_p2;
wire   [31:0] sub_ln103_50_fu_1478_p2;
wire   [31:0] add_ln103_43_fu_1483_p2;
reg   [31:0] grp_fu_269_p2;
wire   [31:0] add_ln103_45_fu_1493_p2;
wire   [31:0] add_ln103_47_fu_1498_p2;
wire   [31:0] add_ln103_44_fu_1488_p2;
reg   [31:0] grp_fu_274_p2;
wire   [31:0] add_ln103_52_fu_1513_p2;
wire   [31:0] add_ln103_54_fu_1518_p2;
wire   [31:0] add_ln103_51_fu_1509_p2;
wire   [31:0] add_ln106_fu_1529_p2;
wire   [31:0] add_ln107_fu_1533_p2;
wire   [31:0] add_ln108_fu_1537_p2;
wire   [31:0] add_ln109_fu_1541_p2;
wire   [31:0] add_ln110_fu_1545_p2;
wire   [31:0] add_ln111_fu_1549_p2;
wire   [31:0] add_ln112_fu_1553_p2;
wire   [31:0] add_ln113_fu_1557_p2;
wire   [31:0] sub_ln114_fu_1561_p2;
wire   [31:0] sub_ln115_fu_1565_p2;
wire   [31:0] sub_ln116_fu_1569_p2;
wire   [31:0] sub_ln117_fu_1573_p2;
wire   [31:0] sub_ln118_fu_1577_p2;
wire   [31:0] sub_ln119_fu_1581_p2;
wire   [31:0] sub_ln120_fu_1585_p2;
wire   [31:0] sub_ln121_fu_1589_p2;
reg    grp_fu_184_ce;
wire   [31:0] pre_grp_fu_184_p2;
reg   [31:0] pre_grp_fu_184_p2_reg;
reg    grp_fu_189_ce;
wire   [31:0] pre_grp_fu_189_p2;
reg   [31:0] pre_grp_fu_189_p2_reg;
reg    grp_fu_194_ce;
wire   [31:0] pre_grp_fu_194_p2;
reg   [31:0] pre_grp_fu_194_p2_reg;
reg    grp_fu_199_ce;
wire   [31:0] pre_grp_fu_199_p2;
reg   [31:0] pre_grp_fu_199_p2_reg;
reg    grp_fu_204_ce;
wire   [31:0] pre_grp_fu_204_p2;
reg   [31:0] pre_grp_fu_204_p2_reg;
reg    grp_fu_209_ce;
wire   [31:0] pre_grp_fu_209_p2;
reg   [31:0] pre_grp_fu_209_p2_reg;
reg    grp_fu_214_ce;
wire   [31:0] pre_grp_fu_214_p2;
reg   [31:0] pre_grp_fu_214_p2_reg;
reg    grp_fu_219_ce;
wire   [31:0] pre_grp_fu_219_p2;
reg   [31:0] pre_grp_fu_219_p2_reg;
reg    grp_fu_224_ce;
wire   [31:0] pre_grp_fu_224_p2;
reg   [31:0] pre_grp_fu_224_p2_reg;
reg    grp_fu_229_ce;
wire   [31:0] pre_grp_fu_229_p2;
reg   [31:0] pre_grp_fu_229_p2_reg;
reg    grp_fu_234_ce;
wire   [31:0] pre_grp_fu_234_p2;
reg   [31:0] pre_grp_fu_234_p2_reg;
reg    grp_fu_239_ce;
wire   [31:0] pre_grp_fu_239_p2;
reg   [31:0] pre_grp_fu_239_p2_reg;
reg    grp_fu_244_ce;
wire   [31:0] pre_grp_fu_244_p2;
reg   [31:0] pre_grp_fu_244_p2_reg;
reg    grp_fu_249_ce;
wire   [31:0] pre_grp_fu_249_p2;
reg   [31:0] pre_grp_fu_249_p2_reg;
reg    grp_fu_254_ce;
wire   [31:0] pre_grp_fu_254_p2;
reg   [31:0] pre_grp_fu_254_p2_reg;
reg    grp_fu_259_ce;
wire   [31:0] pre_grp_fu_259_p2;
reg   [31:0] pre_grp_fu_259_p2_reg;
reg    grp_fu_264_ce;
wire   [31:0] pre_grp_fu_264_p2;
reg   [31:0] pre_grp_fu_264_p2_reg;
reg    grp_fu_269_ce;
wire   [31:0] pre_grp_fu_269_p2;
reg   [31:0] pre_grp_fu_269_p2_reg;
reg    grp_fu_274_ce;
wire   [31:0] pre_grp_fu_274_p2;
reg   [31:0] pre_grp_fu_274_p2_reg;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to3;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
end

IDCT2_IDCT2B8 grp_IDCT2B8_fu_164(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_IDCT2B8_fu_164_ap_start),
    .ap_done(grp_IDCT2B8_fu_164_ap_done),
    .ap_idle(grp_IDCT2B8_fu_164_ap_idle),
    .ap_ready(grp_IDCT2B8_fu_164_ap_ready),
    .ap_ce(grp_IDCT2B8_fu_164_ap_ce),
    .in_0_val(in_0_val),
    .in_1_val(in_2_val),
    .in_2_val(in_4_val),
    .in_3_val(in_6_val),
    .in_4_val(in_8_val),
    .in_5_val(in_10_val),
    .in_6_val(in_12_val),
    .in_7_val(in_14_val),
    .ap_return_0(grp_IDCT2B8_fu_164_ap_return_0),
    .ap_return_1(grp_IDCT2B8_fu_164_ap_return_1),
    .ap_return_2(grp_IDCT2B8_fu_164_ap_return_2),
    .ap_return_3(grp_IDCT2B8_fu_164_ap_return_3),
    .ap_return_4(grp_IDCT2B8_fu_164_ap_return_4),
    .ap_return_5(grp_IDCT2B8_fu_164_ap_return_5),
    .ap_return_6(grp_IDCT2B8_fu_164_ap_return_6),
    .ap_return_7(grp_IDCT2B8_fu_164_ap_return_7)
);

IDCT2_mul_32s_7s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7s_32_2_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_184_p0),
    .din1(grp_fu_184_p1),
    .ce(grp_fu_184_ce),
    .dout(pre_grp_fu_184_p2)
);

IDCT2_mul_32s_6s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6s_32_2_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_189_p0),
    .din1(grp_fu_189_p1),
    .ce(grp_fu_189_ce),
    .dout(pre_grp_fu_189_p2)
);

IDCT2_mul_32s_8s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
mul_32s_8s_32_2_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_194_p0),
    .din1(grp_fu_194_p1),
    .ce(grp_fu_194_ce),
    .dout(pre_grp_fu_194_p2)
);

IDCT2_mul_32s_7s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7s_32_2_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_199_p0),
    .din1(grp_fu_199_p1),
    .ce(grp_fu_199_ce),
    .dout(pre_grp_fu_199_p2)
);

IDCT2_mul_32s_6s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6s_32_2_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_204_p0),
    .din1(grp_fu_204_p1),
    .ce(grp_fu_204_ce),
    .dout(pre_grp_fu_204_p2)
);

IDCT2_mul_32s_8s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
mul_32s_8s_32_2_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_209_p0),
    .din1(grp_fu_209_p1),
    .ce(grp_fu_209_ce),
    .dout(pre_grp_fu_209_p2)
);

IDCT2_mul_32s_8s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
mul_32s_8s_32_2_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_214_p0),
    .din1(grp_fu_214_p1),
    .ce(grp_fu_214_ce),
    .dout(pre_grp_fu_214_p2)
);

IDCT2_mul_32s_7s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7s_32_2_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_219_p0),
    .din1(grp_fu_219_p1),
    .ce(grp_fu_219_ce),
    .dout(pre_grp_fu_219_p2)
);

IDCT2_mul_32s_7s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7s_32_2_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_224_p0),
    .din1(grp_fu_224_p1),
    .ce(grp_fu_224_ce),
    .dout(pre_grp_fu_224_p2)
);

IDCT2_mul_32s_8s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
mul_32s_8s_32_2_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_229_p0),
    .din1(grp_fu_229_p1),
    .ce(grp_fu_229_ce),
    .dout(pre_grp_fu_229_p2)
);

IDCT2_mul_32s_8s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
mul_32s_8s_32_2_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_234_p0),
    .din1(grp_fu_234_p1),
    .ce(grp_fu_234_ce),
    .dout(pre_grp_fu_234_p2)
);

IDCT2_mul_32s_8s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
mul_32s_8s_32_2_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_239_p0),
    .din1(grp_fu_239_p1),
    .ce(grp_fu_239_ce),
    .dout(pre_grp_fu_239_p2)
);

IDCT2_mul_32s_8s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
mul_32s_8s_32_2_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_244_p0),
    .din1(grp_fu_244_p1),
    .ce(grp_fu_244_ce),
    .dout(pre_grp_fu_244_p2)
);

IDCT2_mul_32s_6s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6s_32_2_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_249_p0),
    .din1(grp_fu_249_p1),
    .ce(grp_fu_249_ce),
    .dout(pre_grp_fu_249_p2)
);

IDCT2_mul_32s_7s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7s_32_2_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_254_p0),
    .din1(grp_fu_254_p1),
    .ce(grp_fu_254_ce),
    .dout(pre_grp_fu_254_p2)
);

IDCT2_mul_32s_8s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
mul_32s_8s_32_2_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_259_p0),
    .din1(grp_fu_259_p1),
    .ce(grp_fu_259_ce),
    .dout(pre_grp_fu_259_p2)
);

IDCT2_mul_32s_8s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
mul_32s_8s_32_2_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_264_p0),
    .din1(grp_fu_264_p1),
    .ce(grp_fu_264_ce),
    .dout(pre_grp_fu_264_p2)
);

IDCT2_mul_32s_8s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
mul_32s_8s_32_2_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_269_p0),
    .din1(grp_fu_269_p1),
    .ce(grp_fu_269_ce),
    .dout(pre_grp_fu_269_p2)
);

IDCT2_mul_32s_6s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6s_32_2_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_274_p0),
    .din1(grp_fu_274_p1),
    .ce(grp_fu_274_ce),
    .dout(pre_grp_fu_274_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_184_ce <= 1'b1;
    end else begin
        grp_fu_184_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_189_ce <= 1'b1;
    end else begin
        grp_fu_189_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_194_ce <= 1'b1;
    end else begin
        grp_fu_194_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_199_ce <= 1'b1;
    end else begin
        grp_fu_199_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_204_ce <= 1'b1;
    end else begin
        grp_fu_204_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_209_ce <= 1'b1;
    end else begin
        grp_fu_209_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_214_ce <= 1'b1;
    end else begin
        grp_fu_214_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_219_ce <= 1'b1;
    end else begin
        grp_fu_219_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_224_ce <= 1'b1;
    end else begin
        grp_fu_224_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_229_ce <= 1'b1;
    end else begin
        grp_fu_229_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        grp_fu_234_ce <= 1'b1;
    end else begin
        grp_fu_234_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        grp_fu_239_ce <= 1'b1;
    end else begin
        grp_fu_239_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        grp_fu_244_ce <= 1'b1;
    end else begin
        grp_fu_244_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        grp_fu_249_ce <= 1'b1;
    end else begin
        grp_fu_249_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        grp_fu_254_ce <= 1'b1;
    end else begin
        grp_fu_254_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        grp_fu_259_ce <= 1'b1;
    end else begin
        grp_fu_259_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        grp_fu_264_ce <= 1'b1;
    end else begin
        grp_fu_264_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        grp_fu_269_ce <= 1'b1;
    end else begin
        grp_fu_269_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        grp_fu_274_ce <= 1'b1;
    end else begin
        grp_fu_274_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        add_ln103_12_reg_1943 <= add_ln103_12_fu_809_p2;
        add_ln103_13_reg_2102 <= add_ln103_13_fu_1392_p2;
        add_ln103_14_reg_1948 <= add_ln103_14_fu_868_p2;
        add_ln103_19_reg_1953 <= add_ln103_19_fu_885_p2;
        add_ln103_1_reg_1928 <= add_ln103_1_fu_732_p2;
        add_ln103_20_reg_2108 <= add_ln103_20_fu_1408_p2;
        add_ln103_21_reg_1963 <= add_ln103_21_fu_972_p2;
        add_ln103_25_reg_1968 <= add_ln103_25_fu_978_p2;
        add_ln103_27_reg_2114 <= add_ln103_27_fu_1438_p2;
        add_ln103_29_reg_1978 <= add_ln103_29_fu_1057_p2;
        add_ln103_33_reg_1983 <= add_ln103_33_fu_1069_p2;
        add_ln103_34_reg_2120 <= add_ln103_34_fu_1459_p2;
        add_ln103_35_reg_1988 <= add_ln103_35_fu_1122_p2;
        add_ln103_36_reg_1993 <= add_ln103_36_fu_1128_p2;
        add_ln103_40_reg_1998 <= add_ln103_40_fu_1145_p2;
        add_ln103_41_reg_2126 <= add_ln103_41_fu_1468_p2;
        add_ln103_42_reg_2018 <= add_ln103_42_fu_1235_p2;
        add_ln103_46_reg_2023 <= add_ln103_46_fu_1241_p2;
        add_ln103_48_reg_2132 <= add_ln103_48_fu_1503_p2;
        add_ln103_49_reg_2033 <= add_ln103_49_fu_1302_p2;
        add_ln103_4_reg_1933 <= add_ln103_4_fu_738_p2;
        add_ln103_50_reg_2038 <= add_ln103_50_fu_1308_p2;
        add_ln103_53_reg_2043 <= add_ln103_53_fu_1314_p2;
        add_ln103_55_reg_2138 <= add_ln103_55_fu_1523_p2;
        add_ln103_57_reg_1908 <= add_ln103_57_fu_626_p2;
        add_ln103_6_reg_2096 <= add_ln103_6_fu_1375_p2;
        add_ln103_70_reg_1958 <= add_ln103_70_fu_928_p2;
        add_ln103_80_reg_2003 <= add_ln103_80_fu_1187_p2;
        add_ln103_8_reg_1938 <= add_ln103_8_fu_791_p2;
        evens_1_reg_2054 <= grp_IDCT2B8_fu_164_ap_return_1;
        evens_2_reg_2060 <= grp_IDCT2B8_fu_164_ap_return_2;
        evens_3_reg_2066 <= grp_IDCT2B8_fu_164_ap_return_3;
        evens_4_reg_2072 <= grp_IDCT2B8_fu_164_ap_return_4;
        evens_5_reg_2078 <= grp_IDCT2B8_fu_164_ap_return_5;
        evens_6_reg_2084 <= grp_IDCT2B8_fu_164_ap_return_6;
        evens_7_reg_2090 <= grp_IDCT2B8_fu_164_ap_return_7;
        evens_reg_2048 <= grp_IDCT2B8_fu_164_ap_return_0;
        in_13_val_read_reg_1709_pp0_iter2_reg <= in_13_val_read_reg_1709_pp0_iter1_reg;
        in_7_val_read_reg_1764_pp0_iter2_reg <= in_7_val_read_reg_1764_pp0_iter1_reg;
        shl_ln103_10_reg_1913 <= shl_ln103_10_fu_637_p2;
        sub_ln103_10_reg_1923 <= sub_ln103_10_fu_722_p2;
        sub_ln103_35_reg_1973 <= sub_ln103_35_fu_1051_p2;
        sub_ln103_49_reg_2008 <= sub_ln103_49_fu_1193_p2;
        sub_ln103_4_reg_1903 <= sub_ln103_4_fu_611_p2;
        sub_ln103_53_reg_2013 <= sub_ln103_53_fu_1216_p2;
        sub_ln103_59_reg_2028 <= sub_ln103_59_fu_1268_p2;
        sub_ln103_9_reg_1918 <= sub_ln103_9_fu_707_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln103_32_reg_1883 <= add_ln103_32_fu_510_p2;
        in_11_val_read_reg_1728 <= in_11_val;
        in_11_val_read_reg_1728_pp0_iter1_reg <= in_11_val_read_reg_1728;
        in_13_val_read_reg_1709 <= in_13_val;
        in_13_val_read_reg_1709_pp0_iter1_reg <= in_13_val_read_reg_1709;
        in_15_val_read_reg_1689 <= in_15_val;
        in_15_val_read_reg_1689_pp0_iter1_reg <= in_15_val_read_reg_1689;
        in_1_val_read_reg_1822 <= in_1_val;
        in_1_val_read_reg_1822_pp0_iter1_reg <= in_1_val_read_reg_1822;
        in_3_val_read_reg_1802 <= in_3_val;
        in_3_val_read_reg_1802_pp0_iter1_reg <= in_3_val_read_reg_1802;
        in_5_val_read_reg_1782 <= in_5_val;
        in_5_val_read_reg_1782_pp0_iter1_reg <= in_5_val_read_reg_1782;
        in_7_val_read_reg_1764 <= in_7_val;
        in_7_val_read_reg_1764_pp0_iter1_reg <= in_7_val_read_reg_1764;
        in_9_val_read_reg_1746 <= in_9_val;
        in_9_val_read_reg_1746_pp0_iter1_reg <= in_9_val_read_reg_1746;
        shl_ln103_19_reg_1856 <= shl_ln103_19_fu_386_p2;
        shl_ln103_1_reg_1838 <= shl_ln103_1_fu_364_p2;
        shl_ln103_23_reg_1862 <= shl_ln103_23_fu_405_p2;
        shl_ln103_24_reg_1868 <= shl_ln103_24_fu_410_p2;
        shl_ln103_29_reg_1873 <= shl_ln103_29_fu_434_p2;
        shl_ln103_2_reg_1843 <= shl_ln103_2_fu_375_p2;
        sub_ln103_1_reg_1850 <= sub_ln103_1_fu_380_p2;
        sub_ln103_20_reg_1878 <= sub_ln103_20_fu_456_p2;
        sub_ln103_40_reg_1888 <= sub_ln103_40_fu_533_p2;
        sub_ln103_44_reg_1893 <= sub_ln103_44_fu_538_p2;
        sub_ln103_54_reg_1898 <= sub_ln103_54_fu_561_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_184_p0 <= in_7_val;
        grp_fu_189_p0 <= in_15_val;
        grp_fu_194_p0 <= in_5_val;
        grp_fu_199_p0 <= in_15_val;
        grp_fu_204_p0 <= in_5_val;
        grp_fu_209_p0 <= in_3_val;
        grp_fu_214_p0 <= in_9_val;
        grp_fu_219_p0 <= in_13_val;
        grp_fu_224_p0 <= in_7_val;
        grp_fu_229_p0 <= in_15_val;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_234_p0 <= in_11_val_read_reg_1728;
        grp_fu_239_p0 <= in_13_val_read_reg_1709;
        grp_fu_244_p0 <= in_7_val_read_reg_1764;
        grp_fu_249_p0 <= in_9_val_read_reg_1746;
        grp_fu_254_p0 <= in_3_val_read_reg_1802;
        grp_fu_259_p0 <= in_5_val_read_reg_1782;
        grp_fu_264_p0 <= in_11_val_read_reg_1728;
        grp_fu_269_p0 <= in_3_val_read_reg_1802;
        grp_fu_274_p0 <= in_3_val_read_reg_1802;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_184_ce == 1'b1)) begin
        pre_grp_fu_184_p2_reg <= pre_grp_fu_184_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_189_ce == 1'b1)) begin
        pre_grp_fu_189_p2_reg <= pre_grp_fu_189_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_194_ce == 1'b1)) begin
        pre_grp_fu_194_p2_reg <= pre_grp_fu_194_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_199_ce == 1'b1)) begin
        pre_grp_fu_199_p2_reg <= pre_grp_fu_199_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_204_ce == 1'b1)) begin
        pre_grp_fu_204_p2_reg <= pre_grp_fu_204_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_209_ce == 1'b1)) begin
        pre_grp_fu_209_p2_reg <= pre_grp_fu_209_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_214_ce == 1'b1)) begin
        pre_grp_fu_214_p2_reg <= pre_grp_fu_214_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_219_ce == 1'b1)) begin
        pre_grp_fu_219_p2_reg <= pre_grp_fu_219_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_224_ce == 1'b1)) begin
        pre_grp_fu_224_p2_reg <= pre_grp_fu_224_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_229_ce == 1'b1)) begin
        pre_grp_fu_229_p2_reg <= pre_grp_fu_229_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_234_ce == 1'b1)) begin
        pre_grp_fu_234_p2_reg <= pre_grp_fu_234_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_239_ce == 1'b1)) begin
        pre_grp_fu_239_p2_reg <= pre_grp_fu_239_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_244_ce == 1'b1)) begin
        pre_grp_fu_244_p2_reg <= pre_grp_fu_244_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_249_ce == 1'b1)) begin
        pre_grp_fu_249_p2_reg <= pre_grp_fu_249_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_254_ce == 1'b1)) begin
        pre_grp_fu_254_p2_reg <= pre_grp_fu_254_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_259_ce == 1'b1)) begin
        pre_grp_fu_259_p2_reg <= pre_grp_fu_259_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_264_ce == 1'b1)) begin
        pre_grp_fu_264_p2_reg <= pre_grp_fu_264_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_269_ce == 1'b1)) begin
        pre_grp_fu_269_p2_reg <= pre_grp_fu_269_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_274_ce == 1'b1)) begin
        pre_grp_fu_274_p2_reg <= pre_grp_fu_274_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to3 = 1'b1;
    end else begin
        ap_idle_pp0_0to3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to3 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp22) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_IDCT2B8_fu_164_ap_ce = 1'b1;
    end else begin
        grp_IDCT2B8_fu_164_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_IDCT2B8_fu_164_ap_start = 1'b1;
    end else begin
        grp_IDCT2B8_fu_164_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((grp_fu_184_ce == 1'b1)) begin
        grp_fu_184_p2 = pre_grp_fu_184_p2;
    end else begin
        grp_fu_184_p2 = pre_grp_fu_184_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_189_ce == 1'b1)) begin
        grp_fu_189_p2 = pre_grp_fu_189_p2;
    end else begin
        grp_fu_189_p2 = pre_grp_fu_189_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_194_ce == 1'b1)) begin
        grp_fu_194_p2 = pre_grp_fu_194_p2;
    end else begin
        grp_fu_194_p2 = pre_grp_fu_194_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_199_ce == 1'b1)) begin
        grp_fu_199_p2 = pre_grp_fu_199_p2;
    end else begin
        grp_fu_199_p2 = pre_grp_fu_199_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_204_ce == 1'b1)) begin
        grp_fu_204_p2 = pre_grp_fu_204_p2;
    end else begin
        grp_fu_204_p2 = pre_grp_fu_204_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_209_ce == 1'b1)) begin
        grp_fu_209_p2 = pre_grp_fu_209_p2;
    end else begin
        grp_fu_209_p2 = pre_grp_fu_209_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_214_ce == 1'b1)) begin
        grp_fu_214_p2 = pre_grp_fu_214_p2;
    end else begin
        grp_fu_214_p2 = pre_grp_fu_214_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_219_ce == 1'b1)) begin
        grp_fu_219_p2 = pre_grp_fu_219_p2;
    end else begin
        grp_fu_219_p2 = pre_grp_fu_219_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_224_ce == 1'b1)) begin
        grp_fu_224_p2 = pre_grp_fu_224_p2;
    end else begin
        grp_fu_224_p2 = pre_grp_fu_224_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_229_ce == 1'b1)) begin
        grp_fu_229_p2 = pre_grp_fu_229_p2;
    end else begin
        grp_fu_229_p2 = pre_grp_fu_229_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_234_ce == 1'b1)) begin
        grp_fu_234_p2 = pre_grp_fu_234_p2;
    end else begin
        grp_fu_234_p2 = pre_grp_fu_234_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_239_ce == 1'b1)) begin
        grp_fu_239_p2 = pre_grp_fu_239_p2;
    end else begin
        grp_fu_239_p2 = pre_grp_fu_239_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_244_ce == 1'b1)) begin
        grp_fu_244_p2 = pre_grp_fu_244_p2;
    end else begin
        grp_fu_244_p2 = pre_grp_fu_244_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_249_ce == 1'b1)) begin
        grp_fu_249_p2 = pre_grp_fu_249_p2;
    end else begin
        grp_fu_249_p2 = pre_grp_fu_249_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_254_ce == 1'b1)) begin
        grp_fu_254_p2 = pre_grp_fu_254_p2;
    end else begin
        grp_fu_254_p2 = pre_grp_fu_254_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_259_ce == 1'b1)) begin
        grp_fu_259_p2 = pre_grp_fu_259_p2;
    end else begin
        grp_fu_259_p2 = pre_grp_fu_259_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_264_ce == 1'b1)) begin
        grp_fu_264_p2 = pre_grp_fu_264_p2;
    end else begin
        grp_fu_264_p2 = pre_grp_fu_264_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_269_ce == 1'b1)) begin
        grp_fu_269_p2 = pre_grp_fu_269_p2;
    end else begin
        grp_fu_269_p2 = pre_grp_fu_269_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_274_ce == 1'b1)) begin
        grp_fu_274_p2 = pre_grp_fu_274_p2;
    end else begin
        grp_fu_274_p2 = pre_grp_fu_274_p2_reg;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln103_10_fu_797_p2 = (add_ln103_62_fu_759_p2 + add_ln103_63_fu_769_p2);

assign add_ln103_11_fu_803_p2 = (sub_ln103_11_fu_744_p2 + grp_fu_189_p2);

assign add_ln103_12_fu_809_p2 = (add_ln103_11_fu_803_p2 + add_ln103_10_fu_797_p2);

assign add_ln103_13_fu_1392_p2 = (add_ln103_12_reg_1943 + add_ln103_9_fu_1387_p2);

assign add_ln103_14_fu_868_p2 = (add_ln103_66_fu_835_p2 + add_ln103_67_fu_862_p2);

assign add_ln103_15_fu_1397_p2 = (grp_fu_249_p2 + grp_fu_244_p2);

assign add_ln103_16_fu_1403_p2 = (add_ln103_15_fu_1397_p2 + add_ln103_14_reg_1948);

assign add_ln103_17_fu_874_p2 = (add_ln103_65_fu_819_p2 + grp_fu_194_p2);

assign add_ln103_18_fu_880_p2 = (add_ln103_64_fu_815_p2 + sub_ln103_20_reg_1878);

assign add_ln103_19_fu_885_p2 = (add_ln103_18_fu_880_p2 + add_ln103_17_fu_874_p2);

assign add_ln103_1_fu_732_p2 = (add_ln103_59_fu_675_p2 + sub_ln103_5_fu_653_p2);

assign add_ln103_20_fu_1408_p2 = (add_ln103_19_reg_1953 + add_ln103_16_fu_1403_p2);

assign add_ln103_21_fu_972_p2 = (add_ln103_71_fu_945_p2 + sub_ln103_26_fu_966_p2);

assign add_ln103_22_fu_1417_p2 = (add_ln103_70_reg_1958 + add_ln103_69_fu_1413_p2);

assign add_ln103_23_fu_1422_p2 = (add_ln103_22_fu_1417_p2 + add_ln103_21_reg_1963);

assign add_ln103_24_fu_1427_p2 = (grp_fu_254_p2 + grp_fu_259_p2);

assign add_ln103_25_fu_978_p2 = (sub_ln103_21_fu_895_p2 + grp_fu_199_p2);

assign add_ln103_26_fu_1433_p2 = (add_ln103_25_reg_1968 + add_ln103_24_fu_1427_p2);

assign add_ln103_27_fu_1438_p2 = (add_ln103_26_fu_1433_p2 + add_ln103_23_fu_1422_p2);

assign add_ln103_28_fu_1448_p2 = (grp_fu_264_p2 + sub_ln103_36_fu_1444_p2);

assign add_ln103_29_fu_1057_p2 = (sub_ln103_33_fu_1035_p2 + add_ln103_73_fu_1023_p2);

assign add_ln103_2_fu_1361_p2 = (add_ln103_1_reg_1928 + add_ln103_fu_1356_p2);

assign add_ln103_30_fu_1454_p2 = (add_ln103_29_reg_1978 + add_ln103_28_fu_1448_p2);

assign add_ln103_31_fu_1063_p2 = (sub_ln103_29_fu_995_p2 + grp_fu_204_p2);

assign add_ln103_32_fu_510_p2 = (add_ln103_72_fu_481_p2 + sub_ln103_37_fu_504_p2);

assign add_ln103_33_fu_1069_p2 = (add_ln103_32_reg_1883 + add_ln103_31_fu_1063_p2);

assign add_ln103_34_fu_1459_p2 = (add_ln103_33_reg_1983 + add_ln103_30_fu_1454_p2);

assign add_ln103_35_fu_1122_p2 = (sub_ln103_43_fu_1107_p2 + add_ln103_78_fu_1113_p2);

assign add_ln103_36_fu_1128_p2 = (grp_fu_214_p2 + add_ln103_76_fu_1091_p2);

assign add_ln103_37_fu_1464_p2 = (add_ln103_36_reg_1993 + add_ln103_35_reg_1988);

assign add_ln103_38_fu_1134_p2 = (grp_fu_209_p2 + add_ln103_75_fu_1080_p2);

assign add_ln103_39_fu_1140_p2 = (sub_ln103_40_reg_1888 + sub_ln103_45_fu_1118_p2);

assign add_ln103_3_fu_1366_p2 = (sub_ln103_4_reg_1903 + add_ln103_57_reg_1908);

assign add_ln103_40_fu_1145_p2 = (add_ln103_39_fu_1140_p2 + add_ln103_38_fu_1134_p2);

assign add_ln103_41_fu_1468_p2 = (add_ln103_40_reg_1998 + add_ln103_37_fu_1464_p2);

assign add_ln103_42_fu_1235_p2 = (add_ln103_81_fu_1221_p2 + grp_fu_219_p2);

assign add_ln103_43_fu_1483_p2 = (sub_ln103_53_reg_2013 + sub_ln103_50_fu_1478_p2);

assign add_ln103_44_fu_1488_p2 = (add_ln103_43_fu_1483_p2 + add_ln103_42_reg_2018);

assign add_ln103_45_fu_1493_p2 = (grp_fu_269_p2 + add_ln103_80_reg_2003);

assign add_ln103_46_fu_1241_p2 = (add_ln103_79_fu_1155_p2 + sub_ln103_56_fu_1230_p2);

assign add_ln103_47_fu_1498_p2 = (add_ln103_46_reg_2023 + add_ln103_45_fu_1493_p2);

assign add_ln103_48_fu_1503_p2 = (add_ln103_47_fu_1498_p2 + add_ln103_44_fu_1488_p2);

assign add_ln103_49_fu_1302_p2 = (sub_ln103_62_fu_1291_p2 + sub_ln103_63_fu_1297_p2);

assign add_ln103_4_fu_738_p2 = (add_ln103_56_fu_579_p2 + add_ln103_61_fu_728_p2);

assign add_ln103_50_fu_1308_p2 = (sub_ln103_60_fu_1279_p2 + grp_fu_224_p2);

assign add_ln103_51_fu_1509_p2 = (add_ln103_50_reg_2038 + add_ln103_49_reg_2033);

assign add_ln103_52_fu_1513_p2 = (grp_fu_274_p2 + sub_ln103_59_reg_2028);

assign add_ln103_53_fu_1314_p2 = (add_ln103_82_fu_1247_p2 + grp_fu_229_p2);

assign add_ln103_54_fu_1518_p2 = (add_ln103_53_reg_2043 + add_ln103_52_fu_1513_p2);

assign add_ln103_55_fu_1523_p2 = (add_ln103_54_fu_1518_p2 + add_ln103_51_fu_1509_p2);

assign add_ln103_56_fu_579_p2 = (sub_ln103_1_reg_1850 + shl_ln103_3_fu_574_p2);

assign add_ln103_57_fu_626_p2 = (shl_ln103_7_fu_616_p2 + shl_ln103_8_fu_621_p2);

assign add_ln103_58_fu_642_p2 = (shl_ln103_9_fu_632_p2 + shl_ln103_10_fu_637_p2);

assign add_ln103_59_fu_675_p2 = ($signed(sub_ln103_6_fu_669_p2) + $signed(in_9_val_read_reg_1746_pp0_iter1_reg));

assign add_ln103_5_fu_1370_p2 = (add_ln103_4_reg_1933 + add_ln103_3_fu_1366_p2);

assign add_ln103_60_fu_1352_p2 = ($signed(sub_ln103_10_reg_1923) + $signed(in_13_val_read_reg_1709_pp0_iter2_reg));

assign add_ln103_61_fu_728_p2 = ($signed(shl_ln103_19_reg_1856) + $signed(in_15_val_read_reg_1689_pp0_iter1_reg));

assign add_ln103_62_fu_759_p2 = ($signed(sub_ln103_12_fu_753_p2) + $signed(in_3_val_read_reg_1802_pp0_iter1_reg));

assign add_ln103_63_fu_769_p2 = ($signed(shl_ln103_21_fu_764_p2) + $signed(in_5_val_read_reg_1782_pp0_iter1_reg));

assign add_ln103_64_fu_815_p2 = (shl_ln103_23_reg_1862 + shl_ln103_24_reg_1868);

assign add_ln103_65_fu_819_p2 = ($signed(shl_ln103_6_fu_600_p2) + $signed(in_3_val_read_reg_1802_pp0_iter1_reg));

assign add_ln103_66_fu_835_p2 = ($signed(sub_ln103_15_fu_829_p2) + $signed(in_11_val_read_reg_1728_pp0_iter1_reg));

assign add_ln103_67_fu_862_p2 = (sub_ln103_17_fu_851_p2 + shl_ln103_27_fu_857_p2);

assign add_ln103_68_fu_891_p2 = (shl_ln103_23_reg_1862 + shl_ln103_2_reg_1843);

assign add_ln103_69_fu_1413_p2 = ($signed(shl_ln103_10_reg_1913) + $signed(in_7_val_read_reg_1764_pp0_iter2_reg));

assign add_ln103_6_fu_1375_p2 = (add_ln103_5_fu_1370_p2 + add_ln103_2_fu_1361_p2);

assign add_ln103_70_fu_928_p2 = (sub_ln103_23_fu_917_p2 + shl_ln103_33_fu_923_p2);

assign add_ln103_71_fu_945_p2 = ($signed(sub_ln103_24_fu_939_p2) + $signed(in_11_val_read_reg_1728_pp0_iter1_reg));

assign add_ln103_72_fu_481_p2 = (sub_ln103_27_fu_475_p2 + in_1_val_read_reg_1822);

assign add_ln103_73_fu_1023_p2 = (sub_ln103_31_fu_1017_p2 + shl_ln103_11_fu_648_p2);

assign add_ln103_74_fu_493_p2 = (shl_ln103_28_fu_429_p2 + shl_ln103_19_fu_386_p2);

assign add_ln103_75_fu_1080_p2 = ($signed(sub_ln103_41_fu_1074_p2) + $signed(in_5_val_read_reg_1782_pp0_iter1_reg));

assign add_ln103_76_fu_1091_p2 = ($signed(sub_ln103_42_fu_1085_p2) + $signed(in_7_val_read_reg_1764_pp0_iter1_reg));

assign add_ln103_77_fu_1096_p2 = (shl_ln103_14_fu_680_p2 + shl_ln103_25_fu_824_p2);

assign add_ln103_78_fu_1113_p2 = ($signed(shl_ln103_18_fu_717_p2) + $signed(in_13_val_read_reg_1709_pp0_iter1_reg));

assign add_ln103_79_fu_1155_p2 = (sub_ln103_46_fu_1151_p2 + in_1_val_read_reg_1822_pp0_iter1_reg);

assign add_ln103_7_fu_1381_p2 = (grp_fu_234_p2 + grp_fu_239_p2);

assign add_ln103_80_fu_1187_p2 = (sub_ln103_48_fu_1176_p2 + shl_ln103_46_fu_1182_p2);

assign add_ln103_81_fu_1221_p2 = ($signed(shl_ln103_25_fu_824_p2) + $signed(in_11_val_read_reg_1728_pp0_iter1_reg));

assign add_ln103_82_fu_1247_p2 = (shl_ln103_2_reg_1843 + in_1_val_read_reg_1822_pp0_iter1_reg);

assign add_ln103_83_fu_1273_p2 = (shl_ln103_12_fu_659_p2 + shl_ln103_13_fu_664_p2);

assign add_ln103_8_fu_791_p2 = (sub_ln103_14_fu_785_p2 + grp_fu_184_p2);

assign add_ln103_9_fu_1387_p2 = (add_ln103_8_reg_1938 + add_ln103_7_fu_1381_p2);

assign add_ln103_fu_1356_p2 = (sub_ln103_9_reg_1918 + add_ln103_60_fu_1352_p2);

assign add_ln106_fu_1529_p2 = (evens_reg_2048 + add_ln103_6_reg_2096);

assign add_ln107_fu_1533_p2 = (evens_1_reg_2054 + add_ln103_13_reg_2102);

assign add_ln108_fu_1537_p2 = (evens_2_reg_2060 + add_ln103_20_reg_2108);

assign add_ln109_fu_1541_p2 = (evens_3_reg_2066 + add_ln103_27_reg_2114);

assign add_ln110_fu_1545_p2 = (evens_4_reg_2072 + add_ln103_34_reg_2120);

assign add_ln111_fu_1549_p2 = (evens_5_reg_2078 + add_ln103_41_reg_2126);

assign add_ln112_fu_1553_p2 = (evens_6_reg_2084 + add_ln103_48_reg_2132);

assign add_ln113_fu_1557_p2 = (evens_7_reg_2090 + add_ln103_55_reg_2138);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp22 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp22 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (1'b0 == ap_ce);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return_0 = add_ln106_fu_1529_p2;

assign ap_return_1 = add_ln107_fu_1533_p2;

assign ap_return_10 = sub_ln116_fu_1569_p2;

assign ap_return_11 = sub_ln117_fu_1573_p2;

assign ap_return_12 = sub_ln118_fu_1577_p2;

assign ap_return_13 = sub_ln119_fu_1581_p2;

assign ap_return_14 = sub_ln120_fu_1585_p2;

assign ap_return_15 = sub_ln121_fu_1589_p2;

assign ap_return_2 = add_ln108_fu_1537_p2;

assign ap_return_3 = add_ln109_fu_1541_p2;

assign ap_return_4 = add_ln110_fu_1545_p2;

assign ap_return_5 = add_ln111_fu_1549_p2;

assign ap_return_6 = add_ln112_fu_1553_p2;

assign ap_return_7 = add_ln113_fu_1557_p2;

assign ap_return_8 = sub_ln114_fu_1561_p2;

assign ap_return_9 = sub_ln115_fu_1565_p2;

assign grp_fu_184_p1 = 32'd4294967253;

assign grp_fu_189_p1 = 32'd4294967271;

assign grp_fu_194_p1 = 32'd4294967226;

assign grp_fu_199_p1 = 32'd4294967239;

assign grp_fu_204_p1 = 32'd4294967271;

assign grp_fu_209_p1 = 32'd4294967206;

assign grp_fu_214_p1 = 32'd4294967209;

assign grp_fu_219_p1 = 32'd4294967239;

assign grp_fu_224_p1 = 32'd4294967239;

assign grp_fu_229_p1 = 32'd4294967206;

assign grp_fu_234_p1 = 32'd4294967206;

assign grp_fu_239_p1 = 32'd4294967226;

assign grp_fu_244_p1 = 32'd4294967209;

assign grp_fu_249_p1 = 32'd4294967271;

assign grp_fu_254_p1 = 32'd4294967253;

assign grp_fu_259_p1 = 32'd4294967209;

assign grp_fu_264_p1 = 32'd4294967209;

assign grp_fu_269_p1 = 32'd4294967226;

assign grp_fu_274_p1 = 32'd4294967271;

assign shl_ln103_10_fu_637_p2 = in_7_val_read_reg_1764_pp0_iter1_reg << 32'd3;

assign shl_ln103_11_fu_648_p2 = in_7_val_read_reg_1764_pp0_iter1_reg << 32'd1;

assign shl_ln103_12_fu_659_p2 = in_9_val_read_reg_1746_pp0_iter1_reg << 32'd6;

assign shl_ln103_13_fu_664_p2 = in_9_val_read_reg_1746_pp0_iter1_reg << 32'd3;

assign shl_ln103_14_fu_680_p2 = in_11_val_read_reg_1728_pp0_iter1_reg << 32'd6;

assign shl_ln103_15_fu_685_p2 = in_11_val_read_reg_1728_pp0_iter1_reg << 32'd4;

assign shl_ln103_16_fu_696_p2 = in_11_val_read_reg_1728_pp0_iter1_reg << 32'd2;

assign shl_ln103_17_fu_712_p2 = in_13_val_read_reg_1709_pp0_iter1_reg << 32'd5;

assign shl_ln103_18_fu_717_p2 = in_13_val_read_reg_1709_pp0_iter1_reg << 32'd3;

assign shl_ln103_19_fu_386_p2 = in_15_val_read_reg_1689 << 32'd3;

assign shl_ln103_1_fu_364_p2 = in_1_val_read_reg_1822 << 32'd5;

assign shl_ln103_20_fu_748_p2 = in_3_val_read_reg_1802_pp0_iter1_reg << 32'd6;

assign shl_ln103_21_fu_764_p2 = in_5_val_read_reg_1782_pp0_iter1_reg << 32'd3;

assign shl_ln103_22_fu_780_p2 = in_9_val_read_reg_1746_pp0_iter1_reg << 32'd4;

assign shl_ln103_23_fu_405_p2 = in_1_val_read_reg_1822 << 32'd6;

assign shl_ln103_24_fu_410_p2 = in_1_val_read_reg_1822 << 32'd4;

assign shl_ln103_25_fu_824_p2 = in_11_val_read_reg_1728_pp0_iter1_reg << 32'd3;

assign shl_ln103_26_fu_840_p2 = in_13_val_read_reg_1709_pp0_iter1_reg << 32'd7;

assign shl_ln103_27_fu_857_p2 = in_13_val_read_reg_1709_pp0_iter1_reg << 32'd1;

assign shl_ln103_28_fu_429_p2 = in_15_val_read_reg_1689 << 32'd6;

assign shl_ln103_29_fu_434_p2 = in_15_val_read_reg_1689 << 32'd4;

assign shl_ln103_2_fu_375_p2 = in_1_val_read_reg_1822 << 32'd3;

assign shl_ln103_30_fu_445_p2 = in_15_val_read_reg_1689 << 32'd2;

assign shl_ln103_31_fu_901_p2 = in_9_val_read_reg_1746_pp0_iter1_reg << 32'd7;

assign shl_ln103_32_fu_906_p2 = in_9_val_read_reg_1746_pp0_iter1_reg << 32'd5;

assign shl_ln103_33_fu_923_p2 = in_9_val_read_reg_1746_pp0_iter1_reg << 32'd1;

assign shl_ln103_34_fu_934_p2 = in_11_val_read_reg_1728_pp0_iter1_reg << 32'd5;

assign shl_ln103_35_fu_950_p2 = in_13_val_read_reg_1709_pp0_iter1_reg << 32'd6;

assign shl_ln103_36_fu_961_p2 = in_13_val_read_reg_1709_pp0_iter1_reg << 32'd4;

assign shl_ln103_37_fu_990_p2 = in_3_val_read_reg_1802_pp0_iter1_reg << 32'd4;

assign shl_ln103_38_fu_1001_p2 = in_7_val_read_reg_1764_pp0_iter1_reg << 32'd7;

assign shl_ln103_39_fu_1006_p2 = in_7_val_read_reg_1764_pp0_iter1_reg << 32'd5;

assign shl_ln103_3_fu_574_p2 = in_1_val_read_reg_1822_pp0_iter1_reg << 32'd1;

assign shl_ln103_40_fu_1046_p2 = in_13_val_read_reg_1709_pp0_iter1_reg << 32'd2;

assign shl_ln103_41_fu_499_p2 = in_15_val_read_reg_1689 << 32'd1;

assign shl_ln103_42_fu_522_p2 = in_1_val_read_reg_1822 << 32'd2;

assign shl_ln103_43_fu_1102_p2 = in_11_val_read_reg_1728_pp0_iter1_reg << 32'd1;

assign shl_ln103_44_fu_1160_p2 = in_5_val_read_reg_1782_pp0_iter1_reg << 32'd7;

assign shl_ln103_45_fu_1165_p2 = in_5_val_read_reg_1782_pp0_iter1_reg << 32'd5;

assign shl_ln103_46_fu_1182_p2 = in_5_val_read_reg_1782_pp0_iter1_reg << 32'd1;

assign shl_ln103_47_fu_1473_p2 = in_7_val_read_reg_1764_pp0_iter2_reg << 32'd4;

assign shl_ln103_48_fu_1205_p2 = in_9_val_read_reg_1746_pp0_iter1_reg << 32'd2;

assign shl_ln103_49_fu_551_p2 = in_15_val_read_reg_1689 << 32'd7;

assign shl_ln103_4_fu_584_p2 = in_3_val_read_reg_1802_pp0_iter1_reg << 32'd7;

assign shl_ln103_50_fu_556_p2 = in_15_val_read_reg_1689 << 32'd5;

assign shl_ln103_51_fu_1257_p2 = in_5_val_read_reg_1782_pp0_iter1_reg << 32'd2;

assign shl_ln103_5_fu_589_p2 = in_3_val_read_reg_1802_pp0_iter1_reg << 32'd5;

assign shl_ln103_6_fu_600_p2 = in_3_val_read_reg_1802_pp0_iter1_reg << 32'd3;

assign shl_ln103_7_fu_616_p2 = in_5_val_read_reg_1782_pp0_iter1_reg << 32'd6;

assign shl_ln103_8_fu_621_p2 = in_5_val_read_reg_1782_pp0_iter1_reg << 32'd4;

assign shl_ln103_9_fu_632_p2 = in_7_val_read_reg_1764_pp0_iter1_reg << 32'd6;

assign shl_ln103_fu_359_p2 = in_1_val_read_reg_1822 << 32'd7;

assign sub_ln103_10_fu_722_p2 = (shl_ln103_17_fu_712_p2 - shl_ln103_18_fu_717_p2);

assign sub_ln103_11_fu_744_p2 = (sub_ln103_1_reg_1850 - in_1_val_read_reg_1822_pp0_iter1_reg);

assign sub_ln103_12_fu_753_p2 = (shl_ln103_20_fu_748_p2 - shl_ln103_6_fu_600_p2);

assign sub_ln103_13_fu_774_p2 = (32'd0 - shl_ln103_12_fu_659_p2);

assign sub_ln103_14_fu_785_p2 = (sub_ln103_13_fu_774_p2 - shl_ln103_22_fu_780_p2);

assign sub_ln103_15_fu_829_p2 = (shl_ln103_14_fu_680_p2 - shl_ln103_25_fu_824_p2);

assign sub_ln103_16_fu_845_p2 = (shl_ln103_26_fu_840_p2 - shl_ln103_17_fu_712_p2);

assign sub_ln103_17_fu_851_p2 = (sub_ln103_16_fu_845_p2 - shl_ln103_18_fu_717_p2);

assign sub_ln103_18_fu_439_p2 = (shl_ln103_28_fu_429_p2 - shl_ln103_29_fu_434_p2);

assign sub_ln103_19_fu_450_p2 = (sub_ln103_18_fu_439_p2 - shl_ln103_30_fu_445_p2);

assign sub_ln103_1_fu_380_p2 = (sub_ln103_fu_369_p2 - shl_ln103_2_fu_375_p2);

assign sub_ln103_20_fu_456_p2 = ($signed(sub_ln103_19_fu_450_p2) - $signed(in_15_val_read_reg_1689));

assign sub_ln103_21_fu_895_p2 = (add_ln103_68_fu_891_p2 - shl_ln103_3_fu_574_p2);

assign sub_ln103_22_fu_911_p2 = (shl_ln103_31_fu_901_p2 - shl_ln103_32_fu_906_p2);

assign sub_ln103_23_fu_917_p2 = (sub_ln103_22_fu_911_p2 - shl_ln103_13_fu_664_p2);

assign sub_ln103_24_fu_939_p2 = (shl_ln103_34_fu_934_p2 - shl_ln103_25_fu_824_p2);

assign sub_ln103_25_fu_955_p2 = (32'd0 - shl_ln103_35_fu_950_p2);

assign sub_ln103_26_fu_966_p2 = (sub_ln103_25_fu_955_p2 - shl_ln103_36_fu_961_p2);

assign sub_ln103_27_fu_475_p2 = (shl_ln103_23_fu_405_p2 - shl_ln103_2_fu_375_p2);

assign sub_ln103_28_fu_984_p2 = (32'd0 - shl_ln103_20_fu_748_p2);

assign sub_ln103_29_fu_995_p2 = (sub_ln103_28_fu_984_p2 - shl_ln103_37_fu_990_p2);

assign sub_ln103_2_fu_594_p2 = (shl_ln103_4_fu_584_p2 - shl_ln103_5_fu_589_p2);

assign sub_ln103_30_fu_1011_p2 = (shl_ln103_38_fu_1001_p2 - shl_ln103_39_fu_1006_p2);

assign sub_ln103_31_fu_1017_p2 = (sub_ln103_30_fu_1011_p2 - shl_ln103_10_fu_637_p2);

assign sub_ln103_32_fu_1029_p2 = (32'd0 - shl_ln103_13_fu_664_p2);

assign sub_ln103_33_fu_1035_p2 = ($signed(sub_ln103_32_fu_1029_p2) - $signed(in_9_val_read_reg_1746_pp0_iter1_reg));

assign sub_ln103_34_fu_1040_p2 = (shl_ln103_35_fu_950_p2 - shl_ln103_36_fu_961_p2);

assign sub_ln103_35_fu_1051_p2 = (sub_ln103_34_fu_1040_p2 - shl_ln103_40_fu_1046_p2);

assign sub_ln103_36_fu_1444_p2 = ($signed(sub_ln103_35_reg_1973) - $signed(in_13_val_read_reg_1709_pp0_iter2_reg));

assign sub_ln103_37_fu_504_p2 = (add_ln103_74_fu_493_p2 - shl_ln103_41_fu_499_p2);

assign sub_ln103_38_fu_516_p2 = (shl_ln103_23_fu_405_p2 - shl_ln103_24_fu_410_p2);

assign sub_ln103_39_fu_527_p2 = (sub_ln103_38_fu_516_p2 - shl_ln103_42_fu_522_p2);

assign sub_ln103_3_fu_605_p2 = (sub_ln103_2_fu_594_p2 - shl_ln103_6_fu_600_p2);

assign sub_ln103_40_fu_533_p2 = (sub_ln103_39_fu_527_p2 - in_1_val_read_reg_1822);

assign sub_ln103_41_fu_1074_p2 = (shl_ln103_7_fu_616_p2 - shl_ln103_21_fu_764_p2);

assign sub_ln103_42_fu_1085_p2 = (shl_ln103_39_fu_1006_p2 - shl_ln103_10_fu_637_p2);

assign sub_ln103_43_fu_1107_p2 = (add_ln103_77_fu_1096_p2 - shl_ln103_43_fu_1102_p2);

assign sub_ln103_44_fu_538_p2 = (32'd0 - shl_ln103_28_fu_429_p2);

assign sub_ln103_45_fu_1118_p2 = (sub_ln103_44_reg_1893 - shl_ln103_29_reg_1873);

assign sub_ln103_46_fu_1151_p2 = (shl_ln103_1_reg_1838 - shl_ln103_2_reg_1843);

assign sub_ln103_47_fu_1170_p2 = (shl_ln103_44_fu_1160_p2 - shl_ln103_45_fu_1165_p2);

assign sub_ln103_48_fu_1176_p2 = (sub_ln103_47_fu_1170_p2 - shl_ln103_21_fu_764_p2);

assign sub_ln103_49_fu_1193_p2 = (32'd0 - shl_ln103_9_fu_632_p2);

assign sub_ln103_4_fu_611_p2 = ($signed(sub_ln103_3_fu_605_p2) - $signed(in_3_val_read_reg_1802_pp0_iter1_reg));

assign sub_ln103_50_fu_1478_p2 = (sub_ln103_49_reg_2008 - shl_ln103_47_fu_1473_p2);

assign sub_ln103_51_fu_1199_p2 = (shl_ln103_12_fu_659_p2 - shl_ln103_22_fu_780_p2);

assign sub_ln103_52_fu_1210_p2 = (sub_ln103_51_fu_1199_p2 - shl_ln103_48_fu_1205_p2);

assign sub_ln103_53_fu_1216_p2 = ($signed(sub_ln103_52_fu_1210_p2) - $signed(in_9_val_read_reg_1746_pp0_iter1_reg));

assign sub_ln103_54_fu_561_p2 = (shl_ln103_49_fu_551_p2 - shl_ln103_50_fu_556_p2);

assign sub_ln103_55_fu_1226_p2 = (sub_ln103_54_reg_1898 - shl_ln103_19_reg_1856);

assign sub_ln103_56_fu_1230_p2 = ($signed(sub_ln103_55_fu_1226_p2) - $signed(in_15_val_read_reg_1689_pp0_iter1_reg));

assign sub_ln103_57_fu_1251_p2 = (shl_ln103_7_fu_616_p2 - shl_ln103_8_fu_621_p2);

assign sub_ln103_58_fu_1262_p2 = (sub_ln103_57_fu_1251_p2 - shl_ln103_51_fu_1257_p2);

assign sub_ln103_59_fu_1268_p2 = ($signed(sub_ln103_58_fu_1262_p2) - $signed(in_5_val_read_reg_1782_pp0_iter1_reg));

assign sub_ln103_5_fu_653_p2 = (add_ln103_58_fu_642_p2 - shl_ln103_11_fu_648_p2);

assign sub_ln103_60_fu_1279_p2 = (add_ln103_83_fu_1273_p2 - shl_ln103_33_fu_923_p2);

assign sub_ln103_61_fu_1285_p2 = (32'd0 - shl_ln103_14_fu_680_p2);

assign sub_ln103_62_fu_1291_p2 = (sub_ln103_61_fu_1285_p2 - shl_ln103_15_fu_685_p2);

assign sub_ln103_63_fu_1297_p2 = ($signed(sub_ln103_17_fu_851_p2) - $signed(in_13_val_read_reg_1709_pp0_iter1_reg));

assign sub_ln103_6_fu_669_p2 = (shl_ln103_12_fu_659_p2 - shl_ln103_13_fu_664_p2);

assign sub_ln103_7_fu_690_p2 = (shl_ln103_14_fu_680_p2 - shl_ln103_15_fu_685_p2);

assign sub_ln103_8_fu_701_p2 = (sub_ln103_7_fu_690_p2 - shl_ln103_16_fu_696_p2);

assign sub_ln103_9_fu_707_p2 = ($signed(sub_ln103_8_fu_701_p2) - $signed(in_11_val_read_reg_1728_pp0_iter1_reg));

assign sub_ln103_fu_369_p2 = (shl_ln103_fu_359_p2 - shl_ln103_1_fu_364_p2);

assign sub_ln114_fu_1561_p2 = (evens_7_reg_2090 - add_ln103_55_reg_2138);

assign sub_ln115_fu_1565_p2 = (evens_6_reg_2084 - add_ln103_48_reg_2132);

assign sub_ln116_fu_1569_p2 = (evens_5_reg_2078 - add_ln103_41_reg_2126);

assign sub_ln117_fu_1573_p2 = (evens_4_reg_2072 - add_ln103_34_reg_2120);

assign sub_ln118_fu_1577_p2 = (evens_3_reg_2066 - add_ln103_27_reg_2114);

assign sub_ln119_fu_1581_p2 = (evens_2_reg_2060 - add_ln103_20_reg_2108);

assign sub_ln120_fu_1585_p2 = (evens_1_reg_2054 - add_ln103_13_reg_2102);

assign sub_ln121_fu_1589_p2 = (evens_reg_2048 - add_ln103_6_reg_2096);

endmodule //IDCT2_IDCT2B16
