TimeQuest Timing Analyzer report for CAMstreamVGA
Fri May 24 18:14:54 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[5]'
 13. Slow 1200mV 85C Model Setup: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
 14. Slow 1200mV 85C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
 15. Slow 1200mV 85C Model Setup: 'GPIO1_D[8]'
 16. Slow 1200mV 85C Model Setup: 'CAPdrive:CAPdriver|takeTurn'
 17. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[1]'
 18. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[3]'
 19. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 20. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[0]'
 21. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[4]'
 22. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[2]'
 23. Slow 1200mV 85C Model Hold: 'GPIO1_D[8]'
 24. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[5]'
 25. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[4]'
 26. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 27. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[2]'
 28. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[0]'
 29. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[3]'
 30. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[1]'
 31. Slow 1200mV 85C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
 32. Slow 1200mV 85C Model Hold: 'CAPdrive:CAPdriver|takeTurn'
 33. Slow 1200mV 85C Model Hold: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
 34. Slow 1200mV 85C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
 35. Slow 1200mV 85C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
 36. Slow 1200mV 85C Model Minimum Pulse Width: 'GPIO1_D[8]'
 37. Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
 38. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'
 39. Slow 1200mV 85C Model Minimum Pulse Width: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
 40. Slow 1200mV 85C Model Minimum Pulse Width: 'CAPdrive:CAPdriver|takeTurn'
 41. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'
 42. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'
 43. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'
 44. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'
 45. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'
 46. Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
 47. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Propagation Delay
 53. Minimum Propagation Delay
 54. Slow 1200mV 85C Model Metastability Report
 55. Slow 1200mV 0C Model Fmax Summary
 56. Slow 1200mV 0C Model Setup Summary
 57. Slow 1200mV 0C Model Hold Summary
 58. Slow 1200mV 0C Model Recovery Summary
 59. Slow 1200mV 0C Model Removal Summary
 60. Slow 1200mV 0C Model Minimum Pulse Width Summary
 61. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[5]'
 62. Slow 1200mV 0C Model Setup: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
 63. Slow 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
 64. Slow 1200mV 0C Model Setup: 'GPIO1_D[8]'
 65. Slow 1200mV 0C Model Setup: 'CAPdrive:CAPdriver|takeTurn'
 66. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[1]'
 67. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[3]'
 68. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[0]'
 69. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 70. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[4]'
 71. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[2]'
 72. Slow 1200mV 0C Model Hold: 'GPIO1_D[8]'
 73. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 74. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[5]'
 75. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[4]'
 76. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[2]'
 77. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[0]'
 78. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[3]'
 79. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[1]'
 80. Slow 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
 81. Slow 1200mV 0C Model Hold: 'CAPdrive:CAPdriver|takeTurn'
 82. Slow 1200mV 0C Model Hold: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
 83. Slow 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
 84. Slow 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
 85. Slow 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[8]'
 86. Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
 87. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'
 88. Slow 1200mV 0C Model Minimum Pulse Width: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
 89. Slow 1200mV 0C Model Minimum Pulse Width: 'CAPdrive:CAPdriver|takeTurn'
 90. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'
 91. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'
 92. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'
 93. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'
 94. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'
 95. Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
 96. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 97. Setup Times
 98. Hold Times
 99. Clock to Output Times
100. Minimum Clock to Output Times
101. Propagation Delay
102. Minimum Propagation Delay
103. Slow 1200mV 0C Model Metastability Report
104. Fast 1200mV 0C Model Setup Summary
105. Fast 1200mV 0C Model Hold Summary
106. Fast 1200mV 0C Model Recovery Summary
107. Fast 1200mV 0C Model Removal Summary
108. Fast 1200mV 0C Model Minimum Pulse Width Summary
109. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[5]'
110. Fast 1200mV 0C Model Setup: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
111. Fast 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
112. Fast 1200mV 0C Model Setup: 'GPIO1_D[8]'
113. Fast 1200mV 0C Model Setup: 'CAPdrive:CAPdriver|takeTurn'
114. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[1]'
115. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[3]'
116. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[0]'
117. Fast 1200mV 0C Model Setup: 'CLOCK_50'
118. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[4]'
119. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[2]'
120. Fast 1200mV 0C Model Hold: 'GPIO1_D[8]'
121. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[5]'
122. Fast 1200mV 0C Model Hold: 'CLOCK_50'
123. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[4]'
124. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[2]'
125. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[0]'
126. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[3]'
127. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[1]'
128. Fast 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
129. Fast 1200mV 0C Model Hold: 'CAPdrive:CAPdriver|takeTurn'
130. Fast 1200mV 0C Model Hold: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
131. Fast 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
132. Fast 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
133. Fast 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[8]'
134. Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
135. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'
136. Fast 1200mV 0C Model Minimum Pulse Width: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
137. Fast 1200mV 0C Model Minimum Pulse Width: 'CAPdrive:CAPdriver|takeTurn'
138. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'
139. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'
140. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'
141. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'
142. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'
143. Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
144. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
145. Setup Times
146. Hold Times
147. Clock to Output Times
148. Minimum Clock to Output Times
149. Propagation Delay
150. Minimum Propagation Delay
151. Fast 1200mV 0C Model Metastability Report
152. Multicorner Timing Analysis Summary
153. Setup Times
154. Hold Times
155. Clock to Output Times
156. Minimum Clock to Output Times
157. Propagation Delay
158. Minimum Propagation Delay
159. Board Trace Model Assignments
160. Input Transition Times
161. Slow Corner Signal Integrity Metrics
162. Fast Corner Signal Integrity Metrics
163. Setup Transfers
164. Hold Transfers
165. Recovery Transfers
166. Removal Transfers
167. Report TCCS
168. Report RSKM
169. Unconstrained Paths
170. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; CAMstreamVGA                                       ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; Clock Name                                          ; Type      ; Period  ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                ; Targets                                                 ;
+-----------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; CAPdrive:CAPdriver|takeTurn                         ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CAPdrive:CAPdriver|takeTurn }                         ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] }                ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 640.000 ; 1.56 MHz   ; 0.000 ; 320.000 ; 50.00      ; 64        ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0] ; { CLK_24M|altpll_component|auto_generated|pll1|clk[0] } ;
; CLOCK_50                                            ; Base      ; 10.000  ; 100.0 MHz  ; 0.000 ; 5.000   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CLOCK_50 }                                            ;
; div800k:DIV800|Qaux[0]                              ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[0] }                              ;
; div800k:DIV800|Qaux[1]                              ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[1] }                              ;
; div800k:DIV800|Qaux[2]                              ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[2] }                              ;
; div800k:DIV800|Qaux[3]                              ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[3] }                              ;
; div800k:DIV800|Qaux[4]                              ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[4] }                              ;
; div800k:DIV800|Qaux[5]                              ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[5] }                              ;
; GPIO1_D[8]                                          ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { GPIO1_D[8] }                                          ;
; SCCBdrive:SCCBdriver|C_E                            ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { SCCBdrive:SCCBdriver|C_E }                            ;
; SCCBdrive:SCCBdriver|clk400data                     ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { SCCBdrive:SCCBdriver|clk400data }                     ;
+-----------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                             ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                      ; Note                                                          ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
; 178.51 MHz ; 178.51 MHz      ; div800k:DIV800|Qaux[5]          ;                                                               ;
; 255.75 MHz ; 250.0 MHz       ; GPIO1_D[8]                      ; limit due to minimum period restriction (max I/O toggle rate) ;
; 383.44 MHz ; 383.44 MHz      ; SCCBdrive:SCCBdriver|clk400data ;                                                               ;
; 592.42 MHz ; 500.0 MHz       ; CAPdrive:CAPdriver|takeTurn     ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                           ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; div800k:DIV800|Qaux[5]               ; -2.301 ; -5.950        ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -1.717 ; -6.842        ;
; SCCBdrive:SCCBdriver|clk400data      ; -1.608 ; -25.718       ;
; GPIO1_D[8]                           ; -1.455 ; -7.589        ;
; CAPdrive:CAPdriver|takeTurn          ; -0.344 ; -0.344        ;
; div800k:DIV800|Qaux[1]               ; 0.004  ; 0.000         ;
; div800k:DIV800|Qaux[3]               ; 0.015  ; 0.000         ;
; CLOCK_50                             ; 0.031  ; 0.000         ;
; div800k:DIV800|Qaux[0]               ; 0.047  ; 0.000         ;
; div800k:DIV800|Qaux[4]               ; 0.088  ; 0.000         ;
; div800k:DIV800|Qaux[2]               ; 0.131  ; 0.000         ;
+--------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                            ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; GPIO1_D[8]                           ; -0.500 ; -2.443        ;
; div800k:DIV800|Qaux[5]               ; -0.237 ; -0.442        ;
; div800k:DIV800|Qaux[4]               ; -0.089 ; -0.089        ;
; CLOCK_50                             ; -0.074 ; -0.074        ;
; div800k:DIV800|Qaux[2]               ; -0.008 ; -0.008        ;
; div800k:DIV800|Qaux[0]               ; 0.015  ; 0.000         ;
; div800k:DIV800|Qaux[3]               ; 0.124  ; 0.000         ;
; div800k:DIV800|Qaux[1]               ; 0.136  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400data      ; 0.180  ; 0.000         ;
; CAPdrive:CAPdriver|takeTurn          ; 0.362  ; 0.000         ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.084  ; 0.000         ;
+--------------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; -1.357 ; -2.322        ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                   ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; 0.180 ; 0.000         ;
+---------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary             ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; GPIO1_D[8]                           ; -3.000 ; -18.000       ;
; SCCBdrive:SCCBdriver|clk400data      ; -1.000 ; -55.000       ;
; div800k:DIV800|Qaux[5]               ; -1.000 ; -8.000        ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -1.000 ; -4.000        ;
; CAPdrive:CAPdriver|takeTurn          ; -1.000 ; -3.000        ;
; div800k:DIV800|Qaux[0]               ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[1]               ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[2]               ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[3]               ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[4]               ; -1.000 ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E             ; 0.464  ; 0.000         ;
; CLOCK_50                             ; 4.697  ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[5]'                                                                                                                          ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -2.301 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.617     ; 1.179      ;
; -2.228 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.617     ; 1.106      ;
; -2.114 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.617     ; 0.992      ;
; -1.686 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -1.726     ; 0.955      ;
; -1.638 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.042      ; 2.175      ;
; -0.863 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.062     ; 1.796      ;
; -0.712 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.062     ; 1.645      ;
; -0.538 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.062     ; 1.471      ;
; -0.512 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.171     ; 0.836      ;
; -0.509 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.171     ; 0.833      ;
; -0.174 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.062     ; 1.107      ;
; -0.131 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.062     ; 1.064      ;
; -0.127 ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.108     ; 1.014      ;
; 0.073  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.432      ; 1.854      ;
; 0.078  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.432      ; 1.849      ;
; 0.115  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.064      ; 1.444      ;
; 0.257  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.524      ; 2.971      ;
; 0.274  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.062     ; 0.659      ;
; 0.296  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.062     ; 0.637      ;
; 0.312  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.628      ; 3.010      ;
; 0.315  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.432      ; 1.612      ;
; 0.811  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.524      ; 2.917      ;
; 0.813  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.628      ; 3.009      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                                  ;
+--------+-------------------------------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                      ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; -1.717 ; CAPdrive:CAPdriver|QaddReg[3] ; CAPdrive:CAPdriver|Chewed[1] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -1.493     ; 0.709      ;
; -1.716 ; CAPdrive:CAPdriver|QaddReg[4] ; CAPdrive:CAPdriver|Chewed[2] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -1.493     ; 0.708      ;
; -1.714 ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|Chewed[0] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -1.493     ; 0.706      ;
; -1.695 ; CAPdrive:CAPdriver|QaddReg[5] ; CAPdrive:CAPdriver|Chewed[3] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -1.493     ; 0.687      ;
+--------+-------------------------------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                          ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.608 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.776     ; 0.827      ;
; -1.493 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.776     ; 0.712      ;
; -0.646 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.065     ; 1.576      ;
; -0.646 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.065     ; 1.576      ;
; -0.645 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.065     ; 1.575      ;
; -0.644 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.065     ; 1.574      ;
; -0.644 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.065     ; 1.574      ;
; -0.644 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.065     ; 1.574      ;
; -0.643 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.065     ; 1.573      ;
; -0.642 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.065     ; 1.572      ;
; -0.635 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.065     ; 1.565      ;
; -0.633 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.065     ; 1.563      ;
; -0.632 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.065     ; 1.562      ;
; -0.630 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.065     ; 1.560      ;
; -0.628 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.065     ; 1.558      ;
; -0.628 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.065     ; 1.558      ;
; -0.627 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.065     ; 1.557      ;
; -0.567 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.501      ;
; -0.560 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.065     ; 1.490      ;
; -0.558 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.065     ; 1.488      ;
; -0.556 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.065     ; 1.486      ;
; -0.555 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.065     ; 1.485      ;
; -0.555 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.065     ; 1.485      ;
; -0.551 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.485      ;
; -0.548 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.482      ;
; -0.540 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.474      ;
; -0.538 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.472      ;
; -0.537 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.471      ;
; -0.536 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.470      ;
; -0.534 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.468      ;
; -0.533 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.467      ;
; -0.531 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.465      ;
; -0.525 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.459      ;
; -0.430 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.364      ;
; -0.430 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.364      ;
; -0.397 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.331      ;
; -0.396 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.330      ;
; -0.394 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.328      ;
; -0.393 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.327      ;
; -0.393 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.327      ;
; -0.393 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.327      ;
; -0.388 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.322      ;
; -0.358 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.292      ;
; -0.354 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.288      ;
; -0.349 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.283      ;
; -0.348 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.282      ;
; -0.216 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.150      ;
; -0.216 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.150      ;
; -0.215 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.149      ;
; -0.189 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.123      ;
; -0.182 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.115      ;
; -0.167 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.066     ; 1.096      ;
; -0.152 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.086      ;
; -0.152 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.058     ; 1.089      ;
; -0.151 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.085      ;
; -0.134 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.068      ;
; -0.086 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.019      ;
; -0.085 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.018      ;
; -0.081 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.014      ;
; -0.081 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.014      ;
; -0.080 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.013      ;
; -0.080 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.013      ;
; -0.061 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.994      ;
; -0.059 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.992      ;
; -0.057 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.095      ; 1.147      ;
; -0.056 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.990      ;
; -0.055 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.988      ;
; -0.053 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.986      ;
; -0.045 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.058     ; 0.982      ;
; -0.039 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.972      ;
; -0.039 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.972      ;
; -0.039 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.972      ;
; -0.039 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.973      ;
; -0.038 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.971      ;
; -0.038 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.095      ; 1.128      ;
; -0.032 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.095      ; 1.122      ;
; -0.029 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.962      ;
; -0.028 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.961      ;
; -0.026 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.959      ;
; -0.026 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.959      ;
; -0.025 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.958      ;
; -0.024 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.958      ;
; 0.002  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.931      ;
; 0.067  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.095      ; 1.023      ;
; 0.073  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.095      ; 1.017      ;
; 0.089  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.095      ; 1.001      ;
; 0.089  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.095      ; 1.001      ;
; 0.090  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.095      ; 1.000      ;
; 0.092  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.095      ; 0.998      ;
; 0.097  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.095      ; 0.993      ;
; 0.100  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.833      ;
; 0.102  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.831      ;
; 0.102  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.831      ;
; 0.103  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.095      ; 0.987      ;
; 0.103  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.095      ; 0.987      ;
; 0.109  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.095      ; 0.981      ;
; 0.110  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.066     ; 0.819      ;
; 0.110  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.095      ; 0.980      ;
; 0.119  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.814      ;
; 0.121  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.812      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'GPIO1_D[8]'                                                                                                                   ;
+--------+-------------------------------+-------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+-----------------------------+-------------+--------------+------------+------------+
; -1.455 ; CAPdrive:CAPdriver|QinReg[0]  ; CAPdrive:CAPdriver|QaddReg[0] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.147      ; 2.097      ;
; -1.262 ; CAPdrive:CAPdriver|QinReg[1]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.147      ; 1.904      ;
; -1.242 ; CAPdrive:CAPdriver|QinReg[1]  ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.147      ; 1.884      ;
; -1.235 ; CAPdrive:CAPdriver|QinReg[4]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.147      ; 1.877      ;
; -1.234 ; CAPdrive:CAPdriver|QinReg[1]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.147      ; 1.876      ;
; -1.234 ; CAPdrive:CAPdriver|QinReg[1]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.147      ; 1.876      ;
; -1.215 ; CAPdrive:CAPdriver|QinReg[4]  ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.147      ; 1.857      ;
; -1.207 ; CAPdrive:CAPdriver|QinReg[4]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.147      ; 1.849      ;
; -1.207 ; CAPdrive:CAPdriver|QinReg[4]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.147      ; 1.849      ;
; -1.196 ; CAPdrive:CAPdriver|QinReg[0]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.147      ; 1.838      ;
; -1.180 ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|QaddReg[0] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 2.114      ;
; -1.176 ; CAPdrive:CAPdriver|QinReg[0]  ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.147      ; 1.818      ;
; -1.168 ; CAPdrive:CAPdriver|QinReg[0]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.147      ; 1.810      ;
; -1.168 ; CAPdrive:CAPdriver|QinReg[0]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.147      ; 1.810      ;
; -1.162 ; CAPdrive:CAPdriver|QinReg[0]  ; CAPdrive:CAPdriver|QaddReg[1] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.147      ; 1.804      ;
; -1.155 ; CAPdrive:CAPdriver|QinReg[1]  ; CAPdrive:CAPdriver|QaddReg[1] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.147      ; 1.797      ;
; -1.135 ; CAPdrive:CAPdriver|QinReg[5]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.147      ; 1.777      ;
; -1.115 ; CAPdrive:CAPdriver|QinReg[5]  ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.147      ; 1.757      ;
; -1.108 ; CAPdrive:CAPdriver|QinReg[2]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.147      ; 1.750      ;
; -1.107 ; CAPdrive:CAPdriver|QinReg[5]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.147      ; 1.749      ;
; -1.107 ; CAPdrive:CAPdriver|QinReg[5]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.147      ; 1.749      ;
; -1.092 ; CAPdrive:CAPdriver|QinReg[4]  ; CAPdrive:CAPdriver|QaddReg[0] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.147      ; 1.734      ;
; -1.067 ; CAPdrive:CAPdriver|QinReg[2]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.147      ; 1.709      ;
; -1.067 ; CAPdrive:CAPdriver|QinReg[2]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.147      ; 1.709      ;
; -1.044 ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.978      ;
; -1.019 ; CAPdrive:CAPdriver|QaddReg[1] ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.953      ;
; -1.012 ; CAPdrive:CAPdriver|QinReg[5]  ; CAPdrive:CAPdriver|QaddReg[1] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.147      ; 1.654      ;
; -1.003 ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.937      ;
; -1.003 ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.937      ;
; -0.999 ; CAPdrive:CAPdriver|QaddReg[1] ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.933      ;
; -0.992 ; CAPdrive:CAPdriver|QinReg[3]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.147      ; 1.634      ;
; -0.991 ; CAPdrive:CAPdriver|QaddReg[1] ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.925      ;
; -0.991 ; CAPdrive:CAPdriver|QaddReg[1] ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.925      ;
; -0.982 ; CAPdrive:CAPdriver|QinReg[3]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.147      ; 1.624      ;
; -0.972 ; CAPdrive:CAPdriver|QinReg[3]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.147      ; 1.614      ;
; -0.931 ; CAPdrive:CAPdriver|QinReg[2]  ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.147      ; 1.573      ;
; -0.928 ; CAPdrive:CAPdriver|QaddReg[3] ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.862      ;
; -0.912 ; CAPdrive:CAPdriver|QaddReg[1] ; CAPdrive:CAPdriver|QaddReg[1] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.846      ;
; -0.908 ; CAPdrive:CAPdriver|QaddReg[3] ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.842      ;
; -0.899 ; CAPdrive:CAPdriver|QaddReg[3] ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.833      ;
; -0.863 ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.797      ;
; -0.836 ; CAPdrive:CAPdriver|QaddReg[4] ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.770      ;
; -0.833 ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.767      ;
; -0.819 ; CAPdrive:CAPdriver|QinReg[6]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.147      ; 1.461      ;
; -0.813 ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.747      ;
; -0.810 ; CAPdrive:CAPdriver|QaddReg[4] ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.744      ;
; -0.809 ; CAPdrive:CAPdriver|QinReg[6]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.147      ; 1.451      ;
; -0.809 ; CAPdrive:CAPdriver|QinReg[6]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.147      ; 1.451      ;
; -0.805 ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.739      ;
; -0.805 ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.739      ;
; -0.801 ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|QaddReg[1] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 1.735      ;
; -0.529 ; CAPdrive:CAPdriver|QinReg[7]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.147      ; 1.171      ;
; -0.527 ; CAPdrive:CAPdriver|QinReg[7]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.147      ; 1.169      ;
; -0.527 ; CAPdrive:CAPdriver|QinReg[7]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.147      ; 1.169      ;
; -0.362 ; CAPdrive:CAPdriver|QinReg[6]  ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.147      ; 1.004      ;
; -0.080 ; CAPdrive:CAPdriver|QinReg[4]  ; CAPdrive:CAPdriver|QaddReg[1] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.147      ; 0.722      ;
; 0.064  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[5] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 0.500        ; 4.397      ; 5.017      ;
; 0.105  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[4] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 0.500        ; 4.397      ; 4.976      ;
; 0.105  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[3] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 0.500        ; 4.397      ; 4.976      ;
; 0.194  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 0.500        ; 4.397      ; 4.887      ;
; 0.267  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[1] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 0.500        ; 4.397      ; 4.814      ;
; 0.356  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 0.500        ; 4.397      ; 4.725      ;
; 0.377  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 0.500        ; 4.184      ; 4.491      ;
; 0.397  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[5] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 1.000        ; 4.397      ; 5.184      ;
; 0.438  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[4] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 1.000        ; 4.397      ; 5.143      ;
; 0.438  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[3] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 1.000        ; 4.397      ; 5.143      ;
; 0.530  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 1.000        ; 4.397      ; 5.051      ;
; 0.617  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[1] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 1.000        ; 4.397      ; 4.964      ;
; 0.702  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 1.000        ; 4.397      ; 4.879      ;
; 0.931  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 1.000        ; 4.184      ; 4.437      ;
+--------+-------------------------------+-------------------------------+-----------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CAPdrive:CAPdriver|takeTurn'                                                                                                                                ;
+--------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -0.344 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0] ; CAPdrive:CAPdriver|takeTurn ; CAPdrive:CAPdriver|takeTurn ; 0.500        ; -0.152     ; 0.687      ;
; 0.246  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|takeTurn ; CAPdrive:CAPdriver|takeTurn ; 1.000        ; -0.063     ; 0.686      ;
; 0.275  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ; CAPdrive:CAPdriver|takeTurn ; CAPdrive:CAPdriver|takeTurn ; 1.000        ; -0.061     ; 0.659      ;
+--------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[1]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.004 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.500        ; 0.733      ; 1.443      ;
; 0.556 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 1.000        ; 0.733      ; 1.391      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[3]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.015 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.500        ; 0.745      ; 1.444      ;
; 0.568 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 1.000        ; 0.745      ; 1.391      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                 ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; 0.031 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.500        ; 2.145      ; 2.808      ;
; 0.533 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 1.000        ; 2.145      ; 2.806      ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[0]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.047 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.500        ; 0.883      ; 1.550      ;
; 0.560 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 1.000        ; 0.883      ; 1.537      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[4]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.088 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.500        ; 1.263      ; 1.879      ;
; 0.613 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 1.000        ; 1.263      ; 1.854      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[2]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.131 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.500        ; 1.139      ; 1.722      ;
; 0.630 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 1.000        ; 1.139      ; 1.723      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'GPIO1_D[8]'                                                                                                                    ;
+--------+-------------------------------+-------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+-----------------------------+-------------+--------------+------------+------------+
; -0.500 ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 0.000        ; 4.358      ; 4.244      ;
; -0.379 ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 0.000        ; 4.566      ; 4.573      ;
; -0.349 ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[1] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 0.000        ; 4.566      ; 4.603      ;
; -0.315 ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[4] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 0.000        ; 4.566      ; 4.637      ;
; -0.315 ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[3] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 0.000        ; 4.566      ; 4.637      ;
; -0.309 ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[5] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 0.000        ; 4.566      ; 4.643      ;
; -0.276 ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 0.000        ; 4.566      ; 4.676      ;
; -0.035 ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; -0.500       ; 4.566      ; 4.417      ;
; 0.015  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[1] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; -0.500       ; 4.566      ; 4.467      ;
; 0.039  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[4] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; -0.500       ; 4.566      ; 4.491      ;
; 0.039  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[3] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; -0.500       ; 4.566      ; 4.491      ;
; 0.061  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; -0.500       ; 4.358      ; 4.305      ;
; 0.066  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[5] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; -0.500       ; 4.566      ; 4.518      ;
; 0.072  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; -0.500       ; 4.566      ; 4.524      ;
; 0.666  ; CAPdrive:CAPdriver|QinReg[4]  ; CAPdrive:CAPdriver|QaddReg[1] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.274      ; 0.617      ;
; 0.928  ; CAPdrive:CAPdriver|QinReg[6]  ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.274      ; 0.879      ;
; 1.099  ; CAPdrive:CAPdriver|QinReg[7]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.274      ; 1.050      ;
; 1.099  ; CAPdrive:CAPdriver|QinReg[7]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.274      ; 1.050      ;
; 1.104  ; CAPdrive:CAPdriver|QinReg[7]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.274      ; 1.055      ;
; 1.276  ; CAPdrive:CAPdriver|QinReg[6]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.274      ; 1.227      ;
; 1.276  ; CAPdrive:CAPdriver|QinReg[6]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.274      ; 1.227      ;
; 1.307  ; CAPdrive:CAPdriver|QinReg[6]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.274      ; 1.258      ;
; 1.326  ; CAPdrive:CAPdriver|QaddReg[4] ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.544      ;
; 1.332  ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.550      ;
; 1.337  ; CAPdrive:CAPdriver|QaddReg[4] ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.555      ;
; 1.366  ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.584      ;
; 1.380  ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|QaddReg[1] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.598      ;
; 1.405  ; CAPdrive:CAPdriver|QaddReg[1] ; CAPdrive:CAPdriver|QaddReg[1] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.623      ;
; 1.406  ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.624      ;
; 1.406  ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.624      ;
; 1.419  ; CAPdrive:CAPdriver|QaddReg[3] ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.637      ;
; 1.420  ; CAPdrive:CAPdriver|QaddReg[3] ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.638      ;
; 1.433  ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.651      ;
; 1.434  ; CAPdrive:CAPdriver|QaddReg[3] ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.652      ;
; 1.439  ; CAPdrive:CAPdriver|QinReg[2]  ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.274      ; 1.390      ;
; 1.451  ; CAPdrive:CAPdriver|QaddReg[1] ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.669      ;
; 1.479  ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.697      ;
; 1.479  ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.697      ;
; 1.494  ; CAPdrive:CAPdriver|QinReg[3]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.274      ; 1.445      ;
; 1.495  ; CAPdrive:CAPdriver|QinReg[3]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.274      ; 1.446      ;
; 1.501  ; CAPdrive:CAPdriver|QinReg[5]  ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.274      ; 1.452      ;
; 1.506  ; CAPdrive:CAPdriver|QinReg[3]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.274      ; 1.457      ;
; 1.525  ; CAPdrive:CAPdriver|QaddReg[1] ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.743      ;
; 1.525  ; CAPdrive:CAPdriver|QaddReg[1] ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.743      ;
; 1.552  ; CAPdrive:CAPdriver|QinReg[2]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.274      ; 1.503      ;
; 1.552  ; CAPdrive:CAPdriver|QinReg[2]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.274      ; 1.503      ;
; 1.552  ; CAPdrive:CAPdriver|QaddReg[1] ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.770      ;
; 1.567  ; CAPdrive:CAPdriver|QinReg[5]  ; CAPdrive:CAPdriver|QaddReg[1] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.274      ; 1.518      ;
; 1.575  ; CAPdrive:CAPdriver|QinReg[5]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.274      ; 1.526      ;
; 1.575  ; CAPdrive:CAPdriver|QinReg[5]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.274      ; 1.526      ;
; 1.602  ; CAPdrive:CAPdriver|QinReg[5]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.274      ; 1.553      ;
; 1.609  ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.827      ;
; 1.633  ; CAPdrive:CAPdriver|QinReg[4]  ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.274      ; 1.584      ;
; 1.635  ; CAPdrive:CAPdriver|QinReg[0]  ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.274      ; 1.586      ;
; 1.639  ; CAPdrive:CAPdriver|QinReg[4]  ; CAPdrive:CAPdriver|QaddReg[0] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.274      ; 1.590      ;
; 1.657  ; CAPdrive:CAPdriver|QinReg[1]  ; CAPdrive:CAPdriver|QaddReg[1] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.274      ; 1.608      ;
; 1.682  ; CAPdrive:CAPdriver|QinReg[2]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.274      ; 1.633      ;
; 1.685  ; CAPdrive:CAPdriver|QinReg[0]  ; CAPdrive:CAPdriver|QaddReg[1] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.274      ; 1.636      ;
; 1.692  ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|QaddReg[0] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 1.910      ;
; 1.703  ; CAPdrive:CAPdriver|QinReg[1]  ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.274      ; 1.654      ;
; 1.707  ; CAPdrive:CAPdriver|QinReg[4]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.274      ; 1.658      ;
; 1.707  ; CAPdrive:CAPdriver|QinReg[4]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.274      ; 1.658      ;
; 1.709  ; CAPdrive:CAPdriver|QinReg[0]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.274      ; 1.660      ;
; 1.709  ; CAPdrive:CAPdriver|QinReg[0]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.274      ; 1.660      ;
; 1.734  ; CAPdrive:CAPdriver|QinReg[4]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.274      ; 1.685      ;
; 1.736  ; CAPdrive:CAPdriver|QinReg[0]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.274      ; 1.687      ;
; 1.777  ; CAPdrive:CAPdriver|QinReg[1]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.274      ; 1.728      ;
; 1.777  ; CAPdrive:CAPdriver|QinReg[1]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.274      ; 1.728      ;
; 1.804  ; CAPdrive:CAPdriver|QinReg[1]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.274      ; 1.755      ;
; 1.976  ; CAPdrive:CAPdriver|QinReg[0]  ; CAPdrive:CAPdriver|QaddReg[0] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.274      ; 1.927      ;
+--------+-------------------------------+-------------------------------+-----------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[5]'                                                                                                                           ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -0.237 ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.756      ; 2.895      ;
; -0.205 ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.647      ; 2.808      ;
; 0.163  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.617      ; 1.457      ;
; 0.265  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.756      ; 2.897      ;
; 0.347  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.647      ; 2.860      ;
; 0.358  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.062      ; 0.577      ;
; 0.376  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.234      ; 1.287      ;
; 0.412  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.617      ; 1.706      ;
; 0.430  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.617      ; 1.724      ;
; 0.642  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.108      ; 0.907      ;
; 0.685  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.062      ; 0.904      ;
; 0.701  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.062      ; 0.920      ;
; 1.113  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.042     ; 0.748      ;
; 1.115  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.042     ; 0.750      ;
; 1.151  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.062      ; 1.370      ;
; 1.207  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.062      ; 1.426      ;
; 1.386  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.062      ; 1.605      ;
; 2.168  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.171      ; 2.016      ;
; 2.171  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; -1.536     ; 0.792      ;
; 2.658  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.432     ; 0.903      ;
; 2.749  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.432     ; 0.994      ;
; 2.816  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.432     ; 1.061      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[4]'                                                                                                ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.089 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.000        ; 1.334      ; 1.611      ;
; 0.463  ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; -0.500       ; 1.334      ; 1.663      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                   ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; -0.074 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.000        ; 2.220      ; 2.522      ;
; 0.468  ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; -0.500       ; 2.220      ; 2.564      ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[2]'                                                                                                ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.008 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.000        ; 1.204      ; 1.552      ;
; 0.528  ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; -0.500       ; 1.204      ; 1.588      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[0]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.015 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.000        ; 0.938      ; 1.309      ;
; 0.549 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; -0.500       ; 0.938      ; 1.343      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[3]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.124 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.000        ; 0.794      ; 1.274      ;
; 0.667 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; -0.500       ; 0.794      ; 1.317      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[1]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.136 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.000        ; 0.781      ; 1.273      ;
; 0.679 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; -0.500       ; 0.781      ; 1.316      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                          ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.180 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.351      ; 0.708      ;
; 0.181 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.351      ; 0.709      ;
; 0.184 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.351      ; 0.712      ;
; 0.184 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.351      ; 0.712      ;
; 0.184 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.351      ; 0.712      ;
; 0.185 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.351      ; 0.713      ;
; 0.186 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.351      ; 0.714      ;
; 0.187 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.351      ; 0.715      ;
; 0.189 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.351      ; 0.717      ;
; 0.238 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.350      ; 0.765      ;
; 0.280 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.351      ; 0.808      ;
; 0.281 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.351      ; 0.809      ;
; 0.288 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.351      ; 0.816      ;
; 0.289 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.351      ; 0.817      ;
; 0.291 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.351      ; 0.819      ;
; 0.293 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.351      ; 0.821      ;
; 0.298 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.351      ; 0.826      ;
; 0.298 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.351      ; 0.826      ;
; 0.303 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.351      ; 0.831      ;
; 0.303 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.351      ; 0.831      ;
; 0.305 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.351      ; 0.833      ;
; 0.305 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.351      ; 0.833      ;
; 0.367 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.350      ; 0.894      ;
; 0.372 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.594      ;
; 0.378 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.351      ; 0.906      ;
; 0.385 ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.580      ;
; 0.405 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.350      ; 0.932      ;
; 0.409 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.351      ; 0.937      ;
; 0.417 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.351      ; 0.945      ;
; 0.510 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.728      ;
; 0.511 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.729      ;
; 0.516 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.058      ; 0.731      ;
; 0.525 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.743      ;
; 0.525 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.743      ;
; 0.526 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.744      ;
; 0.551 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.770      ;
; 0.552 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.770      ;
; 0.552 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.771      ;
; 0.553 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.772      ;
; 0.554 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.773      ;
; 0.555 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.773      ;
; 0.555 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.774      ;
; 0.555 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.774      ;
; 0.555 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.774      ;
; 0.556 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.774      ;
; 0.557 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.776      ;
; 0.558 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.777      ;
; 0.638 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.065      ; 0.860      ;
; 0.683 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.902      ;
; 0.684 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.903      ;
; 0.685 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.904      ;
; 0.685 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.904      ;
; 0.685 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.904      ;
; 0.687 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.906      ;
; 0.687 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.906      ;
; 0.692 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.911      ;
; 0.720 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.066      ; 0.943      ;
; 0.725 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.944      ;
; 0.726 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.945      ;
; 0.727 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.946      ;
; 0.759 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.979      ;
; 0.759 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.979      ;
; 0.761 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.980      ;
; 0.788 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.058      ; 1.003      ;
; 0.929 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.149      ;
; 0.930 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.150      ;
; 0.935 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.154      ;
; 0.939 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.158      ;
; 0.940 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.159      ;
; 0.940 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.159      ;
; 0.941 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.160      ;
; 0.947 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.166      ;
; 0.951 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.170      ;
; 0.951 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.170      ;
; 0.953 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.172      ;
; 0.954 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.173      ;
; 0.955 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.174      ;
; 1.020 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.240      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CAPdrive:CAPdriver|takeTurn'                                                                                                                                ;
+-------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.362 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ; CAPdrive:CAPdriver|takeTurn ; CAPdrive:CAPdriver|takeTurn ; 0.000        ; 0.061      ; 0.580      ;
; 0.371 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|takeTurn ; CAPdrive:CAPdriver|takeTurn ; 0.000        ; 0.063      ; 0.591      ;
; 0.938 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0] ; CAPdrive:CAPdriver|takeTurn ; CAPdrive:CAPdriver|takeTurn ; -0.500       ; -0.023     ; 0.592      ;
+-------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                                  ;
+-------+-------------------------------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                      ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; 2.084 ; CAPdrive:CAPdriver|QaddReg[5] ; CAPdrive:CAPdriver|Chewed[3] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; -1.178     ; 0.593      ;
; 2.102 ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|Chewed[0] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; -1.178     ; 0.611      ;
; 2.103 ; CAPdrive:CAPdriver|QaddReg[4] ; CAPdrive:CAPdriver|Chewed[2] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; -1.178     ; 0.612      ;
; 2.104 ; CAPdrive:CAPdriver|QaddReg[3] ; CAPdrive:CAPdriver|Chewed[1] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; -1.178     ; 0.613      ;
+-------+-------------------------------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                           ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.357 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.447     ; 1.405      ;
; -0.061 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.193      ; 1.749      ;
; -0.061 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.193      ; 1.749      ;
; -0.061 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.193      ; 1.749      ;
; -0.061 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.193      ; 1.749      ;
; -0.061 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.193      ; 1.749      ;
; -0.061 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.193      ; 1.749      ;
; -0.061 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.193      ; 1.749      ;
; -0.061 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.193      ; 1.749      ;
; -0.061 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.193      ; 1.749      ;
; -0.061 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.193      ; 1.749      ;
; -0.061 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.193      ; 1.749      ;
; -0.061 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.193      ; 1.749      ;
; -0.061 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.193      ; 1.749      ;
; -0.061 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.193      ; 1.749      ;
; -0.061 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.193      ; 1.749      ;
; -0.010 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.193      ; 1.698      ;
; -0.010 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.193      ; 1.698      ;
; -0.010 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.193      ; 1.698      ;
; -0.010 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.193      ; 1.698      ;
; -0.010 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.193      ; 1.698      ;
; 0.251  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.197      ; 1.441      ;
; 0.251  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.197      ; 1.441      ;
; 0.251  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.197      ; 1.441      ;
; 0.251  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.197      ; 1.441      ;
; 0.251  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.197      ; 1.441      ;
; 0.251  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.197      ; 1.441      ;
; 0.251  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.197      ; 1.441      ;
; 0.251  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.197      ; 1.441      ;
; 0.251  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.197      ; 1.441      ;
; 0.251  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.197      ; 1.441      ;
; 0.251  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.197      ; 1.441      ;
; 0.251  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.197      ; 1.441      ;
; 0.251  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.197      ; 1.441      ;
; 0.251  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.197      ; 1.441      ;
; 0.286  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.196      ; 1.405      ;
; 0.286  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.196      ; 1.405      ;
; 0.286  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.196      ; 1.405      ;
; 0.286  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.196      ; 1.405      ;
; 0.286  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.196      ; 1.405      ;
; 0.286  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.196      ; 1.405      ;
; 0.286  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.196      ; 1.405      ;
; 0.287  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.197      ; 1.405      ;
; 0.287  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.197      ; 1.405      ;
; 0.287  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.197      ; 1.405      ;
; 0.287  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.197      ; 1.405      ;
; 0.287  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.197      ; 1.405      ;
; 0.287  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.197      ; 1.405      ;
; 0.287  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.197      ; 1.405      ;
; 0.287  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.197      ; 1.405      ;
; 0.287  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.197      ; 1.405      ;
; 0.287  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.197      ; 1.405      ;
; 0.287  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.197      ; 1.405      ;
; 0.287  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.197      ; 1.405      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                           ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.180 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.409      ; 1.266      ;
; 0.180 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.409      ; 1.266      ;
; 0.180 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.409      ; 1.266      ;
; 0.180 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.409      ; 1.266      ;
; 0.180 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.409      ; 1.266      ;
; 0.180 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.409      ; 1.266      ;
; 0.180 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.409      ; 1.266      ;
; 0.180 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.409      ; 1.266      ;
; 0.180 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.409      ; 1.266      ;
; 0.180 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.409      ; 1.266      ;
; 0.180 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.409      ; 1.266      ;
; 0.180 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.409      ; 1.266      ;
; 0.187 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.408      ; 1.272      ;
; 0.187 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.408      ; 1.272      ;
; 0.187 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.408      ; 1.272      ;
; 0.187 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.408      ; 1.272      ;
; 0.187 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.408      ; 1.272      ;
; 0.187 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.408      ; 1.272      ;
; 0.187 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.408      ; 1.272      ;
; 0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.408      ; 1.296      ;
; 0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.408      ; 1.296      ;
; 0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.408      ; 1.296      ;
; 0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.408      ; 1.296      ;
; 0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.408      ; 1.296      ;
; 0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.408      ; 1.296      ;
; 0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.408      ; 1.296      ;
; 0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.408      ; 1.296      ;
; 0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.408      ; 1.296      ;
; 0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.408      ; 1.296      ;
; 0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.408      ; 1.296      ;
; 0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.408      ; 1.296      ;
; 0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.408      ; 1.296      ;
; 0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.408      ; 1.296      ;
; 0.465 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.405      ; 1.547      ;
; 0.465 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.405      ; 1.547      ;
; 0.465 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.405      ; 1.547      ;
; 0.465 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.405      ; 1.547      ;
; 0.465 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.405      ; 1.547      ;
; 0.497 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.405      ; 1.579      ;
; 0.497 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.405      ; 1.579      ;
; 0.497 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.405      ; 1.579      ;
; 0.497 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.405      ; 1.579      ;
; 0.497 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.405      ; 1.579      ;
; 0.497 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.405      ; 1.579      ;
; 0.497 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.405      ; 1.579      ;
; 0.497 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.405      ; 1.579      ;
; 0.497 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.405      ; 1.579      ;
; 0.497 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.405      ; 1.579      ;
; 0.497 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.405      ; 1.579      ;
; 0.497 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.405      ; 1.579      ;
; 0.497 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.405      ; 1.579      ;
; 0.497 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.405      ; 1.579      ;
; 0.497 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.405      ; 1.579      ;
; 1.900 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; -0.305     ; 1.272      ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'GPIO1_D[8]'                                                                ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|takeTurn      ;
; 0.042  ; 0.258        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[0]    ;
; 0.042  ; 0.258        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[1]    ;
; 0.042  ; 0.258        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[2]    ;
; 0.042  ; 0.258        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[3]    ;
; 0.042  ; 0.258        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[4]    ;
; 0.042  ; 0.258        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[5]    ;
; 0.092  ; 0.276        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[0]     ;
; 0.092  ; 0.276        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[1]     ;
; 0.092  ; 0.276        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[2]     ;
; 0.092  ; 0.276        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[3]     ;
; 0.092  ; 0.276        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[4]     ;
; 0.092  ; 0.276        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[5]     ;
; 0.092  ; 0.276        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[6]     ;
; 0.092  ; 0.276        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[7]     ;
; 0.092  ; 0.276        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|takeTurn      ;
; 0.238  ; 0.238        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|dPCLK|combout          ;
; 0.241  ; 0.241        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|o               ;
; 0.247  ; 0.247        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdriver|dPCLK|datad            ;
; 0.273  ; 0.273        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|dPCLK~clkctrl|inclk[0] ;
; 0.273  ; 0.273        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|dPCLK~clkctrl|outclk   ;
; 0.282  ; 0.282        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[0]|clk         ;
; 0.282  ; 0.282        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[1]|clk         ;
; 0.282  ; 0.282        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[2]|clk         ;
; 0.282  ; 0.282        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[3]|clk         ;
; 0.282  ; 0.282        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[4]|clk         ;
; 0.282  ; 0.282        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[5]|clk         ;
; 0.282  ; 0.282        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[0]|clk          ;
; 0.282  ; 0.282        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[1]|clk          ;
; 0.282  ; 0.282        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[2]|clk          ;
; 0.282  ; 0.282        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[3]|clk          ;
; 0.282  ; 0.282        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[4]|clk          ;
; 0.282  ; 0.282        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[5]|clk          ;
; 0.282  ; 0.282        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[6]|clk          ;
; 0.282  ; 0.282        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[7]|clk          ;
; 0.282  ; 0.282        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|takeTurn|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i               ;
; 0.507  ; 0.723        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[0]     ;
; 0.507  ; 0.723        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[1]     ;
; 0.507  ; 0.723        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[2]     ;
; 0.507  ; 0.723        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[3]     ;
; 0.507  ; 0.723        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[4]     ;
; 0.507  ; 0.723        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[5]     ;
; 0.507  ; 0.723        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[6]     ;
; 0.507  ; 0.723        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[7]     ;
; 0.507  ; 0.723        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|takeTurn      ;
; 0.552  ; 0.736        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[0]    ;
; 0.552  ; 0.736        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[1]    ;
; 0.552  ; 0.736        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[2]    ;
; 0.552  ; 0.736        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[3]    ;
; 0.552  ; 0.736        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[4]    ;
; 0.552  ; 0.736        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[5]    ;
; 0.714  ; 0.714        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[0]|clk         ;
; 0.714  ; 0.714        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[1]|clk         ;
; 0.714  ; 0.714        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[2]|clk         ;
; 0.714  ; 0.714        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[3]|clk         ;
; 0.714  ; 0.714        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[4]|clk         ;
; 0.714  ; 0.714        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[5]|clk         ;
; 0.714  ; 0.714        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[0]|clk          ;
; 0.714  ; 0.714        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[1]|clk          ;
; 0.714  ; 0.714        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[2]|clk          ;
; 0.714  ; 0.714        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[3]|clk          ;
; 0.714  ; 0.714        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[4]|clk          ;
; 0.714  ; 0.714        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[5]|clk          ;
; 0.714  ; 0.714        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[6]|clk          ;
; 0.714  ; 0.714        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[7]|clk          ;
; 0.714  ; 0.714        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|takeTurn|clk           ;
; 0.724  ; 0.724        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|dPCLK~clkctrl|inclk[0] ;
; 0.724  ; 0.724        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|dPCLK~clkctrl|outclk   ;
; 0.752  ; 0.752        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdriver|dPCLK|datad            ;
; 0.759  ; 0.759        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|o               ;
; 0.761  ; 0.761        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|dPCLK|combout          ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.191  ; 0.407        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'                                                               ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.190  ; 0.406        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.190  ; 0.406        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.210  ; 0.426        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.225  ; 0.409        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.358  ; 0.574        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.358  ; 0.574        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.358  ; 0.574        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.358  ; 0.574        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.369  ; 0.585        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
; 0.389  ; 0.573        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.397  ; 0.397        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.397  ; 0.397        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.398  ; 0.398        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.398  ; 0.398        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.398  ; 0.398        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.398  ; 0.398        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.409  ; 0.593        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.409  ; 0.593        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.598  ; 0.598        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.598  ; 0.598        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.598  ; 0.598        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.598  ; 0.598        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.599  ; 0.599        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.599  ; 0.599        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[3]             ;
; 0.230  ; 0.414        ; 0.184          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[0]             ;
; 0.230  ; 0.414        ; 0.184          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[1]             ;
; 0.230  ; 0.414        ; 0.184          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[2]             ;
; 0.230  ; 0.414        ; 0.184          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[3]             ;
; 0.363  ; 0.579        ; 0.216          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[0]             ;
; 0.363  ; 0.579        ; 0.216          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[1]             ;
; 0.363  ; 0.579        ; 0.216          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[2]             ;
; 0.363  ; 0.579        ; 0.216          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[3]             ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[0]|clk                  ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[1]|clk                  ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[2]|clk                  ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[3]|clk                  ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|DEPHASE|Qd[1]~clkctrl|inclk[0] ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|DEPHASE|Qd[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|DEPHASE|Qd[1]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|DEPHASE|Qd[1]|q                ;
; 0.584  ; 0.584        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|DEPHASE|Qd[1]~clkctrl|inclk[0] ;
; 0.584  ; 0.584        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|DEPHASE|Qd[1]~clkctrl|outclk   ;
; 0.603  ; 0.603        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[0]|clk                  ;
; 0.603  ; 0.603        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[1]|clk                  ;
; 0.603  ; 0.603        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[2]|clk                  ;
; 0.603  ; 0.603        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[3]|clk                  ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CAPdrive:CAPdriver|takeTurn'                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdrive:CAPdriver|takeTurn ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ;
; 0.209  ; 0.425        ; 0.216          ; High Pulse Width ; CAPdrive:CAPdriver|takeTurn ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0] ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;
; 0.341  ; 0.557        ; 0.216          ; High Pulse Width ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0] ;
; 0.341  ; 0.557        ; 0.216          ; High Pulse Width ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;
; 0.390  ; 0.574        ; 0.184          ; Low Pulse Width  ; CAPdrive:CAPdriver|takeTurn ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdriver|DEPHASE|Qd[0]|clk          ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdriver|DEPHASE|Qd[1]|clk          ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdriver|DEPHASE|Qt|clk             ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdriver|takeTurn~clkctrl|inclk[0]  ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdriver|takeTurn~clkctrl|outclk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdriver|takeTurn|q                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdriver|takeTurn|q                 ;
; 0.572  ; 0.572        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdriver|takeTurn~clkctrl|inclk[0]  ;
; 0.572  ; 0.572        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdriver|takeTurn~clkctrl|outclk    ;
; 0.581  ; 0.581        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdriver|DEPHASE|Qd[0]|clk          ;
; 0.581  ; 0.581        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdriver|DEPHASE|Qd[1]|clk          ;
; 0.581  ; 0.581        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdriver|DEPHASE|Qt|clk             ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.558  ; 0.558        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.333  ; 0.549        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.357  ; 0.573        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.400  ; 0.400        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.597  ; 0.597        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.464 ; 0.464        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.494 ; 0.494        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.502 ; 0.502        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.531 ; 0.531        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 4.697 ; 4.881        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 4.825 ; 4.825        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.825 ; 4.825        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.839 ; 4.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 4.858 ; 4.858        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 4.860 ; 4.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.902 ; 5.118        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.140 ; 5.140        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.141 ; 5.141        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 5.161 ; 5.161        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 5.173 ; 5.173        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.173 ; 5.173        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+-------------+------------+--------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+-------+------------+-----------------+
; GPIO1_D[*]  ; GPIO1_D[8] ; -0.015 ; 0.490 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[0] ; GPIO1_D[8] ; -0.323 ; 0.174 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[1] ; GPIO1_D[8] ; -0.250 ; 0.257 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[2] ; GPIO1_D[8] ; -0.431 ; 0.087 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[3] ; GPIO1_D[8] ; -0.437 ; 0.077 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[4] ; GPIO1_D[8] ; -0.219 ; 0.289 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[5] ; GPIO1_D[8] ; -0.417 ; 0.098 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[6] ; GPIO1_D[8] ; -0.024 ; 0.469 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[7] ; GPIO1_D[8] ; -0.015 ; 0.490 ; Rise       ; GPIO1_D[8]      ;
+-------------+------------+--------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+-------------+------------+-------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+--------+------------+-----------------+
; GPIO1_D[*]  ; GPIO1_D[8] ; 0.885 ; 0.380  ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[0] ; GPIO1_D[8] ; 0.787 ; 0.308  ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[1] ; GPIO1_D[8] ; 0.706 ; 0.208  ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[2] ; GPIO1_D[8] ; 0.879 ; 0.371  ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[3] ; GPIO1_D[8] ; 0.885 ; 0.380  ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[4] ; GPIO1_D[8] ; 0.676 ; 0.177  ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[5] ; GPIO1_D[8] ; 0.866 ; 0.361  ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[6] ; GPIO1_D[8] ; 0.489 ; 0.004  ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[7] ; GPIO1_D[8] ; 0.480 ; -0.016 ; Rise       ; GPIO1_D[8]      ;
+-------------+------------+-------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.007 ;       ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.007 ;       ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_B[*]    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 7.561 ; 7.663 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 7.106 ; 7.204 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 7.561 ; 7.623 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 7.508 ; 7.553 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 7.548 ; 7.663 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_G[*]    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 7.789 ; 7.846 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 7.146 ; 7.247 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 7.789 ; 7.846 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 7.496 ; 7.562 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 7.565 ; 7.660 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 3.006 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 3.006 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CLOCK_50                             ; 2.854 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ; 2.854 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                             ;       ; 2.772 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ;       ; 2.772 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ;       ; 6.922 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ;       ; 6.922 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ; 6.876 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ; 6.876 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 6.873 ; 6.910 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 6.873 ; 6.910 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 6.049 ; 5.991 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 6.049 ; 5.991 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]               ; 7.507 ; 7.644 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]               ; 7.507 ; 7.644 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]               ; 6.679 ; 6.752 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]               ; 6.679 ; 6.752 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                         ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.972 ;       ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.972 ;       ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_B[*]    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.902 ; 6.995 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.902 ; 6.995 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 7.338 ; 7.397 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 7.288 ; 7.330 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 7.325 ; 7.436 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_G[*]    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.941 ; 7.037 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.941 ; 7.037 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 7.556 ; 7.611 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 7.276 ; 7.338 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 7.342 ; 7.433 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 2.969 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 2.969 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CLOCK_50                             ; 2.457 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ; 2.457 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                             ;       ; 2.376 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ;       ; 2.376 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ;       ; 6.729 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ;       ; 6.729 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ; 6.686 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ; 6.686 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 6.674 ; 6.708 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 6.674 ; 6.708 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 5.884 ; 5.827 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 5.884 ; 5.827 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]               ; 7.284 ; 7.412 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]               ; 7.284 ; 7.412 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]               ; 6.492 ; 6.561 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]               ; 6.492 ; 6.561 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[9]  ; LEDG[1]     ; 6.617 ;    ;    ; 7.227 ;
; GPIO1_D[9]  ; VGA_HS      ; 6.138 ;    ;    ; 6.681 ;
; GPIO1_D[10] ; LEDG[2]     ; 7.819 ;    ;    ; 8.568 ;
; GPIO1_D[10] ; VGA_VS      ; 6.091 ;    ;    ; 6.635 ;
; SW[1]       ; GPIO0_D[2]  ; 7.573 ;    ;    ; 8.027 ;
; SW[2]       ; VGA_R[0]    ; 6.390 ;    ;    ; 6.853 ;
; SW[3]       ; VGA_R[1]    ; 6.367 ;    ;    ; 6.798 ;
; SW[4]       ; VGA_R[2]    ; 6.620 ;    ;    ; 7.076 ;
; SW[5]       ; VGA_R[3]    ; 6.385 ;    ;    ; 6.827 ;
+-------------+-------------+-------+----+----+-------+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[9]  ; LEDG[1]     ; 6.459 ;    ;    ; 7.055 ;
; GPIO1_D[9]  ; VGA_HS      ; 5.999 ;    ;    ; 6.531 ;
; GPIO1_D[10] ; LEDG[2]     ; 7.661 ;    ;    ; 8.395 ;
; GPIO1_D[10] ; VGA_VS      ; 5.953 ;    ;    ; 6.486 ;
; SW[1]       ; GPIO0_D[2]  ; 7.378 ;    ;    ; 7.818 ;
; SW[2]       ; VGA_R[0]    ; 6.247 ;    ;    ; 6.696 ;
; SW[3]       ; VGA_R[1]    ; 6.225 ;    ;    ; 6.643 ;
; SW[4]       ; VGA_R[2]    ; 6.468 ;    ;    ; 6.910 ;
; SW[5]       ; VGA_R[3]    ; 6.242 ;    ;    ; 6.672 ;
+-------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                              ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                      ; Note                                                          ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
; 197.47 MHz ; 197.47 MHz      ; div800k:DIV800|Qaux[5]          ;                                                               ;
; 290.02 MHz ; 250.0 MHz       ; GPIO1_D[8]                      ; limit due to minimum period restriction (max I/O toggle rate) ;
; 428.82 MHz ; 428.82 MHz      ; SCCBdrive:SCCBdriver|clk400data ;                                                               ;
; 707.21 MHz ; 500.0 MHz       ; CAPdrive:CAPdriver|takeTurn     ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                            ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; div800k:DIV800|Qaux[5]               ; -2.032 ; -4.871        ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -1.560 ; -6.216        ;
; SCCBdrive:SCCBdriver|clk400data      ; -1.332 ; -17.148       ;
; GPIO1_D[8]                           ; -1.224 ; -6.238        ;
; CAPdrive:CAPdriver|takeTurn          ; -0.207 ; -0.207        ;
; div800k:DIV800|Qaux[1]               ; 0.066  ; 0.000         ;
; div800k:DIV800|Qaux[3]               ; 0.076  ; 0.000         ;
; div800k:DIV800|Qaux[0]               ; 0.117  ; 0.000         ;
; CLOCK_50                             ; 0.139  ; 0.000         ;
; div800k:DIV800|Qaux[4]               ; 0.155  ; 0.000         ;
; div800k:DIV800|Qaux[2]               ; 0.180  ; 0.000         ;
+--------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                             ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; GPIO1_D[8]                           ; -0.486 ; -2.898        ;
; CLOCK_50                             ; -0.142 ; -0.142        ;
; div800k:DIV800|Qaux[5]               ; -0.134 ; -0.256        ;
; div800k:DIV800|Qaux[4]               ; -0.103 ; -0.103        ;
; div800k:DIV800|Qaux[2]               ; -0.039 ; -0.039        ;
; div800k:DIV800|Qaux[0]               ; -0.013 ; -0.013        ;
; div800k:DIV800|Qaux[3]               ; 0.105  ; 0.000         ;
; div800k:DIV800|Qaux[1]               ; 0.117  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400data      ; 0.140  ; 0.000         ;
; CAPdrive:CAPdriver|takeTurn          ; 0.320  ; 0.000         ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.999  ; 0.000         ;
+--------------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                    ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; -1.156 ; -1.156        ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                    ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; 0.226 ; 0.000         ;
+---------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary              ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; GPIO1_D[8]                           ; -3.000 ; -18.000       ;
; SCCBdrive:SCCBdriver|clk400data      ; -1.000 ; -55.000       ;
; div800k:DIV800|Qaux[5]               ; -1.000 ; -8.000        ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -1.000 ; -4.000        ;
; CAPdrive:CAPdriver|takeTurn          ; -1.000 ; -3.000        ;
; div800k:DIV800|Qaux[0]               ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[1]               ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[2]               ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[3]               ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[4]               ; -1.000 ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E             ; 0.475  ; 0.000         ;
; CLOCK_50                             ; 4.663  ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[5]'                                                                                                                           ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -2.032 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.454     ; 1.073      ;
; -1.944 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.454     ; 0.985      ;
; -1.846 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.454     ; 0.887      ;
; -1.446 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.001      ; 1.942      ;
; -1.362 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -1.511     ; 0.846      ;
; -0.657 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.054     ; 1.598      ;
; -0.545 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.054     ; 1.486      ;
; -0.397 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.054     ; 1.338      ;
; -0.360 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.111     ; 0.744      ;
; -0.357 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.111     ; 0.741      ;
; -0.039 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.054     ; 0.980      ;
; -0.019 ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.098     ; 0.916      ;
; -0.002 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.054     ; 0.943      ;
; 0.126  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.290      ; 1.659      ;
; 0.135  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.290      ; 1.650      ;
; 0.217  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.011      ; 1.289      ;
; 0.261  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.322      ; 2.736      ;
; 0.318  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.267      ; 2.634      ;
; 0.349  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.290      ; 1.436      ;
; 0.358  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.054     ; 0.583      ;
; 0.379  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.054     ; 0.562      ;
; 0.751  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.322      ; 2.746      ;
; 0.762  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.267      ; 2.690      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                                   ;
+--------+-------------------------------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                      ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; -1.560 ; CAPdrive:CAPdriver|QaddReg[3] ; CAPdrive:CAPdriver|Chewed[1] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -1.416     ; 0.629      ;
; -1.559 ; CAPdrive:CAPdriver|QaddReg[4] ; CAPdrive:CAPdriver|Chewed[2] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -1.416     ; 0.628      ;
; -1.557 ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|Chewed[0] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -1.416     ; 0.626      ;
; -1.540 ; CAPdrive:CAPdriver|QaddReg[5] ; CAPdrive:CAPdriver|Chewed[3] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -1.416     ; 0.609      ;
+--------+-------------------------------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                           ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.332 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.589     ; 0.738      ;
; -1.234 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.589     ; 0.640      ;
; -0.465 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.403      ;
; -0.465 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.403      ;
; -0.464 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.402      ;
; -0.463 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.401      ;
; -0.463 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.401      ;
; -0.462 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.400      ;
; -0.461 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.399      ;
; -0.460 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.398      ;
; -0.454 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.392      ;
; -0.452 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.390      ;
; -0.451 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.389      ;
; -0.450 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.388      ;
; -0.447 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.385      ;
; -0.446 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.384      ;
; -0.446 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.384      ;
; -0.390 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.331      ;
; -0.384 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.322      ;
; -0.384 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.322      ;
; -0.382 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.320      ;
; -0.382 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.320      ;
; -0.382 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.320      ;
; -0.382 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.323      ;
; -0.369 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.310      ;
; -0.359 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.300      ;
; -0.358 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.299      ;
; -0.357 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.298      ;
; -0.357 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.298      ;
; -0.356 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.297      ;
; -0.354 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.295      ;
; -0.354 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.295      ;
; -0.354 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.295      ;
; -0.270 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.211      ;
; -0.269 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.210      ;
; -0.238 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.179      ;
; -0.237 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.178      ;
; -0.235 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.176      ;
; -0.234 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.175      ;
; -0.234 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.175      ;
; -0.233 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.174      ;
; -0.228 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.169      ;
; -0.210 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.151      ;
; -0.207 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.148      ;
; -0.202 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.143      ;
; -0.201 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.142      ;
; -0.072 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.013      ;
; -0.072 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.013      ;
; -0.071 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.012      ;
; -0.049 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.990      ;
; -0.045 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.986      ;
; -0.038 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 0.976      ;
; -0.033 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.974      ;
; -0.032 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.973      ;
; -0.017 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.051     ; 0.961      ;
; -0.010 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.951      ;
; 0.029  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.911      ;
; 0.029  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.911      ;
; 0.033  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.907      ;
; 0.033  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.907      ;
; 0.034  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.906      ;
; 0.034  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.906      ;
; 0.060  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.881      ;
; 0.062  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.879      ;
; 0.064  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.877      ;
; 0.066  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.875      ;
; 0.067  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.874      ;
; 0.072  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.051     ; 0.872      ;
; 0.077  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.864      ;
; 0.078  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.863      ;
; 0.078  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.862      ;
; 0.079  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.862      ;
; 0.079  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.102      ; 1.018      ;
; 0.080  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.861      ;
; 0.088  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.853      ;
; 0.089  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.852      ;
; 0.091  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.849      ;
; 0.091  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.849      ;
; 0.092  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.849      ;
; 0.092  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.849      ;
; 0.096  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.102      ; 1.001      ;
; 0.102  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.102      ; 0.995      ;
; 0.118  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.823      ;
; 0.178  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.102      ; 0.919      ;
; 0.188  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.102      ; 0.909      ;
; 0.201  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.740      ;
; 0.203  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.738      ;
; 0.203  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.738      ;
; 0.210  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.102      ; 0.887      ;
; 0.211  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.102      ; 0.886      ;
; 0.212  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.102      ; 0.885      ;
; 0.212  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.102      ; 0.885      ;
; 0.214  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 0.724      ;
; 0.218  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.102      ; 0.879      ;
; 0.219  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.721      ;
; 0.221  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.720      ;
; 0.222  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.102      ; 0.875      ;
; 0.222  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.102      ; 0.875      ;
; 0.227  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.102      ; 0.870      ;
; 0.227  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.102      ; 0.870      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'GPIO1_D[8]'                                                                                                                    ;
+--------+-------------------------------+-------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+-----------------------------+-------------+--------------+------------+------------+
; -1.224 ; CAPdrive:CAPdriver|QinReg[0]  ; CAPdrive:CAPdriver|QaddReg[0] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.176      ; 1.895      ;
; -1.027 ; CAPdrive:CAPdriver|QinReg[1]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.176      ; 1.698      ;
; -1.013 ; CAPdrive:CAPdriver|QinReg[1]  ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.176      ; 1.684      ;
; -1.009 ; CAPdrive:CAPdriver|QinReg[1]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.176      ; 1.680      ;
; -1.009 ; CAPdrive:CAPdriver|QinReg[1]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.176      ; 1.680      ;
; -0.997 ; CAPdrive:CAPdriver|QinReg[4]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.176      ; 1.668      ;
; -0.983 ; CAPdrive:CAPdriver|QinReg[4]  ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.176      ; 1.654      ;
; -0.979 ; CAPdrive:CAPdriver|QinReg[4]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.176      ; 1.650      ;
; -0.979 ; CAPdrive:CAPdriver|QinReg[4]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.176      ; 1.650      ;
; -0.967 ; CAPdrive:CAPdriver|QinReg[0]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.176      ; 1.638      ;
; -0.956 ; CAPdrive:CAPdriver|QinReg[1]  ; CAPdrive:CAPdriver|QaddReg[1] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.176      ; 1.627      ;
; -0.953 ; CAPdrive:CAPdriver|QinReg[0]  ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.176      ; 1.624      ;
; -0.949 ; CAPdrive:CAPdriver|QinReg[0]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.176      ; 1.620      ;
; -0.949 ; CAPdrive:CAPdriver|QinReg[0]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.176      ; 1.620      ;
; -0.940 ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|QaddReg[0] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.881      ;
; -0.933 ; CAPdrive:CAPdriver|QinReg[0]  ; CAPdrive:CAPdriver|QaddReg[1] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.176      ; 1.604      ;
; -0.911 ; CAPdrive:CAPdriver|QinReg[4]  ; CAPdrive:CAPdriver|QaddReg[0] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.176      ; 1.582      ;
; -0.910 ; CAPdrive:CAPdriver|QinReg[5]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.176      ; 1.581      ;
; -0.898 ; CAPdrive:CAPdriver|QinReg[2]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.176      ; 1.569      ;
; -0.896 ; CAPdrive:CAPdriver|QinReg[5]  ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.176      ; 1.567      ;
; -0.892 ; CAPdrive:CAPdriver|QinReg[5]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.176      ; 1.563      ;
; -0.892 ; CAPdrive:CAPdriver|QinReg[5]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.176      ; 1.563      ;
; -0.855 ; CAPdrive:CAPdriver|QinReg[2]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.176      ; 1.526      ;
; -0.855 ; CAPdrive:CAPdriver|QinReg[2]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.176      ; 1.526      ;
; -0.814 ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.755      ;
; -0.803 ; CAPdrive:CAPdriver|QaddReg[1] ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.744      ;
; -0.798 ; CAPdrive:CAPdriver|QinReg[5]  ; CAPdrive:CAPdriver|QaddReg[1] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.176      ; 1.469      ;
; -0.789 ; CAPdrive:CAPdriver|QaddReg[1] ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.730      ;
; -0.786 ; CAPdrive:CAPdriver|QinReg[3]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.176      ; 1.457      ;
; -0.786 ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.727      ;
; -0.786 ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.727      ;
; -0.785 ; CAPdrive:CAPdriver|QinReg[3]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.176      ; 1.456      ;
; -0.785 ; CAPdrive:CAPdriver|QaddReg[1] ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.726      ;
; -0.785 ; CAPdrive:CAPdriver|QaddReg[1] ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.726      ;
; -0.752 ; CAPdrive:CAPdriver|QinReg[3]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.176      ; 1.423      ;
; -0.751 ; CAPdrive:CAPdriver|QinReg[2]  ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.176      ; 1.422      ;
; -0.700 ; CAPdrive:CAPdriver|QaddReg[3] ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.641      ;
; -0.698 ; CAPdrive:CAPdriver|QaddReg[3] ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.639      ;
; -0.696 ; CAPdrive:CAPdriver|QaddReg[1] ; CAPdrive:CAPdriver|QaddReg[1] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.637      ;
; -0.682 ; CAPdrive:CAPdriver|QaddReg[3] ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.623      ;
; -0.665 ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.606      ;
; -0.644 ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.585      ;
; -0.633 ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|QaddReg[1] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.574      ;
; -0.630 ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.571      ;
; -0.628 ; CAPdrive:CAPdriver|QinReg[6]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.176      ; 1.299      ;
; -0.628 ; CAPdrive:CAPdriver|QinReg[6]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.176      ; 1.299      ;
; -0.628 ; CAPdrive:CAPdriver|QinReg[6]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.176      ; 1.299      ;
; -0.621 ; CAPdrive:CAPdriver|QaddReg[4] ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.562      ;
; -0.621 ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.562      ;
; -0.621 ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.562      ;
; -0.597 ; CAPdrive:CAPdriver|QaddReg[4] ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 1.538      ;
; -0.367 ; CAPdrive:CAPdriver|QinReg[7]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.176      ; 1.038      ;
; -0.366 ; CAPdrive:CAPdriver|QinReg[7]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.176      ; 1.037      ;
; -0.365 ; CAPdrive:CAPdriver|QinReg[7]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.176      ; 1.036      ;
; -0.225 ; CAPdrive:CAPdriver|QinReg[6]  ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.176      ; 0.896      ;
; 0.022  ; CAPdrive:CAPdriver|QinReg[4]  ; CAPdrive:CAPdriver|QaddReg[1] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.176      ; 0.649      ;
; 0.103  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[5] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 0.500        ; 4.043      ; 4.605      ;
; 0.166  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[4] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 0.500        ; 4.043      ; 4.542      ;
; 0.166  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[3] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 0.500        ; 4.043      ; 4.542      ;
; 0.237  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 0.500        ; 4.043      ; 4.471      ;
; 0.280  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[1] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 0.500        ; 4.043      ; 4.428      ;
; 0.345  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 0.500        ; 4.043      ; 4.363      ;
; 0.387  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 0.500        ; 3.809      ; 4.087      ;
; 0.592  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[5] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 1.000        ; 4.043      ; 4.616      ;
; 0.620  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[4] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 1.000        ; 4.043      ; 4.588      ;
; 0.620  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[3] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 1.000        ; 4.043      ; 4.588      ;
; 0.677  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 1.000        ; 4.043      ; 4.531      ;
; 0.760  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[1] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 1.000        ; 4.043      ; 4.448      ;
; 0.823  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 1.000        ; 4.043      ; 4.385      ;
; 0.969  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 1.000        ; 3.809      ; 4.005      ;
+--------+-------------------------------+-------------------------------+-----------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CAPdrive:CAPdriver|takeTurn'                                                                                                                                 ;
+--------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -0.207 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0] ; CAPdrive:CAPdriver|takeTurn ; CAPdrive:CAPdriver|takeTurn ; 0.500        ; -0.093     ; 0.609      ;
; 0.333  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|takeTurn ; CAPdrive:CAPdriver|takeTurn ; 1.000        ; -0.054     ; 0.608      ;
; 0.357  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ; CAPdrive:CAPdriver|takeTurn ; CAPdrive:CAPdriver|takeTurn ; 1.000        ; -0.055     ; 0.583      ;
+--------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[1]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.066 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.500        ; 0.664      ; 1.293      ;
; 0.608 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 1.000        ; 0.664      ; 1.251      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[3]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.076 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.500        ; 0.676      ; 1.295      ;
; 0.618 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 1.000        ; 0.676      ; 1.253      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[0]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.117 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.500        ; 0.811      ; 1.389      ;
; 0.634 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 1.000        ; 0.811      ; 1.372      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                  ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; 0.139 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.500        ; 2.000      ; 2.536      ;
; 0.659 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 1.000        ; 2.000      ; 2.516      ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[4]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.155 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.500        ; 1.158      ; 1.688      ;
; 0.679 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 1.000        ; 1.158      ; 1.664      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[2]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.180 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.500        ; 1.046      ; 1.561      ;
; 0.700 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 1.000        ; 1.046      ; 1.541      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'GPIO1_D[8]'                                                                                                                     ;
+--------+-------------------------------+-------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+-----------------------------+-------------+--------------+------------+------------+
; -0.486 ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 0.000        ; 3.963      ; 3.831      ;
; -0.452 ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 0.000        ; 4.193      ; 4.095      ;
; -0.433 ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[1] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 0.000        ; 4.193      ; 4.114      ;
; -0.393 ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[5] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 0.000        ; 4.193      ; 4.154      ;
; -0.391 ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[4] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 0.000        ; 4.193      ; 4.156      ;
; -0.391 ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[3] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 0.000        ; 4.193      ; 4.156      ;
; -0.352 ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 0.000        ; 4.193      ; 4.195      ;
; 0.015  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; -0.500       ; 4.193      ; 4.062      ;
; 0.062  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[1] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; -0.500       ; 4.193      ; 4.109      ;
; 0.079  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[4] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; -0.500       ; 4.193      ; 4.126      ;
; 0.079  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[3] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; -0.500       ; 4.193      ; 4.126      ;
; 0.081  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[5] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; -0.500       ; 4.193      ; 4.128      ;
; 0.098  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; -0.500       ; 4.193      ; 4.145      ;
; 0.100  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; -0.500       ; 3.963      ; 3.917      ;
; 0.602  ; CAPdrive:CAPdriver|QinReg[4]  ; CAPdrive:CAPdriver|QaddReg[1] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.288      ; 0.554      ;
; 0.842  ; CAPdrive:CAPdriver|QinReg[6]  ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.288      ; 0.794      ;
; 0.996  ; CAPdrive:CAPdriver|QinReg[7]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.288      ; 0.948      ;
; 0.997  ; CAPdrive:CAPdriver|QinReg[7]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.288      ; 0.949      ;
; 1.007  ; CAPdrive:CAPdriver|QinReg[7]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.288      ; 0.959      ;
; 1.159  ; CAPdrive:CAPdriver|QinReg[6]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.288      ; 1.111      ;
; 1.159  ; CAPdrive:CAPdriver|QinReg[6]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.288      ; 1.111      ;
; 1.194  ; CAPdrive:CAPdriver|QinReg[6]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.288      ; 1.146      ;
; 1.197  ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.395      ;
; 1.216  ; CAPdrive:CAPdriver|QaddReg[4] ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.414      ;
; 1.216  ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|QaddReg[1] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.414      ;
; 1.220  ; CAPdrive:CAPdriver|QaddReg[4] ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.418      ;
; 1.256  ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.454      ;
; 1.258  ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.456      ;
; 1.258  ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.456      ;
; 1.284  ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.482      ;
; 1.289  ; CAPdrive:CAPdriver|QaddReg[1] ; CAPdrive:CAPdriver|QaddReg[1] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.487      ;
; 1.291  ; CAPdrive:CAPdriver|QinReg[2]  ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.288      ; 1.243      ;
; 1.293  ; CAPdrive:CAPdriver|QaddReg[3] ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.491      ;
; 1.293  ; CAPdrive:CAPdriver|QaddReg[3] ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.491      ;
; 1.297  ; CAPdrive:CAPdriver|QaddReg[3] ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.495      ;
; 1.323  ; CAPdrive:CAPdriver|QaddReg[1] ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.521      ;
; 1.328  ; CAPdrive:CAPdriver|QinReg[3]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.288      ; 1.280      ;
; 1.332  ; CAPdrive:CAPdriver|QinReg[3]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.288      ; 1.284      ;
; 1.350  ; CAPdrive:CAPdriver|QinReg[3]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.288      ; 1.302      ;
; 1.352  ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.550      ;
; 1.352  ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.550      ;
; 1.367  ; CAPdrive:CAPdriver|QinReg[5]  ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.288      ; 1.319      ;
; 1.387  ; CAPdrive:CAPdriver|QaddReg[1] ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.585      ;
; 1.387  ; CAPdrive:CAPdriver|QaddReg[1] ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.585      ;
; 1.400  ; CAPdrive:CAPdriver|QinReg[2]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.288      ; 1.352      ;
; 1.400  ; CAPdrive:CAPdriver|QinReg[2]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.288      ; 1.352      ;
; 1.417  ; CAPdrive:CAPdriver|QaddReg[1] ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.615      ;
; 1.419  ; CAPdrive:CAPdriver|QinReg[5]  ; CAPdrive:CAPdriver|QaddReg[1] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.288      ; 1.371      ;
; 1.431  ; CAPdrive:CAPdriver|QinReg[5]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.288      ; 1.383      ;
; 1.431  ; CAPdrive:CAPdriver|QinReg[5]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.288      ; 1.383      ;
; 1.461  ; CAPdrive:CAPdriver|QinReg[5]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.288      ; 1.413      ;
; 1.473  ; CAPdrive:CAPdriver|QinReg[4]  ; CAPdrive:CAPdriver|QaddReg[0] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.288      ; 1.425      ;
; 1.476  ; CAPdrive:CAPdriver|QinReg[1]  ; CAPdrive:CAPdriver|QaddReg[1] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.288      ; 1.428      ;
; 1.476  ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.674      ;
; 1.494  ; CAPdrive:CAPdriver|QinReg[0]  ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.288      ; 1.446      ;
; 1.499  ; CAPdrive:CAPdriver|QinReg[4]  ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.288      ; 1.451      ;
; 1.511  ; CAPdrive:CAPdriver|QinReg[2]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.288      ; 1.463      ;
; 1.523  ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|QaddReg[0] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 1.721      ;
; 1.545  ; CAPdrive:CAPdriver|QinReg[0]  ; CAPdrive:CAPdriver|QaddReg[1] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.288      ; 1.497      ;
; 1.549  ; CAPdrive:CAPdriver|QinReg[1]  ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.288      ; 1.501      ;
; 1.558  ; CAPdrive:CAPdriver|QinReg[0]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.288      ; 1.510      ;
; 1.558  ; CAPdrive:CAPdriver|QinReg[0]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.288      ; 1.510      ;
; 1.563  ; CAPdrive:CAPdriver|QinReg[4]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.288      ; 1.515      ;
; 1.563  ; CAPdrive:CAPdriver|QinReg[4]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.288      ; 1.515      ;
; 1.588  ; CAPdrive:CAPdriver|QinReg[0]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.288      ; 1.540      ;
; 1.593  ; CAPdrive:CAPdriver|QinReg[4]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.288      ; 1.545      ;
; 1.613  ; CAPdrive:CAPdriver|QinReg[1]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.288      ; 1.565      ;
; 1.613  ; CAPdrive:CAPdriver|QinReg[1]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.288      ; 1.565      ;
; 1.643  ; CAPdrive:CAPdriver|QinReg[1]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.288      ; 1.595      ;
; 1.787  ; CAPdrive:CAPdriver|QinReg[0]  ; CAPdrive:CAPdriver|QaddReg[0] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.288      ; 1.739      ;
+--------+-------------------------------+-------------------------------+-----------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                    ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; -0.142 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.000        ; 2.067      ; 2.269      ;
; 0.402  ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; -0.500       ; 2.067      ; 2.313      ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[5]'                                                                                                                            ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -0.134 ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.434      ; 2.644      ;
; -0.122 ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.377      ; 2.589      ;
; 0.213  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.454      ; 1.331      ;
; 0.313  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.054      ; 0.511      ;
; 0.324  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.377      ; 2.535      ;
; 0.341  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.163      ; 1.168      ;
; 0.354  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.434      ; 2.632      ;
; 0.448  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.454      ; 1.566      ;
; 0.458  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.454      ; 1.576      ;
; 0.571  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.098      ; 0.813      ;
; 0.619  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.054      ; 0.817      ;
; 0.621  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.054      ; 0.819      ;
; 1.023  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.001     ; 0.686      ;
; 1.025  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.001     ; 0.688      ;
; 1.047  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.054      ; 1.245      ;
; 1.108  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.054      ; 1.306      ;
; 1.250  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.054      ; 1.448      ;
; 1.915  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; -1.345     ; 0.714      ;
; 2.075  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.111      ; 1.850      ;
; 2.448  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.290     ; 0.822      ;
; 2.528  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.290     ; 0.902      ;
; 2.572  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.290     ; 0.946      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[4]'                                                                                                 ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.103 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.000        ; 1.222      ; 1.453      ;
; 0.437  ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; -0.500       ; 1.222      ; 1.493      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[2]'                                                                                                 ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.039 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.000        ; 1.106      ; 1.391      ;
; 0.507  ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; -0.500       ; 1.106      ; 1.437      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[0]'                                                                                                 ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.013 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.000        ; 0.860      ; 1.171      ;
; 0.519  ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; -0.500       ; 0.860      ; 1.203      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[3]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.105 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.000        ; 0.720      ; 1.149      ;
; 0.637 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; -0.500       ; 0.720      ; 1.181      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[1]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.117 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.000        ; 0.707      ; 1.148      ;
; 0.650 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; -0.500       ; 0.707      ; 1.181      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                           ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.140 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.331      ; 0.635      ;
; 0.140 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.331      ; 0.635      ;
; 0.141 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.331      ; 0.636      ;
; 0.142 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.331      ; 0.637      ;
; 0.145 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.331      ; 0.640      ;
; 0.145 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.331      ; 0.640      ;
; 0.149 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.331      ; 0.644      ;
; 0.149 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.331      ; 0.644      ;
; 0.151 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.331      ; 0.646      ;
; 0.207 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.331      ; 0.702      ;
; 0.229 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.331      ; 0.724      ;
; 0.229 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.331      ; 0.724      ;
; 0.230 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.331      ; 0.725      ;
; 0.231 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.331      ; 0.726      ;
; 0.236 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.331      ; 0.731      ;
; 0.237 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.331      ; 0.732      ;
; 0.239 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.331      ; 0.734      ;
; 0.245 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.331      ; 0.740      ;
; 0.247 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.331      ; 0.742      ;
; 0.248 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.331      ; 0.743      ;
; 0.249 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.331      ; 0.744      ;
; 0.250 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.331      ; 0.745      ;
; 0.324 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.331      ; 0.819      ;
; 0.324 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.331      ; 0.819      ;
; 0.339 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.537      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.538      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.034      ; 0.519      ;
; 0.342 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.540      ;
; 0.342 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.540      ;
; 0.347 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.331      ; 0.842      ;
; 0.354 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.331      ; 0.849      ;
; 0.358 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.331      ; 0.853      ;
; 0.471 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.051      ; 0.666      ;
; 0.475 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.673      ;
; 0.475 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.673      ;
; 0.481 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.679      ;
; 0.482 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.680      ;
; 0.483 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.681      ;
; 0.496 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.694      ;
; 0.496 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.694      ;
; 0.496 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.694      ;
; 0.497 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.695      ;
; 0.497 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.696      ;
; 0.498 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.696      ;
; 0.498 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.696      ;
; 0.499 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.697      ;
; 0.499 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.697      ;
; 0.499 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.697      ;
; 0.499 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.697      ;
; 0.499 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.698      ;
; 0.500 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.698      ;
; 0.500 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.698      ;
; 0.502 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.700      ;
; 0.503 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.701      ;
; 0.582 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.057      ; 0.783      ;
; 0.616 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.815      ;
; 0.617 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.816      ;
; 0.618 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.817      ;
; 0.618 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.817      ;
; 0.619 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.818      ;
; 0.620 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.819      ;
; 0.623 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.821      ;
; 0.632 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.830      ;
; 0.655 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.057      ; 0.856      ;
; 0.664 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.862      ;
; 0.666 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.864      ;
; 0.666 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.864      ;
; 0.699 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.897      ;
; 0.699 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.898      ;
; 0.700 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.899      ;
; 0.726 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.051      ; 0.921      ;
; 0.844 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.043      ;
; 0.849 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.048      ;
; 0.850 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.049      ;
; 0.851 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.050      ;
; 0.856 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.055      ;
; 0.857 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.056      ;
; 0.859 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.058      ;
; 0.859 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.058      ;
; 0.864 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.063      ;
; 0.864 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.063      ;
; 0.864 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.063      ;
; 0.865 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.064      ;
; 0.865 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.064      ;
; 0.913 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.112      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CAPdrive:CAPdriver|takeTurn'                                                                                                                                 ;
+-------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.320 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ; CAPdrive:CAPdriver|takeTurn ; CAPdrive:CAPdriver|takeTurn ; 0.000        ; 0.055      ; 0.519      ;
; 0.339 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|takeTurn ; CAPdrive:CAPdriver|takeTurn ; 0.000        ; 0.054      ; 0.537      ;
; 0.856 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0] ; CAPdrive:CAPdriver|takeTurn ; CAPdrive:CAPdriver|takeTurn ; -0.500       ; 0.018      ; 0.538      ;
+-------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                                   ;
+-------+-------------------------------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                      ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; 1.999 ; CAPdrive:CAPdriver|QaddReg[5] ; CAPdrive:CAPdriver|Chewed[3] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; -1.134     ; 0.539      ;
; 2.015 ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|Chewed[0] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; -1.134     ; 0.555      ;
; 2.016 ; CAPdrive:CAPdriver|QaddReg[4] ; CAPdrive:CAPdriver|Chewed[2] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; -1.134     ; 0.556      ;
; 2.016 ; CAPdrive:CAPdriver|QaddReg[3] ; CAPdrive:CAPdriver|Chewed[1] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; -1.134     ; 0.556      ;
+-------+-------------------------------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.156 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.400     ; 1.251      ;
; 0.009  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.067      ; 1.553      ;
; 0.009  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.067      ; 1.553      ;
; 0.009  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.067      ; 1.553      ;
; 0.009  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.067      ; 1.553      ;
; 0.009  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.067      ; 1.553      ;
; 0.009  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.067      ; 1.553      ;
; 0.009  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.067      ; 1.553      ;
; 0.009  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.067      ; 1.553      ;
; 0.009  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.067      ; 1.553      ;
; 0.009  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.067      ; 1.553      ;
; 0.009  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.067      ; 1.553      ;
; 0.009  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.067      ; 1.553      ;
; 0.009  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.067      ; 1.553      ;
; 0.009  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.067      ; 1.553      ;
; 0.009  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.067      ; 1.553      ;
; 0.054  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.067      ; 1.508      ;
; 0.054  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.067      ; 1.508      ;
; 0.054  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.067      ; 1.508      ;
; 0.054  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.067      ; 1.508      ;
; 0.054  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.067      ; 1.508      ;
; 0.286  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.070      ; 1.279      ;
; 0.286  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.070      ; 1.279      ;
; 0.286  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.070      ; 1.279      ;
; 0.286  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.070      ; 1.279      ;
; 0.286  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.070      ; 1.279      ;
; 0.286  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.070      ; 1.279      ;
; 0.286  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.070      ; 1.279      ;
; 0.286  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.070      ; 1.279      ;
; 0.286  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.070      ; 1.279      ;
; 0.286  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.070      ; 1.279      ;
; 0.286  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.070      ; 1.279      ;
; 0.286  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.070      ; 1.279      ;
; 0.286  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.070      ; 1.279      ;
; 0.286  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.070      ; 1.279      ;
; 0.313  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.069      ; 1.251      ;
; 0.313  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.069      ; 1.251      ;
; 0.313  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.069      ; 1.251      ;
; 0.313  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.069      ; 1.251      ;
; 0.313  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.069      ; 1.251      ;
; 0.313  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.069      ; 1.251      ;
; 0.313  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.069      ; 1.251      ;
; 0.319  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.070      ; 1.246      ;
; 0.319  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.070      ; 1.246      ;
; 0.319  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.070      ; 1.246      ;
; 0.319  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.070      ; 1.246      ;
; 0.319  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.070      ; 1.246      ;
; 0.319  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.070      ; 1.246      ;
; 0.319  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.070      ; 1.246      ;
; 0.319  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.070      ; 1.246      ;
; 0.319  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.070      ; 1.246      ;
; 0.319  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.070      ; 1.246      ;
; 0.319  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.070      ; 1.246      ;
; 0.319  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.070      ; 1.246      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.226 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.261      ; 1.151      ;
; 0.226 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.261      ; 1.151      ;
; 0.226 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.261      ; 1.151      ;
; 0.226 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.261      ; 1.151      ;
; 0.226 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.261      ; 1.151      ;
; 0.226 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.261      ; 1.151      ;
; 0.226 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.261      ; 1.151      ;
; 0.226 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.261      ; 1.151      ;
; 0.226 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.261      ; 1.151      ;
; 0.226 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.261      ; 1.151      ;
; 0.226 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.261      ; 1.151      ;
; 0.226 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.261      ; 1.151      ;
; 0.236 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.261      ; 1.161      ;
; 0.236 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.261      ; 1.161      ;
; 0.236 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.261      ; 1.161      ;
; 0.236 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.261      ; 1.161      ;
; 0.236 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.261      ; 1.161      ;
; 0.236 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.261      ; 1.161      ;
; 0.236 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.261      ; 1.161      ;
; 0.255 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.261      ; 1.180      ;
; 0.255 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.261      ; 1.180      ;
; 0.255 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.261      ; 1.180      ;
; 0.255 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.261      ; 1.180      ;
; 0.255 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.261      ; 1.180      ;
; 0.255 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.261      ; 1.180      ;
; 0.255 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.261      ; 1.180      ;
; 0.255 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.261      ; 1.180      ;
; 0.255 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.261      ; 1.180      ;
; 0.255 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.261      ; 1.180      ;
; 0.255 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.261      ; 1.180      ;
; 0.255 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.261      ; 1.180      ;
; 0.255 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.261      ; 1.180      ;
; 0.255 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.261      ; 1.180      ;
; 0.489 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.258      ; 1.411      ;
; 0.489 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.258      ; 1.411      ;
; 0.489 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.258      ; 1.411      ;
; 0.489 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.258      ; 1.411      ;
; 0.489 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.258      ; 1.411      ;
; 0.514 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.258      ; 1.436      ;
; 0.514 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.258      ; 1.436      ;
; 0.514 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.258      ; 1.436      ;
; 0.514 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.258      ; 1.436      ;
; 0.514 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.258      ; 1.436      ;
; 0.514 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.258      ; 1.436      ;
; 0.514 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.258      ; 1.436      ;
; 0.514 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.258      ; 1.436      ;
; 0.514 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.258      ; 1.436      ;
; 0.514 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.258      ; 1.436      ;
; 0.514 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.258      ; 1.436      ;
; 0.514 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.258      ; 1.436      ;
; 0.514 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.258      ; 1.436      ;
; 0.514 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.258      ; 1.436      ;
; 0.514 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.258      ; 1.436      ;
; 1.767 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; -0.270     ; 1.161      ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[8]'                                                                 ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|takeTurn      ;
; 0.027  ; 0.243        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[0]    ;
; 0.027  ; 0.243        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[1]    ;
; 0.027  ; 0.243        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[2]    ;
; 0.027  ; 0.243        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[3]    ;
; 0.027  ; 0.243        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[4]    ;
; 0.027  ; 0.243        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[5]    ;
; 0.069  ; 0.253        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[0]     ;
; 0.069  ; 0.253        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[1]     ;
; 0.069  ; 0.253        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[2]     ;
; 0.069  ; 0.253        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[3]     ;
; 0.069  ; 0.253        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[4]     ;
; 0.069  ; 0.253        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[5]     ;
; 0.069  ; 0.253        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[6]     ;
; 0.069  ; 0.253        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[7]     ;
; 0.069  ; 0.253        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|takeTurn      ;
; 0.241  ; 0.241        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|o               ;
; 0.260  ; 0.260        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|dPCLK~clkctrl|inclk[0] ;
; 0.260  ; 0.260        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|dPCLK~clkctrl|outclk   ;
; 0.261  ; 0.261        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|dPCLK|combout          ;
; 0.267  ; 0.267        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[0]|clk         ;
; 0.267  ; 0.267        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[1]|clk         ;
; 0.267  ; 0.267        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[2]|clk         ;
; 0.267  ; 0.267        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[3]|clk         ;
; 0.267  ; 0.267        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[4]|clk         ;
; 0.267  ; 0.267        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[5]|clk         ;
; 0.267  ; 0.267        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[0]|clk          ;
; 0.267  ; 0.267        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[1]|clk          ;
; 0.267  ; 0.267        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[2]|clk          ;
; 0.267  ; 0.267        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[3]|clk          ;
; 0.267  ; 0.267        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[4]|clk          ;
; 0.267  ; 0.267        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[5]|clk          ;
; 0.267  ; 0.267        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[6]|clk          ;
; 0.267  ; 0.267        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[7]|clk          ;
; 0.267  ; 0.267        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|takeTurn|clk           ;
; 0.271  ; 0.271        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdriver|dPCLK|datad            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i               ;
; 0.528  ; 0.744        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[0]     ;
; 0.528  ; 0.744        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[1]     ;
; 0.528  ; 0.744        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[2]     ;
; 0.528  ; 0.744        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[3]     ;
; 0.528  ; 0.744        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[4]     ;
; 0.528  ; 0.744        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[5]     ;
; 0.528  ; 0.744        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[6]     ;
; 0.528  ; 0.744        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[7]     ;
; 0.528  ; 0.744        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|takeTurn      ;
; 0.569  ; 0.753        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[0]    ;
; 0.569  ; 0.753        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[1]    ;
; 0.569  ; 0.753        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[2]    ;
; 0.569  ; 0.753        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[3]    ;
; 0.569  ; 0.753        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[4]    ;
; 0.569  ; 0.753        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[5]    ;
; 0.727  ; 0.727        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdriver|dPCLK|datad            ;
; 0.729  ; 0.729        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[0]|clk         ;
; 0.729  ; 0.729        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[1]|clk         ;
; 0.729  ; 0.729        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[2]|clk         ;
; 0.729  ; 0.729        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[3]|clk         ;
; 0.729  ; 0.729        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[4]|clk         ;
; 0.729  ; 0.729        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[5]|clk         ;
; 0.729  ; 0.729        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[0]|clk          ;
; 0.729  ; 0.729        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[1]|clk          ;
; 0.729  ; 0.729        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[2]|clk          ;
; 0.729  ; 0.729        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[3]|clk          ;
; 0.729  ; 0.729        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[4]|clk          ;
; 0.729  ; 0.729        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[5]|clk          ;
; 0.729  ; 0.729        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[6]|clk          ;
; 0.729  ; 0.729        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[7]|clk          ;
; 0.729  ; 0.729        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|takeTurn|clk           ;
; 0.737  ; 0.737        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|dPCLK|combout          ;
; 0.737  ; 0.737        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|dPCLK~clkctrl|inclk[0] ;
; 0.737  ; 0.737        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|dPCLK~clkctrl|outclk   ;
; 0.759  ; 0.759        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|o               ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.177  ; 0.393        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'                                                                ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.240  ; 0.456        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.241  ; 0.457        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.241  ; 0.457        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.282  ; 0.466        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.282  ; 0.466        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.282  ; 0.466        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.282  ; 0.466        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.299  ; 0.515        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.316  ; 0.532        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.316  ; 0.532        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.316  ; 0.532        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.316  ; 0.532        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.358  ; 0.542        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.358  ; 0.542        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.359  ; 0.543        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                         ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[3]             ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[0]             ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[1]             ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[2]             ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[3]             ;
; 0.303  ; 0.519        ; 0.216          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[0]             ;
; 0.303  ; 0.519        ; 0.216          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[1]             ;
; 0.303  ; 0.519        ; 0.216          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[2]             ;
; 0.303  ; 0.519        ; 0.216          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[3]             ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[0]|clk                  ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[1]|clk                  ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[2]|clk                  ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[3]|clk                  ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|DEPHASE|Qd[1]~clkctrl|inclk[0] ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|DEPHASE|Qd[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|DEPHASE|Qd[1]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|DEPHASE|Qd[1]|q                ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|DEPHASE|Qd[1]~clkctrl|inclk[0] ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|DEPHASE|Qd[1]~clkctrl|outclk   ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[0]|clk                  ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[1]|clk                  ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[2]|clk                  ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[3]|clk                  ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CAPdrive:CAPdriver|takeTurn'                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdrive:CAPdriver|takeTurn ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ;
; 0.259  ; 0.475        ; 0.216          ; High Pulse Width ; CAPdrive:CAPdriver|takeTurn ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0] ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;
; 0.300  ; 0.484        ; 0.184          ; Low Pulse Width  ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0] ;
; 0.300  ; 0.484        ; 0.184          ; Low Pulse Width  ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;
; 0.339  ; 0.523        ; 0.184          ; Low Pulse Width  ; CAPdrive:CAPdriver|takeTurn ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdriver|DEPHASE|Qd[0]|clk          ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdriver|DEPHASE|Qd[1]|clk          ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdriver|DEPHASE|Qt|clk             ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdriver|takeTurn~clkctrl|inclk[0]  ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdriver|takeTurn~clkctrl|outclk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdriver|takeTurn|q                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdriver|takeTurn|q                 ;
; 0.534  ; 0.534        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdriver|takeTurn~clkctrl|inclk[0]  ;
; 0.534  ; 0.534        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdriver|takeTurn~clkctrl|outclk    ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdriver|DEPHASE|Qd[0]|clk          ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdriver|DEPHASE|Qd[1]|clk          ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdriver|DEPHASE|Qt|clk             ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.291  ; 0.507        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.307  ; 0.491        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.279  ; 0.495        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.321  ; 0.505        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                          ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.475 ; 0.475        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.489 ; 0.489        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.507 ; 0.507        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.520 ; 0.520        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 4.663 ; 4.847        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 4.785 ; 4.785        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.785 ; 4.785        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.823 ; 4.823        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 4.839 ; 4.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 4.860 ; 4.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.936 ; 5.152        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.139 ; 5.139        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.161 ; 5.161        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 5.176 ; 5.176        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 5.212 ; 5.212        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.212 ; 5.212        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; GPIO1_D[*]  ; GPIO1_D[8] ; -0.085 ; 0.332  ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[0] ; GPIO1_D[8] ; -0.377 ; 0.047  ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[1] ; GPIO1_D[8] ; -0.306 ; 0.129  ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[2] ; GPIO1_D[8] ; -0.479 ; -0.019 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[3] ; GPIO1_D[8] ; -0.482 ; -0.031 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[4] ; GPIO1_D[8] ; -0.286 ; 0.156  ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[5] ; GPIO1_D[8] ; -0.465 ; -0.012 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[6] ; GPIO1_D[8] ; -0.101 ; 0.329  ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[7] ; GPIO1_D[8] ; -0.085 ; 0.332  ; Rise       ; GPIO1_D[8]      ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; GPIO1_D[*]  ; GPIO1_D[8] ; 0.877 ; 0.434 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[0] ; GPIO1_D[8] ; 0.786 ; 0.375 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[1] ; GPIO1_D[8] ; 0.708 ; 0.280 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[2] ; GPIO1_D[8] ; 0.873 ; 0.423 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[3] ; GPIO1_D[8] ; 0.877 ; 0.434 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[4] ; GPIO1_D[8] ; 0.688 ; 0.254 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[5] ; GPIO1_D[8] ; 0.861 ; 0.416 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[6] ; GPIO1_D[8] ; 0.511 ; 0.089 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[7] ; GPIO1_D[8] ; 0.496 ; 0.086 ; Rise       ; GPIO1_D[8]      ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.939 ;       ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.939 ;       ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_B[*]    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 7.084 ; 7.099 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.664 ; 6.693 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 7.084 ; 7.099 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 7.038 ; 7.072 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 7.073 ; 7.091 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_G[*]    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 7.295 ; 7.315 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.703 ; 6.733 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 7.295 ; 7.315 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 7.027 ; 7.062 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 7.088 ; 7.112 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 2.936 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 2.936 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CLOCK_50                             ; 2.905 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ; 2.905 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                             ;       ; 2.789 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ;       ; 2.789 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ;       ; 6.484 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ;       ; 6.484 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ; 6.418 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ; 6.418 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 6.475 ; 6.418 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 6.475 ; 6.418 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 5.715 ; 5.615 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 5.715 ; 5.615 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]               ; 7.087 ; 7.117 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]               ; 7.087 ; 7.117 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]               ; 6.282 ; 6.272 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]               ; 6.282 ; 6.272 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                         ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.907 ;       ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.907 ;       ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_B[*]    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.478 ; 6.506 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.478 ; 6.506 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.881 ; 6.896 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.837 ; 6.870 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.870 ; 6.887 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_G[*]    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.516 ; 6.544 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.516 ; 6.544 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 7.083 ; 7.102 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.826 ; 6.859 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 6.885 ; 6.907 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 2.902 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 2.902 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CLOCK_50                             ; 2.552 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ; 2.552 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                             ;       ; 2.441 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ;       ; 2.441 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ;       ; 6.308 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ;       ; 6.308 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ; 6.247 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ; 6.247 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 6.293 ; 6.239 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 6.293 ; 6.239 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 5.564 ; 5.465 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 5.564 ; 5.465 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]               ; 6.882 ; 6.910 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]               ; 6.882 ; 6.910 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]               ; 6.112 ; 6.102 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]               ; 6.112 ; 6.102 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[9]  ; LEDG[1]     ; 6.159 ;    ;    ; 6.670 ;
; GPIO1_D[9]  ; VGA_HS      ; 5.708 ;    ;    ; 6.174 ;
; GPIO1_D[10] ; LEDG[2]     ; 7.359 ;    ;    ; 7.999 ;
; GPIO1_D[10] ; VGA_VS      ; 5.675 ;    ;    ; 6.129 ;
; SW[1]       ; GPIO0_D[2]  ; 7.050 ;    ;    ; 7.365 ;
; SW[2]       ; VGA_R[0]    ; 5.948 ;    ;    ; 6.321 ;
; SW[3]       ; VGA_R[1]    ; 5.931 ;    ;    ; 6.288 ;
; SW[4]       ; VGA_R[2]    ; 6.163 ;    ;    ; 6.530 ;
; SW[5]       ; VGA_R[3]    ; 5.943 ;    ;    ; 6.300 ;
+-------------+-------------+-------+----+----+-------+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[9]  ; LEDG[1]     ; 6.024 ;    ;    ; 6.523 ;
; GPIO1_D[9]  ; VGA_HS      ; 5.590 ;    ;    ; 6.047 ;
; GPIO1_D[10] ; LEDG[2]     ; 7.224 ;    ;    ; 7.851 ;
; GPIO1_D[10] ; VGA_VS      ; 5.558 ;    ;    ; 6.004 ;
; SW[1]       ; GPIO0_D[2]  ; 6.879 ;    ;    ; 7.186 ;
; SW[2]       ; VGA_R[0]    ; 5.826 ;    ;    ; 6.188 ;
; SW[3]       ; VGA_R[1]    ; 5.809 ;    ;    ; 6.156 ;
; SW[4]       ; VGA_R[2]    ; 6.032 ;    ;    ; 6.388 ;
; SW[5]       ; VGA_R[3]    ; 5.821 ;    ;    ; 6.168 ;
+-------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                            ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; div800k:DIV800|Qaux[5]               ; -1.120 ; -2.078        ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -1.086 ; -4.329        ;
; SCCBdrive:SCCBdriver|clk400data      ; -0.525 ; -0.525        ;
; GPIO1_D[8]                           ; -0.230 ; -0.843        ;
; CAPdrive:CAPdriver|takeTurn          ; -0.033 ; -0.033        ;
; div800k:DIV800|Qaux[1]               ; 0.240  ; 0.000         ;
; div800k:DIV800|Qaux[3]               ; 0.244  ; 0.000         ;
; div800k:DIV800|Qaux[0]               ; 0.248  ; 0.000         ;
; CLOCK_50                             ; 0.273  ; 0.000         ;
; div800k:DIV800|Qaux[4]               ; 0.296  ; 0.000         ;
; div800k:DIV800|Qaux[2]               ; 0.297  ; 0.000         ;
+--------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                             ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; GPIO1_D[8]                           ; -0.469 ; -2.848        ;
; div800k:DIV800|Qaux[5]               ; -0.223 ; -0.432        ;
; CLOCK_50                             ; -0.096 ; -0.096        ;
; div800k:DIV800|Qaux[4]               ; -0.087 ; -0.087        ;
; div800k:DIV800|Qaux[2]               ; 0.008  ; 0.000         ;
; div800k:DIV800|Qaux[0]               ; 0.013  ; 0.000         ;
; div800k:DIV800|Qaux[3]               ; 0.046  ; 0.000         ;
; div800k:DIV800|Qaux[1]               ; 0.052  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400data      ; 0.094  ; 0.000         ;
; CAPdrive:CAPdriver|takeTurn          ; 0.193  ; 0.000         ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.695  ; 0.000         ;
+--------------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                    ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; -0.542 ; -0.542        ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                    ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; 0.208 ; 0.000         ;
+---------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary              ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; GPIO1_D[8]                           ; -3.000 ; -21.981       ;
; SCCBdrive:SCCBdriver|clk400data      ; -1.000 ; -55.000       ;
; div800k:DIV800|Qaux[5]               ; -1.000 ; -8.000        ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -1.000 ; -4.000        ;
; CAPdrive:CAPdriver|takeTurn          ; -1.000 ; -3.000        ;
; div800k:DIV800|Qaux[0]               ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[1]               ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[2]               ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[3]               ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[4]               ; -1.000 ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E             ; 0.469  ; 0.000         ;
; CLOCK_50                             ; 4.500  ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[5]'                                                                                                                           ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -1.120 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.958     ; 0.649      ;
; -1.084 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.958     ; 0.613      ;
; -1.012 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.958     ; 0.541      ;
; -0.715 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.053      ; 1.255      ;
; -0.590 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -1.052     ; 0.525      ;
; -0.104 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.130     ; 0.461      ;
; -0.102 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.130     ; 0.459      ;
; -0.037 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.036     ; 0.988      ;
; 0.056  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.037     ; 0.894      ;
; 0.145  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.036     ; 0.806      ;
; 0.257  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.849      ; 1.079      ;
; 0.270  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.579      ; 0.796      ;
; 0.302  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.484      ; 1.784      ;
; 0.315  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.849      ; 1.021      ;
; 0.331  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.036     ; 0.620      ;
; 0.363  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.036     ; 0.588      ;
; 0.388  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.061     ; 0.538      ;
; 0.407  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.849      ; 0.929      ;
; 0.451  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.573      ; 1.714      ;
; 0.592  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.036     ; 0.359      ;
; 0.601  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.036     ; 0.350      ;
; 0.965  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 1.000        ; 1.573      ; 1.700      ;
; 0.981  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 1.000        ; 1.484      ; 1.605      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                                   ;
+--------+-------------------------------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                      ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; -1.086 ; CAPdrive:CAPdriver|QaddReg[4] ; CAPdrive:CAPdriver|Chewed[2] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -1.178     ; 0.385      ;
; -1.085 ; CAPdrive:CAPdriver|QaddReg[3] ; CAPdrive:CAPdriver|Chewed[1] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -1.178     ; 0.384      ;
; -1.084 ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|Chewed[0] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -1.178     ; 0.383      ;
; -1.074 ; CAPdrive:CAPdriver|QaddReg[5] ; CAPdrive:CAPdriver|Chewed[3] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -1.178     ; 0.373      ;
+--------+-------------------------------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                           ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.525 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.066     ; 0.446      ;
; -0.460 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.066     ; 0.381      ;
; 0.034  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.915      ;
; 0.035  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.914      ;
; 0.035  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.914      ;
; 0.035  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.914      ;
; 0.036  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.913      ;
; 0.037  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.912      ;
; 0.038  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.911      ;
; 0.041  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.908      ;
; 0.045  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.904      ;
; 0.047  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.902      ;
; 0.047  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.902      ;
; 0.048  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.901      ;
; 0.052  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.897      ;
; 0.052  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.897      ;
; 0.053  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.896      ;
; 0.081  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.868      ;
; 0.083  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.866      ;
; 0.084  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.865      ;
; 0.084  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.865      ;
; 0.084  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.865      ;
; 0.090  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.861      ;
; 0.105  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.846      ;
; 0.113  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.838      ;
; 0.114  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.837      ;
; 0.115  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.836      ;
; 0.115  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.836      ;
; 0.115  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.836      ;
; 0.117  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.834      ;
; 0.118  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.833      ;
; 0.120  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.831      ;
; 0.129  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.822      ;
; 0.175  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.776      ;
; 0.176  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.775      ;
; 0.192  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.759      ;
; 0.192  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.759      ;
; 0.194  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.757      ;
; 0.195  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.756      ;
; 0.198  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.753      ;
; 0.199  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.752      ;
; 0.200  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.751      ;
; 0.222  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.729      ;
; 0.222  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.729      ;
; 0.229  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.722      ;
; 0.229  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.722      ;
; 0.314  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.637      ;
; 0.314  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.637      ;
; 0.314  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.637      ;
; 0.317  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.632      ;
; 0.330  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.621      ;
; 0.332  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.619      ;
; 0.333  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.618      ;
; 0.334  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.617      ;
; 0.346  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.605      ;
; 0.351  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 0.602      ;
; 0.387  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.037      ; 0.637      ;
; 0.390  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.561      ;
; 0.391  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.560      ;
; 0.393  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.558      ;
; 0.394  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.557      ;
; 0.394  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.557      ;
; 0.395  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.556      ;
; 0.400  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.037      ; 0.624      ;
; 0.404  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.037      ; 0.620      ;
; 0.407  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.544      ;
; 0.410  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.541      ;
; 0.410  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.541      ;
; 0.410  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.541      ;
; 0.411  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.540      ;
; 0.414  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 0.539      ;
; 0.418  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.533      ;
; 0.419  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.532      ;
; 0.419  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.532      ;
; 0.420  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.531      ;
; 0.421  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.530      ;
; 0.421  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.530      ;
; 0.425  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.526      ;
; 0.425  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.526      ;
; 0.425  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.526      ;
; 0.425  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.526      ;
; 0.425  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.526      ;
; 0.442  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.509      ;
; 0.463  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.037      ; 0.561      ;
; 0.464  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.037      ; 0.560      ;
; 0.464  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.037      ; 0.560      ;
; 0.464  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.037      ; 0.560      ;
; 0.466  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.037      ; 0.558      ;
; 0.468  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.037      ; 0.556      ;
; 0.471  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.037      ; 0.553      ;
; 0.472  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.037      ; 0.552      ;
; 0.480  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.037      ; 0.544      ;
; 0.480  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.037      ; 0.544      ;
; 0.485  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.037      ; 0.539      ;
; 0.492  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.459      ;
; 0.492  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.459      ;
; 0.493  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.458      ;
; 0.494  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.037      ; 0.530      ;
; 0.497  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.452      ;
; 0.502  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.037      ; 0.522      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'GPIO1_D[8]'                                                                                                                    ;
+--------+-------------------------------+-------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+-----------------------------+-------------+--------------+------------+------------+
; -0.230 ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|QaddReg[0] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 1.182      ;
; -0.212 ; CAPdrive:CAPdriver|QinReg[0]  ; CAPdrive:CAPdriver|QaddReg[0] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.474      ; 1.173      ;
; -0.147 ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 1.099      ;
; -0.127 ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 1.079      ;
; -0.125 ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 1.077      ;
; -0.124 ; CAPdrive:CAPdriver|QaddReg[1] ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 1.076      ;
; -0.121 ; CAPdrive:CAPdriver|QaddReg[1] ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 1.073      ;
; -0.108 ; CAPdrive:CAPdriver|QaddReg[1] ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 1.060      ;
; -0.106 ; CAPdrive:CAPdriver|QaddReg[1] ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 1.058      ;
; -0.093 ; CAPdrive:CAPdriver|QaddReg[1] ; CAPdrive:CAPdriver|QaddReg[1] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 1.045      ;
; -0.092 ; CAPdrive:CAPdriver|QinReg[1]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.474      ; 1.053      ;
; -0.089 ; CAPdrive:CAPdriver|QinReg[1]  ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.474      ; 1.050      ;
; -0.088 ; CAPdrive:CAPdriver|QaddReg[3] ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 1.040      ;
; -0.084 ; CAPdrive:CAPdriver|QinReg[4]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.474      ; 1.045      ;
; -0.081 ; CAPdrive:CAPdriver|QinReg[4]  ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.474      ; 1.042      ;
; -0.076 ; CAPdrive:CAPdriver|QinReg[1]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.474      ; 1.037      ;
; -0.074 ; CAPdrive:CAPdriver|QinReg[1]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.474      ; 1.035      ;
; -0.074 ; CAPdrive:CAPdriver|QaddReg[3] ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 1.026      ;
; -0.073 ; CAPdrive:CAPdriver|QaddReg[3] ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 1.025      ;
; -0.068 ; CAPdrive:CAPdriver|QinReg[4]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.474      ; 1.029      ;
; -0.066 ; CAPdrive:CAPdriver|QinReg[4]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.474      ; 1.027      ;
; -0.061 ; CAPdrive:CAPdriver|QinReg[1]  ; CAPdrive:CAPdriver|QaddReg[1] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.474      ; 1.022      ;
; -0.058 ; CAPdrive:CAPdriver|QinReg[0]  ; CAPdrive:CAPdriver|QaddReg[1] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.474      ; 1.019      ;
; -0.055 ; CAPdrive:CAPdriver|QinReg[0]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.474      ; 1.016      ;
; -0.054 ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 1.006      ;
; -0.052 ; CAPdrive:CAPdriver|QinReg[0]  ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.474      ; 1.013      ;
; -0.039 ; CAPdrive:CAPdriver|QinReg[0]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.474      ; 1.000      ;
; -0.037 ; CAPdrive:CAPdriver|QinReg[0]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.474      ; 0.998      ;
; -0.037 ; CAPdrive:CAPdriver|QaddReg[4] ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 0.989      ;
; -0.031 ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|QaddReg[1] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 0.983      ;
; -0.028 ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 0.980      ;
; -0.025 ; CAPdrive:CAPdriver|QinReg[5]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.474      ; 0.986      ;
; -0.025 ; CAPdrive:CAPdriver|QaddReg[4] ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 0.977      ;
; -0.025 ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 0.977      ;
; -0.022 ; CAPdrive:CAPdriver|QinReg[5]  ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.474      ; 0.983      ;
; -0.012 ; CAPdrive:CAPdriver|QinReg[2]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.474      ; 0.973      ;
; -0.012 ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 0.964      ;
; -0.010 ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 0.962      ;
; -0.009 ; CAPdrive:CAPdriver|QinReg[5]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.474      ; 0.970      ;
; -0.007 ; CAPdrive:CAPdriver|QinReg[5]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.474      ; 0.968      ;
; 0.008  ; CAPdrive:CAPdriver|QinReg[2]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.474      ; 0.953      ;
; 0.009  ; CAPdrive:CAPdriver|QinReg[4]  ; CAPdrive:CAPdriver|QaddReg[0] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.474      ; 0.952      ;
; 0.010  ; CAPdrive:CAPdriver|QinReg[2]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.474      ; 0.951      ;
; 0.016  ; CAPdrive:CAPdriver|QinReg[5]  ; CAPdrive:CAPdriver|QaddReg[1] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.474      ; 0.945      ;
; 0.046  ; CAPdrive:CAPdriver|QinReg[3]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.474      ; 0.915      ;
; 0.060  ; CAPdrive:CAPdriver|QinReg[3]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.474      ; 0.901      ;
; 0.061  ; CAPdrive:CAPdriver|QinReg[3]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.474      ; 0.900      ;
; 0.081  ; CAPdrive:CAPdriver|QinReg[2]  ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.474      ; 0.880      ;
; 0.153  ; CAPdrive:CAPdriver|QinReg[6]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.474      ; 0.808      ;
; 0.159  ; CAPdrive:CAPdriver|QinReg[6]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.474      ; 0.802      ;
; 0.161  ; CAPdrive:CAPdriver|QinReg[6]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.474      ; 0.800      ;
; 0.305  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 0.500        ; 2.352      ; 2.629      ;
; 0.312  ; CAPdrive:CAPdriver|QinReg[7]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.474      ; 0.649      ;
; 0.313  ; CAPdrive:CAPdriver|QinReg[7]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.474      ; 0.648      ;
; 0.314  ; CAPdrive:CAPdriver|QinReg[7]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.474      ; 0.647      ;
; 0.408  ; CAPdrive:CAPdriver|QinReg[6]  ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.474      ; 0.553      ;
; 0.570  ; CAPdrive:CAPdriver|QinReg[4]  ; CAPdrive:CAPdriver|QaddReg[1] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.500        ; 0.474      ; 0.391      ;
; 0.629  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[5] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 0.500        ; 2.864      ; 2.817      ;
; 0.649  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[4] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 0.500        ; 2.864      ; 2.797      ;
; 0.651  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[3] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 0.500        ; 2.864      ; 2.795      ;
; 0.721  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 0.500        ; 2.864      ; 2.725      ;
; 0.749  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[1] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 0.500        ; 2.864      ; 2.697      ;
; 0.774  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 0.500        ; 2.864      ; 2.672      ;
; 0.841  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[5] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 1.000        ; 2.864      ; 3.105      ;
; 0.854  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 1.000        ; 2.352      ; 2.580      ;
; 0.861  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[4] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 1.000        ; 2.864      ; 3.085      ;
; 0.863  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[3] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 1.000        ; 2.864      ; 3.083      ;
; 0.934  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 1.000        ; 2.864      ; 3.012      ;
; 0.971  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[1] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 1.000        ; 2.864      ; 2.975      ;
; 1.014  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 1.000        ; 2.864      ; 2.932      ;
+--------+-------------------------------+-------------------------------+-----------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CAPdrive:CAPdriver|takeTurn'                                                                                                                                 ;
+--------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -0.033 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0] ; CAPdrive:CAPdriver|takeTurn ; CAPdrive:CAPdriver|takeTurn ; 0.500        ; -0.148     ; 0.372      ;
; 0.580  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|takeTurn ; CAPdrive:CAPdriver|takeTurn ; 1.000        ; -0.036     ; 0.371      ;
; 0.591  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ; CAPdrive:CAPdriver|takeTurn ; CAPdrive:CAPdriver|takeTurn ; 1.000        ; -0.037     ; 0.359      ;
+--------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[1]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.240 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.500        ; 0.409      ; 0.781      ;
; 0.779 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 1.000        ; 0.409      ; 0.742      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[3]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.244 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.500        ; 0.415      ; 0.783      ;
; 0.783 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 1.000        ; 0.415      ; 0.744      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[0]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.248 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.500        ; 0.484      ; 0.848      ;
; 0.754 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 1.000        ; 0.484      ; 0.842      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                  ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; 0.273 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.500        ; 1.250      ; 1.569      ;
; 0.773 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 1.000        ; 1.250      ; 1.569      ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[4]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.296 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.500        ; 0.732      ; 1.038      ;
; 0.811 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 1.000        ; 0.732      ; 1.023      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[2]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.297 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.500        ; 0.624      ; 0.939      ;
; 0.782 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 1.000        ; 0.624      ; 0.954      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'GPIO1_D[8]'                                                                                                                     ;
+--------+-------------------------------+-------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+-----------------------------+-------------+--------------+------------+------------+
; -0.469 ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 0.000        ; 2.963      ; 2.713      ;
; -0.459 ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[1] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 0.000        ; 2.963      ; 2.723      ;
; -0.437 ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[3] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 0.000        ; 2.963      ; 2.745      ;
; -0.436 ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[4] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 0.000        ; 2.963      ; 2.746      ;
; -0.423 ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[5] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 0.000        ; 2.963      ; 2.759      ;
; -0.421 ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 0.000        ; 2.963      ; 2.761      ;
; -0.254 ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; -0.500       ; 2.963      ; 2.428      ;
; -0.224 ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[1] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; -0.500       ; 2.963      ; 2.458      ;
; -0.222 ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[3] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; -0.500       ; 2.963      ; 2.460      ;
; -0.221 ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[4] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; -0.500       ; 2.963      ; 2.461      ;
; -0.208 ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[5] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; -0.500       ; 2.963      ; 2.474      ;
; -0.203 ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; 0.000        ; 2.454      ; 2.470      ;
; -0.152 ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; -0.500       ; 2.963      ; 2.530      ;
; 0.178  ; CAPdrive:CAPdriver|QinReg[4]  ; CAPdrive:CAPdriver|QaddReg[1] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.547      ; 0.329      ;
; 0.312  ; CAPdrive:CAPdriver|QinReg[6]  ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.547      ; 0.463      ;
; 0.350  ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|takeTurn   ; CAPdrive:CAPdriver|takeTurn ; GPIO1_D[8]  ; -0.500       ; 2.454      ; 2.523      ;
; 0.401  ; CAPdrive:CAPdriver|QinReg[7]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.547      ; 0.552      ;
; 0.402  ; CAPdrive:CAPdriver|QinReg[7]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.547      ; 0.553      ;
; 0.403  ; CAPdrive:CAPdriver|QinReg[7]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.547      ; 0.554      ;
; 0.499  ; CAPdrive:CAPdriver|QinReg[6]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.547      ; 0.650      ;
; 0.500  ; CAPdrive:CAPdriver|QinReg[6]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.547      ; 0.651      ;
; 0.514  ; CAPdrive:CAPdriver|QinReg[6]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.547      ; 0.665      ;
; 0.588  ; CAPdrive:CAPdriver|QinReg[2]  ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.547      ; 0.739      ;
; 0.606  ; CAPdrive:CAPdriver|QinReg[3]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.547      ; 0.757      ;
; 0.608  ; CAPdrive:CAPdriver|QinReg[3]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.547      ; 0.759      ;
; 0.613  ; CAPdrive:CAPdriver|QinReg[3]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.547      ; 0.764      ;
; 0.624  ; CAPdrive:CAPdriver|QinReg[5]  ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.547      ; 0.775      ;
; 0.645  ; CAPdrive:CAPdriver|QinReg[2]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.547      ; 0.796      ;
; 0.646  ; CAPdrive:CAPdriver|QinReg[2]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.547      ; 0.797      ;
; 0.650  ; CAPdrive:CAPdriver|QinReg[5]  ; CAPdrive:CAPdriver|QaddReg[1] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.547      ; 0.801      ;
; 0.656  ; CAPdrive:CAPdriver|QinReg[5]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.547      ; 0.807      ;
; 0.657  ; CAPdrive:CAPdriver|QinReg[5]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.547      ; 0.808      ;
; 0.670  ; CAPdrive:CAPdriver|QinReg[5]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.547      ; 0.821      ;
; 0.687  ; CAPdrive:CAPdriver|QinReg[0]  ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.547      ; 0.838      ;
; 0.689  ; CAPdrive:CAPdriver|QinReg[4]  ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.547      ; 0.840      ;
; 0.691  ; CAPdrive:CAPdriver|QinReg[4]  ; CAPdrive:CAPdriver|QaddReg[0] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.547      ; 0.842      ;
; 0.697  ; CAPdrive:CAPdriver|QaddReg[4] ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.816      ;
; 0.700  ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.819      ;
; 0.702  ; CAPdrive:CAPdriver|QaddReg[4] ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.821      ;
; 0.703  ; CAPdrive:CAPdriver|QinReg[1]  ; CAPdrive:CAPdriver|QaddReg[1] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.547      ; 0.854      ;
; 0.707  ; CAPdrive:CAPdriver|QinReg[2]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.547      ; 0.858      ;
; 0.716  ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.835      ;
; 0.717  ; CAPdrive:CAPdriver|QinReg[0]  ; CAPdrive:CAPdriver|QaddReg[1] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.547      ; 0.868      ;
; 0.719  ; CAPdrive:CAPdriver|QinReg[0]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.547      ; 0.870      ;
; 0.720  ; CAPdrive:CAPdriver|QinReg[0]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.547      ; 0.871      ;
; 0.721  ; CAPdrive:CAPdriver|QinReg[4]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.547      ; 0.872      ;
; 0.722  ; CAPdrive:CAPdriver|QinReg[4]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.547      ; 0.873      ;
; 0.727  ; CAPdrive:CAPdriver|QinReg[1]  ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.547      ; 0.878      ;
; 0.730  ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|QaddReg[1] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.849      ;
; 0.732  ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.851      ;
; 0.733  ; CAPdrive:CAPdriver|QinReg[0]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.547      ; 0.884      ;
; 0.733  ; CAPdrive:CAPdriver|QaddReg[3] ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.852      ;
; 0.733  ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.852      ;
; 0.735  ; CAPdrive:CAPdriver|QinReg[4]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.547      ; 0.886      ;
; 0.735  ; CAPdrive:CAPdriver|QaddReg[3] ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.854      ;
; 0.740  ; CAPdrive:CAPdriver|QaddReg[3] ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.859      ;
; 0.743  ; CAPdrive:CAPdriver|QaddReg[1] ; CAPdrive:CAPdriver|QaddReg[1] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.862      ;
; 0.746  ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.865      ;
; 0.759  ; CAPdrive:CAPdriver|QinReg[1]  ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.547      ; 0.910      ;
; 0.760  ; CAPdrive:CAPdriver|QinReg[1]  ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.547      ; 0.911      ;
; 0.767  ; CAPdrive:CAPdriver|QaddReg[1] ; CAPdrive:CAPdriver|QaddReg[2] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.886      ;
; 0.773  ; CAPdrive:CAPdriver|QinReg[1]  ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.547      ; 0.924      ;
; 0.773  ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.892      ;
; 0.774  ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.893      ;
; 0.799  ; CAPdrive:CAPdriver|QaddReg[1] ; CAPdrive:CAPdriver|QaddReg[3] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.918      ;
; 0.800  ; CAPdrive:CAPdriver|QaddReg[1] ; CAPdrive:CAPdriver|QaddReg[4] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.919      ;
; 0.813  ; CAPdrive:CAPdriver|QaddReg[1] ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.932      ;
; 0.835  ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|QaddReg[5] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.954      ;
; 0.875  ; CAPdrive:CAPdriver|QinReg[0]  ; CAPdrive:CAPdriver|QaddReg[0] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; -0.500       ; 0.547      ; 1.026      ;
; 0.905  ; CAPdrive:CAPdriver|QaddReg[0] ; CAPdrive:CAPdriver|QaddReg[0] ; GPIO1_D[8]                  ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 1.024      ;
+--------+-------------------------------+-------------------------------+-----------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[5]'                                                                                                                            ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -0.223 ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.000        ; 1.650      ; 1.636      ;
; -0.209 ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.000        ; 1.556      ; 1.546      ;
; 0.187  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.036      ; 0.307      ;
; 0.219  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.958      ; 0.781      ;
; 0.290  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.650      ; 1.649      ;
; 0.335  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.958      ; 0.897      ;
; 0.348  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.061      ; 0.493      ;
; 0.364  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.958      ; 0.926      ;
; 0.375  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.036      ; 0.495      ;
; 0.383  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.036      ; 0.503      ;
; 0.416  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.677      ; 0.697      ;
; 0.461  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.556      ; 1.716      ;
; 0.591  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.036      ; 0.711      ;
; 0.627  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.037      ; 0.748      ;
; 0.731  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.036      ; 0.851      ;
; 0.840  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.053     ; 0.391      ;
; 0.842  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.053     ; 0.393      ;
; 1.281  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; -0.938     ; 0.427      ;
; 1.338  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.130      ; 1.072      ;
; 1.724  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.849     ; 0.479      ;
; 1.776  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.849     ; 0.531      ;
; 1.800  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.849     ; 0.555      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                    ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; -0.096 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.000        ; 1.295      ; 1.408      ;
; 0.427  ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; -0.500       ; 1.295      ; 1.431      ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[4]'                                                                                                 ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.087 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.000        ; 0.774      ; 0.886      ;
; 0.440  ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; -0.500       ; 0.774      ; 0.913      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[2]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.008 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.000        ; 0.661      ; 0.858      ;
; 0.516 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; -0.500       ; 0.661      ; 0.866      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[0]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.013 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.000        ; 0.514      ; 0.716      ;
; 0.527 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; -0.500       ; 0.514      ; 0.730      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[3]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.046 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.000        ; 0.443      ; 0.678      ;
; 0.575 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; -0.500       ; 0.443      ; 0.707      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[1]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.052 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.000        ; 0.437      ; 0.678      ;
; 0.580 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; -0.500       ; 0.437      ; 0.706      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                           ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.094 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.186      ; 0.384      ;
; 0.094 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.186      ; 0.384      ;
; 0.094 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.186      ; 0.384      ;
; 0.095 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.186      ; 0.385      ;
; 0.095 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.186      ; 0.385      ;
; 0.097 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.186      ; 0.387      ;
; 0.098 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.186      ; 0.388      ;
; 0.098 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.186      ; 0.388      ;
; 0.099 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.186      ; 0.389      ;
; 0.111 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.186      ; 0.401      ;
; 0.149 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.186      ; 0.439      ;
; 0.149 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.186      ; 0.439      ;
; 0.156 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.186      ; 0.446      ;
; 0.156 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.186      ; 0.446      ;
; 0.157 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.186      ; 0.447      ;
; 0.157 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.186      ; 0.447      ;
; 0.164 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.186      ; 0.454      ;
; 0.165 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.186      ; 0.455      ;
; 0.165 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.186      ; 0.455      ;
; 0.165 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.186      ; 0.455      ;
; 0.166 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.186      ; 0.456      ;
; 0.167 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.186      ; 0.457      ;
; 0.186 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.186      ; 0.476      ;
; 0.193 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.316      ;
; 0.200 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.186      ; 0.490      ;
; 0.203 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.186      ; 0.493      ;
; 0.208 ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.022      ; 0.314      ;
; 0.220 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.186      ; 0.510      ;
; 0.228 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.186      ; 0.518      ;
; 0.261 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.381      ;
; 0.261 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.381      ;
; 0.264 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.034      ; 0.382      ;
; 0.266 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.387      ;
; 0.293 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.417      ;
; 0.299 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.419      ;
; 0.330 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.452      ;
; 0.361 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.481      ;
; 0.363 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.483      ;
; 0.363 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.483      ;
; 0.364 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.484      ;
; 0.364 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.484      ;
; 0.366 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.486      ;
; 0.366 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.486      ;
; 0.367 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.487      ;
; 0.375 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.497      ;
; 0.378 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.498      ;
; 0.378 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.498      ;
; 0.379 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.499      ;
; 0.390 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.510      ;
; 0.403 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.523      ;
; 0.404 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.524      ;
; 0.413 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.034      ; 0.531      ;
; 0.499 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.619      ;
; 0.499 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.619      ;
; 0.502 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.622      ;
; 0.502 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.622      ;
; 0.503 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.623      ;
; 0.504 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.624      ;
; 0.505 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.625      ;
; 0.508 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.628      ;
; 0.508 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.628      ;
; 0.510 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.630      ;
; 0.510 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.630      ;
; 0.512 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.632      ;
; 0.512 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.632      ;
; 0.535 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.655      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CAPdrive:CAPdriver|takeTurn'                                                                                                                                 ;
+-------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.193 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|takeTurn ; CAPdrive:CAPdriver|takeTurn ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ; CAPdrive:CAPdriver|takeTurn ; CAPdrive:CAPdriver|takeTurn ; 0.000        ; 0.037      ; 0.314      ;
; 0.781 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0] ; CAPdrive:CAPdriver|takeTurn ; CAPdrive:CAPdriver|takeTurn ; -0.500       ; -0.071     ; 0.314      ;
+-------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                                   ;
+-------+-------------------------------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                      ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; 1.695 ; CAPdrive:CAPdriver|QaddReg[5] ; CAPdrive:CAPdriver|Chewed[3] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; -0.994     ; 0.315      ;
; 1.705 ; CAPdrive:CAPdriver|QaddReg[4] ; CAPdrive:CAPdriver|Chewed[2] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; -0.994     ; 0.325      ;
; 1.705 ; CAPdrive:CAPdriver|QaddReg[3] ; CAPdrive:CAPdriver|Chewed[1] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; -0.994     ; 0.325      ;
; 1.705 ; CAPdrive:CAPdriver|QaddReg[2] ; CAPdrive:CAPdriver|Chewed[0] ; GPIO1_D[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; -0.994     ; 0.325      ;
+-------+-------------------------------+------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.542 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.234     ; 0.795      ;
; 0.223  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.753      ; 1.017      ;
; 0.223  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.753      ; 1.017      ;
; 0.223  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.753      ; 1.017      ;
; 0.223  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.753      ; 1.017      ;
; 0.223  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.753      ; 1.017      ;
; 0.223  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.753      ; 1.017      ;
; 0.223  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.753      ; 1.017      ;
; 0.223  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.753      ; 1.017      ;
; 0.223  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.753      ; 1.017      ;
; 0.223  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.753      ; 1.017      ;
; 0.223  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.753      ; 1.017      ;
; 0.223  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.753      ; 1.017      ;
; 0.223  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.753      ; 1.017      ;
; 0.223  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.753      ; 1.017      ;
; 0.223  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.753      ; 1.017      ;
; 0.254  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.753      ; 0.986      ;
; 0.254  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.753      ; 0.986      ;
; 0.254  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.753      ; 0.986      ;
; 0.254  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.753      ; 0.986      ;
; 0.254  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.753      ; 0.986      ;
; 0.425  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.755      ; 0.817      ;
; 0.425  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.755      ; 0.817      ;
; 0.425  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.755      ; 0.817      ;
; 0.425  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.755      ; 0.817      ;
; 0.425  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.755      ; 0.817      ;
; 0.425  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.755      ; 0.817      ;
; 0.425  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.755      ; 0.817      ;
; 0.425  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.755      ; 0.817      ;
; 0.425  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.755      ; 0.817      ;
; 0.425  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.755      ; 0.817      ;
; 0.425  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.755      ; 0.817      ;
; 0.425  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.755      ; 0.817      ;
; 0.425  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.755      ; 0.817      ;
; 0.425  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.755      ; 0.817      ;
; 0.447  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.755      ; 0.795      ;
; 0.447  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.755      ; 0.795      ;
; 0.447  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.755      ; 0.795      ;
; 0.447  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.755      ; 0.795      ;
; 0.447  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.755      ; 0.795      ;
; 0.447  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.755      ; 0.795      ;
; 0.447  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.755      ; 0.795      ;
; 0.447  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.755      ; 0.795      ;
; 0.447  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.755      ; 0.795      ;
; 0.447  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.755      ; 0.795      ;
; 0.447  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.755      ; 0.795      ;
; 0.447  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.755      ; 0.795      ;
; 0.447  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.755      ; 0.795      ;
; 0.447  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.755      ; 0.795      ;
; 0.447  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.755      ; 0.795      ;
; 0.447  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.755      ; 0.795      ;
; 0.447  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.755      ; 0.795      ;
; 0.447  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.755      ; 0.795      ;
; 0.447  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.755      ; 0.795      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.208 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.687      ;
; 0.208 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.687      ;
; 0.208 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.687      ;
; 0.208 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.687      ;
; 0.208 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.687      ;
; 0.208 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.687      ;
; 0.208 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.687      ;
; 0.208 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.687      ;
; 0.208 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.687      ;
; 0.208 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.687      ;
; 0.208 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.687      ;
; 0.208 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.687      ;
; 0.208 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.687      ;
; 0.208 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.687      ;
; 0.208 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.687      ;
; 0.208 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.687      ;
; 0.208 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.687      ;
; 0.208 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.687      ;
; 0.208 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.687      ;
; 0.223 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.702      ;
; 0.223 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.702      ;
; 0.223 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.702      ;
; 0.223 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.702      ;
; 0.223 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.702      ;
; 0.223 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.702      ;
; 0.223 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.702      ;
; 0.223 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.702      ;
; 0.223 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.702      ;
; 0.223 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.702      ;
; 0.223 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.702      ;
; 0.223 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.702      ;
; 0.223 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.702      ;
; 0.223 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.875      ; 0.702      ;
; 0.370 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.873      ; 0.847      ;
; 0.370 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.873      ; 0.847      ;
; 0.370 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.873      ; 0.847      ;
; 0.370 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.873      ; 0.847      ;
; 0.370 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.873      ; 0.847      ;
; 0.386 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.873      ; 0.863      ;
; 0.386 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.873      ; 0.863      ;
; 0.386 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.873      ; 0.863      ;
; 0.386 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.873      ; 0.863      ;
; 0.386 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.873      ; 0.863      ;
; 0.386 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.873      ; 0.863      ;
; 0.386 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.873      ; 0.863      ;
; 0.386 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.873      ; 0.863      ;
; 0.386 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.873      ; 0.863      ;
; 0.386 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.873      ; 0.863      ;
; 0.386 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.873      ; 0.863      ;
; 0.386 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.873      ; 0.863      ;
; 0.386 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.873      ; 0.863      ;
; 0.386 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.873      ; 0.863      ;
; 0.386 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.873      ; 0.863      ;
; 1.238 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; -0.155     ; 0.687      ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[8]'                                                                 ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|takeTurn      ;
; -0.246 ; -0.030       ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[0]    ;
; -0.246 ; -0.030       ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[1]    ;
; -0.246 ; -0.030       ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[2]    ;
; -0.246 ; -0.030       ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[3]    ;
; -0.246 ; -0.030       ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[4]    ;
; -0.246 ; -0.030       ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[5]    ;
; -0.202 ; -0.018       ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[0]     ;
; -0.202 ; -0.018       ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[1]     ;
; -0.202 ; -0.018       ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[2]     ;
; -0.202 ; -0.018       ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[3]     ;
; -0.202 ; -0.018       ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[4]     ;
; -0.202 ; -0.018       ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[5]     ;
; -0.202 ; -0.018       ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[6]     ;
; -0.202 ; -0.018       ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[7]     ;
; -0.202 ; -0.018       ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|takeTurn      ;
; -0.104 ; -0.104       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|dPCLK|combout          ;
; -0.098 ; -0.098       ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdriver|dPCLK|datad            ;
; -0.061 ; -0.061       ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|o               ;
; -0.032 ; -0.032       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|dPCLK~clkctrl|inclk[0] ;
; -0.032 ; -0.032       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|dPCLK~clkctrl|outclk   ;
; -0.024 ; -0.024       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[0]|clk         ;
; -0.024 ; -0.024       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[1]|clk         ;
; -0.024 ; -0.024       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[2]|clk         ;
; -0.024 ; -0.024       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[3]|clk         ;
; -0.024 ; -0.024       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[4]|clk         ;
; -0.024 ; -0.024       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[5]|clk         ;
; -0.024 ; -0.024       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[0]|clk          ;
; -0.024 ; -0.024       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[1]|clk          ;
; -0.024 ; -0.024       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[2]|clk          ;
; -0.024 ; -0.024       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[3]|clk          ;
; -0.024 ; -0.024       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[4]|clk          ;
; -0.024 ; -0.024       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[5]|clk          ;
; -0.024 ; -0.024       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[6]|clk          ;
; -0.024 ; -0.024       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[7]|clk          ;
; -0.024 ; -0.024       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdriver|takeTurn|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i               ;
; 0.802  ; 1.018        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[0]     ;
; 0.802  ; 1.018        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[1]     ;
; 0.802  ; 1.018        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[2]     ;
; 0.802  ; 1.018        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[3]     ;
; 0.802  ; 1.018        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[4]     ;
; 0.802  ; 1.018        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[5]     ;
; 0.802  ; 1.018        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[6]     ;
; 0.802  ; 1.018        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|QinReg[7]     ;
; 0.802  ; 1.018        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive:CAPdriver|takeTurn      ;
; 0.843  ; 1.027        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[0]    ;
; 0.843  ; 1.027        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[1]    ;
; 0.843  ; 1.027        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[2]    ;
; 0.843  ; 1.027        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[3]    ;
; 0.843  ; 1.027        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[4]    ;
; 0.843  ; 1.027        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdrive:CAPdriver|QaddReg[5]    ;
; 1.023  ; 1.023        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[0]|clk         ;
; 1.023  ; 1.023        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[1]|clk         ;
; 1.023  ; 1.023        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[2]|clk         ;
; 1.023  ; 1.023        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[3]|clk         ;
; 1.023  ; 1.023        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[4]|clk         ;
; 1.023  ; 1.023        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QaddReg[5]|clk         ;
; 1.023  ; 1.023        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[0]|clk          ;
; 1.023  ; 1.023        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[1]|clk          ;
; 1.023  ; 1.023        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[2]|clk          ;
; 1.023  ; 1.023        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[3]|clk          ;
; 1.023  ; 1.023        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[4]|clk          ;
; 1.023  ; 1.023        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[5]|clk          ;
; 1.023  ; 1.023        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[6]|clk          ;
; 1.023  ; 1.023        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|QinReg[7]|clk          ;
; 1.023  ; 1.023        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|takeTurn|clk           ;
; 1.032  ; 1.032        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|dPCLK~clkctrl|inclk[0] ;
; 1.032  ; 1.032        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|dPCLK~clkctrl|outclk   ;
; 1.061  ; 1.061        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|o               ;
; 1.096  ; 1.096        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdriver|dPCLK|datad            ;
; 1.101  ; 1.101        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdriver|dPCLK|combout          ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                       ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; 0.223  ; 0.407        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.223  ; 0.407        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.223  ; 0.407        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.223  ; 0.407        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.223  ; 0.407        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.223  ; 0.407        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; 0.223  ; 0.407        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.223  ; 0.407        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; 0.223  ; 0.407        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.223  ; 0.407        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.223  ; 0.407        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; 0.223  ; 0.407        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'                                                                ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.158  ; 0.342        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.199  ; 0.415        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.199  ; 0.415        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.213  ; 0.429        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.240  ; 0.424        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.240  ; 0.424        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.240  ; 0.424        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.240  ; 0.424        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
; 0.355  ; 0.571        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.355  ; 0.571        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.355  ; 0.571        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.355  ; 0.571        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.386  ; 0.570        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.399  ; 0.583        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.399  ; 0.583        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.433  ; 0.649        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.577  ; 0.577        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.577  ; 0.577        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.577  ; 0.577        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.577  ; 0.577        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.577  ; 0.577        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.577  ; 0.577        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.655  ; 0.655        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                         ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[3]             ;
; 0.195  ; 0.379        ; 0.184          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[0]             ;
; 0.195  ; 0.379        ; 0.184          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[1]             ;
; 0.195  ; 0.379        ; 0.184          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[2]             ;
; 0.195  ; 0.379        ; 0.184          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[3]             ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[0]|clk                  ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[1]|clk                  ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[2]|clk                  ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[3]|clk                  ;
; 0.398  ; 0.614        ; 0.216          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[0]             ;
; 0.398  ; 0.614        ; 0.216          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[1]             ;
; 0.398  ; 0.614        ; 0.216          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[2]             ;
; 0.398  ; 0.614        ; 0.216          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[3]             ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|DEPHASE|Qd[1]~clkctrl|inclk[0] ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|DEPHASE|Qd[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|DEPHASE|Qd[1]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|DEPHASE|Qd[1]|q                ;
; 0.588  ; 0.588        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|DEPHASE|Qd[1]~clkctrl|inclk[0] ;
; 0.588  ; 0.588        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|DEPHASE|Qd[1]~clkctrl|outclk   ;
; 0.620  ; 0.620        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[0]|clk                  ;
; 0.620  ; 0.620        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[1]|clk                  ;
; 0.620  ; 0.620        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[2]|clk                  ;
; 0.620  ; 0.620        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdriver|Chewed[3]|clk                  ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CAPdrive:CAPdriver|takeTurn'                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdrive:CAPdriver|takeTurn ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ;
; 0.181  ; 0.397        ; 0.216          ; High Pulse Width ; CAPdrive:CAPdriver|takeTurn ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width  ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0] ;
; 0.222  ; 0.406        ; 0.184          ; Low Pulse Width  ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;
; 0.373  ; 0.589        ; 0.216          ; High Pulse Width ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0] ;
; 0.373  ; 0.589        ; 0.216          ; High Pulse Width ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdriver|DEPHASE|Qd[0]|clk          ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdriver|DEPHASE|Qd[1]|clk          ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdriver|DEPHASE|Qt|clk             ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdriver|takeTurn~clkctrl|inclk[0]  ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdriver|takeTurn~clkctrl|outclk    ;
; 0.417  ; 0.601        ; 0.184          ; Low Pulse Width  ; CAPdrive:CAPdriver|takeTurn ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdriver|takeTurn|q                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdriver|takeTurn|q                 ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdriver|takeTurn~clkctrl|inclk[0]  ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdriver|takeTurn~clkctrl|outclk    ;
; 0.595  ; 0.595        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdriver|DEPHASE|Qd[0]|clk          ;
; 0.595  ; 0.595        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdriver|DEPHASE|Qd[1]|clk          ;
; 0.595  ; 0.595        ; 0.000          ; High Pulse Width ; CAPdrive:CAPdriver|takeTurn ; Rise       ; CAPdriver|DEPHASE|Qt|clk             ;
+--------+--------------+----------------+------------------+-----------------------------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.321  ; 0.537        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.338  ; 0.554        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.560  ; 0.560        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.234  ; 0.418        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.361  ; 0.577        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.583  ; 0.583        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                          ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.469 ; 0.469        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.495 ; 0.495        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.503 ; 0.503        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.529 ; 0.529        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 4.500 ; 4.684        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 4.585 ; 4.585        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.585 ; 4.585        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.618 ; 4.618        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 4.628 ; 4.628        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.678 ; 4.678        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.100 ; 5.316        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 5.320 ; 5.320        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 5.371 ; 5.371        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.382 ; 5.382        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 5.412 ; 5.412        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.412 ; 5.412        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+-------------+------------+--------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+-------+------------+-----------------+
; GPIO1_D[*]  ; GPIO1_D[8] ; -0.048 ; 0.720 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[0] ; GPIO1_D[8] ; -0.215 ; 0.554 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[1] ; GPIO1_D[8] ; -0.177 ; 0.574 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[2] ; GPIO1_D[8] ; -0.276 ; 0.471 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[3] ; GPIO1_D[8] ; -0.278 ; 0.468 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[4] ; GPIO1_D[8] ; -0.164 ; 0.601 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[5] ; GPIO1_D[8] ; -0.276 ; 0.474 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[6] ; GPIO1_D[8] ; -0.048 ; 0.706 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[7] ; GPIO1_D[8] ; -0.054 ; 0.720 ; Rise       ; GPIO1_D[8]      ;
+-------------+------------+--------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+-------------+------------+-------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+--------+------------+-----------------+
; GPIO1_D[*]  ; GPIO1_D[8] ; 0.531 ; -0.208 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[0] ; GPIO1_D[8] ; 0.474 ; -0.278 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[1] ; GPIO1_D[8] ; 0.434 ; -0.309 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[2] ; GPIO1_D[8] ; 0.529 ; -0.210 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[3] ; GPIO1_D[8] ; 0.531 ; -0.208 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[4] ; GPIO1_D[8] ; 0.422 ; -0.335 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[5] ; GPIO1_D[8] ; 0.529 ; -0.212 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[6] ; GPIO1_D[8] ; 0.310 ; -0.436 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[7] ; GPIO1_D[8] ; 0.316 ; -0.449 ; Rise       ; GPIO1_D[8]      ;
+-------------+------------+-------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.909 ;       ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.909 ;       ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_B[*]    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.553 ; 4.698 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.263 ; 4.390 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.540 ; 4.698 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.529 ; 4.665 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.553 ; 4.676 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_G[*]    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.678 ; 4.848 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.289 ; 4.421 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.678 ; 4.848 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.521 ; 4.657 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.556 ; 4.686 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 1.973 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 1.973 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CLOCK_50                             ; 1.756 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ; 1.756 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                             ;       ; 1.778 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ;       ; 1.778 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ;       ; 4.224 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ;       ; 4.224 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ; 4.248 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ; 4.248 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 4.110 ; 4.213 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 4.110 ; 4.213 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 3.602 ; 3.595 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 3.602 ; 3.595 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]               ; 4.445 ; 4.662 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]               ; 4.445 ; 4.662 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]               ; 4.030 ; 4.140 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]               ; 4.030 ; 4.140 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                         ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.889 ;       ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.889 ;       ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_B[*]    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.145 ; 4.267 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.145 ; 4.267 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.411 ; 4.562 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.400 ; 4.531 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.423 ; 4.540 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_G[*]    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.170 ; 4.297 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.170 ; 4.297 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.544 ; 4.706 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.392 ; 4.522 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.427 ; 4.550 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 1.950 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 1.950 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CLOCK_50                             ; 1.517 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ; 1.517 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                             ;       ; 1.540 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ;       ; 1.540 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ;       ; 4.111 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ;       ; 4.111 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ; 4.135 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ; 4.135 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 3.997 ; 4.095 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 3.997 ; 4.095 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 3.511 ; 3.502 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 3.511 ; 3.502 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]               ; 4.318 ; 4.526 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]               ; 4.318 ; 4.526 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]               ; 3.922 ; 4.027 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]               ; 3.922 ; 4.027 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[9]  ; LEDG[1]     ; 3.931 ;    ;    ; 4.767 ;
; GPIO1_D[9]  ; VGA_HS      ; 3.632 ;    ;    ; 4.423 ;
; GPIO1_D[10] ; LEDG[2]     ; 4.754 ;    ;    ; 5.742 ;
; GPIO1_D[10] ; VGA_VS      ; 3.604 ;    ;    ; 4.383 ;
; SW[1]       ; GPIO0_D[2]  ; 4.485 ;    ;    ; 5.192 ;
; SW[2]       ; VGA_R[0]    ; 3.858 ;    ;    ; 4.463 ;
; SW[3]       ; VGA_R[1]    ; 3.849 ;    ;    ; 4.443 ;
; SW[4]       ; VGA_R[2]    ; 4.003 ;    ;    ; 4.619 ;
; SW[5]       ; VGA_R[3]    ; 3.852 ;    ;    ; 4.456 ;
+-------------+-------------+-------+----+----+-------+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[9]  ; LEDG[1]     ; 3.840 ;    ;    ; 4.665 ;
; GPIO1_D[9]  ; VGA_HS      ; 3.554 ;    ;    ; 4.334 ;
; GPIO1_D[10] ; LEDG[2]     ; 4.663 ;    ;    ; 5.639 ;
; GPIO1_D[10] ; VGA_VS      ; 3.526 ;    ;    ; 4.295 ;
; SW[1]       ; GPIO0_D[2]  ; 4.372 ;    ;    ; 5.068 ;
; SW[2]       ; VGA_R[0]    ; 3.772 ;    ;    ; 4.370 ;
; SW[3]       ; VGA_R[1]    ; 3.763 ;    ;    ; 4.350 ;
; SW[4]       ; VGA_R[2]    ; 3.911 ;    ;    ; 4.519 ;
; SW[5]       ; VGA_R[3]    ; 3.767 ;    ;    ; 4.363 ;
+-------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                 ;
+---------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                 ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                      ; -2.301  ; -0.500 ; -1.357   ; 0.180   ; -3.000              ;
;  CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -1.717  ; 1.695  ; N/A      ; N/A     ; -1.000              ;
;  CAPdrive:CAPdriver|takeTurn          ; -0.344  ; 0.193  ; N/A      ; N/A     ; -1.000              ;
;  CLOCK_50                             ; 0.031   ; -0.142 ; N/A      ; N/A     ; 4.500               ;
;  GPIO1_D[8]                           ; -1.455  ; -0.500 ; N/A      ; N/A     ; -3.000              ;
;  SCCBdrive:SCCBdriver|C_E             ; N/A     ; N/A    ; N/A      ; N/A     ; 0.464               ;
;  SCCBdrive:SCCBdriver|clk400data      ; -1.608  ; 0.094  ; -1.357   ; 0.180   ; -1.000              ;
;  div800k:DIV800|Qaux[0]               ; 0.047   ; -0.013 ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[1]               ; 0.004   ; 0.052  ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[2]               ; 0.131   ; -0.039 ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[3]               ; 0.015   ; 0.046  ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[4]               ; 0.088   ; -0.103 ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[5]               ; -2.301  ; -0.237 ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                       ; -46.443 ; -3.463 ; -2.322   ; 0.0     ; -96.981             ;
;  CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -6.842  ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  CAPdrive:CAPdriver|takeTurn          ; -0.344  ; 0.000  ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50                             ; 0.000   ; -0.142 ; N/A      ; N/A     ; 0.000               ;
;  GPIO1_D[8]                           ; -7.589  ; -2.898 ; N/A      ; N/A     ; -21.981             ;
;  SCCBdrive:SCCBdriver|C_E             ; N/A     ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  SCCBdrive:SCCBdriver|clk400data      ; -25.718 ; 0.000  ; -2.322   ; 0.000   ; -55.000             ;
;  div800k:DIV800|Qaux[0]               ; 0.000   ; -0.013 ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[1]               ; 0.000   ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[2]               ; 0.000   ; -0.039 ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[3]               ; 0.000   ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[4]               ; 0.000   ; -0.103 ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[5]               ; -5.950  ; -0.442 ; N/A      ; N/A     ; -8.000              ;
+---------------------------------------+---------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+-------------+------------+--------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+-------+------------+-----------------+
; GPIO1_D[*]  ; GPIO1_D[8] ; -0.015 ; 0.720 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[0] ; GPIO1_D[8] ; -0.215 ; 0.554 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[1] ; GPIO1_D[8] ; -0.177 ; 0.574 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[2] ; GPIO1_D[8] ; -0.276 ; 0.471 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[3] ; GPIO1_D[8] ; -0.278 ; 0.468 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[4] ; GPIO1_D[8] ; -0.164 ; 0.601 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[5] ; GPIO1_D[8] ; -0.276 ; 0.474 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[6] ; GPIO1_D[8] ; -0.024 ; 0.706 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[7] ; GPIO1_D[8] ; -0.015 ; 0.720 ; Rise       ; GPIO1_D[8]      ;
+-------------+------------+--------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; GPIO1_D[*]  ; GPIO1_D[8] ; 0.885 ; 0.434 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[0] ; GPIO1_D[8] ; 0.787 ; 0.375 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[1] ; GPIO1_D[8] ; 0.708 ; 0.280 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[2] ; GPIO1_D[8] ; 0.879 ; 0.423 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[3] ; GPIO1_D[8] ; 0.885 ; 0.434 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[4] ; GPIO1_D[8] ; 0.688 ; 0.254 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[5] ; GPIO1_D[8] ; 0.866 ; 0.416 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[6] ; GPIO1_D[8] ; 0.511 ; 0.089 ; Rise       ; GPIO1_D[8]      ;
;  GPIO1_D[7] ; GPIO1_D[8] ; 0.496 ; 0.086 ; Rise       ; GPIO1_D[8]      ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.007 ;       ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.007 ;       ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_B[*]    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 7.561 ; 7.663 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 7.106 ; 7.204 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 7.561 ; 7.623 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 7.508 ; 7.553 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 7.548 ; 7.663 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_G[*]    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 7.789 ; 7.846 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 7.146 ; 7.247 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 7.789 ; 7.846 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 7.496 ; 7.562 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 7.565 ; 7.660 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 3.006 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 3.006 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CLOCK_50                             ; 2.905 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ; 2.905 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                             ;       ; 2.789 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ;       ; 2.789 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ;       ; 6.922 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ;       ; 6.922 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ; 6.876 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ; 6.876 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 6.873 ; 6.910 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 6.873 ; 6.910 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 6.049 ; 5.991 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 6.049 ; 5.991 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]               ; 7.507 ; 7.644 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]               ; 7.507 ; 7.644 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]               ; 6.679 ; 6.752 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]               ; 6.679 ; 6.752 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                         ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.889 ;       ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.889 ;       ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_B[*]    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.145 ; 4.267 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.145 ; 4.267 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.411 ; 4.562 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.400 ; 4.531 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_B[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.423 ; 4.540 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_G[*]    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.170 ; 4.297 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.170 ; 4.297 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.544 ; 4.706 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.392 ; 4.522 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  VGA_G[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.427 ; 4.550 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 1.950 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 1.950 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CLOCK_50                             ; 1.517 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ; 1.517 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                             ;       ; 1.540 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ;       ; 1.540 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ;       ; 4.111 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ;       ; 4.111 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ; 4.135 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ; 4.135 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 3.997 ; 4.095 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 3.997 ; 4.095 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 3.511 ; 3.502 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 3.511 ; 3.502 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]               ; 4.318 ; 4.526 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]               ; 4.318 ; 4.526 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]               ; 3.922 ; 4.027 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]               ; 3.922 ; 4.027 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[9]  ; LEDG[1]     ; 6.617 ;    ;    ; 7.227 ;
; GPIO1_D[9]  ; VGA_HS      ; 6.138 ;    ;    ; 6.681 ;
; GPIO1_D[10] ; LEDG[2]     ; 7.819 ;    ;    ; 8.568 ;
; GPIO1_D[10] ; VGA_VS      ; 6.091 ;    ;    ; 6.635 ;
; SW[1]       ; GPIO0_D[2]  ; 7.573 ;    ;    ; 8.027 ;
; SW[2]       ; VGA_R[0]    ; 6.390 ;    ;    ; 6.853 ;
; SW[3]       ; VGA_R[1]    ; 6.367 ;    ;    ; 6.798 ;
; SW[4]       ; VGA_R[2]    ; 6.620 ;    ;    ; 7.076 ;
; SW[5]       ; VGA_R[3]    ; 6.385 ;    ;    ; 6.827 ;
+-------------+-------------+-------+----+----+-------+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[9]  ; LEDG[1]     ; 3.840 ;    ;    ; 4.665 ;
; GPIO1_D[9]  ; VGA_HS      ; 3.554 ;    ;    ; 4.334 ;
; GPIO1_D[10] ; LEDG[2]     ; 4.663 ;    ;    ; 5.639 ;
; GPIO1_D[10] ; VGA_VS      ; 3.526 ;    ;    ; 4.295 ;
; SW[1]       ; GPIO0_D[2]  ; 4.372 ;    ;    ; 5.068 ;
; SW[2]       ; VGA_R[0]    ; 3.772 ;    ;    ; 4.370 ;
; SW[3]       ; VGA_R[1]    ; 3.763 ;    ;    ; 4.350 ;
; SW[4]       ; VGA_R[2]    ; 3.911 ;    ;    ; 4.519 ;
; SW[5]       ; VGA_R[3]    ; 3.767 ;    ;    ; 4.363 ;
+-------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; GPIO1_D[9]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[10]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[8]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[0]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[4]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[1]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[5]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[6]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[2]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[7]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[3]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; GPIO0_D[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                    ;
+---------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+--------------------------------------+----------+----------+----------+----------+
; CAPdrive:CAPdriver|takeTurn     ; CAPdrive:CAPdriver|takeTurn          ; 1        ; 1        ; 0        ; 1        ;
; GPIO1_D[8]                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0        ; 4        ; 0        ; 0        ;
; div800k:DIV800|Qaux[0]          ; CLOCK_50                             ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[1]          ; div800k:DIV800|Qaux[0]               ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[2]          ; div800k:DIV800|Qaux[1]               ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[3]          ; div800k:DIV800|Qaux[2]               ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[4]          ; div800k:DIV800|Qaux[3]               ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[4]               ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5]               ; 7        ; 6        ; 4        ; 2        ;
; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5]               ; 1        ; 1        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]               ; 0        ; 0        ; 1        ; 1        ;
; CAPdrive:CAPdriver|takeTurn     ; GPIO1_D[8]                           ; 1        ; 1        ; 20       ; 20       ;
; GPIO1_D[8]                      ; GPIO1_D[8]                           ; 0        ; 0        ; 36       ; 20       ;
; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data      ; 27       ; 0        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data      ; 104      ; 0        ; 0        ; 1        ;
+---------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                     ;
+---------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+--------------------------------------+----------+----------+----------+----------+
; CAPdrive:CAPdriver|takeTurn     ; CAPdrive:CAPdriver|takeTurn          ; 1        ; 1        ; 0        ; 1        ;
; GPIO1_D[8]                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0        ; 4        ; 0        ; 0        ;
; div800k:DIV800|Qaux[0]          ; CLOCK_50                             ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[1]          ; div800k:DIV800|Qaux[0]               ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[2]          ; div800k:DIV800|Qaux[1]               ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[3]          ; div800k:DIV800|Qaux[2]               ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[4]          ; div800k:DIV800|Qaux[3]               ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[4]               ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5]               ; 7        ; 6        ; 4        ; 2        ;
; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5]               ; 1        ; 1        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]               ; 0        ; 0        ; 1        ; 1        ;
; CAPdrive:CAPdriver|takeTurn     ; GPIO1_D[8]                           ; 1        ; 1        ; 20       ; 20       ;
; GPIO1_D[8]                      ; GPIO1_D[8]                           ; 0        ; 0        ; 36       ; 20       ;
; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data      ; 27       ; 0        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data      ; 104      ; 0        ; 0        ; 1        ;
+---------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                            ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0        ; 54       ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                             ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0        ; 54       ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 16    ; 16   ;
; Unconstrained Input Port Paths  ; 55    ; 55   ;
; Unconstrained Output Ports      ; 21    ; 21   ;
; Unconstrained Output Port Paths ; 24    ; 24   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Fri May 24 18:14:52 2024
Info: Command: quartus_sta CAMstreamVGA -c CAMstreamVGA
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "DE0_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to BUTTON[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to BUTTON[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to BUTTON[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50_2 -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA_0 -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA_1 -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[10] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[11] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[12] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[13] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[14] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[15] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[16] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[17] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[18] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[19] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[20] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[21] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[7] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[8] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[9] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_BYTE_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_CE_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ15_AM1 -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[10] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[11] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[12] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[13] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[14] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[7] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[8] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[9] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_OE_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_RST_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_RY -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_WE_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_WP_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_CLKIN[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_CLKIN[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_CLKOUT[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_CLKOUT[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[10] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[11] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[12] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[13] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[14] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[15] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[16] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[17] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[18] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[19] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[20] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[21] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[22] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[23] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[24] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[25] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[26] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[27] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[28] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[29] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[30] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[31] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[7] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[8] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[9] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_CLKIN[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_CLKIN[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_CLKOUT[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_CLKOUT[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[10] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[11] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[12] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[13] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[14] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[15] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[16] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[17] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[18] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[19] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[20] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[21] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[22] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[23] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[24] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[25] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[26] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[27] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[28] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[29] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[30] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[31] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[7] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[8] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[9] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0_DP -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0_D[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0_D[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0_D[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0_D[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0_D[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0_D[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0_D[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1_DP -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1_D[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1_D[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1_D[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1_D[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1_D[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1_D[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1_D[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2_DP -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2_D[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2_D[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2_D[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2_D[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2_D[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2_D[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2_D[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3_DP -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3_D[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3_D[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3_D[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3_D[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3_D[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3_D[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3_D[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_BLON -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[7] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_EN -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_RS -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_RW -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[7] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[8] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[9] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_KBCLK -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_KBDAT -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_MSCLK -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_MSDAT -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_CLK -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_CMD -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_DAT0 -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_DAT3 -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_WP_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to UART_CTS -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to UART_RTS -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to UART_RXD -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to UART_TXD -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 14622752 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_Default -section_id Top was ignored
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'CAMstreamVGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 10.000 -waveform {0.000 5.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {CLK_24M|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 64 -duty_cycle 50.00 -name {CLK_24M|altpll_component|auto_generated|pll1|clk[0]} {CLK_24M|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name SCCBdrive:SCCBdriver|clk400data SCCBdrive:SCCBdriver|clk400data
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[5] div800k:DIV800|Qaux[5]
    Info (332105): create_clock -period 1.000 -name SCCBdrive:SCCBdriver|C_E SCCBdrive:SCCBdriver|C_E
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[4] div800k:DIV800|Qaux[4]
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[3] div800k:DIV800|Qaux[3]
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[2] div800k:DIV800|Qaux[2]
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[1] div800k:DIV800|Qaux[1]
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[0] div800k:DIV800|Qaux[0]
    Info (332105): create_clock -period 1.000 -name CAPdrive:CAPdriver|takeTurn CAPdrive:CAPdriver|takeTurn
    Info (332105): create_clock -period 1.000 -name GPIO1_D[8] GPIO1_D[8]
    Info (332105): create_clock -period 1.000 -name CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datac  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.301
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.301              -5.950 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.717              -6.842 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.608             -25.718 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.455              -7.589 GPIO1_D[8] 
    Info (332119):    -0.344              -0.344 CAPdrive:CAPdriver|takeTurn 
    Info (332119):     0.004               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.015               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.031               0.000 CLOCK_50 
    Info (332119):     0.047               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     0.088               0.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.131               0.000 div800k:DIV800|Qaux[2] 
Info (332146): Worst-case hold slack is -0.500
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.500              -2.443 GPIO1_D[8] 
    Info (332119):    -0.237              -0.442 div800k:DIV800|Qaux[5] 
    Info (332119):    -0.089              -0.089 div800k:DIV800|Qaux[4] 
    Info (332119):    -0.074              -0.074 CLOCK_50 
    Info (332119):    -0.008              -0.008 div800k:DIV800|Qaux[2] 
    Info (332119):     0.015               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     0.124               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.136               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.180               0.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.362               0.000 CAPdrive:CAPdriver|takeTurn 
    Info (332119):     2.084               0.000 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
Info (332146): Worst-case recovery slack is -1.357
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.357              -2.322 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case removal slack is 0.180
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.180               0.000 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -18.000 GPIO1_D[8] 
    Info (332119):    -1.000             -55.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000              -8.000 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.000              -4.000 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.000              -3.000 CAPdrive:CAPdriver|takeTurn 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[0] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[1] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[2] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[3] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.464               0.000 SCCBdrive:SCCBdriver|C_E 
    Info (332119):     4.697               0.000 CLOCK_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.032
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.032              -4.871 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.560              -6.216 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.332             -17.148 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.224              -6.238 GPIO1_D[8] 
    Info (332119):    -0.207              -0.207 CAPdrive:CAPdriver|takeTurn 
    Info (332119):     0.066               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.076               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.117               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     0.139               0.000 CLOCK_50 
    Info (332119):     0.155               0.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.180               0.000 div800k:DIV800|Qaux[2] 
Info (332146): Worst-case hold slack is -0.486
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.486              -2.898 GPIO1_D[8] 
    Info (332119):    -0.142              -0.142 CLOCK_50 
    Info (332119):    -0.134              -0.256 div800k:DIV800|Qaux[5] 
    Info (332119):    -0.103              -0.103 div800k:DIV800|Qaux[4] 
    Info (332119):    -0.039              -0.039 div800k:DIV800|Qaux[2] 
    Info (332119):    -0.013              -0.013 div800k:DIV800|Qaux[0] 
    Info (332119):     0.105               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.117               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.140               0.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.320               0.000 CAPdrive:CAPdriver|takeTurn 
    Info (332119):     1.999               0.000 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
Info (332146): Worst-case recovery slack is -1.156
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.156              -1.156 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case removal slack is 0.226
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.226               0.000 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -18.000 GPIO1_D[8] 
    Info (332119):    -1.000             -55.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000              -8.000 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.000              -4.000 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.000              -3.000 CAPdrive:CAPdriver|takeTurn 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[0] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[1] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[2] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[3] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.475               0.000 SCCBdrive:SCCBdriver|C_E 
    Info (332119):     4.663               0.000 CLOCK_50 
Info: Analyzing Fast 1200mV 0C Model
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.120
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.120              -2.078 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.086              -4.329 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -0.525              -0.525 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -0.230              -0.843 GPIO1_D[8] 
    Info (332119):    -0.033              -0.033 CAPdrive:CAPdriver|takeTurn 
    Info (332119):     0.240               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.244               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.248               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     0.273               0.000 CLOCK_50 
    Info (332119):     0.296               0.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.297               0.000 div800k:DIV800|Qaux[2] 
Info (332146): Worst-case hold slack is -0.469
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.469              -2.848 GPIO1_D[8] 
    Info (332119):    -0.223              -0.432 div800k:DIV800|Qaux[5] 
    Info (332119):    -0.096              -0.096 CLOCK_50 
    Info (332119):    -0.087              -0.087 div800k:DIV800|Qaux[4] 
    Info (332119):     0.008               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.013               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     0.046               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.052               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.094               0.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.193               0.000 CAPdrive:CAPdriver|takeTurn 
    Info (332119):     1.695               0.000 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
Info (332146): Worst-case recovery slack is -0.542
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.542              -0.542 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case removal slack is 0.208
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.208               0.000 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -21.981 GPIO1_D[8] 
    Info (332119):    -1.000             -55.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000              -8.000 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.000              -4.000 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.000              -3.000 CAPdrive:CAPdriver|takeTurn 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[0] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[1] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[2] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[3] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.469               0.000 SCCBdrive:SCCBdriver|C_E 
    Info (332119):     4.500               0.000 CLOCK_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 286 warnings
    Info: Peak virtual memory: 4683 megabytes
    Info: Processing ended: Fri May 24 18:14:54 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


