#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_00000000027af440 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0000000002868b30_0 .net "address", 6 0, v0000000002864d90_0;  1 drivers
v0000000002868810_0 .net "ans", 7 0, L_00000000028c22a0;  1 drivers
v0000000002868ef0_0 .net "b", 7 0, L_00000000028c2160;  1 drivers
v0000000002868d10_0 .net "bit_number", 2 0, v0000000002806fd0_0;  1 drivers
v00000000028692b0_0 .net "carry", 0 0, L_00000000028c2a20;  1 drivers
v0000000002868090_0 .var "clk", 0 0;
v0000000002868130_0 .net "clk1", 0 0, v0000000002865970_0;  1 drivers
v00000000028690d0_0 .net "clk2", 0 0, v0000000002865f10_0;  1 drivers
v00000000028681d0_0 .net "clk3", 0 0, v00000000028656f0_0;  1 drivers
v0000000002869170_0 .net "clk4", 0 0, v0000000002864570_0;  1 drivers
v0000000002869670_0 .net "counter", 7 0, v0000000002808330_0;  1 drivers
v0000000002868310_0 .net "d", 0 0, v00000000028074d0_0;  1 drivers
RS_000000000280ddf8 .resolv tri, L_00000000028c2340, L_00000000028c23e0;
v0000000002869350_0 .net8 "data_bus", 7 0, RS_000000000280ddf8;  2 drivers
o000000000280f958 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000000028688b0_0 .net "direction", 7 0, o000000000280f958;  0 drivers
v0000000002869850_0 .net "in_mux", 7 0, v00000000028653d0_0;  1 drivers
v0000000002868bd0_0 .net "inst", 3 0, v0000000002807570_0;  1 drivers
v00000000028698f0_0 .net "inst_reg", 7 0, v0000000002864250_0;  1 drivers
v00000000028683b0_0 .net "k", 7 0, v0000000002864390_0;  1 drivers
v0000000002868450_0 .net "opcode", 13 0, L_00000000027c1070;  1 drivers
v00000000028684f0_0 .net "out_port", 7 0, L_00000000027c11c0;  1 drivers
v0000000002868590_0 .net "read_direction", 0 0, v00000000027f4e90_0;  1 drivers
v0000000002868630_0 .var "reset", 0 0;
v00000000028693f0_0 .net "switch", 0 0, v0000000002865010_0;  1 drivers
v0000000002869490_0 .net "w", 7 0, v0000000002807430_0;  1 drivers
v00000000028695d0_0 .net "writeEn", 0 0, v0000000002864f70_0;  1 drivers
v0000000002869710_0 .net "z", 0 0, L_00000000028c20c0;  1 drivers
S_00000000027af5c0 .scope module, "i4" "pic" 2 14, 3 1 0, S_00000000027af440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "writeEn"
    .port_info 3 /OUTPUT 1 "d"
    .port_info 4 /OUTPUT 1 "z"
    .port_info 5 /OUTPUT 1 "switch_a_m"
    .port_info 6 /OUTPUT 1 "act_ram"
    .port_info 7 /OUTPUT 1 "read_direction"
    .port_info 8 /OUTPUT 1 "carry"
    .port_info 9 /OUTPUT 1 "clk1"
    .port_info 10 /OUTPUT 1 "clk2"
    .port_info 11 /OUTPUT 1 "clk3"
    .port_info 12 /OUTPUT 1 "clk4"
    .port_info 13 /OUTPUT 4 "inst"
    .port_info 14 /OUTPUT 3 "bit_number"
    .port_info 15 /OUTPUT 7 "address"
    .port_info 16 /OUTPUT 8 "w"
    .port_info 17 /OUTPUT 8 "b"
    .port_info 18 /OUTPUT 8 "ans"
    .port_info 19 /OUTPUT 8 "inst_reg"
    .port_info 20 /OUTPUT 8 "k"
    .port_info 21 /OUTPUT 8 "in_mux"
    .port_info 22 /OUTPUT 8 "data_bus"
    .port_info 23 /OUTPUT 8 "direction"
    .port_info 24 /OUTPUT 8 "counter"
    .port_info 25 /OUTPUT 8 "out_port"
    .port_info 26 /OUTPUT 14 "opcode"
v0000000002865d30_0 .net "act_ram", 0 0, v0000000002806f30_0;  1 drivers
v0000000002864110_0 .net "address", 6 0, v0000000002864d90_0;  alias, 1 drivers
v00000000028641b0_0 .net "ans", 7 0, L_00000000028c22a0;  alias, 1 drivers
v0000000002864c50_0 .net "b", 7 0, L_00000000028c2160;  alias, 1 drivers
v0000000002864cf0_0 .net "bit_number", 2 0, v0000000002806fd0_0;  alias, 1 drivers
v0000000002869990_0 .net "carry", 0 0, L_00000000028c2a20;  alias, 1 drivers
v0000000002869ad0_0 .net "clk", 0 0, v0000000002868090_0;  1 drivers
v0000000002868f90_0 .net "clk1", 0 0, v0000000002865970_0;  alias, 1 drivers
v0000000002869b70_0 .net "clk2", 0 0, v0000000002865f10_0;  alias, 1 drivers
v0000000002869d50_0 .net "clk3", 0 0, v00000000028656f0_0;  alias, 1 drivers
v0000000002869a30_0 .net "clk4", 0 0, v0000000002864570_0;  alias, 1 drivers
v0000000002868270_0 .net "counter", 7 0, v0000000002808330_0;  alias, 1 drivers
v0000000002869df0_0 .net "d", 0 0, v00000000028074d0_0;  alias, 1 drivers
v0000000002869c10_0 .net8 "data_bus", 7 0, RS_000000000280ddf8;  alias, 2 drivers
v0000000002869530_0 .net "direction", 7 0, o000000000280f958;  alias, 0 drivers
v00000000028697b0_0 .net "in_mux", 7 0, v00000000028653d0_0;  alias, 1 drivers
v0000000002868db0_0 .net "inst", 3 0, v0000000002807570_0;  alias, 1 drivers
v0000000002869210_0 .net "inst_reg", 7 0, v0000000002864250_0;  alias, 1 drivers
v0000000002868a90_0 .net "k", 7 0, v0000000002864390_0;  alias, 1 drivers
v0000000002869030_0 .net "opcode", 13 0, L_00000000027c1070;  alias, 1 drivers
v0000000002868e50_0 .net "out_port", 7 0, L_00000000027c11c0;  alias, 1 drivers
v0000000002869f30_0 .net "read_direction", 0 0, v00000000027f4e90_0;  alias, 1 drivers
v0000000002868c70_0 .net "reset", 0 0, v0000000002868630_0;  1 drivers
v0000000002869e90_0 .net "switch_a_m", 0 0, v0000000002865010_0;  alias, 1 drivers
v00000000028689f0_0 .net "w", 7 0, v0000000002807430_0;  alias, 1 drivers
v0000000002868770_0 .net "writeEn", 0 0, v0000000002864f70_0;  alias, 1 drivers
v0000000002869cb0_0 .net "z", 0 0, L_00000000028c20c0;  alias, 1 drivers
S_000000000279bd60 .scope module, "u0" "pcounter" 3 11, 4 1 0, S_00000000027af5c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "counter"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "clk3"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 1 "read_direction"
    .port_info 5 /INPUT 8 "direction"
v00000000028080b0_0 .net "clk", 0 0, v0000000002865970_0;  alias, 1 drivers
v00000000028071b0_0 .net "clk3", 0 0, v00000000028656f0_0;  alias, 1 drivers
v0000000002808330_0 .var "counter", 7 0;
v0000000002808150_0 .net "direction", 7 0, L_00000000028c22a0;  alias, 1 drivers
v00000000028079d0_0 .net "read_direction", 0 0, v00000000027f4e90_0;  alias, 1 drivers
v0000000002807930_0 .net "reset", 0 0, v0000000002868630_0;  alias, 1 drivers
E_0000000002806420 .event posedge, v0000000002807930_0, v00000000028071b0_0, v00000000028080b0_0;
S_00000000027c4cf0 .scope module, "u1" "alu" 3 13, 5 1 0, S_00000000027af5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "writeEn"
    .port_info 2 /INPUT 1 "clk2"
    .port_info 3 /INPUT 3 "bit_number"
    .port_info 4 /INPUT 4 "inst"
    .port_info 5 /INPUT 8 "b"
    .port_info 6 /INPUT 8 "a"
    .port_info 7 /OUTPUT 1 "carry"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 8 "ansf"
L_000000000286a058 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v00000000028083d0_0 .net/2u *"_s0", 8 0, L_000000000286a058;  1 drivers
v0000000002807bb0_0 .net *"_s2", 0 0, L_00000000028686d0;  1 drivers
L_000000000286a0a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000000002808a10_0 .net/2s *"_s4", 1 0, L_000000000286a0a0;  1 drivers
L_000000000286a0e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002807b10_0 .net/2s *"_s6", 1 0, L_000000000286a0e8;  1 drivers
v0000000002807ed0_0 .net *"_s8", 1 0, L_0000000002868950;  1 drivers
v0000000002808ab0_0 .net "a", 7 0, v0000000002807430_0;  alias, 1 drivers
v0000000002807cf0_0 .var "ans", 8 0;
v0000000002808b50_0 .net "ansf", 7 0, L_00000000028c22a0;  alias, 1 drivers
v0000000002807e30_0 .net "b", 7 0, L_00000000028c2160;  alias, 1 drivers
v0000000002807a70_0 .net "bit_number", 2 0, v0000000002806fd0_0;  alias, 1 drivers
v0000000002807610_0 .net "carry", 0 0, L_00000000028c2a20;  alias, 1 drivers
v0000000002808bf0_0 .net "clk2", 0 0, v0000000002865f10_0;  alias, 1 drivers
v0000000002806d50_0 .net "inst", 3 0, v0000000002807570_0;  alias, 1 drivers
v00000000028085b0_0 .net "reset", 0 0, v0000000002868630_0;  alias, 1 drivers
v0000000002807890_0 .var "set", 7 0;
v0000000002808510_0 .net "writeEn", 0 0, v0000000002864f70_0;  alias, 1 drivers
v00000000028086f0_0 .net "z", 0 0, L_00000000028c20c0;  alias, 1 drivers
E_00000000028069a0 .event edge, v0000000002807a70_0, v0000000002808ab0_0, v0000000002807e30_0, v0000000002806d50_0;
L_00000000028686d0 .cmp/eq 9, v0000000002807cf0_0, L_000000000286a058;
L_0000000002868950 .functor MUXZ 2, L_000000000286a0e8, L_000000000286a0a0, L_00000000028686d0, C4<>;
L_00000000028c20c0 .part L_0000000002868950, 0, 1;
L_00000000028c22a0 .part v0000000002807cf0_0, 0, 8;
L_00000000028c2a20 .part v0000000002807cf0_0, 8, 1;
S_00000000027c4e70 .scope module, "u10" "buffer_alu" 3 28, 6 1 0, S_00000000027af5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk3"
    .port_info 1 /INPUT 1 "clk4"
    .port_info 2 /INPUT 8 "ansf"
    .port_info 3 /OUTPUT 8 "data_bus"
o000000000280dd98 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000000028088d0_0 name=_s0
v00000000028072f0_0 .net "ansf", 7 0, L_00000000028c22a0;  alias, 1 drivers
v0000000002807c50_0 .net "clk3", 0 0, v00000000028656f0_0;  alias, 1 drivers
v0000000002807d90_0 .net "clk4", 0 0, v0000000002864570_0;  alias, 1 drivers
v0000000002808830_0 .net8 "data_bus", 7 0, RS_000000000280ddf8;  alias, 2 drivers
L_00000000028c23e0 .functor MUXZ 8, o000000000280dd98, L_00000000028c22a0, v00000000028656f0_0, C4<>;
S_0000000002798f90 .scope module, "u2" "w_reg" 3 15, 7 1 0, S_00000000027af5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ans"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "d"
    .port_info 4 /OUTPUT 8 "w"
v0000000002808970_0 .net "ans", 7 0, L_00000000028c22a0;  alias, 1 drivers
v0000000002807070_0 .net "clk", 0 0, v00000000028656f0_0;  alias, 1 drivers
v0000000002806df0_0 .net "d", 0 0, v00000000028074d0_0;  alias, 1 drivers
v0000000002806e90_0 .net "reset", 0 0, v0000000002868630_0;  alias, 1 drivers
v0000000002807430_0 .var "w", 7 0;
E_00000000028066e0 .event posedge, v0000000002807930_0, v00000000028071b0_0;
S_0000000002799110 .scope module, "u3" "decode" 3 16, 8 1 0, S_00000000027af5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk1"
    .port_info 1 /INPUT 1 "clk2"
    .port_info 2 /INPUT 1 "clk3"
    .port_info 3 /INPUT 1 "clk4"
    .port_info 4 /INPUT 8 "inst_reg"
    .port_info 5 /OUTPUT 1 "d"
    .port_info 6 /OUTPUT 1 "switch_a_m"
    .port_info 7 /OUTPUT 1 "writeEn"
    .port_info 8 /OUTPUT 1 "act_ram"
    .port_info 9 /OUTPUT 1 "read_direction"
    .port_info 10 /OUTPUT 3 "bit_number"
    .port_info 11 /OUTPUT 4 "inst"
v0000000002806f30_0 .var "act_ram", 0 0;
v0000000002806fd0_0 .var "bit_number", 2 0;
v0000000002807110_0 .net "clk1", 0 0, v0000000002865970_0;  alias, 1 drivers
v00000000028076b0_0 .net "clk2", 0 0, v0000000002865f10_0;  alias, 1 drivers
v0000000002807250_0 .net "clk3", 0 0, v00000000028656f0_0;  alias, 1 drivers
v0000000002807390_0 .net "clk4", 0 0, v0000000002864570_0;  alias, 1 drivers
v00000000028074d0_0 .var "d", 0 0;
v0000000002807570_0 .var "inst", 3 0;
v00000000028077f0_0 .net "inst_reg", 7 0, v0000000002864250_0;  alias, 1 drivers
v00000000027f4e90_0 .var "read_direction", 0 0;
v0000000002865010_0 .var "switch_a_m", 0 0;
v0000000002864f70_0 .var "writeEn", 0 0;
E_0000000002806a60/0 .event edge, v0000000002807d90_0, v00000000028071b0_0, v0000000002808bf0_0, v00000000028080b0_0;
E_0000000002806a60/1 .event edge, v00000000028077f0_0;
E_0000000002806a60 .event/or E_0000000002806a60/0, E_0000000002806a60/1;
S_00000000027bec10 .scope module, "u4" "alu_mux" 3 19, 9 1 0, S_00000000027af5c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "b"
    .port_info 1 /INPUT 8 "k"
    .port_info 2 /INPUT 8 "f"
    .port_info 3 /INPUT 1 "switch_a_m"
v0000000002865dd0_0 .net "b", 7 0, L_00000000028c2160;  alias, 1 drivers
v0000000002865ab0_0 .net "f", 7 0, v00000000028653d0_0;  alias, 1 drivers
v00000000028647f0_0 .net "k", 7 0, v0000000002864390_0;  alias, 1 drivers
v0000000002864430_0 .net "switch_a_m", 0 0, v0000000002865010_0;  alias, 1 drivers
L_00000000028c2160 .functor MUXZ 8, v0000000002864390_0, v00000000028653d0_0, v0000000002865010_0, C4<>;
S_00000000027bed90 .scope module, "u5" "inst_reg" 3 20, 10 1 0, S_00000000027af5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 14 "rom"
    .port_info 3 /OUTPUT 7 "address"
    .port_info 4 /OUTPUT 8 "out_decode"
    .port_info 5 /OUTPUT 8 "k"
v0000000002864d90_0 .var "address", 6 0;
v0000000002865650_0 .net "clk", 0 0, v0000000002864570_0;  alias, 1 drivers
v0000000002864390_0 .var "k", 7 0;
v0000000002864250_0 .var "out_decode", 7 0;
v0000000002865290_0 .net "reset", 0 0, v0000000002868630_0;  alias, 1 drivers
v00000000028651f0_0 .net "rom", 13 0, L_00000000027c1070;  alias, 1 drivers
E_0000000002805fa0 .event posedge, v0000000002807930_0, v0000000002807d90_0;
S_00000000027b1a90 .scope module, "u6" "rom" 3 22, 11 1 0, S_00000000027af5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "counter"
    .port_info 1 /OUTPUT 14 "opcode"
L_00000000027c1070 .functor BUFZ 14, L_00000000028c2200, C4<00000000000000>, C4<00000000000000>, C4<00000000000000>;
v0000000002865b50_0 .net *"_s0", 13 0, L_00000000028c2200;  1 drivers
v00000000028655b0_0 .net *"_s2", 10 0, L_00000000028c32e0;  1 drivers
L_000000000286a130 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000000002864610_0 .net *"_s5", 2 0, L_000000000286a130;  1 drivers
v0000000002865e70_0 .net "counter", 7 0, v0000000002808330_0;  alias, 1 drivers
v0000000002865470 .array "memory", 1000 0, 13 0;
v0000000002864070_0 .net "opcode", 13 0, L_00000000027c1070;  alias, 1 drivers
L_00000000028c2200 .array/port v0000000002865470, L_00000000028c32e0;
L_00000000028c32e0 .concat [ 8 3 0 0], v0000000002808330_0, L_000000000286a130;
S_00000000027b1c10 .scope module, "u7" "clocks" 3 23, 12 1 0, S_00000000027af5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "clk1"
    .port_info 3 /OUTPUT 1 "clk2"
    .port_info 4 /OUTPUT 1 "clk3"
    .port_info 5 /OUTPUT 1 "clk4"
    .port_info 6 /OUTPUT 2 "counter"
v0000000002865330_0 .net "clk", 0 0, v0000000002868090_0;  alias, 1 drivers
v0000000002865970_0 .var "clk1", 0 0;
v0000000002865f10_0 .var "clk2", 0 0;
v00000000028656f0_0 .var "clk3", 0 0;
v0000000002864570_0 .var "clk4", 0 0;
v0000000002864bb0_0 .var "counter", 1 0;
v0000000002865a10_0 .net "reset", 0 0, v0000000002868630_0;  alias, 1 drivers
E_00000000028064a0 .event posedge, v0000000002807930_0, v0000000002865330_0;
S_00000000027cc670 .scope module, "u8" "ram" 3 26, 13 1 0, S_00000000027af5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk2"
    .port_info 1 /INPUT 1 "clk3"
    .port_info 2 /INPUT 1 "clk4"
    .port_info 3 /INPUT 1 "clk1"
    .port_info 4 /INPUT 1 "writeEn"
    .port_info 5 /INPUT 1 "act_ram"
    .port_info 6 /INPUT 1 "d"
    .port_info 7 /INPUT 7 "address_r"
    .port_info 8 /OUTPUT 8 "out_port"
    .port_info 9 /INOUT 8 "data"
P_00000000027b1d90 .param/l "A" 0 13 1, +C4<00000000000000000000000000000111>;
P_00000000027b1dc8 .param/l "M" 0 13 1, +C4<00000000000000000000000000001000>;
P_00000000027b1e00 .param/l "N" 0 13 1, +C4<00000000000000000000000001000100>;
L_00000000027c15b0 .functor AND 1, v0000000002806f30_0, L_00000000028c27a0, C4<1>, C4<1>;
v0000000002864930_0 .array/port v0000000002864930, 0;
L_00000000027c11c0 .functor BUFZ 8, v0000000002864930_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000000028644d0_0 .net *"_s1", 0 0, L_00000000028c27a0;  1 drivers
v0000000002865150_0 .net *"_s2", 0 0, L_00000000027c15b0;  1 drivers
o000000000280e878 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000000028642f0_0 name=_s4
v00000000028650b0_0 .net "act_ram", 0 0, v0000000002806f30_0;  alias, 1 drivers
v00000000028646b0_0 .net "address_r", 6 0, v0000000002864d90_0;  alias, 1 drivers
o000000000280e8a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002865790_0 .net "clk1", 0 0, o000000000280e8a8;  0 drivers
o000000000280e8d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002864e30_0 .net "clk2", 0 0, o000000000280e8d8;  0 drivers
o000000000280e908 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002864750_0 .net "clk3", 0 0, o000000000280e908;  0 drivers
v0000000002865830_0 .net "clk4", 0 0, v0000000002864570_0;  alias, 1 drivers
v00000000028658d0_0 .net "d", 0 0, v00000000028074d0_0;  alias, 1 drivers
v0000000002864890_0 .net8 "data", 7 0, RS_000000000280ddf8;  alias, 2 drivers
v0000000002865bf0_0 .var "data_out", 7 0;
v0000000002864930 .array "memoria", 68 0, 7 0;
v00000000028649d0_0 .net "out_port", 7 0, L_00000000027c11c0;  alias, 1 drivers
v0000000002864ed0_0 .net "writeEn", 0 0, v0000000002864f70_0;  alias, 1 drivers
E_00000000028067e0 .event edge, v0000000002808510_0, v0000000002806f30_0, v0000000002864d90_0;
E_0000000002806520/0 .event edge, v0000000002806df0_0, v0000000002808830_0, v0000000002806f30_0, v0000000002864d90_0;
E_0000000002806520/1 .event edge, v0000000002808510_0;
E_0000000002806520 .event/or E_0000000002806520/0, E_0000000002806520/1;
L_00000000028c27a0 .reduce/nor v0000000002864f70_0;
L_00000000028c2340 .functor MUXZ 8, o000000000280e878, v0000000002865bf0_0, L_00000000027c15b0, C4<>;
S_0000000002762760 .scope module, "u9" "data_reg" 3 25, 14 1 0, S_00000000027af5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "writeEn"
    .port_info 4 /OUTPUT 8 "f"
v0000000002864a70_0 .net "clk", 0 0, v0000000002865f10_0;  alias, 1 drivers
v0000000002864b10_0 .net8 "data", 7 0, RS_000000000280ddf8;  alias, 2 drivers
v00000000028653d0_0 .var "f", 7 0;
v0000000002865c90_0 .net "reset", 0 0, v0000000002868630_0;  alias, 1 drivers
v0000000002865510_0 .net "writeEn", 0 0, v0000000002864f70_0;  alias, 1 drivers
E_0000000002806560 .event posedge, v0000000002807930_0, v0000000002808bf0_0;
    .scope S_000000000279bd60;
T_0 ;
    %wait E_0000000002806420;
    %load/vec4 v0000000002807930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000002808330_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000028079d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000028071b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000000002808150_0;
    %assign/vec4 v0000000002808330_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000000028079d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000028080b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000000002808330_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000000002808330_0, 0;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000027c4cf0;
T_1 ;
    %wait E_00000000028069a0;
    %load/vec4 v0000000002807a70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %load/vec4 v0000000002807890_0;
    %assign/vec4 v0000000002807890_0, 0;
    %jmp T_1.9;
T_1.0 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0000000002807890_0, 0;
    %jmp T_1.9;
T_1.1 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0000000002807890_0, 0;
    %jmp T_1.9;
T_1.2 ;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0000000002807890_0, 0;
    %jmp T_1.9;
T_1.3 ;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0000000002807890_0, 0;
    %jmp T_1.9;
T_1.4 ;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0000000002807890_0, 0;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v0000000002807890_0, 0;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0000000002807890_0, 0;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0000000002807890_0, 0;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %load/vec4 v0000000002806d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %load/vec4 v0000000002807cf0_0;
    %assign/vec4 v0000000002807cf0_0, 0;
    %jmp T_1.27;
T_1.10 ;
    %load/vec4 v0000000002807e30_0;
    %pad/u 9;
    %assign/vec4 v0000000002807cf0_0, 0;
    %jmp T_1.27;
T_1.11 ;
    %load/vec4 v0000000002808ab0_0;
    %pad/u 9;
    %assign/vec4 v0000000002807cf0_0, 0;
    %jmp T_1.27;
T_1.12 ;
    %load/vec4 v0000000002808ab0_0;
    %pad/u 9;
    %load/vec4 v0000000002807e30_0;
    %pad/u 9;
    %add;
    %assign/vec4 v0000000002807cf0_0, 0;
    %jmp T_1.27;
T_1.13 ;
    %load/vec4 v0000000002807e30_0;
    %pad/u 9;
    %load/vec4 v0000000002808ab0_0;
    %pad/u 9;
    %sub;
    %assign/vec4 v0000000002807cf0_0, 0;
    %jmp T_1.27;
T_1.14 ;
    %load/vec4 v0000000002808ab0_0;
    %pad/u 9;
    %load/vec4 v0000000002807e30_0;
    %pad/u 9;
    %and;
    %assign/vec4 v0000000002807cf0_0, 0;
    %jmp T_1.27;
T_1.15 ;
    %load/vec4 v0000000002807e30_0;
    %pad/u 9;
    %addi 1, 0, 9;
    %assign/vec4 v0000000002807cf0_0, 0;
    %jmp T_1.27;
T_1.16 ;
    %load/vec4 v0000000002807e30_0;
    %pad/u 9;
    %subi 1, 0, 9;
    %assign/vec4 v0000000002807cf0_0, 0;
    %jmp T_1.27;
T_1.17 ;
    %load/vec4 v0000000002808ab0_0;
    %pad/u 9;
    %load/vec4 v0000000002807e30_0;
    %pad/u 9;
    %xor;
    %assign/vec4 v0000000002807cf0_0, 0;
    %jmp T_1.27;
T_1.18 ;
    %load/vec4 v0000000002807e30_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000000002807610_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %assign/vec4 v0000000002807cf0_0, 0;
    %jmp T_1.27;
T_1.19 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000000002807cf0_0, 0;
    %jmp T_1.27;
T_1.20 ;
    %load/vec4 v0000000002808ab0_0;
    %pad/u 9;
    %load/vec4 v0000000002807e30_0;
    %pad/u 9;
    %or;
    %assign/vec4 v0000000002807cf0_0, 0;
    %jmp T_1.27;
T_1.21 ;
    %load/vec4 v0000000002807e30_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0000000002807e30_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %assign/vec4 v0000000002807cf0_0, 0;
    %jmp T_1.27;
T_1.22 ;
    %load/vec4 v0000000002807e30_0;
    %pad/u 9;
    %inv;
    %assign/vec4 v0000000002807cf0_0, 0;
    %jmp T_1.27;
T_1.23 ;
    %load/vec4 v0000000002807e30_0;
    %pad/u 9;
    %load/vec4 v0000000002807890_0;
    %pad/u 9;
    %or;
    %assign/vec4 v0000000002807cf0_0, 0;
    %jmp T_1.27;
T_1.24 ;
    %load/vec4 v0000000002807e30_0;
    %pad/u 9;
    %load/vec4 v0000000002807890_0;
    %pad/u 9;
    %inv;
    %and;
    %assign/vec4 v0000000002807cf0_0, 0;
    %jmp T_1.27;
T_1.25 ;
    %load/vec4 v0000000002807610_0;
    %load/vec4 v0000000002807e30_0;
    %parti/s 7, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %assign/vec4 v0000000002807cf0_0, 0;
    %jmp T_1.27;
T_1.27 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000002798f90;
T_2 ;
    %wait E_00000000028066e0;
    %load/vec4 v0000000002806e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000002807430_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000002806df0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0000000002808970_0;
    %assign/vec4 v0000000002807430_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000002799110;
T_3 ;
    %wait E_0000000002806a60;
    %load/vec4 v00000000028077f0_0;
    %parti/s 2, 6, 4;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002806f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000027f4e90_0, 0;
    %load/vec4 v00000000028077f0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v00000000028074d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002865010_0, 0;
    %load/vec4 v00000000028077f0_0;
    %parti/s 4, 2, 3;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000000002807570_0, 0;
    %jmp T_3.17;
T_3.2 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000002807570_0, 0;
    %jmp T_3.17;
T_3.3 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000000002807570_0, 0;
    %jmp T_3.17;
T_3.4 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000000002807570_0, 0;
    %jmp T_3.17;
T_3.5 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0000000002807570_0, 0;
    %jmp T_3.17;
T_3.6 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000000002807570_0, 0;
    %jmp T_3.17;
T_3.7 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000000002807570_0, 0;
    %jmp T_3.17;
T_3.8 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0000000002807570_0, 0;
    %jmp T_3.17;
T_3.9 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000002807570_0, 0;
    %jmp T_3.17;
T_3.10 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000000002807570_0, 0;
    %jmp T_3.17;
T_3.11 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000000002807570_0, 0;
    %jmp T_3.17;
T_3.12 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0000000002807570_0, 0;
    %jmp T_3.17;
T_3.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000000002807570_0, 0;
    %jmp T_3.17;
T_3.14 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0000000002807570_0, 0;
    %jmp T_3.17;
T_3.15 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000000002807570_0, 0;
    %jmp T_3.17;
T_3.17 ;
    %pop/vec4 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000028077f0_0;
    %parti/s 2, 6, 4;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_3.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002806f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000027f4e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028074d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002865010_0, 0;
    %load/vec4 v00000000028077f0_0;
    %parti/s 3, 1, 2;
    %store/vec4 v0000000002806fd0_0, 0, 3;
    %load/vec4 v00000000028077f0_0;
    %parti/s 4, 2, 3;
    %dup/vec4;
    %pushi/vec4 3, 3, 4;
    %cmp/x;
    %jmp/1 T_3.20, 4;
    %dup/vec4;
    %pushi/vec4 7, 3, 4;
    %cmp/x;
    %jmp/1 T_3.21, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000000002807570_0, 0;
    %jmp T_3.23;
T_3.20 ;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0000000002807570_0, 0;
    %jmp T_3.23;
T_3.21 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0000000002807570_0, 0;
    %jmp T_3.23;
T_3.23 ;
    %pop/vec4 1;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v00000000028077f0_0;
    %parti/s 2, 6, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_3.24, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002806f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000027f4e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028074d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002865010_0, 0;
    %load/vec4 v00000000028077f0_0;
    %parti/s 4, 2, 3;
    %dup/vec4;
    %pushi/vec4 3, 3, 4;
    %cmp/x;
    %jmp/1 T_3.26, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/x;
    %jmp/1 T_3.27, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/x;
    %jmp/1 T_3.28, 4;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/x;
    %jmp/1 T_3.29, 4;
    %dup/vec4;
    %pushi/vec4 13, 1, 4;
    %cmp/x;
    %jmp/1 T_3.30, 4;
    %dup/vec4;
    %pushi/vec4 15, 1, 4;
    %cmp/x;
    %jmp/1 T_3.31, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000000002807570_0, 0;
    %jmp T_3.33;
T_3.26 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000002807570_0, 0;
    %jmp T_3.33;
T_3.27 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0000000002807570_0, 0;
    %jmp T_3.33;
T_3.28 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000000002807570_0, 0;
    %jmp T_3.33;
T_3.29 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000000002807570_0, 0;
    %jmp T_3.33;
T_3.30 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000000002807570_0, 0;
    %jmp T_3.33;
T_3.31 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000002807570_0, 0;
    %jmp T_3.33;
T_3.33 ;
    %pop/vec4 1;
    %jmp T_3.25;
T_3.24 ;
    %load/vec4 v00000000028077f0_0;
    %parti/s 2, 6, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_3.34, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028074d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002806f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002865010_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027f4e90_0, 0, 1;
    %load/vec4 v00000000028077f0_0;
    %parti/s 1, 5, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %load/vec4 v0000000002807570_0;
    %assign/vec4 v0000000002807570_0, 0;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000002807570_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000002807570_0, 0;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
T_3.34 ;
T_3.25 ;
T_3.19 ;
T_3.1 ;
    %load/vec4 v0000000002807250_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.40, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002864f70_0, 0, 1;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002864f70_0, 0, 1;
T_3.41 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000027bed90;
T_4 ;
    %wait E_0000000002805fa0;
    %load/vec4 v0000000002865290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000002864390_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000000002864d90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000002864250_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000000028651f0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0000000002864390_0, 0;
    %load/vec4 v00000000028651f0_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0000000002864d90_0, 0;
    %load/vec4 v00000000028651f0_0;
    %parti/s 8, 6, 4;
    %assign/vec4 v0000000002864250_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000027b1a90;
T_5 ;
    %vpi_call/w 11 8 "$readmemb", "instruction.list", v0000000002865470 {0 0 0};
    %end;
    .thread T_5;
    .scope S_00000000027b1c10;
T_6 ;
    %wait E_00000000028064a0;
    %load/vec4 v0000000002865a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000002864bb0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000002864bb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002865970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002865f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028656f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002864570_0, 0;
    %load/vec4 v0000000002864bb0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000000002864bb0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0000000002864bb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002865970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002865f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028656f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002864570_0, 0;
    %load/vec4 v0000000002864bb0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000000002864bb0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0000000002864bb0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002865970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002865f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028656f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002864570_0, 0;
    %load/vec4 v0000000002864bb0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000000002864bb0_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0000000002864bb0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002865970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002865f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028656f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002864570_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000002864bb0_0, 0;
T_6.8 ;
T_6.7 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000002762760;
T_7 ;
    %wait E_0000000002806560;
    %load/vec4 v0000000002865c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000028653d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000000002864b10_0;
    %assign/vec4 v00000000028653d0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000000027cc670;
T_8 ;
    %wait E_0000000002806520;
    %load/vec4 v0000000002864ed0_0;
    %load/vec4 v00000000028650b0_0;
    %and;
    %load/vec4 v00000000028658d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000000002864890_0;
    %load/vec4 v00000000028646b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002864930, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000000027cc670;
T_9 ;
    %wait E_00000000028067e0;
    %load/vec4 v00000000028650b0_0;
    %load/vec4 v0000000002864ed0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v00000000028646b0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000000002864930, 4;
    %assign/vec4 v0000000002865bf0_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000000027af440;
T_10 ;
    %vpi_call/w 2 24 "$display", "\012q1 \011q2 \011q3 \011q4 \011opcode \011\011\011inst \011ans \011\011data_bus \011\011b \011\011w \011\011pc \011out_port" {0 0 0};
    %vpi_call/w 2 25 "$monitor", "%b \011%b \011%b \011%b \011%b%b \011%b \011%b \011%b \011%b \011%b \011%d \011%b", v0000000002868130_0, v00000000028690d0_0, v00000000028681d0_0, v0000000002869170_0, v00000000028698f0_0, v0000000002868b30_0, v0000000002868bd0_0, v0000000002868810_0, v0000000002869350_0, v0000000002868ef0_0, v0000000002869490_0, v0000000002869670_0, v0000000002869710_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002868090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002868630_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002868630_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002868630_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_00000000027af440;
T_11 ;
    %delay 1, 0;
    %load/vec4 v0000000002868090_0;
    %inv;
    %store/vec4 v0000000002868090_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_00000000027af440;
T_12 ;
    %delay 150, 0;
    %vpi_call/w 2 38 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "./testbench.sv";
    "./pic.sv";
    "./program_counter.sv";
    "./alu.sv";
    "./buffer_alu.sv";
    "./w_reg.sv";
    "./decode.sv";
    "./alu_mux.sv";
    "./inst_reg.sv";
    "./rom.sv";
    "./clocks.sv";
    "./ram.sv";
    "./data_reg.sv";
