{"vcs1":{"timestamp_begin":1731061614.983093999, "rt":2.51, "ut":1.48, "st":0.31}}
{"vcselab":{"timestamp_begin":1731061617.590807575, "rt":1.15, "ut":0.29, "st":0.23}}
{"link":{"timestamp_begin":1731061618.827645611, "rt":0.40, "ut":0.15, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731061614.200973649}
{"VCS_COMP_START_TIME": 1731061614.200973649}
{"VCS_COMP_END_TIME": 1731061622.455475682}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 334920}}
{"stitch_vcselab": {"peak_mem": 231624}}
