# Compile of Master_tb.v failed with 1 errors.
# Compile of Master_tb.v was successful with warnings.
# Compile of Master.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of Master_tb.v was successful with warnings.
# Compile of Master.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of Master_tb.v was successful with warnings.
# Compile of Master.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of Master_tb.v was successful with warnings.
# Compile of Master.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of Master_tb.v was successful with warnings.
# Compile of Master.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of Master_tb.v was successful.
# Compile of Master.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.Master_tb
# vsim work.Master_tb 
# Start time: 17:51:42 on May 26,2021
# Loading work.Master_tb
add wave -position end  sim:/Master_tb/clk
add wave -position end  sim:/Master_tb/CS
add wave -position end  sim:/Master_tb/Data_sent
add wave -position end  sim:/Master_tb/masterDataReceived
add wave -position end  sim:/Master_tb/masterDataToSend
add wave -position end  sim:/Master_tb/MISO
add wave -position end  sim:/Master_tb/MOSI
add wave -position end  sim:/Master_tb/period
add wave -position end  sim:/Master_tb/reset
add wave -position end  sim:/Master_tb/SCLK
add wave -position end  sim:/Master_tb/slaveSelect
add wave -position end  sim:/Master_tb/start
run -all
# Failed in Sending
# Failed in Receiving
# Failed in Sending
# Failed in Receiving
# Failed in Sending
# Failed in Receiving
# Failed in Sending
# Failed in Receiving
# Failed in Sending
# Failed in Receiving
# Failed in Sending
# Failed in Receiving
# Failed in Sending
# Failed in Receiving
# Failed in Sending
# Failed in Receiving
# Failed in Sending
# Failed in Receiving
# Failed in Sending
# Failed in Receiving
# Break key hit
# Break in Module Master_tb at E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v line 37
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
restart -f
quit -sim
# End time: 17:53:50 on May 26,2021, Elapsed time: 0:02:08
# Errors: 0, Warnings: 1
# Compile of Master_tb.v was successful.
# Compile of Master.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.Master_tb
# vsim work.Master_tb 
# Start time: 17:55:35 on May 26,2021
# Loading work.Master_tb
# Loading work.Master
add wave -position end  sim:/Master_tb/clk
add wave -position end  sim:/Master_tb/CS
add wave -position end  sim:/Master_tb/Data_sent
add wave -position end  sim:/Master_tb/masterDataReceived
add wave -position end  sim:/Master_tb/masterDataToSend
add wave -position end  sim:/Master_tb/MISO
add wave -position end  sim:/Master_tb/MOSI
add wave -position end  sim:/Master_tb/period
add wave -position end  sim:/Master_tb/reset
add wave -position end  sim:/Master_tb/SCLK
add wave -position end  sim:/Master_tb/slaveSelect
add wave -position end  sim:/Master_tb/start
add wave -position end  sim:/Master_tb/UUT/clk
add wave -position end  sim:/Master_tb/UUT/counter
add wave -position end  sim:/Master_tb/UUT/CS
add wave -position end  sim:/Master_tb/UUT/dateReserved
add wave -position end  sim:/Master_tb/UUT/masterDataReceived
add wave -position end  sim:/Master_tb/UUT/masterDataToSend
add wave -position end  sim:/Master_tb/UUT/MISO
add wave -position end  sim:/Master_tb/UUT/MOSI
add wave -position end  sim:/Master_tb/UUT/reset
add wave -position end  sim:/Master_tb/UUT/SCLK
add wave -position end  sim:/Master_tb/UUT/slaveSelect
add wave -position end  sim:/Master_tb/UUT/start
run -all
# Failed in Sending
# Failed in Receiving
# Failed in Sending
# Failed in Receiving
# Failed in Sending
# Failed in Receiving
# Failed in Sending
# Failed in Receiving
# Failed in Sending
# Failed in Receiving
# Failed in Sending
# Failed in Receiving
# Failed in Sending
# Failed in Receiving
# Failed in Sending
# Failed in Receiving
# Failed in Sending
# Failed in Receiving
# Failed in Sending
# Failed in Receiving
# ** Note: $finish    : E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v(251)
#    Time: 110 ps  Iteration: 0  Instance: /Master_tb
# 1
# Break in Module Master_tb at E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v line 251
# WARNING: No extended dataflow license exists
quit -sim
# End time: 17:58:37 on May 26,2021, Elapsed time: 0:03:02
# Errors: 0, Warnings: 2
# Compile of Master_tb.v was successful.
# Compile of Master.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of Master_tb.v was successful.
# Compile of Master.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.Master_tb
# vsim work.Master_tb 
# Start time: 18:01:46 on May 26,2021
# Loading work.Master_tb
# Loading work.Master
# WARNING: No extended dataflow license exists
add wave -position end  sim:/Master_tb/clk
add wave -position end  sim:/Master_tb/CS
add wave -position end  sim:/Master_tb/Data_sent
add wave -position end  sim:/Master_tb/i
add wave -position end  sim:/Master_tb/masterDataReceived
add wave -position end  sim:/Master_tb/masterDataToSend
add wave -position end  sim:/Master_tb/MISO
add wave -position end  sim:/Master_tb/MOSI
add wave -position end  sim:/Master_tb/period
add wave -position end  sim:/Master_tb/reset
add wave -position end  sim:/Master_tb/SCLK
add wave -position end  sim:/Master_tb/slaveSelect
add wave -position end  sim:/Master_tb/start
add wave -position end  sim:/Master_tb/UUT/clk
add wave -position end  sim:/Master_tb/UUT/counter
add wave -position end  sim:/Master_tb/UUT/CS
add wave -position end  sim:/Master_tb/UUT/dateReserved
add wave -position end  sim:/Master_tb/UUT/masterDataReceived
add wave -position end  sim:/Master_tb/UUT/masterDataToSend
add wave -position end  sim:/Master_tb/UUT/MISO
add wave -position end  sim:/Master_tb/UUT/MOSI
add wave -position end  sim:/Master_tb/UUT/reset
add wave -position end  sim:/Master_tb/UUT/SCLK
add wave -position end  sim:/Master_tb/UUT/slaveSelect
add wave -position end  sim:/Master_tb/UUT/start
run -all
# 00000000000000000000000000000001
# Success in Sending
# Failed in Receiving
# 00000000000000000000000000000010
# Failed in Sending
# Failed in Receiving
# 00000000000000000000000000000011
# Failed in Sending
# Failed in Receiving
# 00000000000000000000000000000100
# Failed in Sending
# Failed in Receiving
# 00000000000000000000000000000101
# Failed in Sending
# Failed in Receiving
# 00000000000000000000000000000110
# Failed in Sending
# Failed in Receiving
# 00000000000000000000000000000111
# Failed in Sending
# Failed in Receiving
# 00000000000000000000000000001000
# Failed in Sending
# Failed in Receiving
# 00000000000000000000000000001001
# Failed in Sending
# Failed in Receiving
# 00000000000000000000000000001010
# Failed in Sending
# Failed in Receiving
# ** Note: $finish    : E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v(275)
#    Time: 110 ps  Iteration: 0  Instance: /Master_tb
# 1
# Break in Module Master_tb at E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v line 275
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# Break in Module Master_tb at E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v line 65
step
step
step
step
quit -sim
# End time: 18:06:18 on May 26,2021, Elapsed time: 0:04:32
# Errors: 0, Warnings: 1
vsim work.Master_tb
# vsim work.Master_tb 
# Start time: 18:06:39 on May 26,2021
# Loading work.Master_tb
# Loading work.Master
vsim work.Master_tb
# End time: 18:06:43 on May 26,2021, Elapsed time: 0:00:04
# Errors: 0, Warnings: 1
# vsim work.Master_tb 
# Start time: 18:06:43 on May 26,2021
# Loading work.Master_tb
# Loading work.Master
run -all
# Break in Module Master_tb at E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v line 62
step
step
step
step
step
step
step
step
step
# Next activity is in 5 ps.
step
step
restart -f
add wave -position end  sim:/Master_tb/clk
add wave -position end  sim:/Master_tb/CS
add wave -position end  sim:/Master_tb/Data_sent
add wave -position end  sim:/Master_tb/i
add wave -position end  sim:/Master_tb/masterDataReceived
add wave -position end  sim:/Master_tb/masterDataToSend
add wave -position end  sim:/Master_tb/MISO
add wave -position end  sim:/Master_tb/MOSI
add wave -position end  sim:/Master_tb/period
add wave -position end  sim:/Master_tb/reset
add wave -position end  sim:/Master_tb/SCLK
add wave -position end  sim:/Master_tb/slaveSelect
add wave -position end  sim:/Master_tb/start
add wave -position end  sim:/Master_tb/UUT/clk
add wave -position end  sim:/Master_tb/UUT/counter
add wave -position end  sim:/Master_tb/UUT/CS
add wave -position end  sim:/Master_tb/UUT/dateReserved
add wave -position end  sim:/Master_tb/UUT/masterDataReceived
add wave -position end  sim:/Master_tb/UUT/masterDataToSend
add wave -position end  sim:/Master_tb/UUT/MISO
add wave -position end  sim:/Master_tb/UUT/MOSI
add wave -position end  sim:/Master_tb/UUT/reset
add wave -position end  sim:/Master_tb/UUT/SCLK
add wave -position end  sim:/Master_tb/UUT/slaveSelect
add wave -position end  sim:/Master_tb/UUT/start
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Break in Module Master_tb at E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v line 62
step
step
step
step
step
step
step
step
step
# Next activity is in 5 ps.
step
step
step
step
# WARNING: No extended dataflow license exists
step
step
step
step
step
step
step
step
step
step
step
step
step
step -over
step -over
step -over
step -out
# Next activity is in 5 ps.
step -out
step -out
# Next activity is in 5 ps.
step -out
# 00000000000000000000000000000001
# Success in Sending
# Failed in Receiving
step -out
# Next activity is in 5 ps.
step -out
step -out
# Next activity is in 5 ps.
step -out
# 00000000000000000000000000000010
# Failed in Sending
# Failed in Receiving
step -out
# Next activity is in 5 ps.
step -out
step -out
# Next activity is in 5 ps.
step -out
# 00000000000000000000000000000011
# Failed in Sending
# Failed in Receiving
step -out
# Next activity is in 5 ps.
step -out
step -out
# Next activity is in 5 ps.
step -out
# 00000000000000000000000000000100
# Failed in Sending
# Failed in Receiving
step -out
# Next activity is in 5 ps.
step -out
step -out
# Next activity is in 5 ps.
step -out
# 00000000000000000000000000000101
# Failed in Sending
# Failed in Receiving
step -out
# Next activity is in 5 ps.
step -out
step -out
# Next activity is in 5 ps.
step -out
# 00000000000000000000000000000110
# Failed in Sending
# Failed in Receiving
step -out
# Next activity is in 5 ps.
step -out
step -out
# Next activity is in 5 ps.
step -out
# 00000000000000000000000000000111
# Failed in Sending
# Failed in Receiving
step -out
# Next activity is in 5 ps.
step -out
step -out
# Next activity is in 5 ps.
step -out
# 00000000000000000000000000001000
# Failed in Sending
# Failed in Receiving
step -out
# Next activity is in 5 ps.
step -out
step -out
# Next activity is in 5 ps.
step -out
# 00000000000000000000000000001001
# Failed in Sending
# Failed in Receiving
step -out
# Next activity is in 5 ps.
step -out
step -out
# Next activity is in 5 ps.
step -out
# 00000000000000000000000000001010
# Failed in Sending
# Failed in Receiving
# Next activity is in 5 ps.
step -out
step -out
step
# ** Note: $finish    : E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v(275)
#    Time: 110 ps  Iteration: 0  Instance: /Master_tb
# 1
# Break in Module Master_tb at E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v line 275
quit -sim
# End time: 18:17:32 on May 26,2021, Elapsed time: 0:10:49
# Errors: 0, Warnings: 1
# Compile of Master_tb.v was successful.
# Compile of Master.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.Master_tb
# vsim work.Master_tb 
# Start time: 18:18:51 on May 26,2021
# Loading work.Master_tb
# Loading work.Master
add wave -position end  sim:/Master_tb/clk
add wave -position end  sim:/Master_tb/CS
add wave -position end  sim:/Master_tb/Data_sent
add wave -position end  sim:/Master_tb/i
add wave -position end  sim:/Master_tb/masterDataReceived
add wave -position end  sim:/Master_tb/masterDataToSend
add wave -position end  sim:/Master_tb/MISO
add wave -position end  sim:/Master_tb/MOSI
add wave -position end  sim:/Master_tb/period
add wave -position end  sim:/Master_tb/reset
add wave -position end  sim:/Master_tb/SCLK
add wave -position end  sim:/Master_tb/slaveSelect
add wave -position end  sim:/Master_tb/start
add wave -position end  sim:/Master_tb/UUT/clk
add wave -position end  sim:/Master_tb/UUT/counter
add wave -position end  sim:/Master_tb/UUT/CS
add wave -position end  sim:/Master_tb/UUT/dateReserved
add wave -position end  sim:/Master_tb/UUT/masterDataReceived
add wave -position end  sim:/Master_tb/UUT/masterDataToSend
add wave -position end  sim:/Master_tb/UUT/MISO
add wave -position end  sim:/Master_tb/UUT/MOSI
add wave -position end  sim:/Master_tb/UUT/reset
add wave -position end  sim:/Master_tb/UUT/SCLK
add wave -position end  sim:/Master_tb/UUT/slaveSelect
add wave -position end  sim:/Master_tb/UUT/start
run -all
# 00000000000000000000000000000001
# Failed in Sending
# Failed in Receiving
#           2
# Failed in Sending
# Failed in Receiving
# 00000000000000000000000000000011
# Failed in Sending
# Failed in Receiving
# 00000000000000000000000000000100
# Failed in Sending
# Failed in Receiving
# 00000000000000000000000000000101
# Failed in Sending
# Failed in Receiving
# 00000000000000000000000000000110
# Failed in Sending
# Failed in Receiving
# 00000000000000000000000000000111
# Failed in Sending
# Failed in Receiving
# 00000000000000000000000000001000
# Failed in Sending
# Failed in Receiving
# 00000000000000000000000000001001
# Failed in Sending
# Failed in Receiving
# 00000000000000000000000000001010
# Failed in Sending
# Failed in Receiving
# ** Note: $finish    : E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v(275)
#    Time: 110 ps  Iteration: 0  Instance: /Master_tb
# 1
# Break in Module Master_tb at E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v line 275
# WARNING: No extended dataflow license exists
quit -sim
# End time: 18:24:54 on May 26,2021, Elapsed time: 0:06:03
# Errors: 0, Warnings: 2
# Compile of Master_tb.v was successful.
# Compile of Master.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.Master_tb
# vsim work.Master_tb 
# Start time: 18:25:04 on May 26,2021
# Loading work.Master_tb
# Loading work.Master
# WARNING: No extended dataflow license exists
add wave -position end  sim:/Master_tb/clk
add wave -position end  sim:/Master_tb/CS
add wave -position end  sim:/Master_tb/Data_sent
add wave -position end  sim:/Master_tb/i
add wave -position end  sim:/Master_tb/masterDataReceived
add wave -position end  sim:/Master_tb/masterDataToSend
add wave -position end  sim:/Master_tb/MISO
add wave -position end  sim:/Master_tb/MOSI
add wave -position end  sim:/Master_tb/period
add wave -position end  sim:/Master_tb/reset
add wave -position end  sim:/Master_tb/SCLK
add wave -position end  sim:/Master_tb/slaveSelect
add wave -position end  sim:/Master_tb/start
add wave -position end  sim:/Master_tb/UUT/clk
add wave -position end  sim:/Master_tb/UUT/counter
add wave -position end  sim:/Master_tb/UUT/CS
add wave -position end  sim:/Master_tb/UUT/dateReserved
add wave -position end  sim:/Master_tb/UUT/masterDataReceived
add wave -position end  sim:/Master_tb/UUT/masterDataToSend
add wave -position end  sim:/Master_tb/UUT/MISO
add wave -position end  sim:/Master_tb/UUT/MOSI
add wave -position end  sim:/Master_tb/UUT/reset
add wave -position end  sim:/Master_tb/UUT/SCLK
add wave -position end  sim:/Master_tb/UUT/slaveSelect
add wave -position end  sim:/Master_tb/UUT/start
run -all
# 00000000000000000000000000000001
# Failed in Sending
# Failed in Receiving
#           2
# Failed in Sending
# Failed in Receiving
# 00000000000000000000000000000011
# Failed in Sending
# Failed in Receiving
# 00000000000000000000000000000100
# Failed in Sending
# Failed in Receiving
# 00000000000000000000000000000101
# Failed in Sending
# Failed in Receiving
# 00000000000000000000000000000110
# Failed in Sending
# Failed in Receiving
# 00000000000000000000000000000111
# Failed in Sending
# Failed in Receiving
# 00000000000000000000000000001000
# Failed in Sending
# Failed in Receiving
# 00000000000000000000000000001001
# Failed in Sending
# Failed in Receiving
# 00000000000000000000000000001010
# Failed in Sending
# Failed in Receiving
# ** Note: $finish    : E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v(285)
#    Time: 160 ps  Iteration: 0  Instance: /Master_tb
# 1
# Break in Module Master_tb at E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v line 285
# Compile of Master_tb.v was successful.
# Compile of Master.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Master_tb
# Loading work.Master
add wave -position end  sim:/Master_tb/clk
add wave -position end  sim:/Master_tb/CS
add wave -position end  sim:/Master_tb/Data_sent
add wave -position end  sim:/Master_tb/i
add wave -position end  sim:/Master_tb/masterDataReceived
add wave -position end  sim:/Master_tb/masterDataToSend
add wave -position end  sim:/Master_tb/MISO
add wave -position end  sim:/Master_tb/MOSI
add wave -position end  sim:/Master_tb/period
add wave -position end  sim:/Master_tb/reset
add wave -position end  sim:/Master_tb/SCLK
add wave -position end  sim:/Master_tb/slaveSelect
add wave -position end  sim:/Master_tb/start
add wave -position end  sim:/Master_tb/UUT/clk
add wave -position end  sim:/Master_tb/UUT/counter
add wave -position end  sim:/Master_tb/UUT/CS
add wave -position end  sim:/Master_tb/UUT/dateReserved
add wave -position end  sim:/Master_tb/UUT/masterDataReceived
add wave -position end  sim:/Master_tb/UUT/masterDataToSend
add wave -position end  sim:/Master_tb/UUT/MISO
add wave -position end  sim:/Master_tb/UUT/MOSI
add wave -position end  sim:/Master_tb/UUT/reset
add wave -position end  sim:/Master_tb/UUT/SCLK
add wave -position end  sim:/Master_tb/UUT/slaveSelect
add wave -position end  sim:/Master_tb/UUT/start
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# 00000000000000000000000000000001
# Failed in Sending
# Failed in Receiving
#           2
# Failed in Sending
# Failed in Receiving
# 00000000000000000000000000000011
# Failed in Sending
# Failed in Receiving
# 00000000000000000000000000000100
# Failed in Sending
# Failed in Receiving
# 00000000000000000000000000000101
# Failed in Sending
# Failed in Receiving
# 00000000000000000000000000000110
# Failed in Sending
# Failed in Receiving
# 00000000000000000000000000000111
# Failed in Sending
# Failed in Receiving
# 00000000000000000000000000001000
# Failed in Sending
# Failed in Receiving
# 00000000000000000000000000001001
# Failed in Sending
# Failed in Receiving
# 00000000000000000000000000001010
# Failed in Sending
# Failed in Receiving
# ** Note: $finish    : E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v(275)
#    Time: 110 ps  Iteration: 0  Instance: /Master_tb
# 1
# Break in Module Master_tb at E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v line 275
quit -sim
# End time: 18:37:16 on May 26,2021, Elapsed time: 0:12:12
# Errors: 0, Warnings: 1
# Compile of Master_tb.v failed with 1 errors.
# Compile of Master.v was successful.
# 2 compiles, 1 failed with 1 error.
# Compile of Master_tb.v was successful.
# Compile of Master.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.Master_tb
# vsim work.Master_tb 
# Start time: 18:38:34 on May 26,2021
# Loading work.Master_tb
# Loading work.Master
vsim work.Master_tb
# End time: 18:38:38 on May 26,2021, Elapsed time: 0:00:04
# Errors: 0, Warnings: 3
# vsim work.Master_tb 
# Start time: 18:38:38 on May 26,2021
# Loading work.Master_tb
# Loading work.Master
run -all
#           1
# Failed in Sending
# Failed in Receiving
#           2
# Failed in Sending
# Failed in Receiving
#           3
# Failed in Sending
# Failed in Receiving
#           4
# Failed in Sending
# Failed in Receiving
#           5
# Failed in Sending
# Failed in Receiving
#           6
# Failed in Sending
# Failed in Receiving
#           7
# Failed in Sending
# Failed in Receiving
#           8
# Failed in Sending
# Failed in Receiving
#           9
# Failed in Sending
# Failed in Receiving
#          10
# Failed in Sending
# Failed in Receiving
# ** Note: $finish    : E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v(276)
#    Time: 110 ps  Iteration: 0  Instance: /Master_tb
# 1
# Break in Module Master_tb at E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v line 276
# WARNING: No extended dataflow license exists
restart -f
add wave -position end  sim:/Master_tb/clk
add wave -position end  sim:/Master_tb/CS
add wave -position end  sim:/Master_tb/Data_sent
add wave -position end  sim:/Master_tb/i
add wave -position end  sim:/Master_tb/masterDataReceived
add wave -position end  sim:/Master_tb/masterDataToSend
add wave -position end  sim:/Master_tb/MISO
add wave -position end  sim:/Master_tb/MOSI
add wave -position end  sim:/Master_tb/period
add wave -position end  sim:/Master_tb/reset
add wave -position end  sim:/Master_tb/SCLK
add wave -position end  sim:/Master_tb/slaveSelect
add wave -position end  sim:/Master_tb/start
add wave -position end  sim:/Master_tb/UUT/clk
add wave -position end  sim:/Master_tb/UUT/counter
add wave -position end  sim:/Master_tb/UUT/CS
add wave -position end  sim:/Master_tb/UUT/dateReserved
add wave -position end  sim:/Master_tb/UUT/masterDataReceived
add wave -position end  sim:/Master_tb/UUT/masterDataToSend
add wave -position end  sim:/Master_tb/UUT/MISO
add wave -position end  sim:/Master_tb/UUT/MOSI
add wave -position end  sim:/Master_tb/UUT/reset
add wave -position end  sim:/Master_tb/UUT/SCLK
add wave -position end  sim:/Master_tb/UUT/slaveSelect
add wave -position end  sim:/Master_tb/UUT/start
run -all
#           1
# Failed in Sending
# Failed in Receiving
#           2
# Failed in Sending
# Failed in Receiving
#           3
# Failed in Sending
# Failed in Receiving
#           4
# Failed in Sending
# Failed in Receiving
#           5
# Failed in Sending
# Failed in Receiving
#           6
# Failed in Sending
# Failed in Receiving
#           7
# Failed in Sending
# Failed in Receiving
#           8
# Failed in Sending
# Failed in Receiving
#           9
# Failed in Sending
# Failed in Receiving
#          10
# Failed in Sending
# Failed in Receiving
# ** Note: $finish    : E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v(276)
#    Time: 110 ps  Iteration: 0  Instance: /Master_tb
# 1
# Break in Module Master_tb at E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v line 276
quit -sim
# End time: 18:40:34 on May 26,2021, Elapsed time: 0:01:56
# Errors: 0, Warnings: 1
# Compile of Master_tb.v was successful.
# Compile of Master.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.Master_tb
# vsim work.Master_tb 
# Start time: 18:40:45 on May 26,2021
# Loading work.Master_tb
# Loading work.Master
vsim work.Master_tb
# End time: 18:40:49 on May 26,2021, Elapsed time: 0:00:04
# Errors: 0, Warnings: 2
# vsim work.Master_tb 
# Start time: 18:40:49 on May 26,2021
# Loading work.Master_tb
# Loading work.Master
add wave -position end  sim:/Master_tb/clk
add wave -position end  sim:/Master_tb/CS
add wave -position end  sim:/Master_tb/Data_sent
add wave -position end  sim:/Master_tb/i
add wave -position end  sim:/Master_tb/masterDataReceived
add wave -position end  sim:/Master_tb/masterDataToSend
add wave -position end  sim:/Master_tb/MISO
add wave -position end  sim:/Master_tb/MOSI
add wave -position end  sim:/Master_tb/period
add wave -position end  sim:/Master_tb/reset
add wave -position end  sim:/Master_tb/SCLK
add wave -position end  sim:/Master_tb/slaveSelect
add wave -position end  sim:/Master_tb/start
add wave -position end  sim:/Master_tb/UUT/clk
add wave -position end  sim:/Master_tb/UUT/counter
add wave -position end  sim:/Master_tb/UUT/CS
add wave -position end  sim:/Master_tb/UUT/dateReserved
add wave -position end  sim:/Master_tb/UUT/masterDataReceived
add wave -position end  sim:/Master_tb/UUT/masterDataToSend
add wave -position end  sim:/Master_tb/UUT/MISO
add wave -position end  sim:/Master_tb/UUT/MOSI
add wave -position end  sim:/Master_tb/UUT/reset
add wave -position end  sim:/Master_tb/UUT/SCLK
add wave -position end  sim:/Master_tb/UUT/slaveSelect
add wave -position end  sim:/Master_tb/UUT/start
run -all
#           1
# Failed in Sending
# Failed in Receiving
#           2
# Failed in Sending
# Failed in Receiving
#           3
# Failed in Sending
# Failed in Receiving
#           4
# Failed in Sending
# Failed in Receiving
#           5
# Failed in Sending
# Failed in Receiving
#           6
# Failed in Sending
# Failed in Receiving
#           7
# Failed in Sending
# Failed in Receiving
#           8
# Failed in Sending
# Failed in Receiving
#           9
# Failed in Sending
# Failed in Receiving
#          10
# Failed in Sending
# Failed in Receiving
# ** Note: $finish    : E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v(274)
#    Time: 105 ps  Iteration: 0  Instance: /Master_tb
# 1
# Break in Module Master_tb at E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v line 274
# Compile of Master_tb.v was successful.
# Compile of Master.v was successful.
# 2 compiles, 0 failed with no errors.
# WARNING: No extended dataflow license exists
# Compile of Master_tb.v was successful.
# Compile of Master.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Master_tb
# Loading work.Master
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
#           1
# Success in Sending
# Failed in Receiving
#           2
# Failed in Sending
# Failed in Receiving
#           3
# Failed in Sending
# Failed in Receiving
#           4
# Failed in Sending
# Failed in Receiving
#           5
# Failed in Sending
# Failed in Receiving
#           6
# Failed in Sending
# Failed in Receiving
#           7
# Failed in Sending
# Failed in Receiving
#           8
# Failed in Sending
# Failed in Receiving
#           9
# Failed in Sending
# Failed in Receiving
#          10
# Failed in Sending
# Failed in Receiving
# ** Note: $finish    : E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v(266)
#    Time: 110 ps  Iteration: 0  Instance: /Master_tb
# 1
# Break in Module Master_tb at E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v line 266
restart -f
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Break in Module Master_tb at E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v line 67
step
step
step -out
step -out
step -out
# Next activity is in 5 ps.
step -out
step -out
step -out
# Next activity is in 5 ps.
step -out
step
step
step
#           1
step
step
# Success in Sending
step
step
# Failed in Receiving
step
step
step
quit -sim
# End time: 20:00:51 on May 26,2021, Elapsed time: 1:20:02
# Errors: 0, Warnings: 1
# Compile of Master_tb.v was successful.
# Compile of Master.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.Master_tb
# vsim work.Master_tb 
# Start time: 20:06:25 on May 26,2021
# Loading work.Master_tb
# Loading work.Master
run -all
#           1
# Failed in Sending
# Failed in Receiving
#           2
# Success in Sending
# Success in Receiving
#           3
# Success in Sending
# Success in Receiving
#           4
# Success in Sending
# Success in Receiving
#           5
# Success in Sending
# Success in Receiving
#           6
# Success in Sending
# Success in Receiving
#           7
# Success in Sending
# Success in Receiving
#           8
# Success in Sending
# Success in Receiving
#           9
# Success in Sending
# Success in Receiving
#          10
# Success in Sending
# Success in Receiving
# ** Note: $finish    : E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v(277)
#    Time: 1710 ps  Iteration: 0  Instance: /Master_tb
# 1
# Break in Module Master_tb at E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v line 277
add wave -position end  sim:/Master_tb/clk
add wave -position end  sim:/Master_tb/CS
add wave -position end  sim:/Master_tb/Data_sent
add wave -position end  sim:/Master_tb/i
add wave -position end  sim:/Master_tb/masterDataReceived
add wave -position end  sim:/Master_tb/masterDataToSend
add wave -position end  sim:/Master_tb/MISO
add wave -position end  sim:/Master_tb/MOSI
add wave -position end  sim:/Master_tb/period
add wave -position end  sim:/Master_tb/reset
add wave -position end  sim:/Master_tb/SCLK
add wave -position end  sim:/Master_tb/slaveSelect
add wave -position end  sim:/Master_tb/start
add wave -position end  sim:/Master_tb/clk
add wave -position end  sim:/Master_tb/CS
add wave -position end  sim:/Master_tb/Data_sent
add wave -position end  sim:/Master_tb/i
add wave -position end  sim:/Master_tb/masterDataReceived
add wave -position end  sim:/Master_tb/masterDataToSend
add wave -position end  sim:/Master_tb/MISO
add wave -position end  sim:/Master_tb/MOSI
add wave -position end  sim:/Master_tb/period
add wave -position end  sim:/Master_tb/reset
add wave -position end  sim:/Master_tb/SCLK
add wave -position end  sim:/Master_tb/slaveSelect
add wave -position end  sim:/Master_tb/start
add wave -position end  sim:/Master_tb/clk
add wave -position end  sim:/Master_tb/CS
add wave -position end  sim:/Master_tb/Data_sent
add wave -position end  sim:/Master_tb/i
add wave -position end  sim:/Master_tb/masterDataReceived
add wave -position end  sim:/Master_tb/masterDataToSend
add wave -position end  sim:/Master_tb/MISO
add wave -position end  sim:/Master_tb/MOSI
add wave -position end  sim:/Master_tb/period
add wave -position end  sim:/Master_tb/reset
add wave -position end  sim:/Master_tb/SCLK
add wave -position end  sim:/Master_tb/slaveSelect
add wave -position end  sim:/Master_tb/start
add wave -position end  sim:/Master_tb/UUT/clk
add wave -position end  sim:/Master_tb/UUT/counter
add wave -position end  sim:/Master_tb/UUT/CS
add wave -position end  sim:/Master_tb/UUT/dateReserved
add wave -position end  sim:/Master_tb/UUT/masterDataReceived
add wave -position end  sim:/Master_tb/UUT/masterDataToSend
add wave -position end  sim:/Master_tb/UUT/MISO
add wave -position end  sim:/Master_tb/UUT/MOSI
add wave -position end  sim:/Master_tb/UUT/reset
add wave -position end  sim:/Master_tb/UUT/SCLK
add wave -position end  sim:/Master_tb/UUT/slaveSelect
add wave -position end  sim:/Master_tb/UUT/start
run -all
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
restart -f
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
#           1
# Failed in Sending
# Failed in Receiving
#           2
# Success in Sending
# Success in Receiving
#           3
# Success in Sending
# Success in Receiving
#           4
# Success in Sending
# Success in Receiving
#           5
# Success in Sending
# Success in Receiving
#           6
# Success in Sending
# Success in Receiving
#           7
# Success in Sending
# Success in Receiving
#           8
# Success in Sending
# Success in Receiving
#           9
# Success in Sending
# Success in Receiving
#          10
# Success in Sending
# Success in Receiving
# ** Note: $finish    : E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v(277)
#    Time: 1710 ps  Iteration: 0  Instance: /Master_tb
# 1
# Break in Module Master_tb at E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v line 277
# WARNING: No extended dataflow license exists
# Compile of Master_tb.v was successful.
# Compile of Master.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Master_tb
# Loading work.Master
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
#           1
# Failed in Sending
# Failed in Receiving
#           2
# Success in Sending
# Success in Receiving
#           3
# Success in Sending
# Success in Receiving
#           4
# Success in Sending
# Success in Receiving
#           5
# Success in Sending
# Success in Receiving
#           6
# Success in Sending
# Success in Receiving
#           7
# Success in Sending
# Success in Receiving
#           8
# Success in Sending
# Success in Receiving
#           9
# Success in Sending
# Success in Receiving
#          10
# Success in Sending
# Success in Receiving
# ** Note: $finish    : E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v(277)
#    Time: 910 ps  Iteration: 0  Instance: /Master_tb
# 1
# Break in Module Master_tb at E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v line 277
add wave -position end  sim:/Master_tb/clk
add wave -position end  sim:/Master_tb/CS
add wave -position end  sim:/Master_tb/Data_sent
add wave -position end  sim:/Master_tb/i
add wave -position end  sim:/Master_tb/masterDataReceived
add wave -position end  sim:/Master_tb/masterDataToSend
add wave -position end  sim:/Master_tb/MISO
add wave -position end  sim:/Master_tb/MOSI
add wave -position end  sim:/Master_tb/period
add wave -position end  sim:/Master_tb/reset
add wave -position end  sim:/Master_tb/SCLK
add wave -position end  sim:/Master_tb/slaveSelect
add wave -position end  sim:/Master_tb/start
add wave -position end  sim:/Master_tb/UUT/clk
add wave -position end  sim:/Master_tb/UUT/counter
add wave -position end  sim:/Master_tb/UUT/CS
add wave -position end  sim:/Master_tb/UUT/dateReserved
add wave -position end  sim:/Master_tb/UUT/masterDataReceived
add wave -position end  sim:/Master_tb/UUT/masterDataToSend
add wave -position end  sim:/Master_tb/UUT/MISO
add wave -position end  sim:/Master_tb/UUT/MOSI
add wave -position end  sim:/Master_tb/UUT/reset
add wave -position end  sim:/Master_tb/UUT/SCLK
add wave -position end  sim:/Master_tb/UUT/slaveSelect
add wave -position end  sim:/Master_tb/UUT/start
quit -sim
# End time: 20:18:09 on May 26,2021, Elapsed time: 0:11:44
# Errors: 0, Warnings: 1
# Compile of Master_tb.v was successful.
# Compile of Master.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of Master_tb.v was successful.
# Compile of Master.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.Master_tb
# vsim work.Master_tb 
# Start time: 20:20:19 on May 26,2021
# Loading work.Master_tb
# Loading work.Master
add wave -position end  sim:/Master_tb/clk
add wave -position end  sim:/Master_tb/CS
add wave -position end  sim:/Master_tb/Data_sent
add wave -position end  sim:/Master_tb/i
add wave -position end  sim:/Master_tb/masterDataReceived
add wave -position end  sim:/Master_tb/masterDataToSend
add wave -position end  sim:/Master_tb/MISO
add wave -position end  sim:/Master_tb/MOSI
add wave -position end  sim:/Master_tb/period
add wave -position end  sim:/Master_tb/reset
add wave -position end  sim:/Master_tb/SCLK
add wave -position end  sim:/Master_tb/slaveSelect
add wave -position end  sim:/Master_tb/start
add wave -position end  sim:/Master_tb/UUT/clk
add wave -position end  sim:/Master_tb/UUT/counter
add wave -position end  sim:/Master_tb/UUT/CS
add wave -position end  sim:/Master_tb/UUT/dateReserved
add wave -position end  sim:/Master_tb/UUT/masterDataReceived
add wave -position end  sim:/Master_tb/UUT/masterDataToSend
add wave -position end  sim:/Master_tb/UUT/MISO
add wave -position end  sim:/Master_tb/UUT/MOSI
add wave -position end  sim:/Master_tb/UUT/reset
add wave -position end  sim:/Master_tb/UUT/SCLK
add wave -position end  sim:/Master_tb/UUT/slaveSelect
add wave -position end  sim:/Master_tb/UUT/start
run -all
#           1
# Success in Sending
# Success in Receiving
#           2
# Success in Sending
# Success in Receiving
#           3
# Failed in Sending
# Success in Receiving
#           4
# Success in Sending
# Success in Receiving
#           5
# Failed in Sending
# Success in Receiving
#           6
# Success in Sending
# Success in Receiving
#           7
# Failed in Sending
# Success in Receiving
#           8
# Success in Sending
# Success in Receiving
#           9
# Failed in Sending
# Success in Receiving
#          10
# Success in Sending
# Success in Receiving
# ** Note: $finish    : E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v(277)
#    Time: 865 ps  Iteration: 0  Instance: /Master_tb
# 1
# Break in Module Master_tb at E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v line 277
# WARNING: No extended dataflow license exists
# Compile of Master_tb.v was successful.
# Compile of Master.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Master_tb
# Loading work.Master
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
#           1
# Success in Sending
# Success in Receiving
#           2
# Failed in Sending
# Success in Receiving
#           3
# Failed in Sending
# Success in Receiving
#           4
# Success in Sending
# Success in Receiving
#           5
# Failed in Sending
# Success in Receiving
#           6
# Success in Sending
# Success in Receiving
#           7
# Failed in Sending
# Success in Receiving
#           8
# Success in Sending
# Success in Receiving
#           9
# Failed in Sending
# Success in Receiving
#          10
# Success in Sending
# Success in Receiving
# ** Note: $finish    : E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v(277)
#    Time: 875 ps  Iteration: 0  Instance: /Master_tb
# 1
# Break in Module Master_tb at E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v line 277
# Compile of Master_tb.v was successful.
# Compile of Master.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Master_tb
# Loading work.Master
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
#           1
# Success in Sending
# Success in Receiving
#           2
# Failed in Sending
# Success in Receiving
#           3
# Failed in Sending
# Failed in Receiving
#           4
# Success in Sending
# Success in Receiving
#           5
# Failed in Sending
# Success in Receiving
#           6
# Success in Sending
# Success in Receiving
#           7
# Failed in Sending
# Success in Receiving
#           8
# Failed in Sending
# Failed in Receiving
#           9
# Success in Sending
# Success in Receiving
#          10
# Failed in Sending
# Success in Receiving
# ** Note: $finish    : E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v(277)
#    Time: 850 ps  Iteration: 0  Instance: /Master_tb
# 1
# Break in Module Master_tb at E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v line 277
# Compile of Master_tb.v was successful.
# Compile of Master.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of Master_tb.v was successful.
# Compile of Master.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of Master_tb.v was successful.
# Compile of Master.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Master_tb
# Loading work.Master
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
#           1
# Failed in Sending
# Success in Receiving
#           2
# Success in Sending
# Success in Receiving
#           3
# Success in Sending
# Success in Receiving
#           4
# Failed in Sending
# Success in Receiving
#           5
# Success in Sending
# Success in Receiving
#           6
# Failed in Sending
# Success in Receiving
#           7
# Success in Sending
# Success in Receiving
#           8
# Success in Sending
# Success in Receiving
#           9
# Failed in Sending
# Success in Receiving
#          10
# Success in Sending
# Success in Receiving
# ** Note: $finish    : E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v(277)
#    Time: 850 ps  Iteration: 0  Instance: /Master_tb
# 1
# Break in Module Master_tb at E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v line 277
# Compile of Master_tb.v was successful.
# Compile of Master.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Master_tb
# Loading work.Master
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
#           1
# Failed in Sending
# Success in Receiving
#           2
# Failed in Sending
# Success in Receiving
#           3
# Failed in Sending
# Failed in Receiving
#           4
# Success in Sending
# Success in Receiving
#           5
# Success in Sending
# Success in Receiving
#           6
# Failed in Sending
# Success in Receiving
#           7
# Failed in Sending
# Success in Receiving
#           8
# Failed in Sending
# Failed in Receiving
#           9
# Success in Sending
# Success in Receiving
#          10
# Success in Sending
# Success in Receiving
# ** Note: $finish    : E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v(277)
#    Time: 830 ps  Iteration: 0  Instance: /Master_tb
# 1
# Break in Module Master_tb at E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v line 277
# Compile of Master_tb.v was successful.
# Compile of Master.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Master_tb
# Loading work.Master
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
#           1
# Success in Sending
# Success in Receiving
#           2
# Success in Sending
# Success in Receiving
#           3
# Failed in Sending
# Success in Receiving
#           4
# Failed in Sending
# Success in Receiving
#           5
# Failed in Sending
# Failed in Receiving
#           6
# Success in Sending
# Success in Receiving
#           7
# Success in Sending
# Success in Receiving
#           8
# Failed in Sending
# Success in Receiving
#           9
# Failed in Sending
# Success in Receiving
#          10
# Failed in Sending
# Failed in Receiving
# ** Note: $finish    : E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v(277)
#    Time: 826 ps  Iteration: 0  Instance: /Master_tb
# 1
# Break in Module Master_tb at E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v line 277
# Compile of Master_tb.v was successful.
# Compile of Master.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Master_tb
# Loading work.Master
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
#           1
# Failed in Sending
# Success in Receiving
#           2
# Failed in Sending
# Success in Receiving
#           3
# Failed in Sending
# Success in Receiving
#           4
# Failed in Sending
# Success in Receiving
#           5
# Failed in Sending
# Success in Receiving
#           6
# Failed in Sending
# Success in Receiving
#           7
# Failed in Sending
# Success in Receiving
#           8
# Failed in Sending
# Success in Receiving
#           9
# Failed in Sending
# Success in Receiving
#          10
# Failed in Sending
# Success in Receiving
# ** Note: $finish    : E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v(277)
#    Time: 1610 ps  Iteration: 0  Instance: /Master_tb
# 1
# Break in Module Master_tb at E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v line 277
# Compile of Master_tb.v was successful.
# Compile of Master.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Master_tb
# Loading work.Master
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
#           1
# Success in Sending
# Success in Receiving
#           2
# Success in Sending
# Success in Receiving
#           3
# Success in Sending
# Success in Receiving
#           4
# Success in Sending
# Success in Receiving
#           5
# Success in Sending
# Success in Receiving
#           6
# Success in Sending
# Success in Receiving
#           7
# Success in Sending
# Success in Receiving
#           8
# Success in Sending
# Success in Receiving
#           9
# Success in Sending
# Success in Receiving
#          10
# Success in Sending
# Success in Receiving
# ** Note: $finish    : E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v(277)
#    Time: 1605 ps  Iteration: 0  Instance: /Master_tb
# 1
# Break in Module Master_tb at E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v line 277
# Compile of Master_tb.v was successful.
# Compile of Master.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Master_tb
# Loading work.Master
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
#           1
# Success in Sending
# Success in Receiving
#           2
# Success in Sending
# Success in Receiving
#           3
# Success in Sending
# Success in Receiving
#           4
# Success in Sending
# Success in Receiving
#           5
# Success in Sending
# Success in Receiving
#           6
# Success in Sending
# Success in Receiving
#           7
# Success in Sending
# Success in Receiving
#           8
# Success in Sending
# Success in Receiving
#           9
# Success in Sending
# Success in Receiving
#          10
# Success in Sending
# Success in Receiving
# ** Note: $finish    : E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v(277)
#    Time: 905 ps  Iteration: 0  Instance: /Master_tb
# 1
# Break in Module Master_tb at E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v line 277
# Compile of Master_tb.v was successful.
# Compile of Master.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Master_tb
# Loading work.Master
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
#           1
# Success in Sending
# Success in Receiving
#           2
# Success in Sending
# Success in Receiving
#           3
# Success in Sending
# Success in Receiving
#           4
# Success in Sending
# Success in Receiving
#           5
# Success in Sending
# Success in Receiving
#           6
# Success in Sending
# Success in Receiving
#           7
# Success in Sending
# Success in Receiving
#           8
# Success in Sending
# Success in Receiving
#           9
# Success in Sending
# Success in Receiving
#          10
# Success in Sending
# Success in Receiving
# ** Note: $finish    : E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v(277)
#    Time: 905 ps  Iteration: 0  Instance: /Master_tb
# 1
# Break in Module Master_tb at E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v line 277
# Compile of Master_tb.v was successful.
# Compile of Master.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Master_tb
# Loading work.Master
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
#           1
# Success in Sending
# Success in Receiving
#           2
# Success in Sending
# Success in Receiving
#           3
# Success in Sending
# Success in Receiving
#           4
# Success in Sending
# Success in Receiving
#           5
# Success in Sending
# Success in Receiving
#           6
# Success in Sending
# Success in Receiving
#           7
# Success in Sending
# Success in Receiving
#           8
# Success in Sending
# Success in Receiving
#           9
# Success in Sending
# Success in Receiving
#          10
# Success in Sending
# Success in Receiving
# ** Note: $finish    : E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v(278)
#    Time: 905 ps  Iteration: 0  Instance: /Master_tb
# 1
# Break in Module Master_tb at E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v line 278
run -all
restart -f
restart -f
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
#           1
# Success in Sending
# Success in Receiving
#           2
# Success in Sending
# Success in Receiving
#           3
# Success in Sending
# Success in Receiving
#           4
# Success in Sending
# Success in Receiving
#           5
# Success in Sending
# Success in Receiving
#           6
# Success in Sending
# Success in Receiving
#           7
# Success in Sending
# Success in Receiving
#           8
# Success in Sending
# Success in Receiving
#           9
# Success in Sending
# Success in Receiving
#          10
# Success in Sending
# Success in Receiving
# ** Note: $finish    : E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v(278)
#    Time: 905 ps  Iteration: 0  Instance: /Master_tb
# 1
# Break in Module Master_tb at E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v line 278
# Compile of Master_tb.v was successful.
# Compile of Master.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Master_tb
# Loading work.Master
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
#           1
# Success in Sending
# Success in Receiving
#           2
# Success in Sending
# Success in Receiving
#           3
# Success in Sending
# Success in Receiving
#           4
# Success in Sending
# Success in Receiving
#           5
# Success in Sending
# Success in Receiving
#           6
# Success in Sending
# Success in Receiving
#           7
# Success in Sending
# Success in Receiving
#           8
# Success in Sending
# Success in Receiving
#           9
# Success in Sending
# Success in Receiving
#          10
# Success in Sending
# Success in Receiving
# ** Note: $finish    : E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v(278)
#    Time: 905 ps  Iteration: 0  Instance: /Master_tb
# 1
# Break in Module Master_tb at E:/college/CMP first year/Second Term/Advanced Logic Design/Project/Git-Hub/Master_tb.v line 278
# End time: 21:14:18 on May 26,2021, Elapsed time: 0:53:59
# Errors: 0, Warnings: 1
