<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\document\GitHub\PE_module\Cam2lcd\OV5640_LCD480_FIFO\src\gowin_rpll\cmos_pll.v<br>
D:\document\GitHub\PE_module\Cam2lcd\OV5640_LCD480_FIFO\src\i2c_master\i2c_config.v<br>
D:\document\GitHub\PE_module\Cam2lcd\OV5640_LCD480_FIFO\src\i2c_master\i2c_master_bit_ctrl.v<br>
D:\document\GitHub\PE_module\Cam2lcd\OV5640_LCD480_FIFO\src\i2c_master\i2c_master_byte_ctrl.v<br>
D:\document\GitHub\PE_module\Cam2lcd\OV5640_LCD480_FIFO\src\i2c_master\i2c_master_defines.v<br>
D:\document\GitHub\PE_module\Cam2lcd\OV5640_LCD480_FIFO\src\i2c_master\i2c_master_top.v<br>
D:\document\GitHub\PE_module\Cam2lcd\OV5640_LCD480_FIFO\src\i2c_master\timescale.v<br>
D:\document\GitHub\PE_module\Cam2lcd\OV5640_LCD480_FIFO\src\lut_ov5640_rgb565_480_272.v<br>
D:\document\GitHub\PE_module\Cam2lcd\OV5640_LCD480_FIFO\src\top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-5</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138PG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Oct 09 00:28:39 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.32s, Peak memory usage = 101.000MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.036s, Peak memory usage = 101.000MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.056s, Peak memory usage = 101.000MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.156s, Elapsed time = 0h 0m 0.173s, Peak memory usage = 101.000MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.009s, Peak memory usage = 101.000MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 101.000MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 101.000MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 101.000MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.108s, Peak memory usage = 101.000MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.14s, Elapsed time = 0h 0m 0.143s, Peak memory usage = 101.000MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.024s, Peak memory usage = 101.000MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 6s, Elapsed time = 0h 0m 9s, Peak memory usage = 104.883MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.091s, Peak memory usage = 104.883MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.046s, Peak memory usage = 104.883MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 6s, Elapsed time = 0h 0m 10s, Peak memory usage = 104.883MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>21</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>11</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>130</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>80</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>30</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>776</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>62</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>140</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>574</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>20</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>5</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>801(781 LUT, 20 ALU) / 138240</td>
<td><1%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>130 / 139140</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 139140</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>130 / 139140</td>
<td><1%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 340</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>cmos_vsync_ibuf/I </td>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>cmos_vsync</td>
<td>100.0(MHz)</td>
<td>539.8(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk</td>
<td>100.0(MHz)</td>
<td>163.9(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.825</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/lut_index_0_s3/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>109</td>
<td>i2c_config_m0/lut_index_0_s3/Q</td>
</tr>
<tr>
<td>1.477</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s92/I0</td>
</tr>
<tr>
<td>2.056</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s92/F</td>
</tr>
<tr>
<td>2.263</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s95/I0</td>
</tr>
<tr>
<td>2.841</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s95/F</td>
</tr>
<tr>
<td>3.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s45/I0</td>
</tr>
<tr>
<td>3.626</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s45/F</td>
</tr>
<tr>
<td>3.832</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s23/I1</td>
</tr>
<tr>
<td>4.400</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s23/F</td>
</tr>
<tr>
<td>4.606</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s13/I1</td>
</tr>
<tr>
<td>5.174</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s13/F</td>
</tr>
<tr>
<td>5.380</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s8/I1</td>
</tr>
<tr>
<td>5.948</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s8/F</td>
</tr>
<tr>
<td>6.154</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s6/I1</td>
</tr>
<tr>
<td>6.721</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s6/F</td>
</tr>
<tr>
<td>6.928</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_3_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_3_s0/CLK</td>
</tr>
<tr>
<td>10.825</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.006, 66.342%; route: 1.650, 27.324%; tC2Q: 0.382, 6.334%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.825</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/lut_index_2_s2/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>116</td>
<td>i2c_config_m0/lut_index_2_s2/Q</td>
</tr>
<tr>
<td>1.477</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s71/I0</td>
</tr>
<tr>
<td>2.056</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s71/F</td>
</tr>
<tr>
<td>2.263</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s67/I0</td>
</tr>
<tr>
<td>2.841</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s67/F</td>
</tr>
<tr>
<td>3.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s75/I0</td>
</tr>
<tr>
<td>3.626</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s75/F</td>
</tr>
<tr>
<td>3.832</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n219_s33/I0</td>
</tr>
<tr>
<td>4.411</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n219_s33/F</td>
</tr>
<tr>
<td>4.617</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n219_s14/I0</td>
</tr>
<tr>
<td>5.196</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n219_s14/F</td>
</tr>
<tr>
<td>5.403</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n219_s8/I1</td>
</tr>
<tr>
<td>5.970</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n219_s8/F</td>
</tr>
<tr>
<td>6.176</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n219_s6/I2</td>
</tr>
<tr>
<td>6.684</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n219_s6/F</td>
</tr>
<tr>
<td>6.890</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_2_s0/CLK</td>
</tr>
<tr>
<td>10.825</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.969, 66.132%; route: 1.650, 27.494%; tC2Q: 0.382, 6.374%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.825</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/lut_index_8_s2/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>i2c_config_m0/lut_index_8_s2/Q</td>
</tr>
<tr>
<td>1.477</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s26/I0</td>
</tr>
<tr>
<td>2.056</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s26/F</td>
</tr>
<tr>
<td>2.263</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s85/I0</td>
</tr>
<tr>
<td>2.841</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s85/F</td>
</tr>
<tr>
<td>3.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s68/I0</td>
</tr>
<tr>
<td>3.626</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s68/F</td>
</tr>
<tr>
<td>3.832</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s35/I2</td>
</tr>
<tr>
<td>4.340</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s35/F</td>
</tr>
<tr>
<td>4.546</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s16/I0</td>
</tr>
<tr>
<td>5.125</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s16/F</td>
</tr>
<tr>
<td>5.331</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s8/I1</td>
</tr>
<tr>
<td>5.899</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s8/F</td>
</tr>
<tr>
<td>6.105</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s6/I1</td>
</tr>
<tr>
<td>6.673</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s6/F</td>
</tr>
<tr>
<td>6.879</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_0_s0/CLK</td>
</tr>
<tr>
<td>10.825</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.958, 66.068%; route: 1.650, 27.546%; tC2Q: 0.382, 6.386%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_12_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_12_s0/Q</td>
</tr>
<tr>
<td>1.477</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n318_s4/I0</td>
</tr>
<tr>
<td>2.056</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n318_s4/F</td>
</tr>
<tr>
<td>2.263</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n318_s1/I2</td>
</tr>
<tr>
<td>2.770</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n318_s1/F</td>
</tr>
<tr>
<td>2.976</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n310_s2/I1</td>
</tr>
<tr>
<td>3.544</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n310_s2/F</td>
</tr>
<tr>
<td>3.750</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n316_s0/I3</td>
</tr>
<tr>
<td>4.039</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n316_s0/F</td>
</tr>
<tr>
<td>4.245</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s2/I1</td>
</tr>
<tr>
<td>4.813</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s2/F</td>
</tr>
<tr>
<td>5.019</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s4/I1</td>
</tr>
<tr>
<td>5.586</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s4/F</td>
</tr>
<tr>
<td>5.793</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s2/I0</td>
</tr>
<tr>
<td>6.371</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s2/F</td>
</tr>
<tr>
<td>6.578</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/CLK</td>
</tr>
<tr>
<td>10.578</td>
<td>-0.311</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.656, 64.271%; route: 1.650, 29.005%; tC2Q: 0.382, 6.724%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.819</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.825</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/lut_index_6_s2/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>i2c_config_m0/lut_index_6_s2/Q</td>
</tr>
<tr>
<td>1.477</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s29/I0</td>
</tr>
<tr>
<td>2.056</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s29/F</td>
</tr>
<tr>
<td>2.263</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s38/I2</td>
</tr>
<tr>
<td>2.770</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s38/F</td>
</tr>
<tr>
<td>2.976</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s82/I0</td>
</tr>
<tr>
<td>3.555</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s82/F</td>
</tr>
<tr>
<td>3.761</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s22/I2</td>
</tr>
<tr>
<td>4.269</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s22/F</td>
</tr>
<tr>
<td>4.475</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s11/I1</td>
</tr>
<tr>
<td>5.043</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s11/F</td>
</tr>
<tr>
<td>5.249</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s7/I0</td>
</tr>
<tr>
<td>5.828</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s7/F</td>
</tr>
<tr>
<td>6.034</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s6/I0</td>
</tr>
<tr>
<td>6.613</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s6/F</td>
</tr>
<tr>
<td>6.819</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_4_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_4_s0/CLK</td>
</tr>
<tr>
<td>10.825</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.898, 65.725%; route: 1.650, 27.825%; tC2Q: 0.382, 6.450%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
