<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Compile Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release v11.8 SP3 (Version 11.8.3.6)</text>
<text>Date: Mon Jun 25 19:52:29 2018
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>M2S025</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>325 FCSBGA</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Temp</cell>
 <cell>0:25:85</cell>
</row>
<row>
 <cell>Voltage</cell>
 <cell>1.26:1.20:1.14</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.2V</cell>
</row>
<row>
 <cell>Ramp Rate</cell>
 <cell>100ms Minimum</cell>
</row>
<row>
 <cell>System Controller Suspend Mode</cell>
 <cell>No</cell>
</row>
<row>
 <cell>PLL Supply Voltage</cell>
 <cell>2.5V</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 1.8V</cell>
</row>
<row>
 <cell>Restrict Probe Pins</cell>
 <cell>Yes</cell>
</row>
<row>
 <cell>Restrict SPI Pins</cell>
 <cell>No</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>NeuroMini</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>EDIF</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>P:\Libero\NeuroMini_golden\synthesis\NeuroMini.edn</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>P:\Libero\NeuroMini_golden\constraint\io\NeuroMini.io.pdc</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>P:\Libero\NeuroMini_golden\constraint\fp\NeuroMini.fp.pdc</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Merge User SDC file(s) with Existing Timing Constraints</cell>
 <cell>true</cell>
</row>
<row>
 <cell>Abort Compile if errors are found in PDC file(s)</cell>
 <cell>true</cell>
</row>
<row>
 <cell>Enable Single Event Transient mitigation</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Enable Design Separation Methodology</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>2102</cell>
 <cell>27696</cell>
 <cell>7.59</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>1267</cell>
 <cell>27696</cell>
 <cell>4.57</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>534</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>19</cell>
 <cell>178</cell>
 <cell>10.67</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>19</cell>
 <cell>178</cell>
 <cell>10.67</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>0</cell>
 <cell>89</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM64x18</cell>
 <cell>4</cell>
 <cell>34</cell>
 <cell>11.76</cell>
</row>
<row>
 <cell>RAM1K18</cell>
 <cell>4</cell>
 <cell>31</cell>
 <cell>12.90</cell>
</row>
<row>
 <cell>MACC</cell>
 <cell>0</cell>
 <cell>34</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Chip Globals</cell>
 <cell>2</cell>
 <cell>16</cell>
 <cell>12.50</cell>
</row>
<row>
 <cell>CCC</cell>
 <cell>1</cell>
 <cell>6</cell>
 <cell>16.67</cell>
</row>
<row>
 <cell>RCOSC_25_50MHZ</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RCOSC_1MHZ</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>XTLOSC</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>MSS</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>1814</cell>
 <cell>979</cell>
</row>
<row>
 <cell>RAM64x18 Interface Logic</cell>
 <cell>144</cell>
 <cell>144</cell>
</row>
<row>
 <cell>RAM1K18 Interface Logic</cell>
 <cell>144</cell>
 <cell>144</cell>
</row>
<row>
 <cell>MACC Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>2102</cell>
 <cell>1267</cell>
</row>
</table>
<section><name>MSS Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Cortex-M3*</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>eNVM (256KB)*</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>eSRAM*</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>TIMER*</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>CAN</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SPI</cell>
 <cell>1</cell>
 <cell>2</cell>
</row>
<row>
 <cell>I2C</cell>
 <cell>0</cell>
 <cell>2</cell>
</row>
<row>
 <cell>UART</cell>
 <cell>1</cell>
 <cell>2</cell>
</row>
<row>
 <cell>USB</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAC</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MDDR</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HPDMA</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PDMA</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
</table>
<text>* These resources are always marked as used when you are using the MSS</text>
<text></text>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>2</cell>
 <cell>9</cell>
</row>
<row>
 <cell>6</cell>
 <cell>12</cell>
</row>
<row>
 <cell>7</cell>
 <cell>4</cell>
</row>
<row>
 <cell>10</cell>
 <cell>8</cell>
</row>
<row>
 <cell>11</cell>
 <cell>4</cell>
</row>
<row>
 <cell>12</cell>
 <cell>4</cell>
</row>
<row>
 <cell>13</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>42</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>3</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>14</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>2</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>I/O Technology</name></section>
<table>
<header>
 <cell>I/O Standard</cell>
 <cell>Vddi</cell>
 <cell>Vref</cell>
 <cell>Input</cell>
 <cell>Output</cell>
 <cell>Bidirectional</cell>
</header>
<row>
 <cell>LVCMOS12</cell>
 <cell> 1.20v</cell>
 <cell> N/A</cell>
 <cell> 1</cell>
 <cell> 2</cell>
 <cell> 0</cell>
</row>
<row>
 <cell>LVCMOS18</cell>
 <cell> 1.80v</cell>
 <cell> N/A</cell>
 <cell> 2</cell>
 <cell> 12</cell>
 <cell> 2</cell>
</row>
</table>
<section><name>I/O Placement</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Count</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>Locked</cell>
 <cell> 19</cell>
 <cell>100.00%</cell>
</row>
<row>
 <cell>Placed</cell>
 <cell> 0</cell>
 <cell>0.00%</cell>
</row>
<row>
 <cell>UnPlaced</cell>
 <cell> 0</cell>
 <cell>0.00%</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>1001</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FCCC_0_GL0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FCCC_0/GL0_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>707</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Mario_Libero_MSS_0_MSS_RESET_N_M2F</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: NeuroMini_MSS_0/MSS_ADLIB_INST_RNIG2EE/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>101</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreAPB3_0_APBmslave0_PADDR[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: NeuroMini_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>91</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreAPB3_0_APBmslave0_PADDR[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: NeuroMini_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>77</cell>
 <cell>INT_NET</cell>
 <cell>Net   : cmam_if_wrap_0/cmam_if/nif/rx_strobe</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: cmam_if_wrap_0/cmam_if/nif/cmd_inst/rx_data_stb</cell>
</row>
<row>
 <cell>68</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreAPB3_0_APBmslave0_PADDR[4]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: NeuroMini_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>60</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreAPB3_0_APBmslave0_PADDR[6]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: NeuroMini_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>59</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreAPB3_0_APBmslave0_PADDR[5]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: NeuroMini_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>40</cell>
 <cell>INT_NET</cell>
 <cell>Net   : cmam_if_wrap_0/cmam_if/nif/cmd_inst/N_576</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: cmam_if_wrap_0/cmam_if/nif/cmd_inst/CoreAPB3_0_APBmslave0_PRDATA_m_i_0_o2[19]</cell>
</row>
<row>
 <cell>36</cell>
 <cell>INT_NET</cell>
 <cell>Net   : cmam_if_wrap_0/cmam_if/nif/nmc1/nrx/in_packet</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: cmam_if_wrap_0/cmam_if/nif/nmc1/nrx/in_packet</cell>
</row>
<row>
 <cell>36</cell>
 <cell>INT_NET</cell>
 <cell>Net   : cmam_if_wrap_0/cmam_if/nif/nmc3/nrx/in_packet</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: cmam_if_wrap_0/cmam_if/nif/nmc3/nrx/in_packet</cell>
</row>
<row>
 <cell>36</cell>
 <cell>INT_NET</cell>
 <cell>Net   : cmam_if_wrap_0/cmam_if/nif/nmc2/nrx/in_packet</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: cmam_if_wrap_0/cmam_if/nif/nmc2/nrx/in_packet</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>101</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreAPB3_0_APBmslave0_PADDR[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: NeuroMini_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>91</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreAPB3_0_APBmslave0_PADDR[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: NeuroMini_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>77</cell>
 <cell>INT_NET</cell>
 <cell>Net   : cmam_if_wrap_0/cmam_if/nif/rx_strobe</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: cmam_if_wrap_0/cmam_if/nif/cmd_inst/rx_data_stb</cell>
</row>
<row>
 <cell>68</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreAPB3_0_APBmslave0_PADDR[4]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: NeuroMini_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>60</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreAPB3_0_APBmslave0_PADDR[6]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: NeuroMini_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>59</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreAPB3_0_APBmslave0_PADDR[5]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: NeuroMini_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>40</cell>
 <cell>INT_NET</cell>
 <cell>Net   : cmam_if_wrap_0/cmam_if/nif/cmd_inst/N_576</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: cmam_if_wrap_0/cmam_if/nif/cmd_inst/CoreAPB3_0_APBmslave0_PRDATA_m_i_0_o2[19]</cell>
</row>
<row>
 <cell>36</cell>
 <cell>INT_NET</cell>
 <cell>Net   : cmam_if_wrap_0/cmam_if/nif/nmc1/nrx/in_packet</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: cmam_if_wrap_0/cmam_if/nif/nmc1/nrx/in_packet</cell>
</row>
<row>
 <cell>36</cell>
 <cell>INT_NET</cell>
 <cell>Net   : cmam_if_wrap_0/cmam_if/nif/nmc3/nrx/in_packet</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: cmam_if_wrap_0/cmam_if/nif/nmc3/nrx/in_packet</cell>
</row>
<row>
 <cell>36</cell>
 <cell>INT_NET</cell>
 <cell>Net   : cmam_if_wrap_0/cmam_if/nif/nmc2/nrx/in_packet</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: cmam_if_wrap_0/cmam_if/nif/nmc2/nrx/in_packet</cell>
</row>
</table>
</doc>
