`timescale 1ns / 1ps

module bcd_counter(
input wire clk,
input wire reset,
input wire inc,
output reg [3:0] Q,
output wire TC
    );
    
    assign TC =(Q==4'd9) &&inc;
    
    always @(posedge clk or posedge reset) begin
    if(reset) begin
    Q <=4'd0; end
    else if (inc) begin
    if(Q==4'd9)
    Q <=4'd0;
    else Q <= Q+1; end
    end
    
endmodule
