ASM
LI T1, GPIO{DEV_NAME,1,1}_OUTDR
LHU A0, 0(T1)
ANDI A0, A0, 1 << {CMD_NAME,6,1}
BEQ A0, ZERO, ::__LBL_WRITE_TO_REG
ADDI T1, T1, 4 ; port reset register

:::__LBL_WRITE_TO_REG
LI A0, 1 << {CMD_NAME,6,1}
SH A0, 4(T1)
ENDASM
