{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712971780173 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712971780182 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 22:29:39 2024 " "Processing started: Fri Apr 12 22:29:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712971780182 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712971780182 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off roteiro2 -c roteiro2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off roteiro2 -c roteiro2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712971780182 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712971781154 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712971781154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "error.v 1 1 " "Found 1 design units, including 1 entities, in source file error.v" { { "Info" "ISGN_ENTITY_NAME" "1 error " "Found entity 1: error" {  } { { "error.v" "" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/error.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712971796699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712971796699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm " "Found entity 1: alarm" {  } { { "alarm.v" "" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/alarm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712971796708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712971796708 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VE Ve valvulaDeEntrada.v(5) " "Verilog HDL Declaration information at valvulaDeEntrada.v(5): object \"VE\" differs only in case from object \"Ve\" in the same scope" {  } { { "valvulaDeEntrada.v" "" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/valvulaDeEntrada.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712971796716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "valvuladeentrada.v 1 1 " "Found 1 design units, including 1 entities, in source file valvuladeentrada.v" { { "Info" "ISGN_ENTITY_NAME" "1 valvulaDeEntrada " "Found entity 1: valvulaDeEntrada" {  } { { "valvulaDeEntrada.v" "" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/valvulaDeEntrada.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712971796718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712971796718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712971796728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712971796728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "authorizedtoirrigate.v 1 1 " "Found 1 design units, including 1 entities, in source file authorizedtoirrigate.v" { { "Info" "ISGN_ENTITY_NAME" "1 authorizedToIrrigate " "Found entity 1: authorizedToIrrigate" {  } { { "authorizedToIrrigate.v" "" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/authorizedToIrrigate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712971796737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712971796737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprinkler.v 1 1 " "Found 1 design units, including 1 entities, in source file sprinkler.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprinkler " "Found entity 1: sprinkler" {  } { { "sprinkler.v" "" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/sprinkler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712971796746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712971796746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drip.v 1 1 " "Found 1 design units, including 1 entities, in source file drip.v" { { "Info" "ISGN_ENTITY_NAME" "1 drip " "Found entity 1: drip" {  } { { "drip.v" "" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/drip.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712971796756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712971796756 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" decoder_waterLevel.v(19) " "Verilog HDL syntax error at decoder_waterLevel.v(19) near text: \"(\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "decoder_waterLevel.v" "" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/decoder_waterLevel.v" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1712971796763 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "Bit0 decoder_waterLevel.v(19) " "Verilog HDL error at decoder_waterLevel.v(19): object Bit0 declared in a list of port declarations cannot be redeclared within the module body" {  } { { "decoder_waterLevel.v" "" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/decoder_waterLevel.v" 19 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1712971796764 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" decoder_waterLevel.v(22) " "Verilog HDL syntax error at decoder_waterLevel.v(22) near text: \"(\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "decoder_waterLevel.v" "" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/decoder_waterLevel.v" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1712971796764 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "Bit1 decoder_waterLevel.v(22) " "Verilog HDL error at decoder_waterLevel.v(22): object Bit1 declared in a list of port declarations cannot be redeclared within the module body" {  } { { "decoder_waterLevel.v" "" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/decoder_waterLevel.v" 22 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1712971796764 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" decoder_waterLevel.v(24) " "Verilog HDL syntax error at decoder_waterLevel.v(24) near text: \"(\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "decoder_waterLevel.v" "" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/decoder_waterLevel.v" 24 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1712971796765 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "Bit0 decoder_waterLevel.v(24) " "Verilog HDL error at decoder_waterLevel.v(24): object Bit0 declared in a list of port declarations cannot be redeclared within the module body" {  } { { "decoder_waterLevel.v" "" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/decoder_waterLevel.v" 24 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1712971796765 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" decoder_waterLevel.v(28) " "Verilog HDL syntax error at decoder_waterLevel.v(28) near text: \"(\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "decoder_waterLevel.v" "" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/decoder_waterLevel.v" 28 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1712971796765 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "Bit0 decoder_waterLevel.v(28) " "Verilog HDL error at decoder_waterLevel.v(28): object Bit0 declared in a list of port declarations cannot be redeclared within the module body" {  } { { "decoder_waterLevel.v" "" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/decoder_waterLevel.v" 28 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1712971796765 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "decoder_waterLevel decoder_waterLevel.v(1) " "Ignored design unit \"decoder_waterLevel\" at decoder_waterLevel.v(1) due to previous errors" {  } { { "decoder_waterLevel.v" "" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/decoder_waterLevel.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1712971796765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_waterlevel.v 0 0 " "Found 0 design units, including 0 entities, in source file decoder_waterlevel.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712971796766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_waterlevel.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_waterlevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_waterLevel " "Found entity 1: encoder_waterLevel" {  } { { "encoder_waterLevel.v" "" { Text "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/encoder_waterLevel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712971796775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712971796775 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/output_files/roteiro2.map.smsg " "Generated suppressed messages file F:/Users/marce/Documents/CircuitosDigitais/Projeto1/Projeto_de_Circuitos_Digitais_Problema_1/output_files/roteiro2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712971796801 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712971796816 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 12 22:29:56 2024 " "Processing ended: Fri Apr 12 22:29:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712971796816 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712971796816 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712971796816 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712971796816 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 1  " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712971797459 ""}
