{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 14 14:51:39 2017 " "Info: Processing started: Sat Oct 14 14:51:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off AD_DA -c AD_DA " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AD_DA -c AD_DA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "DI_1 " "Warning: Node \"DI_1\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|output_order " "Warning: Node \"ADC0832:u1\|output_order\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "receive_order " "Warning: Node \"receive_order\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 43 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[6\] " "Warning: Node \"ADC0832:u1\|data\[6\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[2\] " "Warning: Node \"ADC0832:u1\|data\[2\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[3\] " "Warning: Node \"ADC0832:u1\|data\[3\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[5\] " "Warning: Node \"ADC0832:u1\|data\[5\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[7\] " "Warning: Node \"ADC0832:u1\|data\[7\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[1\] " "Warning: Node \"ADC0832:u1\|data\[1\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[0\] " "Warning: Node \"ADC0832:u1\|data\[0\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[4\] " "Warning: Node \"ADC0832:u1\|data\[4\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data_input_model\[0\] " "Warning: Node \"ADC0832:u1\|data_input_model\[0\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|DI0 " "Warning: Node \"ADC0832:u1\|DI0\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data_input_model\[1\] " "Warning: Node \"ADC0832:u1\|data_input_model\[1\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|DI1 " "Warning: Node \"ADC0832:u1\|DI1\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_1 " "Info: Assuming node \"clk_1\" is an undefined clock" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 7 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "46 " "Warning: Found 46 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "ADC0832:u1\|output_order~0 " "Info: Detected gated clock \"ADC0832:u1\|output_order~0\" as buffer" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 30 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC0832:u1\|output_order~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~8 " "Info: Detected gated clock \"Equal0~8\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~7 " "Info: Detected gated clock \"Equal0~7\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~6 " "Info: Detected gated clock \"Equal0~6\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~5 " "Info: Detected gated clock \"Equal0~5\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~3 " "Info: Detected gated clock \"Equal0~3\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~2 " "Info: Detected gated clock \"Equal0~2\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~1 " "Info: Detected gated clock \"Equal0~1\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~0 " "Info: Detected gated clock \"Equal0~0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideNor0~0 " "Info: Detected gated clock \"WideNor0~0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 58 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideNor0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[31\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[31\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[31\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[30\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[30\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[30\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[29\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[29\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[29\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[28\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[28\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[28\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[27\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[27\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[27\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[26\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[26\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[26\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[25\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[25\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[25\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[24\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[24\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[24\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[23\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[23\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[23\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[22\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[22\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[22\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[21\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[21\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[21\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[20\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[20\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[20\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[19\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[19\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[19\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[18\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[18\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[18\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[17\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[17\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[17\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[16\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[16\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[16\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[15\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[15\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[15\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[14\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[14\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[14\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[13\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[13\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[13\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[12\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[12\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[12\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[11\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[11\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[11\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[10\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[10\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[10\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[9\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[9\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[9\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[8\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[8\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[8\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[7\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[7\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[7\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[6\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[6\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[6\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[5\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[5\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[5\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[4\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[4\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[4\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[3\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[3\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[3\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[2\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[2\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[2\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[1\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[1\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[1\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[0\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[0\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[0\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ADC0832:u1\|current_state.Second_DI_Receive " "Info: Detected ripple clock \"ADC0832:u1\|current_state.Second_DI_Receive\" as buffer" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC0832:u1\|current_state.Second_DI_Receive" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ADC0832:u1\|current_state.Data_Transform " "Info: Detected ripple clock \"ADC0832:u1\|current_state.Data_Transform\" as buffer" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC0832:u1\|current_state.Data_Transform" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DI_1~1 " "Info: Detected gated clock \"DI_1~1\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DI_1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ADC0832:u1\|current_state.First_DI_Receive " "Info: Detected ripple clock \"ADC0832:u1\|current_state.First_DI_Receive\" as buffer" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC0832:u1\|current_state.First_DI_Receive" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_1 register DI_1 register ADC0832:u1\|current_state.First_DI_Receive 66.77 MHz 14.976 ns Internal " "Info: Clock \"clk_1\" has Internal fmax of 66.77 MHz between source register \"DI_1\" and destination register \"ADC0832:u1\|current_state.First_DI_Receive\" (period= 14.976 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.870 ns + Longest register register " "Info: + Longest register to register delay is 0.870 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DI_1 1 REG LC_X10_Y10_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y10_N2; Fanout = 7; REG Node = 'DI_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DI_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.501 ns) + CELL(0.369 ns) 0.870 ns ADC0832:u1\|current_state.First_DI_Receive 2 REG LC_X10_Y10_N7 5 " "Info: 2: + IC(0.501 ns) + CELL(0.369 ns) = 0.870 ns; Loc. = LC_X10_Y10_N7; Fanout = 5; REG Node = 'ADC0832:u1\|current_state.First_DI_Receive'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.870 ns" { DI_1 ADC0832:u1|current_state.First_DI_Receive } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.369 ns ( 42.41 % ) " "Info: Total cell delay = 0.369 ns ( 42.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.501 ns ( 57.59 % ) " "Info: Total interconnect delay = 0.501 ns ( 57.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.870 ns" { DI_1 ADC0832:u1|current_state.First_DI_Receive } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "0.870 ns" { DI_1 {} ADC0832:u1|current_state.First_DI_Receive {} } { 0.000ns 0.501ns } { 0.000ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.410 ns - Smallest " "Info: - Smallest clock skew is -6.410 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 destination 2.388 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_1\" to destination register is 2.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk_1 1 CLK PIN_H5 90 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 90; CLK Node = 'clk_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.574 ns) 2.388 ns ADC0832:u1\|current_state.First_DI_Receive 2 REG LC_X10_Y10_N7 5 " "Info: 2: + IC(1.087 ns) + CELL(0.574 ns) = 2.388 ns; Loc. = LC_X10_Y10_N7; Fanout = 5; REG Node = 'ADC0832:u1\|current_state.First_DI_Receive'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.661 ns" { clk_1 ADC0832:u1|current_state.First_DI_Receive } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 54.48 % ) " "Info: Total cell delay = 1.301 ns ( 54.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.087 ns ( 45.52 % ) " "Info: Total interconnect delay = 1.087 ns ( 45.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk_1 ADC0832:u1|current_state.First_DI_Receive } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|current_state.First_DI_Receive {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 source 8.798 ns - Longest register " "Info: - Longest clock path from clock \"clk_1\" to source register is 8.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk_1 1 CLK PIN_H5 90 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 90; CLK Node = 'clk_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.809 ns) 2.623 ns CLKNUM\[9\]~reg0 2 REG LC_X7_Y7_N3 5 " "Info: 2: + IC(1.087 ns) + CELL(0.809 ns) = 2.623 ns; Loc. = LC_X7_Y7_N3; Fanout = 5; REG Node = 'CLKNUM\[9\]~reg0'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { clk_1 CLKNUM[9]~reg0 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.571 ns) 4.376 ns Equal0~1 3 COMB LC_X5_Y7_N5 1 " "Info: 3: + IC(1.182 ns) + CELL(0.571 ns) = 4.376 ns; Loc. = LC_X5_Y7_N5; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { CLKNUM[9]~reg0 Equal0~1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.571 ns) 5.381 ns Equal0~4 4 COMB LC_X5_Y7_N2 1 " "Info: 4: + IC(0.434 ns) + CELL(0.571 ns) = 5.381 ns; Loc. = LC_X5_Y7_N2; Fanout = 1; COMB Node = 'Equal0~4'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { Equal0~1 Equal0~4 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.462 ns) 6.535 ns Equal0~9 5 COMB LC_X6_Y7_N3 4 " "Info: 5: + IC(0.692 ns) + CELL(0.462 ns) = 6.535 ns; Loc. = LC_X6_Y7_N3; Fanout = 4; COMB Node = 'Equal0~9'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.154 ns" { Equal0~4 Equal0~9 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.628 ns) + CELL(0.319 ns) 8.482 ns DI_1~1 6 COMB LC_X10_Y10_N1 1 " "Info: 6: + IC(1.628 ns) + CELL(0.319 ns) = 8.482 ns; Loc. = LC_X10_Y10_N1; Fanout = 1; COMB Node = 'DI_1~1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.947 ns" { Equal0~9 DI_1~1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 8.798 ns DI_1 7 REG LC_X10_Y10_N2 7 " "Info: 7: + IC(0.191 ns) + CELL(0.125 ns) = 8.798 ns; Loc. = LC_X10_Y10_N2; Fanout = 7; REG Node = 'DI_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { DI_1~1 DI_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.584 ns ( 40.74 % ) " "Info: Total cell delay = 3.584 ns ( 40.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.214 ns ( 59.26 % ) " "Info: Total interconnect delay = 5.214 ns ( 59.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "8.798 ns" { clk_1 CLKNUM[9]~reg0 Equal0~1 Equal0~4 Equal0~9 DI_1~1 DI_1 } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "8.798 ns" { clk_1 {} clk_1~combout {} CLKNUM[9]~reg0 {} Equal0~1 {} Equal0~4 {} Equal0~9 {} DI_1~1 {} DI_1 {} } { 0.000ns 0.000ns 1.087ns 1.182ns 0.434ns 0.692ns 1.628ns 0.191ns } { 0.000ns 0.727ns 0.809ns 0.571ns 0.571ns 0.462ns 0.319ns 0.125ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk_1 ADC0832:u1|current_state.First_DI_Receive } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|current_state.First_DI_Receive {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "8.798 ns" { clk_1 CLKNUM[9]~reg0 Equal0~1 Equal0~4 Equal0~9 DI_1~1 DI_1 } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "8.798 ns" { clk_1 {} clk_1~combout {} CLKNUM[9]~reg0 {} Equal0~1 {} Equal0~4 {} Equal0~9 {} DI_1~1 {} DI_1 {} } { 0.000ns 0.000ns 1.087ns 1.182ns 0.434ns 0.692ns 1.628ns 0.191ns } { 0.000ns 0.727ns 0.809ns 0.571ns 0.571ns 0.462ns 0.319ns 0.125ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.870 ns" { DI_1 ADC0832:u1|current_state.First_DI_Receive } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "0.870 ns" { DI_1 {} ADC0832:u1|current_state.First_DI_Receive {} } { 0.000ns 0.501ns } { 0.000ns 0.369ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk_1 ADC0832:u1|current_state.First_DI_Receive } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|current_state.First_DI_Receive {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "8.798 ns" { clk_1 CLKNUM[9]~reg0 Equal0~1 Equal0~4 Equal0~9 DI_1~1 DI_1 } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "8.798 ns" { clk_1 {} clk_1~combout {} CLKNUM[9]~reg0 {} Equal0~1 {} Equal0~4 {} Equal0~9 {} DI_1~1 {} DI_1 {} } { 0.000ns 0.000ns 1.087ns 1.182ns 0.434ns 0.692ns 1.628ns 0.191ns } { 0.000ns 0.727ns 0.809ns 0.571ns 0.571ns 0.462ns 0.319ns 0.125ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk_1 45 " "Warning: Circuit may not operate. Detected 45 non-operational path(s) clocked by clock \"clk_1\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "CLKNUM\[1\]~reg0 DI_1 clk_1 3.153 ns " "Info: Found hold time violation between source  pin or register \"CLKNUM\[1\]~reg0\" and destination pin or register \"DI_1\" for clock \"clk_1\" (Hold time is 3.153 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.410 ns + Largest " "Info: + Largest clock skew is 6.410 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 destination 8.798 ns + Longest register " "Info: + Longest clock path from clock \"clk_1\" to destination register is 8.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk_1 1 CLK PIN_H5 90 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 90; CLK Node = 'clk_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.809 ns) 2.623 ns CLKNUM\[9\]~reg0 2 REG LC_X7_Y7_N3 5 " "Info: 2: + IC(1.087 ns) + CELL(0.809 ns) = 2.623 ns; Loc. = LC_X7_Y7_N3; Fanout = 5; REG Node = 'CLKNUM\[9\]~reg0'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { clk_1 CLKNUM[9]~reg0 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.571 ns) 4.376 ns Equal0~1 3 COMB LC_X5_Y7_N5 1 " "Info: 3: + IC(1.182 ns) + CELL(0.571 ns) = 4.376 ns; Loc. = LC_X5_Y7_N5; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { CLKNUM[9]~reg0 Equal0~1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.571 ns) 5.381 ns Equal0~4 4 COMB LC_X5_Y7_N2 1 " "Info: 4: + IC(0.434 ns) + CELL(0.571 ns) = 5.381 ns; Loc. = LC_X5_Y7_N2; Fanout = 1; COMB Node = 'Equal0~4'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { Equal0~1 Equal0~4 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.462 ns) 6.535 ns Equal0~9 5 COMB LC_X6_Y7_N3 4 " "Info: 5: + IC(0.692 ns) + CELL(0.462 ns) = 6.535 ns; Loc. = LC_X6_Y7_N3; Fanout = 4; COMB Node = 'Equal0~9'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.154 ns" { Equal0~4 Equal0~9 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.628 ns) + CELL(0.319 ns) 8.482 ns DI_1~1 6 COMB LC_X10_Y10_N1 1 " "Info: 6: + IC(1.628 ns) + CELL(0.319 ns) = 8.482 ns; Loc. = LC_X10_Y10_N1; Fanout = 1; COMB Node = 'DI_1~1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.947 ns" { Equal0~9 DI_1~1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 8.798 ns DI_1 7 REG LC_X10_Y10_N2 7 " "Info: 7: + IC(0.191 ns) + CELL(0.125 ns) = 8.798 ns; Loc. = LC_X10_Y10_N2; Fanout = 7; REG Node = 'DI_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { DI_1~1 DI_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.584 ns ( 40.74 % ) " "Info: Total cell delay = 3.584 ns ( 40.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.214 ns ( 59.26 % ) " "Info: Total interconnect delay = 5.214 ns ( 59.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "8.798 ns" { clk_1 CLKNUM[9]~reg0 Equal0~1 Equal0~4 Equal0~9 DI_1~1 DI_1 } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "8.798 ns" { clk_1 {} clk_1~combout {} CLKNUM[9]~reg0 {} Equal0~1 {} Equal0~4 {} Equal0~9 {} DI_1~1 {} DI_1 {} } { 0.000ns 0.000ns 1.087ns 1.182ns 0.434ns 0.692ns 1.628ns 0.191ns } { 0.000ns 0.727ns 0.809ns 0.571ns 0.571ns 0.462ns 0.319ns 0.125ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 source 2.388 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_1\" to source register is 2.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk_1 1 CLK PIN_H5 90 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 90; CLK Node = 'clk_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.574 ns) 2.388 ns CLKNUM\[1\]~reg0 2 REG LC_X6_Y7_N5 8 " "Info: 2: + IC(1.087 ns) + CELL(0.574 ns) = 2.388 ns; Loc. = LC_X6_Y7_N5; Fanout = 8; REG Node = 'CLKNUM\[1\]~reg0'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.661 ns" { clk_1 CLKNUM[1]~reg0 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 54.48 % ) " "Info: Total cell delay = 1.301 ns ( 54.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.087 ns ( 45.52 % ) " "Info: Total interconnect delay = 1.087 ns ( 45.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk_1 CLKNUM[1]~reg0 } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk_1 {} clk_1~combout {} CLKNUM[1]~reg0 {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "8.798 ns" { clk_1 CLKNUM[9]~reg0 Equal0~1 Equal0~4 Equal0~9 DI_1~1 DI_1 } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "8.798 ns" { clk_1 {} clk_1~combout {} CLKNUM[9]~reg0 {} Equal0~1 {} Equal0~4 {} Equal0~9 {} DI_1~1 {} DI_1 {} } { 0.000ns 0.000ns 1.087ns 1.182ns 0.434ns 0.692ns 1.628ns 0.191ns } { 0.000ns 0.727ns 0.809ns 0.571ns 0.571ns 0.462ns 0.319ns 0.125ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk_1 CLKNUM[1]~reg0 } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk_1 {} clk_1~combout {} CLKNUM[1]~reg0 {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.022 ns - Shortest register register " "Info: - Shortest register to register delay is 3.022 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKNUM\[1\]~reg0 1 REG LC_X6_Y7_N5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y7_N5; Fanout = 8; REG Node = 'CLKNUM\[1\]~reg0'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[1]~reg0 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.643 ns) + CELL(0.319 ns) 1.962 ns DI_1~0 2 COMB LC_X9_Y10_N9 1 " "Info: 2: + IC(1.643 ns) + CELL(0.319 ns) = 1.962 ns; Loc. = LC_X9_Y10_N9; Fanout = 1; COMB Node = 'DI_1~0'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.962 ns" { CLKNUM[1]~reg0 DI_1~0 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.319 ns) 3.022 ns DI_1 3 REG LC_X10_Y10_N2 7 " "Info: 3: + IC(0.741 ns) + CELL(0.319 ns) = 3.022 ns; Loc. = LC_X10_Y10_N2; Fanout = 7; REG Node = 'DI_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { DI_1~0 DI_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.638 ns ( 21.11 % ) " "Info: Total cell delay = 0.638 ns ( 21.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.384 ns ( 78.89 % ) " "Info: Total interconnect delay = 2.384 ns ( 78.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.022 ns" { CLKNUM[1]~reg0 DI_1~0 DI_1 } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "3.022 ns" { CLKNUM[1]~reg0 {} DI_1~0 {} DI_1 {} } { 0.000ns 1.643ns 0.741ns } { 0.000ns 0.319ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "8.798 ns" { clk_1 CLKNUM[9]~reg0 Equal0~1 Equal0~4 Equal0~9 DI_1~1 DI_1 } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "8.798 ns" { clk_1 {} clk_1~combout {} CLKNUM[9]~reg0 {} Equal0~1 {} Equal0~4 {} Equal0~9 {} DI_1~1 {} DI_1 {} } { 0.000ns 0.000ns 1.087ns 1.182ns 0.434ns 0.692ns 1.628ns 0.191ns } { 0.000ns 0.727ns 0.809ns 0.571ns 0.571ns 0.462ns 0.319ns 0.125ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk_1 CLKNUM[1]~reg0 } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk_1 {} clk_1~combout {} CLKNUM[1]~reg0 {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.022 ns" { CLKNUM[1]~reg0 DI_1~0 DI_1 } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "3.022 ns" { CLKNUM[1]~reg0 {} DI_1~0 {} DI_1 {} } { 0.000ns 1.643ns 0.741ns } { 0.000ns 0.319ns 0.319ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ADC0832:u1\|data\[5\] CH0_1\[0\] clk_1 2.108 ns register " "Info: tsu for register \"ADC0832:u1\|data\[5\]\" (data pin = \"CH0_1\[0\]\", clock pin = \"clk_1\") is 2.108 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.296 ns + Longest pin register " "Info: + Longest pin to register delay is 7.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns CH0_1\[0\] 1 PIN PIN_B11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_B11; Fanout = 2; PIN Node = 'CH0_1\[0\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[0] } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.393 ns) + CELL(0.125 ns) 2.226 ns ADC0832:u1\|Add0~72 2 COMB LC_X11_Y10_N0 3 " "Info: 2: + IC(1.393 ns) + CELL(0.125 ns) = 2.226 ns; Loc. = LC_X11_Y10_N0; Fanout = 3; COMB Node = 'ADC0832:u1\|Add0~72'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { CH0_1[0] ADC0832:u1|Add0~72 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.255 ns) + CELL(0.611 ns) 4.092 ns ADC0832:u1\|Add0~53 3 COMB LC_X11_Y8_N0 2 " "Info: 3: + IC(1.255 ns) + CELL(0.611 ns) = 4.092 ns; Loc. = LC_X11_Y8_N0; Fanout = 2; COMB Node = 'ADC0832:u1\|Add0~53'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { ADC0832:u1|Add0~72 ADC0832:u1|Add0~53 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 4.169 ns ADC0832:u1\|Add0~18 4 COMB LC_X11_Y8_N1 2 " "Info: 4: + IC(0.000 ns) + CELL(0.077 ns) = 4.169 ns; Loc. = LC_X11_Y8_N1; Fanout = 2; COMB Node = 'ADC0832:u1\|Add0~18'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { ADC0832:u1|Add0~53 ADC0832:u1|Add0~18 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 4.246 ns ADC0832:u1\|Add0~11 5 COMB LC_X11_Y8_N2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.077 ns) = 4.246 ns; Loc. = LC_X11_Y8_N2; Fanout = 2; COMB Node = 'ADC0832:u1\|Add0~11'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { ADC0832:u1|Add0~18 ADC0832:u1|Add0~11 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 4.323 ns ADC0832:u1\|Add0~25 6 COMB LC_X11_Y8_N3 2 " "Info: 6: + IC(0.000 ns) + CELL(0.077 ns) = 4.323 ns; Loc. = LC_X11_Y8_N3; Fanout = 2; COMB Node = 'ADC0832:u1\|Add0~25'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { ADC0832:u1|Add0~11 ADC0832:u1|Add0~25 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.163 ns) 4.486 ns ADC0832:u1\|Add0~46 7 COMB LC_X11_Y8_N4 3 " "Info: 7: + IC(0.000 ns) + CELL(0.163 ns) = 4.486 ns; Loc. = LC_X11_Y8_N4; Fanout = 3; COMB Node = 'ADC0832:u1\|Add0~46'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { ADC0832:u1|Add0~25 ADC0832:u1|Add0~46 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.609 ns) 5.095 ns ADC0832:u1\|Add0~30 8 COMB LC_X11_Y8_N5 1 " "Info: 8: + IC(0.000 ns) + CELL(0.609 ns) = 5.095 ns; Loc. = LC_X11_Y8_N5; Fanout = 1; COMB Node = 'ADC0832:u1\|Add0~30'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { ADC0832:u1|Add0~46 ADC0832:u1|Add0~30 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.125 ns) 5.942 ns ADC0832:u1\|Add0~35 9 COMB LC_X12_Y8_N8 1 " "Info: 9: + IC(0.722 ns) + CELL(0.125 ns) = 5.942 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'ADC0832:u1\|Add0~35'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.847 ns" { ADC0832:u1|Add0~30 ADC0832:u1|Add0~35 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.125 ns) 7.296 ns ADC0832:u1\|data\[5\] 10 REG LC_X10_Y8_N8 2 " "Info: 10: + IC(1.229 ns) + CELL(0.125 ns) = 7.296 ns; Loc. = LC_X10_Y8_N8; Fanout = 2; REG Node = 'ADC0832:u1\|data\[5\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { ADC0832:u1|Add0~35 ADC0832:u1|data[5] } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.697 ns ( 36.97 % ) " "Info: Total cell delay = 2.697 ns ( 36.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.599 ns ( 63.03 % ) " "Info: Total interconnect delay = 4.599 ns ( 63.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "7.296 ns" { CH0_1[0] ADC0832:u1|Add0~72 ADC0832:u1|Add0~53 ADC0832:u1|Add0~18 ADC0832:u1|Add0~11 ADC0832:u1|Add0~25 ADC0832:u1|Add0~46 ADC0832:u1|Add0~30 ADC0832:u1|Add0~35 ADC0832:u1|data[5] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "7.296 ns" { CH0_1[0] {} CH0_1[0]~combout {} ADC0832:u1|Add0~72 {} ADC0832:u1|Add0~53 {} ADC0832:u1|Add0~18 {} ADC0832:u1|Add0~11 {} ADC0832:u1|Add0~25 {} ADC0832:u1|Add0~46 {} ADC0832:u1|Add0~30 {} ADC0832:u1|Add0~35 {} ADC0832:u1|data[5] {} } { 0.000ns 0.000ns 1.393ns 1.255ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.722ns 1.229ns } { 0.000ns 0.708ns 0.125ns 0.611ns 0.077ns 0.077ns 0.077ns 0.163ns 0.609ns 0.125ns 0.125ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.760 ns + " "Info: + Micro setup delay of destination is 1.760 ns" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 destination 6.948 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_1\" to destination register is 6.948 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk_1 1 CLK PIN_H5 90 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 90; CLK Node = 'clk_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.809 ns) 2.623 ns ADC0832:u1\|current_state.Data_Transform 2 REG LC_X10_Y10_N6 11 " "Info: 2: + IC(1.087 ns) + CELL(0.809 ns) = 2.623 ns; Loc. = LC_X10_Y10_N6; Fanout = 11; REG Node = 'ADC0832:u1\|current_state.Data_Transform'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { clk_1 ADC0832:u1|current_state.Data_Transform } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.754 ns) + CELL(0.571 ns) 6.948 ns ADC0832:u1\|data\[5\] 3 REG LC_X10_Y8_N8 2 " "Info: 3: + IC(3.754 ns) + CELL(0.571 ns) = 6.948 ns; Loc. = LC_X10_Y8_N8; Fanout = 2; REG Node = 'ADC0832:u1\|data\[5\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "4.325 ns" { ADC0832:u1|current_state.Data_Transform ADC0832:u1|data[5] } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.107 ns ( 30.33 % ) " "Info: Total cell delay = 2.107 ns ( 30.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.841 ns ( 69.67 % ) " "Info: Total interconnect delay = 4.841 ns ( 69.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "6.948 ns" { clk_1 ADC0832:u1|current_state.Data_Transform ADC0832:u1|data[5] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "6.948 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|current_state.Data_Transform {} ADC0832:u1|data[5] {} } { 0.000ns 0.000ns 1.087ns 3.754ns } { 0.000ns 0.727ns 0.809ns 0.571ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "7.296 ns" { CH0_1[0] ADC0832:u1|Add0~72 ADC0832:u1|Add0~53 ADC0832:u1|Add0~18 ADC0832:u1|Add0~11 ADC0832:u1|Add0~25 ADC0832:u1|Add0~46 ADC0832:u1|Add0~30 ADC0832:u1|Add0~35 ADC0832:u1|data[5] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "7.296 ns" { CH0_1[0] {} CH0_1[0]~combout {} ADC0832:u1|Add0~72 {} ADC0832:u1|Add0~53 {} ADC0832:u1|Add0~18 {} ADC0832:u1|Add0~11 {} ADC0832:u1|Add0~25 {} ADC0832:u1|Add0~46 {} ADC0832:u1|Add0~30 {} ADC0832:u1|Add0~35 {} ADC0832:u1|data[5] {} } { 0.000ns 0.000ns 1.393ns 1.255ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.722ns 1.229ns } { 0.000ns 0.708ns 0.125ns 0.611ns 0.077ns 0.077ns 0.077ns 0.163ns 0.609ns 0.125ns 0.125ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "6.948 ns" { clk_1 ADC0832:u1|current_state.Data_Transform ADC0832:u1|data[5] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "6.948 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|current_state.Data_Transform {} ADC0832:u1|data[5] {} } { 0.000ns 0.000ns 1.087ns 3.754ns } { 0.000ns 0.727ns 0.809ns 0.571ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_1 state_signal_1\[1\] DI_1 12.355 ns register " "Info: tco from clock \"clk_1\" to destination pin \"state_signal_1\[1\]\" through register \"DI_1\" is 12.355 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 source 8.798 ns + Longest register " "Info: + Longest clock path from clock \"clk_1\" to source register is 8.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk_1 1 CLK PIN_H5 90 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 90; CLK Node = 'clk_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.809 ns) 2.623 ns CLKNUM\[9\]~reg0 2 REG LC_X7_Y7_N3 5 " "Info: 2: + IC(1.087 ns) + CELL(0.809 ns) = 2.623 ns; Loc. = LC_X7_Y7_N3; Fanout = 5; REG Node = 'CLKNUM\[9\]~reg0'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { clk_1 CLKNUM[9]~reg0 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.571 ns) 4.376 ns Equal0~1 3 COMB LC_X5_Y7_N5 1 " "Info: 3: + IC(1.182 ns) + CELL(0.571 ns) = 4.376 ns; Loc. = LC_X5_Y7_N5; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { CLKNUM[9]~reg0 Equal0~1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.571 ns) 5.381 ns Equal0~4 4 COMB LC_X5_Y7_N2 1 " "Info: 4: + IC(0.434 ns) + CELL(0.571 ns) = 5.381 ns; Loc. = LC_X5_Y7_N2; Fanout = 1; COMB Node = 'Equal0~4'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { Equal0~1 Equal0~4 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.462 ns) 6.535 ns Equal0~9 5 COMB LC_X6_Y7_N3 4 " "Info: 5: + IC(0.692 ns) + CELL(0.462 ns) = 6.535 ns; Loc. = LC_X6_Y7_N3; Fanout = 4; COMB Node = 'Equal0~9'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.154 ns" { Equal0~4 Equal0~9 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.628 ns) + CELL(0.319 ns) 8.482 ns DI_1~1 6 COMB LC_X10_Y10_N1 1 " "Info: 6: + IC(1.628 ns) + CELL(0.319 ns) = 8.482 ns; Loc. = LC_X10_Y10_N1; Fanout = 1; COMB Node = 'DI_1~1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.947 ns" { Equal0~9 DI_1~1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 8.798 ns DI_1 7 REG LC_X10_Y10_N2 7 " "Info: 7: + IC(0.191 ns) + CELL(0.125 ns) = 8.798 ns; Loc. = LC_X10_Y10_N2; Fanout = 7; REG Node = 'DI_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { DI_1~1 DI_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.584 ns ( 40.74 % ) " "Info: Total cell delay = 3.584 ns ( 40.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.214 ns ( 59.26 % ) " "Info: Total interconnect delay = 5.214 ns ( 59.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "8.798 ns" { clk_1 CLKNUM[9]~reg0 Equal0~1 Equal0~4 Equal0~9 DI_1~1 DI_1 } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "8.798 ns" { clk_1 {} clk_1~combout {} CLKNUM[9]~reg0 {} Equal0~1 {} Equal0~4 {} Equal0~9 {} DI_1~1 {} DI_1 {} } { 0.000ns 0.000ns 1.087ns 1.182ns 0.434ns 0.692ns 1.628ns 0.191ns } { 0.000ns 0.727ns 0.809ns 0.571ns 0.571ns 0.462ns 0.319ns 0.125ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.557 ns + Longest register pin " "Info: + Longest register to pin delay is 3.557 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DI_1 1 REG LC_X10_Y10_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y10_N2; Fanout = 7; REG Node = 'DI_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DI_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.501 ns) + CELL(0.125 ns) 0.626 ns ADC0832:u1\|Selector0~0 2 COMB LC_X10_Y10_N8 1 " "Info: 2: + IC(0.501 ns) + CELL(0.125 ns) = 0.626 ns; Loc. = LC_X10_Y10_N8; Fanout = 1; COMB Node = 'ADC0832:u1\|Selector0~0'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { DI_1 ADC0832:u1|Selector0~0 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.477 ns) + CELL(1.454 ns) 3.557 ns state_signal_1\[1\] 3 PIN PIN_E13 0 " "Info: 3: + IC(1.477 ns) + CELL(1.454 ns) = 3.557 ns; Loc. = PIN_E13; Fanout = 0; PIN Node = 'state_signal_1\[1\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { ADC0832:u1|Selector0~0 state_signal_1[1] } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.579 ns ( 44.39 % ) " "Info: Total cell delay = 1.579 ns ( 44.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.978 ns ( 55.61 % ) " "Info: Total interconnect delay = 1.978 ns ( 55.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.557 ns" { DI_1 ADC0832:u1|Selector0~0 state_signal_1[1] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "3.557 ns" { DI_1 {} ADC0832:u1|Selector0~0 {} state_signal_1[1] {} } { 0.000ns 0.501ns 1.477ns } { 0.000ns 0.125ns 1.454ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "8.798 ns" { clk_1 CLKNUM[9]~reg0 Equal0~1 Equal0~4 Equal0~9 DI_1~1 DI_1 } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "8.798 ns" { clk_1 {} clk_1~combout {} CLKNUM[9]~reg0 {} Equal0~1 {} Equal0~4 {} Equal0~9 {} DI_1~1 {} DI_1 {} } { 0.000ns 0.000ns 1.087ns 1.182ns 0.434ns 0.692ns 1.628ns 0.191ns } { 0.000ns 0.727ns 0.809ns 0.571ns 0.571ns 0.462ns 0.319ns 0.125ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.557 ns" { DI_1 ADC0832:u1|Selector0~0 state_signal_1[1] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "3.557 ns" { DI_1 {} ADC0832:u1|Selector0~0 {} state_signal_1[1] {} } { 0.000ns 0.501ns 1.477ns } { 0.000ns 0.125ns 1.454ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ADC0832:u1\|data\[6\] CH0_1\[6\] clk_1 3.319 ns register " "Info: th for register \"ADC0832:u1\|data\[6\]\" (data pin = \"CH0_1\[6\]\", clock pin = \"clk_1\") is 3.319 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 destination 6.962 ns + Longest register " "Info: + Longest clock path from clock \"clk_1\" to destination register is 6.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk_1 1 CLK PIN_H5 90 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 90; CLK Node = 'clk_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.809 ns) 2.623 ns ADC0832:u1\|current_state.Data_Transform 2 REG LC_X10_Y10_N6 11 " "Info: 2: + IC(1.087 ns) + CELL(0.809 ns) = 2.623 ns; Loc. = LC_X10_Y10_N6; Fanout = 11; REG Node = 'ADC0832:u1\|current_state.Data_Transform'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { clk_1 ADC0832:u1|current_state.Data_Transform } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.768 ns) + CELL(0.571 ns) 6.962 ns ADC0832:u1\|data\[6\] 3 REG LC_X12_Y9_N4 1 " "Info: 3: + IC(3.768 ns) + CELL(0.571 ns) = 6.962 ns; Loc. = LC_X12_Y9_N4; Fanout = 1; REG Node = 'ADC0832:u1\|data\[6\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "4.339 ns" { ADC0832:u1|current_state.Data_Transform ADC0832:u1|data[6] } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.107 ns ( 30.26 % ) " "Info: Total cell delay = 2.107 ns ( 30.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.855 ns ( 69.74 % ) " "Info: Total interconnect delay = 4.855 ns ( 69.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "6.962 ns" { clk_1 ADC0832:u1|current_state.Data_Transform ADC0832:u1|data[6] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "6.962 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|current_state.Data_Transform {} ADC0832:u1|data[6] {} } { 0.000ns 0.000ns 1.087ns 3.768ns } { 0.000ns 0.727ns 0.809ns 0.571ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.643 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns CH0_1\[6\] 1 PIN PIN_F14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_F14; Fanout = 2; PIN Node = 'CH0_1\[6\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[6] } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.582 ns) + CELL(0.462 ns) 2.752 ns ADC0832:u1\|Add0~1 2 COMB LC_X12_Y9_N1 1 " "Info: 2: + IC(1.582 ns) + CELL(0.462 ns) = 2.752 ns; Loc. = LC_X12_Y9_N1; Fanout = 1; COMB Node = 'ADC0832:u1\|Add0~1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.044 ns" { CH0_1[6] ADC0832:u1|Add0~1 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.125 ns) 3.327 ns ADC0832:u1\|Add0~7 3 COMB LC_X12_Y9_N3 1 " "Info: 3: + IC(0.450 ns) + CELL(0.125 ns) = 3.327 ns; Loc. = LC_X12_Y9_N3; Fanout = 1; COMB Node = 'ADC0832:u1\|Add0~7'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { ADC0832:u1|Add0~1 ADC0832:u1|Add0~7 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 3.643 ns ADC0832:u1\|data\[6\] 4 REG LC_X12_Y9_N4 1 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 3.643 ns; Loc. = LC_X12_Y9_N4; Fanout = 1; REG Node = 'ADC0832:u1\|data\[6\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { ADC0832:u1|Add0~7 ADC0832:u1|data[6] } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.420 ns ( 38.98 % ) " "Info: Total cell delay = 1.420 ns ( 38.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.223 ns ( 61.02 % ) " "Info: Total interconnect delay = 2.223 ns ( 61.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.643 ns" { CH0_1[6] ADC0832:u1|Add0~1 ADC0832:u1|Add0~7 ADC0832:u1|data[6] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "3.643 ns" { CH0_1[6] {} CH0_1[6]~combout {} ADC0832:u1|Add0~1 {} ADC0832:u1|Add0~7 {} ADC0832:u1|data[6] {} } { 0.000ns 0.000ns 1.582ns 0.450ns 0.191ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.125ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "6.962 ns" { clk_1 ADC0832:u1|current_state.Data_Transform ADC0832:u1|data[6] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "6.962 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|current_state.Data_Transform {} ADC0832:u1|data[6] {} } { 0.000ns 0.000ns 1.087ns 3.768ns } { 0.000ns 0.727ns 0.809ns 0.571ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.643 ns" { CH0_1[6] ADC0832:u1|Add0~1 ADC0832:u1|Add0~7 ADC0832:u1|data[6] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "3.643 ns" { CH0_1[6] {} CH0_1[6]~combout {} ADC0832:u1|Add0~1 {} ADC0832:u1|Add0~7 {} ADC0832:u1|data[6] {} } { 0.000ns 0.000ns 1.582ns 0.450ns 0.191ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.125ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 19 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Peak virtual memory: 202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 14 14:51:39 2017 " "Info: Processing ended: Sat Oct 14 14:51:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
