* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Apr 20 2022 15:22:03

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : n2828
T_1_4_wire_logic_cluster/lc_7/out
T_2_5_lc_trk_g2_7
T_2_5_wire_logic_cluster/lc_4/in_3

T_1_4_wire_logic_cluster/lc_7/out
T_1_5_lc_trk_g0_7
T_1_5_wire_logic_cluster/lc_7/in_0

T_1_4_wire_logic_cluster/lc_7/out
T_1_5_lc_trk_g0_7
T_1_5_wire_logic_cluster/lc_0/in_3

End 

Net : n3429
T_2_5_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g0_4
T_2_5_wire_logic_cluster/lc_3/in_3

T_2_5_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g0_4
T_2_5_wire_logic_cluster/lc_2/in_0

T_2_5_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g1_4
T_1_6_wire_logic_cluster/lc_4/in_3

End 

Net : n3355
T_0_4_wire_logic_cluster/lc_0/out
T_1_4_lc_trk_g1_0
T_1_4_wire_logic_cluster/lc_6/in_3

End 

Net : n2425
T_2_5_wire_logic_cluster/lc_3/out
T_2_5_lc_trk_g0_3
T_2_5_wire_logic_cluster/lc_0/in_3

End 

Net : n12_adj_11_cascade_
T_1_4_wire_logic_cluster/lc_6/ltout
T_1_4_wire_logic_cluster/lc_7/in_2

End 

Net : PWM_cnt_5
T_0_5_wire_logic_cluster/lc_5/out
T_0_6_lc_trk_g0_5
T_0_6_wire_logic_cluster/lc_2/in_3

T_0_5_wire_logic_cluster/lc_5/out
T_1_4_lc_trk_g2_5
T_1_4_wire_logic_cluster/lc_5/in_0

T_0_5_wire_logic_cluster/lc_5/out
T_0_6_lc_trk_g0_5
T_0_6_wire_logic_cluster/lc_0/in_3

T_0_5_wire_logic_cluster/lc_5/out
T_0_4_lc_trk_g1_5
T_0_4_wire_logic_cluster/lc_3/in_3

T_0_5_wire_logic_cluster/lc_5/out
T_0_5_lc_trk_g1_5
T_0_5_wire_logic_cluster/lc_5/in_1

End 

Net : n3442
T_0_6_wire_logic_cluster/lc_2/out
T_0_3_sp4_v_t_44
T_0_4_lc_trk_g3_4
T_0_4_wire_logic_cluster/lc_0/in_1

End 

Net : n3380_cascade_
T_2_5_wire_logic_cluster/lc_0/ltout
T_2_5_wire_logic_cluster/lc_1/in_2

End 

Net : PWM_duty_5
T_0_6_wire_logic_cluster/lc_1/out
T_0_6_lc_trk_g0_1
T_0_6_wire_logic_cluster/lc_2/in_1

T_0_6_wire_logic_cluster/lc_1/out
T_1_3_sp4_v_t_43
T_1_4_lc_trk_g3_3
T_1_4_wire_logic_cluster/lc_5/in_1

T_0_6_wire_logic_cluster/lc_1/out
T_0_6_lc_trk_g0_1
T_0_6_wire_logic_cluster/lc_0/in_1

End 

Net : n3441
T_1_3_wire_logic_cluster/lc_4/out
T_0_4_lc_trk_g0_4
T_0_4_input_2_0
T_0_4_wire_logic_cluster/lc_0/in_2

End 

Net : PWM_cnt_3
T_0_5_wire_logic_cluster/lc_3/out
T_1_2_sp4_v_t_47
T_1_3_lc_trk_g2_7
T_1_3_wire_logic_cluster/lc_4/in_3

T_0_5_wire_logic_cluster/lc_3/out
T_1_2_sp4_v_t_47
T_1_4_lc_trk_g3_2
T_1_4_wire_logic_cluster/lc_3/in_0

T_0_5_wire_logic_cluster/lc_3/out
T_1_2_sp4_v_t_47
T_1_3_lc_trk_g2_7
T_1_3_input_2_5
T_1_3_wire_logic_cluster/lc_5/in_2

T_0_5_wire_logic_cluster/lc_3/out
T_0_5_lc_trk_g1_3
T_0_5_wire_logic_cluster/lc_3/in_1

End 

Net : n3448
T_1_3_wire_logic_cluster/lc_0/out
T_0_4_lc_trk_g1_0
T_0_4_wire_logic_cluster/lc_0/in_3

End 

Net : PWM_cnt_4
T_0_5_wire_logic_cluster/lc_4/out
T_1_1_sp4_v_t_44
T_1_3_lc_trk_g2_1
T_1_3_wire_logic_cluster/lc_0/in_3

T_0_5_wire_logic_cluster/lc_4/out
T_1_4_lc_trk_g3_4
T_1_4_wire_logic_cluster/lc_4/in_3

T_0_5_wire_logic_cluster/lc_4/out
T_1_1_sp4_v_t_44
T_1_3_lc_trk_g2_1
T_1_3_wire_logic_cluster/lc_6/in_3

T_0_5_wire_logic_cluster/lc_4/out
T_0_5_lc_trk_g3_4
T_0_5_wire_logic_cluster/lc_4/in_1

End 

Net : n2420
T_2_5_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g2_2
T_2_5_wire_logic_cluster/lc_1/in_3

End 

Net : n3332
T_1_4_wire_logic_cluster/lc_1/out
T_0_4_lc_trk_g3_1
T_0_4_wire_logic_cluster/lc_0/in_0

End 

Net : PWM_cnt_2
T_0_5_wire_logic_cluster/lc_2/out
T_1_4_lc_trk_g2_2
T_1_4_wire_logic_cluster/lc_1/in_3

T_0_5_wire_logic_cluster/lc_2/out
T_1_2_sp4_v_t_45
T_1_3_lc_trk_g3_5
T_1_3_wire_logic_cluster/lc_5/in_3

T_0_5_wire_logic_cluster/lc_2/out
T_0_5_lc_trk_g1_2
T_0_5_wire_logic_cluster/lc_2/in_1

End 

Net : PWM_duty_2
T_2_4_wire_logic_cluster/lc_1/out
T_1_4_lc_trk_g3_1
T_1_4_wire_logic_cluster/lc_1/in_1

T_2_4_wire_logic_cluster/lc_1/out
T_1_4_lc_trk_g3_1
T_1_4_wire_logic_cluster/lc_3/in_3

End 

Net : PWM_duty_3
T_2_4_wire_logic_cluster/lc_2/out
T_1_3_lc_trk_g3_2
T_1_3_wire_logic_cluster/lc_4/in_1

T_2_4_wire_logic_cluster/lc_2/out
T_2_3_sp4_v_t_36
T_1_4_lc_trk_g2_4
T_1_4_wire_logic_cluster/lc_3/in_1

T_2_4_wire_logic_cluster/lc_2/out
T_1_3_lc_trk_g3_2
T_1_3_wire_logic_cluster/lc_5/in_0

End 

Net : n3427
T_1_6_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g2_4
T_2_5_wire_logic_cluster/lc_7/in_3

End 

Net : PWM_duty_4
T_2_4_wire_logic_cluster/lc_3/out
T_1_3_lc_trk_g2_3
T_1_3_wire_logic_cluster/lc_0/in_1

T_2_4_wire_logic_cluster/lc_3/out
T_1_4_lc_trk_g2_3
T_1_4_wire_logic_cluster/lc_4/in_1

T_2_4_wire_logic_cluster/lc_3/out
T_1_3_lc_trk_g2_3
T_1_3_wire_logic_cluster/lc_6/in_1

End 

Net : n8_adj_10
T_1_4_wire_logic_cluster/lc_4/out
T_1_4_lc_trk_g1_4
T_1_4_wire_logic_cluster/lc_6/in_1

End 

Net : n6_adj_9_cascade_
T_1_4_wire_logic_cluster/lc_3/ltout
T_1_4_wire_logic_cluster/lc_4/in_2

End 

Net : n10_adj_6_cascade_
T_1_4_wire_logic_cluster/lc_5/ltout
T_1_4_wire_logic_cluster/lc_6/in_2

End 

Net : PWM_cnt_1
T_0_5_wire_logic_cluster/lc_1/out
T_1_5_lc_trk_g0_1
T_1_5_wire_logic_cluster/lc_1/in_0

T_0_5_wire_logic_cluster/lc_1/out
T_1_5_lc_trk_g0_1
T_1_5_wire_logic_cluster/lc_3/in_0

T_0_5_wire_logic_cluster/lc_1/out
T_0_5_lc_trk_g3_1
T_0_5_wire_logic_cluster/lc_1/in_1

End 

Net : n4_adj_12
T_1_5_wire_logic_cluster/lc_1/out
T_1_4_lc_trk_g1_1
T_1_4_wire_logic_cluster/lc_5/in_3

End 

Net : PWM_cnt_0
T_0_5_wire_logic_cluster/lc_0/out
T_1_5_lc_trk_g0_0
T_1_5_wire_logic_cluster/lc_1/in_1

T_0_5_wire_logic_cluster/lc_0/out
T_1_5_lc_trk_g0_0
T_1_5_wire_logic_cluster/lc_3/in_1

T_0_5_wire_logic_cluster/lc_0/out
T_0_5_lc_trk_g3_0
T_0_5_wire_logic_cluster/lc_0/in_1

End 

Net : PWM_duty_0
T_2_4_wire_logic_cluster/lc_0/out
T_1_5_lc_trk_g1_0
T_1_5_input_2_1
T_1_5_wire_logic_cluster/lc_1/in_2

T_2_4_wire_logic_cluster/lc_0/out
T_1_5_lc_trk_g1_0
T_1_5_input_2_3
T_1_5_wire_logic_cluster/lc_3/in_2

End 

Net : n1968
T_1_5_wire_logic_cluster/lc_7/out
T_1_5_sp4_h_l_3
T_0_5_sp4_v_t_38
T_0_7_lc_trk_g3_3
T_0_7_wire_logic_cluster/lc_3/cen

T_1_5_wire_logic_cluster/lc_7/out
T_1_5_sp4_h_l_3
T_0_5_sp4_v_t_38
T_0_7_lc_trk_g3_3
T_0_7_wire_logic_cluster/lc_3/cen

T_1_5_wire_logic_cluster/lc_7/out
T_1_0_span12_vert_22
T_1_7_lc_trk_g2_2
T_1_7_wire_logic_cluster/lc_0/cen

End 

Net : PWM_duty_1
T_2_4_wire_logic_cluster/lc_7/out
T_1_5_lc_trk_g1_7
T_1_5_wire_logic_cluster/lc_1/in_3

T_2_4_wire_logic_cluster/lc_7/out
T_1_5_lc_trk_g1_7
T_1_5_wire_logic_cluster/lc_3/in_3

End 

Net : n3428
T_1_5_wire_logic_cluster/lc_0/out
T_0_5_sp12_h_l_4
T_2_5_lc_trk_g1_3
T_2_5_wire_logic_cluster/lc_2/cen

T_1_5_wire_logic_cluster/lc_0/out
T_0_5_sp12_h_l_4
T_2_5_lc_trk_g1_3
T_2_5_wire_logic_cluster/lc_2/cen

T_1_5_wire_logic_cluster/lc_0/out
T_1_1_sp12_v_t_23
T_1_8_lc_trk_g3_3
T_1_8_wire_logic_cluster/lc_0/cen

End 

Net : n3429_cascade_
T_2_5_wire_logic_cluster/lc_4/ltout
T_2_5_wire_logic_cluster/lc_5/in_2

End 

Net : n6_cascade_
T_2_5_wire_logic_cluster/lc_5/ltout
T_2_5_wire_logic_cluster/lc_6/in_2

End 

Net : n3374_cascade_
T_2_5_wire_logic_cluster/lc_6/ltout
T_2_5_wire_logic_cluster/lc_7/in_2

End 

Net : n2810
T_0_4_wire_logic_cluster/lc_7/out
T_0_1_sp12_v_t_18
T_0_5_lc_trk_g3_5
T_0_5_wire_logic_cluster/lc_5/s_r

T_0_4_wire_logic_cluster/lc_7/out
T_0_1_sp12_v_t_18
T_0_5_lc_trk_g3_5
T_0_5_wire_logic_cluster/lc_5/s_r

T_0_4_wire_logic_cluster/lc_7/out
T_0_1_sp12_v_t_18
T_0_5_lc_trk_g3_5
T_0_5_wire_logic_cluster/lc_5/s_r

T_0_4_wire_logic_cluster/lc_7/out
T_0_1_sp12_v_t_18
T_0_5_lc_trk_g3_5
T_0_5_wire_logic_cluster/lc_5/s_r

T_0_4_wire_logic_cluster/lc_7/out
T_0_1_sp12_v_t_18
T_0_5_lc_trk_g3_5
T_0_5_wire_logic_cluster/lc_5/s_r

T_0_4_wire_logic_cluster/lc_7/out
T_0_1_sp12_v_t_18
T_0_5_lc_trk_g3_5
T_0_5_wire_logic_cluster/lc_5/s_r

T_0_4_wire_logic_cluster/lc_7/out
T_0_1_sp12_v_t_18
T_0_5_lc_trk_g3_5
T_0_5_wire_logic_cluster/lc_5/s_r

T_0_4_wire_logic_cluster/lc_7/out
T_0_1_sp12_v_t_18
T_0_5_lc_trk_g3_5
T_0_5_wire_logic_cluster/lc_5/s_r

End 

Net : n3342
T_0_4_wire_logic_cluster/lc_1/out
T_0_4_lc_trk_g0_1
T_0_4_wire_logic_cluster/lc_6/in_1

End 

Net : n104_cascade_
T_0_4_wire_logic_cluster/lc_6/ltout
T_0_4_wire_logic_cluster/lc_7/in_2

End 

Net : n3355_cascade_
T_0_4_wire_logic_cluster/lc_0/ltout
T_0_4_wire_logic_cluster/lc_1/in_2

End 

Net : n3430
T_1_6_wire_logic_cluster/lc_3/out
T_2_5_lc_trk_g3_3
T_2_5_wire_logic_cluster/lc_3/in_1

T_1_6_wire_logic_cluster/lc_3/out
T_1_5_lc_trk_g0_3
T_1_5_input_2_7
T_1_5_wire_logic_cluster/lc_7/in_2

T_1_6_wire_logic_cluster/lc_3/out
T_1_5_lc_trk_g0_3
T_1_5_wire_logic_cluster/lc_0/in_1

T_1_6_wire_logic_cluster/lc_3/out
T_2_5_lc_trk_g3_3
T_2_5_input_2_2
T_2_5_wire_logic_cluster/lc_2/in_2

T_1_6_wire_logic_cluster/lc_3/out
T_2_5_lc_trk_g3_3
T_2_5_wire_logic_cluster/lc_5/in_3

T_1_6_wire_logic_cluster/lc_3/out
T_1_0_span12_vert_17
T_1_6_sp4_v_t_36
T_0_7_lc_trk_g2_4
T_0_7_wire_logic_cluster/lc_5/s_r

T_1_6_wire_logic_cluster/lc_3/out
T_1_0_span12_vert_17
T_1_6_sp4_v_t_36
T_0_7_lc_trk_g2_4
T_0_7_wire_logic_cluster/lc_5/s_r

T_1_6_wire_logic_cluster/lc_3/out
T_1_7_lc_trk_g0_3
T_1_7_wire_logic_cluster/lc_2/in_3

End 

Net : n5_cascade_
T_1_6_wire_logic_cluster/lc_1/ltout
T_1_6_wire_logic_cluster/lc_2/in_2

End 

Net : n42
T_1_6_wire_logic_cluster/lc_5/out
T_1_6_lc_trk_g1_5
T_1_6_wire_logic_cluster/lc_1/in_3

T_1_6_wire_logic_cluster/lc_5/out
T_1_5_lc_trk_g1_5
T_1_5_wire_logic_cluster/lc_5/in_3

End 

Net : drv_clk_counter_6
T_2_6_wire_logic_cluster/lc_6/out
T_1_6_lc_trk_g2_6
T_1_6_wire_logic_cluster/lc_5/in_3

T_2_6_wire_logic_cluster/lc_6/out
T_2_6_lc_trk_g1_6
T_2_6_wire_logic_cluster/lc_6/in_1

End 

Net : n2570_cascade_
T_1_6_wire_logic_cluster/lc_2/ltout
T_1_6_wire_logic_cluster/lc_3/in_2

End 

Net : drv_clk_counter_7
T_2_6_wire_logic_cluster/lc_7/out
T_1_6_lc_trk_g3_7
T_1_6_wire_logic_cluster/lc_5/in_1

T_2_6_wire_logic_cluster/lc_7/out
T_2_6_lc_trk_g3_7
T_2_6_wire_logic_cluster/lc_7/in_1

End 

Net : n2570
T_1_6_wire_logic_cluster/lc_2/out
T_1_2_sp4_v_t_41
T_0_4_lc_trk_g1_4
T_0_4_wire_logic_cluster/lc_7/in_0

T_1_6_wire_logic_cluster/lc_2/out
T_1_5_lc_trk_g1_2
T_1_5_wire_logic_cluster/lc_2/in_3

End 

Net : n14_adj_8_cascade_
T_0_4_wire_logic_cluster/lc_5/ltout
T_0_4_wire_logic_cluster/lc_6/in_2

End 

Net : PWM_duty_6
T_0_4_wire_logic_cluster/lc_2/out
T_0_3_sp4_v_t_36
T_0_6_lc_trk_g0_4
T_0_6_input_2_0
T_0_6_wire_logic_cluster/lc_0/in_2

T_0_4_wire_logic_cluster/lc_2/out
T_1_4_lc_trk_g0_2
T_1_4_wire_logic_cluster/lc_7/in_1

T_0_4_wire_logic_cluster/lc_2/out
T_0_4_lc_trk_g3_2
T_0_4_wire_logic_cluster/lc_1/in_0

T_0_4_wire_logic_cluster/lc_2/out
T_0_4_lc_trk_g3_2
T_0_4_wire_logic_cluster/lc_3/in_0

End 

Net : n3344
T_0_6_wire_logic_cluster/lc_0/out
T_0_3_sp4_v_t_40
T_0_4_lc_trk_g3_0
T_0_4_wire_logic_cluster/lc_5/in_0

End 

Net : n985
T_1_5_wire_logic_cluster/lc_6/out
T_1_2_sp4_v_t_36
T_2_6_sp4_h_l_1
T_2_6_lc_trk_g0_4
T_2_6_wire_logic_cluster/lc_5/s_r

T_1_5_wire_logic_cluster/lc_6/out
T_1_2_sp4_v_t_36
T_2_6_sp4_h_l_1
T_2_6_lc_trk_g0_4
T_2_6_wire_logic_cluster/lc_5/s_r

T_1_5_wire_logic_cluster/lc_6/out
T_1_2_sp4_v_t_36
T_2_6_sp4_h_l_1
T_2_6_lc_trk_g0_4
T_2_6_wire_logic_cluster/lc_5/s_r

T_1_5_wire_logic_cluster/lc_6/out
T_1_2_sp4_v_t_36
T_2_6_sp4_h_l_1
T_2_6_lc_trk_g0_4
T_2_6_wire_logic_cluster/lc_5/s_r

T_1_5_wire_logic_cluster/lc_6/out
T_1_2_sp4_v_t_36
T_2_6_sp4_h_l_1
T_2_6_lc_trk_g0_4
T_2_6_wire_logic_cluster/lc_5/s_r

T_1_5_wire_logic_cluster/lc_6/out
T_1_2_sp4_v_t_36
T_2_6_sp4_h_l_1
T_2_6_lc_trk_g0_4
T_2_6_wire_logic_cluster/lc_5/s_r

T_1_5_wire_logic_cluster/lc_6/out
T_1_2_sp4_v_t_36
T_2_6_sp4_h_l_1
T_2_6_lc_trk_g0_4
T_2_6_wire_logic_cluster/lc_5/s_r

T_1_5_wire_logic_cluster/lc_6/out
T_1_2_sp4_v_t_36
T_2_6_sp4_h_l_1
T_2_6_lc_trk_g0_4
T_2_6_wire_logic_cluster/lc_5/s_r

T_1_5_wire_logic_cluster/lc_6/out
T_2_4_sp4_v_t_45
T_2_7_lc_trk_g1_5
T_2_7_wire_logic_cluster/lc_5/s_r

T_1_5_wire_logic_cluster/lc_6/out
T_2_4_sp4_v_t_45
T_2_7_lc_trk_g1_5
T_2_7_wire_logic_cluster/lc_5/s_r

T_1_5_wire_logic_cluster/lc_6/out
T_2_4_sp4_v_t_45
T_2_7_lc_trk_g1_5
T_2_7_wire_logic_cluster/lc_5/s_r

End 

Net : n3445_cascade_
T_1_6_wire_logic_cluster/lc_6/ltout
T_1_6_wire_logic_cluster/lc_7/in_2

End 

Net : drv_clk_counter_2
T_2_6_wire_logic_cluster/lc_2/out
T_1_6_lc_trk_g3_2
T_1_6_wire_logic_cluster/lc_6/in_3

T_2_6_wire_logic_cluster/lc_2/out
T_1_6_lc_trk_g3_2
T_1_6_wire_logic_cluster/lc_0/in_3

T_2_6_wire_logic_cluster/lc_2/out
T_2_6_lc_trk_g1_2
T_2_6_wire_logic_cluster/lc_2/in_1

End 

Net : n6_adj_13_cascade_
T_1_5_wire_logic_cluster/lc_5/ltout
T_1_5_wire_logic_cluster/lc_6/in_2

End 

Net : n3287
T_1_6_wire_logic_cluster/lc_7/out
T_1_1_sp12_v_t_22
T_1_5_lc_trk_g2_1
T_1_5_input_2_5
T_1_5_wire_logic_cluster/lc_5/in_2

End 

Net : drv_clk_counter_3
T_2_6_wire_logic_cluster/lc_3/out
T_1_6_lc_trk_g2_3
T_1_6_wire_logic_cluster/lc_6/in_1

T_2_6_wire_logic_cluster/lc_3/out
T_1_6_lc_trk_g2_3
T_1_6_wire_logic_cluster/lc_0/in_1

T_2_6_wire_logic_cluster/lc_3/out
T_2_6_lc_trk_g1_3
T_2_6_wire_logic_cluster/lc_3/in_1

End 

Net : PWM_cnt_6
T_0_5_wire_logic_cluster/lc_6/out
T_1_4_lc_trk_g2_6
T_1_4_wire_logic_cluster/lc_7/in_3

T_0_5_wire_logic_cluster/lc_6/out
T_0_6_lc_trk_g0_6
T_0_6_wire_logic_cluster/lc_0/in_0

T_0_5_wire_logic_cluster/lc_6/out
T_0_4_lc_trk_g0_6
T_0_4_wire_logic_cluster/lc_1/in_3

T_0_5_wire_logic_cluster/lc_6/out
T_0_4_lc_trk_g0_6
T_0_4_wire_logic_cluster/lc_3/in_1

T_0_5_wire_logic_cluster/lc_6/out
T_0_5_lc_trk_g1_6
T_0_5_wire_logic_cluster/lc_6/in_1

End 

Net : drv_clk_counter_0
T_2_6_wire_logic_cluster/lc_0/out
T_2_6_sp4_h_l_5
T_1_6_lc_trk_g0_5
T_1_6_wire_logic_cluster/lc_7/in_0

T_2_6_wire_logic_cluster/lc_0/out
T_2_6_sp4_h_l_5
T_2_6_lc_trk_g1_0
T_2_6_wire_logic_cluster/lc_0/in_1

End 

Net : drv_clk_counter_1
T_2_6_wire_logic_cluster/lc_1/out
T_1_6_lc_trk_g3_1
T_1_6_wire_logic_cluster/lc_0/in_0

T_2_6_wire_logic_cluster/lc_1/out
T_1_6_lc_trk_g3_1
T_1_6_wire_logic_cluster/lc_7/in_3

T_2_6_wire_logic_cluster/lc_1/out
T_2_6_lc_trk_g3_1
T_2_6_wire_logic_cluster/lc_1/in_1

End 

Net : n3288_cascade_
T_1_6_wire_logic_cluster/lc_0/ltout
T_1_6_wire_logic_cluster/lc_1/in_2

End 

Net : PWM_cnt_7
T_0_5_wire_logic_cluster/lc_7/out
T_0_5_sp4_h_l_19
T_1_5_lc_trk_g2_3
T_1_5_wire_logic_cluster/lc_4/in_3

T_0_5_wire_logic_cluster/lc_7/out
T_0_5_sp4_h_l_19
T_3_5_sp4_h_l_2
T_2_5_lc_trk_g1_2
T_2_5_wire_logic_cluster/lc_4/in_1

T_0_5_wire_logic_cluster/lc_7/out
T_0_4_lc_trk_g0_7
T_0_4_wire_logic_cluster/lc_4/in_3

T_0_5_wire_logic_cluster/lc_7/out
T_0_5_sp4_h_l_19
T_1_5_lc_trk_g3_3
T_1_5_wire_logic_cluster/lc_0/in_0

T_0_5_wire_logic_cluster/lc_7/out
T_0_5_sp4_h_l_19
T_1_5_lc_trk_g3_3
T_1_5_wire_logic_cluster/lc_7/in_3

T_0_5_wire_logic_cluster/lc_7/out
T_0_5_lc_trk_g1_7
T_0_5_wire_logic_cluster/lc_7/in_1

End 

Net : n3447
T_1_5_wire_logic_cluster/lc_4/out
T_0_4_lc_trk_g2_4
T_0_4_wire_logic_cluster/lc_5/in_1

T_1_5_wire_logic_cluster/lc_4/out
T_0_4_lc_trk_g2_4
T_0_4_wire_logic_cluster/lc_6/in_0

End 

Net : n1933
T_1_5_wire_logic_cluster/lc_2/out
T_0_5_lc_trk_g2_2
T_0_5_wire_logic_cluster/lc_1/cen

T_1_5_wire_logic_cluster/lc_2/out
T_0_5_lc_trk_g2_2
T_0_5_wire_logic_cluster/lc_1/cen

T_1_5_wire_logic_cluster/lc_2/out
T_0_5_lc_trk_g2_2
T_0_5_wire_logic_cluster/lc_1/cen

T_1_5_wire_logic_cluster/lc_2/out
T_0_5_lc_trk_g2_2
T_0_5_wire_logic_cluster/lc_1/cen

T_1_5_wire_logic_cluster/lc_2/out
T_0_5_lc_trk_g2_2
T_0_5_wire_logic_cluster/lc_1/cen

T_1_5_wire_logic_cluster/lc_2/out
T_0_5_lc_trk_g2_2
T_0_5_wire_logic_cluster/lc_1/cen

T_1_5_wire_logic_cluster/lc_2/out
T_0_5_lc_trk_g2_2
T_0_5_wire_logic_cluster/lc_1/cen

T_1_5_wire_logic_cluster/lc_2/out
T_0_5_lc_trk_g2_2
T_0_5_wire_logic_cluster/lc_1/cen

End 

Net : n8
T_1_3_wire_logic_cluster/lc_6/out
T_0_4_lc_trk_g1_6
T_0_4_wire_logic_cluster/lc_6/in_3

End 

Net : n6_adj_1_cascade_
T_1_3_wire_logic_cluster/lc_5/ltout
T_1_3_wire_logic_cluster/lc_6/in_2

End 

Net : drv_clk_counter_4
T_2_6_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g2_4
T_1_6_wire_logic_cluster/lc_7/in_1

T_2_6_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g2_4
T_1_6_wire_logic_cluster/lc_1/in_1

T_2_6_wire_logic_cluster/lc_4/out
T_2_6_lc_trk_g3_4
T_2_6_wire_logic_cluster/lc_4/in_1

End 

Net : drv_clk_counter_5
T_2_6_wire_logic_cluster/lc_5/out
T_1_6_lc_trk_g2_5
T_1_6_wire_logic_cluster/lc_1/in_0

T_2_6_wire_logic_cluster/lc_5/out
T_1_5_lc_trk_g3_5
T_1_5_wire_logic_cluster/lc_5/in_1

T_2_6_wire_logic_cluster/lc_5/out
T_2_6_lc_trk_g1_5
T_2_6_wire_logic_cluster/lc_5/in_1

End 

Net : PWM_duty_7
T_2_4_wire_logic_cluster/lc_4/out
T_1_5_lc_trk_g1_4
T_1_5_wire_logic_cluster/lc_4/in_1

T_2_4_wire_logic_cluster/lc_4/out
T_2_3_sp4_v_t_40
T_2_5_lc_trk_g3_5
T_2_5_wire_logic_cluster/lc_4/in_0

T_2_4_wire_logic_cluster/lc_4/out
T_1_4_sp4_h_l_0
T_0_4_lc_trk_g0_0
T_0_4_wire_logic_cluster/lc_4/in_0

T_2_4_wire_logic_cluster/lc_4/out
T_1_5_lc_trk_g0_4
T_1_5_wire_logic_cluster/lc_7/in_1

T_2_4_wire_logic_cluster/lc_4/out
T_1_5_lc_trk_g0_4
T_1_5_input_2_0
T_1_5_wire_logic_cluster/lc_0/in_2

End 

Net : n3444
T_6_4_wire_logic_cluster/lc_0/out
T_6_3_lc_trk_g0_0
T_6_3_wire_logic_cluster/lc_0/in_0

T_6_4_wire_logic_cluster/lc_0/out
T_6_4_lc_trk_g1_0
T_6_4_wire_logic_cluster/lc_6/in_3

T_6_4_wire_logic_cluster/lc_0/out
T_6_3_lc_trk_g0_0
T_6_3_wire_logic_cluster/lc_5/in_1

T_6_4_wire_logic_cluster/lc_0/out
T_6_1_sp4_v_t_40
T_5_2_lc_trk_g3_0
T_5_2_wire_logic_cluster/lc_4/in_1

End 

Net : n3432
T_6_3_wire_logic_cluster/lc_0/out
T_6_3_sp4_h_l_5
T_7_3_lc_trk_g2_5
T_7_3_wire_logic_cluster/lc_5/in_0

End 

Net : hard0_SBACKo
T_0_0_wire_i2c_fifo/ACKO
T_0_0_i2c_out_17
T_0_3_sp12_h_l_11
T_6_3_sp12_v_t_23
T_6_4_lc_trk_g3_7
T_6_4_wire_logic_cluster/lc_0/in_0

T_0_0_wire_i2c_fifo/ACKO
T_0_0_i2c_out_17
T_0_3_sp12_h_l_11
T_4_3_sp4_h_l_11
T_7_0_span4_vert_29
T_7_2_lc_trk_g1_0
T_7_2_input_2_1
T_7_2_wire_logic_cluster/lc_1/in_2

T_0_0_wire_i2c_fifo/ACKO
T_0_0_i2c_out_17
T_0_3_sp12_h_l_11
T_6_3_sp12_v_t_23
T_6_4_lc_trk_g3_7
T_6_4_input_2_4
T_6_4_wire_logic_cluster/lc_4/in_2

T_0_0_wire_i2c_fifo/ACKO
T_0_0_i2c_out_17
T_0_3_sp12_h_l_11
T_4_3_sp4_h_l_11
T_8_3_sp4_h_l_2
T_7_3_lc_trk_g0_2
T_7_3_wire_logic_cluster/lc_6/in_0

T_0_0_wire_i2c_fifo/ACKO
T_0_0_i2c_out_17
T_0_3_sp12_h_l_11
T_4_3_sp4_h_l_11
T_7_0_span4_vert_29
T_7_2_lc_trk_g1_0
T_7_2_wire_logic_cluster/lc_5/in_0

T_0_0_wire_i2c_fifo/ACKO
T_0_0_i2c_out_17
T_0_3_sp12_h_l_11
T_6_0_span12_vert_4
T_6_2_lc_trk_g3_3
T_6_2_wire_logic_cluster/lc_5/in_1

T_0_0_wire_i2c_fifo/ACKO
T_0_0_i2c_out_17
T_0_3_sp12_h_l_11
T_6_0_span12_vert_4
T_6_2_lc_trk_g3_3
T_6_2_input_2_0
T_6_2_wire_logic_cluster/lc_0/in_2

T_0_0_wire_i2c_fifo/ACKO
T_0_0_i2c_out_17
T_0_3_sp12_h_l_11
T_4_3_sp4_h_l_11
T_8_3_sp4_h_l_2
T_7_3_lc_trk_g0_2
T_7_3_wire_logic_cluster/lc_2/in_0

T_0_0_wire_i2c_fifo/ACKO
T_0_0_i2c_out_17
T_0_3_sp12_h_l_11
T_6_0_span12_vert_4
T_6_0_span4_vert_24
T_5_1_lc_trk_g0_0
T_5_1_wire_logic_cluster/lc_6/in_0

T_0_0_wire_i2c_fifo/ACKO
T_0_0_i2c_out_17
T_1_3_sp4_h_l_4
T_4_0_span4_vert_34
T_4_1_lc_trk_g3_2
T_4_1_wire_logic_cluster/lc_6/in_1

T_0_0_wire_i2c_fifo/ACKO
T_0_0_i2c_out_17
T_1_3_sp4_h_l_4
T_4_0_span4_vert_34
T_4_1_lc_trk_g2_2
T_4_1_wire_logic_cluster/lc_3/in_3

T_0_0_wire_i2c_fifo/ACKO
T_0_0_i2c_out_17
T_1_3_sp4_h_l_4
T_4_0_span4_vert_34
T_4_1_lc_trk_g2_2
T_4_1_wire_logic_cluster/lc_2/in_0

T_0_0_wire_i2c_fifo/ACKO
T_0_0_i2c_out_17
T_1_2_lc_trk_g3_2
T_1_2_wire_logic_cluster/lc_5/in_0

T_0_0_wire_i2c_fifo/ACKO
T_0_0_i2c_out_17
T_1_3_sp4_h_l_4
T_4_0_span4_vert_34
T_4_2_lc_trk_g1_7
T_4_2_wire_logic_cluster/lc_3/in_3

End 

Net : n3430_cascade_
T_1_6_wire_logic_cluster/lc_3/ltout
T_1_6_wire_logic_cluster/lc_4/in_2

End 

Net : n4
T_1_5_wire_logic_cluster/lc_3/out
T_0_4_lc_trk_g3_3
T_0_4_wire_logic_cluster/lc_5/in_3

End 

Net : motor_on
T_4_4_wire_logic_cluster/lc_1/out
T_4_2_sp4_v_t_47
T_1_6_sp4_h_l_3
T_1_6_lc_trk_g0_6
T_1_6_wire_logic_cluster/lc_3/in_3

T_4_4_wire_logic_cluster/lc_1/out
T_4_1_sp4_v_t_42
T_1_5_sp4_h_l_7
T_1_5_lc_trk_g0_2
T_1_5_wire_logic_cluster/lc_6/in_0

T_4_4_wire_logic_cluster/lc_1/out
T_0_4_sp12_h_l_1
T_0_4_lc_trk_g0_2
T_0_4_wire_logic_cluster/lc_7/in_1

T_4_4_wire_logic_cluster/lc_1/out
T_4_1_sp4_v_t_42
T_1_5_sp4_h_l_7
T_1_5_lc_trk_g0_2
T_1_5_wire_logic_cluster/lc_2/in_0

T_4_4_wire_logic_cluster/lc_1/out
T_4_4_lc_trk_g3_1
T_4_4_wire_logic_cluster/lc_1/in_3

End 

Net : drv_clk_counter_10
T_2_7_wire_logic_cluster/lc_2/out
T_1_6_lc_trk_g2_2
T_1_6_wire_logic_cluster/lc_2/in_0

T_2_7_wire_logic_cluster/lc_2/out
T_2_4_sp4_v_t_44
T_1_5_lc_trk_g3_4
T_1_5_wire_logic_cluster/lc_6/in_1

T_2_7_wire_logic_cluster/lc_2/out
T_2_7_lc_trk_g3_2
T_2_7_wire_logic_cluster/lc_2/in_1

End 

Net : n3433
T_6_4_wire_logic_cluster/lc_6/out
T_6_0_span12_vert_19
T_6_5_lc_trk_g3_3
T_6_5_wire_logic_cluster/lc_7/cen

T_6_4_wire_logic_cluster/lc_6/out
T_6_0_span12_vert_19
T_6_5_lc_trk_g3_3
T_6_5_wire_logic_cluster/lc_7/cen

T_6_4_wire_logic_cluster/lc_6/out
T_6_0_span12_vert_19
T_6_5_lc_trk_g3_3
T_6_5_wire_logic_cluster/lc_7/cen

End 

Net : drv_clk_counter_8
T_2_7_wire_logic_cluster/lc_0/out
T_1_6_lc_trk_g3_0
T_1_6_wire_logic_cluster/lc_2/in_1

T_2_7_wire_logic_cluster/lc_0/out
T_2_4_sp4_v_t_40
T_1_5_lc_trk_g3_0
T_1_5_wire_logic_cluster/lc_5/in_0

T_2_7_wire_logic_cluster/lc_0/out
T_2_7_lc_trk_g3_0
T_2_7_wire_logic_cluster/lc_0/in_1

End 

Net : n1
T_7_3_wire_logic_cluster/lc_7/out
T_7_3_lc_trk_g1_7
T_7_3_wire_logic_cluster/lc_3/in_1

End 

Net : n990
T_7_2_wire_logic_cluster/lc_1/out
T_7_3_lc_trk_g1_1
T_7_3_wire_logic_cluster/lc_7/in_3

End 

Net : drv_clk_counter_9
T_2_7_wire_logic_cluster/lc_1/out
T_1_6_lc_trk_g2_1
T_1_6_wire_logic_cluster/lc_2/in_3

T_2_7_wire_logic_cluster/lc_1/out
T_2_4_sp4_v_t_42
T_1_5_lc_trk_g3_2
T_1_5_wire_logic_cluster/lc_6/in_3

T_2_7_wire_logic_cluster/lc_1/out
T_2_7_lc_trk_g3_1
T_2_7_wire_logic_cluster/lc_1/in_1

End 

Net : n1913
T_6_3_wire_logic_cluster/lc_5/out
T_6_1_sp4_v_t_39
T_5_3_lc_trk_g0_2
T_5_3_wire_logic_cluster/lc_1/cen

T_6_3_wire_logic_cluster/lc_5/out
T_6_1_sp4_v_t_39
T_5_3_lc_trk_g0_2
T_5_3_wire_logic_cluster/lc_1/cen

T_6_3_wire_logic_cluster/lc_5/out
T_6_1_sp4_v_t_39
T_5_3_lc_trk_g0_2
T_5_3_wire_logic_cluster/lc_1/cen

T_6_3_wire_logic_cluster/lc_5/out
T_6_1_sp4_v_t_39
T_5_3_lc_trk_g0_2
T_5_3_wire_logic_cluster/lc_1/cen

T_6_3_wire_logic_cluster/lc_5/out
T_6_1_sp4_v_t_39
T_5_3_lc_trk_g0_2
T_5_3_wire_logic_cluster/lc_1/cen

T_6_3_wire_logic_cluster/lc_5/out
T_5_3_sp4_h_l_2
T_4_3_lc_trk_g0_2
T_4_3_wire_logic_cluster/lc_4/cen

T_6_3_wire_logic_cluster/lc_5/out
T_5_3_sp4_h_l_2
T_4_3_lc_trk_g0_2
T_4_3_wire_logic_cluster/lc_4/cen

T_6_3_wire_logic_cluster/lc_5/out
T_5_3_sp4_h_l_2
T_4_3_lc_trk_g0_2
T_4_3_wire_logic_cluster/lc_4/cen

End 

Net : i2c_steps_0
T_7_3_wire_logic_cluster/lc_3/out
T_6_4_lc_trk_g0_3
T_6_4_wire_logic_cluster/lc_0/in_3

T_7_3_wire_logic_cluster/lc_3/out
T_7_2_lc_trk_g0_3
T_7_2_wire_logic_cluster/lc_7/in_0

T_7_3_wire_logic_cluster/lc_3/out
T_7_2_lc_trk_g0_3
T_7_2_wire_logic_cluster/lc_4/in_3

T_7_3_wire_logic_cluster/lc_3/out
T_6_4_lc_trk_g0_3
T_6_4_wire_logic_cluster/lc_4/in_3

T_7_3_wire_logic_cluster/lc_3/out
T_5_3_sp4_h_l_3
T_4_0_span4_vert_32
T_4_1_lc_trk_g3_0
T_4_1_wire_logic_cluster/lc_0/in_3

T_7_3_wire_logic_cluster/lc_3/out
T_7_3_sp4_h_l_11
T_6_0_span4_vert_28
T_5_1_lc_trk_g0_4
T_5_1_wire_logic_cluster/lc_5/in_1

T_7_3_wire_logic_cluster/lc_3/out
T_7_3_sp4_h_l_11
T_6_0_span4_vert_28
T_5_1_lc_trk_g0_4
T_5_1_input_2_4
T_5_1_wire_logic_cluster/lc_4/in_2

T_7_3_wire_logic_cluster/lc_3/out
T_6_2_lc_trk_g2_3
T_6_2_wire_logic_cluster/lc_6/in_1

T_7_3_wire_logic_cluster/lc_3/out
T_6_2_lc_trk_g2_3
T_6_2_wire_logic_cluster/lc_0/in_3

T_7_3_wire_logic_cluster/lc_3/out
T_7_3_sp4_h_l_11
T_3_3_sp4_h_l_11
T_2_0_span4_vert_28
T_1_2_lc_trk_g3_1
T_1_2_wire_logic_cluster/lc_5/in_3

T_7_3_wire_logic_cluster/lc_3/out
T_5_3_sp4_h_l_3
T_4_0_span4_vert_32
T_4_2_lc_trk_g0_5
T_4_2_wire_logic_cluster/lc_2/in_3

T_7_3_wire_logic_cluster/lc_3/out
T_5_3_sp4_h_l_3
T_4_0_span4_vert_32
T_4_2_lc_trk_g0_5
T_4_2_wire_logic_cluster/lc_4/in_1

T_7_3_wire_logic_cluster/lc_3/out
T_7_3_sp4_h_l_11
T_6_0_span4_vert_28
T_5_1_lc_trk_g0_4
T_5_1_input_2_2
T_5_1_wire_logic_cluster/lc_2/in_2

T_7_3_wire_logic_cluster/lc_3/out
T_6_3_lc_trk_g3_3
T_6_3_wire_logic_cluster/lc_1/in_3

T_7_3_wire_logic_cluster/lc_3/out
T_7_3_sp4_h_l_11
T_7_3_lc_trk_g0_6
T_7_3_wire_logic_cluster/lc_3/in_3

T_7_3_wire_logic_cluster/lc_3/out
T_7_2_lc_trk_g0_3
T_7_2_wire_logic_cluster/lc_0/in_1

T_7_3_wire_logic_cluster/lc_3/out
T_6_3_lc_trk_g3_3
T_6_3_wire_logic_cluster/lc_7/in_3

End 

Net : i2c_steps_2
T_6_3_wire_logic_cluster/lc_7/out
T_6_4_lc_trk_g0_7
T_6_4_wire_logic_cluster/lc_0/in_1

T_6_3_wire_logic_cluster/lc_7/out
T_5_3_sp4_h_l_6
T_4_0_span4_vert_35
T_4_2_lc_trk_g1_6
T_4_2_wire_logic_cluster/lc_0/in_1

T_6_3_wire_logic_cluster/lc_7/out
T_6_4_lc_trk_g0_7
T_6_4_wire_logic_cluster/lc_4/in_1

T_6_3_wire_logic_cluster/lc_7/out
T_5_3_sp4_h_l_6
T_4_0_span4_vert_35
T_4_1_lc_trk_g2_3
T_4_1_wire_logic_cluster/lc_0/in_1

T_6_3_wire_logic_cluster/lc_7/out
T_7_3_lc_trk_g0_7
T_7_3_wire_logic_cluster/lc_6/in_1

T_6_3_wire_logic_cluster/lc_7/out
T_5_3_sp4_h_l_6
T_4_0_span4_vert_35
T_4_2_lc_trk_g1_6
T_4_2_wire_logic_cluster/lc_6/in_1

T_6_3_wire_logic_cluster/lc_7/out
T_6_2_sp4_v_t_46
T_6_0_span4_vert_15
T_5_1_lc_trk_g2_7
T_5_1_wire_logic_cluster/lc_4/in_3

T_6_3_wire_logic_cluster/lc_7/out
T_7_2_lc_trk_g3_7
T_7_2_wire_logic_cluster/lc_5/in_1

T_6_3_wire_logic_cluster/lc_7/out
T_6_2_lc_trk_g1_7
T_6_2_wire_logic_cluster/lc_6/in_0

T_6_3_wire_logic_cluster/lc_7/out
T_7_3_lc_trk_g0_7
T_7_3_wire_logic_cluster/lc_7/in_0

T_6_3_wire_logic_cluster/lc_7/out
T_6_2_lc_trk_g0_7
T_6_2_wire_logic_cluster/lc_0/in_1

T_6_3_wire_logic_cluster/lc_7/out
T_7_2_lc_trk_g3_7
T_7_2_wire_logic_cluster/lc_2/in_0

T_6_3_wire_logic_cluster/lc_7/out
T_5_3_sp4_h_l_6
T_4_0_span4_vert_35
T_4_1_lc_trk_g2_3
T_4_1_wire_logic_cluster/lc_3/in_0

T_6_3_wire_logic_cluster/lc_7/out
T_5_3_sp4_h_l_6
T_4_0_span4_vert_35
T_4_2_lc_trk_g0_6
T_4_2_wire_logic_cluster/lc_2/in_0

T_6_3_wire_logic_cluster/lc_7/out
T_5_3_sp4_h_l_6
T_4_0_span4_vert_35
T_4_2_lc_trk_g1_6
T_4_2_wire_logic_cluster/lc_4/in_3

T_6_3_wire_logic_cluster/lc_7/out
T_6_2_sp4_v_t_46
T_6_0_span4_vert_15
T_5_1_lc_trk_g2_7
T_5_1_wire_logic_cluster/lc_6/in_3

T_6_3_wire_logic_cluster/lc_7/out
T_6_3_lc_trk_g1_7
T_6_3_wire_logic_cluster/lc_6/in_0

T_6_3_wire_logic_cluster/lc_7/out
T_5_3_sp4_h_l_6
T_4_0_span4_vert_35
T_4_1_lc_trk_g2_3
T_4_1_wire_logic_cluster/lc_2/in_3

T_6_3_wire_logic_cluster/lc_7/out
T_6_0_span4_vert_38
T_5_1_lc_trk_g2_6
T_5_1_wire_logic_cluster/lc_3/in_1

T_6_3_wire_logic_cluster/lc_7/out
T_7_3_lc_trk_g0_7
T_7_3_wire_logic_cluster/lc_2/in_3

T_6_3_wire_logic_cluster/lc_7/out
T_6_3_lc_trk_g1_7
T_6_3_wire_logic_cluster/lc_2/in_0

T_6_3_wire_logic_cluster/lc_7/out
T_6_3_lc_trk_g1_7
T_6_3_wire_logic_cluster/lc_7/in_1

End 

Net : n10_cascade_
T_0_4_wire_logic_cluster/lc_3/ltout
T_0_4_wire_logic_cluster/lc_4/in_2

End 

Net : n12_adj_7_cascade_
T_0_4_wire_logic_cluster/lc_4/ltout
T_0_4_wire_logic_cluster/lc_5/in_2

End 

Net : n86
T_4_4_wire_logic_cluster/lc_4/out
T_4_5_lc_trk_g1_4
T_4_5_wire_logic_cluster/lc_2/in_1

End 

Net : i2c_cmd_0_5
T_5_3_wire_logic_cluster/lc_7/out
T_5_4_lc_trk_g0_7
T_5_4_wire_logic_cluster/lc_5/in_0

End 

Net : n2849_cascade_
T_4_5_wire_logic_cluster/lc_2/ltout
T_4_5_wire_logic_cluster/lc_3/in_2

End 

Net : n3
T_5_4_wire_logic_cluster/lc_5/out
T_4_4_lc_trk_g2_5
T_4_4_wire_logic_cluster/lc_4/in_3

T_5_4_wire_logic_cluster/lc_5/out
T_4_4_lc_trk_g2_5
T_4_4_wire_logic_cluster/lc_6/in_3

T_5_4_wire_logic_cluster/lc_5/out
T_5_4_lc_trk_g2_5
T_5_4_wire_logic_cluster/lc_4/in_3

T_5_4_wire_logic_cluster/lc_5/out
T_5_4_lc_trk_g2_5
T_5_4_wire_logic_cluster/lc_1/in_0

T_5_4_wire_logic_cluster/lc_5/out
T_4_4_lc_trk_g2_5
T_4_4_wire_logic_cluster/lc_0/in_3

End 

Net : i2c_cmd_0_6
T_5_3_wire_logic_cluster/lc_6/out
T_5_4_lc_trk_g0_6
T_5_4_wire_logic_cluster/lc_5/in_1

End 

Net : i2c_cmd_0_7
T_5_3_wire_logic_cluster/lc_4/out
T_5_4_lc_trk_g1_4
T_5_4_input_2_5
T_5_4_wire_logic_cluster/lc_5/in_2

End 

Net : n2999
T_4_4_wire_logic_cluster/lc_6/out
T_4_5_lc_trk_g1_6
T_4_5_wire_logic_cluster/lc_2/in_3

End 

Net : n3434
T_5_4_wire_logic_cluster/lc_4/out
T_5_4_lc_trk_g3_4
T_5_4_wire_logic_cluster/lc_2/in_3

End 

Net : n31_adj_2_cascade_
T_5_4_wire_logic_cluster/lc_2/ltout
T_5_4_wire_logic_cluster/lc_3/in_2

End 

Net : i2c_cmd_0_2
T_5_3_wire_logic_cluster/lc_2/out
T_5_4_lc_trk_g0_2
T_5_4_wire_logic_cluster/lc_5/in_3

End 

Net : n56_adj_5
T_7_2_wire_logic_cluster/lc_6/out
T_7_2_lc_trk_g3_6
T_7_2_wire_logic_cluster/lc_0/in_3

End 

Net : n22
T_7_2_wire_logic_cluster/lc_7/out
T_7_2_lc_trk_g1_7
T_7_2_wire_logic_cluster/lc_5/in_3

End 

Net : i2c_steps_1
T_7_2_wire_logic_cluster/lc_0/out
T_7_2_lc_trk_g2_0
T_7_2_wire_logic_cluster/lc_7/in_3

T_7_2_wire_logic_cluster/lc_0/out
T_4_2_sp12_h_l_0
T_4_2_lc_trk_g0_3
T_4_2_wire_logic_cluster/lc_0/in_3

T_7_2_wire_logic_cluster/lc_0/out
T_7_2_lc_trk_g2_0
T_7_2_wire_logic_cluster/lc_4/in_0

T_7_2_wire_logic_cluster/lc_0/out
T_7_2_sp4_h_l_5
T_6_0_span4_vert_23
T_5_1_lc_trk_g3_7
T_5_1_wire_logic_cluster/lc_5/in_3

T_7_2_wire_logic_cluster/lc_0/out
T_7_0_span4_vert_45
T_6_4_lc_trk_g2_0
T_6_4_wire_logic_cluster/lc_1/in_3

T_7_2_wire_logic_cluster/lc_0/out
T_7_0_span4_vert_45
T_6_4_lc_trk_g2_0
T_6_4_wire_logic_cluster/lc_5/in_3

T_7_2_wire_logic_cluster/lc_0/out
T_6_3_lc_trk_g1_0
T_6_3_wire_logic_cluster/lc_0/in_3

T_7_2_wire_logic_cluster/lc_0/out
T_7_0_span4_vert_45
T_6_4_lc_trk_g2_0
T_6_4_wire_logic_cluster/lc_6/in_0

T_7_2_wire_logic_cluster/lc_0/out
T_7_2_sp4_h_l_5
T_6_0_span4_vert_23
T_5_1_lc_trk_g3_7
T_5_1_wire_logic_cluster/lc_4/in_0

T_7_2_wire_logic_cluster/lc_0/out
T_6_3_lc_trk_g1_0
T_6_3_wire_logic_cluster/lc_4/in_3

T_7_2_wire_logic_cluster/lc_0/out
T_7_3_lc_trk_g0_0
T_7_3_wire_logic_cluster/lc_7/in_1

T_7_2_wire_logic_cluster/lc_0/out
T_6_2_lc_trk_g3_0
T_6_2_wire_logic_cluster/lc_6/in_3

T_7_2_wire_logic_cluster/lc_0/out
T_6_3_lc_trk_g1_0
T_6_3_wire_logic_cluster/lc_5/in_0

T_7_2_wire_logic_cluster/lc_0/out
T_4_2_sp12_h_l_0
T_4_2_lc_trk_g0_3
T_4_2_wire_logic_cluster/lc_2/in_1

T_7_2_wire_logic_cluster/lc_0/out
T_6_2_sp4_h_l_8
T_5_0_span4_vert_21
T_4_1_lc_trk_g3_5
T_4_1_wire_logic_cluster/lc_6/in_0

T_7_2_wire_logic_cluster/lc_0/out
T_6_2_sp4_h_l_8
T_5_0_span4_vert_21
T_4_2_lc_trk_g2_0
T_4_2_wire_logic_cluster/lc_4/in_0

T_7_2_wire_logic_cluster/lc_0/out
T_7_2_sp4_h_l_5
T_6_0_span4_vert_23
T_5_1_lc_trk_g3_7
T_5_1_wire_logic_cluster/lc_2/in_0

T_7_2_wire_logic_cluster/lc_0/out
T_7_3_lc_trk_g1_0
T_7_3_wire_logic_cluster/lc_1/in_0

T_7_2_wire_logic_cluster/lc_0/out
T_6_2_sp4_h_l_8
T_5_0_span4_vert_21
T_4_1_lc_trk_g3_5
T_4_1_wire_logic_cluster/lc_1/in_3

T_7_2_wire_logic_cluster/lc_0/out
T_7_0_span4_vert_45
T_6_3_lc_trk_g3_5
T_6_3_input_2_6
T_6_3_wire_logic_cluster/lc_6/in_2

T_7_2_wire_logic_cluster/lc_0/out
T_6_3_lc_trk_g1_0
T_6_3_wire_logic_cluster/lc_1/in_0

T_7_2_wire_logic_cluster/lc_0/out
T_6_2_sp4_h_l_8
T_5_2_lc_trk_g1_0
T_5_2_wire_logic_cluster/lc_4/in_3

T_7_2_wire_logic_cluster/lc_0/out
T_7_2_lc_trk_g2_0
T_7_2_wire_logic_cluster/lc_0/in_0

T_7_2_wire_logic_cluster/lc_0/out
T_7_3_lc_trk_g1_0
T_7_3_wire_logic_cluster/lc_0/in_3

End 

Net : i2c_stat_6
T_6_2_wire_logic_cluster/lc_3/out
T_6_2_sp4_h_l_11
T_7_2_lc_trk_g2_3
T_7_2_wire_logic_cluster/lc_1/in_0

T_6_2_wire_logic_cluster/lc_3/out
T_6_2_sp4_h_l_11
T_7_2_lc_trk_g2_3
T_7_2_wire_logic_cluster/lc_4/in_1

T_6_2_wire_logic_cluster/lc_3/out
T_6_2_lc_trk_g1_3
T_6_2_wire_logic_cluster/lc_3/in_3

End 

Net : n16_cascade_
T_7_2_wire_logic_cluster/lc_5/ltout
T_7_2_wire_logic_cluster/lc_6/in_2

End 

Net : i2c_stat_2
T_6_2_wire_logic_cluster/lc_1/out
T_7_2_lc_trk_g1_1
T_7_2_wire_logic_cluster/lc_7/in_1

T_6_2_wire_logic_cluster/lc_1/out
T_7_3_lc_trk_g2_1
T_7_3_wire_logic_cluster/lc_6/in_3

T_6_2_wire_logic_cluster/lc_1/out
T_6_2_lc_trk_g3_1
T_6_2_wire_logic_cluster/lc_1/in_3

End 

Net : n16
T_7_2_wire_logic_cluster/lc_5/out
T_6_3_lc_trk_g0_5
T_6_3_wire_logic_cluster/lc_6/in_3

End 

Net : n2710_cascade_
T_6_3_wire_logic_cluster/lc_6/ltout
T_6_3_wire_logic_cluster/lc_7/in_2

End 

Net : n3444_cascade_
T_6_4_wire_logic_cluster/lc_0/ltout
T_6_4_wire_logic_cluster/lc_1/in_2

End 

Net : n2081
T_6_4_wire_logic_cluster/lc_1/out
T_7_4_sp4_h_l_2
T_6_4_sp4_v_t_45
T_6_5_lc_trk_g3_5
T_6_5_wire_logic_cluster/lc_5/s_r

T_6_4_wire_logic_cluster/lc_1/out
T_7_4_sp4_h_l_2
T_6_4_sp4_v_t_45
T_6_5_lc_trk_g3_5
T_6_5_wire_logic_cluster/lc_5/s_r

T_6_4_wire_logic_cluster/lc_1/out
T_7_4_sp4_h_l_2
T_6_4_sp4_v_t_45
T_6_5_lc_trk_g3_5
T_6_5_wire_logic_cluster/lc_5/s_r

End 

Net : i2c_cmd_cnt_0
T_6_5_wire_logic_cluster/lc_3/out
T_6_4_lc_trk_g1_3
T_6_4_wire_logic_cluster/lc_7/in_3

T_6_5_wire_logic_cluster/lc_3/out
T_6_4_lc_trk_g1_3
T_6_4_wire_logic_cluster/lc_5/in_1

T_6_5_wire_logic_cluster/lc_3/out
T_6_4_lc_trk_g1_3
T_6_4_wire_logic_cluster/lc_2/in_0

T_6_5_wire_logic_cluster/lc_3/out
T_6_5_lc_trk_g1_3
T_6_5_wire_logic_cluster/lc_2/in_0

T_6_5_wire_logic_cluster/lc_3/out
T_6_5_lc_trk_g1_3
T_6_5_wire_logic_cluster/lc_4/in_0

T_6_5_wire_logic_cluster/lc_3/out
T_6_5_lc_trk_g1_3
T_6_5_wire_logic_cluster/lc_3/in_3

End 

Net : n3449
T_6_4_wire_logic_cluster/lc_7/out
T_6_3_lc_trk_g0_7
T_6_3_input_2_5
T_6_3_wire_logic_cluster/lc_5/in_2

End 

Net : n1962
T_6_4_wire_logic_cluster/lc_5/out
T_7_3_sp4_v_t_43
T_4_3_sp4_h_l_6
T_0_3_sp4_h_l_6
T_2_3_lc_trk_g3_3
T_2_3_wire_logic_cluster/lc_6/cen

T_6_4_wire_logic_cluster/lc_5/out
T_7_3_sp4_v_t_43
T_4_3_sp4_h_l_6
T_0_3_sp4_h_l_6
T_2_3_lc_trk_g3_3
T_2_3_wire_logic_cluster/lc_6/cen

T_6_4_wire_logic_cluster/lc_5/out
T_7_3_sp4_v_t_43
T_4_3_sp4_h_l_6
T_0_3_sp4_h_l_6
T_2_3_lc_trk_g3_3
T_2_3_wire_logic_cluster/lc_6/cen

T_6_4_wire_logic_cluster/lc_5/out
T_7_3_sp4_v_t_43
T_4_3_sp4_h_l_6
T_0_3_sp4_h_l_6
T_2_3_lc_trk_g3_3
T_2_3_wire_logic_cluster/lc_6/cen

T_6_4_wire_logic_cluster/lc_5/out
T_7_3_sp4_v_t_43
T_4_3_sp4_h_l_6
T_0_3_sp4_h_l_6
T_2_3_lc_trk_g3_3
T_2_3_wire_logic_cluster/lc_6/cen

T_6_4_wire_logic_cluster/lc_5/out
T_7_3_sp4_v_t_43
T_4_3_sp4_h_l_6
T_0_3_sp4_h_l_6
T_2_3_lc_trk_g3_3
T_2_3_wire_logic_cluster/lc_6/cen

T_6_4_wire_logic_cluster/lc_5/out
T_7_3_sp4_v_t_43
T_4_3_sp4_h_l_6
T_0_3_sp4_h_l_6
T_2_3_lc_trk_g3_3
T_2_3_wire_logic_cluster/lc_6/cen

T_6_4_wire_logic_cluster/lc_5/out
T_7_3_sp4_v_t_43
T_4_3_sp4_h_l_6
T_0_3_sp4_h_l_6
T_2_3_lc_trk_g3_3
T_2_3_wire_logic_cluster/lc_6/cen

End 

Net : n3436_cascade_
T_6_4_wire_logic_cluster/lc_4/ltout
T_6_4_wire_logic_cluster/lc_5/in_2

End 

Net : i2c_cmd_cnt_1
T_6_5_wire_logic_cluster/lc_2/out
T_6_4_lc_trk_g0_2
T_6_4_wire_logic_cluster/lc_7/in_1

T_6_5_wire_logic_cluster/lc_2/out
T_6_4_lc_trk_g1_2
T_6_4_wire_logic_cluster/lc_5/in_0

T_6_5_wire_logic_cluster/lc_2/out
T_6_4_lc_trk_g0_2
T_6_4_input_2_2
T_6_4_wire_logic_cluster/lc_2/in_2

T_6_5_wire_logic_cluster/lc_2/out
T_6_5_lc_trk_g3_2
T_6_5_wire_logic_cluster/lc_2/in_3

T_6_5_wire_logic_cluster/lc_2/out
T_6_5_lc_trk_g3_2
T_6_5_wire_logic_cluster/lc_4/in_3

End 

Net : n3321_cascade_
T_7_3_wire_logic_cluster/lc_6/ltout
T_7_3_wire_logic_cluster/lc_7/in_2

End 

Net : n3309_cascade_
T_5_4_wire_logic_cluster/lc_6/ltout
T_5_4_wire_logic_cluster/lc_7/in_2

End 

Net : n1914
T_5_4_wire_logic_cluster/lc_7/out
T_5_2_sp4_v_t_43
T_2_6_sp4_h_l_11
T_0_6_sp4_h_l_31
T_0_6_lc_trk_g2_2
T_0_6_wire_logic_cluster/lc_4/cen

T_5_4_wire_logic_cluster/lc_7/out
T_3_4_sp4_h_l_11
T_0_4_sp4_h_l_15
T_0_4_lc_trk_g2_2
T_0_4_wire_logic_cluster/lc_3/cen

T_5_4_wire_logic_cluster/lc_7/out
T_5_4_lc_trk_g1_7
T_5_4_wire_logic_cluster/lc_3/in_3

T_5_4_wire_logic_cluster/lc_7/out
T_3_4_sp4_h_l_11
T_2_4_lc_trk_g1_3
T_2_4_wire_logic_cluster/lc_3/cen

T_5_4_wire_logic_cluster/lc_7/out
T_3_4_sp4_h_l_11
T_2_4_lc_trk_g1_3
T_2_4_wire_logic_cluster/lc_3/cen

T_5_4_wire_logic_cluster/lc_7/out
T_3_4_sp4_h_l_11
T_2_4_lc_trk_g1_3
T_2_4_wire_logic_cluster/lc_3/cen

T_5_4_wire_logic_cluster/lc_7/out
T_3_4_sp4_h_l_11
T_2_4_lc_trk_g1_3
T_2_4_wire_logic_cluster/lc_3/cen

T_5_4_wire_logic_cluster/lc_7/out
T_3_4_sp4_h_l_11
T_2_4_lc_trk_g1_3
T_2_4_wire_logic_cluster/lc_3/cen

T_5_4_wire_logic_cluster/lc_7/out
T_3_4_sp4_h_l_11
T_2_4_lc_trk_g1_3
T_2_4_wire_logic_cluster/lc_3/cen

End 

Net : n3_cascade_
T_5_4_wire_logic_cluster/lc_5/ltout
T_5_4_wire_logic_cluster/lc_6/in_2

End 

Net : n3446_cascade_
T_7_2_wire_logic_cluster/lc_3/ltout
T_7_2_wire_logic_cluster/lc_4/in_2

End 

Net : i2c_cnt_1
T_7_3_wire_logic_cluster/lc_5/out
T_7_2_lc_trk_g1_5
T_7_2_wire_logic_cluster/lc_3/in_3

T_7_3_wire_logic_cluster/lc_5/out
T_7_3_lc_trk_g1_5
T_7_3_wire_logic_cluster/lc_1/in_1

T_7_3_wire_logic_cluster/lc_5/out
T_7_3_lc_trk_g1_5
T_7_3_wire_logic_cluster/lc_5/in_1

T_7_3_wire_logic_cluster/lc_5/out
T_7_3_lc_trk_g1_5
T_7_3_input_2_0
T_7_3_wire_logic_cluster/lc_0/in_2

End 

Net : i2c_cnt_0
T_7_3_wire_logic_cluster/lc_0/out
T_7_2_lc_trk_g0_0
T_7_2_wire_logic_cluster/lc_3/in_1

T_7_3_wire_logic_cluster/lc_0/out
T_7_3_lc_trk_g2_0
T_7_3_wire_logic_cluster/lc_1/in_3

T_7_3_wire_logic_cluster/lc_0/out
T_7_3_lc_trk_g2_0
T_7_3_wire_logic_cluster/lc_0/in_0

T_7_3_wire_logic_cluster/lc_0/out
T_7_3_lc_trk_g2_0
T_7_3_wire_logic_cluster/lc_5/in_3

End 

Net : n31_cascade_
T_7_2_wire_logic_cluster/lc_4/ltout
T_7_2_wire_logic_cluster/lc_5/in_2

End 

Net : i2c_steps_3
T_5_2_wire_logic_cluster/lc_4/out
T_6_1_sp4_v_t_41
T_6_4_lc_trk_g1_1
T_6_4_wire_logic_cluster/lc_4/in_0

T_5_2_wire_logic_cluster/lc_4/out
T_6_1_sp4_v_t_41
T_6_4_lc_trk_g1_1
T_6_4_wire_logic_cluster/lc_1/in_1

T_5_2_wire_logic_cluster/lc_4/out
T_6_2_sp12_h_l_0
T_7_2_lc_trk_g1_4
T_7_2_wire_logic_cluster/lc_2/in_3

T_5_2_wire_logic_cluster/lc_4/out
T_6_2_sp12_h_l_0
T_7_2_lc_trk_g1_4
T_7_2_wire_logic_cluster/lc_6/in_3

T_5_2_wire_logic_cluster/lc_4/out
T_6_3_lc_trk_g3_4
T_6_3_wire_logic_cluster/lc_0/in_1

T_5_2_wire_logic_cluster/lc_4/out
T_6_2_lc_trk_g0_4
T_6_2_wire_logic_cluster/lc_5/in_3

T_5_2_wire_logic_cluster/lc_4/out
T_6_1_sp4_v_t_41
T_6_4_lc_trk_g1_1
T_6_4_input_2_6
T_6_4_wire_logic_cluster/lc_6/in_2

T_5_2_wire_logic_cluster/lc_4/out
T_6_3_lc_trk_g3_4
T_6_3_wire_logic_cluster/lc_4/in_1

T_5_2_wire_logic_cluster/lc_4/out
T_6_2_lc_trk_g0_4
T_6_2_wire_logic_cluster/lc_0/in_0

T_5_2_wire_logic_cluster/lc_4/out
T_6_2_lc_trk_g0_4
T_6_2_input_2_6
T_6_2_wire_logic_cluster/lc_6/in_2

T_5_2_wire_logic_cluster/lc_4/out
T_4_2_lc_trk_g3_4
T_4_2_wire_logic_cluster/lc_6/in_3

T_5_2_wire_logic_cluster/lc_4/out
T_6_2_sp12_h_l_0
T_0_2_sp12_h_l_12
T_1_2_lc_trk_g0_0
T_1_2_wire_logic_cluster/lc_5/in_1

T_5_2_wire_logic_cluster/lc_4/out
T_6_3_lc_trk_g2_4
T_6_3_wire_logic_cluster/lc_5/in_3

T_5_2_wire_logic_cluster/lc_4/out
T_4_2_sp4_h_l_0
T_7_2_sp4_v_t_40
T_7_3_lc_trk_g3_0
T_7_3_wire_logic_cluster/lc_2/in_1

T_5_2_wire_logic_cluster/lc_4/out
T_6_2_sp12_h_l_0
T_0_2_sp12_h_l_12
T_1_2_lc_trk_g0_0
T_1_2_wire_logic_cluster/lc_6/in_0

T_5_2_wire_logic_cluster/lc_4/out
T_4_2_sp4_h_l_0
T_7_2_sp4_v_t_40
T_7_3_lc_trk_g3_0
T_7_3_wire_logic_cluster/lc_3/in_0

T_5_2_wire_logic_cluster/lc_4/out
T_4_1_lc_trk_g3_4
T_4_1_wire_logic_cluster/lc_1/in_0

T_5_2_wire_logic_cluster/lc_4/out
T_6_3_lc_trk_g3_4
T_6_3_wire_logic_cluster/lc_6/in_1

T_5_2_wire_logic_cluster/lc_4/out
T_5_1_lc_trk_g1_4
T_5_1_wire_logic_cluster/lc_6/in_1

T_5_2_wire_logic_cluster/lc_4/out
T_4_2_lc_trk_g2_4
T_4_2_input_2_4
T_4_2_wire_logic_cluster/lc_4/in_2

T_5_2_wire_logic_cluster/lc_4/out
T_4_1_lc_trk_g3_4
T_4_1_input_2_3
T_4_1_wire_logic_cluster/lc_3/in_2

T_5_2_wire_logic_cluster/lc_4/out
T_4_1_lc_trk_g3_4
T_4_1_wire_logic_cluster/lc_6/in_3

T_5_2_wire_logic_cluster/lc_4/out
T_4_2_lc_trk_g3_4
T_4_2_wire_logic_cluster/lc_3/in_0

T_5_2_wire_logic_cluster/lc_4/out
T_5_2_lc_trk_g0_4
T_5_2_wire_logic_cluster/lc_4/in_0

T_5_2_wire_logic_cluster/lc_4/out
T_5_1_lc_trk_g1_4
T_5_1_wire_logic_cluster/lc_3/in_0

T_5_2_wire_logic_cluster/lc_4/out
T_4_1_lc_trk_g3_4
T_4_1_wire_logic_cluster/lc_7/in_0

T_5_2_wire_logic_cluster/lc_4/out
T_4_1_lc_trk_g3_4
T_4_1_wire_logic_cluster/lc_2/in_1

T_5_2_wire_logic_cluster/lc_4/out
T_6_3_lc_trk_g3_4
T_6_3_wire_logic_cluster/lc_2/in_3

End 

Net : n3318
T_4_2_wire_logic_cluster/lc_0/out
T_1_2_sp12_h_l_0
T_1_2_lc_trk_g0_3
T_1_2_wire_logic_cluster/lc_6/in_3

End 

Net : n2956
T_2_7_wire_logic_cluster/lc_1/cout
T_2_7_wire_logic_cluster/lc_2/in_3

End 

Net : n3300_cascade_
T_5_4_wire_logic_cluster/lc_1/ltout
T_5_4_wire_logic_cluster/lc_2/in_2

End 

Net : n2955
T_2_7_wire_logic_cluster/lc_0/cout
T_2_7_wire_logic_cluster/lc_1/in_3

Net : n12_cascade_
T_6_3_wire_logic_cluster/lc_1/ltout
T_6_3_wire_logic_cluster/lc_2/in_2

End 

Net : n3440
T_6_2_wire_logic_cluster/lc_5/out
T_6_3_lc_trk_g1_5
T_6_3_wire_logic_cluster/lc_1/in_1

T_6_2_wire_logic_cluster/lc_5/out
T_5_1_lc_trk_g2_5
T_5_1_wire_logic_cluster/lc_2/in_3

T_6_2_wire_logic_cluster/lc_5/out
T_5_2_sp4_h_l_2
T_4_2_lc_trk_g0_2
T_4_2_wire_logic_cluster/lc_5/in_3

T_6_2_wire_logic_cluster/lc_5/out
T_5_1_lc_trk_g2_5
T_5_1_wire_logic_cluster/lc_7/in_0

End 

Net : cmd_decoded
T_5_4_wire_logic_cluster/lc_3/out
T_5_4_sp4_h_l_11
T_6_4_lc_trk_g2_3
T_6_4_wire_logic_cluster/lc_1/in_0

T_5_4_wire_logic_cluster/lc_3/out
T_5_4_sp4_h_l_11
T_5_4_lc_trk_g1_6
T_5_4_wire_logic_cluster/lc_3/in_0

End 

Net : i2c_cmd_0_3
T_4_3_wire_logic_cluster/lc_4/out
T_5_4_lc_trk_g2_4
T_5_4_wire_logic_cluster/lc_6/in_0

T_4_3_wire_logic_cluster/lc_4/out
T_4_4_lc_trk_g0_4
T_4_4_wire_logic_cluster/lc_4/in_0

T_4_3_wire_logic_cluster/lc_4/out
T_4_4_lc_trk_g0_4
T_4_4_wire_logic_cluster/lc_6/in_0

T_4_3_wire_logic_cluster/lc_4/out
T_5_4_lc_trk_g2_4
T_5_4_wire_logic_cluster/lc_1/in_1

T_4_3_wire_logic_cluster/lc_4/out
T_4_4_lc_trk_g0_4
T_4_4_wire_logic_cluster/lc_0/in_0

End 

Net : n3436
T_6_4_wire_logic_cluster/lc_4/out
T_7_3_lc_trk_g3_4
T_7_3_wire_logic_cluster/lc_0/in_1

End 

Net : n12_adj_4_cascade_
T_5_1_wire_logic_cluster/lc_2/ltout
T_5_1_wire_logic_cluster/lc_3/in_2

End 

Net : bfn_2_7_0_
T_2_7_wire_logic_cluster/carry_in_mux/cout
T_2_7_wire_logic_cluster/lc_0/in_3

Net : drv_cnt_0
T_1_8_wire_logic_cluster/lc_0/out
T_2_4_sp4_v_t_36
T_2_5_lc_trk_g3_4
T_2_5_wire_logic_cluster/lc_3/in_0

T_1_8_wire_logic_cluster/lc_0/out
T_2_4_sp4_v_t_36
T_1_6_lc_trk_g0_1
T_1_6_wire_logic_cluster/lc_4/in_1

T_1_8_wire_logic_cluster/lc_0/out
T_2_4_sp4_v_t_36
T_2_5_lc_trk_g3_4
T_2_5_wire_logic_cluster/lc_2/in_3

T_1_8_wire_logic_cluster/lc_0/out
T_2_4_sp4_v_t_36
T_2_5_lc_trk_g3_4
T_2_5_wire_logic_cluster/lc_5/in_0

T_1_8_wire_logic_cluster/lc_0/out
T_2_4_sp4_v_t_36
T_2_5_lc_trk_g3_4
T_2_5_wire_logic_cluster/lc_6/in_3

T_1_8_wire_logic_cluster/lc_0/out
T_2_4_sp4_v_t_36
T_2_5_lc_trk_g3_4
T_2_5_wire_logic_cluster/lc_7/in_0

T_1_8_wire_logic_cluster/lc_0/out
T_0_7_lc_trk_g3_0
T_0_7_wire_logic_cluster/lc_0/in_1

T_1_8_wire_logic_cluster/lc_0/out
T_1_7_lc_trk_g0_0
T_1_7_input_2_2
T_1_7_wire_logic_cluster/lc_2/in_2

T_1_8_wire_logic_cluster/lc_0/out
T_1_8_lc_trk_g1_0
T_1_8_wire_logic_cluster/lc_0/in_3

T_1_8_wire_logic_cluster/lc_0/out
T_0_7_lc_trk_g2_0
T_0_7_wire_logic_cluster/lc_3/in_3

End 

Net : n3443
T_7_2_wire_logic_cluster/lc_2/out
T_7_2_lc_trk_g0_2
T_7_2_input_2_0
T_7_2_wire_logic_cluster/lc_0/in_2

End 

Net : n98
T_4_1_wire_logic_cluster/lc_0/out
T_4_2_lc_trk_g0_0
T_4_2_wire_logic_cluster/lc_5/in_1

T_4_1_wire_logic_cluster/lc_0/out
T_4_1_lc_trk_g2_0
T_4_1_wire_logic_cluster/lc_7/in_3

End 

Net : n3439
T_5_1_wire_logic_cluster/lc_5/out
T_4_1_lc_trk_g2_5
T_4_1_wire_logic_cluster/lc_4/in_1

End 

Net : n3293_cascade_
T_4_4_wire_logic_cluster/lc_0/ltout
T_4_4_wire_logic_cluster/lc_1/in_2

End 

Net : n3314
T_6_2_wire_logic_cluster/lc_0/out
T_6_2_lc_trk_g0_0
T_6_2_wire_logic_cluster/lc_3/in_1

End 

Net : n21_adj_14
T_5_1_wire_logic_cluster/lc_4/out
T_5_1_lc_trk_g2_4
T_5_1_wire_logic_cluster/lc_7/in_3

End 

Net : n3438
T_4_2_wire_logic_cluster/lc_6/out
T_4_1_lc_trk_g1_6
T_4_1_wire_logic_cluster/lc_4/in_3

End 

Net : i2c_cmd_0_4
T_4_3_wire_logic_cluster/lc_5/out
T_4_4_lc_trk_g0_5
T_4_4_wire_logic_cluster/lc_4/in_1

T_4_3_wire_logic_cluster/lc_5/out
T_5_4_lc_trk_g3_5
T_5_4_wire_logic_cluster/lc_4/in_0

T_4_3_wire_logic_cluster/lc_5/out
T_4_4_lc_trk_g0_5
T_4_4_wire_logic_cluster/lc_6/in_1

T_4_3_wire_logic_cluster/lc_5/out
T_5_4_lc_trk_g3_5
T_5_4_wire_logic_cluster/lc_7/in_3

T_4_3_wire_logic_cluster/lc_5/out
T_5_4_lc_trk_g3_5
T_5_4_wire_logic_cluster/lc_1/in_3

T_4_3_wire_logic_cluster/lc_5/out
T_4_4_lc_trk_g0_5
T_4_4_wire_logic_cluster/lc_0/in_1

End 

Net : drv_cnt_2
T_2_5_wire_logic_cluster/lc_1/out
T_2_5_lc_trk_g0_1
T_2_5_input_2_3
T_2_5_wire_logic_cluster/lc_3/in_2

T_2_5_wire_logic_cluster/lc_1/out
T_1_6_lc_trk_g1_1
T_1_6_wire_logic_cluster/lc_4/in_0

T_2_5_wire_logic_cluster/lc_1/out
T_2_5_lc_trk_g0_1
T_2_5_wire_logic_cluster/lc_2/in_1

T_2_5_wire_logic_cluster/lc_1/out
T_2_5_lc_trk_g3_1
T_2_5_wire_logic_cluster/lc_5/in_1

T_2_5_wire_logic_cluster/lc_1/out
T_2_3_sp4_v_t_47
T_0_7_sp4_h_l_23
T_1_7_lc_trk_g3_7
T_1_7_wire_logic_cluster/lc_2/in_0

T_2_5_wire_logic_cluster/lc_1/out
T_2_3_sp4_v_t_47
T_0_7_sp4_h_l_23
T_0_7_lc_trk_g2_2
T_0_7_wire_logic_cluster/lc_3/in_1

T_2_5_wire_logic_cluster/lc_1/out
T_2_3_sp4_v_t_47
T_0_7_sp4_h_l_23
T_0_7_lc_trk_g2_2
T_0_7_input_2_0
T_0_7_wire_logic_cluster/lc_0/in_2

T_2_5_wire_logic_cluster/lc_1/out
T_2_5_lc_trk_g0_1
T_2_5_wire_logic_cluster/lc_0/in_1

T_2_5_wire_logic_cluster/lc_1/out
T_2_5_lc_trk_g3_1
T_2_5_wire_logic_cluster/lc_1/in_1

End 

Net : i2c_cmd_0_1
T_4_3_wire_logic_cluster/lc_2/out
T_5_4_lc_trk_g3_2
T_5_4_wire_logic_cluster/lc_7/in_0

T_4_3_wire_logic_cluster/lc_2/out
T_5_4_lc_trk_g3_2
T_5_4_input_2_1
T_5_4_wire_logic_cluster/lc_1/in_2

T_4_3_wire_logic_cluster/lc_2/out
T_5_4_lc_trk_g3_2
T_5_4_wire_logic_cluster/lc_2/in_1

T_4_3_wire_logic_cluster/lc_2/out
T_4_2_sp4_v_t_36
T_4_5_lc_trk_g0_4
T_4_5_wire_logic_cluster/lc_3/in_3

T_4_3_wire_logic_cluster/lc_2/out
T_4_4_lc_trk_g0_2
T_4_4_wire_logic_cluster/lc_1/in_1

End 

Net : i2c_cmd_0_0
T_5_3_wire_logic_cluster/lc_3/out
T_5_4_lc_trk_g1_3
T_5_4_wire_logic_cluster/lc_7/in_1

T_5_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_38
T_4_5_lc_trk_g2_6
T_4_5_wire_logic_cluster/lc_2/in_0

T_5_3_wire_logic_cluster/lc_3/out
T_5_4_lc_trk_g1_3
T_5_4_wire_logic_cluster/lc_2/in_0

T_5_3_wire_logic_cluster/lc_3/out
T_4_4_lc_trk_g0_3
T_4_4_wire_logic_cluster/lc_1/in_0

End 

Net : n2953
T_2_6_wire_logic_cluster/lc_6/cout
T_2_6_wire_logic_cluster/lc_7/in_3

Net : n45
T_6_3_wire_logic_cluster/lc_4/out
T_6_3_lc_trk_g1_4
T_6_3_wire_logic_cluster/lc_7/in_0

End 

Net : n3280
T_6_2_wire_logic_cluster/lc_6/out
T_6_0_span4_vert_25
T_5_2_lc_trk_g2_4
T_5_2_wire_logic_cluster/lc_5/s_r

End 

Net : n14
T_6_4_wire_logic_cluster/lc_2/out
T_5_4_lc_trk_g2_2
T_5_4_wire_logic_cluster/lc_3/in_1

End 

Net : n2952
T_2_6_wire_logic_cluster/lc_5/cout
T_2_6_wire_logic_cluster/lc_6/in_3

Net : i2c_cmd_cnt_2
T_6_5_wire_logic_cluster/lc_4/out
T_6_4_lc_trk_g1_4
T_6_4_wire_logic_cluster/lc_2/in_3

T_6_5_wire_logic_cluster/lc_4/out
T_6_5_lc_trk_g1_4
T_6_5_wire_logic_cluster/lc_4/in_1

End 

Net : n2951
T_2_6_wire_logic_cluster/lc_4/cout
T_2_6_wire_logic_cluster/lc_5/in_3

Net : n2946
T_0_5_wire_logic_cluster/lc_6/cout
T_0_5_wire_logic_cluster/lc_7/in_3

End 

Net : hard_SBADRi_1
T_5_1_wire_logic_cluster/lc_7/out
T_5_0_span4_vert_14
T_2_2_sp4_h_l_3
T_0_2_sp4_h_l_35
T_0_2_lc_trk_g2_6
T_0_2_wire_con_box/lc_1/in_3
T_0_0_wire_i2c_fifo/ADRI1

T_5_1_wire_logic_cluster/lc_7/out
T_5_1_lc_trk_g1_7
T_5_1_wire_logic_cluster/lc_7/in_1

End 

Net : n3439_cascade_
T_5_1_wire_logic_cluster/lc_5/ltout
T_5_1_wire_logic_cluster/lc_6/in_2

End 

Net : n98_cascade_
T_4_1_wire_logic_cluster/lc_0/ltout
T_4_1_wire_logic_cluster/lc_1/in_2

End 

Net : n11_cascade_
T_4_1_wire_logic_cluster/lc_1/ltout
T_4_1_wire_logic_cluster/lc_2/in_2

End 

Net : n24_cascade_
T_5_1_wire_logic_cluster/lc_6/ltout
T_5_1_wire_logic_cluster/lc_7/in_2

End 

Net : hard_SBADRi_2
T_6_3_wire_logic_cluster/lc_2/out
T_1_3_sp12_h_l_0
T_0_1_sp12_v_t_3
T_0_2_lc_trk_g2_3
T_0_2_wire_con_box/lc_2/in_3
T_0_0_wire_i2c_fifo/ADRI2

T_6_3_wire_logic_cluster/lc_2/out
T_6_3_lc_trk_g3_2
T_6_3_input_2_1
T_6_3_wire_logic_cluster/lc_1/in_2

T_6_3_wire_logic_cluster/lc_2/out
T_6_3_lc_trk_g3_2
T_6_3_wire_logic_cluster/lc_2/in_1

End 

Net : n2950
T_2_6_wire_logic_cluster/lc_3/cout
T_2_6_wire_logic_cluster/lc_4/in_3

Net : n2945
T_0_5_wire_logic_cluster/lc_5/cout
T_0_5_wire_logic_cluster/lc_6/in_3

Net : n2988_cascade_
T_7_3_wire_logic_cluster/lc_2/ltout
T_7_3_wire_logic_cluster/lc_3/in_2

End 

Net : hard_SBADRi_3
T_4_1_wire_logic_cluster/lc_2/out
T_4_0_span4_vert_20
T_1_2_sp4_h_l_2
T_0_2_lc_trk_g0_2
T_0_2_wire_con_box/lc_3/in_3
T_0_0_wire_i2c_fifo/ADRI3

T_4_1_wire_logic_cluster/lc_2/out
T_4_1_lc_trk_g0_2
T_4_1_wire_logic_cluster/lc_1/in_1

End 

Net : n12_adj_16_cascade_
T_1_2_wire_logic_cluster/lc_5/ltout
T_1_2_wire_logic_cluster/lc_6/in_2

End 

Net : hard_SBADRi_0
T_4_2_wire_logic_cluster/lc_5/out
T_0_2_sp12_h_l_9
T_0_2_lc_trk_g1_2
T_0_2_wire_con_box/lc_0/in_3
T_0_0_wire_i2c_fifo/ADRI0

T_4_2_wire_logic_cluster/lc_5/out
T_4_2_lc_trk_g2_5
T_4_2_wire_logic_cluster/lc_5/in_0

End 

Net : n2949
T_2_6_wire_logic_cluster/lc_2/cout
T_2_6_wire_logic_cluster/lc_3/in_3

Net : hard_SBSTBi
T_4_2_wire_logic_cluster/lc_3/out
T_4_1_sp4_v_t_38
T_1_1_sp4_h_l_9
T_0_1_lc_trk_g0_1
T_0_1_wire_con_box/lc_4/in_1
T_0_0_wire_i2c_fifo/STBI

T_4_2_wire_logic_cluster/lc_3/out
T_4_2_lc_trk_g1_3
T_4_2_wire_logic_cluster/lc_3/in_1

End 

Net : n2944
T_0_5_wire_logic_cluster/lc_4/cout
T_0_5_wire_logic_cluster/lc_5/in_3

Net : hard_SBWRi
T_4_1_wire_logic_cluster/lc_4/out
T_0_1_sp12_h_l_7
T_0_1_lc_trk_g0_0
T_0_1_wire_con_box/lc_5/in_1
T_0_0_wire_i2c_fifo/WEI

T_4_1_wire_logic_cluster/lc_4/out
T_4_1_lc_trk_g0_4
T_4_1_wire_logic_cluster/lc_3/in_1

T_4_1_wire_logic_cluster/lc_4/out
T_4_1_lc_trk_g0_4
T_4_1_wire_logic_cluster/lc_4/in_0

End 

Net : n2948
T_2_6_wire_logic_cluster/lc_1/cout
T_2_6_wire_logic_cluster/lc_2/in_3

Net : n2943
T_0_5_wire_logic_cluster/lc_3/cout
T_0_5_wire_logic_cluster/lc_4/in_3

Net : n2662_cascade_
T_4_1_wire_logic_cluster/lc_3/ltout
T_4_1_wire_logic_cluster/lc_4/in_2

End 

Net : n3435_cascade_
T_4_2_wire_logic_cluster/lc_2/ltout
T_4_2_wire_logic_cluster/lc_3/in_2

End 

Net : n3431_cascade_
T_4_2_wire_logic_cluster/lc_4/ltout
T_4_2_wire_logic_cluster/lc_5/in_2

End 

Net : n13_cascade_
T_4_1_wire_logic_cluster/lc_6/ltout
T_4_1_wire_logic_cluster/lc_7/in_2

End 

Net : n2947
T_2_6_wire_logic_cluster/lc_0/cout
T_2_6_wire_logic_cluster/lc_1/in_3

Net : n2942
T_0_5_wire_logic_cluster/lc_2/cout
T_0_5_wire_logic_cluster/lc_3/in_3

Net : n4_adj_15_cascade_
T_7_3_wire_logic_cluster/lc_1/ltout
T_7_3_wire_logic_cluster/lc_2/in_2

End 

Net : n3314_cascade_
T_6_2_wire_logic_cluster/lc_0/ltout
T_6_2_wire_logic_cluster/lc_1/in_2

End 

Net : motor_dir
T_4_5_wire_logic_cluster/lc_3/out
T_2_5_sp4_h_l_3
T_2_5_lc_trk_g0_6
T_2_5_wire_logic_cluster/lc_0/in_0

T_4_5_wire_logic_cluster/lc_3/out
T_2_5_sp4_h_l_3
T_2_5_lc_trk_g1_6
T_2_5_wire_logic_cluster/lc_6/in_1

T_4_5_wire_logic_cluster/lc_3/out
T_4_5_lc_trk_g1_3
T_4_5_input_2_2
T_4_5_wire_logic_cluster/lc_2/in_2

T_4_5_wire_logic_cluster/lc_3/out
T_4_5_lc_trk_g1_3
T_4_5_wire_logic_cluster/lc_3/in_1

End 

Net : n2941
T_0_5_wire_logic_cluster/lc_1/cout
T_0_5_wire_logic_cluster/lc_2/in_3

Net : drv_cnt_1
T_2_5_wire_logic_cluster/lc_7/out
T_2_3_sp4_v_t_43
T_0_7_sp4_h_l_22
T_0_7_lc_trk_g2_3
T_0_7_wire_logic_cluster/lc_3/in_0

T_2_5_wire_logic_cluster/lc_7/out
T_2_5_lc_trk_g1_7
T_2_5_wire_logic_cluster/lc_6/in_0

T_2_5_wire_logic_cluster/lc_7/out
T_2_5_lc_trk_g1_7
T_2_5_input_2_0
T_2_5_wire_logic_cluster/lc_0/in_2

T_2_5_wire_logic_cluster/lc_7/out
T_2_3_sp4_v_t_43
T_0_7_sp4_h_l_22
T_0_7_lc_trk_g2_3
T_0_7_wire_logic_cluster/lc_0/in_3

T_2_5_wire_logic_cluster/lc_7/out
T_2_4_sp4_v_t_46
T_1_7_lc_trk_g3_6
T_1_7_wire_logic_cluster/lc_2/in_1

T_2_5_wire_logic_cluster/lc_7/out
T_2_5_lc_trk_g0_7
T_2_5_wire_logic_cluster/lc_1/in_0

T_2_5_wire_logic_cluster/lc_7/out
T_2_5_lc_trk_g1_7
T_2_5_wire_logic_cluster/lc_7/in_1

End 

Net : hard_SBDATi_4
T_4_1_wire_logic_cluster/lc_7/out
T_0_1_sp12_h_l_13
T_0_1_lc_trk_g0_6
T_0_1_wire_con_box/lc_2/in_0
T_0_0_wire_i2c_fifo/DATI4

T_4_1_wire_logic_cluster/lc_7/out
T_4_1_lc_trk_g1_7
T_4_1_input_2_6
T_4_1_wire_logic_cluster/lc_6/in_2

T_4_1_wire_logic_cluster/lc_7/out
T_4_1_lc_trk_g1_7
T_4_1_wire_logic_cluster/lc_7/in_1

End 

Net : n2940
T_0_5_wire_logic_cluster/lc_0/cout
T_0_5_wire_logic_cluster/lc_1/in_3

Net : hard_SBDATi_2
T_5_1_wire_logic_cluster/lc_3/out
T_0_1_sp12_h_l_2
T_0_1_lc_trk_g1_5
T_0_1_wire_con_box/lc_0/in_0
T_0_0_wire_i2c_fifo/DATI2

T_5_1_wire_logic_cluster/lc_3/out
T_5_1_lc_trk_g0_3
T_5_1_wire_logic_cluster/lc_2/in_1

T_5_1_wire_logic_cluster/lc_3/out
T_5_1_lc_trk_g1_3
T_5_1_wire_logic_cluster/lc_3/in_3

End 

Net : i2c_cmd_1_6
T_2_3_wire_logic_cluster/lc_5/out
T_1_3_sp4_h_l_2
T_0_3_sp4_v_t_45
T_0_4_lc_trk_g2_5
T_0_4_wire_logic_cluster/lc_2/in_3

End 

Net : hard0_SBDATo_5
T_0_0_wire_i2c_fifo/DATO5
T_0_0_i2c_out_12
T_0_2_sp4_h_l_15
T_3_2_sp4_h_l_10
T_6_2_sp4_v_t_47
T_5_3_lc_trk_g3_7
T_5_3_wire_logic_cluster/lc_7/in_3

T_0_0_wire_i2c_fifo/DATO5
T_0_0_i2c_out_12
T_0_2_sp4_h_l_15
T_2_2_sp4_v_t_39
T_2_3_lc_trk_g2_7
T_2_3_wire_logic_cluster/lc_4/in_3

End 

Net : hard0_SBDATo_2
T_0_0_wire_i2c_fifo/DATO2
T_0_0_i2c_out_9
T_0_2_sp4_h_l_9
T_3_2_sp4_v_t_44
T_2_3_lc_trk_g3_4
T_2_3_wire_logic_cluster/lc_1/in_0

T_0_0_wire_i2c_fifo/DATO2
T_0_0_i2c_out_9
T_1_0_span4_vert_32
T_2_3_sp4_h_l_2
T_5_0_span4_vert_26
T_5_3_lc_trk_g1_2
T_5_3_wire_logic_cluster/lc_2/in_3

T_0_0_wire_i2c_fifo/DATO2
T_0_0_i2c_out_9
T_0_2_sp4_h_l_9
T_4_2_sp4_h_l_5
T_6_2_lc_trk_g2_0
T_6_2_wire_logic_cluster/lc_1/in_1

End 

Net : hard_SBDATi_7
T_1_2_wire_logic_cluster/lc_6/out
T_1_2_lc_trk_g1_6
T_1_2_input_2_5
T_1_2_wire_logic_cluster/lc_5/in_2

T_1_2_wire_logic_cluster/lc_6/out
T_1_2_lc_trk_g1_6
T_1_2_wire_logic_cluster/lc_6/in_1

T_1_2_wire_logic_cluster/lc_6/out
T_0_1_lc_trk_g3_6
T_0_1_wire_con_box/lc_5/in_0
T_0_0_wire_i2c_fifo/DATI7

End 

Net : i2c_cmd_1_5
T_2_3_wire_logic_cluster/lc_4/out
T_2_2_sp4_v_t_40
T_0_6_sp4_h_l_16
T_0_6_lc_trk_g3_5
T_0_6_wire_logic_cluster/lc_1/in_3

End 

Net : hard0_SBDATo_6
T_0_0_wire_i2c_fifo/DATO6
T_0_0_i2c_out_13
T_0_1_sp4_v_t_12
T_1_3_sp4_h_l_7
T_5_3_sp4_h_l_10
T_5_3_lc_trk_g0_7
T_5_3_wire_logic_cluster/lc_6/in_3

T_0_0_wire_i2c_fifo/DATO6
T_0_0_i2c_out_13
T_0_2_sp12_h_l_3
T_6_2_lc_trk_g1_0
T_6_2_wire_logic_cluster/lc_3/in_0

T_0_0_wire_i2c_fifo/DATO6
T_0_0_i2c_out_13
T_0_1_sp4_v_t_12
T_1_3_sp4_h_l_7
T_2_3_lc_trk_g3_7
T_2_3_wire_logic_cluster/lc_5/in_3

End 

Net : hard0_SBDATo_7
T_0_0_wire_i2c_fifo/DATO7
T_0_0_i2c_out_14
T_0_1_sp4_v_t_14
T_1_3_sp4_h_l_3
T_5_3_sp4_h_l_11
T_5_3_lc_trk_g1_6
T_5_3_wire_logic_cluster/lc_4/in_3

T_0_0_wire_i2c_fifo/DATO7
T_0_0_i2c_out_14
T_0_1_sp4_v_t_14
T_1_3_sp4_h_l_3
T_2_3_lc_trk_g2_3
T_2_3_wire_logic_cluster/lc_6/in_3

End 

Net : hard0_SBDATo_0
T_0_0_wire_i2c_fifo/DATO0
T_0_0_i2c_out_7
T_1_0_span4_vert_28
T_2_3_sp4_h_l_4
T_5_0_span4_vert_28
T_5_3_lc_trk_g0_4
T_5_3_wire_logic_cluster/lc_3/in_3

T_0_0_wire_i2c_fifo/DATO0
T_0_0_i2c_out_7
T_1_0_span4_vert_28
T_2_3_sp4_h_l_4
T_2_3_lc_trk_g1_1
T_2_3_wire_logic_cluster/lc_7/in_3

End 

Net : hard0_SBDATo_1
T_0_0_wire_i2c_fifo/DATO1
T_0_0_i2c_out_8
T_0_1_sp4_v_t_18
T_1_3_sp4_h_l_1
T_4_0_span4_vert_31
T_4_3_lc_trk_g0_7
T_4_3_wire_logic_cluster/lc_2/in_3

T_0_0_wire_i2c_fifo/DATO1
T_0_0_i2c_out_8
T_0_1_sp4_v_t_18
T_1_3_sp4_h_l_1
T_2_3_lc_trk_g2_1
T_2_3_wire_logic_cluster/lc_0/in_3

End 

Net : hard0_SBDATo_4
T_0_0_wire_i2c_fifo/DATO4
T_0_0_i2c_out_11
T_0_2_sp4_h_l_13
T_2_2_sp4_v_t_37
T_2_3_lc_trk_g3_5
T_2_3_wire_logic_cluster/lc_3/in_3

T_0_0_wire_i2c_fifo/DATO4
T_0_0_i2c_out_11
T_1_2_sp4_h_l_8
T_4_2_sp4_v_t_45
T_4_3_lc_trk_g3_5
T_4_3_wire_logic_cluster/lc_5/in_3

End 

Net : i2c_cmd_1_4
T_2_3_wire_logic_cluster/lc_3/out
T_2_4_lc_trk_g0_3
T_2_4_wire_logic_cluster/lc_3/in_0

End 

Net : hard0_SBDATo_3
T_0_0_wire_i2c_fifo/DATO3
T_0_0_i2c_out_10
T_0_1_sp4_v_t_22
T_4_0_span4_vert_43
T_4_3_lc_trk_g0_3
T_4_3_wire_logic_cluster/lc_4/in_3

T_0_0_wire_i2c_fifo/DATO3
T_0_0_i2c_out_10
T_0_1_sp4_v_t_22
T_1_3_sp4_h_l_5
T_2_3_lc_trk_g2_5
T_2_3_wire_logic_cluster/lc_2/in_3

End 

Net : i2c_cmd_1_1
T_2_3_wire_logic_cluster/lc_0/out
T_2_4_lc_trk_g0_0
T_2_4_wire_logic_cluster/lc_7/in_1

End 

Net : i2c_cmd_1_0
T_2_3_wire_logic_cluster/lc_7/out
T_2_4_lc_trk_g0_7
T_2_4_wire_logic_cluster/lc_0/in_3

End 

Net : i2c_cmd_1_7
T_2_3_wire_logic_cluster/lc_6/out
T_2_4_lc_trk_g1_6
T_2_4_wire_logic_cluster/lc_4/in_3

End 

Net : i2c_cmd_1_3
T_2_3_wire_logic_cluster/lc_2/out
T_2_4_lc_trk_g1_2
T_2_4_wire_logic_cluster/lc_2/in_3

End 

Net : i2c_cmd_1_2
T_2_3_wire_logic_cluster/lc_1/out
T_2_4_lc_trk_g1_1
T_2_4_wire_logic_cluster/lc_1/in_3

End 

Net : PWM_B
T_1_7_wire_logic_cluster/lc_2/out
T_1_5_sp12_v_t_23
T_1_11_sp4_v_t_39
T_0_14_lc_trk_g2_7
T_0_14_wire_con_box/lc_7/in_0
T_0_15_wire_rgba_drv/RGB2PWM

End 

Net : CONSTANT_ONE_NET
T_1_3_wire_logic_cluster/lc_2/out
T_0_3_lc_trk_g3_2
T_0_3_wire_con_box/lc_4/in_1
T_0_0_wire_hf_osc/CLKHFEN

T_1_3_wire_logic_cluster/lc_2/out
T_0_3_lc_trk_g2_2
T_0_3_wire_con_box/lc_5/in_1
T_0_0_wire_hf_osc/CLKHFPU

T_1_3_wire_logic_cluster/lc_2/out
T_0_2_lc_trk_g3_2
T_0_2_wire_con_box/lc_4/in_3
T_0_0_wire_i2c_fifo/CSI

T_1_3_wire_logic_cluster/lc_2/out
T_1_0_span12_vert_8
T_2_5_sp12_h_l_0
T_13_1_sp12_v_t_7
T_13_2_lc_trk_g2_7
T_13_2_wire_con_box/lc_0/in_1
T_0_15_wire_rgba_drv/CURREN

T_1_3_wire_logic_cluster/lc_2/out
T_0_2_lc_trk_g2_2
T_0_2_wire_con_box/lc_1/in_1
T_0_15_wire_rgba_drv/RGBLEDEN

End 

Net : n3456
T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_0_0_i2c_in_0
T_0_0_wire_i2c_fifo/CLKI

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_4_1_glb2local_1
T_4_1_lc_trk_g0_5
T_4_1_wire_logic_cluster/lc_5/in_0

End 

Net : GB_BUFFER_n3456_THRU_CO
T_4_1_wire_logic_cluster/lc_5/out
T_3_1_sp4_h_l_2
T_6_0_span4_vert_8
T_6_0_lc_trk_g1_0
T_6_0_wire_gbuf/in

End 

Net : bfn_0_5_0_
Net : bfn_2_6_0_
Net : PWM_R
T_0_7_wire_logic_cluster/lc_0/out
T_0_3_sp12_v_t_23
T_0_14_lc_trk_g2_3
T_0_14_wire_con_box/lc_5/in_0
T_0_15_wire_rgba_drv/RGB0PWM

End 

Net : PWM_G
T_0_7_wire_logic_cluster/lc_3/out
T_0_6_sp12_v_t_22
T_0_14_lc_trk_g3_1
T_0_14_wire_con_box/lc_6/in_0
T_0_15_wire_rgba_drv/RGB1PWM

End 

Net : sclin_i
T_10_15_wire_io_cluster/io_0/D_IN_0
T_10_3_sp12_v_t_23
T_0_3_sp12_h_l_3
T_2_3_sp4_h_l_5
T_1_0_span4_vert_34
T_0_1_lc_trk_g2_2
T_0_1_wire_con_box/lc_3/in_1
T_0_0_wire_i2c_fifo/SCLI

End 

Net : sdain_i
T_10_15_wire_io_cluster/io_1/D_IN_0
T_10_13_sp12_v_t_23
T_10_1_sp12_v_t_23
T_0_1_sp12_h_l_3
T_0_1_lc_trk_g1_4
T_0_1_wire_con_box/lc_2/in_1
T_0_0_wire_i2c_fifo/SDAI

End 

Net : sdaoe_i
T_0_0_wire_i2c_fifo/SDAOE
T_0_0_i2c_out_1
T_0_1_sp12_v_t_17
T_0_7_sp4_v_t_36
T_0_11_sp4_v_t_41
T_3_15_span4_horz_r_0
T_7_15_span4_horz_r_0
T_10_15_lc_trk_g0_4
T_10_15_wire_io_cluster/io_1/OUT_ENB

End 

Net : sdaout_i
T_0_0_wire_i2c_fifo/SDAO
T_0_0_i2c_out_0
T_0_1_sp12_v_t_15
T_0_9_sp12_v_t_23
T_0_11_sp4_v_t_43
T_3_15_span4_horz_r_2
T_7_15_span4_horz_r_2
T_10_15_lc_trk_g1_6
T_10_15_wire_io_cluster/io_1/D_OUT_0

End 

Net : sysclk
T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_6_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_6_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_6_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_6_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_7_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_7_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_7_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_7_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_6_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_6_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_6_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_1_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_0_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_0_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_0_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_0_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_0_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_0_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_0_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_0_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_0_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_0_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_1_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_0_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_0_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_1_8_wire_logic_cluster/lc_3/clk

End 

