// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

// DATE "05/13/2020 16:32:43"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module GPGcpu (
	skip,
	CLK,
	carry,
	ir_mux_test,
	mem_test,
	pc_test,
	r0,
	r1,
	r2,
	r3,
	state,
	sum_test);
output 	skip;
input 	CLK;
output 	carry;
output 	[15:0] ir_mux_test;
output 	[15:0] mem_test;
output 	[11:0] pc_test;
output 	[15:0] r0;
output 	[15:0] r1;
output 	[15:0] r2;
output 	[15:0] r3;
output 	[2:0] state;
output 	[16:0] sum_test;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \skip~output_o ;
wire \carry~output_o ;
wire \ir_mux_test[15]~output_o ;
wire \ir_mux_test[14]~output_o ;
wire \ir_mux_test[13]~output_o ;
wire \ir_mux_test[12]~output_o ;
wire \ir_mux_test[11]~output_o ;
wire \ir_mux_test[10]~output_o ;
wire \ir_mux_test[9]~output_o ;
wire \ir_mux_test[8]~output_o ;
wire \ir_mux_test[7]~output_o ;
wire \ir_mux_test[6]~output_o ;
wire \ir_mux_test[5]~output_o ;
wire \ir_mux_test[4]~output_o ;
wire \ir_mux_test[3]~output_o ;
wire \ir_mux_test[2]~output_o ;
wire \ir_mux_test[1]~output_o ;
wire \ir_mux_test[0]~output_o ;
wire \mem_test[15]~output_o ;
wire \mem_test[14]~output_o ;
wire \mem_test[13]~output_o ;
wire \mem_test[12]~output_o ;
wire \mem_test[11]~output_o ;
wire \mem_test[10]~output_o ;
wire \mem_test[9]~output_o ;
wire \mem_test[8]~output_o ;
wire \mem_test[7]~output_o ;
wire \mem_test[6]~output_o ;
wire \mem_test[5]~output_o ;
wire \mem_test[4]~output_o ;
wire \mem_test[3]~output_o ;
wire \mem_test[2]~output_o ;
wire \mem_test[1]~output_o ;
wire \mem_test[0]~output_o ;
wire \pc_test[11]~output_o ;
wire \pc_test[10]~output_o ;
wire \pc_test[9]~output_o ;
wire \pc_test[8]~output_o ;
wire \pc_test[7]~output_o ;
wire \pc_test[6]~output_o ;
wire \pc_test[5]~output_o ;
wire \pc_test[4]~output_o ;
wire \pc_test[3]~output_o ;
wire \pc_test[2]~output_o ;
wire \pc_test[1]~output_o ;
wire \pc_test[0]~output_o ;
wire \r0[15]~output_o ;
wire \r0[14]~output_o ;
wire \r0[13]~output_o ;
wire \r0[12]~output_o ;
wire \r0[11]~output_o ;
wire \r0[10]~output_o ;
wire \r0[9]~output_o ;
wire \r0[8]~output_o ;
wire \r0[7]~output_o ;
wire \r0[6]~output_o ;
wire \r0[5]~output_o ;
wire \r0[4]~output_o ;
wire \r0[3]~output_o ;
wire \r0[2]~output_o ;
wire \r0[1]~output_o ;
wire \r0[0]~output_o ;
wire \r1[15]~output_o ;
wire \r1[14]~output_o ;
wire \r1[13]~output_o ;
wire \r1[12]~output_o ;
wire \r1[11]~output_o ;
wire \r1[10]~output_o ;
wire \r1[9]~output_o ;
wire \r1[8]~output_o ;
wire \r1[7]~output_o ;
wire \r1[6]~output_o ;
wire \r1[5]~output_o ;
wire \r1[4]~output_o ;
wire \r1[3]~output_o ;
wire \r1[2]~output_o ;
wire \r1[1]~output_o ;
wire \r1[0]~output_o ;
wire \r2[15]~output_o ;
wire \r2[14]~output_o ;
wire \r2[13]~output_o ;
wire \r2[12]~output_o ;
wire \r2[11]~output_o ;
wire \r2[10]~output_o ;
wire \r2[9]~output_o ;
wire \r2[8]~output_o ;
wire \r2[7]~output_o ;
wire \r2[6]~output_o ;
wire \r2[5]~output_o ;
wire \r2[4]~output_o ;
wire \r2[3]~output_o ;
wire \r2[2]~output_o ;
wire \r2[1]~output_o ;
wire \r2[0]~output_o ;
wire \r3[15]~output_o ;
wire \r3[14]~output_o ;
wire \r3[13]~output_o ;
wire \r3[12]~output_o ;
wire \r3[11]~output_o ;
wire \r3[10]~output_o ;
wire \r3[9]~output_o ;
wire \r3[8]~output_o ;
wire \r3[7]~output_o ;
wire \r3[6]~output_o ;
wire \r3[5]~output_o ;
wire \r3[4]~output_o ;
wire \r3[3]~output_o ;
wire \r3[2]~output_o ;
wire \r3[1]~output_o ;
wire \r3[0]~output_o ;
wire \state[2]~output_o ;
wire \state[1]~output_o ;
wire \state[0]~output_o ;
wire \sum_test[16]~output_o ;
wire \sum_test[15]~output_o ;
wire \sum_test[14]~output_o ;
wire \sum_test[13]~output_o ;
wire \sum_test[12]~output_o ;
wire \sum_test[11]~output_o ;
wire \sum_test[10]~output_o ;
wire \sum_test[9]~output_o ;
wire \sum_test[8]~output_o ;
wire \sum_test[7]~output_o ;
wire \sum_test[6]~output_o ;
wire \sum_test[5]~output_o ;
wire \sum_test[4]~output_o ;
wire \sum_test[3]~output_o ;
wire \sum_test[2]~output_o ;
wire \sum_test[1]~output_o ;
wire \sum_test[0]~output_o ;
wire \CLK~input_o ;
wire \inst11|MUX4A|auto_generated|l2_w3_n0_mux_dataout~0_combout ;
wire \inst11|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0_combout ;
wire \inst1|Add0~68_combout ;
wire \inst1|Add0~6 ;
wire \inst1|Add0~1_sumout ;
wire \inst1|Mux0~0_combout ;
wire \inst1|Mux0~1_combout ;
wire \inst1|Mux0~2_combout ;
wire \PC|auto_generated|counter_comb_bita0~sumout ;
wire \PC|auto_generated|counter_comb_bita1~COUT ;
wire \PC|auto_generated|counter_comb_bita2~sumout ;
wire \inst4|ldi~0_combout ;
wire \inst4|pc_load~0_combout ;
wire \inst4|pc_load~1_combout ;
wire \inst4|pc_load~2_combout ;
wire \inst4|pc_load~3_combout ;
wire \PC|auto_generated|_~0_combout ;
wire \PC|auto_generated|_~1_combout ;
wire \PC|auto_generated|_~2_combout ;
wire \inst12|auto_generated|op_1~46 ;
wire \inst12|auto_generated|op_1~42 ;
wire \inst12|auto_generated|op_1~37_sumout ;
wire \inst4|mux1~0_combout ;
wire \inst3|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ;
wire \PC|auto_generated|counter_comb_bita2~COUT ;
wire \PC|auto_generated|counter_comb_bita3~sumout ;
wire \inst12|auto_generated|op_1~38 ;
wire \inst12|auto_generated|op_1~33_sumout ;
wire \inst3|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ;
wire \PC|auto_generated|counter_comb_bita3~COUT ;
wire \PC|auto_generated|counter_comb_bita4~sumout ;
wire \inst12|auto_generated|op_1~34 ;
wire \inst12|auto_generated|op_1~29_sumout ;
wire \inst3|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ;
wire \PC|auto_generated|counter_comb_bita4~COUT ;
wire \PC|auto_generated|counter_comb_bita5~sumout ;
wire \inst12|auto_generated|op_1~30 ;
wire \inst12|auto_generated|op_1~25_sumout ;
wire \inst3|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ;
wire \PC|auto_generated|counter_comb_bita5~COUT ;
wire \PC|auto_generated|counter_comb_bita6~sumout ;
wire \inst12|auto_generated|op_1~26 ;
wire \inst12|auto_generated|op_1~21_sumout ;
wire \inst3|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ;
wire \PC|auto_generated|counter_comb_bita6~COUT ;
wire \PC|auto_generated|counter_comb_bita7~sumout ;
wire \inst12|auto_generated|op_1~22 ;
wire \inst12|auto_generated|op_1~17_sumout ;
wire \inst3|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ;
wire \PC|auto_generated|counter_comb_bita7~COUT ;
wire \PC|auto_generated|counter_comb_bita8~sumout ;
wire \PC|auto_generated|counter_comb_bita8~COUT ;
wire \PC|auto_generated|counter_comb_bita9~sumout ;
wire \inst12|auto_generated|op_1~18 ;
wire \inst12|auto_generated|op_1~14 ;
wire \inst12|auto_generated|op_1~9_sumout ;
wire \inst3|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ;
wire \inst7|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ;
wire \PC|auto_generated|counter_comb_bita9~COUT ;
wire \PC|auto_generated|counter_comb_bita10~sumout ;
wire \PC|auto_generated|counter_comb_bita10~COUT ;
wire \PC|auto_generated|counter_comb_bita11~sumout ;
wire \inst12|auto_generated|op_1~10 ;
wire \inst12|auto_generated|op_1~6 ;
wire \inst12|auto_generated|op_1~1_sumout ;
wire \inst3|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ;
wire \inst7|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ;
wire \inst12|auto_generated|op_1~5_sumout ;
wire \inst3|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ;
wire \inst7|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ;
wire \inst12|auto_generated|op_1~13_sumout ;
wire \inst3|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ;
wire \inst7|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ;
wire \inst4|pc_load~4_combout ;
wire \PC|auto_generated|counter_comb_bita0~COUT ;
wire \PC|auto_generated|counter_comb_bita1~sumout ;
wire \inst12|auto_generated|op_1~41_sumout ;
wire \inst3|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ;
wire \inst7|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ;
wire \inst1|cy_en~combout ;
wire \inst1|cin~combout ;
wire \inst1|Add0~71_cout ;
wire \inst1|Add0~66 ;
wire \inst1|Add0~61_sumout ;
wire \inst11|MUX4A|auto_generated|l2_w1_n0_mux_dataout~0_combout ;
wire \inst1|Mux16~1_combout ;
wire \inst1|Mux16~2_combout ;
wire \inst1|Mux15~0_combout ;
wire \inst7|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ;
wire \inst4|acc_load~combout ;
wire \inst4|sub~0_combout ;
wire \inst4|alu~combout ;
wire \inst5|auto_generated|add_sub_cella[0]~2_cout ;
wire \inst5|auto_generated|add_sub_cella[0]~COUT ;
wire \inst11|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ;
wire \inst11|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~1_combout ;
wire \inst11|G1~combout ;
wire \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ;
wire \inst11|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0_combout ;
wire \inst1|Add0~62 ;
wire \inst1|Add0~57_sumout ;
wire \inst11|MUX4A|auto_generated|l2_w2_n0_mux_dataout~0_combout ;
wire \inst1|Add0~58 ;
wire \inst1|Add0~53_sumout ;
wire \inst11|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0_combout ;
wire \inst1|Mux14~0_combout ;
wire \inst5|auto_generated|add_sub_cella[1]~COUT ;
wire \inst11|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ;
wire \inst11|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~1_combout ;
wire \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ;
wire \inst11|MUX4A|auto_generated|l2_w4_n0_mux_dataout~0_combout ;
wire \inst1|Add0~54 ;
wire \inst1|Add0~49_sumout ;
wire \inst11|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0_combout ;
wire \inst1|Mux13~0_combout ;
wire \inst5|auto_generated|add_sub_cella[2]~COUT ;
wire \inst11|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ;
wire \inst11|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~1_combout ;
wire \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ;
wire \inst11|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0_combout ;
wire \inst1|Mux3~0_combout ;
wire \inst11|MUX4A|auto_generated|l2_w13_n0_mux_dataout~0_combout ;
wire \inst11|MUX4A|auto_generated|l2_w6_n0_mux_dataout~0_combout ;
wire \inst1|Add0~50 ;
wire \inst1|Add0~45_sumout ;
wire \inst11|MUX4A|auto_generated|l2_w5_n0_mux_dataout~0_combout ;
wire \inst1|Add0~46 ;
wire \inst1|Add0~42 ;
wire \inst1|Add0~37_sumout ;
wire \inst11|MUX4A|auto_generated|l2_w7_n0_mux_dataout~0_combout ;
wire \inst1|Add0~38 ;
wire \inst1|Add0~33_sumout ;
wire \inst11|MUX4A|auto_generated|l2_w8_n0_mux_dataout~0_combout ;
wire \inst1|Add0~34 ;
wire \inst1|Add0~29_sumout ;
wire \inst11|MUX4A|auto_generated|l2_w9_n0_mux_dataout~0_combout ;
wire \inst1|Add0~30 ;
wire \inst1|Add0~25_sumout ;
wire \inst11|MUX4A|auto_generated|l2_w10_n0_mux_dataout~0_combout ;
wire \inst1|Add0~26 ;
wire \inst1|Add0~21_sumout ;
wire \inst11|MUX4A|auto_generated|l2_w11_n0_mux_dataout~0_combout ;
wire \inst1|Add0~22 ;
wire \inst1|Add0~17_sumout ;
wire \inst11|MUX4A|auto_generated|l2_w12_n0_mux_dataout~0_combout ;
wire \inst1|Add0~18 ;
wire \inst1|Add0~14 ;
wire \inst1|Add0~9_sumout ;
wire \inst11|MUX4A|auto_generated|l2_w14_n0_mux_dataout~0_combout ;
wire \inst1|Add0~10 ;
wire \inst1|Add0~5_sumout ;
wire \inst11|MUX4A|auto_generated|l2_w15_n0_mux_dataout~0_combout ;
wire \inst1|Mux1~0_combout ;
wire \inst5|auto_generated|add_sub_cella[3]~COUT ;
wire \inst5|auto_generated|add_sub_cella[4]~COUT ;
wire \inst5|auto_generated|add_sub_cella[5]~COUT ;
wire \inst5|auto_generated|add_sub_cella[6]~COUT ;
wire \inst5|auto_generated|add_sub_cella[7]~COUT ;
wire \inst5|auto_generated|add_sub_cella[8]~COUT ;
wire \inst5|auto_generated|add_sub_cella[9]~COUT ;
wire \inst5|auto_generated|add_sub_cella[10]~COUT ;
wire \inst5|auto_generated|add_sub_cella[11]~COUT ;
wire \inst5|auto_generated|add_sub_cella[12]~COUT ;
wire \inst5|auto_generated|add_sub_cella[13]~COUT ;
wire \inst5|auto_generated|add_sub_cella[14]~COUT ;
wire \inst11|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ;
wire \inst11|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~1_combout ;
wire \inst11|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~2_combout ;
wire \inst11|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0_combout ;
wire \inst1|Mux2~0_combout ;
wire \inst11|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ;
wire \inst11|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~1_combout ;
wire \inst11|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0_combout ;
wire \inst1|Add0~65_sumout ;
wire \inst11|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0_combout ;
wire \inst1|Mux16~3_combout ;
wire \inst11|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ;
wire \inst11|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout ;
wire \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ;
wire \inst12|auto_generated|op_1~45_sumout ;
wire \inst3|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ;
wire \inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ;
wire \inst1|Add0~41_sumout ;
wire \inst11|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0_combout ;
wire \inst1|Mux11~0_combout ;
wire \inst11|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ;
wire \inst11|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~1_combout ;
wire \inst11|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0_combout ;
wire \inst1|Mux12~0_combout ;
wire \inst11|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ;
wire \inst11|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~1_combout ;
wire \inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ;
wire \inst1|Add0~13_sumout ;
wire \inst11|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0_combout ;
wire \inst1|Mux4~0_combout ;
wire \inst11|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ;
wire \inst11|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~1_combout ;
wire \inst11|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0_combout ;
wire \inst1|Mux5~0_combout ;
wire \inst11|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ;
wire \inst11|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~1_combout ;
wire \inst11|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0_combout ;
wire \inst1|Mux6~0_combout ;
wire \inst11|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ;
wire \inst11|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~1_combout ;
wire \inst11|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0_combout ;
wire \inst1|Mux7~0_combout ;
wire \inst11|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ;
wire \inst11|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout ;
wire \inst11|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0_combout ;
wire \inst1|Mux8~0_combout ;
wire \inst11|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ;
wire \inst11|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~1_combout ;
wire \inst11|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0_combout ;
wire \inst1|Mux9~0_combout ;
wire \inst11|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ;
wire \inst11|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~1_combout ;
wire \inst11|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0_combout ;
wire \inst1|Mux10~0_combout ;
wire \inst11|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ;
wire \inst11|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~1_combout ;
wire \inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ;
wire \inst1|Mux16~0_combout ;
wire \inst11|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ;
wire \inst11|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~1_combout ;
wire \inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ;
wire \inst4|WrEn~0_combout ;
wire \inst7|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ;
wire \inst2|inst|n~0_combout ;
wire \inst2|inst2|dffs[0]~0_combout ;
wire \inst7|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ;
wire \inst1|skip_out~0_combout ;
wire \inst1|skip_out~1_combout ;
wire \inst1|Mux1~1_combout ;
wire \inst1|Mux2~1_combout ;
wire \inst1|Mux3~1_combout ;
wire \inst1|Mux4~1_combout ;
wire \inst1|Mux5~1_combout ;
wire \inst1|Mux6~1_combout ;
wire \inst1|Mux7~1_combout ;
wire \inst1|Mux8~1_combout ;
wire \inst1|Mux9~1_combout ;
wire \inst1|Mux10~1_combout ;
wire \inst1|Mux11~1_combout ;
wire \inst1|Mux12~1_combout ;
wire \inst1|Mux13~1_combout ;
wire \inst1|Mux14~1_combout ;
wire \inst1|Mux15~1_combout ;
wire \inst1|Mux16~4_combout ;
wire [2:0] \inst2|inst|n ;
wire [2:0] \inst11|DEMUX4|auto_generated|w_anode22w ;
wire [2:0] \inst11|DEMUX4|auto_generated|w_anode14w ;
wire [15:0] \inst11|R0|dffs ;
wire [0:0] \inst8|dffs ;
wire [0:0] \inst9|dffs ;
wire [15:0] \IR|dffs ;
wire [2:0] \inst11|DEMUX4|auto_generated|w_anode30w ;
wire [15:0] \ram|altsyncram_component|auto_generated|q_a ;
wire [15:0] \inst11|R1|dffs ;
wire [15:0] \inst11|R3|dffs ;
wire [11:0] \PC|auto_generated|counter_reg_bit ;
wire [15:0] \inst5|auto_generated|result ;
wire [15:0] \inst11|R2|dffs ;
wire [2:0] \inst2|inst2|dffs ;

wire [0:0] \ram|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \ram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \ram|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \ram|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \ram|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \ram|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \ram|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \ram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \ram|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \ram|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \ram|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \ram|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \ram|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \ram|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \ram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \ram|altsyncram_component|auto_generated|q_a [15] = \ram|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \ram|altsyncram_component|auto_generated|q_a [14] = \ram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \ram|altsyncram_component|auto_generated|q_a [13] = \ram|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \ram|altsyncram_component|auto_generated|q_a [12] = \ram|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \ram|altsyncram_component|auto_generated|q_a [11] = \ram|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \ram|altsyncram_component|auto_generated|q_a [10] = \ram|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \ram|altsyncram_component|auto_generated|q_a [9] = \ram|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \ram|altsyncram_component|auto_generated|q_a [8] = \ram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \ram|altsyncram_component|auto_generated|q_a [7] = \ram|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \ram|altsyncram_component|auto_generated|q_a [6] = \ram|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \ram|altsyncram_component|auto_generated|q_a [5] = \ram|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \ram|altsyncram_component|auto_generated|q_a [4] = \ram|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \ram|altsyncram_component|auto_generated|q_a [3] = \ram|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \ram|altsyncram_component|auto_generated|q_a [2] = \ram|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \ram|altsyncram_component|auto_generated|q_a [1] = \ram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \ram|altsyncram_component|auto_generated|q_a [0] = \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

cyclonev_io_obuf \skip~output (
	.i(\inst8|dffs [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\skip~output_o ),
	.obar());
// synopsys translate_off
defparam \skip~output .bus_hold = "false";
defparam \skip~output .open_drain_output = "false";
defparam \skip~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \carry~output (
	.i(\inst9|dffs [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\carry~output_o ),
	.obar());
// synopsys translate_off
defparam \carry~output .bus_hold = "false";
defparam \carry~output .open_drain_output = "false";
defparam \carry~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ir_mux_test[15]~output (
	.i(\inst7|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir_mux_test[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir_mux_test[15]~output .bus_hold = "false";
defparam \ir_mux_test[15]~output .open_drain_output = "false";
defparam \ir_mux_test[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ir_mux_test[14]~output (
	.i(\inst7|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir_mux_test[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir_mux_test[14]~output .bus_hold = "false";
defparam \ir_mux_test[14]~output .open_drain_output = "false";
defparam \ir_mux_test[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ir_mux_test[13]~output (
	.i(\inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir_mux_test[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir_mux_test[13]~output .bus_hold = "false";
defparam \ir_mux_test[13]~output .open_drain_output = "false";
defparam \ir_mux_test[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ir_mux_test[12]~output (
	.i(\inst7|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir_mux_test[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir_mux_test[12]~output .bus_hold = "false";
defparam \ir_mux_test[12]~output .open_drain_output = "false";
defparam \ir_mux_test[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ir_mux_test[11]~output (
	.i(\inst7|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir_mux_test[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir_mux_test[11]~output .bus_hold = "false";
defparam \ir_mux_test[11]~output .open_drain_output = "false";
defparam \ir_mux_test[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ir_mux_test[10]~output (
	.i(\inst7|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir_mux_test[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir_mux_test[10]~output .bus_hold = "false";
defparam \ir_mux_test[10]~output .open_drain_output = "false";
defparam \ir_mux_test[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ir_mux_test[9]~output (
	.i(\inst7|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir_mux_test[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir_mux_test[9]~output .bus_hold = "false";
defparam \ir_mux_test[9]~output .open_drain_output = "false";
defparam \ir_mux_test[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ir_mux_test[8]~output (
	.i(\inst7|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir_mux_test[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir_mux_test[8]~output .bus_hold = "false";
defparam \ir_mux_test[8]~output .open_drain_output = "false";
defparam \ir_mux_test[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ir_mux_test[7]~output (
	.i(\inst7|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir_mux_test[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir_mux_test[7]~output .bus_hold = "false";
defparam \ir_mux_test[7]~output .open_drain_output = "false";
defparam \ir_mux_test[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ir_mux_test[6]~output (
	.i(\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir_mux_test[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir_mux_test[6]~output .bus_hold = "false";
defparam \ir_mux_test[6]~output .open_drain_output = "false";
defparam \ir_mux_test[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ir_mux_test[5]~output (
	.i(\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir_mux_test[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir_mux_test[5]~output .bus_hold = "false";
defparam \ir_mux_test[5]~output .open_drain_output = "false";
defparam \ir_mux_test[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ir_mux_test[4]~output (
	.i(\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir_mux_test[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir_mux_test[4]~output .bus_hold = "false";
defparam \ir_mux_test[4]~output .open_drain_output = "false";
defparam \ir_mux_test[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ir_mux_test[3]~output (
	.i(\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir_mux_test[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir_mux_test[3]~output .bus_hold = "false";
defparam \ir_mux_test[3]~output .open_drain_output = "false";
defparam \ir_mux_test[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ir_mux_test[2]~output (
	.i(\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir_mux_test[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir_mux_test[2]~output .bus_hold = "false";
defparam \ir_mux_test[2]~output .open_drain_output = "false";
defparam \ir_mux_test[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ir_mux_test[1]~output (
	.i(\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir_mux_test[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir_mux_test[1]~output .bus_hold = "false";
defparam \ir_mux_test[1]~output .open_drain_output = "false";
defparam \ir_mux_test[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ir_mux_test[0]~output (
	.i(\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir_mux_test[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir_mux_test[0]~output .bus_hold = "false";
defparam \ir_mux_test[0]~output .open_drain_output = "false";
defparam \ir_mux_test[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_test[15]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_test[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_test[15]~output .bus_hold = "false";
defparam \mem_test[15]~output .open_drain_output = "false";
defparam \mem_test[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_test[14]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_test[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_test[14]~output .bus_hold = "false";
defparam \mem_test[14]~output .open_drain_output = "false";
defparam \mem_test[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_test[13]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_test[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_test[13]~output .bus_hold = "false";
defparam \mem_test[13]~output .open_drain_output = "false";
defparam \mem_test[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_test[12]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_test[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_test[12]~output .bus_hold = "false";
defparam \mem_test[12]~output .open_drain_output = "false";
defparam \mem_test[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_test[11]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_test[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_test[11]~output .bus_hold = "false";
defparam \mem_test[11]~output .open_drain_output = "false";
defparam \mem_test[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_test[10]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_test[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_test[10]~output .bus_hold = "false";
defparam \mem_test[10]~output .open_drain_output = "false";
defparam \mem_test[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_test[9]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_test[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_test[9]~output .bus_hold = "false";
defparam \mem_test[9]~output .open_drain_output = "false";
defparam \mem_test[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_test[8]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_test[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_test[8]~output .bus_hold = "false";
defparam \mem_test[8]~output .open_drain_output = "false";
defparam \mem_test[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_test[7]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_test[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_test[7]~output .bus_hold = "false";
defparam \mem_test[7]~output .open_drain_output = "false";
defparam \mem_test[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_test[6]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_test[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_test[6]~output .bus_hold = "false";
defparam \mem_test[6]~output .open_drain_output = "false";
defparam \mem_test[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_test[5]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_test[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_test[5]~output .bus_hold = "false";
defparam \mem_test[5]~output .open_drain_output = "false";
defparam \mem_test[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_test[4]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_test[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_test[4]~output .bus_hold = "false";
defparam \mem_test[4]~output .open_drain_output = "false";
defparam \mem_test[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_test[3]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_test[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_test[3]~output .bus_hold = "false";
defparam \mem_test[3]~output .open_drain_output = "false";
defparam \mem_test[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_test[2]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_test[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_test[2]~output .bus_hold = "false";
defparam \mem_test[2]~output .open_drain_output = "false";
defparam \mem_test[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_test[1]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_test[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_test[1]~output .bus_hold = "false";
defparam \mem_test[1]~output .open_drain_output = "false";
defparam \mem_test[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_test[0]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_test[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_test[0]~output .bus_hold = "false";
defparam \mem_test[0]~output .open_drain_output = "false";
defparam \mem_test[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc_test[11]~output (
	.i(\inst12|auto_generated|op_1~1_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_test[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_test[11]~output .bus_hold = "false";
defparam \pc_test[11]~output .open_drain_output = "false";
defparam \pc_test[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc_test[10]~output (
	.i(\inst12|auto_generated|op_1~5_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_test[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_test[10]~output .bus_hold = "false";
defparam \pc_test[10]~output .open_drain_output = "false";
defparam \pc_test[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc_test[9]~output (
	.i(\inst12|auto_generated|op_1~9_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_test[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_test[9]~output .bus_hold = "false";
defparam \pc_test[9]~output .open_drain_output = "false";
defparam \pc_test[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc_test[8]~output (
	.i(\inst12|auto_generated|op_1~13_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_test[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_test[8]~output .bus_hold = "false";
defparam \pc_test[8]~output .open_drain_output = "false";
defparam \pc_test[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc_test[7]~output (
	.i(\inst12|auto_generated|op_1~17_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_test[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_test[7]~output .bus_hold = "false";
defparam \pc_test[7]~output .open_drain_output = "false";
defparam \pc_test[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc_test[6]~output (
	.i(\inst12|auto_generated|op_1~21_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_test[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_test[6]~output .bus_hold = "false";
defparam \pc_test[6]~output .open_drain_output = "false";
defparam \pc_test[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc_test[5]~output (
	.i(\inst12|auto_generated|op_1~25_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_test[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_test[5]~output .bus_hold = "false";
defparam \pc_test[5]~output .open_drain_output = "false";
defparam \pc_test[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc_test[4]~output (
	.i(\inst12|auto_generated|op_1~29_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_test[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_test[4]~output .bus_hold = "false";
defparam \pc_test[4]~output .open_drain_output = "false";
defparam \pc_test[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc_test[3]~output (
	.i(\inst12|auto_generated|op_1~33_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_test[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_test[3]~output .bus_hold = "false";
defparam \pc_test[3]~output .open_drain_output = "false";
defparam \pc_test[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc_test[2]~output (
	.i(\inst12|auto_generated|op_1~37_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_test[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_test[2]~output .bus_hold = "false";
defparam \pc_test[2]~output .open_drain_output = "false";
defparam \pc_test[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc_test[1]~output (
	.i(\inst12|auto_generated|op_1~41_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_test[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_test[1]~output .bus_hold = "false";
defparam \pc_test[1]~output .open_drain_output = "false";
defparam \pc_test[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc_test[0]~output (
	.i(\inst12|auto_generated|op_1~45_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_test[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_test[0]~output .bus_hold = "false";
defparam \pc_test[0]~output .open_drain_output = "false";
defparam \pc_test[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[15]~output (
	.i(\inst11|R0|dffs [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[15]~output .bus_hold = "false";
defparam \r0[15]~output .open_drain_output = "false";
defparam \r0[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[14]~output (
	.i(\inst11|R0|dffs [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[14]~output .bus_hold = "false";
defparam \r0[14]~output .open_drain_output = "false";
defparam \r0[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[13]~output (
	.i(\inst11|R0|dffs [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[13]~output .bus_hold = "false";
defparam \r0[13]~output .open_drain_output = "false";
defparam \r0[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[12]~output (
	.i(\inst11|R0|dffs [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[12]~output .bus_hold = "false";
defparam \r0[12]~output .open_drain_output = "false";
defparam \r0[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[11]~output (
	.i(\inst11|R0|dffs [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[11]~output .bus_hold = "false";
defparam \r0[11]~output .open_drain_output = "false";
defparam \r0[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[10]~output (
	.i(\inst11|R0|dffs [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[10]~output .bus_hold = "false";
defparam \r0[10]~output .open_drain_output = "false";
defparam \r0[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[9]~output (
	.i(\inst11|R0|dffs [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[9]~output .bus_hold = "false";
defparam \r0[9]~output .open_drain_output = "false";
defparam \r0[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[8]~output (
	.i(\inst11|R0|dffs [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[8]~output .bus_hold = "false";
defparam \r0[8]~output .open_drain_output = "false";
defparam \r0[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[7]~output (
	.i(\inst11|R0|dffs [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[7]~output .bus_hold = "false";
defparam \r0[7]~output .open_drain_output = "false";
defparam \r0[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[6]~output (
	.i(\inst11|R0|dffs [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[6]~output .bus_hold = "false";
defparam \r0[6]~output .open_drain_output = "false";
defparam \r0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[5]~output (
	.i(\inst11|R0|dffs [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[5]~output .bus_hold = "false";
defparam \r0[5]~output .open_drain_output = "false";
defparam \r0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[4]~output (
	.i(\inst11|R0|dffs [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[4]~output .bus_hold = "false";
defparam \r0[4]~output .open_drain_output = "false";
defparam \r0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[3]~output (
	.i(\inst11|R0|dffs [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[3]~output .bus_hold = "false";
defparam \r0[3]~output .open_drain_output = "false";
defparam \r0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[2]~output (
	.i(\inst11|R0|dffs [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[2]~output .bus_hold = "false";
defparam \r0[2]~output .open_drain_output = "false";
defparam \r0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[1]~output (
	.i(\inst11|R0|dffs [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[1]~output .bus_hold = "false";
defparam \r0[1]~output .open_drain_output = "false";
defparam \r0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[0]~output (
	.i(\inst11|R0|dffs [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[0]~output .bus_hold = "false";
defparam \r0[0]~output .open_drain_output = "false";
defparam \r0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[15]~output (
	.i(\inst11|R1|dffs [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[15]~output .bus_hold = "false";
defparam \r1[15]~output .open_drain_output = "false";
defparam \r1[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[14]~output (
	.i(\inst11|R1|dffs [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[14]~output .bus_hold = "false";
defparam \r1[14]~output .open_drain_output = "false";
defparam \r1[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[13]~output (
	.i(\inst11|R1|dffs [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[13]~output .bus_hold = "false";
defparam \r1[13]~output .open_drain_output = "false";
defparam \r1[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[12]~output (
	.i(\inst11|R1|dffs [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[12]~output .bus_hold = "false";
defparam \r1[12]~output .open_drain_output = "false";
defparam \r1[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[11]~output (
	.i(\inst11|R1|dffs [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[11]~output .bus_hold = "false";
defparam \r1[11]~output .open_drain_output = "false";
defparam \r1[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[10]~output (
	.i(\inst11|R1|dffs [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[10]~output .bus_hold = "false";
defparam \r1[10]~output .open_drain_output = "false";
defparam \r1[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[9]~output (
	.i(\inst11|R1|dffs [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[9]~output .bus_hold = "false";
defparam \r1[9]~output .open_drain_output = "false";
defparam \r1[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[8]~output (
	.i(\inst11|R1|dffs [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[8]~output .bus_hold = "false";
defparam \r1[8]~output .open_drain_output = "false";
defparam \r1[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[7]~output (
	.i(\inst11|R1|dffs [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[7]~output .bus_hold = "false";
defparam \r1[7]~output .open_drain_output = "false";
defparam \r1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[6]~output (
	.i(\inst11|R1|dffs [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[6]~output .bus_hold = "false";
defparam \r1[6]~output .open_drain_output = "false";
defparam \r1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[5]~output (
	.i(\inst11|R1|dffs [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[5]~output .bus_hold = "false";
defparam \r1[5]~output .open_drain_output = "false";
defparam \r1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[4]~output (
	.i(\inst11|R1|dffs [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[4]~output .bus_hold = "false";
defparam \r1[4]~output .open_drain_output = "false";
defparam \r1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[3]~output (
	.i(\inst11|R1|dffs [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[3]~output .bus_hold = "false";
defparam \r1[3]~output .open_drain_output = "false";
defparam \r1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[2]~output (
	.i(\inst11|R1|dffs [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[2]~output .bus_hold = "false";
defparam \r1[2]~output .open_drain_output = "false";
defparam \r1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[1]~output (
	.i(\inst11|R1|dffs [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[1]~output .bus_hold = "false";
defparam \r1[1]~output .open_drain_output = "false";
defparam \r1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[0]~output (
	.i(\inst11|R1|dffs [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[0]~output .bus_hold = "false";
defparam \r1[0]~output .open_drain_output = "false";
defparam \r1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[15]~output (
	.i(\inst11|R2|dffs [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[15]~output .bus_hold = "false";
defparam \r2[15]~output .open_drain_output = "false";
defparam \r2[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[14]~output (
	.i(\inst11|R2|dffs [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[14]~output .bus_hold = "false";
defparam \r2[14]~output .open_drain_output = "false";
defparam \r2[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[13]~output (
	.i(\inst11|R2|dffs [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[13]~output .bus_hold = "false";
defparam \r2[13]~output .open_drain_output = "false";
defparam \r2[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[12]~output (
	.i(\inst11|R2|dffs [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[12]~output .bus_hold = "false";
defparam \r2[12]~output .open_drain_output = "false";
defparam \r2[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[11]~output (
	.i(\inst11|R2|dffs [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[11]~output .bus_hold = "false";
defparam \r2[11]~output .open_drain_output = "false";
defparam \r2[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[10]~output (
	.i(\inst11|R2|dffs [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[10]~output .bus_hold = "false";
defparam \r2[10]~output .open_drain_output = "false";
defparam \r2[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[9]~output (
	.i(\inst11|R2|dffs [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[9]~output .bus_hold = "false";
defparam \r2[9]~output .open_drain_output = "false";
defparam \r2[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[8]~output (
	.i(\inst11|R2|dffs [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[8]~output .bus_hold = "false";
defparam \r2[8]~output .open_drain_output = "false";
defparam \r2[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[7]~output (
	.i(\inst11|R2|dffs [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[7]~output .bus_hold = "false";
defparam \r2[7]~output .open_drain_output = "false";
defparam \r2[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[6]~output (
	.i(\inst11|R2|dffs [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[6]~output .bus_hold = "false";
defparam \r2[6]~output .open_drain_output = "false";
defparam \r2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[5]~output (
	.i(\inst11|R2|dffs [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[5]~output .bus_hold = "false";
defparam \r2[5]~output .open_drain_output = "false";
defparam \r2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[4]~output (
	.i(\inst11|R2|dffs [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[4]~output .bus_hold = "false";
defparam \r2[4]~output .open_drain_output = "false";
defparam \r2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[3]~output (
	.i(\inst11|R2|dffs [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[3]~output .bus_hold = "false";
defparam \r2[3]~output .open_drain_output = "false";
defparam \r2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[2]~output (
	.i(\inst11|R2|dffs [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[2]~output .bus_hold = "false";
defparam \r2[2]~output .open_drain_output = "false";
defparam \r2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[1]~output (
	.i(\inst11|R2|dffs [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[1]~output .bus_hold = "false";
defparam \r2[1]~output .open_drain_output = "false";
defparam \r2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[0]~output (
	.i(\inst11|R2|dffs [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[0]~output .bus_hold = "false";
defparam \r2[0]~output .open_drain_output = "false";
defparam \r2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[15]~output (
	.i(\inst11|R3|dffs [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r3[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \r3[15]~output .bus_hold = "false";
defparam \r3[15]~output .open_drain_output = "false";
defparam \r3[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[14]~output (
	.i(\inst11|R3|dffs [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r3[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \r3[14]~output .bus_hold = "false";
defparam \r3[14]~output .open_drain_output = "false";
defparam \r3[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[13]~output (
	.i(\inst11|R3|dffs [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r3[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \r3[13]~output .bus_hold = "false";
defparam \r3[13]~output .open_drain_output = "false";
defparam \r3[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[12]~output (
	.i(\inst11|R3|dffs [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r3[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \r3[12]~output .bus_hold = "false";
defparam \r3[12]~output .open_drain_output = "false";
defparam \r3[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[11]~output (
	.i(\inst11|R3|dffs [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r3[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \r3[11]~output .bus_hold = "false";
defparam \r3[11]~output .open_drain_output = "false";
defparam \r3[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[10]~output (
	.i(\inst11|R3|dffs [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r3[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \r3[10]~output .bus_hold = "false";
defparam \r3[10]~output .open_drain_output = "false";
defparam \r3[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[9]~output (
	.i(\inst11|R3|dffs [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r3[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \r3[9]~output .bus_hold = "false";
defparam \r3[9]~output .open_drain_output = "false";
defparam \r3[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[8]~output (
	.i(\inst11|R3|dffs [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r3[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \r3[8]~output .bus_hold = "false";
defparam \r3[8]~output .open_drain_output = "false";
defparam \r3[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[7]~output (
	.i(\inst11|R3|dffs [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r3[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \r3[7]~output .bus_hold = "false";
defparam \r3[7]~output .open_drain_output = "false";
defparam \r3[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[6]~output (
	.i(\inst11|R3|dffs [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \r3[6]~output .bus_hold = "false";
defparam \r3[6]~output .open_drain_output = "false";
defparam \r3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[5]~output (
	.i(\inst11|R3|dffs [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \r3[5]~output .bus_hold = "false";
defparam \r3[5]~output .open_drain_output = "false";
defparam \r3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[4]~output (
	.i(\inst11|R3|dffs [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \r3[4]~output .bus_hold = "false";
defparam \r3[4]~output .open_drain_output = "false";
defparam \r3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[3]~output (
	.i(\inst11|R3|dffs [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \r3[3]~output .bus_hold = "false";
defparam \r3[3]~output .open_drain_output = "false";
defparam \r3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[2]~output (
	.i(\inst11|R3|dffs [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \r3[2]~output .bus_hold = "false";
defparam \r3[2]~output .open_drain_output = "false";
defparam \r3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[1]~output (
	.i(\inst11|R3|dffs [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \r3[1]~output .bus_hold = "false";
defparam \r3[1]~output .open_drain_output = "false";
defparam \r3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[0]~output (
	.i(\inst11|R3|dffs [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \r3[0]~output .bus_hold = "false";
defparam \r3[0]~output .open_drain_output = "false";
defparam \r3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \state[2]~output (
	.i(\inst2|inst2|dffs [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[2]~output .bus_hold = "false";
defparam \state[2]~output .open_drain_output = "false";
defparam \state[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \state[1]~output (
	.i(\inst2|inst2|dffs [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[1]~output .bus_hold = "false";
defparam \state[1]~output .open_drain_output = "false";
defparam \state[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \state[0]~output (
	.i(!\inst2|inst|n~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \state[0]~output .bus_hold = "false";
defparam \state[0]~output .open_drain_output = "false";
defparam \state[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \sum_test[16]~output (
	.i(\inst1|Mux0~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum_test[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum_test[16]~output .bus_hold = "false";
defparam \sum_test[16]~output .open_drain_output = "false";
defparam \sum_test[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \sum_test[15]~output (
	.i(\inst1|Mux1~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum_test[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum_test[15]~output .bus_hold = "false";
defparam \sum_test[15]~output .open_drain_output = "false";
defparam \sum_test[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \sum_test[14]~output (
	.i(\inst1|Mux2~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum_test[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum_test[14]~output .bus_hold = "false";
defparam \sum_test[14]~output .open_drain_output = "false";
defparam \sum_test[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \sum_test[13]~output (
	.i(\inst1|Mux3~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum_test[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum_test[13]~output .bus_hold = "false";
defparam \sum_test[13]~output .open_drain_output = "false";
defparam \sum_test[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \sum_test[12]~output (
	.i(\inst1|Mux4~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum_test[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum_test[12]~output .bus_hold = "false";
defparam \sum_test[12]~output .open_drain_output = "false";
defparam \sum_test[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \sum_test[11]~output (
	.i(\inst1|Mux5~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum_test[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum_test[11]~output .bus_hold = "false";
defparam \sum_test[11]~output .open_drain_output = "false";
defparam \sum_test[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \sum_test[10]~output (
	.i(\inst1|Mux6~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum_test[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum_test[10]~output .bus_hold = "false";
defparam \sum_test[10]~output .open_drain_output = "false";
defparam \sum_test[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \sum_test[9]~output (
	.i(\inst1|Mux7~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum_test[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum_test[9]~output .bus_hold = "false";
defparam \sum_test[9]~output .open_drain_output = "false";
defparam \sum_test[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \sum_test[8]~output (
	.i(\inst1|Mux8~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum_test[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum_test[8]~output .bus_hold = "false";
defparam \sum_test[8]~output .open_drain_output = "false";
defparam \sum_test[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \sum_test[7]~output (
	.i(\inst1|Mux9~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum_test[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum_test[7]~output .bus_hold = "false";
defparam \sum_test[7]~output .open_drain_output = "false";
defparam \sum_test[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \sum_test[6]~output (
	.i(\inst1|Mux10~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum_test[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum_test[6]~output .bus_hold = "false";
defparam \sum_test[6]~output .open_drain_output = "false";
defparam \sum_test[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \sum_test[5]~output (
	.i(\inst1|Mux11~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum_test[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum_test[5]~output .bus_hold = "false";
defparam \sum_test[5]~output .open_drain_output = "false";
defparam \sum_test[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \sum_test[4]~output (
	.i(\inst1|Mux12~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum_test[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum_test[4]~output .bus_hold = "false";
defparam \sum_test[4]~output .open_drain_output = "false";
defparam \sum_test[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \sum_test[3]~output (
	.i(\inst1|Mux13~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum_test[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum_test[3]~output .bus_hold = "false";
defparam \sum_test[3]~output .open_drain_output = "false";
defparam \sum_test[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \sum_test[2]~output (
	.i(\inst1|Mux14~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum_test[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum_test[2]~output .bus_hold = "false";
defparam \sum_test[2]~output .open_drain_output = "false";
defparam \sum_test[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \sum_test[1]~output (
	.i(\inst1|Mux15~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum_test[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum_test[1]~output .bus_hold = "false";
defparam \sum_test[1]~output .open_drain_output = "false";
defparam \sum_test[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \sum_test[0]~output (
	.i(\inst1|Mux16~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sum_test[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \sum_test[0]~output .bus_hold = "false";
defparam \sum_test[0]~output .open_drain_output = "false";
defparam \sum_test[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst11|R2|dffs[14] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~9_sumout ),
	.asdata(\inst1|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[14] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[14] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R2|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~49_sumout ),
	.asdata(\inst1|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[4] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[4] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R3|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~49_sumout ),
	.asdata(\inst1|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[4] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[4] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R2|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~53_sumout ),
	.asdata(\inst1|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[3] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[3] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R3|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~53_sumout ),
	.asdata(\inst1|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[3] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4A|auto_generated|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|l2_w3_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [3] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [3] ) ) ) # ( \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [3] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [3] ) ) )

	.dataa(!\inst11|R0|dffs [3]),
	.datab(!\inst11|R1|dffs [3]),
	.datac(!\inst11|R2|dffs [3]),
	.datad(!\inst11|R3|dffs [3]),
	.datae(!\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4A|auto_generated|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4A|auto_generated|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4A|auto_generated|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R2|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~57_sumout ),
	.asdata(\inst1|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[2] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[2] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R3|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~57_sumout ),
	.asdata(\inst1|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[2] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[2] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R2|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~61_sumout ),
	.asdata(\inst1|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[1] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[1] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R3|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~61_sumout ),
	.asdata(\inst1|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[1] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [1] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [1] ) ) ) # ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [1] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [1] ) ) )

	.dataa(!\inst11|R0|dffs [1]),
	.datab(!\inst11|R1|dffs [1]),
	.datac(!\inst11|R2|dffs [1]),
	.datad(!\inst11|R3|dffs [1]),
	.datae(!\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Add0~68 (
// Equation(s):
// \inst1|Add0~68_combout  = (!\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & (\inst11|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0_combout  & ((!\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ) # 
// (!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout )))) # (\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & (!\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  & 
// (!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & !\inst11|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0_combout )))

	.dataa(!\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datac(!\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.datad(!\inst11|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Add0~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Add0~68 .extended_lut = "off";
defparam \inst1|Add0~68 .lut_mask = 64'h08E008E008E008E0;
defparam \inst1|Add0~68 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Add0~5 (
// Equation(s):
// \inst1|Add0~5_sumout  = SUM(( ((!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst11|MUX4A|auto_generated|l2_w15_n0_mux_dataout~0_combout )) # (\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ) ) + ( 
// !\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  $ (!\inst11|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0_combout ) ) + ( \inst1|Add0~10  ))
// \inst1|Add0~6  = CARRY(( ((!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst11|MUX4A|auto_generated|l2_w15_n0_mux_dataout~0_combout )) # (\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ) ) + ( 
// !\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  $ (!\inst11|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0_combout ) ) + ( \inst1|Add0~10  ))

	.dataa(!\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datac(!\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.datad(!\inst11|MUX4A|auto_generated|l2_w15_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\inst11|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\inst1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|Add0~5_sumout ),
	.cout(\inst1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst1|Add0~5 .extended_lut = "off";
defparam \inst1|Add0~5 .lut_mask = 64'h0000F00F000055DD;
defparam \inst1|Add0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Add0~1 (
// Equation(s):
// \inst1|Add0~1_sumout  = SUM(( GND ) + ( GND ) + ( \inst1|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Add0~1 .extended_lut = "off";
defparam \inst1|Add0~1 .lut_mask = 64'h0000FFFF00000000;
defparam \inst1|Add0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Mux0~0 (
// Equation(s):
// \inst1|Mux0~0_combout  = (!\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  & ((!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ) # (!\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ))) # 
// (\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  & (!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & !\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ))

	.dataa(!\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datac(!\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Mux0~0 .extended_lut = "off";
defparam \inst1|Mux0~0 .lut_mask = 64'hE8E8E8E8E8E8E8E8;
defparam \inst1|Mux0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Mux0~1 (
// Equation(s):
// \inst1|Mux0~1_combout  = (!\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  & (\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & (\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & 
// \inst11|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0_combout )))

	.dataa(!\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datac(!\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.datad(!\inst11|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Mux0~1 .extended_lut = "off";
defparam \inst1|Mux0~1 .lut_mask = 64'h0002000200020002;
defparam \inst1|Mux0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Mux0~2 (
// Equation(s):
// \inst1|Mux0~2_combout  = ((\inst1|Add0~1_sumout  & \inst1|Mux0~0_combout )) # (\inst1|Mux0~1_combout )

	.dataa(!\inst1|Add0~1_sumout ),
	.datab(!\inst1|Mux0~0_combout ),
	.datac(!\inst1|Mux0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Mux0~2 .extended_lut = "off";
defparam \inst1|Mux0~2 .lut_mask = 64'h1F1F1F1F1F1F1F1F;
defparam \inst1|Mux0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita0 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita0~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \PC|auto_generated|counter_comb_bita0~COUT  = CARRY(( \PC|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita0~sumout ),
	.cout(\PC|auto_generated|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita0 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \PC|auto_generated|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita1 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita1~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [1] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita0~COUT  ))
// \PC|auto_generated|counter_comb_bita1~COUT  = CARRY(( \PC|auto_generated|counter_reg_bit [1] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|auto_generated|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita1~sumout ),
	.cout(\PC|auto_generated|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita1 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|auto_generated|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita2 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita2~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [2] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita1~COUT  ))
// \PC|auto_generated|counter_comb_bita2~COUT  = CARRY(( \PC|auto_generated|counter_reg_bit [2] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|auto_generated|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita2~sumout ),
	.cout(\PC|auto_generated|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita2 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|auto_generated|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

dffeas \IR|dffs[14] (
	.clk(\CLK~input_o ),
	.d(\ram|altsyncram_component|auto_generated|q_a [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst2|dffs [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[14] .is_wysiwyg = "true";
defparam \IR|dffs[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst4|ldi~0 (
// Equation(s):
// \inst4|ldi~0_combout  = ( \ram|altsyncram_component|auto_generated|q_a [14] & ( (!\inst2|inst2|dffs [0] & (!\IR|dffs [15] & ((\IR|dffs [14])))) # (\inst2|inst2|dffs [0] & (((!\ram|altsyncram_component|auto_generated|q_a [15])))) ) ) # ( 
// !\ram|altsyncram_component|auto_generated|q_a [14] & ( (!\inst2|inst2|dffs [0] & (!\IR|dffs [15] & \IR|dffs [14])) ) )

	.dataa(!\inst2|inst2|dffs [0]),
	.datab(!\IR|dffs [15]),
	.datac(!\ram|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\IR|dffs [14]),
	.datae(!\ram|altsyncram_component|auto_generated|q_a [14]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|ldi~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|ldi~0 .extended_lut = "off";
defparam \inst4|ldi~0 .lut_mask = 64'h008850D8008850D8;
defparam \inst4|ldi~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|pc_load~0 (
// Equation(s):
// \inst4|pc_load~0_combout  = ( !\inst11|R0|dffs [5] & ( (!\inst11|R0|dffs [9] & (!\inst11|R0|dffs [8] & (!\inst11|R0|dffs [7] & !\inst11|R0|dffs [6]))) ) )

	.dataa(!\inst11|R0|dffs [9]),
	.datab(!\inst11|R0|dffs [8]),
	.datac(!\inst11|R0|dffs [7]),
	.datad(!\inst11|R0|dffs [6]),
	.datae(!\inst11|R0|dffs [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|pc_load~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|pc_load~0 .extended_lut = "off";
defparam \inst4|pc_load~0 .lut_mask = 64'h8000000080000000;
defparam \inst4|pc_load~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|pc_load~1 (
// Equation(s):
// \inst4|pc_load~1_combout  = ( !\inst11|R0|dffs [11] & ( (!\inst11|R0|dffs [15] & (!\inst11|R0|dffs [14] & (!\inst11|R0|dffs [13] & !\inst11|R0|dffs [12]))) ) )

	.dataa(!\inst11|R0|dffs [15]),
	.datab(!\inst11|R0|dffs [14]),
	.datac(!\inst11|R0|dffs [13]),
	.datad(!\inst11|R0|dffs [12]),
	.datae(!\inst11|R0|dffs [11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|pc_load~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|pc_load~1 .extended_lut = "off";
defparam \inst4|pc_load~1 .lut_mask = 64'h8000000080000000;
defparam \inst4|pc_load~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|pc_load~2 (
// Equation(s):
// \inst4|pc_load~2_combout  = ( \inst4|pc_load~1_combout  & ( (\inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & (!\inst11|R0|dffs [10] & (!\inst11|R0|dffs [4] & \inst4|pc_load~0_combout ))) ) )

	.dataa(!\inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datab(!\inst11|R0|dffs [10]),
	.datac(!\inst11|R0|dffs [4]),
	.datad(!\inst4|pc_load~0_combout ),
	.datae(!\inst4|pc_load~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|pc_load~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|pc_load~2 .extended_lut = "off";
defparam \inst4|pc_load~2 .lut_mask = 64'h0000004000000040;
defparam \inst4|pc_load~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|pc_load~3 (
// Equation(s):
// \inst4|pc_load~3_combout  = ( \inst4|pc_load~2_combout  & ( (!\inst11|R0|dffs [3] & (!\inst11|R0|dffs [2] & (!\inst11|R0|dffs [1] & !\inst11|R0|dffs [0]))) ) )

	.dataa(!\inst11|R0|dffs [3]),
	.datab(!\inst11|R0|dffs [2]),
	.datac(!\inst11|R0|dffs [1]),
	.datad(!\inst11|R0|dffs [0]),
	.datae(!\inst4|pc_load~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|pc_load~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|pc_load~3 .extended_lut = "off";
defparam \inst4|pc_load~3 .lut_mask = 64'h0000800000008000;
defparam \inst4|pc_load~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|_~0 (
// Equation(s):
// \PC|auto_generated|_~0_combout  = ( \inst4|pc_load~3_combout  & ( (\inst4|ldi~0_combout  & ((!\inst7|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ) # ((!\inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & \inst11|R0|dffs [15])))) ) ) 
// # ( !\inst4|pc_load~3_combout  & ( (!\inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & (\inst7|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & (\inst4|ldi~0_combout  & \inst11|R0|dffs [15]))) ) )

	.dataa(!\inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datab(!\inst7|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datac(!\inst4|ldi~0_combout ),
	.datad(!\inst11|R0|dffs [15]),
	.datae(!\inst4|pc_load~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|auto_generated|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|_~0 .extended_lut = "off";
defparam \PC|auto_generated|_~0 .lut_mask = 64'h00020C0E00020C0E;
defparam \PC|auto_generated|_~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|_~1 (
// Equation(s):
// \PC|auto_generated|_~1_combout  = (\inst8|dffs [0] & !\inst2|inst2|dffs [1])

	.dataa(!\inst8|dffs [0]),
	.datab(!\inst2|inst2|dffs [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|auto_generated|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|_~1 .extended_lut = "off";
defparam \PC|auto_generated|_~1 .lut_mask = 64'h4444444444444444;
defparam \PC|auto_generated|_~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|_~2 (
// Equation(s):
// \PC|auto_generated|_~2_combout  = ( \PC|auto_generated|_~0_combout  & ( \PC|auto_generated|_~1_combout  & ( \inst2|inst2|dffs [0] ) ) ) # ( !\PC|auto_generated|_~0_combout  & ( \PC|auto_generated|_~1_combout  & ( (!\inst4|ldi~0_combout ) # 
// ((!\inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & ((\inst7|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ) # (\inst2|inst2|dffs [0]))) # (\inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & 
// ((!\inst7|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout )))) ) ) ) # ( \PC|auto_generated|_~0_combout  & ( !\PC|auto_generated|_~1_combout  & ( \inst2|inst2|dffs [0] ) ) ) # ( !\PC|auto_generated|_~0_combout  & ( !\PC|auto_generated|_~1_combout  & 
// ( (\inst2|inst2|dffs [0] & ((!\inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ) # ((!\inst7|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ) # (!\inst4|ldi~0_combout )))) ) ) )

	.dataa(!\inst2|inst2|dffs [0]),
	.datab(!\inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datac(!\inst7|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datad(!\inst4|ldi~0_combout ),
	.datae(!\PC|auto_generated|_~0_combout ),
	.dataf(!\PC|auto_generated|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|auto_generated|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|_~2 .extended_lut = "off";
defparam \PC|auto_generated|_~2 .lut_mask = 64'h55545555FF7C5555;
defparam \PC|auto_generated|_~2 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[2] (
	.clk(\CLK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita2~sumout ),
	.asdata(\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|pc_load~4_combout ),
	.ena(\PC|auto_generated|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst12|auto_generated|op_1~45 (
// Equation(s):
// \inst12|auto_generated|op_1~45_sumout  = SUM(( \PC|auto_generated|counter_reg_bit [0] ) + ( (\inst8|dffs [0] & ((!\inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ) # ((!\inst7|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ) # 
// (!\inst4|ldi~0_combout )))) ) + ( !VCC ))
// \inst12|auto_generated|op_1~46  = CARRY(( \PC|auto_generated|counter_reg_bit [0] ) + ( (\inst8|dffs [0] & ((!\inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ) # ((!\inst7|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ) # 
// (!\inst4|ldi~0_combout )))) ) + ( !VCC ))

	.dataa(!\inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datab(!\inst7|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datac(!\inst8|dffs [0]),
	.datad(!\PC|auto_generated|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(!\inst4|ldi~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst12|auto_generated|op_1~45_sumout ),
	.cout(\inst12|auto_generated|op_1~46 ),
	.shareout());
// synopsys translate_off
defparam \inst12|auto_generated|op_1~45 .extended_lut = "off";
defparam \inst12|auto_generated|op_1~45 .lut_mask = 64'h0000F0F1000000FF;
defparam \inst12|auto_generated|op_1~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|auto_generated|op_1~41 (
// Equation(s):
// \inst12|auto_generated|op_1~41_sumout  = SUM(( \PC|auto_generated|counter_reg_bit [1] ) + ( GND ) + ( \inst12|auto_generated|op_1~46  ))
// \inst12|auto_generated|op_1~42  = CARRY(( \PC|auto_generated|counter_reg_bit [1] ) + ( GND ) + ( \inst12|auto_generated|op_1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst12|auto_generated|op_1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst12|auto_generated|op_1~41_sumout ),
	.cout(\inst12|auto_generated|op_1~42 ),
	.shareout());
// synopsys translate_off
defparam \inst12|auto_generated|op_1~41 .extended_lut = "off";
defparam \inst12|auto_generated|op_1~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst12|auto_generated|op_1~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|auto_generated|op_1~37 (
// Equation(s):
// \inst12|auto_generated|op_1~37_sumout  = SUM(( \PC|auto_generated|counter_reg_bit [2] ) + ( GND ) + ( \inst12|auto_generated|op_1~42  ))
// \inst12|auto_generated|op_1~38  = CARRY(( \PC|auto_generated|counter_reg_bit [2] ) + ( GND ) + ( \inst12|auto_generated|op_1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst12|auto_generated|op_1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst12|auto_generated|op_1~37_sumout ),
	.cout(\inst12|auto_generated|op_1~38 ),
	.shareout());
// synopsys translate_off
defparam \inst12|auto_generated|op_1~37 .extended_lut = "off";
defparam \inst12|auto_generated|op_1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst12|auto_generated|op_1~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|mux1~0 (
// Equation(s):
// \inst4|mux1~0_combout  = ( \ram|altsyncram_component|auto_generated|q_a [14] & ( \inst2|inst2|dffs [1] & ( (!\inst2|inst2|dffs [0] & (!\IR|dffs [15] & !\IR|dffs [14])) ) ) ) # ( !\ram|altsyncram_component|auto_generated|q_a [14] & ( \inst2|inst2|dffs [1] 
// & ( (!\inst2|inst2|dffs [0] & (!\IR|dffs [15] & ((!\IR|dffs [14])))) # (\inst2|inst2|dffs [0] & (((!\ram|altsyncram_component|auto_generated|q_a [15])))) ) ) ) # ( !\ram|altsyncram_component|auto_generated|q_a [14] & ( !\inst2|inst2|dffs [1] & ( 
// (\inst2|inst2|dffs [0] & !\ram|altsyncram_component|auto_generated|q_a [15]) ) ) )

	.dataa(!\inst2|inst2|dffs [0]),
	.datab(!\IR|dffs [15]),
	.datac(!\ram|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\IR|dffs [14]),
	.datae(!\ram|altsyncram_component|auto_generated|q_a [14]),
	.dataf(!\inst2|inst2|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|mux1~0 .extended_lut = "off";
defparam \inst4|mux1~0 .lut_mask = 64'h50500000D8508800;
defparam \inst4|mux1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|$00000|auto_generated|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \inst3|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  = (!\inst4|mux1~0_combout  & ((\inst12|auto_generated|op_1~37_sumout ))) # (\inst4|mux1~0_combout  & (\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ))

	.dataa(!\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.datab(!\inst12|auto_generated|op_1~37_sumout ),
	.datac(!\inst4|mux1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst3|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h3535353535353535;
defparam \inst3|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita3 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita3~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [3] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita2~COUT  ))
// \PC|auto_generated|counter_comb_bita3~COUT  = CARRY(( \PC|auto_generated|counter_reg_bit [3] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|auto_generated|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita3~sumout ),
	.cout(\PC|auto_generated|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita3 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|auto_generated|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[3] (
	.clk(\CLK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita3~sumout ),
	.asdata(\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|pc_load~4_combout ),
	.ena(\PC|auto_generated|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst12|auto_generated|op_1~33 (
// Equation(s):
// \inst12|auto_generated|op_1~33_sumout  = SUM(( \PC|auto_generated|counter_reg_bit [3] ) + ( GND ) + ( \inst12|auto_generated|op_1~38  ))
// \inst12|auto_generated|op_1~34  = CARRY(( \PC|auto_generated|counter_reg_bit [3] ) + ( GND ) + ( \inst12|auto_generated|op_1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst12|auto_generated|op_1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst12|auto_generated|op_1~33_sumout ),
	.cout(\inst12|auto_generated|op_1~34 ),
	.shareout());
// synopsys translate_off
defparam \inst12|auto_generated|op_1~33 .extended_lut = "off";
defparam \inst12|auto_generated|op_1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst12|auto_generated|op_1~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|$00000|auto_generated|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \inst3|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  = (!\inst4|mux1~0_combout  & ((\inst12|auto_generated|op_1~33_sumout ))) # (\inst4|mux1~0_combout  & (\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ))

	.dataa(!\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datab(!\inst12|auto_generated|op_1~33_sumout ),
	.datac(!\inst4|mux1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst3|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h3535353535353535;
defparam \inst3|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita4 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita4~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [4] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita3~COUT  ))
// \PC|auto_generated|counter_comb_bita4~COUT  = CARRY(( \PC|auto_generated|counter_reg_bit [4] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|auto_generated|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita4~sumout ),
	.cout(\PC|auto_generated|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita4 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|auto_generated|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[4] (
	.clk(\CLK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita4~sumout ),
	.asdata(\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|pc_load~4_combout ),
	.ena(\PC|auto_generated|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst12|auto_generated|op_1~29 (
// Equation(s):
// \inst12|auto_generated|op_1~29_sumout  = SUM(( \PC|auto_generated|counter_reg_bit [4] ) + ( GND ) + ( \inst12|auto_generated|op_1~34  ))
// \inst12|auto_generated|op_1~30  = CARRY(( \PC|auto_generated|counter_reg_bit [4] ) + ( GND ) + ( \inst12|auto_generated|op_1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst12|auto_generated|op_1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst12|auto_generated|op_1~29_sumout ),
	.cout(\inst12|auto_generated|op_1~30 ),
	.shareout());
// synopsys translate_off
defparam \inst12|auto_generated|op_1~29 .extended_lut = "off";
defparam \inst12|auto_generated|op_1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst12|auto_generated|op_1~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|$00000|auto_generated|l1_w4_n0_mux_dataout~0 (
// Equation(s):
// \inst3|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  = (!\inst4|mux1~0_combout  & ((\inst12|auto_generated|op_1~29_sumout ))) # (\inst4|mux1~0_combout  & (\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ))

	.dataa(!\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.datab(!\inst12|auto_generated|op_1~29_sumout ),
	.datac(!\inst4|mux1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst3|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .lut_mask = 64'h3535353535353535;
defparam \inst3|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita5 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita5~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [5] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita4~COUT  ))
// \PC|auto_generated|counter_comb_bita5~COUT  = CARRY(( \PC|auto_generated|counter_reg_bit [5] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|auto_generated|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita5~sumout ),
	.cout(\PC|auto_generated|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita5 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|auto_generated|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[5] (
	.clk(\CLK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita5~sumout ),
	.asdata(\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|pc_load~4_combout ),
	.ena(\PC|auto_generated|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst12|auto_generated|op_1~25 (
// Equation(s):
// \inst12|auto_generated|op_1~25_sumout  = SUM(( \PC|auto_generated|counter_reg_bit [5] ) + ( GND ) + ( \inst12|auto_generated|op_1~30  ))
// \inst12|auto_generated|op_1~26  = CARRY(( \PC|auto_generated|counter_reg_bit [5] ) + ( GND ) + ( \inst12|auto_generated|op_1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst12|auto_generated|op_1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst12|auto_generated|op_1~25_sumout ),
	.cout(\inst12|auto_generated|op_1~26 ),
	.shareout());
// synopsys translate_off
defparam \inst12|auto_generated|op_1~25 .extended_lut = "off";
defparam \inst12|auto_generated|op_1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst12|auto_generated|op_1~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|$00000|auto_generated|l1_w5_n0_mux_dataout~0 (
// Equation(s):
// \inst3|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  = (!\inst4|mux1~0_combout  & ((\inst12|auto_generated|op_1~25_sumout ))) # (\inst4|mux1~0_combout  & (\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ))

	.dataa(!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datab(!\inst12|auto_generated|op_1~25_sumout ),
	.datac(!\inst4|mux1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst3|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .lut_mask = 64'h3535353535353535;
defparam \inst3|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita6 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita6~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [6] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita5~COUT  ))
// \PC|auto_generated|counter_comb_bita6~COUT  = CARRY(( \PC|auto_generated|counter_reg_bit [6] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|auto_generated|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita6~sumout ),
	.cout(\PC|auto_generated|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita6 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|auto_generated|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[6] (
	.clk(\CLK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita6~sumout ),
	.asdata(\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|pc_load~4_combout ),
	.ena(\PC|auto_generated|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst12|auto_generated|op_1~21 (
// Equation(s):
// \inst12|auto_generated|op_1~21_sumout  = SUM(( \PC|auto_generated|counter_reg_bit [6] ) + ( GND ) + ( \inst12|auto_generated|op_1~26  ))
// \inst12|auto_generated|op_1~22  = CARRY(( \PC|auto_generated|counter_reg_bit [6] ) + ( GND ) + ( \inst12|auto_generated|op_1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst12|auto_generated|op_1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst12|auto_generated|op_1~21_sumout ),
	.cout(\inst12|auto_generated|op_1~22 ),
	.shareout());
// synopsys translate_off
defparam \inst12|auto_generated|op_1~21 .extended_lut = "off";
defparam \inst12|auto_generated|op_1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst12|auto_generated|op_1~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|$00000|auto_generated|l1_w6_n0_mux_dataout~0 (
// Equation(s):
// \inst3|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  = (!\inst4|mux1~0_combout  & ((\inst12|auto_generated|op_1~21_sumout ))) # (\inst4|mux1~0_combout  & (\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ))

	.dataa(!\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\inst12|auto_generated|op_1~21_sumout ),
	.datac(!\inst4|mux1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst3|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .lut_mask = 64'h3535353535353535;
defparam \inst3|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita7 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita7~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [7] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita6~COUT  ))
// \PC|auto_generated|counter_comb_bita7~COUT  = CARRY(( \PC|auto_generated|counter_reg_bit [7] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|auto_generated|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita7~sumout ),
	.cout(\PC|auto_generated|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita7 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|auto_generated|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[7] (
	.clk(\CLK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita7~sumout ),
	.asdata(\inst7|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|pc_load~4_combout ),
	.ena(\PC|auto_generated|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst12|auto_generated|op_1~17 (
// Equation(s):
// \inst12|auto_generated|op_1~17_sumout  = SUM(( \PC|auto_generated|counter_reg_bit [7] ) + ( GND ) + ( \inst12|auto_generated|op_1~22  ))
// \inst12|auto_generated|op_1~18  = CARRY(( \PC|auto_generated|counter_reg_bit [7] ) + ( GND ) + ( \inst12|auto_generated|op_1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst12|auto_generated|op_1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst12|auto_generated|op_1~17_sumout ),
	.cout(\inst12|auto_generated|op_1~18 ),
	.shareout());
// synopsys translate_off
defparam \inst12|auto_generated|op_1~17 .extended_lut = "off";
defparam \inst12|auto_generated|op_1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst12|auto_generated|op_1~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|$00000|auto_generated|l1_w7_n0_mux_dataout~0 (
// Equation(s):
// \inst3|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout  = (!\inst4|mux1~0_combout  & ((\inst12|auto_generated|op_1~17_sumout ))) # (\inst4|mux1~0_combout  & (\inst7|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ))

	.dataa(!\inst7|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.datab(!\inst12|auto_generated|op_1~17_sumout ),
	.datac(!\inst4|mux1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst3|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .lut_mask = 64'h3535353535353535;
defparam \inst3|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita8 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita8~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [8] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita7~COUT  ))
// \PC|auto_generated|counter_comb_bita8~COUT  = CARRY(( \PC|auto_generated|counter_reg_bit [8] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|auto_generated|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita8~sumout ),
	.cout(\PC|auto_generated|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita8 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita8 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|auto_generated|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[8] (
	.clk(\CLK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita8~sumout ),
	.asdata(\inst7|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|pc_load~4_combout ),
	.ena(\PC|auto_generated|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita9 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita9~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [9] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita8~COUT  ))
// \PC|auto_generated|counter_comb_bita9~COUT  = CARRY(( \PC|auto_generated|counter_reg_bit [9] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|auto_generated|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita9~sumout ),
	.cout(\PC|auto_generated|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita9 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita9 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|auto_generated|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[9] (
	.clk(\CLK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita9~sumout ),
	.asdata(\inst7|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|pc_load~4_combout ),
	.ena(\PC|auto_generated|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst12|auto_generated|op_1~13 (
// Equation(s):
// \inst12|auto_generated|op_1~13_sumout  = SUM(( \PC|auto_generated|counter_reg_bit [8] ) + ( GND ) + ( \inst12|auto_generated|op_1~18  ))
// \inst12|auto_generated|op_1~14  = CARRY(( \PC|auto_generated|counter_reg_bit [8] ) + ( GND ) + ( \inst12|auto_generated|op_1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst12|auto_generated|op_1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst12|auto_generated|op_1~13_sumout ),
	.cout(\inst12|auto_generated|op_1~14 ),
	.shareout());
// synopsys translate_off
defparam \inst12|auto_generated|op_1~13 .extended_lut = "off";
defparam \inst12|auto_generated|op_1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst12|auto_generated|op_1~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|auto_generated|op_1~9 (
// Equation(s):
// \inst12|auto_generated|op_1~9_sumout  = SUM(( \PC|auto_generated|counter_reg_bit [9] ) + ( GND ) + ( \inst12|auto_generated|op_1~14  ))
// \inst12|auto_generated|op_1~10  = CARRY(( \PC|auto_generated|counter_reg_bit [9] ) + ( GND ) + ( \inst12|auto_generated|op_1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst12|auto_generated|op_1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst12|auto_generated|op_1~9_sumout ),
	.cout(\inst12|auto_generated|op_1~10 ),
	.shareout());
// synopsys translate_off
defparam \inst12|auto_generated|op_1~9 .extended_lut = "off";
defparam \inst12|auto_generated|op_1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst12|auto_generated|op_1~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|$00000|auto_generated|l1_w9_n0_mux_dataout~0 (
// Equation(s):
// \inst3|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout  = (!\inst4|mux1~0_combout  & ((\inst12|auto_generated|op_1~9_sumout ))) # (\inst4|mux1~0_combout  & (\inst7|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ))

	.dataa(!\inst7|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.datab(!\inst12|auto_generated|op_1~9_sumout ),
	.datac(!\inst4|mux1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst3|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .lut_mask = 64'h3535353535353535;
defparam \inst3|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \ram|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\inst4|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst11|R0|dffs [11]}),
	.portaaddr({\inst3|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\inst3|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\inst3|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .init_file = "ram1arm.mif";
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ram1:ram|altsyncram:altsyncram_component|altsyncram_mjo1:auto_generated|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000";
// synopsys translate_on

dffeas \IR|dffs[11] (
	.clk(\CLK~input_o ),
	.d(\ram|altsyncram_component|auto_generated|q_a [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst2|dffs [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[11] .is_wysiwyg = "true";
defparam \IR|dffs[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|$00000|auto_generated|l1_w11_n0_mux_dataout~0 (
// Equation(s):
// \inst7|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  = (!\inst2|inst2|dffs [0] & ((\IR|dffs [11]))) # (\inst2|inst2|dffs [0] & (\ram|altsyncram_component|auto_generated|q_a [11]))

	.dataa(!\inst2|inst2|dffs [0]),
	.datab(!\ram|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\IR|dffs [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst7|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita10 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita10~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [10] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita9~COUT  ))
// \PC|auto_generated|counter_comb_bita10~COUT  = CARRY(( \PC|auto_generated|counter_reg_bit [10] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita9~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|auto_generated|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita10~sumout ),
	.cout(\PC|auto_generated|counter_comb_bita10~COUT ),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita10 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita10 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|auto_generated|counter_comb_bita10 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[10] (
	.clk(\CLK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita10~sumout ),
	.asdata(\inst7|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|pc_load~4_combout ),
	.ena(\PC|auto_generated|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita11 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita11~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [11] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita10~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|auto_generated|counter_comb_bita10~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita11~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita11 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita11 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|auto_generated|counter_comb_bita11 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[11] (
	.clk(\CLK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita11~sumout ),
	.asdata(\inst7|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|pc_load~4_combout ),
	.ena(\PC|auto_generated|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst12|auto_generated|op_1~5 (
// Equation(s):
// \inst12|auto_generated|op_1~5_sumout  = SUM(( \PC|auto_generated|counter_reg_bit [10] ) + ( GND ) + ( \inst12|auto_generated|op_1~10  ))
// \inst12|auto_generated|op_1~6  = CARRY(( \PC|auto_generated|counter_reg_bit [10] ) + ( GND ) + ( \inst12|auto_generated|op_1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst12|auto_generated|op_1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst12|auto_generated|op_1~5_sumout ),
	.cout(\inst12|auto_generated|op_1~6 ),
	.shareout());
// synopsys translate_off
defparam \inst12|auto_generated|op_1~5 .extended_lut = "off";
defparam \inst12|auto_generated|op_1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst12|auto_generated|op_1~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|auto_generated|op_1~1 (
// Equation(s):
// \inst12|auto_generated|op_1~1_sumout  = SUM(( \PC|auto_generated|counter_reg_bit [11] ) + ( GND ) + ( \inst12|auto_generated|op_1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst12|auto_generated|op_1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst12|auto_generated|op_1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|auto_generated|op_1~1 .extended_lut = "off";
defparam \inst12|auto_generated|op_1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst12|auto_generated|op_1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|$00000|auto_generated|l1_w11_n0_mux_dataout~0 (
// Equation(s):
// \inst3|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  = (!\inst4|mux1~0_combout  & ((\inst12|auto_generated|op_1~1_sumout ))) # (\inst4|mux1~0_combout  & (\inst7|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ))

	.dataa(!\inst7|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.datab(!\inst12|auto_generated|op_1~1_sumout ),
	.datac(!\inst4|mux1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst3|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .lut_mask = 64'h3535353535353535;
defparam \inst3|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \ram|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\inst4|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst11|R0|dffs [10]}),
	.portaaddr({\inst3|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\inst3|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\inst3|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .init_file = "ram1arm.mif";
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ram1:ram|altsyncram:altsyncram_component|altsyncram_mjo1:auto_generated|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000";
// synopsys translate_on

dffeas \IR|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\ram|altsyncram_component|auto_generated|q_a [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst2|dffs [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[10] .is_wysiwyg = "true";
defparam \IR|dffs[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|$00000|auto_generated|l1_w10_n0_mux_dataout~0 (
// Equation(s):
// \inst7|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  = (!\inst2|inst2|dffs [0] & ((\IR|dffs [10]))) # (\inst2|inst2|dffs [0] & (\ram|altsyncram_component|auto_generated|q_a [10]))

	.dataa(!\inst2|inst2|dffs [0]),
	.datab(!\ram|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\IR|dffs [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst7|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|$00000|auto_generated|l1_w10_n0_mux_dataout~0 (
// Equation(s):
// \inst3|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  = (!\inst4|mux1~0_combout  & ((\inst12|auto_generated|op_1~5_sumout ))) # (\inst4|mux1~0_combout  & (\inst7|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ))

	.dataa(!\inst7|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.datab(!\inst12|auto_generated|op_1~5_sumout ),
	.datac(!\inst4|mux1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst3|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .lut_mask = 64'h3535353535353535;
defparam \inst3|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \ram|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\inst4|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst11|R0|dffs [8]}),
	.portaaddr({\inst3|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\inst3|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\inst3|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .init_file = "ram1arm.mif";
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ram1:ram|altsyncram:altsyncram_component|altsyncram_mjo1:auto_generated|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000007015";
// synopsys translate_on

dffeas \IR|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\ram|altsyncram_component|auto_generated|q_a [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst2|dffs [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[8] .is_wysiwyg = "true";
defparam \IR|dffs[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|$00000|auto_generated|l1_w8_n0_mux_dataout~0 (
// Equation(s):
// \inst7|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  = (!\inst2|inst2|dffs [0] & ((\IR|dffs [8]))) # (\inst2|inst2|dffs [0] & (\ram|altsyncram_component|auto_generated|q_a [8]))

	.dataa(!\inst2|inst2|dffs [0]),
	.datab(!\ram|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\IR|dffs [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst7|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|$00000|auto_generated|l1_w8_n0_mux_dataout~0 (
// Equation(s):
// \inst3|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  = (!\inst4|mux1~0_combout  & ((\inst12|auto_generated|op_1~13_sumout ))) # (\inst4|mux1~0_combout  & (\inst7|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ))

	.dataa(!\inst7|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.datab(!\inst12|auto_generated|op_1~13_sumout ),
	.datac(!\inst4|mux1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst3|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .lut_mask = 64'h3535353535353535;
defparam \inst3|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \ram|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\inst4|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst11|R0|dffs [12]}),
	.portaaddr({\inst3|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\inst3|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\inst3|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .init_file = "ram1arm.mif";
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ram1:ram|altsyncram:altsyncram_component|altsyncram_mjo1:auto_generated|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000010380";
// synopsys translate_on

dffeas \IR|dffs[12] (
	.clk(\CLK~input_o ),
	.d(\ram|altsyncram_component|auto_generated|q_a [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst2|dffs [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[12] .is_wysiwyg = "true";
defparam \IR|dffs[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|$00000|auto_generated|l1_w12_n0_mux_dataout~0 (
// Equation(s):
// \inst7|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  = (!\inst2|inst2|dffs [0] & ((\IR|dffs [12]))) # (\inst2|inst2|dffs [0] & (\ram|altsyncram_component|auto_generated|q_a [12]))

	.dataa(!\inst2|inst2|dffs [0]),
	.datab(!\ram|altsyncram_component|auto_generated|q_a [12]),
	.datac(!\IR|dffs [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|l1_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|$00000|auto_generated|l1_w12_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst7|$00000|auto_generated|l1_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|pc_load~4 (
// Equation(s):
// \inst4|pc_load~4_combout  = ( \PC|auto_generated|_~0_combout  & ( \inst2|inst2|dffs [0] ) ) # ( !\PC|auto_generated|_~0_combout  & ( (\inst2|inst2|dffs [0] & (!\inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & 
// (!\inst7|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & \inst4|ldi~0_combout ))) ) )

	.dataa(!\inst2|inst2|dffs [0]),
	.datab(!\inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datac(!\inst7|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datad(!\inst4|ldi~0_combout ),
	.datae(!\PC|auto_generated|_~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|pc_load~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|pc_load~4 .extended_lut = "off";
defparam \inst4|pc_load~4 .lut_mask = 64'h0040555500405555;
defparam \inst4|pc_load~4 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[0] (
	.clk(\CLK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita0~sumout ),
	.asdata(\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|pc_load~4_combout ),
	.ena(\PC|auto_generated|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[1] (
	.clk(\CLK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita1~sumout ),
	.asdata(\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|pc_load~4_combout ),
	.ena(\PC|auto_generated|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst3|$00000|auto_generated|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \inst3|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  = (!\inst4|mux1~0_combout  & ((\inst12|auto_generated|op_1~41_sumout ))) # (\inst4|mux1~0_combout  & (\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ))

	.dataa(!\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datab(!\inst12|auto_generated|op_1~41_sumout ),
	.datac(!\inst4|mux1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst3|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h3535353535353535;
defparam \inst3|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \ram|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\inst4|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst11|R0|dffs [7]}),
	.portaaddr({\inst3|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\inst3|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\inst3|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .init_file = "ram1arm.mif";
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ram1:ram|altsyncram:altsyncram_component|altsyncram_mjo1:auto_generated|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C90";
// synopsys translate_on

dffeas \IR|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\ram|altsyncram_component|auto_generated|q_a [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst2|dffs [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[7] .is_wysiwyg = "true";
defparam \IR|dffs[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|$00000|auto_generated|l1_w7_n0_mux_dataout~0 (
// Equation(s):
// \inst7|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout  = (!\inst2|inst2|dffs [0] & ((\IR|dffs [7]))) # (\inst2|inst2|dffs [0] & (\ram|altsyncram_component|auto_generated|q_a [7]))

	.dataa(!\inst2|inst2|dffs [0]),
	.datab(!\ram|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\IR|dffs [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst7|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|cy_en (
// Equation(s):
// \inst1|cy_en~combout  = (\inst2|inst2|dffs [0] & (\ram|altsyncram_component|auto_generated|q_a [15] & (\ram|altsyncram_component|auto_generated|q_a [14] & \inst7|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout )))

	.dataa(!\inst2|inst2|dffs [0]),
	.datab(!\ram|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\ram|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst7|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|cy_en~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|cy_en .extended_lut = "off";
defparam \inst1|cy_en .lut_mask = 64'h0001000100010001;
defparam \inst1|cy_en .shared_arith = "off";
// synopsys translate_on

dffeas \inst9|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst1|Mux0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|cy_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|dffs[0] .is_wysiwyg = "true";
defparam \inst9|dffs[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst1|cin (
// Equation(s):
// \inst1|cin~combout  = (!\inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & (((\inst7|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout )))) # (\inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & 
// ((!\inst7|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & (\inst9|dffs [0])) # (\inst7|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & ((\inst11|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0_combout )))))

	.dataa(!\inst9|dffs [0]),
	.datab(!\inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datac(!\inst7|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datad(!\inst11|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|cin~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|cin .extended_lut = "off";
defparam \inst1|cin .lut_mask = 64'h1C1F1C1F1C1F1C1F;
defparam \inst1|cin .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Add0~71 (
// Equation(s):
// \inst1|Add0~71_cout  = CARRY(( (!\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  & (!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst1|cin~combout )) ) + ( (!\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  & 
// !\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ) ) + ( !VCC ))

	.dataa(!\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(!\inst1|cin~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\inst1|Add0~71_cout ),
	.shareout());
// synopsys translate_off
defparam \inst1|Add0~71 .extended_lut = "off";
defparam \inst1|Add0~71 .lut_mask = 64'h0000777700000088;
defparam \inst1|Add0~71 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Add0~65 (
// Equation(s):
// \inst1|Add0~65_sumout  = SUM(( \inst1|Add0~68_combout  ) + ( (!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & (((\inst11|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0_combout )) # (\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout 
// ))) # (\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & (((\inst1|cin~combout )))) ) + ( \inst1|Add0~71_cout  ))
// \inst1|Add0~66  = CARRY(( \inst1|Add0~68_combout  ) + ( (!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & (((\inst11|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0_combout )) # (\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ))) # 
// (\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & (((\inst1|cin~combout )))) ) + ( \inst1|Add0~71_cout  ))

	.dataa(!\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datac(!\inst11|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0_combout ),
	.datad(!\inst1|Add0~68_combout ),
	.datae(gnd),
	.dataf(!\inst1|cin~combout ),
	.datag(gnd),
	.cin(\inst1|Add0~71_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|Add0~65_sumout ),
	.cout(\inst1|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \inst1|Add0~65 .extended_lut = "off";
defparam \inst1|Add0~65 .lut_mask = 64'h0000B380000000FF;
defparam \inst1|Add0~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Add0~61 (
// Equation(s):
// \inst1|Add0~61_sumout  = SUM(( ((!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst11|MUX4A|auto_generated|l2_w1_n0_mux_dataout~0_combout )) # (\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ) ) + ( 
// !\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  $ (!\inst11|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0_combout ) ) + ( \inst1|Add0~66  ))
// \inst1|Add0~62  = CARRY(( ((!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst11|MUX4A|auto_generated|l2_w1_n0_mux_dataout~0_combout )) # (\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ) ) + ( 
// !\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  $ (!\inst11|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0_combout ) ) + ( \inst1|Add0~66  ))

	.dataa(!\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.datac(!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datad(!\inst11|MUX4A|auto_generated|l2_w1_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\inst11|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\inst1|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|Add0~61_sumout ),
	.cout(\inst1|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \inst1|Add0~61 .extended_lut = "off";
defparam \inst1|Add0~61 .lut_mask = 64'h0000CC33000055F5;
defparam \inst1|Add0~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|DEMUX4|auto_generated|w_anode14w[2] (
// Equation(s):
// \inst11|DEMUX4|auto_generated|w_anode14w [2] = ( \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( (\inst2|inst2|dffs [0] & (\ram|altsyncram_component|auto_generated|q_a [15] & (\ram|altsyncram_component|auto_generated|q_a [14] & 
// !\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ))) ) )

	.dataa(!\inst2|inst2|dffs [0]),
	.datab(!\ram|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\ram|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datae(!\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|DEMUX4|auto_generated|w_anode14w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|DEMUX4|auto_generated|w_anode14w[2] .extended_lut = "off";
defparam \inst11|DEMUX4|auto_generated|w_anode14w[2] .lut_mask = 64'h0000010000000100;
defparam \inst11|DEMUX4|auto_generated|w_anode14w[2] .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R1|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~61_sumout ),
	.asdata(\inst1|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[1] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4A|auto_generated|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|l2_w1_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [1] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [1] ) ) ) # ( \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [1] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [1] ) ) )

	.dataa(!\inst11|R0|dffs [1]),
	.datab(!\inst11|R1|dffs [1]),
	.datac(!\inst11|R2|dffs [1]),
	.datad(!\inst11|R3|dffs [1]),
	.datae(!\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4A|auto_generated|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4A|auto_generated|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4A|auto_generated|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Mux16~1 (
// Equation(s):
// \inst1|Mux16~1_combout  = (\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  & \inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout )

	.dataa(!\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Mux16~1 .extended_lut = "off";
defparam \inst1|Mux16~1 .lut_mask = 64'h1111111111111111;
defparam \inst1|Mux16~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Mux16~2 (
// Equation(s):
// \inst1|Mux16~2_combout  = (\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  & ((!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ) # (\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout )))

	.dataa(!\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datac(!\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Mux16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Mux16~2 .extended_lut = "off";
defparam \inst1|Mux16~2 .lut_mask = 64'h4545454545454545;
defparam \inst1|Mux16~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Mux15~0 (
// Equation(s):
// \inst1|Mux15~0_combout  = ( \inst1|Mux16~2_combout  & ( (!\inst11|MUX4A|auto_generated|l2_w1_n0_mux_dataout~0_combout  & (\inst11|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0_combout  & \inst1|Mux16~1_combout )) # 
// (\inst11|MUX4A|auto_generated|l2_w1_n0_mux_dataout~0_combout  & (!\inst11|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0_combout  $ (!\inst1|Mux16~1_combout ))) ) ) # ( !\inst1|Mux16~2_combout  & ( (!\inst1|Mux16~1_combout  & 
// (\inst11|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0_combout )) # (\inst1|Mux16~1_combout  & (((\inst11|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0_combout ) # (\inst11|MUX4A|auto_generated|l2_w1_n0_mux_dataout~0_combout )))) ) )

	.dataa(!\inst11|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0_combout ),
	.datab(!\inst11|MUX4A|auto_generated|l2_w1_n0_mux_dataout~0_combout ),
	.datac(!\inst11|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0_combout ),
	.datad(!\inst1|Mux16~1_combout ),
	.datae(!\inst1|Mux16~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Mux15~0 .extended_lut = "off";
defparam \inst1|Mux15~0 .lut_mask = 64'h553F033C553F033C;
defparam \inst1|Mux15~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|$00000|auto_generated|l1_w14_n0_mux_dataout~0 (
// Equation(s):
// \inst7|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  = (!\inst2|inst2|dffs [0] & (\IR|dffs [14])) # (\inst2|inst2|dffs [0] & ((\ram|altsyncram_component|auto_generated|q_a [14])))

	.dataa(!\inst2|inst2|dffs [0]),
	.datab(!\IR|dffs [14]),
	.datac(!\ram|altsyncram_component|auto_generated|q_a [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|l1_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|$00000|auto_generated|l1_w14_n0_mux_dataout~0 .lut_mask = 64'h2727272727272727;
defparam \inst7|$00000|auto_generated|l1_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|acc_load (
// Equation(s):
// \inst4|acc_load~combout  = ( \inst7|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & ( \inst2|inst2|dffs [1] & ( (!\inst7|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  & (!\inst7|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  & 
// \inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout )) ) ) ) # ( !\inst7|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & ( \inst2|inst2|dffs [1] & ( (!\inst7|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  & 
// ((!\inst7|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ) # ((\inst2|inst2|dffs [0] & !\inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout )))) ) ) ) # ( !\inst7|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & ( 
// !\inst2|inst2|dffs [1] & ( (\inst2|inst2|dffs [0] & (\inst7|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  & (!\inst7|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  & !\inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\inst2|inst2|dffs [0]),
	.datab(!\inst7|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.datac(!\inst7|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.datad(!\inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datae(!\inst7|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.dataf(!\inst2|inst2|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|acc_load~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|acc_load .extended_lut = "off";
defparam \inst4|acc_load .lut_mask = 64'h10000000D0C000C0;
defparam \inst4|acc_load .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|sub~0 (
// Equation(s):
// \inst4|sub~0_combout  = (!\inst7|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  & (!\inst7|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  & \inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ))

	.dataa(!\inst7|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.datab(!\inst7|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.datac(!\inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|sub~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|sub~0 .extended_lut = "off";
defparam \inst4|sub~0 .lut_mask = 64'h0808080808080808;
defparam \inst4|sub~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|alu (
// Equation(s):
// \inst4|alu~combout  = (!\inst7|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  & (!\inst7|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  & (\inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & 
// !\inst7|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout )))

	.dataa(!\inst7|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.datab(!\inst7|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.datac(!\inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datad(!\inst7|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|alu~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|alu .extended_lut = "off";
defparam \inst4|alu .lut_mask = 64'h0800080008000800;
defparam \inst4|alu .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|auto_generated|add_sub_cella[0]~2 (
// Equation(s):
// \inst5|auto_generated|add_sub_cella[0]~2_cout  = CARRY(( VCC ) + ( !\inst4|alu~combout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst4|alu~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\inst5|auto_generated|add_sub_cella[0]~2_cout ),
	.shareout());
// synopsys translate_off
defparam \inst5|auto_generated|add_sub_cella[0]~2 .extended_lut = "off";
defparam \inst5|auto_generated|add_sub_cella[0]~2 .lut_mask = 64'h000000FF0000FFFF;
defparam \inst5|auto_generated|add_sub_cella[0]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|auto_generated|add_sub_cella[0] (
// Equation(s):
// \inst5|auto_generated|result [0] = SUM(( \inst11|R0|dffs [0] ) + ( !\inst4|alu~combout  $ (\ram|altsyncram_component|auto_generated|q_a [0]) ) + ( \inst5|auto_generated|add_sub_cella[0]~2_cout  ))
// \inst5|auto_generated|add_sub_cella[0]~COUT  = CARRY(( \inst11|R0|dffs [0] ) + ( !\inst4|alu~combout  $ (\ram|altsyncram_component|auto_generated|q_a [0]) ) + ( \inst5|auto_generated|add_sub_cella[0]~2_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst4|alu~combout ),
	.datad(!\inst11|R0|dffs [0]),
	.datae(gnd),
	.dataf(!\ram|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(\inst5|auto_generated|add_sub_cella[0]~2_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|auto_generated|result [0]),
	.cout(\inst5|auto_generated|add_sub_cella[0]~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst5|auto_generated|add_sub_cella[0] .extended_lut = "off";
defparam \inst5|auto_generated|add_sub_cella[0] .lut_mask = 64'h00000FF0000000FF;
defparam \inst5|auto_generated|add_sub_cella[0] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|auto_generated|add_sub_cella[1] (
// Equation(s):
// \inst5|auto_generated|result [1] = SUM(( \inst11|R0|dffs [1] ) + ( !\inst4|alu~combout  $ (\ram|altsyncram_component|auto_generated|q_a [1]) ) + ( \inst5|auto_generated|add_sub_cella[0]~COUT  ))
// \inst5|auto_generated|add_sub_cella[1]~COUT  = CARRY(( \inst11|R0|dffs [1] ) + ( !\inst4|alu~combout  $ (\ram|altsyncram_component|auto_generated|q_a [1]) ) + ( \inst5|auto_generated|add_sub_cella[0]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst4|alu~combout ),
	.datad(!\inst11|R0|dffs [1]),
	.datae(gnd),
	.dataf(!\ram|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(\inst5|auto_generated|add_sub_cella[0]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|auto_generated|result [1]),
	.cout(\inst5|auto_generated|add_sub_cella[1]~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst5|auto_generated|add_sub_cella[1] .extended_lut = "off";
defparam \inst5|auto_generated|add_sub_cella[1] .lut_mask = 64'h00000FF0000000FF;
defparam \inst5|auto_generated|add_sub_cella[1] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  = (!\inst4|sub~0_combout  & (\ram|altsyncram_component|auto_generated|q_a [1])) # (\inst4|sub~0_combout  & ((\inst5|auto_generated|result [1])))

	.dataa(!\ram|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\inst4|sub~0_combout ),
	.datac(!\inst5|auto_generated|result [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h4747474747474747;
defparam \inst11|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~1 (
// Equation(s):
// \inst11|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~1_combout  = ( \inst11|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( ((!\inst1|Mux16~0_combout  & ((\inst1|Add0~61_sumout ))) # (\inst1|Mux16~0_combout  & (\inst1|Mux15~0_combout ))) 
// # (\inst4|acc_load~combout ) ) ) # ( !\inst11|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( (!\inst4|acc_load~combout  & ((!\inst1|Mux16~0_combout  & ((\inst1|Add0~61_sumout ))) # (\inst1|Mux16~0_combout  & (\inst1|Mux15~0_combout )))) ) 
// )

	.dataa(!\inst1|Mux16~0_combout ),
	.datab(!\inst1|Mux15~0_combout ),
	.datac(!\inst1|Add0~61_sumout ),
	.datad(!\inst4|acc_load~combout ),
	.datae(!\inst11|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst11|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~1 .lut_mask = 64'h1B001BFF1B001BFF;
defparam \inst11|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|G1 (
// Equation(s):
// \inst11|G1~combout  = ( \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst4|acc_load~combout  ) ) # ( !\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst4|acc_load~combout  ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst4|acc_load~combout  & ( (\inst2|inst2|dffs [0] & (\ram|altsyncram_component|auto_generated|q_a [15] & (\ram|altsyncram_component|auto_generated|q_a [14] & 
// !\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\inst2|inst2|dffs [0]),
	.datab(!\ram|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\ram|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datae(!\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst4|acc_load~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|G1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|G1 .extended_lut = "off";
defparam \inst11|G1 .lut_mask = 64'h01000000FFFFFFFF;
defparam \inst11|G1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R0|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[1] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[1] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \ram|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\inst4|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst11|R0|dffs [1]}),
	.portaaddr({\inst3|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\inst3|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\inst3|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .init_file = "ram1arm.mif";
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ram1:ram|altsyncram:altsyncram_component|altsyncram_mjo1:auto_generated|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009A89";
// synopsys translate_on

dffeas \IR|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\ram|altsyncram_component|auto_generated|q_a [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst2|dffs [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[1] .is_wysiwyg = "true";
defparam \IR|dffs[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  = (!\inst2|inst2|dffs [0] & ((\IR|dffs [1]))) # (\inst2|inst2|dffs [0] & (\ram|altsyncram_component|auto_generated|q_a [1]))

	.dataa(!\inst2|inst2|dffs [0]),
	.datab(!\ram|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\IR|dffs [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [2] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [2] ) ) ) # ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [2] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [2] ) ) )

	.dataa(!\inst11|R0|dffs [2]),
	.datab(!\inst11|R1|dffs [2]),
	.datac(!\inst11|R2|dffs [2]),
	.datad(!\inst11|R3|dffs [2]),
	.datae(!\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Add0~57 (
// Equation(s):
// \inst1|Add0~57_sumout  = SUM(( ((!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst11|MUX4A|auto_generated|l2_w2_n0_mux_dataout~0_combout )) # (\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ) ) + ( 
// !\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  $ (!\inst11|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0_combout ) ) + ( \inst1|Add0~62  ))
// \inst1|Add0~58  = CARRY(( ((!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst11|MUX4A|auto_generated|l2_w2_n0_mux_dataout~0_combout )) # (\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ) ) + ( 
// !\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  $ (!\inst11|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0_combout ) ) + ( \inst1|Add0~62  ))

	.dataa(!\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.datac(!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datad(!\inst11|MUX4A|auto_generated|l2_w2_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\inst11|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\inst1|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|Add0~57_sumout ),
	.cout(\inst1|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \inst1|Add0~57 .extended_lut = "off";
defparam \inst1|Add0~57 .lut_mask = 64'h0000CC33000055F5;
defparam \inst1|Add0~57 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R1|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~57_sumout ),
	.asdata(\inst1|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[2] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4A|auto_generated|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|l2_w2_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [2] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [2] ) ) ) # ( \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [2] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [2] ) ) )

	.dataa(!\inst11|R0|dffs [2]),
	.datab(!\inst11|R1|dffs [2]),
	.datac(!\inst11|R2|dffs [2]),
	.datad(!\inst11|R3|dffs [2]),
	.datae(!\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4A|auto_generated|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4A|auto_generated|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4A|auto_generated|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Add0~53 (
// Equation(s):
// \inst1|Add0~53_sumout  = SUM(( ((!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst11|MUX4A|auto_generated|l2_w3_n0_mux_dataout~0_combout )) # (\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ) ) + ( 
// !\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  $ (!\inst11|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0_combout ) ) + ( \inst1|Add0~58  ))
// \inst1|Add0~54  = CARRY(( ((!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst11|MUX4A|auto_generated|l2_w3_n0_mux_dataout~0_combout )) # (\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ) ) + ( 
// !\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  $ (!\inst11|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0_combout ) ) + ( \inst1|Add0~58  ))

	.dataa(!\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.datac(!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datad(!\inst11|MUX4A|auto_generated|l2_w3_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\inst11|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\inst1|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|Add0~53_sumout ),
	.cout(\inst1|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \inst1|Add0~53 .extended_lut = "off";
defparam \inst1|Add0~53 .lut_mask = 64'h0000CC33000055F5;
defparam \inst1|Add0~53 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R1|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~53_sumout ),
	.asdata(\inst1|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[3] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [3] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [3] ) ) ) # ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [3] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [3] ) ) )

	.dataa(!\inst11|R0|dffs [3]),
	.datab(!\inst11|R1|dffs [3]),
	.datac(!\inst11|R2|dffs [3]),
	.datad(!\inst11|R3|dffs [3]),
	.datae(!\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Mux14~0 (
// Equation(s):
// \inst1|Mux14~0_combout  = ( \inst1|Mux16~2_combout  & ( (!\inst11|MUX4A|auto_generated|l2_w2_n0_mux_dataout~0_combout  & (\inst11|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0_combout  & \inst1|Mux16~1_combout )) # 
// (\inst11|MUX4A|auto_generated|l2_w2_n0_mux_dataout~0_combout  & (!\inst11|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0_combout  $ (!\inst1|Mux16~1_combout ))) ) ) # ( !\inst1|Mux16~2_combout  & ( (!\inst1|Mux16~1_combout  & 
// (\inst11|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0_combout )) # (\inst1|Mux16~1_combout  & (((\inst11|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0_combout ) # (\inst11|MUX4A|auto_generated|l2_w2_n0_mux_dataout~0_combout )))) ) )

	.dataa(!\inst11|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0_combout ),
	.datab(!\inst11|MUX4A|auto_generated|l2_w2_n0_mux_dataout~0_combout ),
	.datac(!\inst11|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0_combout ),
	.datad(!\inst1|Mux16~1_combout ),
	.datae(!\inst1|Mux16~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Mux14~0 .extended_lut = "off";
defparam \inst1|Mux14~0 .lut_mask = 64'h553F033C553F033C;
defparam \inst1|Mux14~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|auto_generated|add_sub_cella[2] (
// Equation(s):
// \inst5|auto_generated|result [2] = SUM(( \inst11|R0|dffs [2] ) + ( !\inst4|alu~combout  $ (\ram|altsyncram_component|auto_generated|q_a [2]) ) + ( \inst5|auto_generated|add_sub_cella[1]~COUT  ))
// \inst5|auto_generated|add_sub_cella[2]~COUT  = CARRY(( \inst11|R0|dffs [2] ) + ( !\inst4|alu~combout  $ (\ram|altsyncram_component|auto_generated|q_a [2]) ) + ( \inst5|auto_generated|add_sub_cella[1]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst4|alu~combout ),
	.datad(!\inst11|R0|dffs [2]),
	.datae(gnd),
	.dataf(!\ram|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(\inst5|auto_generated|add_sub_cella[1]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|auto_generated|result [2]),
	.cout(\inst5|auto_generated|add_sub_cella[2]~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst5|auto_generated|add_sub_cella[2] .extended_lut = "off";
defparam \inst5|auto_generated|add_sub_cella[2] .lut_mask = 64'h00000FF0000000FF;
defparam \inst5|auto_generated|add_sub_cella[2] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  = (!\inst4|sub~0_combout  & (\ram|altsyncram_component|auto_generated|q_a [2])) # (\inst4|sub~0_combout  & ((\inst5|auto_generated|result [2])))

	.dataa(!\ram|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\inst4|sub~0_combout ),
	.datac(!\inst5|auto_generated|result [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h4747474747474747;
defparam \inst11|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~1 (
// Equation(s):
// \inst11|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~1_combout  = ( \inst11|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( ((!\inst1|Mux16~0_combout  & ((\inst1|Add0~57_sumout ))) # (\inst1|Mux16~0_combout  & (\inst1|Mux14~0_combout ))) 
// # (\inst4|acc_load~combout ) ) ) # ( !\inst11|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( (!\inst4|acc_load~combout  & ((!\inst1|Mux16~0_combout  & ((\inst1|Add0~57_sumout ))) # (\inst1|Mux16~0_combout  & (\inst1|Mux14~0_combout )))) ) 
// )

	.dataa(!\inst1|Mux16~0_combout ),
	.datab(!\inst1|Mux14~0_combout ),
	.datac(!\inst1|Add0~57_sumout ),
	.datad(!\inst4|acc_load~combout ),
	.datae(!\inst11|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst11|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~1 .lut_mask = 64'h1B001BFF1B001BFF;
defparam \inst11|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R0|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[2] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[2] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \ram|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\inst4|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst11|R0|dffs [2]}),
	.portaaddr({\inst3|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\inst3|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\inst3|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .init_file = "ram1arm.mif";
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ram1:ram|altsyncram:altsyncram_component|altsyncram_mjo1:auto_generated|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009BAA";
// synopsys translate_on

dffeas \IR|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\ram|altsyncram_component|auto_generated|q_a [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst2|dffs [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[2] .is_wysiwyg = "true";
defparam \IR|dffs[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  = (!\inst2|inst2|dffs [0] & ((\IR|dffs [2]))) # (\inst2|inst2|dffs [0] & (\ram|altsyncram_component|auto_generated|q_a [2]))

	.dataa(!\inst2|inst2|dffs [0]),
	.datab(!\ram|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\IR|dffs [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4A|auto_generated|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|l2_w4_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [4] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [4] ) ) ) # ( \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [4] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [4] ) ) )

	.dataa(!\inst11|R0|dffs [4]),
	.datab(!\inst11|R1|dffs [4]),
	.datac(!\inst11|R2|dffs [4]),
	.datad(!\inst11|R3|dffs [4]),
	.datae(!\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4A|auto_generated|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4A|auto_generated|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4A|auto_generated|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Add0~49 (
// Equation(s):
// \inst1|Add0~49_sumout  = SUM(( ((!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst11|MUX4A|auto_generated|l2_w4_n0_mux_dataout~0_combout )) # (\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ) ) + ( 
// !\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  $ (!\inst11|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0_combout ) ) + ( \inst1|Add0~54  ))
// \inst1|Add0~50  = CARRY(( ((!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst11|MUX4A|auto_generated|l2_w4_n0_mux_dataout~0_combout )) # (\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ) ) + ( 
// !\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  $ (!\inst11|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0_combout ) ) + ( \inst1|Add0~54  ))

	.dataa(!\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.datac(!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datad(!\inst11|MUX4A|auto_generated|l2_w4_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\inst11|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\inst1|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|Add0~49_sumout ),
	.cout(\inst1|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \inst1|Add0~49 .extended_lut = "off";
defparam \inst1|Add0~49 .lut_mask = 64'h0000CC33000055F5;
defparam \inst1|Add0~49 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R1|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~49_sumout ),
	.asdata(\inst1|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[4] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [4] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [4] ) ) ) # ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [4] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [4] ) ) )

	.dataa(!\inst11|R0|dffs [4]),
	.datab(!\inst11|R1|dffs [4]),
	.datac(!\inst11|R2|dffs [4]),
	.datad(!\inst11|R3|dffs [4]),
	.datae(!\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Mux13~0 (
// Equation(s):
// \inst1|Mux13~0_combout  = ( \inst1|Mux16~2_combout  & ( (!\inst11|MUX4A|auto_generated|l2_w3_n0_mux_dataout~0_combout  & (\inst11|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0_combout  & \inst1|Mux16~1_combout )) # 
// (\inst11|MUX4A|auto_generated|l2_w3_n0_mux_dataout~0_combout  & (!\inst11|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0_combout  $ (!\inst1|Mux16~1_combout ))) ) ) # ( !\inst1|Mux16~2_combout  & ( (!\inst1|Mux16~1_combout  & 
// (\inst11|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0_combout )) # (\inst1|Mux16~1_combout  & (((\inst11|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0_combout ) # (\inst11|MUX4A|auto_generated|l2_w3_n0_mux_dataout~0_combout )))) ) )

	.dataa(!\inst11|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0_combout ),
	.datab(!\inst11|MUX4A|auto_generated|l2_w3_n0_mux_dataout~0_combout ),
	.datac(!\inst11|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0_combout ),
	.datad(!\inst1|Mux16~1_combout ),
	.datae(!\inst1|Mux16~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Mux13~0 .extended_lut = "off";
defparam \inst1|Mux13~0 .lut_mask = 64'h553F033C553F033C;
defparam \inst1|Mux13~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|auto_generated|add_sub_cella[3] (
// Equation(s):
// \inst5|auto_generated|result [3] = SUM(( \inst11|R0|dffs [3] ) + ( !\inst4|alu~combout  $ (\ram|altsyncram_component|auto_generated|q_a [3]) ) + ( \inst5|auto_generated|add_sub_cella[2]~COUT  ))
// \inst5|auto_generated|add_sub_cella[3]~COUT  = CARRY(( \inst11|R0|dffs [3] ) + ( !\inst4|alu~combout  $ (\ram|altsyncram_component|auto_generated|q_a [3]) ) + ( \inst5|auto_generated|add_sub_cella[2]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst4|alu~combout ),
	.datad(!\inst11|R0|dffs [3]),
	.datae(gnd),
	.dataf(!\ram|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(\inst5|auto_generated|add_sub_cella[2]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|auto_generated|result [3]),
	.cout(\inst5|auto_generated|add_sub_cella[3]~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst5|auto_generated|add_sub_cella[3] .extended_lut = "off";
defparam \inst5|auto_generated|add_sub_cella[3] .lut_mask = 64'h00000FF0000000FF;
defparam \inst5|auto_generated|add_sub_cella[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  = (!\inst4|sub~0_combout  & (\ram|altsyncram_component|auto_generated|q_a [3])) # (\inst4|sub~0_combout  & ((\inst5|auto_generated|result [3])))

	.dataa(!\ram|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\inst4|sub~0_combout ),
	.datac(!\inst5|auto_generated|result [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h4747474747474747;
defparam \inst11|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~1 (
// Equation(s):
// \inst11|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~1_combout  = ( \inst11|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( ((!\inst1|Mux16~0_combout  & ((\inst1|Add0~53_sumout ))) # (\inst1|Mux16~0_combout  & (\inst1|Mux13~0_combout ))) 
// # (\inst4|acc_load~combout ) ) ) # ( !\inst11|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( (!\inst4|acc_load~combout  & ((!\inst1|Mux16~0_combout  & ((\inst1|Add0~53_sumout ))) # (\inst1|Mux16~0_combout  & (\inst1|Mux13~0_combout )))) ) 
// )

	.dataa(!\inst1|Mux16~0_combout ),
	.datab(!\inst1|Mux13~0_combout ),
	.datac(!\inst1|Add0~53_sumout ),
	.datad(!\inst4|acc_load~combout ),
	.datae(!\inst11|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst11|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~1 .lut_mask = 64'h1B001BFF1B001BFF;
defparam \inst11|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R0|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[3] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[3] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \ram|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\inst4|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst11|R0|dffs [3]}),
	.portaaddr({\inst3|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\inst3|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\inst3|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .init_file = "ram1arm.mif";
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ram1:ram|altsyncram:altsyncram_component|altsyncram_mjo1:auto_generated|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A5D4";
// synopsys translate_on

dffeas \IR|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\ram|altsyncram_component|auto_generated|q_a [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst2|dffs [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[3] .is_wysiwyg = "true";
defparam \IR|dffs[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  = (!\inst2|inst2|dffs [0] & ((\IR|dffs [3]))) # (\inst2|inst2|dffs [0] & (\ram|altsyncram_component|auto_generated|q_a [3]))

	.dataa(!\inst2|inst2|dffs [0]),
	.datab(!\ram|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\IR|dffs [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|DEMUX4|auto_generated|w_anode30w[2] (
// Equation(s):
// \inst11|DEMUX4|auto_generated|w_anode30w [2] = ( \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( (\inst2|inst2|dffs [0] & (\ram|altsyncram_component|auto_generated|q_a [15] & (\ram|altsyncram_component|auto_generated|q_a [14] & 
// \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ))) ) )

	.dataa(!\inst2|inst2|dffs [0]),
	.datab(!\ram|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\ram|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datae(!\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|DEMUX4|auto_generated|w_anode30w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|DEMUX4|auto_generated|w_anode30w[2] .extended_lut = "off";
defparam \inst11|DEMUX4|auto_generated|w_anode30w[2] .lut_mask = 64'h0000000100000001;
defparam \inst11|DEMUX4|auto_generated|w_anode30w[2] .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R3|dffs[14] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~9_sumout ),
	.asdata(\inst1|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[14] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [14] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [14] ) ) ) # ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [14] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [14] ) ) )

	.dataa(!\inst11|R0|dffs [14]),
	.datab(!\inst11|R1|dffs [14]),
	.datac(!\inst11|R2|dffs [14]),
	.datad(!\inst11|R3|dffs [14]),
	.datae(!\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Mux3~0 (
// Equation(s):
// \inst1|Mux3~0_combout  = ( \inst1|Mux16~2_combout  & ( (!\inst11|MUX4A|auto_generated|l2_w13_n0_mux_dataout~0_combout  & (\inst11|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0_combout  & \inst1|Mux16~1_combout )) # 
// (\inst11|MUX4A|auto_generated|l2_w13_n0_mux_dataout~0_combout  & (!\inst11|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0_combout  $ (!\inst1|Mux16~1_combout ))) ) ) # ( !\inst1|Mux16~2_combout  & ( (!\inst1|Mux16~1_combout  & 
// (\inst11|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0_combout )) # (\inst1|Mux16~1_combout  & (((\inst11|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0_combout ) # (\inst11|MUX4A|auto_generated|l2_w13_n0_mux_dataout~0_combout )))) ) )

	.dataa(!\inst11|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0_combout ),
	.datab(!\inst11|MUX4A|auto_generated|l2_w13_n0_mux_dataout~0_combout ),
	.datac(!\inst11|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0_combout ),
	.datad(!\inst1|Mux16~1_combout ),
	.datae(!\inst1|Mux16~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Mux3~0 .extended_lut = "off";
defparam \inst1|Mux3~0 .lut_mask = 64'h553F033C553F033C;
defparam \inst1|Mux3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R2|dffs[13] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~13_sumout ),
	.asdata(\inst1|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[13] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[13] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R3|dffs[13] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~13_sumout ),
	.asdata(\inst1|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[13] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4A|auto_generated|l2_w13_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|l2_w13_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [13] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [13] ) ) ) # ( \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [13] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [13] ) ) )

	.dataa(!\inst11|R0|dffs [13]),
	.datab(!\inst11|R1|dffs [13]),
	.datac(!\inst11|R2|dffs [13]),
	.datad(!\inst11|R3|dffs [13]),
	.datae(!\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4A|auto_generated|l2_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|l2_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4A|auto_generated|l2_w13_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4A|auto_generated|l2_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R2|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~41_sumout ),
	.asdata(\inst1|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[6] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[6] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R3|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~41_sumout ),
	.asdata(\inst1|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[6] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4A|auto_generated|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|l2_w6_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [6] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [6] ) ) ) # ( \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [6] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [6] ) ) )

	.dataa(!\inst11|R0|dffs [6]),
	.datab(!\inst11|R1|dffs [6]),
	.datac(!\inst11|R2|dffs [6]),
	.datad(!\inst11|R3|dffs [6]),
	.datae(!\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4A|auto_generated|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4A|auto_generated|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4A|auto_generated|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Add0~45 (
// Equation(s):
// \inst1|Add0~45_sumout  = SUM(( ((!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst11|MUX4A|auto_generated|l2_w5_n0_mux_dataout~0_combout )) # (\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ) ) + ( 
// !\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  $ (!\inst11|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0_combout ) ) + ( \inst1|Add0~50  ))
// \inst1|Add0~46  = CARRY(( ((!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst11|MUX4A|auto_generated|l2_w5_n0_mux_dataout~0_combout )) # (\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ) ) + ( 
// !\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  $ (!\inst11|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0_combout ) ) + ( \inst1|Add0~50  ))

	.dataa(!\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.datac(!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datad(!\inst11|MUX4A|auto_generated|l2_w5_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\inst11|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\inst1|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|Add0~45_sumout ),
	.cout(\inst1|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \inst1|Add0~45 .extended_lut = "off";
defparam \inst1|Add0~45 .lut_mask = 64'h0000CC33000055F5;
defparam \inst1|Add0~45 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R1|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~45_sumout ),
	.asdata(\inst1|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[5] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[5] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R2|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~45_sumout ),
	.asdata(\inst1|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[5] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[5] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R3|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~45_sumout ),
	.asdata(\inst1|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[5] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4A|auto_generated|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|l2_w5_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [5] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [5] ) ) ) # ( \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [5] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [5] ) ) )

	.dataa(!\inst11|R0|dffs [5]),
	.datab(!\inst11|R1|dffs [5]),
	.datac(!\inst11|R2|dffs [5]),
	.datad(!\inst11|R3|dffs [5]),
	.datae(!\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4A|auto_generated|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4A|auto_generated|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4A|auto_generated|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Add0~41 (
// Equation(s):
// \inst1|Add0~41_sumout  = SUM(( ((!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst11|MUX4A|auto_generated|l2_w6_n0_mux_dataout~0_combout )) # (\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ) ) + ( 
// !\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  $ (!\inst11|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0_combout ) ) + ( \inst1|Add0~46  ))
// \inst1|Add0~42  = CARRY(( ((!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst11|MUX4A|auto_generated|l2_w6_n0_mux_dataout~0_combout )) # (\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ) ) + ( 
// !\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  $ (!\inst11|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0_combout ) ) + ( \inst1|Add0~46  ))

	.dataa(!\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.datac(!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datad(!\inst11|MUX4A|auto_generated|l2_w6_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\inst11|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\inst1|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|Add0~41_sumout ),
	.cout(\inst1|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \inst1|Add0~41 .extended_lut = "off";
defparam \inst1|Add0~41 .lut_mask = 64'h0000CC33000055F5;
defparam \inst1|Add0~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Add0~37 (
// Equation(s):
// \inst1|Add0~37_sumout  = SUM(( ((!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst11|MUX4A|auto_generated|l2_w7_n0_mux_dataout~0_combout )) # (\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ) ) + ( 
// !\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  $ (!\inst11|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0_combout ) ) + ( \inst1|Add0~42  ))
// \inst1|Add0~38  = CARRY(( ((!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst11|MUX4A|auto_generated|l2_w7_n0_mux_dataout~0_combout )) # (\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ) ) + ( 
// !\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  $ (!\inst11|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0_combout ) ) + ( \inst1|Add0~42  ))

	.dataa(!\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.datac(!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datad(!\inst11|MUX4A|auto_generated|l2_w7_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\inst11|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\inst1|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|Add0~37_sumout ),
	.cout(\inst1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \inst1|Add0~37 .extended_lut = "off";
defparam \inst1|Add0~37 .lut_mask = 64'h0000CC33000055F5;
defparam \inst1|Add0~37 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R1|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~37_sumout ),
	.asdata(\inst1|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[7] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[7] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R2|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~37_sumout ),
	.asdata(\inst1|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[7] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[7] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R3|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~37_sumout ),
	.asdata(\inst1|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[7] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4A|auto_generated|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|l2_w7_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [7] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [7] ) ) ) # ( \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [7] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [7] ) ) )

	.dataa(!\inst11|R0|dffs [7]),
	.datab(!\inst11|R1|dffs [7]),
	.datac(!\inst11|R2|dffs [7]),
	.datad(!\inst11|R3|dffs [7]),
	.datae(!\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4A|auto_generated|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4A|auto_generated|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4A|auto_generated|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Add0~33 (
// Equation(s):
// \inst1|Add0~33_sumout  = SUM(( ((!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst11|MUX4A|auto_generated|l2_w8_n0_mux_dataout~0_combout )) # (\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ) ) + ( 
// !\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  $ (!\inst11|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0_combout ) ) + ( \inst1|Add0~38  ))
// \inst1|Add0~34  = CARRY(( ((!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst11|MUX4A|auto_generated|l2_w8_n0_mux_dataout~0_combout )) # (\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ) ) + ( 
// !\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  $ (!\inst11|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0_combout ) ) + ( \inst1|Add0~38  ))

	.dataa(!\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.datac(!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datad(!\inst11|MUX4A|auto_generated|l2_w8_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\inst11|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\inst1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|Add0~33_sumout ),
	.cout(\inst1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \inst1|Add0~33 .extended_lut = "off";
defparam \inst1|Add0~33 .lut_mask = 64'h0000CC33000055F5;
defparam \inst1|Add0~33 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R1|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~33_sumout ),
	.asdata(\inst1|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[8] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[8] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R2|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~33_sumout ),
	.asdata(\inst1|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[8] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[8] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R3|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~33_sumout ),
	.asdata(\inst1|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[8] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4A|auto_generated|l2_w8_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|l2_w8_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [8] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [8] ) ) ) # ( \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [8] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [8] ) ) )

	.dataa(!\inst11|R0|dffs [8]),
	.datab(!\inst11|R1|dffs [8]),
	.datac(!\inst11|R2|dffs [8]),
	.datad(!\inst11|R3|dffs [8]),
	.datae(!\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4A|auto_generated|l2_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|l2_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4A|auto_generated|l2_w8_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4A|auto_generated|l2_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Add0~29 (
// Equation(s):
// \inst1|Add0~29_sumout  = SUM(( ((!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst11|MUX4A|auto_generated|l2_w9_n0_mux_dataout~0_combout )) # (\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ) ) + ( 
// !\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  $ (!\inst11|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0_combout ) ) + ( \inst1|Add0~34  ))
// \inst1|Add0~30  = CARRY(( ((!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst11|MUX4A|auto_generated|l2_w9_n0_mux_dataout~0_combout )) # (\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ) ) + ( 
// !\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  $ (!\inst11|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0_combout ) ) + ( \inst1|Add0~34  ))

	.dataa(!\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.datac(!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datad(!\inst11|MUX4A|auto_generated|l2_w9_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\inst11|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\inst1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|Add0~29_sumout ),
	.cout(\inst1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst1|Add0~29 .extended_lut = "off";
defparam \inst1|Add0~29 .lut_mask = 64'h0000CC33000055F5;
defparam \inst1|Add0~29 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R1|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~29_sumout ),
	.asdata(\inst1|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[9] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[9] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R2|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~29_sumout ),
	.asdata(\inst1|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[9] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[9] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R3|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~29_sumout ),
	.asdata(\inst1|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[9] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4A|auto_generated|l2_w9_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|l2_w9_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [9] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [9] ) ) ) # ( \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [9] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [9] ) ) )

	.dataa(!\inst11|R0|dffs [9]),
	.datab(!\inst11|R1|dffs [9]),
	.datac(!\inst11|R2|dffs [9]),
	.datad(!\inst11|R3|dffs [9]),
	.datae(!\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4A|auto_generated|l2_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|l2_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4A|auto_generated|l2_w9_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4A|auto_generated|l2_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Add0~25 (
// Equation(s):
// \inst1|Add0~25_sumout  = SUM(( ((!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst11|MUX4A|auto_generated|l2_w10_n0_mux_dataout~0_combout )) # (\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ) ) + ( 
// !\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  $ (!\inst11|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0_combout ) ) + ( \inst1|Add0~30  ))
// \inst1|Add0~26  = CARRY(( ((!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst11|MUX4A|auto_generated|l2_w10_n0_mux_dataout~0_combout )) # (\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ) ) + ( 
// !\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  $ (!\inst11|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0_combout ) ) + ( \inst1|Add0~30  ))

	.dataa(!\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.datac(!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datad(!\inst11|MUX4A|auto_generated|l2_w10_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\inst11|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\inst1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|Add0~25_sumout ),
	.cout(\inst1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst1|Add0~25 .extended_lut = "off";
defparam \inst1|Add0~25 .lut_mask = 64'h0000CC33000055F5;
defparam \inst1|Add0~25 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R1|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~25_sumout ),
	.asdata(\inst1|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[10] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[10] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R2|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~25_sumout ),
	.asdata(\inst1|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[10] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[10] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R3|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~25_sumout ),
	.asdata(\inst1|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[10] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4A|auto_generated|l2_w10_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|l2_w10_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [10] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [10] ) ) ) # ( \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [10] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [10] ) ) )

	.dataa(!\inst11|R0|dffs [10]),
	.datab(!\inst11|R1|dffs [10]),
	.datac(!\inst11|R2|dffs [10]),
	.datad(!\inst11|R3|dffs [10]),
	.datae(!\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4A|auto_generated|l2_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|l2_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4A|auto_generated|l2_w10_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4A|auto_generated|l2_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Add0~21 (
// Equation(s):
// \inst1|Add0~21_sumout  = SUM(( ((!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst11|MUX4A|auto_generated|l2_w11_n0_mux_dataout~0_combout )) # (\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ) ) + ( 
// !\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  $ (!\inst11|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0_combout ) ) + ( \inst1|Add0~26  ))
// \inst1|Add0~22  = CARRY(( ((!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst11|MUX4A|auto_generated|l2_w11_n0_mux_dataout~0_combout )) # (\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ) ) + ( 
// !\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  $ (!\inst11|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0_combout ) ) + ( \inst1|Add0~26  ))

	.dataa(!\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.datac(!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datad(!\inst11|MUX4A|auto_generated|l2_w11_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\inst11|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\inst1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|Add0~21_sumout ),
	.cout(\inst1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst1|Add0~21 .extended_lut = "off";
defparam \inst1|Add0~21 .lut_mask = 64'h0000CC33000055F5;
defparam \inst1|Add0~21 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R1|dffs[11] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~21_sumout ),
	.asdata(\inst1|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[11] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[11] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R2|dffs[11] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~21_sumout ),
	.asdata(\inst1|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[11] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[11] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R3|dffs[11] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~21_sumout ),
	.asdata(\inst1|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[11] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4A|auto_generated|l2_w11_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|l2_w11_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [11] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [11] ) ) ) # ( \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [11] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [11] ) ) )

	.dataa(!\inst11|R0|dffs [11]),
	.datab(!\inst11|R1|dffs [11]),
	.datac(!\inst11|R2|dffs [11]),
	.datad(!\inst11|R3|dffs [11]),
	.datae(!\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4A|auto_generated|l2_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|l2_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4A|auto_generated|l2_w11_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4A|auto_generated|l2_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Add0~17 (
// Equation(s):
// \inst1|Add0~17_sumout  = SUM(( ((!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst11|MUX4A|auto_generated|l2_w12_n0_mux_dataout~0_combout )) # (\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ) ) + ( 
// !\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  $ (!\inst11|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0_combout ) ) + ( \inst1|Add0~22  ))
// \inst1|Add0~18  = CARRY(( ((!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst11|MUX4A|auto_generated|l2_w12_n0_mux_dataout~0_combout )) # (\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ) ) + ( 
// !\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  $ (!\inst11|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0_combout ) ) + ( \inst1|Add0~22  ))

	.dataa(!\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.datac(!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datad(!\inst11|MUX4A|auto_generated|l2_w12_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\inst11|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\inst1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|Add0~17_sumout ),
	.cout(\inst1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst1|Add0~17 .extended_lut = "off";
defparam \inst1|Add0~17 .lut_mask = 64'h0000CC33000055F5;
defparam \inst1|Add0~17 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R1|dffs[12] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~17_sumout ),
	.asdata(\inst1|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[12] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[12] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R2|dffs[12] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~17_sumout ),
	.asdata(\inst1|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[12] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[12] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R3|dffs[12] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~17_sumout ),
	.asdata(\inst1|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[12] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4A|auto_generated|l2_w12_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|l2_w12_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [12] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [12] ) ) ) # ( \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [12] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [12] ) ) )

	.dataa(!\inst11|R0|dffs [12]),
	.datab(!\inst11|R1|dffs [12]),
	.datac(!\inst11|R2|dffs [12]),
	.datad(!\inst11|R3|dffs [12]),
	.datae(!\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4A|auto_generated|l2_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|l2_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4A|auto_generated|l2_w12_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4A|auto_generated|l2_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Add0~13 (
// Equation(s):
// \inst1|Add0~13_sumout  = SUM(( ((!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst11|MUX4A|auto_generated|l2_w13_n0_mux_dataout~0_combout )) # (\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ) ) + ( 
// !\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  $ (!\inst11|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0_combout ) ) + ( \inst1|Add0~18  ))
// \inst1|Add0~14  = CARRY(( ((!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst11|MUX4A|auto_generated|l2_w13_n0_mux_dataout~0_combout )) # (\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ) ) + ( 
// !\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  $ (!\inst11|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0_combout ) ) + ( \inst1|Add0~18  ))

	.dataa(!\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.datac(!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datad(!\inst11|MUX4A|auto_generated|l2_w13_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\inst11|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\inst1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|Add0~13_sumout ),
	.cout(\inst1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst1|Add0~13 .extended_lut = "off";
defparam \inst1|Add0~13 .lut_mask = 64'h0000CC33000055F5;
defparam \inst1|Add0~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Add0~9 (
// Equation(s):
// \inst1|Add0~9_sumout  = SUM(( ((!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst11|MUX4A|auto_generated|l2_w14_n0_mux_dataout~0_combout )) # (\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ) ) + ( 
// !\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  $ (!\inst11|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0_combout ) ) + ( \inst1|Add0~14  ))
// \inst1|Add0~10  = CARRY(( ((!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst11|MUX4A|auto_generated|l2_w14_n0_mux_dataout~0_combout )) # (\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ) ) + ( 
// !\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  $ (!\inst11|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0_combout ) ) + ( \inst1|Add0~14  ))

	.dataa(!\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.datac(!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datad(!\inst11|MUX4A|auto_generated|l2_w14_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\inst11|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\inst1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|Add0~9_sumout ),
	.cout(\inst1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst1|Add0~9 .extended_lut = "off";
defparam \inst1|Add0~9 .lut_mask = 64'h0000CC33000055F5;
defparam \inst1|Add0~9 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R1|dffs[14] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~9_sumout ),
	.asdata(\inst1|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[14] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4A|auto_generated|l2_w14_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|l2_w14_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [14] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [14] ) ) ) # ( \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [14] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [14] ) ) )

	.dataa(!\inst11|R0|dffs [14]),
	.datab(!\inst11|R1|dffs [14]),
	.datac(!\inst11|R2|dffs [14]),
	.datad(!\inst11|R3|dffs [14]),
	.datae(!\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4A|auto_generated|l2_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|l2_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4A|auto_generated|l2_w14_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4A|auto_generated|l2_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R1|dffs[15] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~5_sumout ),
	.asdata(\inst1|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[15] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[15] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R2|dffs[15] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~5_sumout ),
	.asdata(\inst1|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[15] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[15] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R3|dffs[15] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~5_sumout ),
	.asdata(\inst1|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[15] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4A|auto_generated|l2_w15_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|l2_w15_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [15] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [15] ) ) ) # ( \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [15] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [15] ) ) )

	.dataa(!\inst11|R0|dffs [15]),
	.datab(!\inst11|R1|dffs [15]),
	.datac(!\inst11|R2|dffs [15]),
	.datad(!\inst11|R3|dffs [15]),
	.datae(!\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4A|auto_generated|l2_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|l2_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4A|auto_generated|l2_w15_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4A|auto_generated|l2_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Mux1~0 (
// Equation(s):
// \inst1|Mux1~0_combout  = ( \inst1|Mux16~2_combout  & ( (!\inst11|MUX4A|auto_generated|l2_w15_n0_mux_dataout~0_combout  & (\inst11|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0_combout  & \inst1|Mux16~1_combout )) # 
// (\inst11|MUX4A|auto_generated|l2_w15_n0_mux_dataout~0_combout  & (!\inst11|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0_combout  $ (!\inst1|Mux16~1_combout ))) ) ) # ( !\inst1|Mux16~2_combout  & ( (!\inst1|Mux16~1_combout  & (((\inst1|cin~combout )))) # 
// (\inst1|Mux16~1_combout  & (((\inst11|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0_combout )) # (\inst11|MUX4A|auto_generated|l2_w15_n0_mux_dataout~0_combout ))) ) )

	.dataa(!\inst11|MUX4A|auto_generated|l2_w15_n0_mux_dataout~0_combout ),
	.datab(!\inst11|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0_combout ),
	.datac(!\inst1|Mux16~1_combout ),
	.datad(!\inst1|cin~combout ),
	.datae(!\inst1|Mux16~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Mux1~0 .extended_lut = "off";
defparam \inst1|Mux1~0 .lut_mask = 64'h07F7161607F71616;
defparam \inst1|Mux1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \ram|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\inst4|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst11|R0|dffs [9]}),
	.portaaddr({\inst3|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\inst3|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\inst3|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .init_file = "ram1arm.mif";
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ram1:ram|altsyncram:altsyncram_component|altsyncram_mjo1:auto_generated|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000180C";
// synopsys translate_on

cyclonev_lcell_comb \inst5|auto_generated|add_sub_cella[4] (
// Equation(s):
// \inst5|auto_generated|result [4] = SUM(( \inst11|R0|dffs [4] ) + ( !\inst4|alu~combout  $ (\ram|altsyncram_component|auto_generated|q_a [4]) ) + ( \inst5|auto_generated|add_sub_cella[3]~COUT  ))
// \inst5|auto_generated|add_sub_cella[4]~COUT  = CARRY(( \inst11|R0|dffs [4] ) + ( !\inst4|alu~combout  $ (\ram|altsyncram_component|auto_generated|q_a [4]) ) + ( \inst5|auto_generated|add_sub_cella[3]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst4|alu~combout ),
	.datad(!\inst11|R0|dffs [4]),
	.datae(gnd),
	.dataf(!\ram|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(\inst5|auto_generated|add_sub_cella[3]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|auto_generated|result [4]),
	.cout(\inst5|auto_generated|add_sub_cella[4]~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst5|auto_generated|add_sub_cella[4] .extended_lut = "off";
defparam \inst5|auto_generated|add_sub_cella[4] .lut_mask = 64'h00000FF0000000FF;
defparam \inst5|auto_generated|add_sub_cella[4] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|auto_generated|add_sub_cella[5] (
// Equation(s):
// \inst5|auto_generated|result [5] = SUM(( \inst11|R0|dffs [5] ) + ( !\inst4|alu~combout  $ (\ram|altsyncram_component|auto_generated|q_a [5]) ) + ( \inst5|auto_generated|add_sub_cella[4]~COUT  ))
// \inst5|auto_generated|add_sub_cella[5]~COUT  = CARRY(( \inst11|R0|dffs [5] ) + ( !\inst4|alu~combout  $ (\ram|altsyncram_component|auto_generated|q_a [5]) ) + ( \inst5|auto_generated|add_sub_cella[4]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst4|alu~combout ),
	.datad(!\inst11|R0|dffs [5]),
	.datae(gnd),
	.dataf(!\ram|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(\inst5|auto_generated|add_sub_cella[4]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|auto_generated|result [5]),
	.cout(\inst5|auto_generated|add_sub_cella[5]~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst5|auto_generated|add_sub_cella[5] .extended_lut = "off";
defparam \inst5|auto_generated|add_sub_cella[5] .lut_mask = 64'h00000FF0000000FF;
defparam \inst5|auto_generated|add_sub_cella[5] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|auto_generated|add_sub_cella[6] (
// Equation(s):
// \inst5|auto_generated|result [6] = SUM(( \inst11|R0|dffs [6] ) + ( !\inst4|alu~combout  $ (\ram|altsyncram_component|auto_generated|q_a [6]) ) + ( \inst5|auto_generated|add_sub_cella[5]~COUT  ))
// \inst5|auto_generated|add_sub_cella[6]~COUT  = CARRY(( \inst11|R0|dffs [6] ) + ( !\inst4|alu~combout  $ (\ram|altsyncram_component|auto_generated|q_a [6]) ) + ( \inst5|auto_generated|add_sub_cella[5]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst4|alu~combout ),
	.datad(!\inst11|R0|dffs [6]),
	.datae(gnd),
	.dataf(!\ram|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(\inst5|auto_generated|add_sub_cella[5]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|auto_generated|result [6]),
	.cout(\inst5|auto_generated|add_sub_cella[6]~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst5|auto_generated|add_sub_cella[6] .extended_lut = "off";
defparam \inst5|auto_generated|add_sub_cella[6] .lut_mask = 64'h00000FF0000000FF;
defparam \inst5|auto_generated|add_sub_cella[6] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|auto_generated|add_sub_cella[7] (
// Equation(s):
// \inst5|auto_generated|result [7] = SUM(( \inst11|R0|dffs [7] ) + ( !\inst4|alu~combout  $ (\ram|altsyncram_component|auto_generated|q_a [7]) ) + ( \inst5|auto_generated|add_sub_cella[6]~COUT  ))
// \inst5|auto_generated|add_sub_cella[7]~COUT  = CARRY(( \inst11|R0|dffs [7] ) + ( !\inst4|alu~combout  $ (\ram|altsyncram_component|auto_generated|q_a [7]) ) + ( \inst5|auto_generated|add_sub_cella[6]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst4|alu~combout ),
	.datad(!\inst11|R0|dffs [7]),
	.datae(gnd),
	.dataf(!\ram|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(\inst5|auto_generated|add_sub_cella[6]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|auto_generated|result [7]),
	.cout(\inst5|auto_generated|add_sub_cella[7]~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst5|auto_generated|add_sub_cella[7] .extended_lut = "off";
defparam \inst5|auto_generated|add_sub_cella[7] .lut_mask = 64'h00000FF0000000FF;
defparam \inst5|auto_generated|add_sub_cella[7] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|auto_generated|add_sub_cella[8] (
// Equation(s):
// \inst5|auto_generated|result [8] = SUM(( \inst11|R0|dffs [8] ) + ( !\inst4|alu~combout  $ (\ram|altsyncram_component|auto_generated|q_a [8]) ) + ( \inst5|auto_generated|add_sub_cella[7]~COUT  ))
// \inst5|auto_generated|add_sub_cella[8]~COUT  = CARRY(( \inst11|R0|dffs [8] ) + ( !\inst4|alu~combout  $ (\ram|altsyncram_component|auto_generated|q_a [8]) ) + ( \inst5|auto_generated|add_sub_cella[7]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst4|alu~combout ),
	.datad(!\inst11|R0|dffs [8]),
	.datae(gnd),
	.dataf(!\ram|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(\inst5|auto_generated|add_sub_cella[7]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|auto_generated|result [8]),
	.cout(\inst5|auto_generated|add_sub_cella[8]~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst5|auto_generated|add_sub_cella[8] .extended_lut = "off";
defparam \inst5|auto_generated|add_sub_cella[8] .lut_mask = 64'h00000FF0000000FF;
defparam \inst5|auto_generated|add_sub_cella[8] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|auto_generated|add_sub_cella[9] (
// Equation(s):
// \inst5|auto_generated|result [9] = SUM(( \inst11|R0|dffs [9] ) + ( !\inst4|alu~combout  $ (\ram|altsyncram_component|auto_generated|q_a [9]) ) + ( \inst5|auto_generated|add_sub_cella[8]~COUT  ))
// \inst5|auto_generated|add_sub_cella[9]~COUT  = CARRY(( \inst11|R0|dffs [9] ) + ( !\inst4|alu~combout  $ (\ram|altsyncram_component|auto_generated|q_a [9]) ) + ( \inst5|auto_generated|add_sub_cella[8]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst4|alu~combout ),
	.datad(!\inst11|R0|dffs [9]),
	.datae(gnd),
	.dataf(!\ram|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(\inst5|auto_generated|add_sub_cella[8]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|auto_generated|result [9]),
	.cout(\inst5|auto_generated|add_sub_cella[9]~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst5|auto_generated|add_sub_cella[9] .extended_lut = "off";
defparam \inst5|auto_generated|add_sub_cella[9] .lut_mask = 64'h00000FF0000000FF;
defparam \inst5|auto_generated|add_sub_cella[9] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|auto_generated|add_sub_cella[10] (
// Equation(s):
// \inst5|auto_generated|result [10] = SUM(( \inst11|R0|dffs [10] ) + ( !\inst4|alu~combout  $ (\ram|altsyncram_component|auto_generated|q_a [10]) ) + ( \inst5|auto_generated|add_sub_cella[9]~COUT  ))
// \inst5|auto_generated|add_sub_cella[10]~COUT  = CARRY(( \inst11|R0|dffs [10] ) + ( !\inst4|alu~combout  $ (\ram|altsyncram_component|auto_generated|q_a [10]) ) + ( \inst5|auto_generated|add_sub_cella[9]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst4|alu~combout ),
	.datad(!\inst11|R0|dffs [10]),
	.datae(gnd),
	.dataf(!\ram|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(\inst5|auto_generated|add_sub_cella[9]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|auto_generated|result [10]),
	.cout(\inst5|auto_generated|add_sub_cella[10]~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst5|auto_generated|add_sub_cella[10] .extended_lut = "off";
defparam \inst5|auto_generated|add_sub_cella[10] .lut_mask = 64'h00000FF0000000FF;
defparam \inst5|auto_generated|add_sub_cella[10] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|auto_generated|add_sub_cella[11] (
// Equation(s):
// \inst5|auto_generated|result [11] = SUM(( \inst11|R0|dffs [11] ) + ( !\inst4|alu~combout  $ (\ram|altsyncram_component|auto_generated|q_a [11]) ) + ( \inst5|auto_generated|add_sub_cella[10]~COUT  ))
// \inst5|auto_generated|add_sub_cella[11]~COUT  = CARRY(( \inst11|R0|dffs [11] ) + ( !\inst4|alu~combout  $ (\ram|altsyncram_component|auto_generated|q_a [11]) ) + ( \inst5|auto_generated|add_sub_cella[10]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst4|alu~combout ),
	.datad(!\inst11|R0|dffs [11]),
	.datae(gnd),
	.dataf(!\ram|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(\inst5|auto_generated|add_sub_cella[10]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|auto_generated|result [11]),
	.cout(\inst5|auto_generated|add_sub_cella[11]~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst5|auto_generated|add_sub_cella[11] .extended_lut = "off";
defparam \inst5|auto_generated|add_sub_cella[11] .lut_mask = 64'h00000FF0000000FF;
defparam \inst5|auto_generated|add_sub_cella[11] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|auto_generated|add_sub_cella[12] (
// Equation(s):
// \inst5|auto_generated|result [12] = SUM(( \inst11|R0|dffs [12] ) + ( !\inst4|alu~combout  $ (\ram|altsyncram_component|auto_generated|q_a [12]) ) + ( \inst5|auto_generated|add_sub_cella[11]~COUT  ))
// \inst5|auto_generated|add_sub_cella[12]~COUT  = CARRY(( \inst11|R0|dffs [12] ) + ( !\inst4|alu~combout  $ (\ram|altsyncram_component|auto_generated|q_a [12]) ) + ( \inst5|auto_generated|add_sub_cella[11]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst4|alu~combout ),
	.datad(!\inst11|R0|dffs [12]),
	.datae(gnd),
	.dataf(!\ram|altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(\inst5|auto_generated|add_sub_cella[11]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|auto_generated|result [12]),
	.cout(\inst5|auto_generated|add_sub_cella[12]~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst5|auto_generated|add_sub_cella[12] .extended_lut = "off";
defparam \inst5|auto_generated|add_sub_cella[12] .lut_mask = 64'h00000FF0000000FF;
defparam \inst5|auto_generated|add_sub_cella[12] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|auto_generated|add_sub_cella[13] (
// Equation(s):
// \inst5|auto_generated|result [13] = SUM(( \inst11|R0|dffs [13] ) + ( !\inst4|alu~combout  $ (\ram|altsyncram_component|auto_generated|q_a [13]) ) + ( \inst5|auto_generated|add_sub_cella[12]~COUT  ))
// \inst5|auto_generated|add_sub_cella[13]~COUT  = CARRY(( \inst11|R0|dffs [13] ) + ( !\inst4|alu~combout  $ (\ram|altsyncram_component|auto_generated|q_a [13]) ) + ( \inst5|auto_generated|add_sub_cella[12]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst4|alu~combout ),
	.datad(!\inst11|R0|dffs [13]),
	.datae(gnd),
	.dataf(!\ram|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(\inst5|auto_generated|add_sub_cella[12]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|auto_generated|result [13]),
	.cout(\inst5|auto_generated|add_sub_cella[13]~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst5|auto_generated|add_sub_cella[13] .extended_lut = "off";
defparam \inst5|auto_generated|add_sub_cella[13] .lut_mask = 64'h00000FF0000000FF;
defparam \inst5|auto_generated|add_sub_cella[13] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|auto_generated|add_sub_cella[14] (
// Equation(s):
// \inst5|auto_generated|result [14] = SUM(( \inst11|R0|dffs [14] ) + ( !\inst4|alu~combout  $ (\ram|altsyncram_component|auto_generated|q_a [14]) ) + ( \inst5|auto_generated|add_sub_cella[13]~COUT  ))
// \inst5|auto_generated|add_sub_cella[14]~COUT  = CARRY(( \inst11|R0|dffs [14] ) + ( !\inst4|alu~combout  $ (\ram|altsyncram_component|auto_generated|q_a [14]) ) + ( \inst5|auto_generated|add_sub_cella[13]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst4|alu~combout ),
	.datad(!\inst11|R0|dffs [14]),
	.datae(gnd),
	.dataf(!\ram|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(\inst5|auto_generated|add_sub_cella[13]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|auto_generated|result [14]),
	.cout(\inst5|auto_generated|add_sub_cella[14]~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst5|auto_generated|add_sub_cella[14] .extended_lut = "off";
defparam \inst5|auto_generated|add_sub_cella[14] .lut_mask = 64'h00000FF0000000FF;
defparam \inst5|auto_generated|add_sub_cella[14] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|auto_generated|add_sub_cella[15] (
// Equation(s):
// \inst5|auto_generated|result [15] = SUM(( \inst11|R0|dffs [15] ) + ( !\inst4|alu~combout  $ (\ram|altsyncram_component|auto_generated|q_a [15]) ) + ( \inst5|auto_generated|add_sub_cella[14]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst4|alu~combout ),
	.datad(!\inst11|R0|dffs [15]),
	.datae(gnd),
	.dataf(!\ram|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(\inst5|auto_generated|add_sub_cella[14]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|auto_generated|result [15]),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|auto_generated|add_sub_cella[15] .extended_lut = "off";
defparam \inst5|auto_generated|add_sub_cella[15] .lut_mask = 64'h00000FF0000000FF;
defparam \inst5|auto_generated|add_sub_cella[15] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  = ( \inst4|acc_load~combout  & ( (!\inst7|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ) # (((\inst7|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ) # 
// (\inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout )) # (\inst7|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout )) ) )

	.dataa(!\inst7|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.datab(!\inst7|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.datac(!\inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datad(!\inst7|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datae(!\inst4|acc_load~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0 .lut_mask = 64'h0000BFFF0000BFFF;
defparam \inst11|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~1 (
// Equation(s):
// \inst11|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~1_combout  = (\inst11|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  & ((!\inst4|sub~0_combout  & (\ram|altsyncram_component|auto_generated|q_a [15])) # (\inst4|sub~0_combout  & 
// ((\inst5|auto_generated|result [15])))))

	.dataa(!\ram|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\inst4|sub~0_combout ),
	.datac(!\inst5|auto_generated|result [15]),
	.datad(!\inst11|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst11|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~1 .lut_mask = 64'h0047004700470047;
defparam \inst11|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~2 (
// Equation(s):
// \inst11|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~2_combout  = ( \inst11|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~1_combout  ) # ( !\inst11|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~1_combout  & ( (!\inst4|acc_load~combout  & 
// ((!\inst1|Mux16~0_combout  & ((\inst1|Add0~5_sumout ))) # (\inst1|Mux16~0_combout  & (\inst1|Mux1~0_combout )))) ) )

	.dataa(!\inst1|Mux16~0_combout ),
	.datab(!\inst1|Mux1~0_combout ),
	.datac(!\inst1|Add0~5_sumout ),
	.datad(!\inst4|acc_load~combout ),
	.datae(!\inst11|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst11|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~2 .lut_mask = 64'h1B00FFFF1B00FFFF;
defparam \inst11|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R0|dffs[15] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[15] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [15] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [15] ) ) ) # ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [15] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [15] ) ) )

	.dataa(!\inst11|R0|dffs [15]),
	.datab(!\inst11|R1|dffs [15]),
	.datac(!\inst11|R2|dffs [15]),
	.datad(!\inst11|R3|dffs [15]),
	.datae(!\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Mux2~0 (
// Equation(s):
// \inst1|Mux2~0_combout  = ( \inst1|Mux16~2_combout  & ( (!\inst11|MUX4A|auto_generated|l2_w14_n0_mux_dataout~0_combout  & (\inst11|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0_combout  & \inst1|Mux16~1_combout )) # 
// (\inst11|MUX4A|auto_generated|l2_w14_n0_mux_dataout~0_combout  & (!\inst11|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0_combout  $ (!\inst1|Mux16~1_combout ))) ) ) # ( !\inst1|Mux16~2_combout  & ( (!\inst1|Mux16~1_combout  & 
// (\inst11|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0_combout )) # (\inst1|Mux16~1_combout  & (((\inst11|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0_combout ) # (\inst11|MUX4A|auto_generated|l2_w14_n0_mux_dataout~0_combout )))) ) )

	.dataa(!\inst11|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0_combout ),
	.datab(!\inst11|MUX4A|auto_generated|l2_w14_n0_mux_dataout~0_combout ),
	.datac(!\inst11|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0_combout ),
	.datad(!\inst1|Mux16~1_combout ),
	.datae(!\inst1|Mux16~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Mux2~0 .extended_lut = "off";
defparam \inst1|Mux2~0 .lut_mask = 64'h553F033C553F033C;
defparam \inst1|Mux2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  = (\inst11|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  & ((!\inst4|sub~0_combout  & (\ram|altsyncram_component|auto_generated|q_a [14])) # (\inst4|sub~0_combout  & 
// ((\inst5|auto_generated|result [14])))))

	.dataa(!\ram|altsyncram_component|auto_generated|q_a [14]),
	.datab(!\inst4|sub~0_combout ),
	.datac(!\inst11|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.datad(!\inst5|auto_generated|result [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0 .lut_mask = 64'h0407040704070407;
defparam \inst11|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~1 (
// Equation(s):
// \inst11|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~1_combout  = ( \inst11|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  ) # ( !\inst11|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  & ( (!\inst4|acc_load~combout  & 
// ((!\inst1|Mux16~0_combout  & ((\inst1|Add0~9_sumout ))) # (\inst1|Mux16~0_combout  & (\inst1|Mux2~0_combout )))) ) )

	.dataa(!\inst1|Mux16~0_combout ),
	.datab(!\inst1|Mux2~0_combout ),
	.datac(!\inst1|Add0~9_sumout ),
	.datad(!\inst4|acc_load~combout ),
	.datae(!\inst11|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst11|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~1 .lut_mask = 64'h1B00FFFF1B00FFFF;
defparam \inst11|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R0|dffs[14] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[14] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[14] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \ram|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\inst4|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst11|R0|dffs [14]}),
	.portaaddr({\inst3|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\inst3|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\inst3|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .init_file = "ram1arm.mif";
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ram1:ram|altsyncram:altsyncram_component|altsyncram_mjo1:auto_generated|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000001FFFE";
// synopsys translate_on

cyclonev_lcell_comb \inst11|DEMUX4|auto_generated|w_anode22w[2] (
// Equation(s):
// \inst11|DEMUX4|auto_generated|w_anode22w [2] = ( !\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( (\inst2|inst2|dffs [0] & (\ram|altsyncram_component|auto_generated|q_a [15] & (\ram|altsyncram_component|auto_generated|q_a [14] & 
// \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ))) ) )

	.dataa(!\inst2|inst2|dffs [0]),
	.datab(!\ram|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\ram|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datae(!\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|DEMUX4|auto_generated|w_anode22w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|DEMUX4|auto_generated|w_anode22w[2] .extended_lut = "off";
defparam \inst11|DEMUX4|auto_generated|w_anode22w[2] .lut_mask = 64'h0001000000010000;
defparam \inst11|DEMUX4|auto_generated|w_anode22w[2] .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R2|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~65_sumout ),
	.asdata(\inst1|Mux16~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode22w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R2|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R2|dffs[0] .is_wysiwyg = "true";
defparam \inst11|R2|dffs[0] .power_up = "low";
// synopsys translate_on

dffeas \inst11|R3|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~65_sumout ),
	.asdata(\inst1|Mux16~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode30w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R3|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R3|dffs[0] .is_wysiwyg = "true";
defparam \inst11|R3|dffs[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [0] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [0] ) ) ) # ( \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [0] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [0] ) ) )

	.dataa(!\inst11|R0|dffs [0]),
	.datab(!\inst11|R1|dffs [0]),
	.datac(!\inst11|R2|dffs [0]),
	.datad(!\inst11|R3|dffs [0]),
	.datae(!\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R1|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~65_sumout ),
	.asdata(\inst1|Mux16~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[0] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [0] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [0] ) ) ) # ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [0] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [0] ) ) )

	.dataa(!\inst11|R0|dffs [0]),
	.datab(!\inst11|R1|dffs [0]),
	.datac(!\inst11|R2|dffs [0]),
	.datad(!\inst11|R3|dffs [0]),
	.datae(!\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Mux16~3 (
// Equation(s):
// \inst1|Mux16~3_combout  = ( \inst1|Mux16~2_combout  & ( (!\inst11|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0_combout  & (\inst11|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0_combout  & \inst1|Mux16~1_combout )) # 
// (\inst11|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0_combout  & (!\inst11|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0_combout  $ (!\inst1|Mux16~1_combout ))) ) ) # ( !\inst1|Mux16~2_combout  & ( (!\inst1|Mux16~1_combout  & 
// (((\inst11|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0_combout )))) # (\inst1|Mux16~1_combout  & (((\inst11|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0_combout )) # (\inst11|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0_combout ))) ) )

	.dataa(!\inst11|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0_combout ),
	.datab(!\inst11|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0_combout ),
	.datac(!\inst11|MUX4A|auto_generated|l2_w0_n0_mux_dataout~0_combout ),
	.datad(!\inst1|Mux16~1_combout ),
	.datae(!\inst1|Mux16~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Mux16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Mux16~3 .extended_lut = "off";
defparam \inst1|Mux16~3 .lut_mask = 64'h335F055A335F055A;
defparam \inst1|Mux16~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  = (!\inst4|sub~0_combout  & (\ram|altsyncram_component|auto_generated|q_a [0])) # (\inst4|sub~0_combout  & ((\inst5|auto_generated|result [0])))

	.dataa(!\ram|altsyncram_component|auto_generated|q_a [0]),
	.datab(!\inst4|sub~0_combout ),
	.datac(!\inst5|auto_generated|result [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h4747474747474747;
defparam \inst11|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~1 (
// Equation(s):
// \inst11|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  = ( \inst11|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( ((!\inst1|Mux16~0_combout  & ((\inst1|Add0~65_sumout ))) # (\inst1|Mux16~0_combout  & (\inst1|Mux16~3_combout ))) 
// # (\inst4|acc_load~combout ) ) ) # ( !\inst11|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( (!\inst4|acc_load~combout  & ((!\inst1|Mux16~0_combout  & ((\inst1|Add0~65_sumout ))) # (\inst1|Mux16~0_combout  & (\inst1|Mux16~3_combout )))) ) 
// )

	.dataa(!\inst1|Mux16~0_combout ),
	.datab(!\inst1|Mux16~3_combout ),
	.datac(!\inst1|Add0~65_sumout ),
	.datad(!\inst4|acc_load~combout ),
	.datae(!\inst11|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst11|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~1 .lut_mask = 64'h1B001BFF1B001BFF;
defparam \inst11|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R0|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[0] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[0] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \ram|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\inst4|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst11|R0|dffs [0]}),
	.portaaddr({\inst3|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\inst3|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\inst3|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ram1arm.mif";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ram1:ram|altsyncram:altsyncram_component|altsyncram_mjo1:auto_generated|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006B1D";
// synopsys translate_on

dffeas \IR|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\ram|altsyncram_component|auto_generated|q_a [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst2|dffs [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[0] .is_wysiwyg = "true";
defparam \IR|dffs[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  = (!\inst2|inst2|dffs [0] & ((\IR|dffs [0]))) # (\inst2|inst2|dffs [0] & (\ram|altsyncram_component|auto_generated|q_a [0]))

	.dataa(!\inst2|inst2|dffs [0]),
	.datab(!\ram|altsyncram_component|auto_generated|q_a [0]),
	.datac(!\IR|dffs [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|$00000|auto_generated|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \inst3|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  = (!\inst4|mux1~0_combout  & ((\inst12|auto_generated|op_1~45_sumout ))) # (\inst4|mux1~0_combout  & (\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ))

	.dataa(!\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.datab(!\inst12|auto_generated|op_1~45_sumout ),
	.datac(!\inst4|mux1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst3|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h3535353535353535;
defparam \inst3|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \ram|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\inst4|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst11|R0|dffs [5]}),
	.portaaddr({\inst3|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\inst3|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\inst3|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .init_file = "ram1arm.mif";
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ram1:ram|altsyncram:altsyncram_component|altsyncram_mjo1:auto_generated|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DAEA";
// synopsys translate_on

dffeas \IR|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\ram|altsyncram_component|auto_generated|q_a [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst2|dffs [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[5] .is_wysiwyg = "true";
defparam \IR|dffs[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0 (
// Equation(s):
// \inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  = (!\inst2|inst2|dffs [0] & ((\IR|dffs [5]))) # (\inst2|inst2|dffs [0] & (\ram|altsyncram_component|auto_generated|q_a [5]))

	.dataa(!\inst2|inst2|dffs [0]),
	.datab(!\ram|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\IR|dffs [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R1|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~41_sumout ),
	.asdata(\inst1|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[6] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [6] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [6] ) ) ) # ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [6] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [6] ) ) )

	.dataa(!\inst11|R0|dffs [6]),
	.datab(!\inst11|R1|dffs [6]),
	.datac(!\inst11|R2|dffs [6]),
	.datad(!\inst11|R3|dffs [6]),
	.datae(!\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Mux11~0 (
// Equation(s):
// \inst1|Mux11~0_combout  = ( \inst1|Mux16~2_combout  & ( (!\inst11|MUX4A|auto_generated|l2_w5_n0_mux_dataout~0_combout  & (\inst11|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0_combout  & \inst1|Mux16~1_combout )) # 
// (\inst11|MUX4A|auto_generated|l2_w5_n0_mux_dataout~0_combout  & (!\inst11|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0_combout  $ (!\inst1|Mux16~1_combout ))) ) ) # ( !\inst1|Mux16~2_combout  & ( (!\inst1|Mux16~1_combout  & 
// (\inst11|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0_combout )) # (\inst1|Mux16~1_combout  & (((\inst11|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0_combout ) # (\inst11|MUX4A|auto_generated|l2_w5_n0_mux_dataout~0_combout )))) ) )

	.dataa(!\inst11|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0_combout ),
	.datab(!\inst11|MUX4A|auto_generated|l2_w5_n0_mux_dataout~0_combout ),
	.datac(!\inst11|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0_combout ),
	.datad(!\inst1|Mux16~1_combout ),
	.datae(!\inst1|Mux16~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Mux11~0 .extended_lut = "off";
defparam \inst1|Mux11~0 .lut_mask = 64'h553F033C553F033C;
defparam \inst1|Mux11~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  = (!\inst4|sub~0_combout  & (\ram|altsyncram_component|auto_generated|q_a [5])) # (\inst4|sub~0_combout  & ((\inst5|auto_generated|result [5])))

	.dataa(!\ram|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\inst4|sub~0_combout ),
	.datac(!\inst5|auto_generated|result [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .lut_mask = 64'h4747474747474747;
defparam \inst11|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~1 (
// Equation(s):
// \inst11|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~1_combout  = ( \inst11|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( ((!\inst1|Mux16~0_combout  & ((\inst1|Add0~45_sumout ))) # (\inst1|Mux16~0_combout  & (\inst1|Mux11~0_combout ))) 
// # (\inst4|acc_load~combout ) ) ) # ( !\inst11|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( (!\inst4|acc_load~combout  & ((!\inst1|Mux16~0_combout  & ((\inst1|Add0~45_sumout ))) # (\inst1|Mux16~0_combout  & (\inst1|Mux11~0_combout )))) ) 
// )

	.dataa(!\inst1|Mux16~0_combout ),
	.datab(!\inst1|Mux11~0_combout ),
	.datac(!\inst1|Add0~45_sumout ),
	.datad(!\inst4|acc_load~combout ),
	.datae(!\inst11|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst11|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~1 .lut_mask = 64'h1B001BFF1B001BFF;
defparam \inst11|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R0|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[5] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [5] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [5] ) ) ) # ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [5] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [5] ) ) )

	.dataa(!\inst11|R0|dffs [5]),
	.datab(!\inst11|R1|dffs [5]),
	.datac(!\inst11|R2|dffs [5]),
	.datad(!\inst11|R3|dffs [5]),
	.datae(!\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Mux12~0 (
// Equation(s):
// \inst1|Mux12~0_combout  = ( \inst1|Mux16~2_combout  & ( (!\inst11|MUX4A|auto_generated|l2_w4_n0_mux_dataout~0_combout  & (\inst11|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0_combout  & \inst1|Mux16~1_combout )) # 
// (\inst11|MUX4A|auto_generated|l2_w4_n0_mux_dataout~0_combout  & (!\inst11|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0_combout  $ (!\inst1|Mux16~1_combout ))) ) ) # ( !\inst1|Mux16~2_combout  & ( (!\inst1|Mux16~1_combout  & 
// (\inst11|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0_combout )) # (\inst1|Mux16~1_combout  & (((\inst11|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0_combout ) # (\inst11|MUX4A|auto_generated|l2_w4_n0_mux_dataout~0_combout )))) ) )

	.dataa(!\inst11|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0_combout ),
	.datab(!\inst11|MUX4A|auto_generated|l2_w4_n0_mux_dataout~0_combout ),
	.datac(!\inst11|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0_combout ),
	.datad(!\inst1|Mux16~1_combout ),
	.datae(!\inst1|Mux16~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Mux12~0 .extended_lut = "off";
defparam \inst1|Mux12~0 .lut_mask = 64'h553F033C553F033C;
defparam \inst1|Mux12~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  = (!\inst4|sub~0_combout  & (\ram|altsyncram_component|auto_generated|q_a [4])) # (\inst4|sub~0_combout  & ((\inst5|auto_generated|result [4])))

	.dataa(!\ram|altsyncram_component|auto_generated|q_a [4]),
	.datab(!\inst4|sub~0_combout ),
	.datac(!\inst5|auto_generated|result [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .lut_mask = 64'h4747474747474747;
defparam \inst11|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~1 (
// Equation(s):
// \inst11|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~1_combout  = ( \inst11|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( ((!\inst1|Mux16~0_combout  & ((\inst1|Add0~49_sumout ))) # (\inst1|Mux16~0_combout  & (\inst1|Mux12~0_combout ))) 
// # (\inst4|acc_load~combout ) ) ) # ( !\inst11|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( (!\inst4|acc_load~combout  & ((!\inst1|Mux16~0_combout  & ((\inst1|Add0~49_sumout ))) # (\inst1|Mux16~0_combout  & (\inst1|Mux12~0_combout )))) ) 
// )

	.dataa(!\inst1|Mux16~0_combout ),
	.datab(!\inst1|Mux12~0_combout ),
	.datac(!\inst1|Add0~49_sumout ),
	.datad(!\inst4|acc_load~combout ),
	.datae(!\inst11|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst11|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~1 .lut_mask = 64'h1B001BFF1B001BFF;
defparam \inst11|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R0|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[4] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[4] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \ram|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\inst4|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst11|R0|dffs [4]}),
	.portaaddr({\inst3|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\inst3|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\inst3|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .init_file = "ram1arm.mif";
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ram1:ram|altsyncram:altsyncram_component|altsyncram_mjo1:auto_generated|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BC1";
// synopsys translate_on

dffeas \IR|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\ram|altsyncram_component|auto_generated|q_a [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst2|dffs [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[4] .is_wysiwyg = "true";
defparam \IR|dffs[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0 (
// Equation(s):
// \inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  = (!\inst2|inst2|dffs [0] & ((\IR|dffs [4]))) # (\inst2|inst2|dffs [0] & (\ram|altsyncram_component|auto_generated|q_a [4]))

	.dataa(!\inst2|inst2|dffs [0]),
	.datab(!\ram|altsyncram_component|auto_generated|q_a [4]),
	.datac(!\IR|dffs [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R1|dffs[13] (
	.clk(\CLK~input_o ),
	.d(\inst1|Add0~13_sumout ),
	.asdata(\inst1|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|Mux16~0_combout ),
	.ena(\inst11|DEMUX4|auto_generated|w_anode14w [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R1|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R1|dffs[13] .is_wysiwyg = "true";
defparam \inst11|R1|dffs[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [13] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [13] ) ) ) # ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [13] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [13] ) ) )

	.dataa(!\inst11|R0|dffs [13]),
	.datab(!\inst11|R1|dffs [13]),
	.datac(!\inst11|R2|dffs [13]),
	.datad(!\inst11|R3|dffs [13]),
	.datae(!\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Mux4~0 (
// Equation(s):
// \inst1|Mux4~0_combout  = ( \inst1|Mux16~2_combout  & ( (!\inst11|MUX4A|auto_generated|l2_w12_n0_mux_dataout~0_combout  & (\inst11|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0_combout  & \inst1|Mux16~1_combout )) # 
// (\inst11|MUX4A|auto_generated|l2_w12_n0_mux_dataout~0_combout  & (!\inst11|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0_combout  $ (!\inst1|Mux16~1_combout ))) ) ) # ( !\inst1|Mux16~2_combout  & ( (!\inst1|Mux16~1_combout  & 
// (\inst11|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0_combout )) # (\inst1|Mux16~1_combout  & (((\inst11|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0_combout ) # (\inst11|MUX4A|auto_generated|l2_w12_n0_mux_dataout~0_combout )))) ) )

	.dataa(!\inst11|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0_combout ),
	.datab(!\inst11|MUX4A|auto_generated|l2_w12_n0_mux_dataout~0_combout ),
	.datac(!\inst11|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0_combout ),
	.datad(!\inst1|Mux16~1_combout ),
	.datae(!\inst1|Mux16~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Mux4~0 .extended_lut = "off";
defparam \inst1|Mux4~0 .lut_mask = 64'h553F033C553F033C;
defparam \inst1|Mux4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  = (\inst11|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  & ((!\inst4|sub~0_combout  & (\ram|altsyncram_component|auto_generated|q_a [12])) # (\inst4|sub~0_combout  & 
// ((\inst5|auto_generated|result [12])))))

	.dataa(!\ram|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst4|sub~0_combout ),
	.datac(!\inst11|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.datad(!\inst5|auto_generated|result [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0 .lut_mask = 64'h0407040704070407;
defparam \inst11|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~1 (
// Equation(s):
// \inst11|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~1_combout  = ( \inst11|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  ) # ( !\inst11|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & ( (!\inst4|acc_load~combout  & 
// ((!\inst1|Mux16~0_combout  & ((\inst1|Add0~17_sumout ))) # (\inst1|Mux16~0_combout  & (\inst1|Mux4~0_combout )))) ) )

	.dataa(!\inst1|Mux16~0_combout ),
	.datab(!\inst1|Mux4~0_combout ),
	.datac(!\inst1|Add0~17_sumout ),
	.datad(!\inst4|acc_load~combout ),
	.datae(!\inst11|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst11|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~1 .lut_mask = 64'h1B00FFFF1B00FFFF;
defparam \inst11|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R0|dffs[12] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[12] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [12] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [12] ) ) ) # ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [12] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [12] ) ) )

	.dataa(!\inst11|R0|dffs [12]),
	.datab(!\inst11|R1|dffs [12]),
	.datac(!\inst11|R2|dffs [12]),
	.datad(!\inst11|R3|dffs [12]),
	.datae(!\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Mux5~0 (
// Equation(s):
// \inst1|Mux5~0_combout  = ( \inst1|Mux16~2_combout  & ( (!\inst11|MUX4A|auto_generated|l2_w11_n0_mux_dataout~0_combout  & (\inst11|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0_combout  & \inst1|Mux16~1_combout )) # 
// (\inst11|MUX4A|auto_generated|l2_w11_n0_mux_dataout~0_combout  & (!\inst11|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0_combout  $ (!\inst1|Mux16~1_combout ))) ) ) # ( !\inst1|Mux16~2_combout  & ( (!\inst1|Mux16~1_combout  & 
// (\inst11|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0_combout )) # (\inst1|Mux16~1_combout  & (((\inst11|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0_combout ) # (\inst11|MUX4A|auto_generated|l2_w11_n0_mux_dataout~0_combout )))) ) )

	.dataa(!\inst11|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0_combout ),
	.datab(!\inst11|MUX4A|auto_generated|l2_w11_n0_mux_dataout~0_combout ),
	.datac(!\inst11|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0_combout ),
	.datad(!\inst1|Mux16~1_combout ),
	.datae(!\inst1|Mux16~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Mux5~0 .extended_lut = "off";
defparam \inst1|Mux5~0 .lut_mask = 64'h553F033C553F033C;
defparam \inst1|Mux5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  = (!\inst4|sub~0_combout  & (\ram|altsyncram_component|auto_generated|q_a [11])) # (\inst4|sub~0_combout  & ((\inst5|auto_generated|result [11])))

	.dataa(!\ram|altsyncram_component|auto_generated|q_a [11]),
	.datab(!\inst4|sub~0_combout ),
	.datac(!\inst5|auto_generated|result [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .lut_mask = 64'h4747474747474747;
defparam \inst11|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~1 (
// Equation(s):
// \inst11|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~1_combout  = ( \inst11|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & ( ((!\inst1|Mux16~0_combout  & ((\inst1|Add0~21_sumout ))) # (\inst1|Mux16~0_combout  & (\inst1|Mux5~0_combout 
// ))) # (\inst4|acc_load~combout ) ) ) # ( !\inst11|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & ( (!\inst4|acc_load~combout  & ((!\inst1|Mux16~0_combout  & ((\inst1|Add0~21_sumout ))) # (\inst1|Mux16~0_combout  & (\inst1|Mux5~0_combout 
// )))) ) )

	.dataa(!\inst1|Mux16~0_combout ),
	.datab(!\inst1|Mux5~0_combout ),
	.datac(!\inst1|Add0~21_sumout ),
	.datad(!\inst4|acc_load~combout ),
	.datae(!\inst11|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst11|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~1 .lut_mask = 64'h1B001BFF1B001BFF;
defparam \inst11|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R0|dffs[11] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[11] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [11] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [11] ) ) ) # ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [11] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [11] ) ) )

	.dataa(!\inst11|R0|dffs [11]),
	.datab(!\inst11|R1|dffs [11]),
	.datac(!\inst11|R2|dffs [11]),
	.datad(!\inst11|R3|dffs [11]),
	.datae(!\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Mux6~0 (
// Equation(s):
// \inst1|Mux6~0_combout  = ( \inst1|Mux16~2_combout  & ( (!\inst11|MUX4A|auto_generated|l2_w10_n0_mux_dataout~0_combout  & (\inst11|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0_combout  & \inst1|Mux16~1_combout )) # 
// (\inst11|MUX4A|auto_generated|l2_w10_n0_mux_dataout~0_combout  & (!\inst11|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0_combout  $ (!\inst1|Mux16~1_combout ))) ) ) # ( !\inst1|Mux16~2_combout  & ( (!\inst1|Mux16~1_combout  & 
// (\inst11|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0_combout )) # (\inst1|Mux16~1_combout  & (((\inst11|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0_combout ) # (\inst11|MUX4A|auto_generated|l2_w10_n0_mux_dataout~0_combout )))) ) )

	.dataa(!\inst11|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0_combout ),
	.datab(!\inst11|MUX4A|auto_generated|l2_w10_n0_mux_dataout~0_combout ),
	.datac(!\inst11|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0_combout ),
	.datad(!\inst1|Mux16~1_combout ),
	.datae(!\inst1|Mux16~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Mux6~0 .extended_lut = "off";
defparam \inst1|Mux6~0 .lut_mask = 64'h553F033C553F033C;
defparam \inst1|Mux6~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  = (!\inst4|sub~0_combout  & (\ram|altsyncram_component|auto_generated|q_a [10])) # (\inst4|sub~0_combout  & ((\inst5|auto_generated|result [10])))

	.dataa(!\ram|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\inst4|sub~0_combout ),
	.datac(!\inst5|auto_generated|result [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .lut_mask = 64'h4747474747474747;
defparam \inst11|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~1 (
// Equation(s):
// \inst11|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~1_combout  = ( \inst11|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & ( ((!\inst1|Mux16~0_combout  & ((\inst1|Add0~25_sumout ))) # (\inst1|Mux16~0_combout  & (\inst1|Mux6~0_combout 
// ))) # (\inst4|acc_load~combout ) ) ) # ( !\inst11|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & ( (!\inst4|acc_load~combout  & ((!\inst1|Mux16~0_combout  & ((\inst1|Add0~25_sumout ))) # (\inst1|Mux16~0_combout  & (\inst1|Mux6~0_combout 
// )))) ) )

	.dataa(!\inst1|Mux16~0_combout ),
	.datab(!\inst1|Mux6~0_combout ),
	.datac(!\inst1|Add0~25_sumout ),
	.datad(!\inst4|acc_load~combout ),
	.datae(!\inst11|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst11|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~1 .lut_mask = 64'h1B001BFF1B001BFF;
defparam \inst11|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R0|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[10] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [10] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [10] ) ) ) # ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [10] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [10] ) ) )

	.dataa(!\inst11|R0|dffs [10]),
	.datab(!\inst11|R1|dffs [10]),
	.datac(!\inst11|R2|dffs [10]),
	.datad(!\inst11|R3|dffs [10]),
	.datae(!\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Mux7~0 (
// Equation(s):
// \inst1|Mux7~0_combout  = ( \inst1|Mux16~2_combout  & ( (!\inst11|MUX4A|auto_generated|l2_w9_n0_mux_dataout~0_combout  & (\inst11|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0_combout  & \inst1|Mux16~1_combout )) # 
// (\inst11|MUX4A|auto_generated|l2_w9_n0_mux_dataout~0_combout  & (!\inst11|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0_combout  $ (!\inst1|Mux16~1_combout ))) ) ) # ( !\inst1|Mux16~2_combout  & ( (!\inst1|Mux16~1_combout  & 
// (\inst11|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0_combout )) # (\inst1|Mux16~1_combout  & (((\inst11|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0_combout ) # (\inst11|MUX4A|auto_generated|l2_w9_n0_mux_dataout~0_combout )))) ) )

	.dataa(!\inst11|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0_combout ),
	.datab(!\inst11|MUX4A|auto_generated|l2_w9_n0_mux_dataout~0_combout ),
	.datac(!\inst11|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0_combout ),
	.datad(!\inst1|Mux16~1_combout ),
	.datae(!\inst1|Mux16~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Mux7~0 .extended_lut = "off";
defparam \inst1|Mux7~0 .lut_mask = 64'h553F033C553F033C;
defparam \inst1|Mux7~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout  = (!\inst4|sub~0_combout  & (\ram|altsyncram_component|auto_generated|q_a [9])) # (\inst4|sub~0_combout  & ((\inst5|auto_generated|result [9])))

	.dataa(!\ram|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\inst4|sub~0_combout ),
	.datac(!\inst5|auto_generated|result [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .lut_mask = 64'h4747474747474747;
defparam \inst11|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~1 (
// Equation(s):
// \inst11|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  = ( \inst11|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout  & ( ((!\inst1|Mux16~0_combout  & ((\inst1|Add0~29_sumout ))) # (\inst1|Mux16~0_combout  & (\inst1|Mux7~0_combout ))) 
// # (\inst4|acc_load~combout ) ) ) # ( !\inst11|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout  & ( (!\inst4|acc_load~combout  & ((!\inst1|Mux16~0_combout  & ((\inst1|Add0~29_sumout ))) # (\inst1|Mux16~0_combout  & (\inst1|Mux7~0_combout )))) ) )

	.dataa(!\inst1|Mux16~0_combout ),
	.datab(!\inst1|Mux7~0_combout ),
	.datac(!\inst1|Add0~29_sumout ),
	.datad(!\inst4|acc_load~combout ),
	.datae(!\inst11|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst11|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~1 .lut_mask = 64'h1B001BFF1B001BFF;
defparam \inst11|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R0|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[9] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [9] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [9] ) ) ) # ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [9] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [9] ) ) )

	.dataa(!\inst11|R0|dffs [9]),
	.datab(!\inst11|R1|dffs [9]),
	.datac(!\inst11|R2|dffs [9]),
	.datad(!\inst11|R3|dffs [9]),
	.datae(!\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Mux8~0 (
// Equation(s):
// \inst1|Mux8~0_combout  = ( \inst1|Mux16~2_combout  & ( (!\inst11|MUX4A|auto_generated|l2_w8_n0_mux_dataout~0_combout  & (\inst11|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0_combout  & \inst1|Mux16~1_combout )) # 
// (\inst11|MUX4A|auto_generated|l2_w8_n0_mux_dataout~0_combout  & (!\inst11|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0_combout  $ (!\inst1|Mux16~1_combout ))) ) ) # ( !\inst1|Mux16~2_combout  & ( (!\inst1|Mux16~1_combout  & 
// (\inst11|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0_combout )) # (\inst1|Mux16~1_combout  & (((\inst11|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0_combout ) # (\inst11|MUX4A|auto_generated|l2_w8_n0_mux_dataout~0_combout )))) ) )

	.dataa(!\inst11|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0_combout ),
	.datab(!\inst11|MUX4A|auto_generated|l2_w8_n0_mux_dataout~0_combout ),
	.datac(!\inst11|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0_combout ),
	.datad(!\inst1|Mux16~1_combout ),
	.datae(!\inst1|Mux16~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Mux8~0 .extended_lut = "off";
defparam \inst1|Mux8~0 .lut_mask = 64'h553F033C553F033C;
defparam \inst1|Mux8~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  = (!\inst4|sub~0_combout  & (\ram|altsyncram_component|auto_generated|q_a [8])) # (\inst4|sub~0_combout  & ((\inst5|auto_generated|result [8])))

	.dataa(!\ram|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\inst4|sub~0_combout ),
	.datac(!\inst5|auto_generated|result [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .lut_mask = 64'h4747474747474747;
defparam \inst11|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~1 (
// Equation(s):
// \inst11|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~1_combout  = ( \inst11|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  & ( ((!\inst1|Mux16~0_combout  & ((\inst1|Add0~33_sumout ))) # (\inst1|Mux16~0_combout  & (\inst1|Mux8~0_combout ))) 
// # (\inst4|acc_load~combout ) ) ) # ( !\inst11|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  & ( (!\inst4|acc_load~combout  & ((!\inst1|Mux16~0_combout  & ((\inst1|Add0~33_sumout ))) # (\inst1|Mux16~0_combout  & (\inst1|Mux8~0_combout )))) ) )

	.dataa(!\inst1|Mux16~0_combout ),
	.datab(!\inst1|Mux8~0_combout ),
	.datac(!\inst1|Add0~33_sumout ),
	.datad(!\inst4|acc_load~combout ),
	.datae(!\inst11|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst11|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~1 .lut_mask = 64'h1B001BFF1B001BFF;
defparam \inst11|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R0|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[8] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [8] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [8] ) ) ) # ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [8] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [8] ) ) )

	.dataa(!\inst11|R0|dffs [8]),
	.datab(!\inst11|R1|dffs [8]),
	.datac(!\inst11|R2|dffs [8]),
	.datad(!\inst11|R3|dffs [8]),
	.datae(!\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Mux9~0 (
// Equation(s):
// \inst1|Mux9~0_combout  = ( \inst1|Mux16~2_combout  & ( (!\inst11|MUX4A|auto_generated|l2_w7_n0_mux_dataout~0_combout  & (\inst11|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0_combout  & \inst1|Mux16~1_combout )) # 
// (\inst11|MUX4A|auto_generated|l2_w7_n0_mux_dataout~0_combout  & (!\inst11|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0_combout  $ (!\inst1|Mux16~1_combout ))) ) ) # ( !\inst1|Mux16~2_combout  & ( (!\inst1|Mux16~1_combout  & 
// (\inst11|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0_combout )) # (\inst1|Mux16~1_combout  & (((\inst11|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0_combout ) # (\inst11|MUX4A|auto_generated|l2_w7_n0_mux_dataout~0_combout )))) ) )

	.dataa(!\inst11|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0_combout ),
	.datab(!\inst11|MUX4A|auto_generated|l2_w7_n0_mux_dataout~0_combout ),
	.datac(!\inst11|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0_combout ),
	.datad(!\inst1|Mux16~1_combout ),
	.datae(!\inst1|Mux16~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Mux9~0 .extended_lut = "off";
defparam \inst1|Mux9~0 .lut_mask = 64'h553F033C553F033C;
defparam \inst1|Mux9~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout  = (!\inst4|sub~0_combout  & (\ram|altsyncram_component|auto_generated|q_a [7])) # (\inst4|sub~0_combout  & ((\inst5|auto_generated|result [7])))

	.dataa(!\ram|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\inst4|sub~0_combout ),
	.datac(!\inst5|auto_generated|result [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .lut_mask = 64'h4747474747474747;
defparam \inst11|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~1 (
// Equation(s):
// \inst11|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~1_combout  = ( \inst11|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout  & ( ((!\inst1|Mux16~0_combout  & ((\inst1|Add0~37_sumout ))) # (\inst1|Mux16~0_combout  & (\inst1|Mux9~0_combout ))) 
// # (\inst4|acc_load~combout ) ) ) # ( !\inst11|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout  & ( (!\inst4|acc_load~combout  & ((!\inst1|Mux16~0_combout  & ((\inst1|Add0~37_sumout ))) # (\inst1|Mux16~0_combout  & (\inst1|Mux9~0_combout )))) ) )

	.dataa(!\inst1|Mux16~0_combout ),
	.datab(!\inst1|Mux9~0_combout ),
	.datac(!\inst1|Add0~37_sumout ),
	.datad(!\inst4|acc_load~combout ),
	.datae(!\inst11|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst11|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~1 .lut_mask = 64'h1B001BFF1B001BFF;
defparam \inst11|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R0|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[7] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0_combout  = ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R3|dffs [7] ) ) ) # ( 
// !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R2|dffs [7] ) ) ) # ( \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R1|dffs [7] ) ) ) # ( !\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( !\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|R0|dffs [7] ) ) )

	.dataa(!\inst11|R0|dffs [7]),
	.datab(!\inst11|R1|dffs [7]),
	.datac(!\inst11|R2|dffs [7]),
	.datad(!\inst11|R3|dffs [7]),
	.datae(!\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Mux10~0 (
// Equation(s):
// \inst1|Mux10~0_combout  = ( \inst1|Mux16~2_combout  & ( (!\inst11|MUX4A|auto_generated|l2_w6_n0_mux_dataout~0_combout  & (\inst11|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0_combout  & \inst1|Mux16~1_combout )) # 
// (\inst11|MUX4A|auto_generated|l2_w6_n0_mux_dataout~0_combout  & (!\inst11|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0_combout  $ (!\inst1|Mux16~1_combout ))) ) ) # ( !\inst1|Mux16~2_combout  & ( (!\inst1|Mux16~1_combout  & 
// (\inst11|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0_combout )) # (\inst1|Mux16~1_combout  & (((\inst11|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0_combout ) # (\inst11|MUX4A|auto_generated|l2_w6_n0_mux_dataout~0_combout )))) ) )

	.dataa(!\inst11|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0_combout ),
	.datab(!\inst11|MUX4A|auto_generated|l2_w6_n0_mux_dataout~0_combout ),
	.datac(!\inst11|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0_combout ),
	.datad(!\inst1|Mux16~1_combout ),
	.datae(!\inst1|Mux16~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Mux10~0 .extended_lut = "off";
defparam \inst1|Mux10~0 .lut_mask = 64'h553F033C553F033C;
defparam \inst1|Mux10~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  = (!\inst4|sub~0_combout  & (\ram|altsyncram_component|auto_generated|q_a [6])) # (\inst4|sub~0_combout  & ((\inst5|auto_generated|result [6])))

	.dataa(!\ram|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\inst4|sub~0_combout ),
	.datac(!\inst5|auto_generated|result [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .lut_mask = 64'h4747474747474747;
defparam \inst11|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~1 (
// Equation(s):
// \inst11|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~1_combout  = ( \inst11|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  & ( ((!\inst1|Mux16~0_combout  & ((\inst1|Add0~41_sumout ))) # (\inst1|Mux16~0_combout  & (\inst1|Mux10~0_combout ))) 
// # (\inst4|acc_load~combout ) ) ) # ( !\inst11|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  & ( (!\inst4|acc_load~combout  & ((!\inst1|Mux16~0_combout  & ((\inst1|Add0~41_sumout ))) # (\inst1|Mux16~0_combout  & (\inst1|Mux10~0_combout )))) ) 
// )

	.dataa(!\inst1|Mux16~0_combout ),
	.datab(!\inst1|Mux10~0_combout ),
	.datac(!\inst1|Add0~41_sumout ),
	.datad(!\inst4|acc_load~combout ),
	.datae(!\inst11|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst11|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~1 .lut_mask = 64'h1B001BFF1B001BFF;
defparam \inst11|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R0|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[6] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[6] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \ram|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\inst4|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst11|R0|dffs [6]}),
	.portaaddr({\inst3|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\inst3|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\inst3|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .init_file = "ram1arm.mif";
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ram1:ram|altsyncram:altsyncram_component|altsyncram_mjo1:auto_generated|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

dffeas \IR|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\ram|altsyncram_component|auto_generated|q_a [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst2|dffs [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[6] .is_wysiwyg = "true";
defparam \IR|dffs[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0 (
// Equation(s):
// \inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  = (!\inst2|inst2|dffs [0] & ((\IR|dffs [6]))) # (\inst2|inst2|dffs [0] & (\ram|altsyncram_component|auto_generated|q_a [6]))

	.dataa(!\inst2|inst2|dffs [0]),
	.datab(!\ram|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\IR|dffs [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Mux16~0 (
// Equation(s):
// \inst1|Mux16~0_combout  = (!\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  & (\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & \inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout )) # 
// (\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  & ((\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ) # (\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout )))

	.dataa(!\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datac(!\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Mux16~0 .extended_lut = "off";
defparam \inst1|Mux16~0 .lut_mask = 64'h1717171717171717;
defparam \inst1|Mux16~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0 (
// Equation(s):
// \inst11|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  = (\inst11|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  & ((!\inst4|sub~0_combout  & (\ram|altsyncram_component|auto_generated|q_a [13])) # (\inst4|sub~0_combout  & 
// ((\inst5|auto_generated|result [13])))))

	.dataa(!\ram|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst4|sub~0_combout ),
	.datac(!\inst11|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.datad(!\inst5|auto_generated|result [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0 .lut_mask = 64'h0407040704070407;
defparam \inst11|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~1 (
// Equation(s):
// \inst11|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~1_combout  = ( \inst11|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  ) # ( !\inst11|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & ( (!\inst4|acc_load~combout  & 
// ((!\inst1|Mux16~0_combout  & ((\inst1|Add0~13_sumout ))) # (\inst1|Mux16~0_combout  & (\inst1|Mux3~0_combout )))) ) )

	.dataa(!\inst1|Mux16~0_combout ),
	.datab(!\inst1|Mux3~0_combout ),
	.datac(!\inst1|Add0~13_sumout ),
	.datad(!\inst4|acc_load~combout ),
	.datae(!\inst11|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst11|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~1 .lut_mask = 64'h1B00FFFF1B00FFFF;
defparam \inst11|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|R0|dffs[13] (
	.clk(\CLK~input_o ),
	.d(\inst11|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|G1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|R0|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|R0|dffs[13] .is_wysiwyg = "true";
defparam \inst11|R0|dffs[13] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \ram|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\inst4|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst11|R0|dffs [13]}),
	.portaaddr({\inst3|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\inst3|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\inst3|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .init_file = "ram1arm.mif";
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ram1:ram|altsyncram:altsyncram_component|altsyncram_mjo1:auto_generated|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000012684";
// synopsys translate_on

dffeas \IR|dffs[13] (
	.clk(\CLK~input_o ),
	.d(\ram|altsyncram_component|auto_generated|q_a [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst2|dffs [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[13] .is_wysiwyg = "true";
defparam \IR|dffs[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0 (
// Equation(s):
// \inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  = (!\inst2|inst2|dffs [0] & ((\IR|dffs [13]))) # (\inst2|inst2|dffs [0] & (\ram|altsyncram_component|auto_generated|q_a [13]))

	.dataa(!\inst2|inst2|dffs [0]),
	.datab(!\ram|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\IR|dffs [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|WrEn~0 (
// Equation(s):
// \inst4|WrEn~0_combout  = (!\inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & (\inst7|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & \inst4|mux1~0_combout ))

	.dataa(!\inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datab(!\inst7|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datac(!\inst4|mux1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|WrEn~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|WrEn~0 .extended_lut = "off";
defparam \inst4|WrEn~0 .lut_mask = 64'h0202020202020202;
defparam \inst4|WrEn~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \ram|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\inst4|WrEn~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst11|R0|dffs [15]}),
	.portaaddr({\inst3|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\inst3|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\inst3|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst3|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .init_file = "ram1arm.mif";
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ram1:ram|altsyncram:altsyncram_component|altsyncram_mjo1:auto_generated|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000FFFF";
// synopsys translate_on

dffeas \IR|dffs[15] (
	.clk(\CLK~input_o ),
	.d(\ram|altsyncram_component|auto_generated|q_a [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst2|dffs [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[15] .is_wysiwyg = "true";
defparam \IR|dffs[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|$00000|auto_generated|l1_w15_n0_mux_dataout~0 (
// Equation(s):
// \inst7|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  = (!\inst2|inst2|dffs [0] & (\IR|dffs [15])) # (\inst2|inst2|dffs [0] & ((\ram|altsyncram_component|auto_generated|q_a [15])))

	.dataa(!\inst2|inst2|dffs [0]),
	.datab(!\IR|dffs [15]),
	.datac(!\ram|altsyncram_component|auto_generated|q_a [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|l1_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|$00000|auto_generated|l1_w15_n0_mux_dataout~0 .lut_mask = 64'h2727272727272727;
defparam \inst7|$00000|auto_generated|l1_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|inst|n[1] (
// Equation(s):
// \inst2|inst|n [1] = ( \inst7|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & ( !\inst2|inst2|dffs [1] & ( (\inst2|inst2|dffs [0] & (!\inst7|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  & 
// (!\inst7|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  & \inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ))) ) ) ) # ( !\inst7|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & ( !\inst2|inst2|dffs [1] & ( (\inst2|inst2|dffs 
// [0] & (!\inst7|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  & !\inst7|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout )) ) ) )

	.dataa(!\inst2|inst2|dffs [0]),
	.datab(!\inst7|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.datac(!\inst7|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.datad(!\inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datae(!\inst7|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.dataf(!\inst2|inst2|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|inst|n [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|inst|n[1] .extended_lut = "off";
defparam \inst2|inst|n[1] .lut_mask = 64'h4040004000000000;
defparam \inst2|inst|n[1] .shared_arith = "off";
// synopsys translate_on

dffeas \inst2|inst2|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst2|inst|n [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst2|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst2|dffs[1] .is_wysiwyg = "true";
defparam \inst2|inst2|dffs[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst2|inst|n~0 (
// Equation(s):
// \inst2|inst|n~0_combout  = (\inst2|inst2|dffs [1]) # (\inst2|inst2|dffs [0])

	.dataa(!\inst2|inst2|dffs [0]),
	.datab(!\inst2|inst2|dffs [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|inst|n~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|inst|n~0 .extended_lut = "off";
defparam \inst2|inst|n~0 .lut_mask = 64'h7777777777777777;
defparam \inst2|inst|n~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|inst2|dffs[0]~0 (
// Equation(s):
// \inst2|inst2|dffs[0]~0_combout  = !\inst2|inst|n~0_combout 

	.dataa(!\inst2|inst|n~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|inst2|dffs[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|inst2|dffs[0]~0 .extended_lut = "off";
defparam \inst2|inst2|dffs[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \inst2|inst2|dffs[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst2|inst2|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst2|inst2|dffs[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst2|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst2|dffs[0] .is_wysiwyg = "true";
defparam \inst2|inst2|dffs[0] .power_up = "low";
// synopsys translate_on

dffeas \IR|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\ram|altsyncram_component|auto_generated|q_a [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst2|dffs [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[9] .is_wysiwyg = "true";
defparam \IR|dffs[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|$00000|auto_generated|l1_w9_n0_mux_dataout~0 (
// Equation(s):
// \inst7|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout  = (!\inst2|inst2|dffs [0] & ((\IR|dffs [9]))) # (\inst2|inst2|dffs [0] & (\ram|altsyncram_component|auto_generated|q_a [9]))

	.dataa(!\inst2|inst2|dffs [0]),
	.datab(!\ram|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\IR|dffs [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst7|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|skip_out~0 (
// Equation(s):
// \inst1|skip_out~0_combout  = (\inst7|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  & \inst7|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout )

	.dataa(!\inst7|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.datab(!\inst7|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|skip_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|skip_out~0 .extended_lut = "off";
defparam \inst1|skip_out~0 .lut_mask = 64'h1111111111111111;
defparam \inst1|skip_out~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|skip_out~1 (
// Equation(s):
// \inst1|skip_out~1_combout  = ( \inst1|Mux0~1_combout  & ( \inst1|skip_out~0_combout  & ( \inst7|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  ) ) ) # ( !\inst1|Mux0~1_combout  & ( \inst1|skip_out~0_combout  & ( 
// !\inst7|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  $ (((!\inst7|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ) # ((\inst1|Add0~1_sumout  & \inst1|Mux0~0_combout )))) ) ) )

	.dataa(!\inst7|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.datab(!\inst7|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.datac(!\inst1|Add0~1_sumout ),
	.datad(!\inst1|Mux0~0_combout ),
	.datae(!\inst1|Mux0~1_combout ),
	.dataf(!\inst1|skip_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|skip_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|skip_out~1 .extended_lut = "off";
defparam \inst1|skip_out~1 .lut_mask = 64'h0000000066633333;
defparam \inst1|skip_out~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst8|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst1|skip_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|inst2|dffs [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|dffs[0] .is_wysiwyg = "true";
defparam \inst8|dffs[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Mux1~1 (
// Equation(s):
// \inst1|Mux1~1_combout  = (!\inst1|Mux16~0_combout  & ((\inst1|Add0~5_sumout ))) # (\inst1|Mux16~0_combout  & (\inst1|Mux1~0_combout ))

	.dataa(!\inst1|Mux16~0_combout ),
	.datab(!\inst1|Mux1~0_combout ),
	.datac(!\inst1|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Mux1~1 .extended_lut = "off";
defparam \inst1|Mux1~1 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst1|Mux1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Mux2~1 (
// Equation(s):
// \inst1|Mux2~1_combout  = (!\inst1|Mux16~0_combout  & ((\inst1|Add0~9_sumout ))) # (\inst1|Mux16~0_combout  & (\inst1|Mux2~0_combout ))

	.dataa(!\inst1|Mux16~0_combout ),
	.datab(!\inst1|Mux2~0_combout ),
	.datac(!\inst1|Add0~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Mux2~1 .extended_lut = "off";
defparam \inst1|Mux2~1 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst1|Mux2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Mux3~1 (
// Equation(s):
// \inst1|Mux3~1_combout  = (!\inst1|Mux16~0_combout  & ((\inst1|Add0~13_sumout ))) # (\inst1|Mux16~0_combout  & (\inst1|Mux3~0_combout ))

	.dataa(!\inst1|Mux16~0_combout ),
	.datab(!\inst1|Mux3~0_combout ),
	.datac(!\inst1|Add0~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Mux3~1 .extended_lut = "off";
defparam \inst1|Mux3~1 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst1|Mux3~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Mux4~1 (
// Equation(s):
// \inst1|Mux4~1_combout  = (!\inst1|Mux16~0_combout  & ((\inst1|Add0~17_sumout ))) # (\inst1|Mux16~0_combout  & (\inst1|Mux4~0_combout ))

	.dataa(!\inst1|Mux16~0_combout ),
	.datab(!\inst1|Mux4~0_combout ),
	.datac(!\inst1|Add0~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Mux4~1 .extended_lut = "off";
defparam \inst1|Mux4~1 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst1|Mux4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Mux5~1 (
// Equation(s):
// \inst1|Mux5~1_combout  = (!\inst1|Mux16~0_combout  & ((\inst1|Add0~21_sumout ))) # (\inst1|Mux16~0_combout  & (\inst1|Mux5~0_combout ))

	.dataa(!\inst1|Mux16~0_combout ),
	.datab(!\inst1|Mux5~0_combout ),
	.datac(!\inst1|Add0~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Mux5~1 .extended_lut = "off";
defparam \inst1|Mux5~1 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst1|Mux5~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Mux6~1 (
// Equation(s):
// \inst1|Mux6~1_combout  = (!\inst1|Mux16~0_combout  & ((\inst1|Add0~25_sumout ))) # (\inst1|Mux16~0_combout  & (\inst1|Mux6~0_combout ))

	.dataa(!\inst1|Mux16~0_combout ),
	.datab(!\inst1|Mux6~0_combout ),
	.datac(!\inst1|Add0~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Mux6~1 .extended_lut = "off";
defparam \inst1|Mux6~1 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst1|Mux6~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Mux7~1 (
// Equation(s):
// \inst1|Mux7~1_combout  = (!\inst1|Mux16~0_combout  & ((\inst1|Add0~29_sumout ))) # (\inst1|Mux16~0_combout  & (\inst1|Mux7~0_combout ))

	.dataa(!\inst1|Mux16~0_combout ),
	.datab(!\inst1|Mux7~0_combout ),
	.datac(!\inst1|Add0~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Mux7~1 .extended_lut = "off";
defparam \inst1|Mux7~1 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst1|Mux7~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Mux8~1 (
// Equation(s):
// \inst1|Mux8~1_combout  = (!\inst1|Mux16~0_combout  & ((\inst1|Add0~33_sumout ))) # (\inst1|Mux16~0_combout  & (\inst1|Mux8~0_combout ))

	.dataa(!\inst1|Mux16~0_combout ),
	.datab(!\inst1|Mux8~0_combout ),
	.datac(!\inst1|Add0~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Mux8~1 .extended_lut = "off";
defparam \inst1|Mux8~1 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst1|Mux8~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Mux9~1 (
// Equation(s):
// \inst1|Mux9~1_combout  = (!\inst1|Mux16~0_combout  & ((\inst1|Add0~37_sumout ))) # (\inst1|Mux16~0_combout  & (\inst1|Mux9~0_combout ))

	.dataa(!\inst1|Mux16~0_combout ),
	.datab(!\inst1|Mux9~0_combout ),
	.datac(!\inst1|Add0~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Mux9~1 .extended_lut = "off";
defparam \inst1|Mux9~1 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst1|Mux9~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Mux10~1 (
// Equation(s):
// \inst1|Mux10~1_combout  = (!\inst1|Mux16~0_combout  & ((\inst1|Add0~41_sumout ))) # (\inst1|Mux16~0_combout  & (\inst1|Mux10~0_combout ))

	.dataa(!\inst1|Mux16~0_combout ),
	.datab(!\inst1|Mux10~0_combout ),
	.datac(!\inst1|Add0~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Mux10~1 .extended_lut = "off";
defparam \inst1|Mux10~1 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst1|Mux10~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Mux11~1 (
// Equation(s):
// \inst1|Mux11~1_combout  = (!\inst1|Mux16~0_combout  & ((\inst1|Add0~45_sumout ))) # (\inst1|Mux16~0_combout  & (\inst1|Mux11~0_combout ))

	.dataa(!\inst1|Mux16~0_combout ),
	.datab(!\inst1|Mux11~0_combout ),
	.datac(!\inst1|Add0~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Mux11~1 .extended_lut = "off";
defparam \inst1|Mux11~1 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst1|Mux11~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Mux12~1 (
// Equation(s):
// \inst1|Mux12~1_combout  = (!\inst1|Mux16~0_combout  & ((\inst1|Add0~49_sumout ))) # (\inst1|Mux16~0_combout  & (\inst1|Mux12~0_combout ))

	.dataa(!\inst1|Mux16~0_combout ),
	.datab(!\inst1|Mux12~0_combout ),
	.datac(!\inst1|Add0~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Mux12~1 .extended_lut = "off";
defparam \inst1|Mux12~1 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst1|Mux12~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Mux13~1 (
// Equation(s):
// \inst1|Mux13~1_combout  = (!\inst1|Mux16~0_combout  & ((\inst1|Add0~53_sumout ))) # (\inst1|Mux16~0_combout  & (\inst1|Mux13~0_combout ))

	.dataa(!\inst1|Mux16~0_combout ),
	.datab(!\inst1|Mux13~0_combout ),
	.datac(!\inst1|Add0~53_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Mux13~1 .extended_lut = "off";
defparam \inst1|Mux13~1 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst1|Mux13~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Mux14~1 (
// Equation(s):
// \inst1|Mux14~1_combout  = (!\inst1|Mux16~0_combout  & ((\inst1|Add0~57_sumout ))) # (\inst1|Mux16~0_combout  & (\inst1|Mux14~0_combout ))

	.dataa(!\inst1|Mux16~0_combout ),
	.datab(!\inst1|Mux14~0_combout ),
	.datac(!\inst1|Add0~57_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Mux14~1 .extended_lut = "off";
defparam \inst1|Mux14~1 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst1|Mux14~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Mux15~1 (
// Equation(s):
// \inst1|Mux15~1_combout  = (!\inst1|Mux16~0_combout  & ((\inst1|Add0~61_sumout ))) # (\inst1|Mux16~0_combout  & (\inst1|Mux15~0_combout ))

	.dataa(!\inst1|Mux16~0_combout ),
	.datab(!\inst1|Mux15~0_combout ),
	.datac(!\inst1|Add0~61_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Mux15~1 .extended_lut = "off";
defparam \inst1|Mux15~1 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst1|Mux15~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Mux16~4 (
// Equation(s):
// \inst1|Mux16~4_combout  = (!\inst1|Mux16~0_combout  & ((\inst1|Add0~65_sumout ))) # (\inst1|Mux16~0_combout  & (\inst1|Mux16~3_combout ))

	.dataa(!\inst1|Mux16~0_combout ),
	.datab(!\inst1|Mux16~3_combout ),
	.datac(!\inst1|Add0~65_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Mux16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Mux16~4 .extended_lut = "off";
defparam \inst1|Mux16~4 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst1|Mux16~4 .shared_arith = "off";
// synopsys translate_on

assign skip = \skip~output_o ;

assign carry = \carry~output_o ;

assign ir_mux_test[15] = \ir_mux_test[15]~output_o ;

assign ir_mux_test[14] = \ir_mux_test[14]~output_o ;

assign ir_mux_test[13] = \ir_mux_test[13]~output_o ;

assign ir_mux_test[12] = \ir_mux_test[12]~output_o ;

assign ir_mux_test[11] = \ir_mux_test[11]~output_o ;

assign ir_mux_test[10] = \ir_mux_test[10]~output_o ;

assign ir_mux_test[9] = \ir_mux_test[9]~output_o ;

assign ir_mux_test[8] = \ir_mux_test[8]~output_o ;

assign ir_mux_test[7] = \ir_mux_test[7]~output_o ;

assign ir_mux_test[6] = \ir_mux_test[6]~output_o ;

assign ir_mux_test[5] = \ir_mux_test[5]~output_o ;

assign ir_mux_test[4] = \ir_mux_test[4]~output_o ;

assign ir_mux_test[3] = \ir_mux_test[3]~output_o ;

assign ir_mux_test[2] = \ir_mux_test[2]~output_o ;

assign ir_mux_test[1] = \ir_mux_test[1]~output_o ;

assign ir_mux_test[0] = \ir_mux_test[0]~output_o ;

assign mem_test[15] = \mem_test[15]~output_o ;

assign mem_test[14] = \mem_test[14]~output_o ;

assign mem_test[13] = \mem_test[13]~output_o ;

assign mem_test[12] = \mem_test[12]~output_o ;

assign mem_test[11] = \mem_test[11]~output_o ;

assign mem_test[10] = \mem_test[10]~output_o ;

assign mem_test[9] = \mem_test[9]~output_o ;

assign mem_test[8] = \mem_test[8]~output_o ;

assign mem_test[7] = \mem_test[7]~output_o ;

assign mem_test[6] = \mem_test[6]~output_o ;

assign mem_test[5] = \mem_test[5]~output_o ;

assign mem_test[4] = \mem_test[4]~output_o ;

assign mem_test[3] = \mem_test[3]~output_o ;

assign mem_test[2] = \mem_test[2]~output_o ;

assign mem_test[1] = \mem_test[1]~output_o ;

assign mem_test[0] = \mem_test[0]~output_o ;

assign pc_test[11] = \pc_test[11]~output_o ;

assign pc_test[10] = \pc_test[10]~output_o ;

assign pc_test[9] = \pc_test[9]~output_o ;

assign pc_test[8] = \pc_test[8]~output_o ;

assign pc_test[7] = \pc_test[7]~output_o ;

assign pc_test[6] = \pc_test[6]~output_o ;

assign pc_test[5] = \pc_test[5]~output_o ;

assign pc_test[4] = \pc_test[4]~output_o ;

assign pc_test[3] = \pc_test[3]~output_o ;

assign pc_test[2] = \pc_test[2]~output_o ;

assign pc_test[1] = \pc_test[1]~output_o ;

assign pc_test[0] = \pc_test[0]~output_o ;

assign r0[15] = \r0[15]~output_o ;

assign r0[14] = \r0[14]~output_o ;

assign r0[13] = \r0[13]~output_o ;

assign r0[12] = \r0[12]~output_o ;

assign r0[11] = \r0[11]~output_o ;

assign r0[10] = \r0[10]~output_o ;

assign r0[9] = \r0[9]~output_o ;

assign r0[8] = \r0[8]~output_o ;

assign r0[7] = \r0[7]~output_o ;

assign r0[6] = \r0[6]~output_o ;

assign r0[5] = \r0[5]~output_o ;

assign r0[4] = \r0[4]~output_o ;

assign r0[3] = \r0[3]~output_o ;

assign r0[2] = \r0[2]~output_o ;

assign r0[1] = \r0[1]~output_o ;

assign r0[0] = \r0[0]~output_o ;

assign r1[15] = \r1[15]~output_o ;

assign r1[14] = \r1[14]~output_o ;

assign r1[13] = \r1[13]~output_o ;

assign r1[12] = \r1[12]~output_o ;

assign r1[11] = \r1[11]~output_o ;

assign r1[10] = \r1[10]~output_o ;

assign r1[9] = \r1[9]~output_o ;

assign r1[8] = \r1[8]~output_o ;

assign r1[7] = \r1[7]~output_o ;

assign r1[6] = \r1[6]~output_o ;

assign r1[5] = \r1[5]~output_o ;

assign r1[4] = \r1[4]~output_o ;

assign r1[3] = \r1[3]~output_o ;

assign r1[2] = \r1[2]~output_o ;

assign r1[1] = \r1[1]~output_o ;

assign r1[0] = \r1[0]~output_o ;

assign r2[15] = \r2[15]~output_o ;

assign r2[14] = \r2[14]~output_o ;

assign r2[13] = \r2[13]~output_o ;

assign r2[12] = \r2[12]~output_o ;

assign r2[11] = \r2[11]~output_o ;

assign r2[10] = \r2[10]~output_o ;

assign r2[9] = \r2[9]~output_o ;

assign r2[8] = \r2[8]~output_o ;

assign r2[7] = \r2[7]~output_o ;

assign r2[6] = \r2[6]~output_o ;

assign r2[5] = \r2[5]~output_o ;

assign r2[4] = \r2[4]~output_o ;

assign r2[3] = \r2[3]~output_o ;

assign r2[2] = \r2[2]~output_o ;

assign r2[1] = \r2[1]~output_o ;

assign r2[0] = \r2[0]~output_o ;

assign r3[15] = \r3[15]~output_o ;

assign r3[14] = \r3[14]~output_o ;

assign r3[13] = \r3[13]~output_o ;

assign r3[12] = \r3[12]~output_o ;

assign r3[11] = \r3[11]~output_o ;

assign r3[10] = \r3[10]~output_o ;

assign r3[9] = \r3[9]~output_o ;

assign r3[8] = \r3[8]~output_o ;

assign r3[7] = \r3[7]~output_o ;

assign r3[6] = \r3[6]~output_o ;

assign r3[5] = \r3[5]~output_o ;

assign r3[4] = \r3[4]~output_o ;

assign r3[3] = \r3[3]~output_o ;

assign r3[2] = \r3[2]~output_o ;

assign r3[1] = \r3[1]~output_o ;

assign r3[0] = \r3[0]~output_o ;

assign state[2] = \state[2]~output_o ;

assign state[1] = \state[1]~output_o ;

assign state[0] = \state[0]~output_o ;

assign sum_test[16] = \sum_test[16]~output_o ;

assign sum_test[15] = \sum_test[15]~output_o ;

assign sum_test[14] = \sum_test[14]~output_o ;

assign sum_test[13] = \sum_test[13]~output_o ;

assign sum_test[12] = \sum_test[12]~output_o ;

assign sum_test[11] = \sum_test[11]~output_o ;

assign sum_test[10] = \sum_test[10]~output_o ;

assign sum_test[9] = \sum_test[9]~output_o ;

assign sum_test[8] = \sum_test[8]~output_o ;

assign sum_test[7] = \sum_test[7]~output_o ;

assign sum_test[6] = \sum_test[6]~output_o ;

assign sum_test[5] = \sum_test[5]~output_o ;

assign sum_test[4] = \sum_test[4]~output_o ;

assign sum_test[3] = \sum_test[3]~output_o ;

assign sum_test[2] = \sum_test[2]~output_o ;

assign sum_test[1] = \sum_test[1]~output_o ;

assign sum_test[0] = \sum_test[0]~output_o ;

endmodule
