<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>SMLSLB (indexed) -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">SMLSLB (indexed)</h2><p>Signed multiply-subtract long by indexed element (bottom)</p>
      <p class="aml">This instruction multiplies the even-numbered signed elements within each 128-bit segment
of the first source vector by the specified signed element in the corresponding
second source vector segment and destructively subtracts from the overlapping
double-width elements of the addend vector.</p>
      <p class="aml">The elements within the second source vector are specified using
an immediate index that selects the same element position within
each 128-bit vector segment. The index range is from 0 to
one less than the number of elements per 128-bit segment.</p>
    
    <p class="desc">
      It has encodings from 2 classes:
      <a href="#iclass_32_bit">32-bit</a>
       and 
      <a href="#iclass_64_bit">64-bit</a>
    </p>
    <h3 class="classheading"><a id="iclass_32_bit"/>32-bit<span style="font-size:smaller;"><br/>(FEAT_SVE2 || FEAT_SME)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="l">1</td><td class="r">0</td><td class="lr">1</td><td colspan="2" class="lr">i3h</td><td colspan="3" class="lr">Zm</td><td class="l">1</td><td class="r">0</td><td class="lr">1</td><td class="lr">0</td><td class="lr">i3l</td><td class="lr">0</td><td colspan="5" class="lr">Zn</td><td colspan="5" class="lr">Zda</td></tr><tr class="secondrow"><td colspan="3"/><td colspan="4"/><td/><td colspan="2" class="droppedname">size</td><td/><td colspan="2"/><td colspan="3"/><td colspan="2"/><td class="droppedname">S</td><td class="droppedname">U</td><td/><td class="droppedname">T</td><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="smlslb_z_zzzi_s"/><p class="asm-code">SMLSLB  <a href="#Zda" title="Is the name of the third source and destination scalable vector register, encoded in the &quot;Zda&quot; field.">&lt;Zda&gt;</a>.S, <a href="#Zn__2" title="Is the name of the first source scalable vector register, encoded in the &quot;Zn&quot; field.">&lt;Zn&gt;</a>.H, <a href="#Zm__4" title="For the &quot;32-bit&quot; variant: is the name of the second source scalable vector register Z0-Z7, encoded in the &quot;Zm&quot; field.">&lt;Zm&gt;</a>.H[<a href="#imm__78" title="For the &quot;32-bit&quot; variant: is the element index, in the range 0 to 7, encoded in the &quot;i3h:i3l&quot; fields.">&lt;imm&gt;</a>]</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SVE2) &amp;&amp; !IsFeatureImplemented(FEAT_SME) then
    EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>);
end;
let esize : integer{} = 16;
let index : integer = UInt(i3h::i3l);
let n : integer = UInt(Zn);
let m : integer = UInt(Zm);
let da : integer = UInt(Zda);
let sel : integer = 0;</p>
    <h3 class="classheading"><a id="iclass_64_bit"/>64-bit<span style="font-size:smaller;"><br/>(FEAT_SVE2 || FEAT_SME)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="l">1</td><td class="r">1</td><td class="lr">1</td><td class="lr">i2h</td><td colspan="4" class="lr">Zm</td><td class="l">1</td><td class="r">0</td><td class="lr">1</td><td class="lr">0</td><td class="lr">i2l</td><td class="lr">0</td><td colspan="5" class="lr">Zn</td><td colspan="5" class="lr">Zda</td></tr><tr class="secondrow"><td colspan="3"/><td colspan="4"/><td/><td colspan="2" class="droppedname">size</td><td/><td/><td colspan="4"/><td colspan="2"/><td class="droppedname">S</td><td class="droppedname">U</td><td/><td class="droppedname">T</td><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="smlslb_z_zzzi_d"/><p class="asm-code">SMLSLB  <a href="#Zda" title="Is the name of the third source and destination scalable vector register, encoded in the &quot;Zda&quot; field.">&lt;Zda&gt;</a>.D, <a href="#Zn__2" title="Is the name of the first source scalable vector register, encoded in the &quot;Zn&quot; field.">&lt;Zn&gt;</a>.S, <a href="#Zm__2" title="For the &quot;64-bit&quot; variant: is the name of the second source scalable vector register Z0-Z15, encoded in the &quot;Zm&quot; field.">&lt;Zm&gt;</a>.S[<a href="#imm__88" title="For the &quot;64-bit&quot; variant: is the element index, in the range 0 to 3, encoded in the &quot;i2h:i2l&quot; fields.">&lt;imm&gt;</a>]</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SVE2) &amp;&amp; !IsFeatureImplemented(FEAT_SME) then
    EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>);
end;
let esize : integer{} = 32;
let index : integer = UInt(i2h::i2l);
let n : integer = UInt(Zn);
let m : integer = UInt(Zm);
let da : integer = UInt(Zda);
let sel : integer = 0;</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zda&gt;</td><td><a id="Zda"/>
        
          <p class="aml">Is the name of the third source and destination scalable vector register, encoded in the "Zda" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zn&gt;</td><td><a id="Zn__2"/>
        
          <p class="aml">Is the name of the first source scalable vector register, encoded in the "Zn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zm&gt;</td><td><a id="Zm__4"/>
        
          <p class="aml">For the "32-bit" variant: is the name of the second source scalable vector register Z0-Z7, encoded in the "Zm" field.</p>
        
      </td></tr><tr><td/><td><a id="Zm__2"/>
        
          <p class="aml">For the "64-bit" variant: is the name of the second source scalable vector register Z0-Z15, encoded in the "Zm" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;imm&gt;</td><td><a id="imm__78"/>
        
          <p class="aml">For the "32-bit" variant: is the element index, in the range 0 to 7, encoded in the "i3h:i3l" fields.</p>
        
      </td></tr><tr><td/><td><a id="imm__88"/>
        
          <p class="aml">For the "64-bit" variant: is the element index, in the range 0 to 3, encoded in the "i2h:i2l" fields.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">CheckSVEEnabled();
let VL : integer{} = CurrentVL();
let elements : integer = VL DIV (2 * esize);
let eltspersegment : integer = 128 DIV (2 * esize);
let operand1 : bits(VL) = Z{}(n);
let operand2 : bits(VL) = Z{}(m);
var result : bits(VL) = Z{}(da);

for e = 0 to elements-1 do
    let s : integer = e - (e MOD eltspersegment);
    let element1 : integer = SInt(operand1[(2 * e + sel)*:esize]);
    let element2 : integer = SInt(operand2[(2 * s + index)*:esize]);
    let product : bits(2*esize) = (element1 * element2)[2*esize-1:0];
    result[e*:(2*esize)] = result[e*:(2*esize)] - product;
end;

<a href="shared_pseudocode.html#accessor_Z_2" title="">Z</a>{VL}(da) = result;</p>
    </div>
  <h3>Operational information</h3>
    
      
        <p class="aml">This instruction is a data-independent-time instruction as described in <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_BEICCDDAB3">About PSTATE.DIT</a>.</p>
        <p class="aml">This instruction might be immediately preceded in program order by a <span class="asm-code">MOVPRFX</span> instruction. The <span class="asm-code">MOVPRFX</span> must conform to all of the following requirements, otherwise the behavior of the <span class="asm-code">MOVPRFX</span> and this instruction is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>:</p>
        <ul>
          <li>
            The <span class="asm-code">MOVPRFX</span> must be unpredicated.
          </li>
          <li>
            The <span class="asm-code">MOVPRFX</span> must specify the same destination register as this instruction.
          </li>
          <li>
            The destination register must not refer to architectural register state referenced by any other source operand register of this instruction.
          </li>
        </ul>
      
    
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
