//==================================================
// This file contains the Excluded objects
// Generated By User: winnimui
// Format Version: 2
// Date: Thu May 11 15:40:05 2023
// ExclMode: default
//==================================================
CHECKSUM: "4271079619"
ANNOTATION: " Generated by memory compiler. Only top level toggling is important "
INSTANCE:tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcsmem.urdpcs_mem.ram_clk_fgcg
CHECKSUM: "660174617"
INSTANCE:tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcsmem.urdpcs_mem.ram_clk_fgcg.genblk1[0].u_ati_clock_gate
CHECKSUM: "660174617"
INSTANCE:tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcsmem.urdpcs_mem.ram_clk_fgcg.genblk1[1].u_ati_clock_gate
CHECKSUM: "3785990757"
INSTANCE:tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcsmem.urdpcs_mem.mem_0_0.cdc_turbo.ufpm[0]
CHECKSUM: "3785990757"
INSTANCE:tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcsmem.urdpcs_mem.mem_0_0.cdc_lv.ufpm[0]
CHECKSUM: "3785990757"
INSTANCE:tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcsmem.urdpcs_mem.mem_1_0.cdc_turbo.ufpm[0]
CHECKSUM: "3785990757"
INSTANCE:tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcsmem.urdpcs_mem.mem_1_0.cdc_lv.ufpm[0]
CHECKSUM: "1820709622"
INSTANCE:tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcsmem.urdpcs_mem.mem_1_0
CHECKSUM: "3752108188"
INSTANCE:tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcsmem.urdpcs_mem.ram_clk_fgcg.u_TE_driver
CHECKSUM: "1112174710"
INSTANCE:tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcsmem.urdpcs_mem.mem_0_0.cdc_turbo
CHECKSUM: "1112174710"
INSTANCE:tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcsmem.urdpcs_mem.mem_0_0.cdc_lv
CHECKSUM: "1112174710"
INSTANCE:tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcsmem.urdpcs_mem.mem_1_0.cdc_turbo
CHECKSUM: "1112174710"
INSTANCE:tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcsmem.urdpcs_mem.mem_1_0.cdc_lv
CHECKSUM: "2225554079"
INSTANCE:tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcsmem.urdpcs_mem.mem_0_0.cdc_turbo.ufpm[0].d0nt_CDCFPM.CDCBUF_GEN
CHECKSUM: "2225554079"
INSTANCE:tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcsmem.urdpcs_mem.mem_0_0.cdc_lv.ufpm[0].d0nt_CDCFPM.CDCBUF_GEN
CHECKSUM: "2225554079"
INSTANCE:tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcsmem.urdpcs_mem.mem_1_0.cdc_turbo.ufpm[0].d0nt_CDCFPM.CDCBUF_GEN
CHECKSUM: "2225554079"
INSTANCE:tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcsmem.urdpcs_mem.mem_1_0.cdc_lv.ufpm[0].d0nt_CDCFPM.CDCBUF_GEN
CHECKSUM: "3058747324"
INSTANCE:tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcsmem.urdpcs_mem.mem_0_0.LS_buffer
CHECKSUM: "3058747324"
INSTANCE:tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcsmem.urdpcs_mem.mem_1_0.LS_buffer
CHECKSUM: "3313381941"
INSTANCE:tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcsmem.urdpcs_mem.mem_0_0.LS_buffer.d0nt_mbuf
CHECKSUM: "3313381941"
INSTANCE:tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcsmem.urdpcs_mem.mem_1_0.LS_buffer.d0nt_mbuf
CHECKSUM: "3313381941"
INSTANCE:tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcsmem.urdpcs_mem.ram_clk_fgcg.u_TE_driver.d0nt_uTE_buff
CHECKSUM: "334238447"
ANNOTATION: " Generated by memory compiler. Only top level toggling is important "
INSTANCE:tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcsmem.urdpcs_mem.u_ds_sd_sel
CHECKSUM: "938982667"
ANNOTATION: " Generated by memory compiler. Only top level toggling is important "
INSTANCE:tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcsmem.urdpcs_mem.mem_0_0
CHECKSUM: "3581622445"
INSTANCE:tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcsmem.urdpcs_mem.mem_0_0.thdsd1psglvt4096x16m8k2s144n_bfm
CHECKSUM: "3581622445"
INSTANCE:tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcsmem.urdpcs_mem.mem_1_0.thdsd1psglvt2048x16m4k2s144n_bfm
CHECKSUM: "4188489747"
INSTANCE:tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcsmem.urdpcs_mem.mem_0_0.cdc_turbo.ufpm[0].d0nt_CDCFPM
CHECKSUM: "4188489747"
INSTANCE:tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcsmem.urdpcs_mem.mem_0_0.cdc_lv.ufpm[0].d0nt_CDCFPM
CHECKSUM: "4188489747"
INSTANCE:tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcsmem.urdpcs_mem.mem_1_0.cdc_turbo.ufpm[0].d0nt_CDCFPM
CHECKSUM: "4188489747"
INSTANCE:tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcsmem.urdpcs_mem.mem_1_0.cdc_lv.ufpm[0].d0nt_CDCFPM
CHECKSUM: "4019339243 1136577006"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcsmem.urdpcs_pgmem_ip_ctrl
Toggle 1to0 PGMEM_IP_CTRL_DBG [0] "net PGMEM_IP_CTRL_DBG[6:0]"
Toggle 0to1 PGMEM_IP_CTRL_DBG [0] "net PGMEM_IP_CTRL_DBG[6:0]"
Toggle 1to0 PGMEM_DC_rop [0] "net PGMEM_DC_rop[0:0]"
Toggle 0to1 PGMEM_DC_rop [0] "net PGMEM_DC_rop[0:0]"
Toggle 0to1 PG_CTRL.ip_ds_req "net PG_CTRL.ip_ds_req"
Toggle 1to0 PG_CTRL.ip_ds_req "net PG_CTRL.ip_ds_req"
Toggle 0to1 pgmem_done "net pgmem_done"
Toggle 1to0 pgmem_done "net pgmem_done"
Toggle 0to1 mempg_en_for_assertion "net mempg_en_for_assertion"
Toggle 1to0 mempg_en_for_assertion "net mempg_en_for_assertion"
Toggle 0to1 ip_req_disable "net ip_req_disable"
Toggle 1to0 ip_req_disable "net ip_req_disable"
Toggle 0to1 fsm_en_for_assertion "net fsm_en_for_assertion"
Toggle 1to0 fsm_en_for_assertion "net fsm_en_for_assertion"
ANNOTATION: " dclib common module, assumed that it is already verified. Only top level toggling is important "
Toggle force_req "net force_req[1:0]"
ANNOTATION: " dclib common module, assumed that it is already verified. Only top level toggling is important "
Toggle PG_CTRL.power_status "reg PG_CTRL.power_status[1:0]"
Toggle 0to1 PG_CTRL.pgmem_sd_req "reg PG_CTRL.pgmem_sd_req"
Toggle 1to0 PG_CTRL.pgmem_sd_req "reg PG_CTRL.pgmem_sd_req"
Toggle 0to1 PG_CTRL.pgmem_ls_req "reg PG_CTRL.pgmem_ls_req"
Toggle 1to0 PG_CTRL.pgmem_ls_req "reg PG_CTRL.pgmem_ls_req"
Toggle 0to1 PG_CTRL.pgmem_ds_req "reg PG_CTRL.pgmem_ds_req"
Toggle 1to0 PG_CTRL.pgmem_ds_req "reg PG_CTRL.pgmem_ds_req"
Toggle 0to1 PG_CTRL.ip_sd_req "net PG_CTRL.ip_sd_req"
Toggle 1to0 PG_CTRL.ip_sd_req "net PG_CTRL.ip_sd_req"
Toggle 0to1 PG_CTRL.ip_request_sd "reg PG_CTRL.ip_request_sd"
Toggle 1to0 PG_CTRL.ip_request_sd "reg PG_CTRL.ip_request_sd"
Toggle 0to1 PG_CTRL.ip_request_ls "reg PG_CTRL.ip_request_ls"
Toggle 1to0 PG_CTRL.ip_request_ls "reg PG_CTRL.ip_request_ls"
Toggle 0to1 PG_CTRL.ip_request_ds "reg PG_CTRL.ip_request_ds"
Toggle 1to0 PG_CTRL.ip_request_ds "reg PG_CTRL.ip_request_ds"
Toggle 0to1 PG_CTRL.ip_new_req "net PG_CTRL.ip_new_req"
Toggle 1to0 PG_CTRL.ip_new_req "net PG_CTRL.ip_new_req"
Toggle 0to1 PG_CTRL.ip_ls_req "net PG_CTRL.ip_ls_req"
Toggle 1to0 PG_CTRL.ip_ls_req "net PG_CTRL.ip_ls_req"
Toggle 0to1 PG_CTRL.ip_force_sd_req "reg PG_CTRL.ip_force_sd_req"
Toggle 1to0 PG_CTRL.ip_force_sd_req "reg PG_CTRL.ip_force_sd_req"
Toggle 0to1 PG_CTRL.ip_force_request "net PG_CTRL.ip_force_request"
Toggle 1to0 PG_CTRL.ip_force_request "net PG_CTRL.ip_force_request"
Toggle 0to1 PG_CTRL.ip_force_ls_req "reg PG_CTRL.ip_force_ls_req"
Toggle 1to0 PG_CTRL.ip_force_ls_req "reg PG_CTRL.ip_force_ls_req"
Toggle 0to1 PG_CTRL.ip_force_ds_req "reg PG_CTRL.ip_force_ds_req"
Toggle 1to0 PG_CTRL.ip_force_ds_req "reg PG_CTRL.ip_force_ds_req"
Toggle 0to1 DC_MEM_ds_req "net DC_MEM_ds_req"
Toggle 1to0 DC_MEM_ds_req "net DC_MEM_ds_req"
Toggle 0to1 DC_MEM_sd_req "net DC_MEM_sd_req"
Toggle 1to0 DC_MEM_sd_req "net DC_MEM_sd_req"
Toggle 0to1 DC_MEM_ls_req "net DC_MEM_ls_req"
Toggle 1to0 DC_MEM_ls_req "net DC_MEM_ls_req"
Toggle 0to1 DC_MEM_global_pwr_req_dis "net DC_MEM_global_pwr_req_dis"
Toggle 1to0 DC_MEM_global_pwr_req_dis "net DC_MEM_global_pwr_req_dis"
CHECKSUM: "690839714 3230783051"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcsmem.urdpcs_mem
Toggle 1to0 ROP "net ROP"
Toggle 0to1 ROP "net ROP"
Toggle 1to0 ROP_1_0 "net ROP_1_0"
Toggle 0to1 ROP_1_0 "net ROP_1_0"
Toggle 1to0 MEM_POWER_CTRL [71] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [71] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [70] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [70] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [69] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [69] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [68] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [68] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [67] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [67] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [66] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [66] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [65] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [65] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [64] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [64] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [63] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [63] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [62] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [62] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [61] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [61] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [60] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [60] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [59] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [59] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [58] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [58] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [57] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [57] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [56] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [56] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [55] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [55] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [54] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [54] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [53] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [53] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [52] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [52] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [51] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [51] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [50] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [50] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [49] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [49] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [48] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [48] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [47] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [47] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [46] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [46] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [45] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [45] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [44] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [44] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [43] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [43] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [42] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [42] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [41] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [41] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [40] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [40] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [39] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [39] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [38] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [38] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [37] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [37] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [36] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [36] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [35] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [35] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [34] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [34] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [33] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [33] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [32] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [32] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [31] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [31] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [30] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [30] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [29] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [29] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [28] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [28] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [27] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [27] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [26] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [26] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [25] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [25] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [24] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [24] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [23] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [23] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [22] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [22] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [21] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [21] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [20] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [20] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [19] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [19] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [18] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [18] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [17] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [17] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [16] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [16] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [15] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [15] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [14] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [14] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [13] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [13] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [12] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [12] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [11] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [11] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [10] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [10] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [9] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [9] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [8] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [8] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [7] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [7] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [6] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [6] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [5] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [5] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [2] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [2] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [1] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [1] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [0] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [0] "net MEM_POWER_CTRL[72:0]"
Toggle 1to0 MEM_POWER_CTRL [72] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 MEM_POWER_CTRL [72] "net MEM_POWER_CTRL[72:0]"
Toggle 0to1 DS_int "net DS_int"
Toggle 1to0 DS_int "net DS_int"
ANNOTATION: " Generated by memory compiler. Only top level toggling is important "
Toggle mem_power_ctrl "net mem_power_ctrl[72:0]"
Toggle 0to1 SD_int "net SD_int"
Toggle 1to0 SD_int "net SD_int"
Toggle 0to1 ROP_int "net ROP_int"
Toggle 1to0 ROP_int "net ROP_int"
Toggle 0to1 ROP_0_0 "net ROP_0_0"
Toggle 1to0 ROP_0_0 "net ROP_0_0"
ANNOTATION: " Generated by memory compiler. Only top level toggling is important "
Toggle Q_int "net Q_int[15:0]"
CHECKSUM: "3450911905 1140010356"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcsmem
Toggle 1to0 PGMEM_DC_rop "net PGMEM_DC_rop"
Toggle 0to1 PGMEM_DC_rop "net PGMEM_DC_rop"
Toggle 1to0 PGMEM_IP_CTRL_DBG [0] "net PGMEM_IP_CTRL_DBG[6:0]"
Toggle 0to1 PGMEM_IP_CTRL_DBG [0] "net PGMEM_IP_CTRL_DBG[6:0]"
CHECKSUM: "4019339243 958920839"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcsmem.urdpcs_pgmem_ip_ctrl
ANNOTATION: "dclib common module, assumed that it is already verified. Only top level toggling is important"
Block 2 "3062572738" "{PG_CTRL.ip_force_ls_req, PG_CTRL.ip_force_ds_req, PG_CTRL.ip_force_sd_req} = 3'b100;"
ANNOTATION: "dclib common module, assumed that it is already verified. Only top level toggling is important"
Block 17 "431763374" "PG_CTRL.power_status = 2'b0;"
ANNOTATION: "dclib common module, assumed that it is already verified. Only top level toggling is important"
Block 16 "1527700986" "PG_CTRL.power_status = 2'b11;"
ANNOTATION: "dclib common module, assumed that it is already verified. Only top level toggling is important"
Block 15 "2041465757" "PG_CTRL.power_status = 2'b10;"
ANNOTATION: "dclib common module, assumed that it is already verified. Only top level toggling is important"
Block 14 "469581271" "PG_CTRL.power_status = 2'b1;"
ANNOTATION: "dclib common module, assumed that it is already verified. Only top level toggling is important"
Block 10 "2804502870" "PG_CTRL.pgmem_sd_req <= PG_CTRL.ip_sd_req;"
ANNOTATION: "dclib common module, assumed that it is already verified. Only top level toggling is important"
Block 3 "1624097710" "{PG_CTRL.ip_force_ls_req, PG_CTRL.ip_force_ds_req, PG_CTRL.ip_force_sd_req} = 3'b010;"
CHECKSUM: "694636769 3879617370"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcsmem.urdpcs_mem
Toggle 0to1 gated_clk "net gated_clk"
Toggle 0to1 gated_clk "net gated_clk"
Toggle 1to0 gated_clk "net gated_clk"
Toggle 1to0 gated_clk "net gated_clk"
CHECKSUM: "154423710"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcsmem.urdpcs_mem.ram_clk_fgcg.u_ati_clock_gate
CHECKSUM: "3581622445"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.rdpcs_tx_dc0.urdpcs_tx_dc0.urdpcsmem.urdpcs_mem.mem_0_0.thdsd1psglvtll6144x16m8k4s144n_bfm
