Analysis & Synthesis report for count
Tue Aug 20 15:21:47 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Partition Status Summary
  8. Partition Dependent Files
  9. Source assignments for sld_signaltap:auto_signaltap_0
 10. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 11. Port Connectivity Checks: "decode_7seg:Generatedecode_7seg[3].decode_7seg_inst"
 12. Port Connectivity Checks: "decode_7seg:Generatedecode_7seg[2].decode_7seg_inst"
 13. Port Connectivity Checks: "decode_7seg:Generatedecode_7seg[1].decode_7seg_inst"
 14. Port Connectivity Checks: "decode_7seg:Generatedecode_7seg[0].decode_7seg_inst"
 15. Signal Tap Logic Analyzer Settings
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Aug 20 15:21:47 2019           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                      ; count                                           ;
; Top-level Entity Name              ; count                                           ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; count              ; count              ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.12        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  11.8%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                          ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../src/decode_7seg.sv                                              ; yes             ; User SystemVerilog HDL File            ; /home/users/kotoko/fpt_2019/Control_Team_MNZ/KTK_task/test/src/decode_7seg.sv                                                         ;             ;
; ../src/count.sv                                                    ; yes             ; User SystemVerilog HDL File            ; /home/users/kotoko/fpt_2019/Control_Team_MNZ/KTK_task/test/src/count.sv                                                               ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                           ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                    ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                 ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                               ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                 ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                  ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                           ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                     ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                           ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/lpm_constant.inc                                                     ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                           ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/dffeea.inc                                                           ;             ;
; aglobal180.inc                                                     ; yes             ; Megafunction                           ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/aglobal180.inc                                                       ;             ;
; sld_ela_trigger.tdf                                                ; yes             ; Encrypted Megafunction                 ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/sld_ela_trigger.tdf                                                  ;             ;
; db/sld_ela_trigger_veo.tdf                                         ; yes             ; Auto-Generated Megafunction            ; /home/users/kotoko/fpt_2019/Control_Team_MNZ/KTK_task/test/quartus/db/sld_ela_trigger_veo.tdf                                         ;             ;
; db/sld_reserved_count_auto_signaltap_0_1_75c3.v                    ; yes             ; Encrypted Auto-Generated Megafunction  ; /home/users/kotoko/fpt_2019/Control_Team_MNZ/KTK_task/test/quartus/db/sld_reserved_count_auto_signaltap_0_1_75c3.v                    ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                 ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                        ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                 ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                         ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                 ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                               ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                 ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                       ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                 ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                        ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                 ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                 ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/sld_hub.vhd                                                          ; altera_sld  ;
; db/ip/sld2af9fa1e/alt_sld_fab.v                                    ; yes             ; Encrypted Altera IP File               ; /home/users/kotoko/fpt_2019/Control_Team_MNZ/KTK_task/test/quartus/db/ip/sld2af9fa1e/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld2af9fa1e/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Altera IP File               ; /home/users/kotoko/fpt_2019/Control_Team_MNZ/KTK_task/test/quartus/db/ip/sld2af9fa1e/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld2af9fa1e/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File      ; /home/users/kotoko/fpt_2019/Control_Team_MNZ/KTK_task/test/quartus/db/ip/sld2af9fa1e/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld2af9fa1e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Altera IP File               ; /home/users/kotoko/fpt_2019/Control_Team_MNZ/KTK_task/test/quartus/db/ip/sld2af9fa1e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld2af9fa1e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Altera IP File               ; /home/users/kotoko/fpt_2019/Control_Team_MNZ/KTK_task/test/quartus/db/ip/sld2af9fa1e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld2af9fa1e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Altera IP File               ; /home/users/kotoko/fpt_2019/Control_Team_MNZ/KTK_task/test/quartus/db/ip/sld2af9fa1e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                 ; /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                     ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |count|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                        ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |count|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                    ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |count|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                          ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |count|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                        ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |count|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                          ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |count|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_veo:auto_generated|sld_reserved_count_auto_signaltap_0_1_75c3:mgl_prim1 ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-------------------------------------------------------------------------------+
; Partition Status Summary                                                      ;
+--------------------------------+-------------+--------------------------------+
; Partition Name                 ; Synthesized ; Reason                         ;
+--------------------------------+-------------+--------------------------------+
; Top                            ; no          ; No relevant changes            ;
; sld_signaltap:auto_signaltap_0 ; yes         ; No netlist in project database ;
; sld_hub:auto_hub               ; yes         ; No netlist in project database ;
+--------------------------------+-------------+--------------------------------+


+----------------------------------------------------------------------------------------+
; Partition Dependent Files                                                              ;
+-----------------------+-------------------+---------+----------------------------------+
; File                  ; Location          ; Library ; Checksum                         ;
+-----------------------+-------------------+---------+----------------------------------+
; ../src/count.sv       ; Project Directory ; work    ; 8223cfe758cdc3c7ac6b46953f5a5e7a ;
; ../src/decode_7seg.sv ; Project Directory ; work    ; 255e065bdff9d5ce2396a5a40657f0f9 ;
+-----------------------+-------------------+---------+----------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                ;
+-------------------------------------------------+---------------------------------------------+----------------+
; Parameter Name                                  ; Value                                       ; Type           ;
+-------------------------------------------------+---------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                               ; String         ;
; sld_node_info                                   ; 805334528                                   ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                             ; String         ;
; SLD_IP_VERSION                                  ; 6                                           ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                           ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                           ; Signed Integer ;
; sld_data_bits                                   ; 6                                           ; Untyped        ;
; sld_trigger_bits                                ; 6                                           ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                          ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                       ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                       ; Signed Integer ;
; sld_incremental_routing                         ; 1                                           ; Untyped        ;
; sld_sample_depth                                ; 0                                           ; Untyped        ;
; sld_segment_size                                ; 1                                           ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                        ; Untyped        ;
; sld_state_bits                                  ; 11                                          ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                           ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                           ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                           ; Signed Integer ;
; sld_trigger_level                               ; 1                                           ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                           ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                           ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                           ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                           ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                           ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_count_auto_signaltap_0_1_75c3, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                           ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                           ; Untyped        ;
; sld_ram_pipeline                                ; 0                                           ; Untyped        ;
; sld_counter_pipeline                            ; 0                                           ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                           ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                        ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                        ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                        ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                        ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                        ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                        ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                        ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                        ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                        ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                        ; String         ;
; sld_inversion_mask_length                       ; 15                                          ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000                             ; Untyped        ;
; sld_power_up_trigger                            ; 0                                           ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                   ; String         ;
; sld_state_flow_use_generated                    ; 0                                           ; Untyped        ;
; sld_current_resource_width                      ; 1                                           ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                         ; Untyped        ;
; sld_storage_qualifier_bits                      ; 6                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                         ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                           ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                       ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                           ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                           ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                           ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decode_7seg:Generatedecode_7seg[3].decode_7seg_inst"                                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; dout ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "dout[7..7]" have no fanouts ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decode_7seg:Generatedecode_7seg[2].decode_7seg_inst"                                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; dout ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "dout[7..7]" have no fanouts ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decode_7seg:Generatedecode_7seg[1].decode_7seg_inst"                                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; dout ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "dout[7..7]" have no fanouts ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decode_7seg:Generatedecode_7seg[0].decode_7seg_inst"                                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; dout ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "dout[7..7]" have no fanouts ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 6                   ; 0                ; 0            ; 0        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:04     ;
; sld_hub:auto_hub               ; 00:00:03     ;
+--------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Tue Aug 20 15:21:13 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off count -c count
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /home/users/kotoko/fpt_2019/Control_Team_MNZ/KTK_task/test/src/decode_7seg.sv
    Info (12023): Found entity 1: decode_7seg File: /home/users/kotoko/fpt_2019/Control_Team_MNZ/KTK_task/test/src/decode_7seg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/users/kotoko/fpt_2019/Control_Team_MNZ/KTK_task/test/src/count.sv
    Info (12023): Found entity 1: count File: /home/users/kotoko/fpt_2019/Control_Team_MNZ/KTK_task/test/src/count.sv Line: 2
Info (12127): Elaborating entity "count" for the top level hierarchy
Info (12128): Elaborating entity "decode_7seg" for hierarchy "decode_7seg:Generatedecode_7seg[0].decode_7seg_inst" File: /home/users/kotoko/fpt_2019/Control_Team_MNZ/KTK_task/test/src/count.sv Line: 89
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_veo.tdf
    Info (12023): Found entity 1: sld_ela_trigger_veo File: /home/users/kotoko/fpt_2019/Control_Team_MNZ/KTK_task/test/quartus/db/sld_ela_trigger_veo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_count_auto_signaltap_0_1_75c3.v
    Info (12023): Found entity 1: sld_reserved_count_auto_signaltap_0_1_75c3 File: /home/users/kotoko/fpt_2019/Control_Team_MNZ/KTK_task/test/quartus/db/sld_reserved_count_auto_signaltap_0_1_75c3.v Line: 28
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.08.20.15:21:35 Progress: Loading sld2af9fa1e/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2af9fa1e/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/users/kotoko/fpt_2019/Control_Team_MNZ/KTK_task/test/quartus/db/ip/sld2af9fa1e/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2af9fa1e/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/users/kotoko/fpt_2019/Control_Team_MNZ/KTK_task/test/quartus/db/ip/sld2af9fa1e/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2af9fa1e/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/users/kotoko/fpt_2019/Control_Team_MNZ/KTK_task/test/quartus/db/ip/sld2af9fa1e/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2af9fa1e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/users/kotoko/fpt_2019/Control_Team_MNZ/KTK_task/test/quartus/db/ip/sld2af9fa1e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld2af9fa1e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/users/kotoko/fpt_2019/Control_Team_MNZ/KTK_task/test/quartus/db/ip/sld2af9fa1e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/users/kotoko/fpt_2019/Control_Team_MNZ/KTK_task/test/quartus/db/ip/sld2af9fa1e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2af9fa1e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/users/kotoko/fpt_2019/Control_Team_MNZ/KTK_task/test/quartus/db/ip/sld2af9fa1e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (12206): 2 design partitions require synthesis
    Info (12213): Partition "sld_signaltap:auto_signaltap_0" requires synthesis because the project database does not contain a post-synthesis netlist for this partition
    Info (12213): Partition "sld_hub:auto_hub" requires synthesis because the project database does not contain a post-synthesis netlist for this partition
Info (12207): 1 design partition does not require synthesis
    Info (12229): Partition "Top" does not require synthesis because there were no relevant design changes
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (281037): Using 4 processors to synthesize 2 partitions in parallel
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Tue Aug 20 15:21:44 2019
Info: Command: quartus_map --parallel=1 --helper=1 --helper_type=user_partition --partition=sld_signaltap:auto_signaltap_0 count -c count
Info (281019): Starting Logic Optimization and Technology Mapping for Partition sld_signaltap:auto_signaltap_0
Info (13000): Registers with preset signals will power-up high File: /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (21057): Implemented 371 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 87 input pins
    Info (21059): Implemented 27 output pins
    Info (21061): Implemented 257 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 965 megabytes
    Info: Processing ended: Tue Aug 20 15:21:46 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Tue Aug 20 15:21:44 2019
Info: Command: quartus_map --parallel=1 --helper=2 --helper_type=user_partition --partition=sld_hub:auto_hub count -c count
Info (281019): Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub
Info (13000): Registers with preset signals will power-up high File: /home/cad/altera-quartus-se-18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (21057): Implemented 264 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 45 input pins
    Info (21059): Implemented 62 output pins
    Info (21061): Implemented 157 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 964 megabytes
    Info: Processing ended: Tue Aug 20 15:21:46 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01
Info (281038): Finished parallel synthesis of all partitions
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 1080 megabytes
    Info: Processing ended: Tue Aug 20 15:21:48 2019
    Info: Elapsed time: 00:00:35
    Info: Total CPU time (on all processors): 00:01:00


