Protel Design System Design Rule Check
PCB File : X:\Masters\BBB_Board\BBB_Board_Sandbox.PcbDoc
Date     : 3/25/2016
Time     : 2:22:02 AM

Processing Rule : Clearance Constraint (Gap=20mil) (IsPad),(IsVia)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=20mil) (IsPad),(IsVia)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=20mil) (IsVia),(IsVia)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=20mil) (IsVia),(IsVia)
Rule Violations :0

Processing Rule : Width Constraint (Min=7mil) (Max=7mil) (Preferred=7mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Minimum Annular Ring (Minimum=7mil) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=15mil) (Max=150mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=4mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad POT_U_Power_Control1-9(3813.189mil,1648.819mil) on Top Layer And Pad POT_U_Power_Control1-8(3813.189mil,1623.228mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad POT_U_Power_Control1-10(3813.189mil,1674.409mil) on Top Layer And Pad POT_U_Power_Control1-9(3813.189mil,1648.819mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad POT_U_Power_Control1-11(3813.189mil,1700mil) on Top Layer And Pad POT_U_Power_Control1-10(3813.189mil,1674.409mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad POT_U_Power_Control1-12(3813.189mil,1725.591mil) on Top Layer And Pad POT_U_Power_Control1-11(3813.189mil,1700mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad POT_U_Power_Control1-13(3813.189mil,1751.181mil) on Top Layer And Pad POT_U_Power_Control1-12(3813.189mil,1725.591mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad POT_U_Power_Control1-14(3813.189mil,1776.772mil) on Top Layer And Pad POT_U_Power_Control1-13(3813.189mil,1751.181mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad POT_U_Power_Control1-6(3586.811mil,1648.819mil) on Top Layer And Pad POT_U_Power_Control1-7(3586.811mil,1623.228mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad POT_U_Power_Control1-5(3586.811mil,1674.409mil) on Top Layer And Pad POT_U_Power_Control1-6(3586.811mil,1648.819mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad POT_U_Power_Control1-4(3586.811mil,1700mil) on Top Layer And Pad POT_U_Power_Control1-5(3586.811mil,1674.409mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad POT_U_Power_Control1-3(3586.811mil,1725.591mil) on Top Layer And Pad POT_U_Power_Control1-4(3586.811mil,1700mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad POT_U_Power_Control1-2(3586.811mil,1751.181mil) on Top Layer And Pad POT_U_Power_Control1-3(3586.811mil,1725.591mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad POT_U_Power_Control1-1(3586.811mil,1776.772mil) on Top Layer And Pad POT_U_Power_Control1-2(3586.811mil,1751.181mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad POT_U_Power_Control2-2(3813.189mil,3148.819mil) on Top Layer And Pad POT_U_Power_Control2-1(3813.189mil,3123.228mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad POT_U_Power_Control2-3(3813.189mil,3174.409mil) on Top Layer And Pad POT_U_Power_Control2-2(3813.189mil,3148.819mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad POT_U_Power_Control2-4(3813.189mil,3200mil) on Top Layer And Pad POT_U_Power_Control2-3(3813.189mil,3174.409mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad POT_U_Power_Control2-5(3813.189mil,3225.59mil) on Top Layer And Pad POT_U_Power_Control2-4(3813.189mil,3200mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad POT_U_Power_Control2-6(3813.189mil,3251.181mil) on Top Layer And Pad POT_U_Power_Control2-5(3813.189mil,3225.59mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad POT_U_Power_Control2-7(3813.189mil,3276.772mil) on Top Layer And Pad POT_U_Power_Control2-6(3813.189mil,3251.181mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad POT_U_Power_Control2-13(3586.811mil,3148.819mil) on Top Layer And Pad POT_U_Power_Control2-14(3586.811mil,3123.228mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad POT_U_Power_Control2-12(3586.811mil,3174.409mil) on Top Layer And Pad POT_U_Power_Control2-13(3586.811mil,3148.819mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad POT_U_Power_Control2-11(3586.811mil,3200mil) on Top Layer And Pad POT_U_Power_Control2-12(3586.811mil,3174.409mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad POT_U_Power_Control2-10(3586.811mil,3225.59mil) on Top Layer And Pad POT_U_Power_Control2-11(3586.811mil,3200mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad POT_U_Power_Control2-9(3586.811mil,3251.181mil) on Top Layer And Pad POT_U_Power_Control2-10(3586.811mil,3225.59mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad POT_U_Power_Control2-8(3586.811mil,3276.772mil) on Top Layer And Pad POT_U_Power_Control2-9(3586.811mil,3251.181mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP1-2(9576.811mil,2749.567mil) on Top Layer And Pad LT1_U_VT_WRP1-1(9576.811mil,2775.157mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP1-3(9576.811mil,2723.976mil) on Top Layer And Pad LT1_U_VT_WRP1-2(9576.811mil,2749.567mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP1-4(9576.811mil,2698.386mil) on Top Layer And Pad LT1_U_VT_WRP1-3(9576.811mil,2723.976mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP1-5(9576.811mil,2672.795mil) on Top Layer And Pad LT1_U_VT_WRP1-4(9576.811mil,2698.386mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP1-6(9576.811mil,2647.205mil) on Top Layer And Pad LT1_U_VT_WRP1-5(9576.811mil,2672.795mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP1-7(9576.811mil,2621.614mil) on Top Layer And Pad LT1_U_VT_WRP1-6(9576.811mil,2647.205mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP1-8(9576.811mil,2596.024mil) on Top Layer And Pad LT1_U_VT_WRP1-7(9576.811mil,2621.614mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP1-9(9576.811mil,2570.433mil) on Top Layer And Pad LT1_U_VT_WRP1-8(9576.811mil,2596.024mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP1-10(9576.811mil,2544.843mil) on Top Layer And Pad LT1_U_VT_WRP1-9(9576.811mil,2570.433mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP1-19(9803.189mil,2749.567mil) on Top Layer And Pad LT1_U_VT_WRP1-20(9803.189mil,2775.157mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP1-18(9803.189mil,2723.976mil) on Top Layer And Pad LT1_U_VT_WRP1-19(9803.189mil,2749.567mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP1-17(9803.189mil,2698.386mil) on Top Layer And Pad LT1_U_VT_WRP1-18(9803.189mil,2723.976mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP1-16(9803.189mil,2672.795mil) on Top Layer And Pad LT1_U_VT_WRP1-17(9803.189mil,2698.386mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP1-15(9803.189mil,2647.205mil) on Top Layer And Pad LT1_U_VT_WRP1-16(9803.189mil,2672.795mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP1-14(9803.189mil,2621.614mil) on Top Layer And Pad LT1_U_VT_WRP1-15(9803.189mil,2647.205mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP1-13(9803.189mil,2596.024mil) on Top Layer And Pad LT1_U_VT_WRP1-14(9803.189mil,2621.614mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP1-12(9803.189mil,2570.433mil) on Top Layer And Pad LT1_U_VT_WRP1-13(9803.189mil,2596.024mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP1-11(9803.189mil,2544.843mil) on Top Layer And Pad LT1_U_VT_WRP1-12(9803.189mil,2570.433mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP2-12(10272.933mil,986.811mil) on Top Layer And Pad LT1_U_VT_WRP2-11(10247.343mil,986.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP2-13(10298.524mil,986.811mil) on Top Layer And Pad LT1_U_VT_WRP2-12(10272.933mil,986.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP2-14(10324.114mil,986.811mil) on Top Layer And Pad LT1_U_VT_WRP2-13(10298.524mil,986.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP2-15(10349.705mil,986.811mil) on Top Layer And Pad LT1_U_VT_WRP2-14(10324.114mil,986.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP2-16(10375.295mil,986.811mil) on Top Layer And Pad LT1_U_VT_WRP2-15(10349.705mil,986.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP2-17(10400.886mil,986.811mil) on Top Layer And Pad LT1_U_VT_WRP2-16(10375.295mil,986.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP2-18(10426.476mil,986.811mil) on Top Layer And Pad LT1_U_VT_WRP2-17(10400.886mil,986.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP2-19(10452.067mil,986.811mil) on Top Layer And Pad LT1_U_VT_WRP2-18(10426.476mil,986.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP2-20(10477.657mil,986.811mil) on Top Layer And Pad LT1_U_VT_WRP2-19(10452.067mil,986.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP2-9(10272.933mil,1213.189mil) on Top Layer And Pad LT1_U_VT_WRP2-10(10247.343mil,1213.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP2-8(10298.524mil,1213.189mil) on Top Layer And Pad LT1_U_VT_WRP2-9(10272.933mil,1213.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP2-7(10324.114mil,1213.189mil) on Top Layer And Pad LT1_U_VT_WRP2-8(10298.524mil,1213.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP2-6(10349.705mil,1213.189mil) on Top Layer And Pad LT1_U_VT_WRP2-7(10324.114mil,1213.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP2-5(10375.295mil,1213.189mil) on Top Layer And Pad LT1_U_VT_WRP2-6(10349.705mil,1213.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP2-4(10400.886mil,1213.189mil) on Top Layer And Pad LT1_U_VT_WRP2-5(10375.295mil,1213.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP2-3(10426.476mil,1213.189mil) on Top Layer And Pad LT1_U_VT_WRP2-4(10400.886mil,1213.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP2-2(10452.067mil,1213.189mil) on Top Layer And Pad LT1_U_VT_WRP2-3(10426.476mil,1213.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP2-1(10477.657mil,1213.189mil) on Top Layer And Pad LT1_U_VT_WRP2-2(10452.067mil,1213.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP3-2(7443.189mil,2210.433mil) on Top Layer And Pad LT1_U_VT_WRP3-1(7443.189mil,2184.843mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP3-3(7443.189mil,2236.024mil) on Top Layer And Pad LT1_U_VT_WRP3-2(7443.189mil,2210.433mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP3-4(7443.189mil,2261.614mil) on Top Layer And Pad LT1_U_VT_WRP3-3(7443.189mil,2236.024mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP3-5(7443.189mil,2287.205mil) on Top Layer And Pad LT1_U_VT_WRP3-4(7443.189mil,2261.614mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP3-6(7443.189mil,2312.795mil) on Top Layer And Pad LT1_U_VT_WRP3-5(7443.189mil,2287.205mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP3-7(7443.189mil,2338.386mil) on Top Layer And Pad LT1_U_VT_WRP3-6(7443.189mil,2312.795mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP3-8(7443.189mil,2363.976mil) on Top Layer And Pad LT1_U_VT_WRP3-7(7443.189mil,2338.386mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP3-9(7443.189mil,2389.567mil) on Top Layer And Pad LT1_U_VT_WRP3-8(7443.189mil,2363.976mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP3-10(7443.189mil,2415.157mil) on Top Layer And Pad LT1_U_VT_WRP3-9(7443.189mil,2389.567mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP3-19(7216.811mil,2210.433mil) on Top Layer And Pad LT1_U_VT_WRP3-20(7216.811mil,2184.843mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP3-18(7216.811mil,2236.024mil) on Top Layer And Pad LT1_U_VT_WRP3-19(7216.811mil,2210.433mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP3-17(7216.811mil,2261.614mil) on Top Layer And Pad LT1_U_VT_WRP3-18(7216.811mil,2236.024mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP3-16(7216.811mil,2287.205mil) on Top Layer And Pad LT1_U_VT_WRP3-17(7216.811mil,2261.614mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP3-15(7216.811mil,2312.795mil) on Top Layer And Pad LT1_U_VT_WRP3-16(7216.811mil,2287.205mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP3-14(7216.811mil,2338.386mil) on Top Layer And Pad LT1_U_VT_WRP3-15(7216.811mil,2312.795mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP3-13(7216.811mil,2363.976mil) on Top Layer And Pad LT1_U_VT_WRP3-14(7216.811mil,2338.386mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP3-12(7216.811mil,2389.567mil) on Top Layer And Pad LT1_U_VT_WRP3-13(7216.811mil,2363.976mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP3-11(7216.811mil,2415.157mil) on Top Layer And Pad LT1_U_VT_WRP3-12(7216.811mil,2389.567mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP4-12(6709.567mil,4013.189mil) on Top Layer And Pad LT1_U_VT_WRP4-11(6735.158mil,4013.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP4-13(6683.976mil,4013.189mil) on Top Layer And Pad LT1_U_VT_WRP4-12(6709.567mil,4013.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP4-14(6658.386mil,4013.189mil) on Top Layer And Pad LT1_U_VT_WRP4-13(6683.976mil,4013.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP4-15(6632.795mil,4013.189mil) on Top Layer And Pad LT1_U_VT_WRP4-14(6658.386mil,4013.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP4-16(6607.205mil,4013.189mil) on Top Layer And Pad LT1_U_VT_WRP4-15(6632.795mil,4013.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP4-17(6581.614mil,4013.189mil) on Top Layer And Pad LT1_U_VT_WRP4-16(6607.205mil,4013.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP4-18(6556.024mil,4013.189mil) on Top Layer And Pad LT1_U_VT_WRP4-17(6581.614mil,4013.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP4-19(6530.433mil,4013.189mil) on Top Layer And Pad LT1_U_VT_WRP4-18(6556.024mil,4013.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP4-20(6504.842mil,4013.189mil) on Top Layer And Pad LT1_U_VT_WRP4-19(6530.433mil,4013.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP4-9(6709.567mil,3786.811mil) on Top Layer And Pad LT1_U_VT_WRP4-10(6735.158mil,3786.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP4-8(6683.976mil,3786.811mil) on Top Layer And Pad LT1_U_VT_WRP4-9(6709.567mil,3786.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP4-7(6658.386mil,3786.811mil) on Top Layer And Pad LT1_U_VT_WRP4-8(6683.976mil,3786.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP4-6(6632.795mil,3786.811mil) on Top Layer And Pad LT1_U_VT_WRP4-7(6658.386mil,3786.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP4-5(6607.205mil,3786.811mil) on Top Layer And Pad LT1_U_VT_WRP4-6(6632.795mil,3786.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP4-4(6581.614mil,3786.811mil) on Top Layer And Pad LT1_U_VT_WRP4-5(6607.205mil,3786.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP4-3(6556.024mil,3786.811mil) on Top Layer And Pad LT1_U_VT_WRP4-4(6581.614mil,3786.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP4-2(6530.433mil,3786.811mil) on Top Layer And Pad LT1_U_VT_WRP4-3(6556.024mil,3786.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP4-1(6504.842mil,3786.811mil) on Top Layer And Pad LT1_U_VT_WRP4-2(6530.433mil,3786.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP5-2(9039.567mil,1413.189mil) on Top Layer And Pad LT1_U_VT_WRP5-1(9065.157mil,1413.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP5-3(9013.976mil,1413.189mil) on Top Layer And Pad LT1_U_VT_WRP5-2(9039.567mil,1413.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP5-4(8988.386mil,1413.189mil) on Top Layer And Pad LT1_U_VT_WRP5-3(9013.976mil,1413.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP5-5(8962.795mil,1413.189mil) on Top Layer And Pad LT1_U_VT_WRP5-4(8988.386mil,1413.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP5-6(8937.205mil,1413.189mil) on Top Layer And Pad LT1_U_VT_WRP5-5(8962.795mil,1413.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP5-7(8911.614mil,1413.189mil) on Top Layer And Pad LT1_U_VT_WRP5-6(8937.205mil,1413.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP5-8(8886.024mil,1413.189mil) on Top Layer And Pad LT1_U_VT_WRP5-7(8911.614mil,1413.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP5-9(8860.433mil,1413.189mil) on Top Layer And Pad LT1_U_VT_WRP5-8(8886.024mil,1413.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP5-10(8834.843mil,1413.189mil) on Top Layer And Pad LT1_U_VT_WRP5-9(8860.433mil,1413.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP5-19(9039.567mil,1186.811mil) on Top Layer And Pad LT1_U_VT_WRP5-20(9065.157mil,1186.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP5-18(9013.976mil,1186.811mil) on Top Layer And Pad LT1_U_VT_WRP5-19(9039.567mil,1186.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP5-17(8988.386mil,1186.811mil) on Top Layer And Pad LT1_U_VT_WRP5-18(9013.976mil,1186.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP5-16(8962.795mil,1186.811mil) on Top Layer And Pad LT1_U_VT_WRP5-17(8988.386mil,1186.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP5-15(8937.205mil,1186.811mil) on Top Layer And Pad LT1_U_VT_WRP5-16(8962.795mil,1186.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP5-14(8911.614mil,1186.811mil) on Top Layer And Pad LT1_U_VT_WRP5-15(8937.205mil,1186.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP5-13(8886.024mil,1186.811mil) on Top Layer And Pad LT1_U_VT_WRP5-14(8911.614mil,1186.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP5-12(8860.433mil,1186.811mil) on Top Layer And Pad LT1_U_VT_WRP5-13(8886.024mil,1186.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP5-11(8834.843mil,1186.811mil) on Top Layer And Pad LT1_U_VT_WRP5-12(8860.433mil,1186.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP6-12(9786.811mil,727.067mil) on Top Layer And Pad LT1_U_VT_WRP6-11(9786.811mil,752.658mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP6-13(9786.811mil,701.476mil) on Top Layer And Pad LT1_U_VT_WRP6-12(9786.811mil,727.067mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP6-14(9786.811mil,675.886mil) on Top Layer And Pad LT1_U_VT_WRP6-13(9786.811mil,701.476mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP6-15(9786.811mil,650.295mil) on Top Layer And Pad LT1_U_VT_WRP6-14(9786.811mil,675.886mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP6-16(9786.811mil,624.705mil) on Top Layer And Pad LT1_U_VT_WRP6-15(9786.811mil,650.295mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP6-17(9786.811mil,599.114mil) on Top Layer And Pad LT1_U_VT_WRP6-16(9786.811mil,624.705mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP6-18(9786.811mil,573.524mil) on Top Layer And Pad LT1_U_VT_WRP6-17(9786.811mil,599.114mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP6-19(9786.811mil,547.933mil) on Top Layer And Pad LT1_U_VT_WRP6-18(9786.811mil,573.524mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP6-20(9786.811mil,522.342mil) on Top Layer And Pad LT1_U_VT_WRP6-19(9786.811mil,547.933mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP6-9(10013.189mil,727.067mil) on Top Layer And Pad LT1_U_VT_WRP6-10(10013.189mil,752.658mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP6-8(10013.189mil,701.476mil) on Top Layer And Pad LT1_U_VT_WRP6-9(10013.189mil,727.067mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP6-7(10013.189mil,675.886mil) on Top Layer And Pad LT1_U_VT_WRP6-8(10013.189mil,701.476mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP6-6(10013.189mil,650.295mil) on Top Layer And Pad LT1_U_VT_WRP6-7(10013.189mil,675.886mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP6-5(10013.189mil,624.705mil) on Top Layer And Pad LT1_U_VT_WRP6-6(10013.189mil,650.295mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP6-4(10013.189mil,599.114mil) on Top Layer And Pad LT1_U_VT_WRP6-5(10013.189mil,624.705mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP6-3(10013.189mil,573.524mil) on Top Layer And Pad LT1_U_VT_WRP6-4(10013.189mil,599.114mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP6-2(10013.189mil,547.933mil) on Top Layer And Pad LT1_U_VT_WRP6-3(10013.189mil,573.524mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP6-1(10013.189mil,522.342mil) on Top Layer And Pad LT1_U_VT_WRP6-2(10013.189mil,547.933mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP7-2(8360.433mil,3586.811mil) on Top Layer And Pad LT1_U_VT_WRP7-1(8334.843mil,3586.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP7-3(8386.024mil,3586.811mil) on Top Layer And Pad LT1_U_VT_WRP7-2(8360.433mil,3586.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP7-4(8411.614mil,3586.811mil) on Top Layer And Pad LT1_U_VT_WRP7-3(8386.024mil,3586.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP7-5(8437.205mil,3586.811mil) on Top Layer And Pad LT1_U_VT_WRP7-4(8411.614mil,3586.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP7-6(8462.795mil,3586.811mil) on Top Layer And Pad LT1_U_VT_WRP7-5(8437.205mil,3586.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP7-7(8488.386mil,3586.811mil) on Top Layer And Pad LT1_U_VT_WRP7-6(8462.795mil,3586.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP7-8(8513.976mil,3586.811mil) on Top Layer And Pad LT1_U_VT_WRP7-7(8488.386mil,3586.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP7-9(8539.567mil,3586.811mil) on Top Layer And Pad LT1_U_VT_WRP7-8(8513.976mil,3586.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP7-10(8565.157mil,3586.811mil) on Top Layer And Pad LT1_U_VT_WRP7-9(8539.567mil,3586.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP7-19(8360.433mil,3813.189mil) on Top Layer And Pad LT1_U_VT_WRP7-20(8334.843mil,3813.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP7-18(8386.024mil,3813.189mil) on Top Layer And Pad LT1_U_VT_WRP7-19(8360.433mil,3813.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP7-17(8411.614mil,3813.189mil) on Top Layer And Pad LT1_U_VT_WRP7-18(8386.024mil,3813.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP7-16(8437.205mil,3813.189mil) on Top Layer And Pad LT1_U_VT_WRP7-17(8411.614mil,3813.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP7-15(8462.795mil,3813.189mil) on Top Layer And Pad LT1_U_VT_WRP7-16(8437.205mil,3813.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP7-14(8488.386mil,3813.189mil) on Top Layer And Pad LT1_U_VT_WRP7-15(8462.795mil,3813.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP7-13(8513.976mil,3813.189mil) on Top Layer And Pad LT1_U_VT_WRP7-14(8488.386mil,3813.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP7-12(8539.567mil,3813.189mil) on Top Layer And Pad LT1_U_VT_WRP7-13(8513.976mil,3813.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP7-11(8565.157mil,3813.189mil) on Top Layer And Pad LT1_U_VT_WRP7-12(8539.567mil,3813.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP8-12(7213.189mil,4272.933mil) on Top Layer And Pad LT1_U_VT_WRP8-11(7213.189mil,4247.342mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP8-13(7213.189mil,4298.524mil) on Top Layer And Pad LT1_U_VT_WRP8-12(7213.189mil,4272.933mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP8-14(7213.189mil,4324.114mil) on Top Layer And Pad LT1_U_VT_WRP8-13(7213.189mil,4298.524mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP8-15(7213.189mil,4349.705mil) on Top Layer And Pad LT1_U_VT_WRP8-14(7213.189mil,4324.114mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP8-16(7213.189mil,4375.295mil) on Top Layer And Pad LT1_U_VT_WRP8-15(7213.189mil,4349.705mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP8-17(7213.189mil,4400.886mil) on Top Layer And Pad LT1_U_VT_WRP8-16(7213.189mil,4375.295mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP8-18(7213.189mil,4426.476mil) on Top Layer And Pad LT1_U_VT_WRP8-17(7213.189mil,4400.886mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP8-19(7213.189mil,4452.067mil) on Top Layer And Pad LT1_U_VT_WRP8-18(7213.189mil,4426.476mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP8-20(7213.189mil,4477.658mil) on Top Layer And Pad LT1_U_VT_WRP8-19(7213.189mil,4452.067mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP8-9(6986.811mil,4272.933mil) on Top Layer And Pad LT1_U_VT_WRP8-10(6986.811mil,4247.342mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP8-8(6986.811mil,4298.524mil) on Top Layer And Pad LT1_U_VT_WRP8-9(6986.811mil,4272.933mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP8-7(6986.811mil,4324.114mil) on Top Layer And Pad LT1_U_VT_WRP8-8(6986.811mil,4298.524mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP8-6(6986.811mil,4349.705mil) on Top Layer And Pad LT1_U_VT_WRP8-7(6986.811mil,4324.114mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP8-5(6986.811mil,4375.295mil) on Top Layer And Pad LT1_U_VT_WRP8-6(6986.811mil,4349.705mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP8-4(6986.811mil,4400.886mil) on Top Layer And Pad LT1_U_VT_WRP8-5(6986.811mil,4375.295mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP8-3(6986.811mil,4426.476mil) on Top Layer And Pad LT1_U_VT_WRP8-4(6986.811mil,4400.886mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP8-2(6986.811mil,4452.067mil) on Top Layer And Pad LT1_U_VT_WRP8-3(6986.811mil,4426.476mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT1_U_VT_WRP8-1(6986.811mil,4477.658mil) on Top Layer And Pad LT1_U_VT_WRP8-2(6986.811mil,4452.067mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP1-2(9576.811mil,1949.567mil) on Top Layer And Pad LT2_U_VT_WRP1-1(9576.811mil,1975.158mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP1-3(9576.811mil,1923.976mil) on Top Layer And Pad LT2_U_VT_WRP1-2(9576.811mil,1949.567mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP1-4(9576.811mil,1898.386mil) on Top Layer And Pad LT2_U_VT_WRP1-3(9576.811mil,1923.976mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP1-5(9576.811mil,1872.795mil) on Top Layer And Pad LT2_U_VT_WRP1-4(9576.811mil,1898.386mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP1-6(9576.811mil,1847.205mil) on Top Layer And Pad LT2_U_VT_WRP1-5(9576.811mil,1872.795mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP1-7(9576.811mil,1821.614mil) on Top Layer And Pad LT2_U_VT_WRP1-6(9576.811mil,1847.205mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP1-8(9576.811mil,1796.024mil) on Top Layer And Pad LT2_U_VT_WRP1-7(9576.811mil,1821.614mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP1-9(9576.811mil,1770.433mil) on Top Layer And Pad LT2_U_VT_WRP1-8(9576.811mil,1796.024mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP1-10(9576.811mil,1744.842mil) on Top Layer And Pad LT2_U_VT_WRP1-9(9576.811mil,1770.433mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP1-19(9803.189mil,1949.567mil) on Top Layer And Pad LT2_U_VT_WRP1-20(9803.189mil,1975.158mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP1-18(9803.189mil,1923.976mil) on Top Layer And Pad LT2_U_VT_WRP1-19(9803.189mil,1949.567mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP1-17(9803.189mil,1898.386mil) on Top Layer And Pad LT2_U_VT_WRP1-18(9803.189mil,1923.976mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP1-16(9803.189mil,1872.795mil) on Top Layer And Pad LT2_U_VT_WRP1-17(9803.189mil,1898.386mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP1-15(9803.189mil,1847.205mil) on Top Layer And Pad LT2_U_VT_WRP1-16(9803.189mil,1872.795mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP1-14(9803.189mil,1821.614mil) on Top Layer And Pad LT2_U_VT_WRP1-15(9803.189mil,1847.205mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP1-13(9803.189mil,1796.024mil) on Top Layer And Pad LT2_U_VT_WRP1-14(9803.189mil,1821.614mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP1-12(9803.189mil,1770.433mil) on Top Layer And Pad LT2_U_VT_WRP1-13(9803.189mil,1796.024mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP1-11(9803.189mil,1744.842mil) on Top Layer And Pad LT2_U_VT_WRP1-12(9803.189mil,1770.433mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP2-12(10272.933mil,3786.811mil) on Top Layer And Pad LT2_U_VT_WRP2-11(10247.343mil,3786.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP2-13(10298.524mil,3786.811mil) on Top Layer And Pad LT2_U_VT_WRP2-12(10272.933mil,3786.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP2-14(10324.114mil,3786.811mil) on Top Layer And Pad LT2_U_VT_WRP2-13(10298.524mil,3786.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP2-15(10349.705mil,3786.811mil) on Top Layer And Pad LT2_U_VT_WRP2-14(10324.114mil,3786.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP2-16(10375.295mil,3786.811mil) on Top Layer And Pad LT2_U_VT_WRP2-15(10349.705mil,3786.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP2-17(10400.886mil,3786.811mil) on Top Layer And Pad LT2_U_VT_WRP2-16(10375.295mil,3786.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP2-18(10426.476mil,3786.811mil) on Top Layer And Pad LT2_U_VT_WRP2-17(10400.886mil,3786.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP2-19(10452.067mil,3786.811mil) on Top Layer And Pad LT2_U_VT_WRP2-18(10426.476mil,3786.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP2-20(10477.657mil,3786.811mil) on Top Layer And Pad LT2_U_VT_WRP2-19(10452.067mil,3786.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP2-9(10272.933mil,4013.189mil) on Top Layer And Pad LT2_U_VT_WRP2-10(10247.343mil,4013.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP2-8(10298.524mil,4013.189mil) on Top Layer And Pad LT2_U_VT_WRP2-9(10272.933mil,4013.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP2-7(10324.114mil,4013.189mil) on Top Layer And Pad LT2_U_VT_WRP2-8(10298.524mil,4013.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP2-6(10349.705mil,4013.189mil) on Top Layer And Pad LT2_U_VT_WRP2-7(10324.114mil,4013.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP2-5(10375.295mil,4013.189mil) on Top Layer And Pad LT2_U_VT_WRP2-6(10349.705mil,4013.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP2-4(10400.886mil,4013.189mil) on Top Layer And Pad LT2_U_VT_WRP2-5(10375.295mil,4013.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP2-3(10426.476mil,4013.189mil) on Top Layer And Pad LT2_U_VT_WRP2-4(10400.886mil,4013.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP2-2(10452.067mil,4013.189mil) on Top Layer And Pad LT2_U_VT_WRP2-3(10426.476mil,4013.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP2-1(10477.657mil,4013.189mil) on Top Layer And Pad LT2_U_VT_WRP2-2(10452.067mil,4013.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP3-2(7443.189mil,3085.433mil) on Top Layer And Pad LT2_U_VT_WRP3-1(7443.189mil,3059.843mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP3-3(7443.189mil,3111.024mil) on Top Layer And Pad LT2_U_VT_WRP3-2(7443.189mil,3085.433mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP3-4(7443.189mil,3136.614mil) on Top Layer And Pad LT2_U_VT_WRP3-3(7443.189mil,3111.024mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP3-5(7443.189mil,3162.205mil) on Top Layer And Pad LT2_U_VT_WRP3-4(7443.189mil,3136.614mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP3-6(7443.189mil,3187.795mil) on Top Layer And Pad LT2_U_VT_WRP3-5(7443.189mil,3162.205mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP3-7(7443.189mil,3213.386mil) on Top Layer And Pad LT2_U_VT_WRP3-6(7443.189mil,3187.795mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP3-8(7443.189mil,3238.976mil) on Top Layer And Pad LT2_U_VT_WRP3-7(7443.189mil,3213.386mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP3-9(7443.189mil,3264.567mil) on Top Layer And Pad LT2_U_VT_WRP3-8(7443.189mil,3238.976mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP3-10(7443.189mil,3290.157mil) on Top Layer And Pad LT2_U_VT_WRP3-9(7443.189mil,3264.567mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP3-19(7216.811mil,3085.433mil) on Top Layer And Pad LT2_U_VT_WRP3-20(7216.811mil,3059.843mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP3-18(7216.811mil,3111.024mil) on Top Layer And Pad LT2_U_VT_WRP3-19(7216.811mil,3085.433mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP3-17(7216.811mil,3136.614mil) on Top Layer And Pad LT2_U_VT_WRP3-18(7216.811mil,3111.024mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP3-16(7216.811mil,3162.205mil) on Top Layer And Pad LT2_U_VT_WRP3-17(7216.811mil,3136.614mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP3-15(7216.811mil,3187.795mil) on Top Layer And Pad LT2_U_VT_WRP3-16(7216.811mil,3162.205mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP3-14(7216.811mil,3213.386mil) on Top Layer And Pad LT2_U_VT_WRP3-15(7216.811mil,3187.795mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP3-13(7216.811mil,3238.976mil) on Top Layer And Pad LT2_U_VT_WRP3-14(7216.811mil,3213.386mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP3-12(7216.811mil,3264.567mil) on Top Layer And Pad LT2_U_VT_WRP3-13(7216.811mil,3238.976mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP3-11(7216.811mil,3290.157mil) on Top Layer And Pad LT2_U_VT_WRP3-12(7216.811mil,3264.567mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP4-12(6689.567mil,1213.189mil) on Top Layer And Pad LT2_U_VT_WRP4-11(6715.158mil,1213.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP4-13(6663.976mil,1213.189mil) on Top Layer And Pad LT2_U_VT_WRP4-12(6689.567mil,1213.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP4-14(6638.386mil,1213.189mil) on Top Layer And Pad LT2_U_VT_WRP4-13(6663.976mil,1213.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP4-15(6612.795mil,1213.189mil) on Top Layer And Pad LT2_U_VT_WRP4-14(6638.386mil,1213.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP4-16(6587.205mil,1213.189mil) on Top Layer And Pad LT2_U_VT_WRP4-15(6612.795mil,1213.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP4-17(6561.614mil,1213.189mil) on Top Layer And Pad LT2_U_VT_WRP4-16(6587.205mil,1213.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP4-18(6536.024mil,1213.189mil) on Top Layer And Pad LT2_U_VT_WRP4-17(6561.614mil,1213.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP4-19(6510.433mil,1213.189mil) on Top Layer And Pad LT2_U_VT_WRP4-18(6536.024mil,1213.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP4-20(6484.842mil,1213.189mil) on Top Layer And Pad LT2_U_VT_WRP4-19(6510.433mil,1213.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP4-9(6689.567mil,986.811mil) on Top Layer And Pad LT2_U_VT_WRP4-10(6715.158mil,986.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP4-8(6663.976mil,986.811mil) on Top Layer And Pad LT2_U_VT_WRP4-9(6689.567mil,986.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP4-7(6638.386mil,986.811mil) on Top Layer And Pad LT2_U_VT_WRP4-8(6663.976mil,986.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP4-6(6612.795mil,986.811mil) on Top Layer And Pad LT2_U_VT_WRP4-7(6638.386mil,986.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP4-5(6587.205mil,986.811mil) on Top Layer And Pad LT2_U_VT_WRP4-6(6612.795mil,986.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP4-4(6561.614mil,986.811mil) on Top Layer And Pad LT2_U_VT_WRP4-5(6587.205mil,986.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP4-3(6536.024mil,986.811mil) on Top Layer And Pad LT2_U_VT_WRP4-4(6561.614mil,986.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP4-2(6510.433mil,986.811mil) on Top Layer And Pad LT2_U_VT_WRP4-3(6536.024mil,986.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP4-1(6484.842mil,986.811mil) on Top Layer And Pad LT2_U_VT_WRP4-2(6510.433mil,986.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP5-2(8239.567mil,1413.189mil) on Top Layer And Pad LT2_U_VT_WRP5-1(8265.157mil,1413.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP5-3(8213.976mil,1413.189mil) on Top Layer And Pad LT2_U_VT_WRP5-2(8239.567mil,1413.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP5-4(8188.386mil,1413.189mil) on Top Layer And Pad LT2_U_VT_WRP5-3(8213.976mil,1413.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP5-5(8162.795mil,1413.189mil) on Top Layer And Pad LT2_U_VT_WRP5-4(8188.386mil,1413.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP5-6(8137.205mil,1413.189mil) on Top Layer And Pad LT2_U_VT_WRP5-5(8162.795mil,1413.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP5-7(8111.614mil,1413.189mil) on Top Layer And Pad LT2_U_VT_WRP5-6(8137.205mil,1413.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP5-8(8086.024mil,1413.189mil) on Top Layer And Pad LT2_U_VT_WRP5-7(8111.614mil,1413.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP5-9(8060.433mil,1413.189mil) on Top Layer And Pad LT2_U_VT_WRP5-8(8086.024mil,1413.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP5-10(8034.842mil,1413.189mil) on Top Layer And Pad LT2_U_VT_WRP5-9(8060.433mil,1413.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP5-19(8239.567mil,1186.811mil) on Top Layer And Pad LT2_U_VT_WRP5-20(8265.157mil,1186.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP5-18(8213.976mil,1186.811mil) on Top Layer And Pad LT2_U_VT_WRP5-19(8239.567mil,1186.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP5-17(8188.386mil,1186.811mil) on Top Layer And Pad LT2_U_VT_WRP5-18(8213.976mil,1186.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP5-16(8162.795mil,1186.811mil) on Top Layer And Pad LT2_U_VT_WRP5-17(8188.386mil,1186.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP5-15(8137.205mil,1186.811mil) on Top Layer And Pad LT2_U_VT_WRP5-16(8162.795mil,1186.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP5-14(8111.614mil,1186.811mil) on Top Layer And Pad LT2_U_VT_WRP5-15(8137.205mil,1186.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP5-13(8086.024mil,1186.811mil) on Top Layer And Pad LT2_U_VT_WRP5-14(8111.614mil,1186.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP5-12(8060.433mil,1186.811mil) on Top Layer And Pad LT2_U_VT_WRP5-13(8086.024mil,1186.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP5-11(8034.842mil,1186.811mil) on Top Layer And Pad LT2_U_VT_WRP5-12(8060.433mil,1186.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP6-12(6986.811mil,727.067mil) on Top Layer And Pad LT2_U_VT_WRP6-11(6986.811mil,752.658mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP6-13(6986.811mil,701.476mil) on Top Layer And Pad LT2_U_VT_WRP6-12(6986.811mil,727.067mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP6-14(6986.811mil,675.886mil) on Top Layer And Pad LT2_U_VT_WRP6-13(6986.811mil,701.476mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP6-15(6986.811mil,650.295mil) on Top Layer And Pad LT2_U_VT_WRP6-14(6986.811mil,675.886mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP6-16(6986.811mil,624.705mil) on Top Layer And Pad LT2_U_VT_WRP6-15(6986.811mil,650.295mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP6-17(6986.811mil,599.114mil) on Top Layer And Pad LT2_U_VT_WRP6-16(6986.811mil,624.705mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP6-18(6986.811mil,573.524mil) on Top Layer And Pad LT2_U_VT_WRP6-17(6986.811mil,599.114mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP6-19(6986.811mil,547.933mil) on Top Layer And Pad LT2_U_VT_WRP6-18(6986.811mil,573.524mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP6-20(6986.811mil,522.342mil) on Top Layer And Pad LT2_U_VT_WRP6-19(6986.811mil,547.933mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP6-9(7213.189mil,727.067mil) on Top Layer And Pad LT2_U_VT_WRP6-10(7213.189mil,752.658mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP6-8(7213.189mil,701.476mil) on Top Layer And Pad LT2_U_VT_WRP6-9(7213.189mil,727.067mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP6-7(7213.189mil,675.886mil) on Top Layer And Pad LT2_U_VT_WRP6-8(7213.189mil,701.476mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP6-6(7213.189mil,650.295mil) on Top Layer And Pad LT2_U_VT_WRP6-7(7213.189mil,675.886mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP6-5(7213.189mil,624.705mil) on Top Layer And Pad LT2_U_VT_WRP6-6(7213.189mil,650.295mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP6-4(7213.189mil,599.114mil) on Top Layer And Pad LT2_U_VT_WRP6-5(7213.189mil,624.705mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP6-3(7213.189mil,573.524mil) on Top Layer And Pad LT2_U_VT_WRP6-4(7213.189mil,599.114mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP6-2(7213.189mil,547.933mil) on Top Layer And Pad LT2_U_VT_WRP6-3(7213.189mil,573.524mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP6-1(7213.189mil,522.342mil) on Top Layer And Pad LT2_U_VT_WRP6-2(7213.189mil,547.933mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP7-2(9230.433mil,3586.811mil) on Top Layer And Pad LT2_U_VT_WRP7-1(9204.843mil,3586.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP7-3(9256.024mil,3586.811mil) on Top Layer And Pad LT2_U_VT_WRP7-2(9230.433mil,3586.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP7-4(9281.614mil,3586.811mil) on Top Layer And Pad LT2_U_VT_WRP7-3(9256.024mil,3586.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP7-5(9307.205mil,3586.811mil) on Top Layer And Pad LT2_U_VT_WRP7-4(9281.614mil,3586.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP7-6(9332.795mil,3586.811mil) on Top Layer And Pad LT2_U_VT_WRP7-5(9307.205mil,3586.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP7-7(9358.386mil,3586.811mil) on Top Layer And Pad LT2_U_VT_WRP7-6(9332.795mil,3586.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP7-8(9383.976mil,3586.811mil) on Top Layer And Pad LT2_U_VT_WRP7-7(9358.386mil,3586.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP7-9(9409.567mil,3586.811mil) on Top Layer And Pad LT2_U_VT_WRP7-8(9383.976mil,3586.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP7-10(9435.157mil,3586.811mil) on Top Layer And Pad LT2_U_VT_WRP7-9(9409.567mil,3586.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP7-19(9230.433mil,3813.189mil) on Top Layer And Pad LT2_U_VT_WRP7-20(9204.843mil,3813.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP7-18(9256.024mil,3813.189mil) on Top Layer And Pad LT2_U_VT_WRP7-19(9230.433mil,3813.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP7-17(9281.614mil,3813.189mil) on Top Layer And Pad LT2_U_VT_WRP7-18(9256.024mil,3813.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP7-16(9307.205mil,3813.189mil) on Top Layer And Pad LT2_U_VT_WRP7-17(9281.614mil,3813.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP7-15(9332.795mil,3813.189mil) on Top Layer And Pad LT2_U_VT_WRP7-16(9307.205mil,3813.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP7-14(9358.386mil,3813.189mil) on Top Layer And Pad LT2_U_VT_WRP7-15(9332.795mil,3813.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP7-13(9383.976mil,3813.189mil) on Top Layer And Pad LT2_U_VT_WRP7-14(9358.386mil,3813.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP7-12(9409.567mil,3813.189mil) on Top Layer And Pad LT2_U_VT_WRP7-13(9383.976mil,3813.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP7-11(9435.157mil,3813.189mil) on Top Layer And Pad LT2_U_VT_WRP7-12(9409.567mil,3813.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP8-12(10013.189mil,4272.933mil) on Top Layer And Pad LT2_U_VT_WRP8-11(10013.189mil,4247.342mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP8-13(10013.189mil,4298.524mil) on Top Layer And Pad LT2_U_VT_WRP8-12(10013.189mil,4272.933mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP8-14(10013.189mil,4324.114mil) on Top Layer And Pad LT2_U_VT_WRP8-13(10013.189mil,4298.524mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP8-15(10013.189mil,4349.705mil) on Top Layer And Pad LT2_U_VT_WRP8-14(10013.189mil,4324.114mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP8-16(10013.189mil,4375.295mil) on Top Layer And Pad LT2_U_VT_WRP8-15(10013.189mil,4349.705mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP8-17(10013.189mil,4400.886mil) on Top Layer And Pad LT2_U_VT_WRP8-16(10013.189mil,4375.295mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP8-18(10013.189mil,4426.476mil) on Top Layer And Pad LT2_U_VT_WRP8-17(10013.189mil,4400.886mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP8-19(10013.189mil,4452.067mil) on Top Layer And Pad LT2_U_VT_WRP8-18(10013.189mil,4426.476mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP8-20(10013.189mil,4477.658mil) on Top Layer And Pad LT2_U_VT_WRP8-19(10013.189mil,4452.067mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP8-9(9786.811mil,4272.933mil) on Top Layer And Pad LT2_U_VT_WRP8-10(9786.811mil,4247.342mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP8-8(9786.811mil,4298.524mil) on Top Layer And Pad LT2_U_VT_WRP8-9(9786.811mil,4272.933mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP8-7(9786.811mil,4324.114mil) on Top Layer And Pad LT2_U_VT_WRP8-8(9786.811mil,4298.524mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP8-6(9786.811mil,4349.705mil) on Top Layer And Pad LT2_U_VT_WRP8-7(9786.811mil,4324.114mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP8-5(9786.811mil,4375.295mil) on Top Layer And Pad LT2_U_VT_WRP8-6(9786.811mil,4349.705mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP8-4(9786.811mil,4400.886mil) on Top Layer And Pad LT2_U_VT_WRP8-5(9786.811mil,4375.295mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP8-3(9786.811mil,4426.476mil) on Top Layer And Pad LT2_U_VT_WRP8-4(9786.811mil,4400.886mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP8-2(9786.811mil,4452.067mil) on Top Layer And Pad LT2_U_VT_WRP8-3(9786.811mil,4426.476mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 4mil) Between Pad LT2_U_VT_WRP8-1(9786.811mil,4477.658mil) on Top Layer And Pad LT2_U_VT_WRP8-2(9786.811mil,4452.067mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
Rule Violations :312

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "5_U_Power_Control2" (3981mil,3404mil) on Top Overlay And Pad D1_U_Power_Control2-1(4800mil,3405.906mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "VR1_U_Power_Control2" (4167mil,3412mil) on Top Overlay And Pad D1_U_Power_Control2-1(4800mil,3405.906mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "VR1_U_Power_Control1" (4167mil,1912mil) on Top Overlay And Pad D1_U_Power_Control1-1(4800mil,1905.906mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.646mil < 10mil) Between Track (1831.496mil,300mil)(2168.504mil,300mil) on Top Overlay And Pad S1-1(2100mil,250mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.646mil < 10mil) Between Track (1831.496mil,200mil)(2168.504mil,200mil) on Top Overlay And Pad S1-1(2100mil,250mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.533mil < 10mil) Between Track (1831.496mil,300mil)(2168.504mil,300mil) on Top Overlay And Pad S1-2(1900mil,250mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.533mil < 10mil) Between Track (1831.496mil,200mil)(2168.504mil,200mil) on Top Overlay And Pad S1-2(1900mil,250mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.87mil < 10mil) Between Text "5_U_Power_Control1" (3381mil,1804mil) on Top Overlay And Pad POT_U_Power_Control1-1(3586.811mil,1776.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "D2_U_Power_Control2" (3903mil,2100mil) on Top Overlay And Pad POT_U_Power_Control2-1(3813.189mil,3123.228mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.761mil < 10mil) Between Text "D2_U_Power_Control2" (3903mil,2100mil) on Top Overlay And Pad POT_U_Power_Control2-2(3813.189mil,3148.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.761mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "D2_U_Power_Control2" (3903mil,2100mil) on Top Overlay And Pad POT_U_Power_Control2-3(3813.189mil,3174.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "D2_U_Power_Control2" (3903mil,2100mil) on Top Overlay And Pad POT_U_Power_Control2-4(3813.189mil,3200mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.87mil < 10mil) Between Text "6_U_Power_Control2" (3381mil,3304mil) on Top Overlay And Pad POT_U_Power_Control2-8(3586.811mil,3276.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.484mil < 10mil) Between Text "0.1uF_4_U_VT_WRP7" (9181mil,2804mil) on Top Overlay And Pad LT1_U_VT_WRP1-1(9576.811mil,2775.157mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.884mil < 10mil) Between Text "0.1uF_3_U_VT_WRP7" (8981mil,2804mil) on Top Overlay And Pad LT1_U_VT_WRP1-1(9576.811mil,2775.157mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.884mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.286mil < 10mil) Between Text "1_U_Power_Control2" (4776mil,2804mil) on Top Overlay And Pad LM2_U_Power_Control2-1(5244.292mil,2862.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.286mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.286mil < 10mil) Between Text "1_U_Power_Control2" (4776mil,2804mil) on Top Overlay And Pad LM2_U_Power_Control2-5(5155.708mil,2862.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.286mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.293mil < 10mil) Between Text "LM2_U_Power_Control1" (5138mil,1576mil) on Top Overlay And Pad LM1_U_Power_Control1-1(5244.292mil,1662.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.293mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.293mil < 10mil) Between Text "LM2_U_Power_Control1" (5138mil,1576mil) on Top Overlay And Pad LM1_U_Power_Control1-5(5155.708mil,1662.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.293mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4168.11mil,3144.882mil)(4431.89mil,3144.882mil) on Top Overlay And Pad VR1_U_Power_Control2-4(4300mil,3085.826mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4168.11mil,3255.118mil)(4431.89mil,3255.118mil) on Top Overlay And Pad VR1_U_Power_Control2-3(4209.448mil,3314.174mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "6_U_Power_Control2" (3381mil,3304mil) on Top Overlay And Pad VR1_U_Power_Control2-3(4209.448mil,3314.174mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "POT_U_Power_Control2" (3555mil,3351mil) on Top Overlay And Pad VR1_U_Power_Control2-3(4209.448mil,3314.174mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4168.11mil,3255.118mil)(4431.89mil,3255.118mil) on Top Overlay And Pad VR1_U_Power_Control2-2(4300mil,3314.174mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "6_U_Power_Control2" (3381mil,3304mil) on Top Overlay And Pad VR1_U_Power_Control2-2(4300mil,3314.174mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "POT_U_Power_Control2" (3555mil,3351mil) on Top Overlay And Pad VR1_U_Power_Control2-2(4300mil,3314.174mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4168.11mil,3255.118mil)(4431.89mil,3255.118mil) on Top Overlay And Pad VR1_U_Power_Control2-1(4390.552mil,3314.174mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "6_U_Power_Control2" (3381mil,3304mil) on Top Overlay And Pad VR1_U_Power_Control2-1(4390.552mil,3314.174mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "POT_U_Power_Control2" (3555mil,3351mil) on Top Overlay And Pad VR1_U_Power_Control2-1(4390.552mil,3314.174mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4168.11mil,1755.118mil)(4431.89mil,1755.118mil) on Top Overlay And Pad VR1_U_Power_Control1-4(4300mil,1814.174mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "5_U_Power_Control1" (3381mil,1804mil) on Top Overlay And Pad VR1_U_Power_Control1-4(4300mil,1814.174mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "6_U_Power_Control1" (3981mil,1704mil) on Top Overlay And Pad VR1_U_Power_Control1-4(4300mil,1814.174mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "POT_U_Power_Control1" (3555mil,1855mil) on Top Overlay And Pad VR1_U_Power_Control1-4(4300mil,1814.174mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4168.11mil,1644.882mil)(4431.89mil,1644.882mil) on Top Overlay And Pad VR1_U_Power_Control1-3(4390.552mil,1585.826mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4168.11mil,1644.882mil)(4431.89mil,1644.882mil) on Top Overlay And Pad VR1_U_Power_Control1-2(4300mil,1585.826mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (4168.11mil,1644.882mil)(4431.89mil,1644.882mil) on Top Overlay And Pad VR1_U_Power_Control1-1(4209.448mil,1585.826mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "LM1_U_Power_Control2" (5138mil,3326mil) on Top Overlay And Pad R3_U_Power_Control2-2(5435mil,3310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R4_U_Power_Control2" (5416mil,3193mil) on Top Overlay And Pad R3_U_Power_Control2-1(5435mil,3240mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "LM2_U_Power_Control1" (5138mil,1576mil) on Top Overlay And Pad R3_U_Power_Control1-1(5435mil,1665mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.588mil < 10mil) Between Text "6_U_Power_Control2" (3381mil,3304mil) on Top Overlay And Pad 5_U_Power_Control2-1(4000mil,3265mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.588mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "6_U_Power_Control2" (3381mil,3304mil) on Top Overlay And Pad 5_U_Power_Control2-2(4000mil,3335mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "POT_U_Power_Control2" (3555mil,3351mil) on Top Overlay And Pad 5_U_Power_Control2-2(4000mil,3335mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.549mil < 10mil) Between Text "4_U_Power_Control2" (3636mil,2769mil) on Top Overlay And Pad 3_U_Power_Control2-1(3725mil,2800mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "4_U_Power_Control2" (3636mil,2769mil) on Top Overlay And Pad 3_U_Power_Control2-2(3655mil,2800mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.549mil < 10mil) Between Text "4_U_Power_Control1" (3654mil,1269mil) on Top Overlay And Pad 3_U_Power_Control1-1(3743mil,1300mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "4_U_Power_Control1" (3654mil,1269mil) on Top Overlay And Pad 3_U_Power_Control1-2(3673mil,1300mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "LM1_U_Power_Control2" (5138mil,3326mil) on Top Overlay And Pad 2_U_Power_Control2-1(5163mil,3406mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "VR1_U_Power_Control2" (4167mil,3412mil) on Top Overlay And Pad 2_U_Power_Control2-1(5163mil,3406mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "VR1_U_Power_Control2" (4167mil,3412mil) on Top Overlay And Pad 2_U_Power_Control2-2(5093mil,3406mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "VR1_U_Power_Control1" (4167mil,1912mil) on Top Overlay And Pad 2_U_Power_Control1-1(5246mil,1906mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.607mil < 10mil) Between Text "LM1_U_Power_Control1" (5124mil,1812mil) on Top Overlay And Pad 2_U_Power_Control1-1(5246mil,1906mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.607mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "VR1_U_Power_Control1" (4167mil,1912mil) on Top Overlay And Pad 2_U_Power_Control1-2(5176mil,1906mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.607mil < 10mil) Between Text "LM1_U_Power_Control1" (5124mil,1812mil) on Top Overlay And Pad 2_U_Power_Control1-2(5176mil,1906mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.607mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R2_U_Power_Control2" (4240mil,2691mil) on Top Overlay And Pad 1_U_Power_Control2-1(4795mil,2735mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R2_U_Power_Control2" (4240mil,2691mil) on Top Overlay And Pad 1_U_Power_Control2-2(4795mil,2665mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R5_U_Power_Control2" (5681mil,3193mil) on Top Overlay And Pad R6_U_Power_Control2-2(5700mil,3240mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R4_U_Power_Control2" (5416mil,3193mil) on Top Overlay And Pad R6_U_Power_Control2-2(5700mil,3240mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "LM1_U_Power_Control2" (5138mil,3326mil) on Top Overlay And Pad R6_U_Power_Control2-1(5700mil,3310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "LT1_U_VT_WRP1" (9544mil,2854mil) on Top Overlay And Pad DUT1_U_DUT_HEADER1-27(10208.956mil,2850mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.491mil < 10mil) Between Text "0.1uF_4_U_VT_WRP7" (9181mil,2804mil) on Top Overlay And Pad DUT1_U_DUT_HEADER1-27(10208.956mil,2850mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.491mil < 10mil) Between Text "0.1uF_3_U_VT_WRP2" (9181mil,2404mil) on Top Overlay And Pad DUT1_U_DUT_HEADER1-31(10208.956mil,2450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "LT2_U_VT_WRP1" (9544mil,2054mil) on Top Overlay And Pad DUT1_U_DUT_HEADER1-35(10208.956mil,2050mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R5_U_Power_Control2" (5681mil,3193mil) on Top Overlay And Pad DUT1_U_DUT_HEADER2-3(6483.956mil,3250mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R4_U_Power_Control2" (5416mil,3193mil) on Top Overlay And Pad DUT1_U_DUT_HEADER2-3(6483.956mil,3250mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.903mil < 10mil) Between Text "R3_U_Power_Control2" (5416mil,3379mil) on Top Overlay And Pad DUT1_U_DUT_HEADER2-2(6483.956mil,3350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.903mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.903mil < 10mil) Between Text "R6_U_Power_Control2" (5681mil,3379mil) on Top Overlay And Pad DUT1_U_DUT_HEADER2-2(6483.956mil,3350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.903mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R3_U_Power_Control2" (5416mil,3379mil) on Top Overlay And Pad DUT1_U_DUT_HEADER2-1(6483.956mil,3450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.345mil < 10mil) Between Text "R6_U_Power_Control2" (5681mil,3379mil) on Top Overlay And Pad DUT1_U_DUT_HEADER2-1(6483.956mil,3450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.345mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R3_U_Power_Control1" (5416mil,1804mil) on Top Overlay And Pad DUT1_U_DUT_HEADER2-17(6483.956mil,1850mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R6_U_Power_Control1" (5681mil,1804mil) on Top Overlay And Pad DUT1_U_DUT_HEADER2-17(6483.956mil,1850mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R5_U_Power_Control1" (5681mil,1544mil) on Top Overlay And Pad DUT1_U_DUT_HEADER2-20(6483.956mil,1550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R4_U_Power_Control1" (5416mil,1544mil) on Top Overlay And Pad DUT1_U_DUT_HEADER2-20(6483.956mil,1550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R5_U_Power_Control1" (5681mil,1544mil) on Top Overlay And Pad DUT1_U_DUT_HEADER2-21(6791.044mil,1550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R6_U_Power_Control1" (5681mil,1804mil) on Top Overlay And Pad DUT1_U_DUT_HEADER2-24(6791.044mil,1850mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R6_U_Power_Control2" (5681mil,3379mil) on Top Overlay And Pad DUT1_U_DUT_HEADER2-40(6791.044mil,3450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.903mil < 10mil) Between Text "R6_U_Power_Control2" (5681mil,3379mil) on Top Overlay And Pad DUT1_U_DUT_HEADER2-39(6791.044mil,3350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.903mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R5_U_Power_Control2" (5681mil,3193mil) on Top Overlay And Pad DUT1_U_DUT_HEADER2-38(6791.044mil,3250mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "LT2_U_VT_WRP6" (6954mil,818mil) on Top Overlay And Pad DUT1_U_DUT_HEADER3-40(7550mil,791.044mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "LT2_U_VT_WRP6" (6954mil,818mil) on Top Overlay And Pad DUT1_U_DUT_HEADER3-39(7650mil,791.044mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "LT1_U_VT_WRP8" (6954mil,4556mil) on Top Overlay And Pad DUT1_U_DUT_HEADER4-19(7650mil,4516.044mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "LT1_U_VT_WRP8" (6954mil,4556mil) on Top Overlay And Pad DUT1_U_DUT_HEADER4-20(7550mil,4516.044mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
Rule Violations :81

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "5_U_Power_Control1" (3381mil,1804mil) on Top Overlay And Arc (3586.811mil,1805.315mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.056mil < 10mil) Between Text "0.1uF_3_U_VT_WRP3" (8581mil,2804mil) on Top Overlay And Arc (9576.811mil,2803.701mil) on Top Overlay Silk Text to Silk Clearance [4.056mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_4_U_VT_WRP7" (9181mil,2804mil) on Top Overlay And Arc (9576.811mil,2803.701mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_3_U_VT_WRP7" (8981mil,2804mil) on Top Overlay And Arc (9576.811mil,2803.701mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_3_U_VT_WRP1" (8781mil,2804mil) on Top Overlay And Arc (9576.811mil,2803.701mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "1_U_Power_Control2" (4776mil,2804mil) on Top Overlay And Arc (5244.291mil,2829.134mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LM2_U_Power_Control1" (5138mil,1576mil) on Top Overlay And Arc (5244.291mil,1629.134mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "6_U_Power_Control2" (3381mil,3304mil) on Top Overlay And Arc (4431.89mil,3314.173mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "5_U_Power_Control1" (3381mil,1804mil) on Top Overlay And Track (3633.071mil,1800.394mil)(3766.929mil,1800.394mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "5_U_Power_Control1" (3381mil,1804mil) on Top Overlay And Track (3766.929mil,1599.606mil)(3766.929mil,1800.394mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.667mil < 10mil) Between Text "5_U_Power_Control1" (3381mil,1804mil) on Top Overlay And Track (3633.071mil,1599.606mil)(3633.071mil,1800.394mil) on Top Overlay Silk Text to Silk Clearance [3.667mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "6_U_Power_Control2" (3381mil,3304mil) on Top Overlay And Track (3766.929mil,3099.606mil)(3766.929mil,3300.394mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.667mil < 10mil) Between Text "6_U_Power_Control2" (3381mil,3304mil) on Top Overlay And Track (3633.071mil,3099.606mil)(3633.071mil,3300.394mil) on Top Overlay Silk Text to Silk Clearance [3.667mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "6_U_Power_Control2" (3381mil,3304mil) on Top Overlay And Track (3633.071mil,3300.394mil)(3766.929mil,3300.394mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_4_U_VT_WRP7" (9181mil,2804mil) on Top Overlay And Track (9624.055mil,2530.079mil)(9624.055mil,2789.921mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.6mil < 10mil) Between Text "0.1uF_4_U_VT_WRP7" (9181mil,2804mil) on Top Overlay And Track (9755.945mil,2530.079mil)(9755.945mil,2789.921mil) on Top Overlay Silk Text to Silk Clearance [6.6mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_4_U_VT_WRP7" (9181mil,2804mil) on Top Overlay And Track (9624.055mil,2789.921mil)(9755.945mil,2789.921mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_3_U_VT_WRP7" (8981mil,2804mil) on Top Overlay And Track (9624.055mil,2789.921mil)(9755.945mil,2789.921mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.73mil < 10mil) Between Text "0.1uF_3_U_VT_WRP1" (8781mil,2804mil) on Top Overlay And Track (9624.055mil,2789.921mil)(9755.945mil,2789.921mil) on Top Overlay Silk Text to Silk Clearance [4.73mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "1_U_Power_Control2" (4776mil,2804mil) on Top Overlay And Track (5198.032mil,2838.976mil)(5201.968mil,2838.976mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LM2_U_Power_Control1" (5138mil,1576mil) on Top Overlay And Track (5198.032mil,1638.976mil)(5201.968mil,1638.976mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "6_U_Power_Control1" (3981mil,1704mil) on Top Overlay And Track (4431.89mil,1644.882mil)(4431.89mil,1755.118mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "6_U_Power_Control1" (3981mil,1704mil) on Top Overlay And Track (4168.11mil,1644.882mil)(4168.11mil,1755.118mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "6_U_Power_Control1" (3981mil,1704mil) on Top Overlay And Track (4168.11mil,1755.118mil)(4431.89mil,1755.118mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.047mil < 10mil) Between Text "6_U_Power_Control1" (3981mil,1704mil) on Top Overlay And Track (4855.118mil,1595.67mil)(4855.118mil,1804.33mil) on Top Overlay Silk Text to Silk Clearance [5.047mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "6_U_Power_Control1" (3981mil,1704mil) on Top Overlay And Track (4744.882mil,1595.67mil)(4744.882mil,1804.33mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R5_U_Power_Control2" (5681mil,3193mil) on Top Overlay And Text "R4_U_Power_Control2" (5416mil,3193mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LM2_U_Power_Control1" (5138mil,1576mil) on Top Overlay And Text "R4_U_Power_Control1" (5416mil,1544mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R5_U_Power_Control1" (5681mil,1544mil) on Top Overlay And Text "R4_U_Power_Control1" (5416mil,1544mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LM1_U_Power_Control2" (5138mil,3326mil) on Top Overlay And Text "R3_U_Power_Control2" (5416mil,3379mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R6_U_Power_Control2" (5681mil,3379mil) on Top Overlay And Text "R3_U_Power_Control2" (5416mil,3379mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LM1_U_Power_Control1" (5124mil,1812mil) on Top Overlay And Text "R3_U_Power_Control1" (5416mil,1804mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R6_U_Power_Control1" (5681mil,1804mil) on Top Overlay And Text "R3_U_Power_Control1" (5416mil,1804mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D1_U_Power_Control2" (4751mil,3489mil) on Top Overlay And Text "VR1_U_Power_Control2" (4167mil,3412mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "2_U_Power_Control2" (5074mil,3475mil) on Top Overlay And Text "VR1_U_Power_Control2" (4167mil,3412mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "5_U_Power_Control2" (3981mil,3404mil) on Top Overlay And Text "VR1_U_Power_Control2" (4167mil,3412mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "POT_U_Power_Control2" (3555mil,3351mil) on Top Overlay And Text "VR1_U_Power_Control2" (4167mil,3412mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LM1_U_Power_Control1" (5124mil,1812mil) on Top Overlay And Text "R6_U_Power_Control1" (5681mil,1804mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LM2_U_Power_Control1" (5138mil,1576mil) on Top Overlay And Text "R5_U_Power_Control1" (5681mil,1544mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LM2_U_Power_Control2" (5327mil,2963mil) on Top Overlay And Text "R2_U_Power_Control2" (4240mil,2691mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.195mil < 10mil) Between Text "4_U_Power_Control2" (3636mil,2769mil) on Top Overlay And Text "R2_U_Power_Control2" (4240mil,2691mil) on Top Overlay Silk Text to Silk Clearance [7.195mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D2_U_Power_Control1" (4056mil,1099mil) on Top Overlay And Text "R2_U_Power_Control1" (5079mil,1069mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "6_U_Power_Control2" (3381mil,3304mil) on Top Overlay And Text "POT_U_Power_Control2" (3555mil,3351mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "5_U_Power_Control2" (3981mil,3404mil) on Top Overlay And Text "POT_U_Power_Control2" (3555mil,3351mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "3_U_Power_Control2" (3636mil,2869mil) on Top Overlay And Text "D2_U_Power_Control2" (3903mil,2100mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "4_U_Power_Control2" (3636mil,2769mil) on Top Overlay And Text "D2_U_Power_Control2" (3903mil,2100mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.199mil < 10mil) Between Text "D1_U_Power_Control2" (4751mil,3489mil) on Top Overlay And Text "5_U_Power_Control2" (3981mil,3404mil) on Top Overlay Silk Text to Silk Clearance [4.199mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "POT_U_Power_Control1" (3555mil,1855mil) on Top Overlay And Text "5_U_Power_Control1" (3381mil,1804mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D1_U_Power_Control2" (4751mil,3489mil) on Top Overlay And Text "2_U_Power_Control2" (5074mil,3475mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LM2_U_Power_Control2" (5327mil,2963mil) on Top Overlay And Text "2_U_Power_Control1" (5157mil,1975mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D1_U_Power_Control1" (4751mil,1989mil) on Top Overlay And Text "2_U_Power_Control1" (5157mil,1975mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "VR1_U_Power_Control1" (4167mil,1912mil) on Top Overlay And Text "2_U_Power_Control1" (5157mil,1975mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LM2_U_Power_Control2" (5327mil,2963mil) on Top Overlay And Text "1_U_Power_Control2" (4776mil,2804mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LT2_U_VT_WRP3" (7184mil,3356mil) on Top Overlay And Text "0.1uF_4_U_VT_WRP8" (7717mil,2577mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_3_U_VT_WRP3" (8581mil,2804mil) on Top Overlay And Text "0.1uF_4_U_VT_WRP7" (9181mil,2804mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LT1_U_VT_WRP1" (9544mil,2854mil) on Top Overlay And Text "0.1uF_4_U_VT_WRP7" (9181mil,2804mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_4_U_VT_WRP3" (8381mil,2804mil) on Top Overlay And Text "0.1uF_4_U_VT_WRP7" (9181mil,2804mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.493mil < 10mil) Between Text "0.1uF_3_U_VT_WRP8" (8181mil,2804mil) on Top Overlay And Text "0.1uF_4_U_VT_WRP7" (9181mil,2804mil) on Top Overlay Silk Text to Silk Clearance [9.493mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_3_U_VT_WRP7" (8981mil,2804mil) on Top Overlay And Text "0.1uF_4_U_VT_WRP7" (9181mil,2804mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_3_U_VT_WRP1" (8781mil,2804mil) on Top Overlay And Text "0.1uF_4_U_VT_WRP7" (9181mil,2804mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_3_U_VT_WRP3" (8581mil,2804mil) on Top Overlay And Text "0.1uF_4_U_VT_WRP6" (7781mil,2804mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_4_U_VT_WRP3" (8381mil,2804mil) on Top Overlay And Text "0.1uF_4_U_VT_WRP6" (7781mil,2804mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_3_U_VT_WRP8" (8181mil,2804mil) on Top Overlay And Text "0.1uF_4_U_VT_WRP6" (7781mil,2804mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.493mil < 10mil) Between Text "0.1uF_3_U_VT_WRP1" (8781mil,2804mil) on Top Overlay And Text "0.1uF_4_U_VT_WRP6" (7781mil,2804mil) on Top Overlay Silk Text to Silk Clearance [9.493mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_3_U_VT_WRP6" (8581mil,2404mil) on Top Overlay And Text "0.1uF_4_U_VT_WRP5" (7781mil,2404mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.797mil < 10mil) Between Text "LT1_U_VT_WRP3" (7184mil,2481mil) on Top Overlay And Text "0.1uF_4_U_VT_WRP5" (7781mil,2404mil) on Top Overlay Silk Text to Silk Clearance [6.797mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_4_U_VT_WRP4" (7981mil,2404mil) on Top Overlay And Text "0.1uF_4_U_VT_WRP5" (7781mil,2404mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_4_U_VT_WRP2" (8181mil,2404mil) on Top Overlay And Text "0.1uF_4_U_VT_WRP5" (7781mil,2404mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_4_U_VT_WRP1" (8381mil,2404mil) on Top Overlay And Text "0.1uF_4_U_VT_WRP5" (7781mil,2404mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.493mil < 10mil) Between Text "0.1uF_3_U_VT_WRP5" (8781mil,2404mil) on Top Overlay And Text "0.1uF_4_U_VT_WRP5" (7781mil,2404mil) on Top Overlay Silk Text to Silk Clearance [9.493mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_3_U_VT_WRP6" (8581mil,2404mil) on Top Overlay And Text "0.1uF_4_U_VT_WRP4" (7981mil,2404mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_4_U_VT_WRP2" (8181mil,2404mil) on Top Overlay And Text "0.1uF_4_U_VT_WRP4" (7981mil,2404mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_4_U_VT_WRP1" (8381mil,2404mil) on Top Overlay And Text "0.1uF_4_U_VT_WRP4" (7981mil,2404mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_3_U_VT_WRP5" (8781mil,2404mil) on Top Overlay And Text "0.1uF_4_U_VT_WRP4" (7981mil,2404mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.493mil < 10mil) Between Text "0.1uF_3_U_VT_WRP4" (8981mil,2404mil) on Top Overlay And Text "0.1uF_4_U_VT_WRP4" (7981mil,2404mil) on Top Overlay Silk Text to Silk Clearance [9.493mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_3_U_VT_WRP3" (8581mil,2804mil) on Top Overlay And Text "0.1uF_4_U_VT_WRP3" (8381mil,2804mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_3_U_VT_WRP8" (8181mil,2804mil) on Top Overlay And Text "0.1uF_4_U_VT_WRP3" (8381mil,2804mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_3_U_VT_WRP7" (8981mil,2804mil) on Top Overlay And Text "0.1uF_4_U_VT_WRP3" (8381mil,2804mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_3_U_VT_WRP1" (8781mil,2804mil) on Top Overlay And Text "0.1uF_4_U_VT_WRP3" (8381mil,2804mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_3_U_VT_WRP6" (8581mil,2404mil) on Top Overlay And Text "0.1uF_4_U_VT_WRP2" (8181mil,2404mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.493mil < 10mil) Between Text "0.1uF_3_U_VT_WRP2" (9181mil,2404mil) on Top Overlay And Text "0.1uF_4_U_VT_WRP2" (8181mil,2404mil) on Top Overlay Silk Text to Silk Clearance [9.493mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_4_U_VT_WRP1" (8381mil,2404mil) on Top Overlay And Text "0.1uF_4_U_VT_WRP2" (8181mil,2404mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_3_U_VT_WRP5" (8781mil,2404mil) on Top Overlay And Text "0.1uF_4_U_VT_WRP2" (8181mil,2404mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_3_U_VT_WRP4" (8981mil,2404mil) on Top Overlay And Text "0.1uF_4_U_VT_WRP2" (8181mil,2404mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_3_U_VT_WRP6" (8581mil,2404mil) on Top Overlay And Text "0.1uF_4_U_VT_WRP1" (8381mil,2404mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_3_U_VT_WRP2" (9181mil,2404mil) on Top Overlay And Text "0.1uF_4_U_VT_WRP1" (8381mil,2404mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_3_U_VT_WRP5" (8781mil,2404mil) on Top Overlay And Text "0.1uF_4_U_VT_WRP1" (8381mil,2404mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_3_U_VT_WRP4" (8981mil,2404mil) on Top Overlay And Text "0.1uF_4_U_VT_WRP1" (8381mil,2404mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_3_U_VT_WRP3" (8581mil,2804mil) on Top Overlay And Text "0.1uF_3_U_VT_WRP8" (8181mil,2804mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_3_U_VT_WRP7" (8981mil,2804mil) on Top Overlay And Text "0.1uF_3_U_VT_WRP8" (8181mil,2804mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_3_U_VT_WRP1" (8781mil,2804mil) on Top Overlay And Text "0.1uF_3_U_VT_WRP8" (8181mil,2804mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_3_U_VT_WRP3" (8581mil,2804mil) on Top Overlay And Text "0.1uF_3_U_VT_WRP7" (8981mil,2804mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LT1_U_VT_WRP1" (9544mil,2854mil) on Top Overlay And Text "0.1uF_3_U_VT_WRP7" (8981mil,2804mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_3_U_VT_WRP1" (8781mil,2804mil) on Top Overlay And Text "0.1uF_3_U_VT_WRP7" (8981mil,2804mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_3_U_VT_WRP2" (9181mil,2404mil) on Top Overlay And Text "0.1uF_3_U_VT_WRP6" (8581mil,2404mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_3_U_VT_WRP5" (8781mil,2404mil) on Top Overlay And Text "0.1uF_3_U_VT_WRP6" (8581mil,2404mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_3_U_VT_WRP4" (8981mil,2404mil) on Top Overlay And Text "0.1uF_3_U_VT_WRP6" (8581mil,2404mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_3_U_VT_WRP2" (9181mil,2404mil) on Top Overlay And Text "0.1uF_3_U_VT_WRP5" (8781mil,2404mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_3_U_VT_WRP4" (8981mil,2404mil) on Top Overlay And Text "0.1uF_3_U_VT_WRP5" (8781mil,2404mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_3_U_VT_WRP2" (9181mil,2404mil) on Top Overlay And Text "0.1uF_3_U_VT_WRP4" (8981mil,2404mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LT1_U_VT_WRP1" (9544mil,2854mil) on Top Overlay And Text "0.1uF_3_U_VT_WRP3" (8581mil,2804mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_3_U_VT_WRP1" (8781mil,2804mil) on Top Overlay And Text "0.1uF_3_U_VT_WRP3" (8581mil,2804mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LT1_U_VT_WRP1" (9544mil,2854mil) on Top Overlay And Text "0.1uF_3_U_VT_WRP1" (8781mil,2804mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D1_U_Power_Control1" (4751mil,1989mil) on Top Overlay And Text "VR1_U_Power_Control1" (4167mil,1912mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "POT_U_Power_Control1" (3555mil,1855mil) on Top Overlay And Text "VR1_U_Power_Control1" (4167mil,1912mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LM1_U_Power_Control2" (5138mil,3326mil) on Top Overlay And Text "R6_U_Power_Control2" (5681mil,3379mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "DUT1_U_DUT_HEADER3" (7536mil,874mil) on Top Overlay And Text "LT2_U_VT_WRP6" (6954mil,818mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "DUT1_U_DUT_HEADER4" (7536mil,4599mil) on Top Overlay And Text "LT1_U_VT_WRP8" (6954mil,4556mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D1_U_Power_Control1" (4751mil,1989mil) on Top Overlay And Text "LM2_U_Power_Control2" (5327mil,2963mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LM1_U_Power_Control1" (5124mil,1812mil) on Top Overlay And Text "LM2_U_Power_Control2" (5327mil,2963mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_1_U_VT_WRP5" (8681mil,2596mil) on Bottom Overlay And Text "0.1uF_1_U_VT_WRP8" (7881mil,2596mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_0603" (8841mil,2546mil) on Bottom Overlay And Text "0.1uF_1_U_VT_WRP8" (7881mil,2596mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_1_U_VT_WRP5" (8681mil,2596mil) on Bottom Overlay And Text "0.1uF_0603" (8841mil,2546mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_0_U_VT_WRP4" (7818.5mil,2806.5mil) on Bottom Overlay And Text "0.1uF_1_U_VT_WRP7" (8319mil,2804mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_1_U_VT_WRP6" (8519mil,2804mil) on Bottom Overlay And Text "0.1uF_1_U_VT_WRP7" (8319mil,2804mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_1_U_VT_WRP4" (8919mil,2804mil) on Bottom Overlay And Text "0.1uF_1_U_VT_WRP7" (8319mil,2804mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_0_U_VT_WRP4" (7818.5mil,2806.5mil) on Bottom Overlay And Text "0.1uF_1_U_VT_WRP6" (8519mil,2804mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_1_U_VT_WRP4" (8919mil,2804mil) on Bottom Overlay And Text "0.1uF_1_U_VT_WRP6" (8519mil,2804mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_1_U_VT_WRP1" (9319mil,2804mil) on Bottom Overlay And Text "0.1uF_1_U_VT_WRP6" (8519mil,2804mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_1_U_VT_WRP2" (9081mil,2596mil) on Bottom Overlay And Text "0.1uF_1_U_VT_WRP5" (8681mil,2596mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_1_U_VT_WRP1" (9319mil,2804mil) on Bottom Overlay And Text "0.1uF_1_U_VT_WRP4" (8919mil,2804mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_0_U_VT_WRP1" (8319mil,2404mil) on Bottom Overlay And Text "0.1uF_1_U_VT_WRP3" (9119mil,2404mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_0_U_VT_WRP6" (9461mil,2404mil) on Bottom Overlay And Text "0.1uF_1_U_VT_WRP3" (9119mil,2404mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_0_U_VT_WRP5" (8719mil,2404mil) on Bottom Overlay And Text "0.1uF_1_U_VT_WRP3" (9119mil,2404mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_0_U_VT_WRP3" (8919mil,2404mil) on Bottom Overlay And Text "0.1uF_1_U_VT_WRP3" (9119mil,2404mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_0_U_VT_WRP2" (9319mil,2404mil) on Bottom Overlay And Text "0.1uF_1_U_VT_WRP3" (9119mil,2404mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_0_U_VT_WRP1" (8319mil,2404mil) on Bottom Overlay And Text "0.1uF_0_U_VT_WRP8" (7919mil,2404mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_0_U_VT_WRP7" (8119mil,2404mil) on Bottom Overlay And Text "0.1uF_0_U_VT_WRP8" (7919mil,2404mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_0_U_VT_WRP5" (8719mil,2404mil) on Bottom Overlay And Text "0.1uF_0_U_VT_WRP8" (7919mil,2404mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.493mil < 10mil) Between Text "0.1uF_0_U_VT_WRP3" (8919mil,2404mil) on Bottom Overlay And Text "0.1uF_0_U_VT_WRP8" (7919mil,2404mil) on Bottom Overlay Silk Text to Silk Clearance [9.493mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_0_U_VT_WRP1" (8319mil,2404mil) on Bottom Overlay And Text "0.1uF_0_U_VT_WRP7" (8119mil,2404mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_0_U_VT_WRP5" (8719mil,2404mil) on Bottom Overlay And Text "0.1uF_0_U_VT_WRP7" (8119mil,2404mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_0_U_VT_WRP3" (8919mil,2404mil) on Bottom Overlay And Text "0.1uF_0_U_VT_WRP7" (8119mil,2404mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_0_U_VT_WRP5" (8719mil,2404mil) on Bottom Overlay And Text "0.1uF_0_U_VT_WRP6" (9461mil,2404mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_0_U_VT_WRP3" (8919mil,2404mil) on Bottom Overlay And Text "0.1uF_0_U_VT_WRP6" (9461mil,2404mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_0_U_VT_WRP2" (9319mil,2404mil) on Bottom Overlay And Text "0.1uF_0_U_VT_WRP6" (9461mil,2404mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_0_U_VT_WRP1" (8319mil,2404mil) on Bottom Overlay And Text "0.1uF_0_U_VT_WRP5" (8719mil,2404mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_0_U_VT_WRP3" (8919mil,2404mil) on Bottom Overlay And Text "0.1uF_0_U_VT_WRP5" (8719mil,2404mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_0_U_VT_WRP2" (9319mil,2404mil) on Bottom Overlay And Text "0.1uF_0_U_VT_WRP5" (8719mil,2404mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_0_U_VT_WRP1" (8319mil,2404mil) on Bottom Overlay And Text "0.1uF_0_U_VT_WRP3" (8919mil,2404mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_0_U_VT_WRP2" (9319mil,2404mil) on Bottom Overlay And Text "0.1uF_0_U_VT_WRP3" (8919mil,2404mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.493mil < 10mil) Between Text "0.1uF_0_U_VT_WRP1" (8319mil,2404mil) on Bottom Overlay And Text "0.1uF_0_U_VT_WRP2" (9319mil,2404mil) on Bottom Overlay Silk Text to Silk Clearance [9.493mil]
Rule Violations :142

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0


Violations Detected : 535
Time Elapsed        : 00:00:07