// Seed: 2742124706
module module_0 (
    input tri1 id_0,
    input wire id_1
);
  wire id_3, id_4;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output wand id_0,
    input wire id_1,
    output wire id_2,
    input tri0 id_3,
    output supply0 id_4,
    input tri1 id_5,
    input wor id_6,
    input tri0 id_7,
    input tri0 id_8,
    input tri1 id_9,
    input uwire id_10,
    input tri0 id_11,
    input tri1 id_12,
    output tri id_13,
    input tri0 id_14,
    output supply1 id_15
);
  assign id_4 = ~id_8;
  module_0 modCall_1 (
      id_6,
      id_10
  );
endmodule
