read -sv run_verilog_mid/adder_32b_14_71_f607cbd58f0f5b7cec8630bb05aca33d.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_14_71_f607cbd58f0f5b7cec8630bb05aca33d_yosys.v
