Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Apr 10 11:19:57 2017
| Host         : TiagoHenriques running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              54 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+---------------------------------------------+------------------+------------------+----------------+
|                Clock Signal                |                Enable Signal                | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------------------------+---------------------------------------------+------------------+------------------+----------------+
|  design_1_i/clock_divider_0/U0/divided_clk |                                             |                  |                2 |              6 |
|  design_1_i/ramControl_0/U0/clk_d          |                                             |                  |                2 |              8 |
|  clk_IBUF_BUFG                             | design_1_i/MaxMinFSM_0/U0/ResMax[7]_i_1_n_0 | btnL_IBUF        |                3 |             12 |
|  clk_IBUF_BUFG                             | design_1_i/MaxMinFSM_0/U0/ResMin[7]_i_1_n_0 | btnL_IBUF        |                2 |             12 |
|  design_1_i/MaxMinFSM_0/U0/C_S             |                                             |                  |                4 |             12 |
|  clk_IBUF_BUFG                             |                                             |                  |                9 |             28 |
+--------------------------------------------+---------------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 6      |                     1 |
| 8      |                     1 |
| 12     |                     3 |
| 16+    |                     1 |
+--------+-----------------------+


