// Seed: 2526412671
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  reg
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29;
  initial begin : LABEL_0
    id_6 <= id_14;
    if (id_7) begin : LABEL_0$display
      ;
    end
  end
  xnor primCall (
      id_3,
      id_9,
      id_5,
      id_18,
      id_13,
      id_17,
      id_11,
      id_28,
      id_22,
      id_25,
      id_21,
      id_10,
      id_4,
      id_14,
      id_1,
      id_16,
      id_7,
      id_20,
      id_2,
      id_29,
      id_23
  );
  module_0 modCall_1 (
      id_8,
      id_5,
      id_4,
      id_8,
      id_3
  );
endmodule
