/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_thd_intr2.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 11/21/11 4:03p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Nov 21 15:38:07 2011
 *                 MD5 Checksum         e7ea6c23a967c588a901532a5078ba2a
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/3462/rdb/a0/bchp_thd_intr2.h $
 * 
 * Hydra_Software_Devel/1   11/21/11 4:03p farshidf
 * SW3461-98: add the 3462 A0 Header files
 *
 ***************************************************************************/

#ifndef BCHP_THD_INTR2_H__
#define BCHP_THD_INTR2_H__

/***************************************************************************
 *THD_INTR2 - THD L2 Interrupt Control Registers Bank A
 ***************************************************************************/
#define BCHP_THD_INTR2_CPU_STATUS                0x000ea000 /* CPU interrupt Status Register */
#define BCHP_THD_INTR2_CPU_SET                   0x000ea004 /* CPU interrupt Set Register */
#define BCHP_THD_INTR2_CPU_CLEAR                 0x000ea008 /* CPU interrupt Clear Register */
#define BCHP_THD_INTR2_CPU_MASK_STATUS           0x000ea00c /* CPU interrupt Mask Status Register */
#define BCHP_THD_INTR2_CPU_MASK_SET              0x000ea010 /* CPU interrupt Mask Set Register */
#define BCHP_THD_INTR2_CPU_MASK_CLEAR            0x000ea014 /* CPU interrupt Mask Clear Register */
#define BCHP_THD_INTR2_PCI_STATUS                0x000ea018 /* PCI interrupt Status Register */
#define BCHP_THD_INTR2_PCI_SET                   0x000ea01c /* PCI interrupt Set Register */
#define BCHP_THD_INTR2_PCI_CLEAR                 0x000ea020 /* PCI interrupt Clear Register */
#define BCHP_THD_INTR2_PCI_MASK_STATUS           0x000ea024 /* PCI interrupt Mask Status Register */
#define BCHP_THD_INTR2_PCI_MASK_SET              0x000ea028 /* PCI interrupt Mask Set Register */
#define BCHP_THD_INTR2_PCI_MASK_CLEAR            0x000ea02c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* THD_INTR2 :: CPU_STATUS :: reserved0 [31:30] */
#define BCHP_THD_INTR2_CPU_STATUS_reserved0_MASK                   0xc0000000
#define BCHP_THD_INTR2_CPU_STATUS_reserved0_SHIFT                  30

/* THD_INTR2 :: CPU_STATUS :: CP_ICEDET_INTR [29:29] */
#define BCHP_THD_INTR2_CPU_STATUS_CP_ICEDET_INTR_MASK              0x20000000
#define BCHP_THD_INTR2_CPU_STATUS_CP_ICEDET_INTR_SHIFT             29
#define BCHP_THD_INTR2_CPU_STATUS_CP_ICEDET_INTR_DEFAULT           1

/* THD_INTR2 :: CPU_STATUS :: AC1_INTR [28:28] */
#define BCHP_THD_INTR2_CPU_STATUS_AC1_INTR_MASK                    0x10000000
#define BCHP_THD_INTR2_CPU_STATUS_AC1_INTR_SHIFT                   28
#define BCHP_THD_INTR2_CPU_STATUS_AC1_INTR_DEFAULT                 1

/* THD_INTR2 :: CPU_STATUS :: FBCNT3_ZERO_INTR [27:27] */
#define BCHP_THD_INTR2_CPU_STATUS_FBCNT3_ZERO_INTR_MASK            0x08000000
#define BCHP_THD_INTR2_CPU_STATUS_FBCNT3_ZERO_INTR_SHIFT           27
#define BCHP_THD_INTR2_CPU_STATUS_FBCNT3_ZERO_INTR_DEFAULT         1

/* THD_INTR2 :: CPU_STATUS :: FSCNT3_ZERO_INTR [26:26] */
#define BCHP_THD_INTR2_CPU_STATUS_FSCNT3_ZERO_INTR_MASK            0x04000000
#define BCHP_THD_INTR2_CPU_STATUS_FSCNT3_ZERO_INTR_SHIFT           26
#define BCHP_THD_INTR2_CPU_STATUS_FSCNT3_ZERO_INTR_DEFAULT         1

/* THD_INTR2 :: CPU_STATUS :: FBCNT2_ZERO_INTR [25:25] */
#define BCHP_THD_INTR2_CPU_STATUS_FBCNT2_ZERO_INTR_MASK            0x02000000
#define BCHP_THD_INTR2_CPU_STATUS_FBCNT2_ZERO_INTR_SHIFT           25
#define BCHP_THD_INTR2_CPU_STATUS_FBCNT2_ZERO_INTR_DEFAULT         1

/* THD_INTR2 :: CPU_STATUS :: FSCNT2_ZERO_INTR [24:24] */
#define BCHP_THD_INTR2_CPU_STATUS_FSCNT2_ZERO_INTR_MASK            0x01000000
#define BCHP_THD_INTR2_CPU_STATUS_FSCNT2_ZERO_INTR_SHIFT           24
#define BCHP_THD_INTR2_CPU_STATUS_FSCNT2_ZERO_INTR_DEFAULT         1

/* THD_INTR2 :: CPU_STATUS :: GUARD_START_INTR [23:23] */
#define BCHP_THD_INTR2_CPU_STATUS_GUARD_START_INTR_MASK            0x00800000
#define BCHP_THD_INTR2_CPU_STATUS_GUARD_START_INTR_SHIFT           23
#define BCHP_THD_INTR2_CPU_STATUS_GUARD_START_INTR_DEFAULT         0

/* THD_INTR2 :: CPU_STATUS :: GISB_ERROR_INTR [22:22] */
#define BCHP_THD_INTR2_CPU_STATUS_GISB_ERROR_INTR_MASK             0x00400000
#define BCHP_THD_INTR2_CPU_STATUS_GISB_ERROR_INTR_SHIFT            22
#define BCHP_THD_INTR2_CPU_STATUS_GISB_ERROR_INTR_DEFAULT          0

/* THD_INTR2 :: CPU_STATUS :: FW_CORR_MAX_RDY_INTR [21:21] */
#define BCHP_THD_INTR2_CPU_STATUS_FW_CORR_MAX_RDY_INTR_MASK        0x00200000
#define BCHP_THD_INTR2_CPU_STATUS_FW_CORR_MAX_RDY_INTR_SHIFT       21
#define BCHP_THD_INTR2_CPU_STATUS_FW_CORR_MAX_RDY_INTR_DEFAULT     0

/* THD_INTR2 :: CPU_STATUS :: NCH_LO_INTR [20:20] */
#define BCHP_THD_INTR2_CPU_STATUS_NCH_LO_INTR_MASK                 0x00100000
#define BCHP_THD_INTR2_CPU_STATUS_NCH_LO_INTR_SHIFT                20
#define BCHP_THD_INTR2_CPU_STATUS_NCH_LO_INTR_DEFAULT              0

/* THD_INTR2 :: CPU_STATUS :: NCH_HI_INTR [19:19] */
#define BCHP_THD_INTR2_CPU_STATUS_NCH_HI_INTR_MASK                 0x00080000
#define BCHP_THD_INTR2_CPU_STATUS_NCH_HI_INTR_SHIFT                19
#define BCHP_THD_INTR2_CPU_STATUS_NCH_HI_INTR_DEFAULT              0

/* THD_INTR2 :: CPU_STATUS :: FBCNT_ZERO_INTR [18:18] */
#define BCHP_THD_INTR2_CPU_STATUS_FBCNT_ZERO_INTR_MASK             0x00040000
#define BCHP_THD_INTR2_CPU_STATUS_FBCNT_ZERO_INTR_SHIFT            18
#define BCHP_THD_INTR2_CPU_STATUS_FBCNT_ZERO_INTR_DEFAULT          1

/* THD_INTR2 :: CPU_STATUS :: FSCNT_ZERO_INTR [17:17] */
#define BCHP_THD_INTR2_CPU_STATUS_FSCNT_ZERO_INTR_MASK             0x00020000
#define BCHP_THD_INTR2_CPU_STATUS_FSCNT_ZERO_INTR_SHIFT            17
#define BCHP_THD_INTR2_CPU_STATUS_FSCNT_ZERO_INTR_DEFAULT          1

/* THD_INTR2 :: CPU_STATUS :: TS_FULL_INTR [16:16] */
#define BCHP_THD_INTR2_CPU_STATUS_TS_FULL_INTR_MASK                0x00010000
#define BCHP_THD_INTR2_CPU_STATUS_TS_FULL_INTR_SHIFT               16
#define BCHP_THD_INTR2_CPU_STATUS_TS_FULL_INTR_DEFAULT             0

/* THD_INTR2 :: CPU_STATUS :: TS_HALFFULL_INTR [15:15] */
#define BCHP_THD_INTR2_CPU_STATUS_TS_HALFFULL_INTR_MASK            0x00008000
#define BCHP_THD_INTR2_CPU_STATUS_TS_HALFFULL_INTR_SHIFT           15
#define BCHP_THD_INTR2_CPU_STATUS_TS_HALFFULL_INTR_DEFAULT         0

/* THD_INTR2 :: CPU_STATUS :: TS_ONEPKT_INTR [14:14] */
#define BCHP_THD_INTR2_CPU_STATUS_TS_ONEPKT_INTR_MASK              0x00004000
#define BCHP_THD_INTR2_CPU_STATUS_TS_ONEPKT_INTR_SHIFT             14
#define BCHP_THD_INTR2_CPU_STATUS_TS_ONEPKT_INTR_DEFAULT           0

/* THD_INTR2 :: CPU_STATUS :: TS_ONEWORD_INTR [13:13] */
#define BCHP_THD_INTR2_CPU_STATUS_TS_ONEWORD_INTR_MASK             0x00002000
#define BCHP_THD_INTR2_CPU_STATUS_TS_ONEWORD_INTR_SHIFT            13
#define BCHP_THD_INTR2_CPU_STATUS_TS_ONEWORD_INTR_DEFAULT          0

/* THD_INTR2 :: CPU_STATUS :: FEC_SYNC_LOSS_INTR [12:12] */
#define BCHP_THD_INTR2_CPU_STATUS_FEC_SYNC_LOSS_INTR_MASK          0x00001000
#define BCHP_THD_INTR2_CPU_STATUS_FEC_SYNC_LOSS_INTR_SHIFT         12
#define BCHP_THD_INTR2_CPU_STATUS_FEC_SYNC_LOSS_INTR_DEFAULT       0

/* THD_INTR2 :: CPU_STATUS :: FEC_SYNC_INTR [11:11] */
#define BCHP_THD_INTR2_CPU_STATUS_FEC_SYNC_INTR_MASK               0x00000800
#define BCHP_THD_INTR2_CPU_STATUS_FEC_SYNC_INTR_SHIFT              11
#define BCHP_THD_INTR2_CPU_STATUS_FEC_SYNC_INTR_DEFAULT            0

/* THD_INTR2 :: CPU_STATUS :: VIT_SYNC_LOSS_INTR [10:10] */
#define BCHP_THD_INTR2_CPU_STATUS_VIT_SYNC_LOSS_INTR_MASK          0x00000400
#define BCHP_THD_INTR2_CPU_STATUS_VIT_SYNC_LOSS_INTR_SHIFT         10
#define BCHP_THD_INTR2_CPU_STATUS_VIT_SYNC_LOSS_INTR_DEFAULT       0

/* THD_INTR2 :: CPU_STATUS :: VIT_SYNC_INTR [09:09] */
#define BCHP_THD_INTR2_CPU_STATUS_VIT_SYNC_INTR_MASK               0x00000200
#define BCHP_THD_INTR2_CPU_STATUS_VIT_SYNC_INTR_SHIFT              9
#define BCHP_THD_INTR2_CPU_STATUS_VIT_SYNC_INTR_DEFAULT            0

/* THD_INTR2 :: CPU_STATUS :: TMCC_CHANGE_INTR [08:08] */
#define BCHP_THD_INTR2_CPU_STATUS_TMCC_CHANGE_INTR_MASK            0x00000100
#define BCHP_THD_INTR2_CPU_STATUS_TMCC_CHANGE_INTR_SHIFT           8
#define BCHP_THD_INTR2_CPU_STATUS_TMCC_CHANGE_INTR_DEFAULT         0

/* THD_INTR2 :: CPU_STATUS :: TMCC_SYNC_LOSS_INTR [07:07] */
#define BCHP_THD_INTR2_CPU_STATUS_TMCC_SYNC_LOSS_INTR_MASK         0x00000080
#define BCHP_THD_INTR2_CPU_STATUS_TMCC_SYNC_LOSS_INTR_SHIFT        7
#define BCHP_THD_INTR2_CPU_STATUS_TMCC_SYNC_LOSS_INTR_DEFAULT      0

/* THD_INTR2 :: CPU_STATUS :: TMCC_SYNC_INTR [06:06] */
#define BCHP_THD_INTR2_CPU_STATUS_TMCC_SYNC_INTR_MASK              0x00000040
#define BCHP_THD_INTR2_CPU_STATUS_TMCC_SYNC_INTR_SHIFT             6
#define BCHP_THD_INTR2_CPU_STATUS_TMCC_SYNC_INTR_DEFAULT           0

/* THD_INTR2 :: CPU_STATUS :: TPS_CHANGE_INTR [05:05] */
#define BCHP_THD_INTR2_CPU_STATUS_TPS_CHANGE_INTR_MASK             0x00000020
#define BCHP_THD_INTR2_CPU_STATUS_TPS_CHANGE_INTR_SHIFT            5
#define BCHP_THD_INTR2_CPU_STATUS_TPS_CHANGE_INTR_DEFAULT          0

/* THD_INTR2 :: CPU_STATUS :: TPS_SYNC_LOSS_INTR [04:04] */
#define BCHP_THD_INTR2_CPU_STATUS_TPS_SYNC_LOSS_INTR_MASK          0x00000010
#define BCHP_THD_INTR2_CPU_STATUS_TPS_SYNC_LOSS_INTR_SHIFT         4
#define BCHP_THD_INTR2_CPU_STATUS_TPS_SYNC_LOSS_INTR_DEFAULT       0

/* THD_INTR2 :: CPU_STATUS :: TPS_SYNC_INTR [03:03] */
#define BCHP_THD_INTR2_CPU_STATUS_TPS_SYNC_INTR_MASK               0x00000008
#define BCHP_THD_INTR2_CPU_STATUS_TPS_SYNC_INTR_SHIFT              3
#define BCHP_THD_INTR2_CPU_STATUS_TPS_SYNC_INTR_DEFAULT            0

/* THD_INTR2 :: CPU_STATUS :: SP_SYNC_LOSS_INTR [02:02] */
#define BCHP_THD_INTR2_CPU_STATUS_SP_SYNC_LOSS_INTR_MASK           0x00000004
#define BCHP_THD_INTR2_CPU_STATUS_SP_SYNC_LOSS_INTR_SHIFT          2
#define BCHP_THD_INTR2_CPU_STATUS_SP_SYNC_LOSS_INTR_DEFAULT        0

/* THD_INTR2 :: CPU_STATUS :: SP_SYNC_INTR [01:01] */
#define BCHP_THD_INTR2_CPU_STATUS_SP_SYNC_INTR_MASK                0x00000002
#define BCHP_THD_INTR2_CPU_STATUS_SP_SYNC_INTR_SHIFT               1
#define BCHP_THD_INTR2_CPU_STATUS_SP_SYNC_INTR_DEFAULT             0

/* THD_INTR2 :: CPU_STATUS :: FW_SYNC_INTR [00:00] */
#define BCHP_THD_INTR2_CPU_STATUS_FW_SYNC_INTR_MASK                0x00000001
#define BCHP_THD_INTR2_CPU_STATUS_FW_SYNC_INTR_SHIFT               0
#define BCHP_THD_INTR2_CPU_STATUS_FW_SYNC_INTR_DEFAULT             0

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* THD_INTR2 :: CPU_SET :: reserved0 [31:30] */
#define BCHP_THD_INTR2_CPU_SET_reserved0_MASK                      0xc0000000
#define BCHP_THD_INTR2_CPU_SET_reserved0_SHIFT                     30

/* THD_INTR2 :: CPU_SET :: CP_ICEDET_INTR [29:29] */
#define BCHP_THD_INTR2_CPU_SET_CP_ICEDET_INTR_MASK                 0x20000000
#define BCHP_THD_INTR2_CPU_SET_CP_ICEDET_INTR_SHIFT                29
#define BCHP_THD_INTR2_CPU_SET_CP_ICEDET_INTR_DEFAULT              1

/* THD_INTR2 :: CPU_SET :: AC1_INTR [28:28] */
#define BCHP_THD_INTR2_CPU_SET_AC1_INTR_MASK                       0x10000000
#define BCHP_THD_INTR2_CPU_SET_AC1_INTR_SHIFT                      28
#define BCHP_THD_INTR2_CPU_SET_AC1_INTR_DEFAULT                    1

/* THD_INTR2 :: CPU_SET :: FBCNT3_ZERO_INTR [27:27] */
#define BCHP_THD_INTR2_CPU_SET_FBCNT3_ZERO_INTR_MASK               0x08000000
#define BCHP_THD_INTR2_CPU_SET_FBCNT3_ZERO_INTR_SHIFT              27
#define BCHP_THD_INTR2_CPU_SET_FBCNT3_ZERO_INTR_DEFAULT            1

/* THD_INTR2 :: CPU_SET :: FSCNT3_ZERO_INTR [26:26] */
#define BCHP_THD_INTR2_CPU_SET_FSCNT3_ZERO_INTR_MASK               0x04000000
#define BCHP_THD_INTR2_CPU_SET_FSCNT3_ZERO_INTR_SHIFT              26
#define BCHP_THD_INTR2_CPU_SET_FSCNT3_ZERO_INTR_DEFAULT            1

/* THD_INTR2 :: CPU_SET :: FBCNT2_ZERO_INTR [25:25] */
#define BCHP_THD_INTR2_CPU_SET_FBCNT2_ZERO_INTR_MASK               0x02000000
#define BCHP_THD_INTR2_CPU_SET_FBCNT2_ZERO_INTR_SHIFT              25
#define BCHP_THD_INTR2_CPU_SET_FBCNT2_ZERO_INTR_DEFAULT            1

/* THD_INTR2 :: CPU_SET :: FSCNT2_ZERO_INTR [24:24] */
#define BCHP_THD_INTR2_CPU_SET_FSCNT2_ZERO_INTR_MASK               0x01000000
#define BCHP_THD_INTR2_CPU_SET_FSCNT2_ZERO_INTR_SHIFT              24
#define BCHP_THD_INTR2_CPU_SET_FSCNT2_ZERO_INTR_DEFAULT            1

/* THD_INTR2 :: CPU_SET :: GUARD_START_INTR [23:23] */
#define BCHP_THD_INTR2_CPU_SET_GUARD_START_INTR_MASK               0x00800000
#define BCHP_THD_INTR2_CPU_SET_GUARD_START_INTR_SHIFT              23
#define BCHP_THD_INTR2_CPU_SET_GUARD_START_INTR_DEFAULT            0

/* THD_INTR2 :: CPU_SET :: GISB_ERROR_INTR [22:22] */
#define BCHP_THD_INTR2_CPU_SET_GISB_ERROR_INTR_MASK                0x00400000
#define BCHP_THD_INTR2_CPU_SET_GISB_ERROR_INTR_SHIFT               22
#define BCHP_THD_INTR2_CPU_SET_GISB_ERROR_INTR_DEFAULT             0

/* THD_INTR2 :: CPU_SET :: FW_CORR_MAX_RDY_INTR [21:21] */
#define BCHP_THD_INTR2_CPU_SET_FW_CORR_MAX_RDY_INTR_MASK           0x00200000
#define BCHP_THD_INTR2_CPU_SET_FW_CORR_MAX_RDY_INTR_SHIFT          21
#define BCHP_THD_INTR2_CPU_SET_FW_CORR_MAX_RDY_INTR_DEFAULT        0

/* THD_INTR2 :: CPU_SET :: NCH_LO_INTR [20:20] */
#define BCHP_THD_INTR2_CPU_SET_NCH_LO_INTR_MASK                    0x00100000
#define BCHP_THD_INTR2_CPU_SET_NCH_LO_INTR_SHIFT                   20
#define BCHP_THD_INTR2_CPU_SET_NCH_LO_INTR_DEFAULT                 0

/* THD_INTR2 :: CPU_SET :: NCH_HI_INTR [19:19] */
#define BCHP_THD_INTR2_CPU_SET_NCH_HI_INTR_MASK                    0x00080000
#define BCHP_THD_INTR2_CPU_SET_NCH_HI_INTR_SHIFT                   19
#define BCHP_THD_INTR2_CPU_SET_NCH_HI_INTR_DEFAULT                 0

/* THD_INTR2 :: CPU_SET :: FBCNT_ZERO_INTR [18:18] */
#define BCHP_THD_INTR2_CPU_SET_FBCNT_ZERO_INTR_MASK                0x00040000
#define BCHP_THD_INTR2_CPU_SET_FBCNT_ZERO_INTR_SHIFT               18
#define BCHP_THD_INTR2_CPU_SET_FBCNT_ZERO_INTR_DEFAULT             1

/* THD_INTR2 :: CPU_SET :: FSCNT_ZERO_INTR [17:17] */
#define BCHP_THD_INTR2_CPU_SET_FSCNT_ZERO_INTR_MASK                0x00020000
#define BCHP_THD_INTR2_CPU_SET_FSCNT_ZERO_INTR_SHIFT               17
#define BCHP_THD_INTR2_CPU_SET_FSCNT_ZERO_INTR_DEFAULT             1

/* THD_INTR2 :: CPU_SET :: TS_FULL_INTR [16:16] */
#define BCHP_THD_INTR2_CPU_SET_TS_FULL_INTR_MASK                   0x00010000
#define BCHP_THD_INTR2_CPU_SET_TS_FULL_INTR_SHIFT                  16
#define BCHP_THD_INTR2_CPU_SET_TS_FULL_INTR_DEFAULT                0

/* THD_INTR2 :: CPU_SET :: TS_HALFFULL_INTR [15:15] */
#define BCHP_THD_INTR2_CPU_SET_TS_HALFFULL_INTR_MASK               0x00008000
#define BCHP_THD_INTR2_CPU_SET_TS_HALFFULL_INTR_SHIFT              15
#define BCHP_THD_INTR2_CPU_SET_TS_HALFFULL_INTR_DEFAULT            0

/* THD_INTR2 :: CPU_SET :: TS_ONEPKT_INTR [14:14] */
#define BCHP_THD_INTR2_CPU_SET_TS_ONEPKT_INTR_MASK                 0x00004000
#define BCHP_THD_INTR2_CPU_SET_TS_ONEPKT_INTR_SHIFT                14
#define BCHP_THD_INTR2_CPU_SET_TS_ONEPKT_INTR_DEFAULT              0

/* THD_INTR2 :: CPU_SET :: TS_ONEWORD_INTR [13:13] */
#define BCHP_THD_INTR2_CPU_SET_TS_ONEWORD_INTR_MASK                0x00002000
#define BCHP_THD_INTR2_CPU_SET_TS_ONEWORD_INTR_SHIFT               13
#define BCHP_THD_INTR2_CPU_SET_TS_ONEWORD_INTR_DEFAULT             0

/* THD_INTR2 :: CPU_SET :: FEC_SYNC_LOSS_INTR [12:12] */
#define BCHP_THD_INTR2_CPU_SET_FEC_SYNC_LOSS_INTR_MASK             0x00001000
#define BCHP_THD_INTR2_CPU_SET_FEC_SYNC_LOSS_INTR_SHIFT            12
#define BCHP_THD_INTR2_CPU_SET_FEC_SYNC_LOSS_INTR_DEFAULT          0

/* THD_INTR2 :: CPU_SET :: FEC_SYNC_INTR [11:11] */
#define BCHP_THD_INTR2_CPU_SET_FEC_SYNC_INTR_MASK                  0x00000800
#define BCHP_THD_INTR2_CPU_SET_FEC_SYNC_INTR_SHIFT                 11
#define BCHP_THD_INTR2_CPU_SET_FEC_SYNC_INTR_DEFAULT               0

/* THD_INTR2 :: CPU_SET :: VIT_SYNC_LOSS_INTR [10:10] */
#define BCHP_THD_INTR2_CPU_SET_VIT_SYNC_LOSS_INTR_MASK             0x00000400
#define BCHP_THD_INTR2_CPU_SET_VIT_SYNC_LOSS_INTR_SHIFT            10
#define BCHP_THD_INTR2_CPU_SET_VIT_SYNC_LOSS_INTR_DEFAULT          0

/* THD_INTR2 :: CPU_SET :: VIT_SYNC_INTR [09:09] */
#define BCHP_THD_INTR2_CPU_SET_VIT_SYNC_INTR_MASK                  0x00000200
#define BCHP_THD_INTR2_CPU_SET_VIT_SYNC_INTR_SHIFT                 9
#define BCHP_THD_INTR2_CPU_SET_VIT_SYNC_INTR_DEFAULT               0

/* THD_INTR2 :: CPU_SET :: TMCC_CHANGE_INTR [08:08] */
#define BCHP_THD_INTR2_CPU_SET_TMCC_CHANGE_INTR_MASK               0x00000100
#define BCHP_THD_INTR2_CPU_SET_TMCC_CHANGE_INTR_SHIFT              8
#define BCHP_THD_INTR2_CPU_SET_TMCC_CHANGE_INTR_DEFAULT            0

/* THD_INTR2 :: CPU_SET :: TMCC_SYNC_LOSS_INTR [07:07] */
#define BCHP_THD_INTR2_CPU_SET_TMCC_SYNC_LOSS_INTR_MASK            0x00000080
#define BCHP_THD_INTR2_CPU_SET_TMCC_SYNC_LOSS_INTR_SHIFT           7
#define BCHP_THD_INTR2_CPU_SET_TMCC_SYNC_LOSS_INTR_DEFAULT         0

/* THD_INTR2 :: CPU_SET :: TMCC_SYNC_INTR [06:06] */
#define BCHP_THD_INTR2_CPU_SET_TMCC_SYNC_INTR_MASK                 0x00000040
#define BCHP_THD_INTR2_CPU_SET_TMCC_SYNC_INTR_SHIFT                6
#define BCHP_THD_INTR2_CPU_SET_TMCC_SYNC_INTR_DEFAULT              0

/* THD_INTR2 :: CPU_SET :: TPS_CHANGE_INTR [05:05] */
#define BCHP_THD_INTR2_CPU_SET_TPS_CHANGE_INTR_MASK                0x00000020
#define BCHP_THD_INTR2_CPU_SET_TPS_CHANGE_INTR_SHIFT               5
#define BCHP_THD_INTR2_CPU_SET_TPS_CHANGE_INTR_DEFAULT             0

/* THD_INTR2 :: CPU_SET :: TPS_SYNC_LOSS_INTR [04:04] */
#define BCHP_THD_INTR2_CPU_SET_TPS_SYNC_LOSS_INTR_MASK             0x00000010
#define BCHP_THD_INTR2_CPU_SET_TPS_SYNC_LOSS_INTR_SHIFT            4
#define BCHP_THD_INTR2_CPU_SET_TPS_SYNC_LOSS_INTR_DEFAULT          0

/* THD_INTR2 :: CPU_SET :: TPS_SYNC_INTR [03:03] */
#define BCHP_THD_INTR2_CPU_SET_TPS_SYNC_INTR_MASK                  0x00000008
#define BCHP_THD_INTR2_CPU_SET_TPS_SYNC_INTR_SHIFT                 3
#define BCHP_THD_INTR2_CPU_SET_TPS_SYNC_INTR_DEFAULT               0

/* THD_INTR2 :: CPU_SET :: SP_SYNC_LOSS_INTR [02:02] */
#define BCHP_THD_INTR2_CPU_SET_SP_SYNC_LOSS_INTR_MASK              0x00000004
#define BCHP_THD_INTR2_CPU_SET_SP_SYNC_LOSS_INTR_SHIFT             2
#define BCHP_THD_INTR2_CPU_SET_SP_SYNC_LOSS_INTR_DEFAULT           0

/* THD_INTR2 :: CPU_SET :: SP_SYNC_INTR [01:01] */
#define BCHP_THD_INTR2_CPU_SET_SP_SYNC_INTR_MASK                   0x00000002
#define BCHP_THD_INTR2_CPU_SET_SP_SYNC_INTR_SHIFT                  1
#define BCHP_THD_INTR2_CPU_SET_SP_SYNC_INTR_DEFAULT                0

/* THD_INTR2 :: CPU_SET :: FW_SYNC_INTR [00:00] */
#define BCHP_THD_INTR2_CPU_SET_FW_SYNC_INTR_MASK                   0x00000001
#define BCHP_THD_INTR2_CPU_SET_FW_SYNC_INTR_SHIFT                  0
#define BCHP_THD_INTR2_CPU_SET_FW_SYNC_INTR_DEFAULT                0

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* THD_INTR2 :: CPU_CLEAR :: reserved0 [31:30] */
#define BCHP_THD_INTR2_CPU_CLEAR_reserved0_MASK                    0xc0000000
#define BCHP_THD_INTR2_CPU_CLEAR_reserved0_SHIFT                   30

/* THD_INTR2 :: CPU_CLEAR :: CP_ICEDET_INTR [29:29] */
#define BCHP_THD_INTR2_CPU_CLEAR_CP_ICEDET_INTR_MASK               0x20000000
#define BCHP_THD_INTR2_CPU_CLEAR_CP_ICEDET_INTR_SHIFT              29
#define BCHP_THD_INTR2_CPU_CLEAR_CP_ICEDET_INTR_DEFAULT            1

/* THD_INTR2 :: CPU_CLEAR :: AC1_INTR [28:28] */
#define BCHP_THD_INTR2_CPU_CLEAR_AC1_INTR_MASK                     0x10000000
#define BCHP_THD_INTR2_CPU_CLEAR_AC1_INTR_SHIFT                    28
#define BCHP_THD_INTR2_CPU_CLEAR_AC1_INTR_DEFAULT                  1

/* THD_INTR2 :: CPU_CLEAR :: FBCNT3_ZERO_INTR [27:27] */
#define BCHP_THD_INTR2_CPU_CLEAR_FBCNT3_ZERO_INTR_MASK             0x08000000
#define BCHP_THD_INTR2_CPU_CLEAR_FBCNT3_ZERO_INTR_SHIFT            27
#define BCHP_THD_INTR2_CPU_CLEAR_FBCNT3_ZERO_INTR_DEFAULT          1

/* THD_INTR2 :: CPU_CLEAR :: FSCNT3_ZERO_INTR [26:26] */
#define BCHP_THD_INTR2_CPU_CLEAR_FSCNT3_ZERO_INTR_MASK             0x04000000
#define BCHP_THD_INTR2_CPU_CLEAR_FSCNT3_ZERO_INTR_SHIFT            26
#define BCHP_THD_INTR2_CPU_CLEAR_FSCNT3_ZERO_INTR_DEFAULT          1

/* THD_INTR2 :: CPU_CLEAR :: FBCNT2_ZERO_INTR [25:25] */
#define BCHP_THD_INTR2_CPU_CLEAR_FBCNT2_ZERO_INTR_MASK             0x02000000
#define BCHP_THD_INTR2_CPU_CLEAR_FBCNT2_ZERO_INTR_SHIFT            25
#define BCHP_THD_INTR2_CPU_CLEAR_FBCNT2_ZERO_INTR_DEFAULT          1

/* THD_INTR2 :: CPU_CLEAR :: FSCNT2_ZERO_INTR [24:24] */
#define BCHP_THD_INTR2_CPU_CLEAR_FSCNT2_ZERO_INTR_MASK             0x01000000
#define BCHP_THD_INTR2_CPU_CLEAR_FSCNT2_ZERO_INTR_SHIFT            24
#define BCHP_THD_INTR2_CPU_CLEAR_FSCNT2_ZERO_INTR_DEFAULT          1

/* THD_INTR2 :: CPU_CLEAR :: GUARD_START_INTR [23:23] */
#define BCHP_THD_INTR2_CPU_CLEAR_GUARD_START_INTR_MASK             0x00800000
#define BCHP_THD_INTR2_CPU_CLEAR_GUARD_START_INTR_SHIFT            23
#define BCHP_THD_INTR2_CPU_CLEAR_GUARD_START_INTR_DEFAULT          0

/* THD_INTR2 :: CPU_CLEAR :: GISB_ERROR_INTR [22:22] */
#define BCHP_THD_INTR2_CPU_CLEAR_GISB_ERROR_INTR_MASK              0x00400000
#define BCHP_THD_INTR2_CPU_CLEAR_GISB_ERROR_INTR_SHIFT             22
#define BCHP_THD_INTR2_CPU_CLEAR_GISB_ERROR_INTR_DEFAULT           0

/* THD_INTR2 :: CPU_CLEAR :: FW_CORR_MAX_RDY_INTR [21:21] */
#define BCHP_THD_INTR2_CPU_CLEAR_FW_CORR_MAX_RDY_INTR_MASK         0x00200000
#define BCHP_THD_INTR2_CPU_CLEAR_FW_CORR_MAX_RDY_INTR_SHIFT        21
#define BCHP_THD_INTR2_CPU_CLEAR_FW_CORR_MAX_RDY_INTR_DEFAULT      0

/* THD_INTR2 :: CPU_CLEAR :: NCH_LO_INTR [20:20] */
#define BCHP_THD_INTR2_CPU_CLEAR_NCH_LO_INTR_MASK                  0x00100000
#define BCHP_THD_INTR2_CPU_CLEAR_NCH_LO_INTR_SHIFT                 20
#define BCHP_THD_INTR2_CPU_CLEAR_NCH_LO_INTR_DEFAULT               0

/* THD_INTR2 :: CPU_CLEAR :: NCH_HI_INTR [19:19] */
#define BCHP_THD_INTR2_CPU_CLEAR_NCH_HI_INTR_MASK                  0x00080000
#define BCHP_THD_INTR2_CPU_CLEAR_NCH_HI_INTR_SHIFT                 19
#define BCHP_THD_INTR2_CPU_CLEAR_NCH_HI_INTR_DEFAULT               0

/* THD_INTR2 :: CPU_CLEAR :: FBCNT_ZERO_INTR [18:18] */
#define BCHP_THD_INTR2_CPU_CLEAR_FBCNT_ZERO_INTR_MASK              0x00040000
#define BCHP_THD_INTR2_CPU_CLEAR_FBCNT_ZERO_INTR_SHIFT             18
#define BCHP_THD_INTR2_CPU_CLEAR_FBCNT_ZERO_INTR_DEFAULT           1

/* THD_INTR2 :: CPU_CLEAR :: FSCNT_ZERO_INTR [17:17] */
#define BCHP_THD_INTR2_CPU_CLEAR_FSCNT_ZERO_INTR_MASK              0x00020000
#define BCHP_THD_INTR2_CPU_CLEAR_FSCNT_ZERO_INTR_SHIFT             17
#define BCHP_THD_INTR2_CPU_CLEAR_FSCNT_ZERO_INTR_DEFAULT           1

/* THD_INTR2 :: CPU_CLEAR :: TS_FULL_INTR [16:16] */
#define BCHP_THD_INTR2_CPU_CLEAR_TS_FULL_INTR_MASK                 0x00010000
#define BCHP_THD_INTR2_CPU_CLEAR_TS_FULL_INTR_SHIFT                16
#define BCHP_THD_INTR2_CPU_CLEAR_TS_FULL_INTR_DEFAULT              0

/* THD_INTR2 :: CPU_CLEAR :: TS_HALFFULL_INTR [15:15] */
#define BCHP_THD_INTR2_CPU_CLEAR_TS_HALFFULL_INTR_MASK             0x00008000
#define BCHP_THD_INTR2_CPU_CLEAR_TS_HALFFULL_INTR_SHIFT            15
#define BCHP_THD_INTR2_CPU_CLEAR_TS_HALFFULL_INTR_DEFAULT          0

/* THD_INTR2 :: CPU_CLEAR :: TS_ONEPKT_INTR [14:14] */
#define BCHP_THD_INTR2_CPU_CLEAR_TS_ONEPKT_INTR_MASK               0x00004000
#define BCHP_THD_INTR2_CPU_CLEAR_TS_ONEPKT_INTR_SHIFT              14
#define BCHP_THD_INTR2_CPU_CLEAR_TS_ONEPKT_INTR_DEFAULT            0

/* THD_INTR2 :: CPU_CLEAR :: TS_ONEWORD_INTR [13:13] */
#define BCHP_THD_INTR2_CPU_CLEAR_TS_ONEWORD_INTR_MASK              0x00002000
#define BCHP_THD_INTR2_CPU_CLEAR_TS_ONEWORD_INTR_SHIFT             13
#define BCHP_THD_INTR2_CPU_CLEAR_TS_ONEWORD_INTR_DEFAULT           0

/* THD_INTR2 :: CPU_CLEAR :: FEC_SYNC_LOSS_INTR [12:12] */
#define BCHP_THD_INTR2_CPU_CLEAR_FEC_SYNC_LOSS_INTR_MASK           0x00001000
#define BCHP_THD_INTR2_CPU_CLEAR_FEC_SYNC_LOSS_INTR_SHIFT          12
#define BCHP_THD_INTR2_CPU_CLEAR_FEC_SYNC_LOSS_INTR_DEFAULT        0

/* THD_INTR2 :: CPU_CLEAR :: FEC_SYNC_INTR [11:11] */
#define BCHP_THD_INTR2_CPU_CLEAR_FEC_SYNC_INTR_MASK                0x00000800
#define BCHP_THD_INTR2_CPU_CLEAR_FEC_SYNC_INTR_SHIFT               11
#define BCHP_THD_INTR2_CPU_CLEAR_FEC_SYNC_INTR_DEFAULT             0

/* THD_INTR2 :: CPU_CLEAR :: VIT_SYNC_LOSS_INTR [10:10] */
#define BCHP_THD_INTR2_CPU_CLEAR_VIT_SYNC_LOSS_INTR_MASK           0x00000400
#define BCHP_THD_INTR2_CPU_CLEAR_VIT_SYNC_LOSS_INTR_SHIFT          10
#define BCHP_THD_INTR2_CPU_CLEAR_VIT_SYNC_LOSS_INTR_DEFAULT        0

/* THD_INTR2 :: CPU_CLEAR :: VIT_SYNC_INTR [09:09] */
#define BCHP_THD_INTR2_CPU_CLEAR_VIT_SYNC_INTR_MASK                0x00000200
#define BCHP_THD_INTR2_CPU_CLEAR_VIT_SYNC_INTR_SHIFT               9
#define BCHP_THD_INTR2_CPU_CLEAR_VIT_SYNC_INTR_DEFAULT             0

/* THD_INTR2 :: CPU_CLEAR :: TMCC_CHANGE_INTR [08:08] */
#define BCHP_THD_INTR2_CPU_CLEAR_TMCC_CHANGE_INTR_MASK             0x00000100
#define BCHP_THD_INTR2_CPU_CLEAR_TMCC_CHANGE_INTR_SHIFT            8
#define BCHP_THD_INTR2_CPU_CLEAR_TMCC_CHANGE_INTR_DEFAULT          0

/* THD_INTR2 :: CPU_CLEAR :: TMCC_SYNC_LOSS_INTR [07:07] */
#define BCHP_THD_INTR2_CPU_CLEAR_TMCC_SYNC_LOSS_INTR_MASK          0x00000080
#define BCHP_THD_INTR2_CPU_CLEAR_TMCC_SYNC_LOSS_INTR_SHIFT         7
#define BCHP_THD_INTR2_CPU_CLEAR_TMCC_SYNC_LOSS_INTR_DEFAULT       0

/* THD_INTR2 :: CPU_CLEAR :: TMCC_SYNC_INTR [06:06] */
#define BCHP_THD_INTR2_CPU_CLEAR_TMCC_SYNC_INTR_MASK               0x00000040
#define BCHP_THD_INTR2_CPU_CLEAR_TMCC_SYNC_INTR_SHIFT              6
#define BCHP_THD_INTR2_CPU_CLEAR_TMCC_SYNC_INTR_DEFAULT            0

/* THD_INTR2 :: CPU_CLEAR :: TPS_CHANGE_INTR [05:05] */
#define BCHP_THD_INTR2_CPU_CLEAR_TPS_CHANGE_INTR_MASK              0x00000020
#define BCHP_THD_INTR2_CPU_CLEAR_TPS_CHANGE_INTR_SHIFT             5
#define BCHP_THD_INTR2_CPU_CLEAR_TPS_CHANGE_INTR_DEFAULT           0

/* THD_INTR2 :: CPU_CLEAR :: TPS_SYNC_LOSS_INTR [04:04] */
#define BCHP_THD_INTR2_CPU_CLEAR_TPS_SYNC_LOSS_INTR_MASK           0x00000010
#define BCHP_THD_INTR2_CPU_CLEAR_TPS_SYNC_LOSS_INTR_SHIFT          4
#define BCHP_THD_INTR2_CPU_CLEAR_TPS_SYNC_LOSS_INTR_DEFAULT        0

/* THD_INTR2 :: CPU_CLEAR :: TPS_SYNC_INTR [03:03] */
#define BCHP_THD_INTR2_CPU_CLEAR_TPS_SYNC_INTR_MASK                0x00000008
#define BCHP_THD_INTR2_CPU_CLEAR_TPS_SYNC_INTR_SHIFT               3
#define BCHP_THD_INTR2_CPU_CLEAR_TPS_SYNC_INTR_DEFAULT             0

/* THD_INTR2 :: CPU_CLEAR :: SP_SYNC_LOSS_INTR [02:02] */
#define BCHP_THD_INTR2_CPU_CLEAR_SP_SYNC_LOSS_INTR_MASK            0x00000004
#define BCHP_THD_INTR2_CPU_CLEAR_SP_SYNC_LOSS_INTR_SHIFT           2
#define BCHP_THD_INTR2_CPU_CLEAR_SP_SYNC_LOSS_INTR_DEFAULT         0

/* THD_INTR2 :: CPU_CLEAR :: SP_SYNC_INTR [01:01] */
#define BCHP_THD_INTR2_CPU_CLEAR_SP_SYNC_INTR_MASK                 0x00000002
#define BCHP_THD_INTR2_CPU_CLEAR_SP_SYNC_INTR_SHIFT                1
#define BCHP_THD_INTR2_CPU_CLEAR_SP_SYNC_INTR_DEFAULT              0

/* THD_INTR2 :: CPU_CLEAR :: FW_SYNC_INTR [00:00] */
#define BCHP_THD_INTR2_CPU_CLEAR_FW_SYNC_INTR_MASK                 0x00000001
#define BCHP_THD_INTR2_CPU_CLEAR_FW_SYNC_INTR_SHIFT                0
#define BCHP_THD_INTR2_CPU_CLEAR_FW_SYNC_INTR_DEFAULT              0

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* THD_INTR2 :: CPU_MASK_STATUS :: reserved0 [31:30] */
#define BCHP_THD_INTR2_CPU_MASK_STATUS_reserved0_MASK              0xc0000000
#define BCHP_THD_INTR2_CPU_MASK_STATUS_reserved0_SHIFT             30

/* THD_INTR2 :: CPU_MASK_STATUS :: CP_ICEDET_INTR [29:29] */
#define BCHP_THD_INTR2_CPU_MASK_STATUS_CP_ICEDET_INTR_MASK         0x20000000
#define BCHP_THD_INTR2_CPU_MASK_STATUS_CP_ICEDET_INTR_SHIFT        29
#define BCHP_THD_INTR2_CPU_MASK_STATUS_CP_ICEDET_INTR_DEFAULT      1

/* THD_INTR2 :: CPU_MASK_STATUS :: AC1_INTR [28:28] */
#define BCHP_THD_INTR2_CPU_MASK_STATUS_AC1_INTR_MASK               0x10000000
#define BCHP_THD_INTR2_CPU_MASK_STATUS_AC1_INTR_SHIFT              28
#define BCHP_THD_INTR2_CPU_MASK_STATUS_AC1_INTR_DEFAULT            1

/* THD_INTR2 :: CPU_MASK_STATUS :: FBCNT3_ZERO_INTR [27:27] */
#define BCHP_THD_INTR2_CPU_MASK_STATUS_FBCNT3_ZERO_INTR_MASK       0x08000000
#define BCHP_THD_INTR2_CPU_MASK_STATUS_FBCNT3_ZERO_INTR_SHIFT      27
#define BCHP_THD_INTR2_CPU_MASK_STATUS_FBCNT3_ZERO_INTR_DEFAULT    1

/* THD_INTR2 :: CPU_MASK_STATUS :: FSCNT3_ZERO_INTR [26:26] */
#define BCHP_THD_INTR2_CPU_MASK_STATUS_FSCNT3_ZERO_INTR_MASK       0x04000000
#define BCHP_THD_INTR2_CPU_MASK_STATUS_FSCNT3_ZERO_INTR_SHIFT      26
#define BCHP_THD_INTR2_CPU_MASK_STATUS_FSCNT3_ZERO_INTR_DEFAULT    1

/* THD_INTR2 :: CPU_MASK_STATUS :: FBCNT2_ZERO_INTR [25:25] */
#define BCHP_THD_INTR2_CPU_MASK_STATUS_FBCNT2_ZERO_INTR_MASK       0x02000000
#define BCHP_THD_INTR2_CPU_MASK_STATUS_FBCNT2_ZERO_INTR_SHIFT      25
#define BCHP_THD_INTR2_CPU_MASK_STATUS_FBCNT2_ZERO_INTR_DEFAULT    1

/* THD_INTR2 :: CPU_MASK_STATUS :: FSCNT2_ZERO_INTR [24:24] */
#define BCHP_THD_INTR2_CPU_MASK_STATUS_FSCNT2_ZERO_INTR_MASK       0x01000000
#define BCHP_THD_INTR2_CPU_MASK_STATUS_FSCNT2_ZERO_INTR_SHIFT      24
#define BCHP_THD_INTR2_CPU_MASK_STATUS_FSCNT2_ZERO_INTR_DEFAULT    1

/* THD_INTR2 :: CPU_MASK_STATUS :: GUARD_START_INTR [23:23] */
#define BCHP_THD_INTR2_CPU_MASK_STATUS_GUARD_START_INTR_MASK       0x00800000
#define BCHP_THD_INTR2_CPU_MASK_STATUS_GUARD_START_INTR_SHIFT      23
#define BCHP_THD_INTR2_CPU_MASK_STATUS_GUARD_START_INTR_DEFAULT    1

/* THD_INTR2 :: CPU_MASK_STATUS :: GISB_ERROR_INTR [22:22] */
#define BCHP_THD_INTR2_CPU_MASK_STATUS_GISB_ERROR_INTR_MASK        0x00400000
#define BCHP_THD_INTR2_CPU_MASK_STATUS_GISB_ERROR_INTR_SHIFT       22
#define BCHP_THD_INTR2_CPU_MASK_STATUS_GISB_ERROR_INTR_DEFAULT     1

/* THD_INTR2 :: CPU_MASK_STATUS :: FW_CORR_MAX_RDY_INTR [21:21] */
#define BCHP_THD_INTR2_CPU_MASK_STATUS_FW_CORR_MAX_RDY_INTR_MASK   0x00200000
#define BCHP_THD_INTR2_CPU_MASK_STATUS_FW_CORR_MAX_RDY_INTR_SHIFT  21
#define BCHP_THD_INTR2_CPU_MASK_STATUS_FW_CORR_MAX_RDY_INTR_DEFAULT 1

/* THD_INTR2 :: CPU_MASK_STATUS :: NCH_LO_INTR [20:20] */
#define BCHP_THD_INTR2_CPU_MASK_STATUS_NCH_LO_INTR_MASK            0x00100000
#define BCHP_THD_INTR2_CPU_MASK_STATUS_NCH_LO_INTR_SHIFT           20
#define BCHP_THD_INTR2_CPU_MASK_STATUS_NCH_LO_INTR_DEFAULT         1

/* THD_INTR2 :: CPU_MASK_STATUS :: NCH_HI_INTR [19:19] */
#define BCHP_THD_INTR2_CPU_MASK_STATUS_NCH_HI_INTR_MASK            0x00080000
#define BCHP_THD_INTR2_CPU_MASK_STATUS_NCH_HI_INTR_SHIFT           19
#define BCHP_THD_INTR2_CPU_MASK_STATUS_NCH_HI_INTR_DEFAULT         1

/* THD_INTR2 :: CPU_MASK_STATUS :: FBCNT_ZERO_INTR [18:18] */
#define BCHP_THD_INTR2_CPU_MASK_STATUS_FBCNT_ZERO_INTR_MASK        0x00040000
#define BCHP_THD_INTR2_CPU_MASK_STATUS_FBCNT_ZERO_INTR_SHIFT       18
#define BCHP_THD_INTR2_CPU_MASK_STATUS_FBCNT_ZERO_INTR_DEFAULT     1

/* THD_INTR2 :: CPU_MASK_STATUS :: FSCNT_ZERO_INTR [17:17] */
#define BCHP_THD_INTR2_CPU_MASK_STATUS_FSCNT_ZERO_INTR_MASK        0x00020000
#define BCHP_THD_INTR2_CPU_MASK_STATUS_FSCNT_ZERO_INTR_SHIFT       17
#define BCHP_THD_INTR2_CPU_MASK_STATUS_FSCNT_ZERO_INTR_DEFAULT     1

/* THD_INTR2 :: CPU_MASK_STATUS :: TS_FULL_INTR [16:16] */
#define BCHP_THD_INTR2_CPU_MASK_STATUS_TS_FULL_INTR_MASK           0x00010000
#define BCHP_THD_INTR2_CPU_MASK_STATUS_TS_FULL_INTR_SHIFT          16
#define BCHP_THD_INTR2_CPU_MASK_STATUS_TS_FULL_INTR_DEFAULT        1

/* THD_INTR2 :: CPU_MASK_STATUS :: TS_HALFFULL_INTR [15:15] */
#define BCHP_THD_INTR2_CPU_MASK_STATUS_TS_HALFFULL_INTR_MASK       0x00008000
#define BCHP_THD_INTR2_CPU_MASK_STATUS_TS_HALFFULL_INTR_SHIFT      15
#define BCHP_THD_INTR2_CPU_MASK_STATUS_TS_HALFFULL_INTR_DEFAULT    1

/* THD_INTR2 :: CPU_MASK_STATUS :: TS_ONEPKT_INTR [14:14] */
#define BCHP_THD_INTR2_CPU_MASK_STATUS_TS_ONEPKT_INTR_MASK         0x00004000
#define BCHP_THD_INTR2_CPU_MASK_STATUS_TS_ONEPKT_INTR_SHIFT        14
#define BCHP_THD_INTR2_CPU_MASK_STATUS_TS_ONEPKT_INTR_DEFAULT      1

/* THD_INTR2 :: CPU_MASK_STATUS :: TS_ONEWORD_INTR [13:13] */
#define BCHP_THD_INTR2_CPU_MASK_STATUS_TS_ONEWORD_INTR_MASK        0x00002000
#define BCHP_THD_INTR2_CPU_MASK_STATUS_TS_ONEWORD_INTR_SHIFT       13
#define BCHP_THD_INTR2_CPU_MASK_STATUS_TS_ONEWORD_INTR_DEFAULT     1

/* THD_INTR2 :: CPU_MASK_STATUS :: FEC_SYNC_LOSS_INTR [12:12] */
#define BCHP_THD_INTR2_CPU_MASK_STATUS_FEC_SYNC_LOSS_INTR_MASK     0x00001000
#define BCHP_THD_INTR2_CPU_MASK_STATUS_FEC_SYNC_LOSS_INTR_SHIFT    12
#define BCHP_THD_INTR2_CPU_MASK_STATUS_FEC_SYNC_LOSS_INTR_DEFAULT  1

/* THD_INTR2 :: CPU_MASK_STATUS :: FEC_SYNC_INTR [11:11] */
#define BCHP_THD_INTR2_CPU_MASK_STATUS_FEC_SYNC_INTR_MASK          0x00000800
#define BCHP_THD_INTR2_CPU_MASK_STATUS_FEC_SYNC_INTR_SHIFT         11
#define BCHP_THD_INTR2_CPU_MASK_STATUS_FEC_SYNC_INTR_DEFAULT       1

/* THD_INTR2 :: CPU_MASK_STATUS :: VIT_SYNC_LOSS_INTR [10:10] */
#define BCHP_THD_INTR2_CPU_MASK_STATUS_VIT_SYNC_LOSS_INTR_MASK     0x00000400
#define BCHP_THD_INTR2_CPU_MASK_STATUS_VIT_SYNC_LOSS_INTR_SHIFT    10
#define BCHP_THD_INTR2_CPU_MASK_STATUS_VIT_SYNC_LOSS_INTR_DEFAULT  1

/* THD_INTR2 :: CPU_MASK_STATUS :: VIT_SYNC_INTR [09:09] */
#define BCHP_THD_INTR2_CPU_MASK_STATUS_VIT_SYNC_INTR_MASK          0x00000200
#define BCHP_THD_INTR2_CPU_MASK_STATUS_VIT_SYNC_INTR_SHIFT         9
#define BCHP_THD_INTR2_CPU_MASK_STATUS_VIT_SYNC_INTR_DEFAULT       1

/* THD_INTR2 :: CPU_MASK_STATUS :: TMCC_CHANGE_INTR [08:08] */
#define BCHP_THD_INTR2_CPU_MASK_STATUS_TMCC_CHANGE_INTR_MASK       0x00000100
#define BCHP_THD_INTR2_CPU_MASK_STATUS_TMCC_CHANGE_INTR_SHIFT      8
#define BCHP_THD_INTR2_CPU_MASK_STATUS_TMCC_CHANGE_INTR_DEFAULT    1

/* THD_INTR2 :: CPU_MASK_STATUS :: TMCC_SYNC_LOSS_INTR [07:07] */
#define BCHP_THD_INTR2_CPU_MASK_STATUS_TMCC_SYNC_LOSS_INTR_MASK    0x00000080
#define BCHP_THD_INTR2_CPU_MASK_STATUS_TMCC_SYNC_LOSS_INTR_SHIFT   7
#define BCHP_THD_INTR2_CPU_MASK_STATUS_TMCC_SYNC_LOSS_INTR_DEFAULT 1

/* THD_INTR2 :: CPU_MASK_STATUS :: TMCC_SYNC_INTR [06:06] */
#define BCHP_THD_INTR2_CPU_MASK_STATUS_TMCC_SYNC_INTR_MASK         0x00000040
#define BCHP_THD_INTR2_CPU_MASK_STATUS_TMCC_SYNC_INTR_SHIFT        6
#define BCHP_THD_INTR2_CPU_MASK_STATUS_TMCC_SYNC_INTR_DEFAULT      1

/* THD_INTR2 :: CPU_MASK_STATUS :: TPS_CHANGE_INTR [05:05] */
#define BCHP_THD_INTR2_CPU_MASK_STATUS_TPS_CHANGE_INTR_MASK        0x00000020
#define BCHP_THD_INTR2_CPU_MASK_STATUS_TPS_CHANGE_INTR_SHIFT       5
#define BCHP_THD_INTR2_CPU_MASK_STATUS_TPS_CHANGE_INTR_DEFAULT     1

/* THD_INTR2 :: CPU_MASK_STATUS :: TPS_SYNC_LOSS_INTR [04:04] */
#define BCHP_THD_INTR2_CPU_MASK_STATUS_TPS_SYNC_LOSS_INTR_MASK     0x00000010
#define BCHP_THD_INTR2_CPU_MASK_STATUS_TPS_SYNC_LOSS_INTR_SHIFT    4
#define BCHP_THD_INTR2_CPU_MASK_STATUS_TPS_SYNC_LOSS_INTR_DEFAULT  1

/* THD_INTR2 :: CPU_MASK_STATUS :: TPS_SYNC_INTR [03:03] */
#define BCHP_THD_INTR2_CPU_MASK_STATUS_TPS_SYNC_INTR_MASK          0x00000008
#define BCHP_THD_INTR2_CPU_MASK_STATUS_TPS_SYNC_INTR_SHIFT         3
#define BCHP_THD_INTR2_CPU_MASK_STATUS_TPS_SYNC_INTR_DEFAULT       1

/* THD_INTR2 :: CPU_MASK_STATUS :: SP_SYNC_LOSS_INTR [02:02] */
#define BCHP_THD_INTR2_CPU_MASK_STATUS_SP_SYNC_LOSS_INTR_MASK      0x00000004
#define BCHP_THD_INTR2_CPU_MASK_STATUS_SP_SYNC_LOSS_INTR_SHIFT     2
#define BCHP_THD_INTR2_CPU_MASK_STATUS_SP_SYNC_LOSS_INTR_DEFAULT   1

/* THD_INTR2 :: CPU_MASK_STATUS :: SP_SYNC_INTR [01:01] */
#define BCHP_THD_INTR2_CPU_MASK_STATUS_SP_SYNC_INTR_MASK           0x00000002
#define BCHP_THD_INTR2_CPU_MASK_STATUS_SP_SYNC_INTR_SHIFT          1
#define BCHP_THD_INTR2_CPU_MASK_STATUS_SP_SYNC_INTR_DEFAULT        1

/* THD_INTR2 :: CPU_MASK_STATUS :: FW_SYNC_INTR [00:00] */
#define BCHP_THD_INTR2_CPU_MASK_STATUS_FW_SYNC_INTR_MASK           0x00000001
#define BCHP_THD_INTR2_CPU_MASK_STATUS_FW_SYNC_INTR_SHIFT          0
#define BCHP_THD_INTR2_CPU_MASK_STATUS_FW_SYNC_INTR_DEFAULT        1

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* THD_INTR2 :: CPU_MASK_SET :: reserved0 [31:30] */
#define BCHP_THD_INTR2_CPU_MASK_SET_reserved0_MASK                 0xc0000000
#define BCHP_THD_INTR2_CPU_MASK_SET_reserved0_SHIFT                30

/* THD_INTR2 :: CPU_MASK_SET :: CP_ICEDET_INTR [29:29] */
#define BCHP_THD_INTR2_CPU_MASK_SET_CP_ICEDET_INTR_MASK            0x20000000
#define BCHP_THD_INTR2_CPU_MASK_SET_CP_ICEDET_INTR_SHIFT           29
#define BCHP_THD_INTR2_CPU_MASK_SET_CP_ICEDET_INTR_DEFAULT         1

/* THD_INTR2 :: CPU_MASK_SET :: AC1_INTR [28:28] */
#define BCHP_THD_INTR2_CPU_MASK_SET_AC1_INTR_MASK                  0x10000000
#define BCHP_THD_INTR2_CPU_MASK_SET_AC1_INTR_SHIFT                 28
#define BCHP_THD_INTR2_CPU_MASK_SET_AC1_INTR_DEFAULT               1

/* THD_INTR2 :: CPU_MASK_SET :: FBCNT3_ZERO_INTR [27:27] */
#define BCHP_THD_INTR2_CPU_MASK_SET_FBCNT3_ZERO_INTR_MASK          0x08000000
#define BCHP_THD_INTR2_CPU_MASK_SET_FBCNT3_ZERO_INTR_SHIFT         27
#define BCHP_THD_INTR2_CPU_MASK_SET_FBCNT3_ZERO_INTR_DEFAULT       1

/* THD_INTR2 :: CPU_MASK_SET :: FSCNT3_ZERO_INTR [26:26] */
#define BCHP_THD_INTR2_CPU_MASK_SET_FSCNT3_ZERO_INTR_MASK          0x04000000
#define BCHP_THD_INTR2_CPU_MASK_SET_FSCNT3_ZERO_INTR_SHIFT         26
#define BCHP_THD_INTR2_CPU_MASK_SET_FSCNT3_ZERO_INTR_DEFAULT       1

/* THD_INTR2 :: CPU_MASK_SET :: FBCNT2_ZERO_INTR [25:25] */
#define BCHP_THD_INTR2_CPU_MASK_SET_FBCNT2_ZERO_INTR_MASK          0x02000000
#define BCHP_THD_INTR2_CPU_MASK_SET_FBCNT2_ZERO_INTR_SHIFT         25
#define BCHP_THD_INTR2_CPU_MASK_SET_FBCNT2_ZERO_INTR_DEFAULT       1

/* THD_INTR2 :: CPU_MASK_SET :: FSCNT2_ZERO_INTR [24:24] */
#define BCHP_THD_INTR2_CPU_MASK_SET_FSCNT2_ZERO_INTR_MASK          0x01000000
#define BCHP_THD_INTR2_CPU_MASK_SET_FSCNT2_ZERO_INTR_SHIFT         24
#define BCHP_THD_INTR2_CPU_MASK_SET_FSCNT2_ZERO_INTR_DEFAULT       1

/* THD_INTR2 :: CPU_MASK_SET :: GUARD_START_INTR [23:23] */
#define BCHP_THD_INTR2_CPU_MASK_SET_GUARD_START_INTR_MASK          0x00800000
#define BCHP_THD_INTR2_CPU_MASK_SET_GUARD_START_INTR_SHIFT         23
#define BCHP_THD_INTR2_CPU_MASK_SET_GUARD_START_INTR_DEFAULT       1

/* THD_INTR2 :: CPU_MASK_SET :: GISB_ERROR_INTR [22:22] */
#define BCHP_THD_INTR2_CPU_MASK_SET_GISB_ERROR_INTR_MASK           0x00400000
#define BCHP_THD_INTR2_CPU_MASK_SET_GISB_ERROR_INTR_SHIFT          22
#define BCHP_THD_INTR2_CPU_MASK_SET_GISB_ERROR_INTR_DEFAULT        1

/* THD_INTR2 :: CPU_MASK_SET :: FW_CORR_MAX_RDY_INTR [21:21] */
#define BCHP_THD_INTR2_CPU_MASK_SET_FW_CORR_MAX_RDY_INTR_MASK      0x00200000
#define BCHP_THD_INTR2_CPU_MASK_SET_FW_CORR_MAX_RDY_INTR_SHIFT     21
#define BCHP_THD_INTR2_CPU_MASK_SET_FW_CORR_MAX_RDY_INTR_DEFAULT   1

/* THD_INTR2 :: CPU_MASK_SET :: NCH_LO_INTR [20:20] */
#define BCHP_THD_INTR2_CPU_MASK_SET_NCH_LO_INTR_MASK               0x00100000
#define BCHP_THD_INTR2_CPU_MASK_SET_NCH_LO_INTR_SHIFT              20
#define BCHP_THD_INTR2_CPU_MASK_SET_NCH_LO_INTR_DEFAULT            1

/* THD_INTR2 :: CPU_MASK_SET :: NCH_HI_INTR [19:19] */
#define BCHP_THD_INTR2_CPU_MASK_SET_NCH_HI_INTR_MASK               0x00080000
#define BCHP_THD_INTR2_CPU_MASK_SET_NCH_HI_INTR_SHIFT              19
#define BCHP_THD_INTR2_CPU_MASK_SET_NCH_HI_INTR_DEFAULT            1

/* THD_INTR2 :: CPU_MASK_SET :: FBCNT_ZERO_INTR [18:18] */
#define BCHP_THD_INTR2_CPU_MASK_SET_FBCNT_ZERO_INTR_MASK           0x00040000
#define BCHP_THD_INTR2_CPU_MASK_SET_FBCNT_ZERO_INTR_SHIFT          18
#define BCHP_THD_INTR2_CPU_MASK_SET_FBCNT_ZERO_INTR_DEFAULT        1

/* THD_INTR2 :: CPU_MASK_SET :: FSCNT_ZERO_INTR [17:17] */
#define BCHP_THD_INTR2_CPU_MASK_SET_FSCNT_ZERO_INTR_MASK           0x00020000
#define BCHP_THD_INTR2_CPU_MASK_SET_FSCNT_ZERO_INTR_SHIFT          17
#define BCHP_THD_INTR2_CPU_MASK_SET_FSCNT_ZERO_INTR_DEFAULT        1

/* THD_INTR2 :: CPU_MASK_SET :: TS_FULL_INTR [16:16] */
#define BCHP_THD_INTR2_CPU_MASK_SET_TS_FULL_INTR_MASK              0x00010000
#define BCHP_THD_INTR2_CPU_MASK_SET_TS_FULL_INTR_SHIFT             16
#define BCHP_THD_INTR2_CPU_MASK_SET_TS_FULL_INTR_DEFAULT           1

/* THD_INTR2 :: CPU_MASK_SET :: TS_HALFFULL_INTR [15:15] */
#define BCHP_THD_INTR2_CPU_MASK_SET_TS_HALFFULL_INTR_MASK          0x00008000
#define BCHP_THD_INTR2_CPU_MASK_SET_TS_HALFFULL_INTR_SHIFT         15
#define BCHP_THD_INTR2_CPU_MASK_SET_TS_HALFFULL_INTR_DEFAULT       1

/* THD_INTR2 :: CPU_MASK_SET :: TS_ONEPKT_INTR [14:14] */
#define BCHP_THD_INTR2_CPU_MASK_SET_TS_ONEPKT_INTR_MASK            0x00004000
#define BCHP_THD_INTR2_CPU_MASK_SET_TS_ONEPKT_INTR_SHIFT           14
#define BCHP_THD_INTR2_CPU_MASK_SET_TS_ONEPKT_INTR_DEFAULT         1

/* THD_INTR2 :: CPU_MASK_SET :: TS_ONEWORD_INTR [13:13] */
#define BCHP_THD_INTR2_CPU_MASK_SET_TS_ONEWORD_INTR_MASK           0x00002000
#define BCHP_THD_INTR2_CPU_MASK_SET_TS_ONEWORD_INTR_SHIFT          13
#define BCHP_THD_INTR2_CPU_MASK_SET_TS_ONEWORD_INTR_DEFAULT        1

/* THD_INTR2 :: CPU_MASK_SET :: FEC_SYNC_LOSS_INTR [12:12] */
#define BCHP_THD_INTR2_CPU_MASK_SET_FEC_SYNC_LOSS_INTR_MASK        0x00001000
#define BCHP_THD_INTR2_CPU_MASK_SET_FEC_SYNC_LOSS_INTR_SHIFT       12
#define BCHP_THD_INTR2_CPU_MASK_SET_FEC_SYNC_LOSS_INTR_DEFAULT     1

/* THD_INTR2 :: CPU_MASK_SET :: FEC_SYNC_INTR [11:11] */
#define BCHP_THD_INTR2_CPU_MASK_SET_FEC_SYNC_INTR_MASK             0x00000800
#define BCHP_THD_INTR2_CPU_MASK_SET_FEC_SYNC_INTR_SHIFT            11
#define BCHP_THD_INTR2_CPU_MASK_SET_FEC_SYNC_INTR_DEFAULT          1

/* THD_INTR2 :: CPU_MASK_SET :: VIT_SYNC_LOSS_INTR [10:10] */
#define BCHP_THD_INTR2_CPU_MASK_SET_VIT_SYNC_LOSS_INTR_MASK        0x00000400
#define BCHP_THD_INTR2_CPU_MASK_SET_VIT_SYNC_LOSS_INTR_SHIFT       10
#define BCHP_THD_INTR2_CPU_MASK_SET_VIT_SYNC_LOSS_INTR_DEFAULT     1

/* THD_INTR2 :: CPU_MASK_SET :: VIT_SYNC_INTR [09:09] */
#define BCHP_THD_INTR2_CPU_MASK_SET_VIT_SYNC_INTR_MASK             0x00000200
#define BCHP_THD_INTR2_CPU_MASK_SET_VIT_SYNC_INTR_SHIFT            9
#define BCHP_THD_INTR2_CPU_MASK_SET_VIT_SYNC_INTR_DEFAULT          1

/* THD_INTR2 :: CPU_MASK_SET :: TMCC_CHANGE_INTR [08:08] */
#define BCHP_THD_INTR2_CPU_MASK_SET_TMCC_CHANGE_INTR_MASK          0x00000100
#define BCHP_THD_INTR2_CPU_MASK_SET_TMCC_CHANGE_INTR_SHIFT         8
#define BCHP_THD_INTR2_CPU_MASK_SET_TMCC_CHANGE_INTR_DEFAULT       1

/* THD_INTR2 :: CPU_MASK_SET :: TMCC_SYNC_LOSS_INTR [07:07] */
#define BCHP_THD_INTR2_CPU_MASK_SET_TMCC_SYNC_LOSS_INTR_MASK       0x00000080
#define BCHP_THD_INTR2_CPU_MASK_SET_TMCC_SYNC_LOSS_INTR_SHIFT      7
#define BCHP_THD_INTR2_CPU_MASK_SET_TMCC_SYNC_LOSS_INTR_DEFAULT    1

/* THD_INTR2 :: CPU_MASK_SET :: TMCC_SYNC_INTR [06:06] */
#define BCHP_THD_INTR2_CPU_MASK_SET_TMCC_SYNC_INTR_MASK            0x00000040
#define BCHP_THD_INTR2_CPU_MASK_SET_TMCC_SYNC_INTR_SHIFT           6
#define BCHP_THD_INTR2_CPU_MASK_SET_TMCC_SYNC_INTR_DEFAULT         1

/* THD_INTR2 :: CPU_MASK_SET :: TPS_CHANGE_INTR [05:05] */
#define BCHP_THD_INTR2_CPU_MASK_SET_TPS_CHANGE_INTR_MASK           0x00000020
#define BCHP_THD_INTR2_CPU_MASK_SET_TPS_CHANGE_INTR_SHIFT          5
#define BCHP_THD_INTR2_CPU_MASK_SET_TPS_CHANGE_INTR_DEFAULT        1

/* THD_INTR2 :: CPU_MASK_SET :: TPS_SYNC_LOSS_INTR [04:04] */
#define BCHP_THD_INTR2_CPU_MASK_SET_TPS_SYNC_LOSS_INTR_MASK        0x00000010
#define BCHP_THD_INTR2_CPU_MASK_SET_TPS_SYNC_LOSS_INTR_SHIFT       4
#define BCHP_THD_INTR2_CPU_MASK_SET_TPS_SYNC_LOSS_INTR_DEFAULT     1

/* THD_INTR2 :: CPU_MASK_SET :: TPS_SYNC_INTR [03:03] */
#define BCHP_THD_INTR2_CPU_MASK_SET_TPS_SYNC_INTR_MASK             0x00000008
#define BCHP_THD_INTR2_CPU_MASK_SET_TPS_SYNC_INTR_SHIFT            3
#define BCHP_THD_INTR2_CPU_MASK_SET_TPS_SYNC_INTR_DEFAULT          1

/* THD_INTR2 :: CPU_MASK_SET :: SP_SYNC_LOSS_INTR [02:02] */
#define BCHP_THD_INTR2_CPU_MASK_SET_SP_SYNC_LOSS_INTR_MASK         0x00000004
#define BCHP_THD_INTR2_CPU_MASK_SET_SP_SYNC_LOSS_INTR_SHIFT        2
#define BCHP_THD_INTR2_CPU_MASK_SET_SP_SYNC_LOSS_INTR_DEFAULT      1

/* THD_INTR2 :: CPU_MASK_SET :: SP_SYNC_INTR [01:01] */
#define BCHP_THD_INTR2_CPU_MASK_SET_SP_SYNC_INTR_MASK              0x00000002
#define BCHP_THD_INTR2_CPU_MASK_SET_SP_SYNC_INTR_SHIFT             1
#define BCHP_THD_INTR2_CPU_MASK_SET_SP_SYNC_INTR_DEFAULT           1

/* THD_INTR2 :: CPU_MASK_SET :: FW_SYNC_INTR [00:00] */
#define BCHP_THD_INTR2_CPU_MASK_SET_FW_SYNC_INTR_MASK              0x00000001
#define BCHP_THD_INTR2_CPU_MASK_SET_FW_SYNC_INTR_SHIFT             0
#define BCHP_THD_INTR2_CPU_MASK_SET_FW_SYNC_INTR_DEFAULT           1

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* THD_INTR2 :: CPU_MASK_CLEAR :: reserved0 [31:30] */
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_reserved0_MASK               0xc0000000
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_reserved0_SHIFT              30

/* THD_INTR2 :: CPU_MASK_CLEAR :: CP_ICEDET_INTR [29:29] */
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_CP_ICEDET_INTR_MASK          0x20000000
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_CP_ICEDET_INTR_SHIFT         29
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_CP_ICEDET_INTR_DEFAULT       1

/* THD_INTR2 :: CPU_MASK_CLEAR :: AC1_INTR [28:28] */
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_AC1_INTR_MASK                0x10000000
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_AC1_INTR_SHIFT               28
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_AC1_INTR_DEFAULT             1

/* THD_INTR2 :: CPU_MASK_CLEAR :: FBCNT3_ZERO_INTR [27:27] */
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_FBCNT3_ZERO_INTR_MASK        0x08000000
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_FBCNT3_ZERO_INTR_SHIFT       27
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_FBCNT3_ZERO_INTR_DEFAULT     1

/* THD_INTR2 :: CPU_MASK_CLEAR :: FSCNT3_ZERO_INTR [26:26] */
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_FSCNT3_ZERO_INTR_MASK        0x04000000
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_FSCNT3_ZERO_INTR_SHIFT       26
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_FSCNT3_ZERO_INTR_DEFAULT     1

/* THD_INTR2 :: CPU_MASK_CLEAR :: FBCNT2_ZERO_INTR [25:25] */
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_FBCNT2_ZERO_INTR_MASK        0x02000000
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_FBCNT2_ZERO_INTR_SHIFT       25
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_FBCNT2_ZERO_INTR_DEFAULT     1

/* THD_INTR2 :: CPU_MASK_CLEAR :: FSCNT2_ZERO_INTR [24:24] */
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_FSCNT2_ZERO_INTR_MASK        0x01000000
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_FSCNT2_ZERO_INTR_SHIFT       24
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_FSCNT2_ZERO_INTR_DEFAULT     1

/* THD_INTR2 :: CPU_MASK_CLEAR :: GUARD_START_INTR [23:23] */
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_GUARD_START_INTR_MASK        0x00800000
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_GUARD_START_INTR_SHIFT       23
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_GUARD_START_INTR_DEFAULT     1

/* THD_INTR2 :: CPU_MASK_CLEAR :: GISB_ERROR_INTR [22:22] */
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_GISB_ERROR_INTR_MASK         0x00400000
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_GISB_ERROR_INTR_SHIFT        22
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_GISB_ERROR_INTR_DEFAULT      1

/* THD_INTR2 :: CPU_MASK_CLEAR :: FW_CORR_MAX_RDY_INTR [21:21] */
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_FW_CORR_MAX_RDY_INTR_MASK    0x00200000
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_FW_CORR_MAX_RDY_INTR_SHIFT   21
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_FW_CORR_MAX_RDY_INTR_DEFAULT 1

/* THD_INTR2 :: CPU_MASK_CLEAR :: NCH_LO_INTR [20:20] */
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_NCH_LO_INTR_MASK             0x00100000
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_NCH_LO_INTR_SHIFT            20
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_NCH_LO_INTR_DEFAULT          1

/* THD_INTR2 :: CPU_MASK_CLEAR :: NCH_HI_INTR [19:19] */
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_NCH_HI_INTR_MASK             0x00080000
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_NCH_HI_INTR_SHIFT            19
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_NCH_HI_INTR_DEFAULT          1

/* THD_INTR2 :: CPU_MASK_CLEAR :: FBCNT_ZERO_INTR [18:18] */
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_FBCNT_ZERO_INTR_MASK         0x00040000
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_FBCNT_ZERO_INTR_SHIFT        18
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_FBCNT_ZERO_INTR_DEFAULT      1

/* THD_INTR2 :: CPU_MASK_CLEAR :: FSCNT_ZERO_INTR [17:17] */
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_FSCNT_ZERO_INTR_MASK         0x00020000
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_FSCNT_ZERO_INTR_SHIFT        17
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_FSCNT_ZERO_INTR_DEFAULT      1

/* THD_INTR2 :: CPU_MASK_CLEAR :: TS_FULL_INTR [16:16] */
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_TS_FULL_INTR_MASK            0x00010000
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_TS_FULL_INTR_SHIFT           16
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_TS_FULL_INTR_DEFAULT         1

/* THD_INTR2 :: CPU_MASK_CLEAR :: TS_HALFFULL_INTR [15:15] */
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_TS_HALFFULL_INTR_MASK        0x00008000
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_TS_HALFFULL_INTR_SHIFT       15
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_TS_HALFFULL_INTR_DEFAULT     1

/* THD_INTR2 :: CPU_MASK_CLEAR :: TS_ONEPKT_INTR [14:14] */
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_TS_ONEPKT_INTR_MASK          0x00004000
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_TS_ONEPKT_INTR_SHIFT         14
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_TS_ONEPKT_INTR_DEFAULT       1

/* THD_INTR2 :: CPU_MASK_CLEAR :: TS_ONEWORD_INTR [13:13] */
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_TS_ONEWORD_INTR_MASK         0x00002000
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_TS_ONEWORD_INTR_SHIFT        13
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_TS_ONEWORD_INTR_DEFAULT      1

/* THD_INTR2 :: CPU_MASK_CLEAR :: FEC_SYNC_LOSS_INTR [12:12] */
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_FEC_SYNC_LOSS_INTR_MASK      0x00001000
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_FEC_SYNC_LOSS_INTR_SHIFT     12
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_FEC_SYNC_LOSS_INTR_DEFAULT   1

/* THD_INTR2 :: CPU_MASK_CLEAR :: FEC_SYNC_INTR [11:11] */
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_FEC_SYNC_INTR_MASK           0x00000800
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_FEC_SYNC_INTR_SHIFT          11
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_FEC_SYNC_INTR_DEFAULT        1

/* THD_INTR2 :: CPU_MASK_CLEAR :: VIT_SYNC_LOSS_INTR [10:10] */
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_VIT_SYNC_LOSS_INTR_MASK      0x00000400
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_VIT_SYNC_LOSS_INTR_SHIFT     10
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_VIT_SYNC_LOSS_INTR_DEFAULT   1

/* THD_INTR2 :: CPU_MASK_CLEAR :: VIT_SYNC_INTR [09:09] */
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_VIT_SYNC_INTR_MASK           0x00000200
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_VIT_SYNC_INTR_SHIFT          9
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_VIT_SYNC_INTR_DEFAULT        1

/* THD_INTR2 :: CPU_MASK_CLEAR :: TMCC_CHANGE_INTR [08:08] */
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_TMCC_CHANGE_INTR_MASK        0x00000100
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_TMCC_CHANGE_INTR_SHIFT       8
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_TMCC_CHANGE_INTR_DEFAULT     1

/* THD_INTR2 :: CPU_MASK_CLEAR :: TMCC_SYNC_LOSS_INTR [07:07] */
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_TMCC_SYNC_LOSS_INTR_MASK     0x00000080
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_TMCC_SYNC_LOSS_INTR_SHIFT    7
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_TMCC_SYNC_LOSS_INTR_DEFAULT  1

/* THD_INTR2 :: CPU_MASK_CLEAR :: TMCC_SYNC_INTR [06:06] */
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_TMCC_SYNC_INTR_MASK          0x00000040
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_TMCC_SYNC_INTR_SHIFT         6
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_TMCC_SYNC_INTR_DEFAULT       1

/* THD_INTR2 :: CPU_MASK_CLEAR :: TPS_CHANGE_INTR [05:05] */
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_TPS_CHANGE_INTR_MASK         0x00000020
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_TPS_CHANGE_INTR_SHIFT        5
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_TPS_CHANGE_INTR_DEFAULT      1

/* THD_INTR2 :: CPU_MASK_CLEAR :: TPS_SYNC_LOSS_INTR [04:04] */
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_TPS_SYNC_LOSS_INTR_MASK      0x00000010
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_TPS_SYNC_LOSS_INTR_SHIFT     4
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_TPS_SYNC_LOSS_INTR_DEFAULT   1

/* THD_INTR2 :: CPU_MASK_CLEAR :: TPS_SYNC_INTR [03:03] */
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_TPS_SYNC_INTR_MASK           0x00000008
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_TPS_SYNC_INTR_SHIFT          3
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_TPS_SYNC_INTR_DEFAULT        1

/* THD_INTR2 :: CPU_MASK_CLEAR :: SP_SYNC_LOSS_INTR [02:02] */
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_SP_SYNC_LOSS_INTR_MASK       0x00000004
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_SP_SYNC_LOSS_INTR_SHIFT      2
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_SP_SYNC_LOSS_INTR_DEFAULT    1

/* THD_INTR2 :: CPU_MASK_CLEAR :: SP_SYNC_INTR [01:01] */
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_SP_SYNC_INTR_MASK            0x00000002
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_SP_SYNC_INTR_SHIFT           1
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_SP_SYNC_INTR_DEFAULT         1

/* THD_INTR2 :: CPU_MASK_CLEAR :: FW_SYNC_INTR [00:00] */
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_FW_SYNC_INTR_MASK            0x00000001
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_FW_SYNC_INTR_SHIFT           0
#define BCHP_THD_INTR2_CPU_MASK_CLEAR_FW_SYNC_INTR_DEFAULT         1

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* THD_INTR2 :: PCI_STATUS :: reserved0 [31:30] */
#define BCHP_THD_INTR2_PCI_STATUS_reserved0_MASK                   0xc0000000
#define BCHP_THD_INTR2_PCI_STATUS_reserved0_SHIFT                  30

/* THD_INTR2 :: PCI_STATUS :: CP_ICEDET_INTR [29:29] */
#define BCHP_THD_INTR2_PCI_STATUS_CP_ICEDET_INTR_MASK              0x20000000
#define BCHP_THD_INTR2_PCI_STATUS_CP_ICEDET_INTR_SHIFT             29
#define BCHP_THD_INTR2_PCI_STATUS_CP_ICEDET_INTR_DEFAULT           1

/* THD_INTR2 :: PCI_STATUS :: AC1_INTR [28:28] */
#define BCHP_THD_INTR2_PCI_STATUS_AC1_INTR_MASK                    0x10000000
#define BCHP_THD_INTR2_PCI_STATUS_AC1_INTR_SHIFT                   28
#define BCHP_THD_INTR2_PCI_STATUS_AC1_INTR_DEFAULT                 1

/* THD_INTR2 :: PCI_STATUS :: FBCNT3_ZERO_INTR [27:27] */
#define BCHP_THD_INTR2_PCI_STATUS_FBCNT3_ZERO_INTR_MASK            0x08000000
#define BCHP_THD_INTR2_PCI_STATUS_FBCNT3_ZERO_INTR_SHIFT           27
#define BCHP_THD_INTR2_PCI_STATUS_FBCNT3_ZERO_INTR_DEFAULT         1

/* THD_INTR2 :: PCI_STATUS :: FSCNT3_ZERO_INTR [26:26] */
#define BCHP_THD_INTR2_PCI_STATUS_FSCNT3_ZERO_INTR_MASK            0x04000000
#define BCHP_THD_INTR2_PCI_STATUS_FSCNT3_ZERO_INTR_SHIFT           26
#define BCHP_THD_INTR2_PCI_STATUS_FSCNT3_ZERO_INTR_DEFAULT         1

/* THD_INTR2 :: PCI_STATUS :: FBCNT2_ZERO_INTR [25:25] */
#define BCHP_THD_INTR2_PCI_STATUS_FBCNT2_ZERO_INTR_MASK            0x02000000
#define BCHP_THD_INTR2_PCI_STATUS_FBCNT2_ZERO_INTR_SHIFT           25
#define BCHP_THD_INTR2_PCI_STATUS_FBCNT2_ZERO_INTR_DEFAULT         1

/* THD_INTR2 :: PCI_STATUS :: FSCNT2_ZERO_INTR [24:24] */
#define BCHP_THD_INTR2_PCI_STATUS_FSCNT2_ZERO_INTR_MASK            0x01000000
#define BCHP_THD_INTR2_PCI_STATUS_FSCNT2_ZERO_INTR_SHIFT           24
#define BCHP_THD_INTR2_PCI_STATUS_FSCNT2_ZERO_INTR_DEFAULT         1

/* THD_INTR2 :: PCI_STATUS :: GUARD_START_INTR [23:23] */
#define BCHP_THD_INTR2_PCI_STATUS_GUARD_START_INTR_MASK            0x00800000
#define BCHP_THD_INTR2_PCI_STATUS_GUARD_START_INTR_SHIFT           23
#define BCHP_THD_INTR2_PCI_STATUS_GUARD_START_INTR_DEFAULT         0

/* THD_INTR2 :: PCI_STATUS :: GISB_ERROR_INTR [22:22] */
#define BCHP_THD_INTR2_PCI_STATUS_GISB_ERROR_INTR_MASK             0x00400000
#define BCHP_THD_INTR2_PCI_STATUS_GISB_ERROR_INTR_SHIFT            22
#define BCHP_THD_INTR2_PCI_STATUS_GISB_ERROR_INTR_DEFAULT          0

/* THD_INTR2 :: PCI_STATUS :: FW_CORR_MAX_RDY_INTR [21:21] */
#define BCHP_THD_INTR2_PCI_STATUS_FW_CORR_MAX_RDY_INTR_MASK        0x00200000
#define BCHP_THD_INTR2_PCI_STATUS_FW_CORR_MAX_RDY_INTR_SHIFT       21
#define BCHP_THD_INTR2_PCI_STATUS_FW_CORR_MAX_RDY_INTR_DEFAULT     0

/* THD_INTR2 :: PCI_STATUS :: NCH_LO_INTR [20:20] */
#define BCHP_THD_INTR2_PCI_STATUS_NCH_LO_INTR_MASK                 0x00100000
#define BCHP_THD_INTR2_PCI_STATUS_NCH_LO_INTR_SHIFT                20
#define BCHP_THD_INTR2_PCI_STATUS_NCH_LO_INTR_DEFAULT              0

/* THD_INTR2 :: PCI_STATUS :: NCH_HI_INTR [19:19] */
#define BCHP_THD_INTR2_PCI_STATUS_NCH_HI_INTR_MASK                 0x00080000
#define BCHP_THD_INTR2_PCI_STATUS_NCH_HI_INTR_SHIFT                19
#define BCHP_THD_INTR2_PCI_STATUS_NCH_HI_INTR_DEFAULT              0

/* THD_INTR2 :: PCI_STATUS :: FBCNT_ZERO_INTR [18:18] */
#define BCHP_THD_INTR2_PCI_STATUS_FBCNT_ZERO_INTR_MASK             0x00040000
#define BCHP_THD_INTR2_PCI_STATUS_FBCNT_ZERO_INTR_SHIFT            18
#define BCHP_THD_INTR2_PCI_STATUS_FBCNT_ZERO_INTR_DEFAULT          1

/* THD_INTR2 :: PCI_STATUS :: FSCNT_ZERO_INTR [17:17] */
#define BCHP_THD_INTR2_PCI_STATUS_FSCNT_ZERO_INTR_MASK             0x00020000
#define BCHP_THD_INTR2_PCI_STATUS_FSCNT_ZERO_INTR_SHIFT            17
#define BCHP_THD_INTR2_PCI_STATUS_FSCNT_ZERO_INTR_DEFAULT          1

/* THD_INTR2 :: PCI_STATUS :: TS_FULL_INTR [16:16] */
#define BCHP_THD_INTR2_PCI_STATUS_TS_FULL_INTR_MASK                0x00010000
#define BCHP_THD_INTR2_PCI_STATUS_TS_FULL_INTR_SHIFT               16
#define BCHP_THD_INTR2_PCI_STATUS_TS_FULL_INTR_DEFAULT             0

/* THD_INTR2 :: PCI_STATUS :: TS_HALFFULL_INTR [15:15] */
#define BCHP_THD_INTR2_PCI_STATUS_TS_HALFFULL_INTR_MASK            0x00008000
#define BCHP_THD_INTR2_PCI_STATUS_TS_HALFFULL_INTR_SHIFT           15
#define BCHP_THD_INTR2_PCI_STATUS_TS_HALFFULL_INTR_DEFAULT         0

/* THD_INTR2 :: PCI_STATUS :: TS_ONEPKT_INTR [14:14] */
#define BCHP_THD_INTR2_PCI_STATUS_TS_ONEPKT_INTR_MASK              0x00004000
#define BCHP_THD_INTR2_PCI_STATUS_TS_ONEPKT_INTR_SHIFT             14
#define BCHP_THD_INTR2_PCI_STATUS_TS_ONEPKT_INTR_DEFAULT           0

/* THD_INTR2 :: PCI_STATUS :: TS_ONEWORD_INTR [13:13] */
#define BCHP_THD_INTR2_PCI_STATUS_TS_ONEWORD_INTR_MASK             0x00002000
#define BCHP_THD_INTR2_PCI_STATUS_TS_ONEWORD_INTR_SHIFT            13
#define BCHP_THD_INTR2_PCI_STATUS_TS_ONEWORD_INTR_DEFAULT          0

/* THD_INTR2 :: PCI_STATUS :: FEC_SYNC_LOSS_INTR [12:12] */
#define BCHP_THD_INTR2_PCI_STATUS_FEC_SYNC_LOSS_INTR_MASK          0x00001000
#define BCHP_THD_INTR2_PCI_STATUS_FEC_SYNC_LOSS_INTR_SHIFT         12
#define BCHP_THD_INTR2_PCI_STATUS_FEC_SYNC_LOSS_INTR_DEFAULT       0

/* THD_INTR2 :: PCI_STATUS :: FEC_SYNC_INTR [11:11] */
#define BCHP_THD_INTR2_PCI_STATUS_FEC_SYNC_INTR_MASK               0x00000800
#define BCHP_THD_INTR2_PCI_STATUS_FEC_SYNC_INTR_SHIFT              11
#define BCHP_THD_INTR2_PCI_STATUS_FEC_SYNC_INTR_DEFAULT            0

/* THD_INTR2 :: PCI_STATUS :: VIT_SYNC_LOSS_INTR [10:10] */
#define BCHP_THD_INTR2_PCI_STATUS_VIT_SYNC_LOSS_INTR_MASK          0x00000400
#define BCHP_THD_INTR2_PCI_STATUS_VIT_SYNC_LOSS_INTR_SHIFT         10
#define BCHP_THD_INTR2_PCI_STATUS_VIT_SYNC_LOSS_INTR_DEFAULT       0

/* THD_INTR2 :: PCI_STATUS :: VIT_SYNC_INTR [09:09] */
#define BCHP_THD_INTR2_PCI_STATUS_VIT_SYNC_INTR_MASK               0x00000200
#define BCHP_THD_INTR2_PCI_STATUS_VIT_SYNC_INTR_SHIFT              9
#define BCHP_THD_INTR2_PCI_STATUS_VIT_SYNC_INTR_DEFAULT            0

/* THD_INTR2 :: PCI_STATUS :: TMCC_CHANGE_INTR [08:08] */
#define BCHP_THD_INTR2_PCI_STATUS_TMCC_CHANGE_INTR_MASK            0x00000100
#define BCHP_THD_INTR2_PCI_STATUS_TMCC_CHANGE_INTR_SHIFT           8
#define BCHP_THD_INTR2_PCI_STATUS_TMCC_CHANGE_INTR_DEFAULT         0

/* THD_INTR2 :: PCI_STATUS :: TMCC_SYNC_LOSS_INTR [07:07] */
#define BCHP_THD_INTR2_PCI_STATUS_TMCC_SYNC_LOSS_INTR_MASK         0x00000080
#define BCHP_THD_INTR2_PCI_STATUS_TMCC_SYNC_LOSS_INTR_SHIFT        7
#define BCHP_THD_INTR2_PCI_STATUS_TMCC_SYNC_LOSS_INTR_DEFAULT      0

/* THD_INTR2 :: PCI_STATUS :: TMCC_SYNC_INTR [06:06] */
#define BCHP_THD_INTR2_PCI_STATUS_TMCC_SYNC_INTR_MASK              0x00000040
#define BCHP_THD_INTR2_PCI_STATUS_TMCC_SYNC_INTR_SHIFT             6
#define BCHP_THD_INTR2_PCI_STATUS_TMCC_SYNC_INTR_DEFAULT           0

/* THD_INTR2 :: PCI_STATUS :: TPS_CHANGE_INTR [05:05] */
#define BCHP_THD_INTR2_PCI_STATUS_TPS_CHANGE_INTR_MASK             0x00000020
#define BCHP_THD_INTR2_PCI_STATUS_TPS_CHANGE_INTR_SHIFT            5
#define BCHP_THD_INTR2_PCI_STATUS_TPS_CHANGE_INTR_DEFAULT          0

/* THD_INTR2 :: PCI_STATUS :: TPS_SYNC_LOSS_INTR [04:04] */
#define BCHP_THD_INTR2_PCI_STATUS_TPS_SYNC_LOSS_INTR_MASK          0x00000010
#define BCHP_THD_INTR2_PCI_STATUS_TPS_SYNC_LOSS_INTR_SHIFT         4
#define BCHP_THD_INTR2_PCI_STATUS_TPS_SYNC_LOSS_INTR_DEFAULT       0

/* THD_INTR2 :: PCI_STATUS :: TPS_SYNC_INTR [03:03] */
#define BCHP_THD_INTR2_PCI_STATUS_TPS_SYNC_INTR_MASK               0x00000008
#define BCHP_THD_INTR2_PCI_STATUS_TPS_SYNC_INTR_SHIFT              3
#define BCHP_THD_INTR2_PCI_STATUS_TPS_SYNC_INTR_DEFAULT            0

/* THD_INTR2 :: PCI_STATUS :: SP_SYNC_LOSS_INTR [02:02] */
#define BCHP_THD_INTR2_PCI_STATUS_SP_SYNC_LOSS_INTR_MASK           0x00000004
#define BCHP_THD_INTR2_PCI_STATUS_SP_SYNC_LOSS_INTR_SHIFT          2
#define BCHP_THD_INTR2_PCI_STATUS_SP_SYNC_LOSS_INTR_DEFAULT        0

/* THD_INTR2 :: PCI_STATUS :: SP_SYNC_INTR [01:01] */
#define BCHP_THD_INTR2_PCI_STATUS_SP_SYNC_INTR_MASK                0x00000002
#define BCHP_THD_INTR2_PCI_STATUS_SP_SYNC_INTR_SHIFT               1
#define BCHP_THD_INTR2_PCI_STATUS_SP_SYNC_INTR_DEFAULT             0

/* THD_INTR2 :: PCI_STATUS :: FW_SYNC_INTR [00:00] */
#define BCHP_THD_INTR2_PCI_STATUS_FW_SYNC_INTR_MASK                0x00000001
#define BCHP_THD_INTR2_PCI_STATUS_FW_SYNC_INTR_SHIFT               0
#define BCHP_THD_INTR2_PCI_STATUS_FW_SYNC_INTR_DEFAULT             0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* THD_INTR2 :: PCI_SET :: reserved0 [31:30] */
#define BCHP_THD_INTR2_PCI_SET_reserved0_MASK                      0xc0000000
#define BCHP_THD_INTR2_PCI_SET_reserved0_SHIFT                     30

/* THD_INTR2 :: PCI_SET :: CP_ICEDET_INTR [29:29] */
#define BCHP_THD_INTR2_PCI_SET_CP_ICEDET_INTR_MASK                 0x20000000
#define BCHP_THD_INTR2_PCI_SET_CP_ICEDET_INTR_SHIFT                29
#define BCHP_THD_INTR2_PCI_SET_CP_ICEDET_INTR_DEFAULT              1

/* THD_INTR2 :: PCI_SET :: AC1_INTR [28:28] */
#define BCHP_THD_INTR2_PCI_SET_AC1_INTR_MASK                       0x10000000
#define BCHP_THD_INTR2_PCI_SET_AC1_INTR_SHIFT                      28
#define BCHP_THD_INTR2_PCI_SET_AC1_INTR_DEFAULT                    1

/* THD_INTR2 :: PCI_SET :: FBCNT3_ZERO_INTR [27:27] */
#define BCHP_THD_INTR2_PCI_SET_FBCNT3_ZERO_INTR_MASK               0x08000000
#define BCHP_THD_INTR2_PCI_SET_FBCNT3_ZERO_INTR_SHIFT              27
#define BCHP_THD_INTR2_PCI_SET_FBCNT3_ZERO_INTR_DEFAULT            1

/* THD_INTR2 :: PCI_SET :: FSCNT3_ZERO_INTR [26:26] */
#define BCHP_THD_INTR2_PCI_SET_FSCNT3_ZERO_INTR_MASK               0x04000000
#define BCHP_THD_INTR2_PCI_SET_FSCNT3_ZERO_INTR_SHIFT              26
#define BCHP_THD_INTR2_PCI_SET_FSCNT3_ZERO_INTR_DEFAULT            1

/* THD_INTR2 :: PCI_SET :: FBCNT2_ZERO_INTR [25:25] */
#define BCHP_THD_INTR2_PCI_SET_FBCNT2_ZERO_INTR_MASK               0x02000000
#define BCHP_THD_INTR2_PCI_SET_FBCNT2_ZERO_INTR_SHIFT              25
#define BCHP_THD_INTR2_PCI_SET_FBCNT2_ZERO_INTR_DEFAULT            1

/* THD_INTR2 :: PCI_SET :: FSCNT2_ZERO_INTR [24:24] */
#define BCHP_THD_INTR2_PCI_SET_FSCNT2_ZERO_INTR_MASK               0x01000000
#define BCHP_THD_INTR2_PCI_SET_FSCNT2_ZERO_INTR_SHIFT              24
#define BCHP_THD_INTR2_PCI_SET_FSCNT2_ZERO_INTR_DEFAULT            1

/* THD_INTR2 :: PCI_SET :: GUARD_START_INTR [23:23] */
#define BCHP_THD_INTR2_PCI_SET_GUARD_START_INTR_MASK               0x00800000
#define BCHP_THD_INTR2_PCI_SET_GUARD_START_INTR_SHIFT              23
#define BCHP_THD_INTR2_PCI_SET_GUARD_START_INTR_DEFAULT            0

/* THD_INTR2 :: PCI_SET :: GISB_ERROR_INTR [22:22] */
#define BCHP_THD_INTR2_PCI_SET_GISB_ERROR_INTR_MASK                0x00400000
#define BCHP_THD_INTR2_PCI_SET_GISB_ERROR_INTR_SHIFT               22
#define BCHP_THD_INTR2_PCI_SET_GISB_ERROR_INTR_DEFAULT             0

/* THD_INTR2 :: PCI_SET :: FW_CORR_MAX_RDY_INTR [21:21] */
#define BCHP_THD_INTR2_PCI_SET_FW_CORR_MAX_RDY_INTR_MASK           0x00200000
#define BCHP_THD_INTR2_PCI_SET_FW_CORR_MAX_RDY_INTR_SHIFT          21
#define BCHP_THD_INTR2_PCI_SET_FW_CORR_MAX_RDY_INTR_DEFAULT        0

/* THD_INTR2 :: PCI_SET :: NCH_LO_INTR [20:20] */
#define BCHP_THD_INTR2_PCI_SET_NCH_LO_INTR_MASK                    0x00100000
#define BCHP_THD_INTR2_PCI_SET_NCH_LO_INTR_SHIFT                   20
#define BCHP_THD_INTR2_PCI_SET_NCH_LO_INTR_DEFAULT                 0

/* THD_INTR2 :: PCI_SET :: NCH_HI_INTR [19:19] */
#define BCHP_THD_INTR2_PCI_SET_NCH_HI_INTR_MASK                    0x00080000
#define BCHP_THD_INTR2_PCI_SET_NCH_HI_INTR_SHIFT                   19
#define BCHP_THD_INTR2_PCI_SET_NCH_HI_INTR_DEFAULT                 0

/* THD_INTR2 :: PCI_SET :: FBCNT_ZERO_INTR [18:18] */
#define BCHP_THD_INTR2_PCI_SET_FBCNT_ZERO_INTR_MASK                0x00040000
#define BCHP_THD_INTR2_PCI_SET_FBCNT_ZERO_INTR_SHIFT               18
#define BCHP_THD_INTR2_PCI_SET_FBCNT_ZERO_INTR_DEFAULT             1

/* THD_INTR2 :: PCI_SET :: FSCNT_ZERO_INTR [17:17] */
#define BCHP_THD_INTR2_PCI_SET_FSCNT_ZERO_INTR_MASK                0x00020000
#define BCHP_THD_INTR2_PCI_SET_FSCNT_ZERO_INTR_SHIFT               17
#define BCHP_THD_INTR2_PCI_SET_FSCNT_ZERO_INTR_DEFAULT             1

/* THD_INTR2 :: PCI_SET :: TS_FULL_INTR [16:16] */
#define BCHP_THD_INTR2_PCI_SET_TS_FULL_INTR_MASK                   0x00010000
#define BCHP_THD_INTR2_PCI_SET_TS_FULL_INTR_SHIFT                  16
#define BCHP_THD_INTR2_PCI_SET_TS_FULL_INTR_DEFAULT                0

/* THD_INTR2 :: PCI_SET :: TS_HALFFULL_INTR [15:15] */
#define BCHP_THD_INTR2_PCI_SET_TS_HALFFULL_INTR_MASK               0x00008000
#define BCHP_THD_INTR2_PCI_SET_TS_HALFFULL_INTR_SHIFT              15
#define BCHP_THD_INTR2_PCI_SET_TS_HALFFULL_INTR_DEFAULT            0

/* THD_INTR2 :: PCI_SET :: TS_ONEPKT_INTR [14:14] */
#define BCHP_THD_INTR2_PCI_SET_TS_ONEPKT_INTR_MASK                 0x00004000
#define BCHP_THD_INTR2_PCI_SET_TS_ONEPKT_INTR_SHIFT                14
#define BCHP_THD_INTR2_PCI_SET_TS_ONEPKT_INTR_DEFAULT              0

/* THD_INTR2 :: PCI_SET :: TS_ONEWORD_INTR [13:13] */
#define BCHP_THD_INTR2_PCI_SET_TS_ONEWORD_INTR_MASK                0x00002000
#define BCHP_THD_INTR2_PCI_SET_TS_ONEWORD_INTR_SHIFT               13
#define BCHP_THD_INTR2_PCI_SET_TS_ONEWORD_INTR_DEFAULT             0

/* THD_INTR2 :: PCI_SET :: FEC_SYNC_LOSS_INTR [12:12] */
#define BCHP_THD_INTR2_PCI_SET_FEC_SYNC_LOSS_INTR_MASK             0x00001000
#define BCHP_THD_INTR2_PCI_SET_FEC_SYNC_LOSS_INTR_SHIFT            12
#define BCHP_THD_INTR2_PCI_SET_FEC_SYNC_LOSS_INTR_DEFAULT          0

/* THD_INTR2 :: PCI_SET :: FEC_SYNC_INTR [11:11] */
#define BCHP_THD_INTR2_PCI_SET_FEC_SYNC_INTR_MASK                  0x00000800
#define BCHP_THD_INTR2_PCI_SET_FEC_SYNC_INTR_SHIFT                 11
#define BCHP_THD_INTR2_PCI_SET_FEC_SYNC_INTR_DEFAULT               0

/* THD_INTR2 :: PCI_SET :: VIT_SYNC_LOSS_INTR [10:10] */
#define BCHP_THD_INTR2_PCI_SET_VIT_SYNC_LOSS_INTR_MASK             0x00000400
#define BCHP_THD_INTR2_PCI_SET_VIT_SYNC_LOSS_INTR_SHIFT            10
#define BCHP_THD_INTR2_PCI_SET_VIT_SYNC_LOSS_INTR_DEFAULT          0

/* THD_INTR2 :: PCI_SET :: VIT_SYNC_INTR [09:09] */
#define BCHP_THD_INTR2_PCI_SET_VIT_SYNC_INTR_MASK                  0x00000200
#define BCHP_THD_INTR2_PCI_SET_VIT_SYNC_INTR_SHIFT                 9
#define BCHP_THD_INTR2_PCI_SET_VIT_SYNC_INTR_DEFAULT               0

/* THD_INTR2 :: PCI_SET :: TMCC_CHANGE_INTR [08:08] */
#define BCHP_THD_INTR2_PCI_SET_TMCC_CHANGE_INTR_MASK               0x00000100
#define BCHP_THD_INTR2_PCI_SET_TMCC_CHANGE_INTR_SHIFT              8
#define BCHP_THD_INTR2_PCI_SET_TMCC_CHANGE_INTR_DEFAULT            0

/* THD_INTR2 :: PCI_SET :: TMCC_SYNC_LOSS_INTR [07:07] */
#define BCHP_THD_INTR2_PCI_SET_TMCC_SYNC_LOSS_INTR_MASK            0x00000080
#define BCHP_THD_INTR2_PCI_SET_TMCC_SYNC_LOSS_INTR_SHIFT           7
#define BCHP_THD_INTR2_PCI_SET_TMCC_SYNC_LOSS_INTR_DEFAULT         0

/* THD_INTR2 :: PCI_SET :: TMCC_SYNC_INTR [06:06] */
#define BCHP_THD_INTR2_PCI_SET_TMCC_SYNC_INTR_MASK                 0x00000040
#define BCHP_THD_INTR2_PCI_SET_TMCC_SYNC_INTR_SHIFT                6
#define BCHP_THD_INTR2_PCI_SET_TMCC_SYNC_INTR_DEFAULT              0

/* THD_INTR2 :: PCI_SET :: TPS_CHANGE_INTR [05:05] */
#define BCHP_THD_INTR2_PCI_SET_TPS_CHANGE_INTR_MASK                0x00000020
#define BCHP_THD_INTR2_PCI_SET_TPS_CHANGE_INTR_SHIFT               5
#define BCHP_THD_INTR2_PCI_SET_TPS_CHANGE_INTR_DEFAULT             0

/* THD_INTR2 :: PCI_SET :: TPS_SYNC_LOSS_INTR [04:04] */
#define BCHP_THD_INTR2_PCI_SET_TPS_SYNC_LOSS_INTR_MASK             0x00000010
#define BCHP_THD_INTR2_PCI_SET_TPS_SYNC_LOSS_INTR_SHIFT            4
#define BCHP_THD_INTR2_PCI_SET_TPS_SYNC_LOSS_INTR_DEFAULT          0

/* THD_INTR2 :: PCI_SET :: TPS_SYNC_INTR [03:03] */
#define BCHP_THD_INTR2_PCI_SET_TPS_SYNC_INTR_MASK                  0x00000008
#define BCHP_THD_INTR2_PCI_SET_TPS_SYNC_INTR_SHIFT                 3
#define BCHP_THD_INTR2_PCI_SET_TPS_SYNC_INTR_DEFAULT               0

/* THD_INTR2 :: PCI_SET :: SP_SYNC_LOSS_INTR [02:02] */
#define BCHP_THD_INTR2_PCI_SET_SP_SYNC_LOSS_INTR_MASK              0x00000004
#define BCHP_THD_INTR2_PCI_SET_SP_SYNC_LOSS_INTR_SHIFT             2
#define BCHP_THD_INTR2_PCI_SET_SP_SYNC_LOSS_INTR_DEFAULT           0

/* THD_INTR2 :: PCI_SET :: SP_SYNC_INTR [01:01] */
#define BCHP_THD_INTR2_PCI_SET_SP_SYNC_INTR_MASK                   0x00000002
#define BCHP_THD_INTR2_PCI_SET_SP_SYNC_INTR_SHIFT                  1
#define BCHP_THD_INTR2_PCI_SET_SP_SYNC_INTR_DEFAULT                0

/* THD_INTR2 :: PCI_SET :: FW_SYNC_INTR [00:00] */
#define BCHP_THD_INTR2_PCI_SET_FW_SYNC_INTR_MASK                   0x00000001
#define BCHP_THD_INTR2_PCI_SET_FW_SYNC_INTR_SHIFT                  0
#define BCHP_THD_INTR2_PCI_SET_FW_SYNC_INTR_DEFAULT                0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* THD_INTR2 :: PCI_CLEAR :: reserved0 [31:30] */
#define BCHP_THD_INTR2_PCI_CLEAR_reserved0_MASK                    0xc0000000
#define BCHP_THD_INTR2_PCI_CLEAR_reserved0_SHIFT                   30

/* THD_INTR2 :: PCI_CLEAR :: CP_ICEDET_INTR [29:29] */
#define BCHP_THD_INTR2_PCI_CLEAR_CP_ICEDET_INTR_MASK               0x20000000
#define BCHP_THD_INTR2_PCI_CLEAR_CP_ICEDET_INTR_SHIFT              29
#define BCHP_THD_INTR2_PCI_CLEAR_CP_ICEDET_INTR_DEFAULT            1

/* THD_INTR2 :: PCI_CLEAR :: AC1_INTR [28:28] */
#define BCHP_THD_INTR2_PCI_CLEAR_AC1_INTR_MASK                     0x10000000
#define BCHP_THD_INTR2_PCI_CLEAR_AC1_INTR_SHIFT                    28
#define BCHP_THD_INTR2_PCI_CLEAR_AC1_INTR_DEFAULT                  1

/* THD_INTR2 :: PCI_CLEAR :: FBCNT3_ZERO_INTR [27:27] */
#define BCHP_THD_INTR2_PCI_CLEAR_FBCNT3_ZERO_INTR_MASK             0x08000000
#define BCHP_THD_INTR2_PCI_CLEAR_FBCNT3_ZERO_INTR_SHIFT            27
#define BCHP_THD_INTR2_PCI_CLEAR_FBCNT3_ZERO_INTR_DEFAULT          1

/* THD_INTR2 :: PCI_CLEAR :: FSCNT3_ZERO_INTR [26:26] */
#define BCHP_THD_INTR2_PCI_CLEAR_FSCNT3_ZERO_INTR_MASK             0x04000000
#define BCHP_THD_INTR2_PCI_CLEAR_FSCNT3_ZERO_INTR_SHIFT            26
#define BCHP_THD_INTR2_PCI_CLEAR_FSCNT3_ZERO_INTR_DEFAULT          1

/* THD_INTR2 :: PCI_CLEAR :: FBCNT2_ZERO_INTR [25:25] */
#define BCHP_THD_INTR2_PCI_CLEAR_FBCNT2_ZERO_INTR_MASK             0x02000000
#define BCHP_THD_INTR2_PCI_CLEAR_FBCNT2_ZERO_INTR_SHIFT            25
#define BCHP_THD_INTR2_PCI_CLEAR_FBCNT2_ZERO_INTR_DEFAULT          1

/* THD_INTR2 :: PCI_CLEAR :: FSCNT2_ZERO_INTR [24:24] */
#define BCHP_THD_INTR2_PCI_CLEAR_FSCNT2_ZERO_INTR_MASK             0x01000000
#define BCHP_THD_INTR2_PCI_CLEAR_FSCNT2_ZERO_INTR_SHIFT            24
#define BCHP_THD_INTR2_PCI_CLEAR_FSCNT2_ZERO_INTR_DEFAULT          1

/* THD_INTR2 :: PCI_CLEAR :: GUARD_START_INTR [23:23] */
#define BCHP_THD_INTR2_PCI_CLEAR_GUARD_START_INTR_MASK             0x00800000
#define BCHP_THD_INTR2_PCI_CLEAR_GUARD_START_INTR_SHIFT            23
#define BCHP_THD_INTR2_PCI_CLEAR_GUARD_START_INTR_DEFAULT          0

/* THD_INTR2 :: PCI_CLEAR :: GISB_ERROR_INTR [22:22] */
#define BCHP_THD_INTR2_PCI_CLEAR_GISB_ERROR_INTR_MASK              0x00400000
#define BCHP_THD_INTR2_PCI_CLEAR_GISB_ERROR_INTR_SHIFT             22
#define BCHP_THD_INTR2_PCI_CLEAR_GISB_ERROR_INTR_DEFAULT           0

/* THD_INTR2 :: PCI_CLEAR :: FW_CORR_MAX_RDY_INTR [21:21] */
#define BCHP_THD_INTR2_PCI_CLEAR_FW_CORR_MAX_RDY_INTR_MASK         0x00200000
#define BCHP_THD_INTR2_PCI_CLEAR_FW_CORR_MAX_RDY_INTR_SHIFT        21
#define BCHP_THD_INTR2_PCI_CLEAR_FW_CORR_MAX_RDY_INTR_DEFAULT      0

/* THD_INTR2 :: PCI_CLEAR :: NCH_LO_INTR [20:20] */
#define BCHP_THD_INTR2_PCI_CLEAR_NCH_LO_INTR_MASK                  0x00100000
#define BCHP_THD_INTR2_PCI_CLEAR_NCH_LO_INTR_SHIFT                 20
#define BCHP_THD_INTR2_PCI_CLEAR_NCH_LO_INTR_DEFAULT               0

/* THD_INTR2 :: PCI_CLEAR :: NCH_HI_INTR [19:19] */
#define BCHP_THD_INTR2_PCI_CLEAR_NCH_HI_INTR_MASK                  0x00080000
#define BCHP_THD_INTR2_PCI_CLEAR_NCH_HI_INTR_SHIFT                 19
#define BCHP_THD_INTR2_PCI_CLEAR_NCH_HI_INTR_DEFAULT               0

/* THD_INTR2 :: PCI_CLEAR :: FBCNT_ZERO_INTR [18:18] */
#define BCHP_THD_INTR2_PCI_CLEAR_FBCNT_ZERO_INTR_MASK              0x00040000
#define BCHP_THD_INTR2_PCI_CLEAR_FBCNT_ZERO_INTR_SHIFT             18
#define BCHP_THD_INTR2_PCI_CLEAR_FBCNT_ZERO_INTR_DEFAULT           1

/* THD_INTR2 :: PCI_CLEAR :: FSCNT_ZERO_INTR [17:17] */
#define BCHP_THD_INTR2_PCI_CLEAR_FSCNT_ZERO_INTR_MASK              0x00020000
#define BCHP_THD_INTR2_PCI_CLEAR_FSCNT_ZERO_INTR_SHIFT             17
#define BCHP_THD_INTR2_PCI_CLEAR_FSCNT_ZERO_INTR_DEFAULT           1

/* THD_INTR2 :: PCI_CLEAR :: TS_FULL_INTR [16:16] */
#define BCHP_THD_INTR2_PCI_CLEAR_TS_FULL_INTR_MASK                 0x00010000
#define BCHP_THD_INTR2_PCI_CLEAR_TS_FULL_INTR_SHIFT                16
#define BCHP_THD_INTR2_PCI_CLEAR_TS_FULL_INTR_DEFAULT              0

/* THD_INTR2 :: PCI_CLEAR :: TS_HALFFULL_INTR [15:15] */
#define BCHP_THD_INTR2_PCI_CLEAR_TS_HALFFULL_INTR_MASK             0x00008000
#define BCHP_THD_INTR2_PCI_CLEAR_TS_HALFFULL_INTR_SHIFT            15
#define BCHP_THD_INTR2_PCI_CLEAR_TS_HALFFULL_INTR_DEFAULT          0

/* THD_INTR2 :: PCI_CLEAR :: TS_ONEPKT_INTR [14:14] */
#define BCHP_THD_INTR2_PCI_CLEAR_TS_ONEPKT_INTR_MASK               0x00004000
#define BCHP_THD_INTR2_PCI_CLEAR_TS_ONEPKT_INTR_SHIFT              14
#define BCHP_THD_INTR2_PCI_CLEAR_TS_ONEPKT_INTR_DEFAULT            0

/* THD_INTR2 :: PCI_CLEAR :: TS_ONEWORD_INTR [13:13] */
#define BCHP_THD_INTR2_PCI_CLEAR_TS_ONEWORD_INTR_MASK              0x00002000
#define BCHP_THD_INTR2_PCI_CLEAR_TS_ONEWORD_INTR_SHIFT             13
#define BCHP_THD_INTR2_PCI_CLEAR_TS_ONEWORD_INTR_DEFAULT           0

/* THD_INTR2 :: PCI_CLEAR :: FEC_SYNC_LOSS_INTR [12:12] */
#define BCHP_THD_INTR2_PCI_CLEAR_FEC_SYNC_LOSS_INTR_MASK           0x00001000
#define BCHP_THD_INTR2_PCI_CLEAR_FEC_SYNC_LOSS_INTR_SHIFT          12
#define BCHP_THD_INTR2_PCI_CLEAR_FEC_SYNC_LOSS_INTR_DEFAULT        0

/* THD_INTR2 :: PCI_CLEAR :: FEC_SYNC_INTR [11:11] */
#define BCHP_THD_INTR2_PCI_CLEAR_FEC_SYNC_INTR_MASK                0x00000800
#define BCHP_THD_INTR2_PCI_CLEAR_FEC_SYNC_INTR_SHIFT               11
#define BCHP_THD_INTR2_PCI_CLEAR_FEC_SYNC_INTR_DEFAULT             0

/* THD_INTR2 :: PCI_CLEAR :: VIT_SYNC_LOSS_INTR [10:10] */
#define BCHP_THD_INTR2_PCI_CLEAR_VIT_SYNC_LOSS_INTR_MASK           0x00000400
#define BCHP_THD_INTR2_PCI_CLEAR_VIT_SYNC_LOSS_INTR_SHIFT          10
#define BCHP_THD_INTR2_PCI_CLEAR_VIT_SYNC_LOSS_INTR_DEFAULT        0

/* THD_INTR2 :: PCI_CLEAR :: VIT_SYNC_INTR [09:09] */
#define BCHP_THD_INTR2_PCI_CLEAR_VIT_SYNC_INTR_MASK                0x00000200
#define BCHP_THD_INTR2_PCI_CLEAR_VIT_SYNC_INTR_SHIFT               9
#define BCHP_THD_INTR2_PCI_CLEAR_VIT_SYNC_INTR_DEFAULT             0

/* THD_INTR2 :: PCI_CLEAR :: TMCC_CHANGE_INTR [08:08] */
#define BCHP_THD_INTR2_PCI_CLEAR_TMCC_CHANGE_INTR_MASK             0x00000100
#define BCHP_THD_INTR2_PCI_CLEAR_TMCC_CHANGE_INTR_SHIFT            8
#define BCHP_THD_INTR2_PCI_CLEAR_TMCC_CHANGE_INTR_DEFAULT          0

/* THD_INTR2 :: PCI_CLEAR :: TMCC_SYNC_LOSS_INTR [07:07] */
#define BCHP_THD_INTR2_PCI_CLEAR_TMCC_SYNC_LOSS_INTR_MASK          0x00000080
#define BCHP_THD_INTR2_PCI_CLEAR_TMCC_SYNC_LOSS_INTR_SHIFT         7
#define BCHP_THD_INTR2_PCI_CLEAR_TMCC_SYNC_LOSS_INTR_DEFAULT       0

/* THD_INTR2 :: PCI_CLEAR :: TMCC_SYNC_INTR [06:06] */
#define BCHP_THD_INTR2_PCI_CLEAR_TMCC_SYNC_INTR_MASK               0x00000040
#define BCHP_THD_INTR2_PCI_CLEAR_TMCC_SYNC_INTR_SHIFT              6
#define BCHP_THD_INTR2_PCI_CLEAR_TMCC_SYNC_INTR_DEFAULT            0

/* THD_INTR2 :: PCI_CLEAR :: TPS_CHANGE_INTR [05:05] */
#define BCHP_THD_INTR2_PCI_CLEAR_TPS_CHANGE_INTR_MASK              0x00000020
#define BCHP_THD_INTR2_PCI_CLEAR_TPS_CHANGE_INTR_SHIFT             5
#define BCHP_THD_INTR2_PCI_CLEAR_TPS_CHANGE_INTR_DEFAULT           0

/* THD_INTR2 :: PCI_CLEAR :: TPS_SYNC_LOSS_INTR [04:04] */
#define BCHP_THD_INTR2_PCI_CLEAR_TPS_SYNC_LOSS_INTR_MASK           0x00000010
#define BCHP_THD_INTR2_PCI_CLEAR_TPS_SYNC_LOSS_INTR_SHIFT          4
#define BCHP_THD_INTR2_PCI_CLEAR_TPS_SYNC_LOSS_INTR_DEFAULT        0

/* THD_INTR2 :: PCI_CLEAR :: TPS_SYNC_INTR [03:03] */
#define BCHP_THD_INTR2_PCI_CLEAR_TPS_SYNC_INTR_MASK                0x00000008
#define BCHP_THD_INTR2_PCI_CLEAR_TPS_SYNC_INTR_SHIFT               3
#define BCHP_THD_INTR2_PCI_CLEAR_TPS_SYNC_INTR_DEFAULT             0

/* THD_INTR2 :: PCI_CLEAR :: SP_SYNC_LOSS_INTR [02:02] */
#define BCHP_THD_INTR2_PCI_CLEAR_SP_SYNC_LOSS_INTR_MASK            0x00000004
#define BCHP_THD_INTR2_PCI_CLEAR_SP_SYNC_LOSS_INTR_SHIFT           2
#define BCHP_THD_INTR2_PCI_CLEAR_SP_SYNC_LOSS_INTR_DEFAULT         0

/* THD_INTR2 :: PCI_CLEAR :: SP_SYNC_INTR [01:01] */
#define BCHP_THD_INTR2_PCI_CLEAR_SP_SYNC_INTR_MASK                 0x00000002
#define BCHP_THD_INTR2_PCI_CLEAR_SP_SYNC_INTR_SHIFT                1
#define BCHP_THD_INTR2_PCI_CLEAR_SP_SYNC_INTR_DEFAULT              0

/* THD_INTR2 :: PCI_CLEAR :: FW_SYNC_INTR [00:00] */
#define BCHP_THD_INTR2_PCI_CLEAR_FW_SYNC_INTR_MASK                 0x00000001
#define BCHP_THD_INTR2_PCI_CLEAR_FW_SYNC_INTR_SHIFT                0
#define BCHP_THD_INTR2_PCI_CLEAR_FW_SYNC_INTR_DEFAULT              0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* THD_INTR2 :: PCI_MASK_STATUS :: reserved0 [31:30] */
#define BCHP_THD_INTR2_PCI_MASK_STATUS_reserved0_MASK              0xc0000000
#define BCHP_THD_INTR2_PCI_MASK_STATUS_reserved0_SHIFT             30

/* THD_INTR2 :: PCI_MASK_STATUS :: CP_ICEDET_INTR [29:29] */
#define BCHP_THD_INTR2_PCI_MASK_STATUS_CP_ICEDET_INTR_MASK         0x20000000
#define BCHP_THD_INTR2_PCI_MASK_STATUS_CP_ICEDET_INTR_SHIFT        29
#define BCHP_THD_INTR2_PCI_MASK_STATUS_CP_ICEDET_INTR_DEFAULT      1

/* THD_INTR2 :: PCI_MASK_STATUS :: AC1_INTR [28:28] */
#define BCHP_THD_INTR2_PCI_MASK_STATUS_AC1_INTR_MASK               0x10000000
#define BCHP_THD_INTR2_PCI_MASK_STATUS_AC1_INTR_SHIFT              28
#define BCHP_THD_INTR2_PCI_MASK_STATUS_AC1_INTR_DEFAULT            1

/* THD_INTR2 :: PCI_MASK_STATUS :: FBCNT3_ZERO_INTR [27:27] */
#define BCHP_THD_INTR2_PCI_MASK_STATUS_FBCNT3_ZERO_INTR_MASK       0x08000000
#define BCHP_THD_INTR2_PCI_MASK_STATUS_FBCNT3_ZERO_INTR_SHIFT      27
#define BCHP_THD_INTR2_PCI_MASK_STATUS_FBCNT3_ZERO_INTR_DEFAULT    1

/* THD_INTR2 :: PCI_MASK_STATUS :: FSCNT3_ZERO_INTR [26:26] */
#define BCHP_THD_INTR2_PCI_MASK_STATUS_FSCNT3_ZERO_INTR_MASK       0x04000000
#define BCHP_THD_INTR2_PCI_MASK_STATUS_FSCNT3_ZERO_INTR_SHIFT      26
#define BCHP_THD_INTR2_PCI_MASK_STATUS_FSCNT3_ZERO_INTR_DEFAULT    1

/* THD_INTR2 :: PCI_MASK_STATUS :: FBCNT2_ZERO_INTR [25:25] */
#define BCHP_THD_INTR2_PCI_MASK_STATUS_FBCNT2_ZERO_INTR_MASK       0x02000000
#define BCHP_THD_INTR2_PCI_MASK_STATUS_FBCNT2_ZERO_INTR_SHIFT      25
#define BCHP_THD_INTR2_PCI_MASK_STATUS_FBCNT2_ZERO_INTR_DEFAULT    1

/* THD_INTR2 :: PCI_MASK_STATUS :: FSCNT2_ZERO_INTR [24:24] */
#define BCHP_THD_INTR2_PCI_MASK_STATUS_FSCNT2_ZERO_INTR_MASK       0x01000000
#define BCHP_THD_INTR2_PCI_MASK_STATUS_FSCNT2_ZERO_INTR_SHIFT      24
#define BCHP_THD_INTR2_PCI_MASK_STATUS_FSCNT2_ZERO_INTR_DEFAULT    1

/* THD_INTR2 :: PCI_MASK_STATUS :: GUARD_START_INTR [23:23] */
#define BCHP_THD_INTR2_PCI_MASK_STATUS_GUARD_START_INTR_MASK       0x00800000
#define BCHP_THD_INTR2_PCI_MASK_STATUS_GUARD_START_INTR_SHIFT      23
#define BCHP_THD_INTR2_PCI_MASK_STATUS_GUARD_START_INTR_DEFAULT    1

/* THD_INTR2 :: PCI_MASK_STATUS :: GISB_ERROR_INTR [22:22] */
#define BCHP_THD_INTR2_PCI_MASK_STATUS_GISB_ERROR_INTR_MASK        0x00400000
#define BCHP_THD_INTR2_PCI_MASK_STATUS_GISB_ERROR_INTR_SHIFT       22
#define BCHP_THD_INTR2_PCI_MASK_STATUS_GISB_ERROR_INTR_DEFAULT     1

/* THD_INTR2 :: PCI_MASK_STATUS :: FW_CORR_MAX_RDY_INTR [21:21] */
#define BCHP_THD_INTR2_PCI_MASK_STATUS_FW_CORR_MAX_RDY_INTR_MASK   0x00200000
#define BCHP_THD_INTR2_PCI_MASK_STATUS_FW_CORR_MAX_RDY_INTR_SHIFT  21
#define BCHP_THD_INTR2_PCI_MASK_STATUS_FW_CORR_MAX_RDY_INTR_DEFAULT 1

/* THD_INTR2 :: PCI_MASK_STATUS :: NCH_LO_INTR [20:20] */
#define BCHP_THD_INTR2_PCI_MASK_STATUS_NCH_LO_INTR_MASK            0x00100000
#define BCHP_THD_INTR2_PCI_MASK_STATUS_NCH_LO_INTR_SHIFT           20
#define BCHP_THD_INTR2_PCI_MASK_STATUS_NCH_LO_INTR_DEFAULT         1

/* THD_INTR2 :: PCI_MASK_STATUS :: NCH_HI_INTR [19:19] */
#define BCHP_THD_INTR2_PCI_MASK_STATUS_NCH_HI_INTR_MASK            0x00080000
#define BCHP_THD_INTR2_PCI_MASK_STATUS_NCH_HI_INTR_SHIFT           19
#define BCHP_THD_INTR2_PCI_MASK_STATUS_NCH_HI_INTR_DEFAULT         1

/* THD_INTR2 :: PCI_MASK_STATUS :: FBCNT_ZERO_INTR [18:18] */
#define BCHP_THD_INTR2_PCI_MASK_STATUS_FBCNT_ZERO_INTR_MASK        0x00040000
#define BCHP_THD_INTR2_PCI_MASK_STATUS_FBCNT_ZERO_INTR_SHIFT       18
#define BCHP_THD_INTR2_PCI_MASK_STATUS_FBCNT_ZERO_INTR_DEFAULT     1

/* THD_INTR2 :: PCI_MASK_STATUS :: FSCNT_ZERO_INTR [17:17] */
#define BCHP_THD_INTR2_PCI_MASK_STATUS_FSCNT_ZERO_INTR_MASK        0x00020000
#define BCHP_THD_INTR2_PCI_MASK_STATUS_FSCNT_ZERO_INTR_SHIFT       17
#define BCHP_THD_INTR2_PCI_MASK_STATUS_FSCNT_ZERO_INTR_DEFAULT     1

/* THD_INTR2 :: PCI_MASK_STATUS :: TS_FULL_INTR [16:16] */
#define BCHP_THD_INTR2_PCI_MASK_STATUS_TS_FULL_INTR_MASK           0x00010000
#define BCHP_THD_INTR2_PCI_MASK_STATUS_TS_FULL_INTR_SHIFT          16
#define BCHP_THD_INTR2_PCI_MASK_STATUS_TS_FULL_INTR_DEFAULT        1

/* THD_INTR2 :: PCI_MASK_STATUS :: TS_HALFFULL_INTR [15:15] */
#define BCHP_THD_INTR2_PCI_MASK_STATUS_TS_HALFFULL_INTR_MASK       0x00008000
#define BCHP_THD_INTR2_PCI_MASK_STATUS_TS_HALFFULL_INTR_SHIFT      15
#define BCHP_THD_INTR2_PCI_MASK_STATUS_TS_HALFFULL_INTR_DEFAULT    1

/* THD_INTR2 :: PCI_MASK_STATUS :: TS_ONEPKT_INTR [14:14] */
#define BCHP_THD_INTR2_PCI_MASK_STATUS_TS_ONEPKT_INTR_MASK         0x00004000
#define BCHP_THD_INTR2_PCI_MASK_STATUS_TS_ONEPKT_INTR_SHIFT        14
#define BCHP_THD_INTR2_PCI_MASK_STATUS_TS_ONEPKT_INTR_DEFAULT      1

/* THD_INTR2 :: PCI_MASK_STATUS :: TS_ONEWORD_INTR [13:13] */
#define BCHP_THD_INTR2_PCI_MASK_STATUS_TS_ONEWORD_INTR_MASK        0x00002000
#define BCHP_THD_INTR2_PCI_MASK_STATUS_TS_ONEWORD_INTR_SHIFT       13
#define BCHP_THD_INTR2_PCI_MASK_STATUS_TS_ONEWORD_INTR_DEFAULT     1

/* THD_INTR2 :: PCI_MASK_STATUS :: FEC_SYNC_LOSS_INTR [12:12] */
#define BCHP_THD_INTR2_PCI_MASK_STATUS_FEC_SYNC_LOSS_INTR_MASK     0x00001000
#define BCHP_THD_INTR2_PCI_MASK_STATUS_FEC_SYNC_LOSS_INTR_SHIFT    12
#define BCHP_THD_INTR2_PCI_MASK_STATUS_FEC_SYNC_LOSS_INTR_DEFAULT  1

/* THD_INTR2 :: PCI_MASK_STATUS :: FEC_SYNC_INTR [11:11] */
#define BCHP_THD_INTR2_PCI_MASK_STATUS_FEC_SYNC_INTR_MASK          0x00000800
#define BCHP_THD_INTR2_PCI_MASK_STATUS_FEC_SYNC_INTR_SHIFT         11
#define BCHP_THD_INTR2_PCI_MASK_STATUS_FEC_SYNC_INTR_DEFAULT       1

/* THD_INTR2 :: PCI_MASK_STATUS :: VIT_SYNC_LOSS_INTR [10:10] */
#define BCHP_THD_INTR2_PCI_MASK_STATUS_VIT_SYNC_LOSS_INTR_MASK     0x00000400
#define BCHP_THD_INTR2_PCI_MASK_STATUS_VIT_SYNC_LOSS_INTR_SHIFT    10
#define BCHP_THD_INTR2_PCI_MASK_STATUS_VIT_SYNC_LOSS_INTR_DEFAULT  1

/* THD_INTR2 :: PCI_MASK_STATUS :: VIT_SYNC_INTR [09:09] */
#define BCHP_THD_INTR2_PCI_MASK_STATUS_VIT_SYNC_INTR_MASK          0x00000200
#define BCHP_THD_INTR2_PCI_MASK_STATUS_VIT_SYNC_INTR_SHIFT         9
#define BCHP_THD_INTR2_PCI_MASK_STATUS_VIT_SYNC_INTR_DEFAULT       1

/* THD_INTR2 :: PCI_MASK_STATUS :: TMCC_CHANGE_INTR [08:08] */
#define BCHP_THD_INTR2_PCI_MASK_STATUS_TMCC_CHANGE_INTR_MASK       0x00000100
#define BCHP_THD_INTR2_PCI_MASK_STATUS_TMCC_CHANGE_INTR_SHIFT      8
#define BCHP_THD_INTR2_PCI_MASK_STATUS_TMCC_CHANGE_INTR_DEFAULT    1

/* THD_INTR2 :: PCI_MASK_STATUS :: TMCC_SYNC_LOSS_INTR [07:07] */
#define BCHP_THD_INTR2_PCI_MASK_STATUS_TMCC_SYNC_LOSS_INTR_MASK    0x00000080
#define BCHP_THD_INTR2_PCI_MASK_STATUS_TMCC_SYNC_LOSS_INTR_SHIFT   7
#define BCHP_THD_INTR2_PCI_MASK_STATUS_TMCC_SYNC_LOSS_INTR_DEFAULT 1

/* THD_INTR2 :: PCI_MASK_STATUS :: TMCC_SYNC_INTR [06:06] */
#define BCHP_THD_INTR2_PCI_MASK_STATUS_TMCC_SYNC_INTR_MASK         0x00000040
#define BCHP_THD_INTR2_PCI_MASK_STATUS_TMCC_SYNC_INTR_SHIFT        6
#define BCHP_THD_INTR2_PCI_MASK_STATUS_TMCC_SYNC_INTR_DEFAULT      1

/* THD_INTR2 :: PCI_MASK_STATUS :: TPS_CHANGE_INTR [05:05] */
#define BCHP_THD_INTR2_PCI_MASK_STATUS_TPS_CHANGE_INTR_MASK        0x00000020
#define BCHP_THD_INTR2_PCI_MASK_STATUS_TPS_CHANGE_INTR_SHIFT       5
#define BCHP_THD_INTR2_PCI_MASK_STATUS_TPS_CHANGE_INTR_DEFAULT     1

/* THD_INTR2 :: PCI_MASK_STATUS :: TPS_SYNC_LOSS_INTR [04:04] */
#define BCHP_THD_INTR2_PCI_MASK_STATUS_TPS_SYNC_LOSS_INTR_MASK     0x00000010
#define BCHP_THD_INTR2_PCI_MASK_STATUS_TPS_SYNC_LOSS_INTR_SHIFT    4
#define BCHP_THD_INTR2_PCI_MASK_STATUS_TPS_SYNC_LOSS_INTR_DEFAULT  1

/* THD_INTR2 :: PCI_MASK_STATUS :: TPS_SYNC_INTR [03:03] */
#define BCHP_THD_INTR2_PCI_MASK_STATUS_TPS_SYNC_INTR_MASK          0x00000008
#define BCHP_THD_INTR2_PCI_MASK_STATUS_TPS_SYNC_INTR_SHIFT         3
#define BCHP_THD_INTR2_PCI_MASK_STATUS_TPS_SYNC_INTR_DEFAULT       1

/* THD_INTR2 :: PCI_MASK_STATUS :: SP_SYNC_LOSS_INTR [02:02] */
#define BCHP_THD_INTR2_PCI_MASK_STATUS_SP_SYNC_LOSS_INTR_MASK      0x00000004
#define BCHP_THD_INTR2_PCI_MASK_STATUS_SP_SYNC_LOSS_INTR_SHIFT     2
#define BCHP_THD_INTR2_PCI_MASK_STATUS_SP_SYNC_LOSS_INTR_DEFAULT   1

/* THD_INTR2 :: PCI_MASK_STATUS :: SP_SYNC_INTR [01:01] */
#define BCHP_THD_INTR2_PCI_MASK_STATUS_SP_SYNC_INTR_MASK           0x00000002
#define BCHP_THD_INTR2_PCI_MASK_STATUS_SP_SYNC_INTR_SHIFT          1
#define BCHP_THD_INTR2_PCI_MASK_STATUS_SP_SYNC_INTR_DEFAULT        1

/* THD_INTR2 :: PCI_MASK_STATUS :: FW_SYNC_INTR [00:00] */
#define BCHP_THD_INTR2_PCI_MASK_STATUS_FW_SYNC_INTR_MASK           0x00000001
#define BCHP_THD_INTR2_PCI_MASK_STATUS_FW_SYNC_INTR_SHIFT          0
#define BCHP_THD_INTR2_PCI_MASK_STATUS_FW_SYNC_INTR_DEFAULT        1

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* THD_INTR2 :: PCI_MASK_SET :: reserved0 [31:30] */
#define BCHP_THD_INTR2_PCI_MASK_SET_reserved0_MASK                 0xc0000000
#define BCHP_THD_INTR2_PCI_MASK_SET_reserved0_SHIFT                30

/* THD_INTR2 :: PCI_MASK_SET :: CP_ICEDET_INTR [29:29] */
#define BCHP_THD_INTR2_PCI_MASK_SET_CP_ICEDET_INTR_MASK            0x20000000
#define BCHP_THD_INTR2_PCI_MASK_SET_CP_ICEDET_INTR_SHIFT           29
#define BCHP_THD_INTR2_PCI_MASK_SET_CP_ICEDET_INTR_DEFAULT         1

/* THD_INTR2 :: PCI_MASK_SET :: AC1_INTR [28:28] */
#define BCHP_THD_INTR2_PCI_MASK_SET_AC1_INTR_MASK                  0x10000000
#define BCHP_THD_INTR2_PCI_MASK_SET_AC1_INTR_SHIFT                 28
#define BCHP_THD_INTR2_PCI_MASK_SET_AC1_INTR_DEFAULT               1

/* THD_INTR2 :: PCI_MASK_SET :: FBCNT3_ZERO_INTR [27:27] */
#define BCHP_THD_INTR2_PCI_MASK_SET_FBCNT3_ZERO_INTR_MASK          0x08000000
#define BCHP_THD_INTR2_PCI_MASK_SET_FBCNT3_ZERO_INTR_SHIFT         27
#define BCHP_THD_INTR2_PCI_MASK_SET_FBCNT3_ZERO_INTR_DEFAULT       1

/* THD_INTR2 :: PCI_MASK_SET :: FSCNT3_ZERO_INTR [26:26] */
#define BCHP_THD_INTR2_PCI_MASK_SET_FSCNT3_ZERO_INTR_MASK          0x04000000
#define BCHP_THD_INTR2_PCI_MASK_SET_FSCNT3_ZERO_INTR_SHIFT         26
#define BCHP_THD_INTR2_PCI_MASK_SET_FSCNT3_ZERO_INTR_DEFAULT       1

/* THD_INTR2 :: PCI_MASK_SET :: FBCNT2_ZERO_INTR [25:25] */
#define BCHP_THD_INTR2_PCI_MASK_SET_FBCNT2_ZERO_INTR_MASK          0x02000000
#define BCHP_THD_INTR2_PCI_MASK_SET_FBCNT2_ZERO_INTR_SHIFT         25
#define BCHP_THD_INTR2_PCI_MASK_SET_FBCNT2_ZERO_INTR_DEFAULT       1

/* THD_INTR2 :: PCI_MASK_SET :: FSCNT2_ZERO_INTR [24:24] */
#define BCHP_THD_INTR2_PCI_MASK_SET_FSCNT2_ZERO_INTR_MASK          0x01000000
#define BCHP_THD_INTR2_PCI_MASK_SET_FSCNT2_ZERO_INTR_SHIFT         24
#define BCHP_THD_INTR2_PCI_MASK_SET_FSCNT2_ZERO_INTR_DEFAULT       1

/* THD_INTR2 :: PCI_MASK_SET :: GUARD_START_INTR [23:23] */
#define BCHP_THD_INTR2_PCI_MASK_SET_GUARD_START_INTR_MASK          0x00800000
#define BCHP_THD_INTR2_PCI_MASK_SET_GUARD_START_INTR_SHIFT         23
#define BCHP_THD_INTR2_PCI_MASK_SET_GUARD_START_INTR_DEFAULT       1

/* THD_INTR2 :: PCI_MASK_SET :: GISB_ERROR_INTR [22:22] */
#define BCHP_THD_INTR2_PCI_MASK_SET_GISB_ERROR_INTR_MASK           0x00400000
#define BCHP_THD_INTR2_PCI_MASK_SET_GISB_ERROR_INTR_SHIFT          22
#define BCHP_THD_INTR2_PCI_MASK_SET_GISB_ERROR_INTR_DEFAULT        1

/* THD_INTR2 :: PCI_MASK_SET :: FW_CORR_MAX_RDY_INTR [21:21] */
#define BCHP_THD_INTR2_PCI_MASK_SET_FW_CORR_MAX_RDY_INTR_MASK      0x00200000
#define BCHP_THD_INTR2_PCI_MASK_SET_FW_CORR_MAX_RDY_INTR_SHIFT     21
#define BCHP_THD_INTR2_PCI_MASK_SET_FW_CORR_MAX_RDY_INTR_DEFAULT   1

/* THD_INTR2 :: PCI_MASK_SET :: NCH_LO_INTR [20:20] */
#define BCHP_THD_INTR2_PCI_MASK_SET_NCH_LO_INTR_MASK               0x00100000
#define BCHP_THD_INTR2_PCI_MASK_SET_NCH_LO_INTR_SHIFT              20
#define BCHP_THD_INTR2_PCI_MASK_SET_NCH_LO_INTR_DEFAULT            1

/* THD_INTR2 :: PCI_MASK_SET :: NCH_HI_INTR [19:19] */
#define BCHP_THD_INTR2_PCI_MASK_SET_NCH_HI_INTR_MASK               0x00080000
#define BCHP_THD_INTR2_PCI_MASK_SET_NCH_HI_INTR_SHIFT              19
#define BCHP_THD_INTR2_PCI_MASK_SET_NCH_HI_INTR_DEFAULT            1

/* THD_INTR2 :: PCI_MASK_SET :: FBCNT_ZERO_INTR [18:18] */
#define BCHP_THD_INTR2_PCI_MASK_SET_FBCNT_ZERO_INTR_MASK           0x00040000
#define BCHP_THD_INTR2_PCI_MASK_SET_FBCNT_ZERO_INTR_SHIFT          18
#define BCHP_THD_INTR2_PCI_MASK_SET_FBCNT_ZERO_INTR_DEFAULT        1

/* THD_INTR2 :: PCI_MASK_SET :: FSCNT_ZERO_INTR [17:17] */
#define BCHP_THD_INTR2_PCI_MASK_SET_FSCNT_ZERO_INTR_MASK           0x00020000
#define BCHP_THD_INTR2_PCI_MASK_SET_FSCNT_ZERO_INTR_SHIFT          17
#define BCHP_THD_INTR2_PCI_MASK_SET_FSCNT_ZERO_INTR_DEFAULT        1

/* THD_INTR2 :: PCI_MASK_SET :: TS_FULL_INTR [16:16] */
#define BCHP_THD_INTR2_PCI_MASK_SET_TS_FULL_INTR_MASK              0x00010000
#define BCHP_THD_INTR2_PCI_MASK_SET_TS_FULL_INTR_SHIFT             16
#define BCHP_THD_INTR2_PCI_MASK_SET_TS_FULL_INTR_DEFAULT           1

/* THD_INTR2 :: PCI_MASK_SET :: TS_HALFFULL_INTR [15:15] */
#define BCHP_THD_INTR2_PCI_MASK_SET_TS_HALFFULL_INTR_MASK          0x00008000
#define BCHP_THD_INTR2_PCI_MASK_SET_TS_HALFFULL_INTR_SHIFT         15
#define BCHP_THD_INTR2_PCI_MASK_SET_TS_HALFFULL_INTR_DEFAULT       1

/* THD_INTR2 :: PCI_MASK_SET :: TS_ONEPKT_INTR [14:14] */
#define BCHP_THD_INTR2_PCI_MASK_SET_TS_ONEPKT_INTR_MASK            0x00004000
#define BCHP_THD_INTR2_PCI_MASK_SET_TS_ONEPKT_INTR_SHIFT           14
#define BCHP_THD_INTR2_PCI_MASK_SET_TS_ONEPKT_INTR_DEFAULT         1

/* THD_INTR2 :: PCI_MASK_SET :: TS_ONEWORD_INTR [13:13] */
#define BCHP_THD_INTR2_PCI_MASK_SET_TS_ONEWORD_INTR_MASK           0x00002000
#define BCHP_THD_INTR2_PCI_MASK_SET_TS_ONEWORD_INTR_SHIFT          13
#define BCHP_THD_INTR2_PCI_MASK_SET_TS_ONEWORD_INTR_DEFAULT        1

/* THD_INTR2 :: PCI_MASK_SET :: FEC_SYNC_LOSS_INTR [12:12] */
#define BCHP_THD_INTR2_PCI_MASK_SET_FEC_SYNC_LOSS_INTR_MASK        0x00001000
#define BCHP_THD_INTR2_PCI_MASK_SET_FEC_SYNC_LOSS_INTR_SHIFT       12
#define BCHP_THD_INTR2_PCI_MASK_SET_FEC_SYNC_LOSS_INTR_DEFAULT     1

/* THD_INTR2 :: PCI_MASK_SET :: FEC_SYNC_INTR [11:11] */
#define BCHP_THD_INTR2_PCI_MASK_SET_FEC_SYNC_INTR_MASK             0x00000800
#define BCHP_THD_INTR2_PCI_MASK_SET_FEC_SYNC_INTR_SHIFT            11
#define BCHP_THD_INTR2_PCI_MASK_SET_FEC_SYNC_INTR_DEFAULT          1

/* THD_INTR2 :: PCI_MASK_SET :: VIT_SYNC_LOSS_INTR [10:10] */
#define BCHP_THD_INTR2_PCI_MASK_SET_VIT_SYNC_LOSS_INTR_MASK        0x00000400
#define BCHP_THD_INTR2_PCI_MASK_SET_VIT_SYNC_LOSS_INTR_SHIFT       10
#define BCHP_THD_INTR2_PCI_MASK_SET_VIT_SYNC_LOSS_INTR_DEFAULT     1

/* THD_INTR2 :: PCI_MASK_SET :: VIT_SYNC_INTR [09:09] */
#define BCHP_THD_INTR2_PCI_MASK_SET_VIT_SYNC_INTR_MASK             0x00000200
#define BCHP_THD_INTR2_PCI_MASK_SET_VIT_SYNC_INTR_SHIFT            9
#define BCHP_THD_INTR2_PCI_MASK_SET_VIT_SYNC_INTR_DEFAULT          1

/* THD_INTR2 :: PCI_MASK_SET :: TMCC_CHANGE_INTR [08:08] */
#define BCHP_THD_INTR2_PCI_MASK_SET_TMCC_CHANGE_INTR_MASK          0x00000100
#define BCHP_THD_INTR2_PCI_MASK_SET_TMCC_CHANGE_INTR_SHIFT         8
#define BCHP_THD_INTR2_PCI_MASK_SET_TMCC_CHANGE_INTR_DEFAULT       1

/* THD_INTR2 :: PCI_MASK_SET :: TMCC_SYNC_LOSS_INTR [07:07] */
#define BCHP_THD_INTR2_PCI_MASK_SET_TMCC_SYNC_LOSS_INTR_MASK       0x00000080
#define BCHP_THD_INTR2_PCI_MASK_SET_TMCC_SYNC_LOSS_INTR_SHIFT      7
#define BCHP_THD_INTR2_PCI_MASK_SET_TMCC_SYNC_LOSS_INTR_DEFAULT    1

/* THD_INTR2 :: PCI_MASK_SET :: TMCC_SYNC_INTR [06:06] */
#define BCHP_THD_INTR2_PCI_MASK_SET_TMCC_SYNC_INTR_MASK            0x00000040
#define BCHP_THD_INTR2_PCI_MASK_SET_TMCC_SYNC_INTR_SHIFT           6
#define BCHP_THD_INTR2_PCI_MASK_SET_TMCC_SYNC_INTR_DEFAULT         1

/* THD_INTR2 :: PCI_MASK_SET :: TPS_CHANGE_INTR [05:05] */
#define BCHP_THD_INTR2_PCI_MASK_SET_TPS_CHANGE_INTR_MASK           0x00000020
#define BCHP_THD_INTR2_PCI_MASK_SET_TPS_CHANGE_INTR_SHIFT          5
#define BCHP_THD_INTR2_PCI_MASK_SET_TPS_CHANGE_INTR_DEFAULT        1

/* THD_INTR2 :: PCI_MASK_SET :: TPS_SYNC_LOSS_INTR [04:04] */
#define BCHP_THD_INTR2_PCI_MASK_SET_TPS_SYNC_LOSS_INTR_MASK        0x00000010
#define BCHP_THD_INTR2_PCI_MASK_SET_TPS_SYNC_LOSS_INTR_SHIFT       4
#define BCHP_THD_INTR2_PCI_MASK_SET_TPS_SYNC_LOSS_INTR_DEFAULT     1

/* THD_INTR2 :: PCI_MASK_SET :: TPS_SYNC_INTR [03:03] */
#define BCHP_THD_INTR2_PCI_MASK_SET_TPS_SYNC_INTR_MASK             0x00000008
#define BCHP_THD_INTR2_PCI_MASK_SET_TPS_SYNC_INTR_SHIFT            3
#define BCHP_THD_INTR2_PCI_MASK_SET_TPS_SYNC_INTR_DEFAULT          1

/* THD_INTR2 :: PCI_MASK_SET :: SP_SYNC_LOSS_INTR [02:02] */
#define BCHP_THD_INTR2_PCI_MASK_SET_SP_SYNC_LOSS_INTR_MASK         0x00000004
#define BCHP_THD_INTR2_PCI_MASK_SET_SP_SYNC_LOSS_INTR_SHIFT        2
#define BCHP_THD_INTR2_PCI_MASK_SET_SP_SYNC_LOSS_INTR_DEFAULT      1

/* THD_INTR2 :: PCI_MASK_SET :: SP_SYNC_INTR [01:01] */
#define BCHP_THD_INTR2_PCI_MASK_SET_SP_SYNC_INTR_MASK              0x00000002
#define BCHP_THD_INTR2_PCI_MASK_SET_SP_SYNC_INTR_SHIFT             1
#define BCHP_THD_INTR2_PCI_MASK_SET_SP_SYNC_INTR_DEFAULT           1

/* THD_INTR2 :: PCI_MASK_SET :: FW_SYNC_INTR [00:00] */
#define BCHP_THD_INTR2_PCI_MASK_SET_FW_SYNC_INTR_MASK              0x00000001
#define BCHP_THD_INTR2_PCI_MASK_SET_FW_SYNC_INTR_SHIFT             0
#define BCHP_THD_INTR2_PCI_MASK_SET_FW_SYNC_INTR_DEFAULT           1

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* THD_INTR2 :: PCI_MASK_CLEAR :: reserved0 [31:30] */
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_reserved0_MASK               0xc0000000
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_reserved0_SHIFT              30

/* THD_INTR2 :: PCI_MASK_CLEAR :: CP_ICEDET_INTR [29:29] */
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_CP_ICEDET_INTR_MASK          0x20000000
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_CP_ICEDET_INTR_SHIFT         29
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_CP_ICEDET_INTR_DEFAULT       1

/* THD_INTR2 :: PCI_MASK_CLEAR :: AC1_INTR [28:28] */
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_AC1_INTR_MASK                0x10000000
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_AC1_INTR_SHIFT               28
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_AC1_INTR_DEFAULT             1

/* THD_INTR2 :: PCI_MASK_CLEAR :: FBCNT3_ZERO_INTR [27:27] */
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_FBCNT3_ZERO_INTR_MASK        0x08000000
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_FBCNT3_ZERO_INTR_SHIFT       27
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_FBCNT3_ZERO_INTR_DEFAULT     1

/* THD_INTR2 :: PCI_MASK_CLEAR :: FSCNT3_ZERO_INTR [26:26] */
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_FSCNT3_ZERO_INTR_MASK        0x04000000
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_FSCNT3_ZERO_INTR_SHIFT       26
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_FSCNT3_ZERO_INTR_DEFAULT     1

/* THD_INTR2 :: PCI_MASK_CLEAR :: FBCNT2_ZERO_INTR [25:25] */
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_FBCNT2_ZERO_INTR_MASK        0x02000000
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_FBCNT2_ZERO_INTR_SHIFT       25
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_FBCNT2_ZERO_INTR_DEFAULT     1

/* THD_INTR2 :: PCI_MASK_CLEAR :: FSCNT2_ZERO_INTR [24:24] */
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_FSCNT2_ZERO_INTR_MASK        0x01000000
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_FSCNT2_ZERO_INTR_SHIFT       24
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_FSCNT2_ZERO_INTR_DEFAULT     1

/* THD_INTR2 :: PCI_MASK_CLEAR :: GUARD_START_INTR [23:23] */
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_GUARD_START_INTR_MASK        0x00800000
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_GUARD_START_INTR_SHIFT       23
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_GUARD_START_INTR_DEFAULT     1

/* THD_INTR2 :: PCI_MASK_CLEAR :: GISB_ERROR_INTR [22:22] */
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_GISB_ERROR_INTR_MASK         0x00400000
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_GISB_ERROR_INTR_SHIFT        22
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_GISB_ERROR_INTR_DEFAULT      1

/* THD_INTR2 :: PCI_MASK_CLEAR :: FW_CORR_MAX_RDY_INTR [21:21] */
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_FW_CORR_MAX_RDY_INTR_MASK    0x00200000
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_FW_CORR_MAX_RDY_INTR_SHIFT   21
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_FW_CORR_MAX_RDY_INTR_DEFAULT 1

/* THD_INTR2 :: PCI_MASK_CLEAR :: NCH_LO_INTR [20:20] */
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_NCH_LO_INTR_MASK             0x00100000
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_NCH_LO_INTR_SHIFT            20
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_NCH_LO_INTR_DEFAULT          1

/* THD_INTR2 :: PCI_MASK_CLEAR :: NCH_HI_INTR [19:19] */
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_NCH_HI_INTR_MASK             0x00080000
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_NCH_HI_INTR_SHIFT            19
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_NCH_HI_INTR_DEFAULT          1

/* THD_INTR2 :: PCI_MASK_CLEAR :: FBCNT_ZERO_INTR [18:18] */
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_FBCNT_ZERO_INTR_MASK         0x00040000
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_FBCNT_ZERO_INTR_SHIFT        18
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_FBCNT_ZERO_INTR_DEFAULT      1

/* THD_INTR2 :: PCI_MASK_CLEAR :: FSCNT_ZERO_INTR [17:17] */
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_FSCNT_ZERO_INTR_MASK         0x00020000
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_FSCNT_ZERO_INTR_SHIFT        17
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_FSCNT_ZERO_INTR_DEFAULT      1

/* THD_INTR2 :: PCI_MASK_CLEAR :: TS_FULL_INTR [16:16] */
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_TS_FULL_INTR_MASK            0x00010000
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_TS_FULL_INTR_SHIFT           16
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_TS_FULL_INTR_DEFAULT         1

/* THD_INTR2 :: PCI_MASK_CLEAR :: TS_HALFFULL_INTR [15:15] */
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_TS_HALFFULL_INTR_MASK        0x00008000
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_TS_HALFFULL_INTR_SHIFT       15
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_TS_HALFFULL_INTR_DEFAULT     1

/* THD_INTR2 :: PCI_MASK_CLEAR :: TS_ONEPKT_INTR [14:14] */
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_TS_ONEPKT_INTR_MASK          0x00004000
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_TS_ONEPKT_INTR_SHIFT         14
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_TS_ONEPKT_INTR_DEFAULT       1

/* THD_INTR2 :: PCI_MASK_CLEAR :: TS_ONEWORD_INTR [13:13] */
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_TS_ONEWORD_INTR_MASK         0x00002000
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_TS_ONEWORD_INTR_SHIFT        13
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_TS_ONEWORD_INTR_DEFAULT      1

/* THD_INTR2 :: PCI_MASK_CLEAR :: FEC_SYNC_LOSS_INTR [12:12] */
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_FEC_SYNC_LOSS_INTR_MASK      0x00001000
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_FEC_SYNC_LOSS_INTR_SHIFT     12
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_FEC_SYNC_LOSS_INTR_DEFAULT   1

/* THD_INTR2 :: PCI_MASK_CLEAR :: FEC_SYNC_INTR [11:11] */
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_FEC_SYNC_INTR_MASK           0x00000800
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_FEC_SYNC_INTR_SHIFT          11
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_FEC_SYNC_INTR_DEFAULT        1

/* THD_INTR2 :: PCI_MASK_CLEAR :: VIT_SYNC_LOSS_INTR [10:10] */
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_VIT_SYNC_LOSS_INTR_MASK      0x00000400
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_VIT_SYNC_LOSS_INTR_SHIFT     10
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_VIT_SYNC_LOSS_INTR_DEFAULT   1

/* THD_INTR2 :: PCI_MASK_CLEAR :: VIT_SYNC_INTR [09:09] */
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_VIT_SYNC_INTR_MASK           0x00000200
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_VIT_SYNC_INTR_SHIFT          9
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_VIT_SYNC_INTR_DEFAULT        1

/* THD_INTR2 :: PCI_MASK_CLEAR :: TMCC_CHANGE_INTR [08:08] */
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_TMCC_CHANGE_INTR_MASK        0x00000100
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_TMCC_CHANGE_INTR_SHIFT       8
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_TMCC_CHANGE_INTR_DEFAULT     1

/* THD_INTR2 :: PCI_MASK_CLEAR :: TMCC_SYNC_LOSS_INTR [07:07] */
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_TMCC_SYNC_LOSS_INTR_MASK     0x00000080
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_TMCC_SYNC_LOSS_INTR_SHIFT    7
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_TMCC_SYNC_LOSS_INTR_DEFAULT  1

/* THD_INTR2 :: PCI_MASK_CLEAR :: TMCC_SYNC_INTR [06:06] */
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_TMCC_SYNC_INTR_MASK          0x00000040
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_TMCC_SYNC_INTR_SHIFT         6
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_TMCC_SYNC_INTR_DEFAULT       1

/* THD_INTR2 :: PCI_MASK_CLEAR :: TPS_CHANGE_INTR [05:05] */
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_TPS_CHANGE_INTR_MASK         0x00000020
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_TPS_CHANGE_INTR_SHIFT        5
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_TPS_CHANGE_INTR_DEFAULT      1

/* THD_INTR2 :: PCI_MASK_CLEAR :: TPS_SYNC_LOSS_INTR [04:04] */
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_TPS_SYNC_LOSS_INTR_MASK      0x00000010
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_TPS_SYNC_LOSS_INTR_SHIFT     4
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_TPS_SYNC_LOSS_INTR_DEFAULT   1

/* THD_INTR2 :: PCI_MASK_CLEAR :: TPS_SYNC_INTR [03:03] */
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_TPS_SYNC_INTR_MASK           0x00000008
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_TPS_SYNC_INTR_SHIFT          3
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_TPS_SYNC_INTR_DEFAULT        1

/* THD_INTR2 :: PCI_MASK_CLEAR :: SP_SYNC_LOSS_INTR [02:02] */
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_SP_SYNC_LOSS_INTR_MASK       0x00000004
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_SP_SYNC_LOSS_INTR_SHIFT      2
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_SP_SYNC_LOSS_INTR_DEFAULT    1

/* THD_INTR2 :: PCI_MASK_CLEAR :: SP_SYNC_INTR [01:01] */
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_SP_SYNC_INTR_MASK            0x00000002
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_SP_SYNC_INTR_SHIFT           1
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_SP_SYNC_INTR_DEFAULT         1

/* THD_INTR2 :: PCI_MASK_CLEAR :: FW_SYNC_INTR [00:00] */
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_FW_SYNC_INTR_MASK            0x00000001
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_FW_SYNC_INTR_SHIFT           0
#define BCHP_THD_INTR2_PCI_MASK_CLEAR_FW_SYNC_INTR_DEFAULT         1

#endif /* #ifndef BCHP_THD_INTR2_H__ */

/* End of File */
