---
title: Research
layout: page
---
<!--
![Profile Image]({{ site.url }}/{{ site.picture }})
-->

<h1>
    <a class="link" href="https://descyphy.usc.edu">DesCyPhy Lab</a>
</h1>

<h2>
    Lab Introduction
</h2>
<p>
We have two subgroups, focusing on cyber-physical system design and trustworthy SoC design respectively. Trustworthy SoC design group now is interested in logic encryption attack and defense methods on gate-level netlists, as well as the evaluation metrics and general models.
</p>

<h2>
    Lab Members
</h2>
<p>
Advisor: <a class="link" href="https://viterbi.usc.edu/directory/faculty/Nuzzo/Pierluigi">Prof. Pierluigi Nuzzo</a><br/>
Postdoc: Michele Lora, Dhruva Kartik, Luca Geretti, Dengwang Tang<br/>
Ph.D. students: 
<a class="link" href="https://www.linkedin.com/in/yinghua-hu-861650123/">Yinghua Hu</a>,
<a class="link" href="https://www.linkedin.com/in/subhajit-dutta-chowdhury-3aba7992/">Subhajit Dutta Chowdhury</a>, Chanwook Oh, Nikhil Vijay Naik, Krishna Chaitanya Kalagaria, 
<a class="link" href="https://www.linkedin.com/in/yifeng-xiao-248161204/">Yifeng Xiao</a>, Kevin (Chia-Ming) Chang, Matthew Low, 
<a class="link" href="https://zyni2001.github.io/">Zhiyu Ni</a>, and me
</p>


<h1>Publications</h1>

<p>
	Y. Hu, Y. Zhang, K. Yang, D. Chen, P. A. Beerel, P. Nuzzo, "<a class="link" href="https://arxiv.org/abs/2108.04892#:~:text=10%20Aug%202021%5D-,Fun%2DSAT%3A%20Functional%20Corruptibility%2DGuided%20SAT%2DBased,Attack%20on%20Sequential%20Logic%20Encryption&text=Numerical%20results%20show%20that%20Fun,one%2Dday%20time%2Dout.">Fun-SAT: Functional Corruptibility-Guided SAT-Based Attack on Sequential Logic Encryption</a>," Proc. IEEE International Symposium on Hardware Oriented Security and Trust (HOST), to appear, Dec. 2021.
</p>

<p>
	S. Dutta Chowdhury, K. Yang, P. Nuzzo, "ReIGNN: State Register Identification Using Graph Neural Networks for Circuit Reverse Engineering," Proc. Int. Conf. Computer Aided Design (ICCAD), to appear, Nov. 2021.
</p>

<p>
	Y. Hu, K. Yang, S. Nazarian, P. Nuzzo, "<a class="link" href="https://link.springer.com/chapter/10.1007/978-3-030-81641-4_12">SANSCrypt: Sporadic-Authentication-Based Sequential Logic Encryption</a>," in VLSI-SoC: Design Trends, Springer, pp. 255-278, Jul. 2021.
</p>

<p>
	Y. Hu, K. Yang, S. D. Chowdhury and P. Nuzzo, "<a class="link" href="https://ieeexplore.ieee.org/abstract/document/9473956">Risk-Aware Cost-Effective Design Methodology for Integrated Circuit Locking</a>," Proc. IEEE/ACM Design Automation and Testing in Europe Conf. (DATE), pp. 1182-1185, Feb. 2021.
</p>

<p>
	Y. Hu, K. Yang, S. Nazarian and P. Nuzzo, "<a class="link" href="https://ieeexplore.ieee.org/document/9344079">SANSCrypt: A Sporadic-Authentication-Based Sequential Logic Encryption Scheme</a>," Proc. IFIP/IEEE Int. Conf. Very Large-Scale Integration (VLSI-SoC), pp. 129-134, Oct. 2020.
</p>



<!--

<h1>Conference Related</h1>

<a class="link" href="https://sceneryinmirror.github.io/conference">Conference Deadline</a>

-->
