// Seed: 885813603
module module_0 (
    input wire id_0,
    output tri id_1,
    input supply0 id_2,
    input tri id_3,
    input tri id_4,
    input tri0 id_5,
    input supply0 id_6
);
  assign id_1 = 1'b0;
  wire id_8;
  ;
endmodule
module module_1 #(
    parameter id_13 = 32'd24,
    parameter id_14 = 32'd6,
    parameter id_7  = 32'd98
) (
    output wand id_0,
    input supply0 id_1,
    output wire id_2,
    input tri id_3,
    input wire id_4,
    input wand id_5,
    output supply0 id_6,
    output supply0 _id_7
    , _id_13,
    input supply0 id_8,
    input supply1 id_9,
    input tri0 id_10,
    output tri1 id_11
);
  assign id_0 = -1'd0;
  module_0 modCall_1 (
      id_9,
      id_6,
      id_1,
      id_9,
      id_9,
      id_1,
      id_10
  );
  assign modCall_1.id_3 = 0;
  wire [-1 : id_13] _id_14;
  wire id_15;
  logic [id_14 : id_7] id_16 = -1;
  wire id_17;
endmodule
