#ifndef _ASM_M32R_CACHE_H
#define _ASM_M32R_CACHE_H

/* L1 cache line size */
#define L1_CACHE_SHIFT		4
#define L1_CACHE_BYTES		(1 << L1_CACHE_SHIFT)

#endif  /* _ASM_M32R_CACHE_H */
Tue Jul 19 12:34:53 PDT 2016
Fri Jul 22 15:39:54 PDT 2016
Sun, Jul 24, 2016  1:29:44 PM
