Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: There are 100722 clock pins driven by multiple clocks, and some of them are driven by up-to 2 clocks. (TIM-099)
Warning: Clock network timing may not be up-to-date since only 0.000000 percentage of clock nets are routed. (TIM-233)
 
****************************************
Report : timing
        -path full
        -delay max
        -derate
        -input_pins
        -nets
        -max_paths 1000
        -transition_time
        -capacitance
Design : j2k_t1_wbuf_wrap_core
Scenario(s): ss_0p81v_m40c_cworst_func
Version: I-2013.12-ICC-SP2
Date   : Wed Jun 18 22:43:38 2014
****************************************

 * Some/all delay information is back-annotated.

Information: Percent of Arnoldi-based delays =  0.00% on scenario ss_0p81v_m40c_cworst_func

  Startpoint: s_ce_enc (input port clocked by i_clk)
  Endpoint: s_data_out_enc[1]
            (output port clocked by i_clk)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock i_clk (rise edge)                                                               0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  input external delay                                                                  0.50       0.50 f                   
  s_ce_enc (in)                                                     0.00      1.05      0.00       0.50 f                   
  s_ce_enc (net)                                1         0.00                1.00      0.00       0.50 f                   
  UNQ_buff_inport_3/I (BUFFD4BWP12T35)                              0.00      1.00      0.00       0.50 f    so             0.81
  UNQ_buff_inport_3/Z (BUFFD4BWP12T35)                              0.04      1.05      0.04       0.54 f    so             0.81
  UNQ_buff_inport_3 (net)                       2         0.02                1.00      0.00       0.54 f                   
  j2k_t1enc_mux/s_ce_core (j2k_t1enc_mux)                                     1.00      0.00       0.54 f                   
  j2k_t1enc_mux/s_ce_core (net)                           0.02                1.00      0.00       0.54 f                   
  j2k_t1enc_mux/place12/I (CKBD8BWP12T35)                           0.04      1.00      0.00       0.54 f                   0.81
  j2k_t1enc_mux/place12/Z (CKBD8BWP12T35)                           0.06      1.05      0.08       0.62 f                   0.81
  j2k_t1enc_mux/n71 (net)                      34         0.06                1.00      0.00       0.62 f                   
  j2k_t1enc_mux/U96/A1 (AN2D1BWP12T35)                              0.06      1.00      0.00       0.62 f                   0.81
  j2k_t1enc_mux/U96/Z (AN2D1BWP12T35)                               0.04      1.05      0.07       0.70 f                   0.81
  j2k_t1enc_mux/s_data_out[1] (net)             1         0.01                1.00      0.00       0.70 f                   
  j2k_t1enc_mux/s_data_out[1] (j2k_t1enc_mux)                                 1.00      0.00       0.70 f                   
  UNQ_buff_outport_642 (net)                              0.01                1.00      0.00       0.70 f                   
  UNQ_buff_outport_642/I (BUFFD4BWP12T35)                           0.04      1.00      0.00       0.70 f    so             0.81
  UNQ_buff_outport_642/Z (BUFFD4BWP12T35)                           0.01      1.05      0.04       0.74 f    so             0.81
  s_data_out_enc[1] (net)                       1         0.00                1.00      0.00       0.74 f                   
  s_data_out_enc[1] (out)                                           0.01      1.00      0.00       0.74 f                   
  data arrival time                                                                                0.74                     

  clock i_clk (rise edge)                                                               1.60       1.60                     
  clock network delay (ideal)                                                           0.00       1.60                     
  clock uncertainty                                                                    -0.20       1.40                     
  output external delay                                                                -0.37       1.03                     
  data required time                                                                               1.03                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                               1.03                     
  data arrival time                                                                               -0.74                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.29                     


  Startpoint: s_ce_enc (input port clocked by i_clk)
  Endpoint: s_data_out_enc[2]
            (output port clocked by i_clk)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock i_clk (rise edge)                                                               0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  input external delay                                                                  0.50       0.50 r                   
  s_ce_enc (in)                                                     0.00      1.05      0.00       0.50 r                   
  s_ce_enc (net)                                1         0.00                1.00      0.00       0.50 r                   
  UNQ_buff_inport_3/I (BUFFD4BWP12T35)                              0.00      1.00      0.00       0.50 r    so             0.81
  UNQ_buff_inport_3/Z (BUFFD4BWP12T35)                              0.04      1.05      0.04       0.54 r    so             0.81
  UNQ_buff_inport_3 (net)                       2         0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (j2k_t1enc_mux)                                     1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (net)                           0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/place12/I (CKBD8BWP12T35)                           0.04      1.00      0.00       0.54 r                   0.81
  j2k_t1enc_mux/place12/Z (CKBD8BWP12T35)                           0.05      1.05      0.07       0.62 r                   0.81
  j2k_t1enc_mux/n71 (net)                      34         0.06                1.00      0.00       0.62 r                   
  j2k_t1enc_mux/U95/A1 (AN2D1BWP12T35)                              0.05      1.00      0.00       0.62 r                   0.81
  j2k_t1enc_mux/U95/Z (AN2D1BWP12T35)                               0.04      1.05      0.08       0.69 r                   0.81
  j2k_t1enc_mux/s_data_out[2] (net)             1         0.01                1.00      0.00       0.69 r                   
  j2k_t1enc_mux/s_data_out[2] (j2k_t1enc_mux)                                 1.00      0.00       0.69 r                   
  UNQ_buff_outport_641 (net)                              0.01                1.00      0.00       0.69 r                   
  UNQ_buff_outport_641/I (BUFFD4BWP12T35)                           0.04      1.00      0.00       0.69 r    so             0.81
  UNQ_buff_outport_641/Z (BUFFD4BWP12T35)                           0.01      1.05      0.04       0.74 r    so             0.81
  s_data_out_enc[2] (net)                       1         0.00                1.00      0.00       0.74 r                   
  s_data_out_enc[2] (out)                                           0.01      1.00      0.00       0.74 r                   
  data arrival time                                                                                0.74                     

  clock i_clk (rise edge)                                                               1.60       1.60                     
  clock network delay (ideal)                                                           0.00       1.60                     
  clock uncertainty                                                                    -0.20       1.40                     
  output external delay                                                                -0.37       1.03                     
  data required time                                                                               1.03                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                               1.03                     
  data arrival time                                                                               -0.74                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.29                     


  Startpoint: s_ce_enc (input port clocked by i_clk)
  Endpoint: s_data_out_enc[0]
            (output port clocked by i_clk)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock i_clk (rise edge)                                                               0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  input external delay                                                                  0.50       0.50 r                   
  s_ce_enc (in)                                                     0.00      1.05      0.00       0.50 r                   
  s_ce_enc (net)                                1         0.00                1.00      0.00       0.50 r                   
  UNQ_buff_inport_3/I (BUFFD4BWP12T35)                              0.00      1.00      0.00       0.50 r    so             0.81
  UNQ_buff_inport_3/Z (BUFFD4BWP12T35)                              0.04      1.05      0.04       0.54 r    so             0.81
  UNQ_buff_inport_3 (net)                       2         0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (j2k_t1enc_mux)                                     1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (net)                           0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/place12/I (CKBD8BWP12T35)                           0.04      1.00      0.00       0.54 r                   0.81
  j2k_t1enc_mux/place12/Z (CKBD8BWP12T35)                           0.05      1.05      0.07       0.62 r                   0.81
  j2k_t1enc_mux/n71 (net)                      34         0.06                1.00      0.00       0.62 r                   
  j2k_t1enc_mux/U93/A1 (AN2D1BWP12T35)                              0.05      1.00      0.00       0.62 r                   0.81
  j2k_t1enc_mux/U93/Z (AN2D1BWP12T35)                               0.03      1.05      0.08       0.69 r                   0.81
  j2k_t1enc_mux/s_data_out[0] (net)             1         0.00                1.00      0.00       0.69 r                   
  j2k_t1enc_mux/s_data_out[0] (j2k_t1enc_mux)                                 1.00      0.00       0.69 r                   
  UNQ_buff_outport_643 (net)                              0.00                1.00      0.00       0.69 r                   
  UNQ_buff_outport_643/I (BUFFD4BWP12T35)                           0.03      1.00      0.00       0.69 r    so             0.81
  UNQ_buff_outport_643/Z (BUFFD4BWP12T35)                           0.01      1.05      0.04       0.73 r    so             0.81
  s_data_out_enc[0] (net)                       1         0.00                1.00      0.00       0.73 r                   
  s_data_out_enc[0] (out)                                           0.01      1.00      0.00       0.73 r                   
  data arrival time                                                                                0.73                     

  clock i_clk (rise edge)                                                               1.60       1.60                     
  clock network delay (ideal)                                                           0.00       1.60                     
  clock uncertainty                                                                    -0.20       1.40                     
  output external delay                                                                -0.37       1.03                     
  data required time                                                                               1.03                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                               1.03                     
  data arrival time                                                                               -0.73                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.30                     


  Startpoint: s_ce_enc (input port clocked by i_clk)
  Endpoint: s_data_out_enc[29]
            (output port clocked by i_clk)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock i_clk (rise edge)                                                               0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  input external delay                                                                  0.50       0.50 r                   
  s_ce_enc (in)                                                     0.00      1.05      0.00       0.50 r                   
  s_ce_enc (net)                                1         0.00                1.00      0.00       0.50 r                   
  UNQ_buff_inport_3/I (BUFFD4BWP12T35)                              0.00      1.00      0.00       0.50 r    so             0.81
  UNQ_buff_inport_3/Z (BUFFD4BWP12T35)                              0.04      1.05      0.04       0.54 r    so             0.81
  UNQ_buff_inport_3 (net)                       2         0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (j2k_t1enc_mux)                                     1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (net)                           0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/place12/I (CKBD8BWP12T35)                           0.04      1.00      0.00       0.54 r                   0.81
  j2k_t1enc_mux/place12/Z (CKBD8BWP12T35)                           0.05      1.05      0.07       0.62 r                   0.81
  j2k_t1enc_mux/n71 (net)                      34         0.06                1.00      0.00       0.62 r                   
  j2k_t1enc_mux/U102/A1 (AN2D1BWP12T35)                             0.05      1.00      0.00       0.62 r                   0.81
  j2k_t1enc_mux/U102/Z (AN2D1BWP12T35)                              0.03      1.05      0.07       0.69 r                   0.81
  j2k_t1enc_mux/s_data_out[29] (net)            1         0.00                1.00      0.00       0.69 r                   
  j2k_t1enc_mux/s_data_out[29] (j2k_t1enc_mux)                                1.00      0.00       0.69 r                   
  UNQ_buff_outport_678 (net)                              0.00                1.00      0.00       0.69 r                   
  UNQ_buff_outport_678/I (BUFFD4BWP12T35)                           0.03      1.00      0.00       0.69 r    so             0.81
  UNQ_buff_outport_678/Z (BUFFD4BWP12T35)                           0.01      1.05      0.04       0.73 r    so             0.81
  s_data_out_enc[29] (net)                      1         0.00                1.00      0.00       0.73 r                   
  s_data_out_enc[29] (out)                                          0.01      1.00      0.00       0.73 r                   
  data arrival time                                                                                0.73                     

  clock i_clk (rise edge)                                                               1.60       1.60                     
  clock network delay (ideal)                                                           0.00       1.60                     
  clock uncertainty                                                                    -0.20       1.40                     
  output external delay                                                                -0.37       1.03                     
  data required time                                                                               1.03                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                               1.03                     
  data arrival time                                                                               -0.73                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.30                     


  Startpoint: s_ce_enc (input port clocked by i_clk)
  Endpoint: s_data_out_enc[28]
            (output port clocked by i_clk)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock i_clk (rise edge)                                                               0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  input external delay                                                                  0.50       0.50 r                   
  s_ce_enc (in)                                                     0.00      1.05      0.00       0.50 r                   
  s_ce_enc (net)                                1         0.00                1.00      0.00       0.50 r                   
  UNQ_buff_inport_3/I (BUFFD4BWP12T35)                              0.00      1.00      0.00       0.50 r    so             0.81
  UNQ_buff_inport_3/Z (BUFFD4BWP12T35)                              0.04      1.05      0.04       0.54 r    so             0.81
  UNQ_buff_inport_3 (net)                       2         0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (j2k_t1enc_mux)                                     1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (net)                           0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/place12/I (CKBD8BWP12T35)                           0.04      1.00      0.00       0.54 r                   0.81
  j2k_t1enc_mux/place12/Z (CKBD8BWP12T35)                           0.05      1.05      0.07       0.62 r                   0.81
  j2k_t1enc_mux/n71 (net)                      34         0.06                1.00      0.00       0.62 r                   
  j2k_t1enc_mux/U105/A1 (AN2D1BWP12T35)                             0.05      1.00      0.00       0.62 r                   0.81
  j2k_t1enc_mux/U105/Z (AN2D1BWP12T35)                              0.03      1.05      0.07       0.69 r                   0.81
  j2k_t1enc_mux/s_data_out[28] (net)            1         0.00                1.00      0.00       0.69 r                   
  j2k_t1enc_mux/s_data_out[28] (j2k_t1enc_mux)                                1.00      0.00       0.69 r                   
  UNQ_buff_outport_679 (net)                              0.00                1.00      0.00       0.69 r                   
  UNQ_buff_outport_679/I (BUFFD4BWP12T35)                           0.03      1.00      0.00       0.69 r    so             0.81
  UNQ_buff_outport_679/Z (BUFFD4BWP12T35)                           0.01      1.05      0.04       0.73 r    so             0.81
  s_data_out_enc[28] (net)                      1         0.00                1.00      0.00       0.73 r                   
  s_data_out_enc[28] (out)                                          0.01      1.00      0.00       0.73 r                   
  data arrival time                                                                                0.73                     

  clock i_clk (rise edge)                                                               1.60       1.60                     
  clock network delay (ideal)                                                           0.00       1.60                     
  clock uncertainty                                                                    -0.20       1.40                     
  output external delay                                                                -0.37       1.03                     
  data required time                                                                               1.03                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                               1.03                     
  data arrival time                                                                               -0.73                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.30                     


  Startpoint: s_ce_enc (input port clocked by i_clk)
  Endpoint: s_data_out_enc[14]
            (output port clocked by i_clk)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock i_clk (rise edge)                                                               0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  input external delay                                                                  0.50       0.50 r                   
  s_ce_enc (in)                                                     0.00      1.05      0.00       0.50 r                   
  s_ce_enc (net)                                1         0.00                1.00      0.00       0.50 r                   
  UNQ_buff_inport_3/I (BUFFD4BWP12T35)                              0.00      1.00      0.00       0.50 r    so             0.81
  UNQ_buff_inport_3/Z (BUFFD4BWP12T35)                              0.04      1.05      0.04       0.54 r    so             0.81
  UNQ_buff_inport_3 (net)                       2         0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (j2k_t1enc_mux)                                     1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (net)                           0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/place12/I (CKBD8BWP12T35)                           0.04      1.00      0.00       0.54 r                   0.81
  j2k_t1enc_mux/place12/Z (CKBD8BWP12T35)                           0.05      1.05      0.07       0.62 r                   0.81
  j2k_t1enc_mux/n71 (net)                      34         0.06                1.00      0.00       0.62 r                   
  j2k_t1enc_mux/U99/A1 (AN2D1BWP12T35)                              0.05      1.00      0.00       0.62 r                   0.81
  j2k_t1enc_mux/U99/Z (AN2D1BWP12T35)                               0.03      1.05      0.07       0.69 r                   0.81
  j2k_t1enc_mux/s_data_out[14] (net)            1         0.00                1.00      0.00       0.69 r                   
  j2k_t1enc_mux/s_data_out[14] (j2k_t1enc_mux)                                1.00      0.00       0.69 r                   
  UNQ_buff_outport_661 (net)                              0.00                1.00      0.00       0.69 r                   
  UNQ_buff_outport_661/I (BUFFD4BWP12T35)                           0.03      1.00      0.00       0.69 r    so             0.81
  UNQ_buff_outport_661/Z (BUFFD4BWP12T35)                           0.01      1.05      0.04       0.72 r    so             0.81
  s_data_out_enc[14] (net)                      1         0.00                1.00      0.00       0.72 r                   
  s_data_out_enc[14] (out)                                          0.01      1.00      0.00       0.72 r                   
  data arrival time                                                                                0.72                     

  clock i_clk (rise edge)                                                               1.60       1.60                     
  clock network delay (ideal)                                                           0.00       1.60                     
  clock uncertainty                                                                    -0.20       1.40                     
  output external delay                                                                -0.37       1.03                     
  data required time                                                                               1.03                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                               1.03                     
  data arrival time                                                                               -0.72                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.31                     


  Startpoint: s_ce_enc (input port clocked by i_clk)
  Endpoint: s_data_out_enc[27]
            (output port clocked by i_clk)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock i_clk (rise edge)                                                               0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  input external delay                                                                  0.50       0.50 r                   
  s_ce_enc (in)                                                     0.00      1.05      0.00       0.50 r                   
  s_ce_enc (net)                                1         0.00                1.00      0.00       0.50 r                   
  UNQ_buff_inport_3/I (BUFFD4BWP12T35)                              0.00      1.00      0.00       0.50 r    so             0.81
  UNQ_buff_inport_3/Z (BUFFD4BWP12T35)                              0.04      1.05      0.04       0.54 r    so             0.81
  UNQ_buff_inport_3 (net)                       2         0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (j2k_t1enc_mux)                                     1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (net)                           0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/place12/I (CKBD8BWP12T35)                           0.04      1.00      0.00       0.54 r                   0.81
  j2k_t1enc_mux/place12/Z (CKBD8BWP12T35)                           0.05      1.05      0.07       0.62 r                   0.81
  j2k_t1enc_mux/n71 (net)                      34         0.06                1.00      0.00       0.62 r                   
  j2k_t1enc_mux/U94/A1 (AN2D1BWP12T35)                              0.05      1.00      0.00       0.62 r                   0.81
  j2k_t1enc_mux/U94/Z (AN2D1BWP12T35)                               0.03      1.05      0.07       0.69 r                   0.81
  j2k_t1enc_mux/s_data_out[27] (net)            1         0.00                1.00      0.00       0.69 r                   
  j2k_t1enc_mux/s_data_out[27] (j2k_t1enc_mux)                                1.00      0.00       0.69 r                   
  UNQ_buff_outport_664 (net)                              0.00                1.00      0.00       0.69 r                   
  UNQ_buff_outport_664/I (BUFFD4BWP12T35)                           0.03      1.00      0.00       0.69 r    so             0.81
  UNQ_buff_outport_664/Z (BUFFD4BWP12T35)                           0.01      1.05      0.04       0.72 r    so             0.81
  s_data_out_enc[27] (net)                      1         0.00                1.00      0.00       0.72 r                   
  s_data_out_enc[27] (out)                                          0.01      1.00      0.00       0.72 r                   
  data arrival time                                                                                0.72                     

  clock i_clk (rise edge)                                                               1.60       1.60                     
  clock network delay (ideal)                                                           0.00       1.60                     
  clock uncertainty                                                                    -0.20       1.40                     
  output external delay                                                                -0.37       1.03                     
  data required time                                                                               1.03                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                               1.03                     
  data arrival time                                                                               -0.72                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.31                     


  Startpoint: s_ce_enc (input port clocked by i_clk)
  Endpoint: s_data_out_enc[26]
            (output port clocked by i_clk)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock i_clk (rise edge)                                                               0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  input external delay                                                                  0.50       0.50 r                   
  s_ce_enc (in)                                                     0.00      1.05      0.00       0.50 r                   
  s_ce_enc (net)                                1         0.00                1.00      0.00       0.50 r                   
  UNQ_buff_inport_3/I (BUFFD4BWP12T35)                              0.00      1.00      0.00       0.50 r    so             0.81
  UNQ_buff_inport_3/Z (BUFFD4BWP12T35)                              0.04      1.05      0.04       0.54 r    so             0.81
  UNQ_buff_inport_3 (net)                       2         0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (j2k_t1enc_mux)                                     1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (net)                           0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/place12/I (CKBD8BWP12T35)                           0.04      1.00      0.00       0.54 r                   0.81
  j2k_t1enc_mux/place12/Z (CKBD8BWP12T35)                           0.05      1.05      0.07       0.62 r                   0.81
  j2k_t1enc_mux/n71 (net)                      34         0.06                1.00      0.00       0.62 r                   
  j2k_t1enc_mux/U101/A1 (AN2D1BWP12T35)                             0.05      1.00      0.00       0.62 r                   0.81
  j2k_t1enc_mux/U101/Z (AN2D1BWP12T35)                              0.03      1.05      0.07       0.69 r                   0.81
  j2k_t1enc_mux/s_data_out[26] (net)            1         0.00                1.00      0.00       0.69 r                   
  j2k_t1enc_mux/s_data_out[26] (j2k_t1enc_mux)                                1.00      0.00       0.69 r                   
  UNQ_buff_outport_665 (net)                              0.00                1.00      0.00       0.69 r                   
  UNQ_buff_outport_665/I (BUFFD4BWP12T35)                           0.03      1.00      0.00       0.69 r    so             0.81
  UNQ_buff_outport_665/Z (BUFFD4BWP12T35)                           0.01      1.05      0.04       0.72 r    so             0.81
  s_data_out_enc[26] (net)                      1         0.00                1.00      0.00       0.72 r                   
  s_data_out_enc[26] (out)                                          0.01      1.00      0.00       0.72 r                   
  data arrival time                                                                                0.72                     

  clock i_clk (rise edge)                                                               1.60       1.60                     
  clock network delay (ideal)                                                           0.00       1.60                     
  clock uncertainty                                                                    -0.20       1.40                     
  output external delay                                                                -0.37       1.03                     
  data required time                                                                               1.03                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                               1.03                     
  data arrival time                                                                               -0.72                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.31                     


  Startpoint: s_ce_enc (input port clocked by i_clk)
  Endpoint: s_data_out_enc[4]
            (output port clocked by i_clk)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock i_clk (rise edge)                                                               0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  input external delay                                                                  0.50       0.50 r                   
  s_ce_enc (in)                                                     0.00      1.05      0.00       0.50 r                   
  s_ce_enc (net)                                1         0.00                1.00      0.00       0.50 r                   
  UNQ_buff_inport_3/I (BUFFD4BWP12T35)                              0.00      1.00      0.00       0.50 r    so             0.81
  UNQ_buff_inport_3/Z (BUFFD4BWP12T35)                              0.04      1.05      0.04       0.54 r    so             0.81
  UNQ_buff_inport_3 (net)                       2         0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (j2k_t1enc_mux)                                     1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (net)                           0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/place12/I (CKBD8BWP12T35)                           0.04      1.00      0.00       0.54 r                   0.81
  j2k_t1enc_mux/place12/Z (CKBD8BWP12T35)                           0.05      1.05      0.07       0.62 r                   0.81
  j2k_t1enc_mux/n71 (net)                      34         0.06                1.00      0.00       0.62 r                   
  j2k_t1enc_mux/U113/A1 (AN2D1BWP12T35)                             0.05      1.00      0.00       0.62 r                   0.81
  j2k_t1enc_mux/U113/Z (AN2D1BWP12T35)                              0.02      1.05      0.07       0.69 r                   0.81
  j2k_t1enc_mux/s_data_out[4] (net)             1         0.00                1.00      0.00       0.69 r                   
  j2k_t1enc_mux/s_data_out[4] (j2k_t1enc_mux)                                 1.00      0.00       0.69 r                   
  UNQ_buff_outport_655 (net)                              0.00                1.00      0.00       0.69 r                   
  UNQ_buff_outport_655/I (BUFFD4BWP12T35)                           0.02      1.00      0.00       0.69 r    so             0.81
  UNQ_buff_outport_655/Z (BUFFD4BWP12T35)                           0.01      1.05      0.04       0.72 r    so             0.81
  s_data_out_enc[4] (net)                       1         0.00                1.00      0.00       0.72 r                   
  s_data_out_enc[4] (out)                                           0.01      1.00      0.00       0.72 r                   
  data arrival time                                                                                0.72                     

  clock i_clk (rise edge)                                                               1.60       1.60                     
  clock network delay (ideal)                                                           0.00       1.60                     
  clock uncertainty                                                                    -0.20       1.40                     
  output external delay                                                                -0.37       1.03                     
  data required time                                                                               1.03                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                               1.03                     
  data arrival time                                                                               -0.72                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.31                     


  Startpoint: s_ce_enc (input port clocked by i_clk)
  Endpoint: s_data_out_enc[17]
            (output port clocked by i_clk)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock i_clk (rise edge)                                                               0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  input external delay                                                                  0.50       0.50 r                   
  s_ce_enc (in)                                                     0.00      1.05      0.00       0.50 r                   
  s_ce_enc (net)                                1         0.00                1.00      0.00       0.50 r                   
  UNQ_buff_inport_3/I (BUFFD4BWP12T35)                              0.00      1.00      0.00       0.50 r    so             0.81
  UNQ_buff_inport_3/Z (BUFFD4BWP12T35)                              0.04      1.05      0.04       0.54 r    so             0.81
  UNQ_buff_inport_3 (net)                       2         0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (j2k_t1enc_mux)                                     1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (net)                           0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/place12/I (CKBD8BWP12T35)                           0.04      1.00      0.00       0.54 r                   0.81
  j2k_t1enc_mux/place12/Z (CKBD8BWP12T35)                           0.05      1.05      0.07       0.62 r                   0.81
  j2k_t1enc_mux/n71 (net)                      34         0.06                1.00      0.00       0.62 r                   
  j2k_t1enc_mux/U114/A1 (AN2D1BWP12T35)                             0.05      1.00      0.00       0.62 r                   0.81
  j2k_t1enc_mux/U114/Z (AN2D1BWP12T35)                              0.02      1.05      0.07       0.69 r                   0.81
  j2k_t1enc_mux/s_data_out[17] (net)            1         0.00                1.00      0.00       0.69 r                   
  j2k_t1enc_mux/s_data_out[17] (j2k_t1enc_mux)                                1.00      0.00       0.69 r                   
  UNQ_buff_outport_658 (net)                              0.00                1.00      0.00       0.69 r                   
  UNQ_buff_outport_658/I (BUFFD4BWP12T35)                           0.02      1.00      0.00       0.69 r    so             0.81
  UNQ_buff_outport_658/Z (BUFFD4BWP12T35)                           0.01      1.05      0.04       0.72 r    so             0.81
  s_data_out_enc[17] (net)                      1         0.00                1.00      0.00       0.72 r                   
  s_data_out_enc[17] (out)                                          0.01      1.00      0.00       0.72 r                   
  data arrival time                                                                                0.72                     

  clock i_clk (rise edge)                                                               1.60       1.60                     
  clock network delay (ideal)                                                           0.00       1.60                     
  clock uncertainty                                                                    -0.20       1.40                     
  output external delay                                                                -0.37       1.03                     
  data required time                                                                               1.03                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                               1.03                     
  data arrival time                                                                               -0.72                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.31                     


  Startpoint: s_ce_enc (input port clocked by i_clk)
  Endpoint: s_data_out_enc[23]
            (output port clocked by i_clk)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock i_clk (rise edge)                                                               0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  input external delay                                                                  0.50       0.50 r                   
  s_ce_enc (in)                                                     0.00      1.05      0.00       0.50 r                   
  s_ce_enc (net)                                1         0.00                1.00      0.00       0.50 r                   
  UNQ_buff_inport_3/I (BUFFD4BWP12T35)                              0.00      1.00      0.00       0.50 r    so             0.81
  UNQ_buff_inport_3/Z (BUFFD4BWP12T35)                              0.04      1.05      0.04       0.54 r    so             0.81
  UNQ_buff_inport_3 (net)                       2         0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (j2k_t1enc_mux)                                     1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (net)                           0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/place12/I (CKBD8BWP12T35)                           0.04      1.00      0.00       0.54 r                   0.81
  j2k_t1enc_mux/place12/Z (CKBD8BWP12T35)                           0.05      1.05      0.07       0.62 r                   0.81
  j2k_t1enc_mux/n71 (net)                      34         0.06                1.00      0.00       0.62 r                   
  j2k_t1enc_mux/U116/A1 (AN2D1BWP12T35)                             0.05      1.00      0.00       0.62 r                   0.81
  j2k_t1enc_mux/U116/Z (AN2D1BWP12T35)                              0.02      1.05      0.07       0.68 r                   0.81
  j2k_t1enc_mux/s_data_out[23] (net)            1         0.00                1.00      0.00       0.68 r                   
  j2k_t1enc_mux/s_data_out[23] (j2k_t1enc_mux)                                1.00      0.00       0.68 r                   
  UNQ_buff_outport_668 (net)                              0.00                1.00      0.00       0.68 r                   
  UNQ_buff_outport_668/I (BUFFD4BWP12T35)                           0.02      1.00      0.00       0.68 r    so             0.81
  UNQ_buff_outport_668/Z (BUFFD4BWP12T35)                           0.01      1.05      0.04       0.72 r    so             0.81
  s_data_out_enc[23] (net)                      1         0.00                1.00      0.00       0.72 r                   
  s_data_out_enc[23] (out)                                          0.01      1.00      0.00       0.72 r                   
  data arrival time                                                                                0.72                     

  clock i_clk (rise edge)                                                               1.60       1.60                     
  clock network delay (ideal)                                                           0.00       1.60                     
  clock uncertainty                                                                    -0.20       1.40                     
  output external delay                                                                -0.37       1.03                     
  data required time                                                                               1.03                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                               1.03                     
  data arrival time                                                                               -0.72                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.31                     


  Startpoint: s_ce_enc (input port clocked by i_clk)
  Endpoint: s_data_out_enc[21]
            (output port clocked by i_clk)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock i_clk (rise edge)                                                               0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  input external delay                                                                  0.50       0.50 r                   
  s_ce_enc (in)                                                     0.00      1.05      0.00       0.50 r                   
  s_ce_enc (net)                                1         0.00                1.00      0.00       0.50 r                   
  UNQ_buff_inport_3/I (BUFFD4BWP12T35)                              0.00      1.00      0.00       0.50 r    so             0.81
  UNQ_buff_inport_3/Z (BUFFD4BWP12T35)                              0.04      1.05      0.04       0.54 r    so             0.81
  UNQ_buff_inport_3 (net)                       2         0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (j2k_t1enc_mux)                                     1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (net)                           0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/place12/I (CKBD8BWP12T35)                           0.04      1.00      0.00       0.54 r                   0.81
  j2k_t1enc_mux/place12/Z (CKBD8BWP12T35)                           0.05      1.05      0.07       0.62 r                   0.81
  j2k_t1enc_mux/n71 (net)                      34         0.06                1.00      0.00       0.62 r                   
  j2k_t1enc_mux/U115/A1 (AN2D1BWP12T35)                             0.05      1.00      0.00       0.62 r                   0.81
  j2k_t1enc_mux/U115/Z (AN2D1BWP12T35)                              0.02      1.05      0.07       0.68 r                   0.81
  j2k_t1enc_mux/s_data_out[21] (net)            1         0.00                1.00      0.00       0.68 r                   
  j2k_t1enc_mux/s_data_out[21] (j2k_t1enc_mux)                                1.00      0.00       0.68 r                   
  UNQ_buff_outport_670 (net)                              0.00                1.00      0.00       0.68 r                   
  UNQ_buff_outport_670/I (BUFFD4BWP12T35)                           0.02      1.00      0.00       0.68 r    so             0.81
  UNQ_buff_outport_670/Z (BUFFD4BWP12T35)                           0.01      1.05      0.04       0.72 r    so             0.81
  s_data_out_enc[21] (net)                      1         0.00                1.00      0.00       0.72 r                   
  s_data_out_enc[21] (out)                                          0.01      1.00      0.00       0.72 r                   
  data arrival time                                                                                0.72                     

  clock i_clk (rise edge)                                                               1.60       1.60                     
  clock network delay (ideal)                                                           0.00       1.60                     
  clock uncertainty                                                                    -0.20       1.40                     
  output external delay                                                                -0.37       1.03                     
  data required time                                                                               1.03                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                               1.03                     
  data arrival time                                                                               -0.72                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.31                     


  Startpoint: s_ce_enc (input port clocked by i_clk)
  Endpoint: s_data_out_enc[25]
            (output port clocked by i_clk)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock i_clk (rise edge)                                                               0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  input external delay                                                                  0.50       0.50 r                   
  s_ce_enc (in)                                                     0.00      1.05      0.00       0.50 r                   
  s_ce_enc (net)                                1         0.00                1.00      0.00       0.50 r                   
  UNQ_buff_inport_3/I (BUFFD4BWP12T35)                              0.00      1.00      0.00       0.50 r    so             0.81
  UNQ_buff_inport_3/Z (BUFFD4BWP12T35)                              0.04      1.05      0.04       0.54 r    so             0.81
  UNQ_buff_inport_3 (net)                       2         0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (j2k_t1enc_mux)                                     1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (net)                           0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/place12/I (CKBD8BWP12T35)                           0.04      1.00      0.00       0.54 r                   0.81
  j2k_t1enc_mux/place12/Z (CKBD8BWP12T35)                           0.05      1.05      0.07       0.62 r                   0.81
  j2k_t1enc_mux/n71 (net)                      34         0.06                1.00      0.00       0.62 r                   
  j2k_t1enc_mux/U103/A1 (AN2D1BWP12T35)                             0.05      1.00      0.00       0.62 r                   0.81
  j2k_t1enc_mux/U103/Z (AN2D1BWP12T35)                              0.02      1.05      0.07       0.68 r                   0.81
  j2k_t1enc_mux/s_data_out[25] (net)            1         0.00                1.00      0.00       0.68 r                   
  j2k_t1enc_mux/s_data_out[25] (j2k_t1enc_mux)                                1.00      0.00       0.68 r                   
  UNQ_buff_outport_666 (net)                              0.00                1.00      0.00       0.68 r                   
  UNQ_buff_outport_666/I (BUFFD4BWP12T35)                           0.02      1.00      0.00       0.68 r    so             0.81
  UNQ_buff_outport_666/Z (BUFFD4BWP12T35)                           0.01      1.05      0.04       0.72 r    so             0.81
  s_data_out_enc[25] (net)                      1         0.00                1.00      0.00       0.72 r                   
  s_data_out_enc[25] (out)                                          0.01      1.00      0.00       0.72 r                   
  data arrival time                                                                                0.72                     

  clock i_clk (rise edge)                                                               1.60       1.60                     
  clock network delay (ideal)                                                           0.00       1.60                     
  clock uncertainty                                                                    -0.20       1.40                     
  output external delay                                                                -0.37       1.03                     
  data required time                                                                               1.03                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                               1.03                     
  data arrival time                                                                               -0.72                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.31                     


  Startpoint: s_ce_enc (input port clocked by i_clk)
  Endpoint: s_data_out_enc[18]
            (output port clocked by i_clk)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock i_clk (rise edge)                                                               0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  input external delay                                                                  0.50       0.50 r                   
  s_ce_enc (in)                                                     0.00      1.05      0.00       0.50 r                   
  s_ce_enc (net)                                1         0.00                1.00      0.00       0.50 r                   
  UNQ_buff_inport_3/I (BUFFD4BWP12T35)                              0.00      1.00      0.00       0.50 r    so             0.81
  UNQ_buff_inport_3/Z (BUFFD4BWP12T35)                              0.04      1.05      0.04       0.54 r    so             0.81
  UNQ_buff_inport_3 (net)                       2         0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (j2k_t1enc_mux)                                     1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (net)                           0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/place12/I (CKBD8BWP12T35)                           0.04      1.00      0.00       0.54 r                   0.81
  j2k_t1enc_mux/place12/Z (CKBD8BWP12T35)                           0.05      1.05      0.07       0.62 r                   0.81
  j2k_t1enc_mux/n71 (net)                      34         0.06                1.00      0.00       0.62 r                   
  j2k_t1enc_mux/U107/A1 (AN2D1BWP12T35)                             0.05      1.00      0.00       0.62 r                   0.81
  j2k_t1enc_mux/U107/Z (AN2D1BWP12T35)                              0.02      1.05      0.07       0.68 r                   0.81
  j2k_t1enc_mux/s_data_out[18] (net)            1         0.00                1.00      0.00       0.68 r                   
  j2k_t1enc_mux/s_data_out[18] (j2k_t1enc_mux)                                1.00      0.00       0.68 r                   
  UNQ_buff_outport_657 (net)                              0.00                1.00      0.00       0.68 r                   
  UNQ_buff_outport_657/I (BUFFD4BWP12T35)                           0.02      1.00      0.00       0.68 r    so             0.81
  UNQ_buff_outport_657/Z (BUFFD4BWP12T35)                           0.01      1.05      0.04       0.72 r    so             0.81
  s_data_out_enc[18] (net)                      1         0.00                1.00      0.00       0.72 r                   
  s_data_out_enc[18] (out)                                          0.01      1.00      0.00       0.72 r                   
  data arrival time                                                                                0.72                     

  clock i_clk (rise edge)                                                               1.60       1.60                     
  clock network delay (ideal)                                                           0.00       1.60                     
  clock uncertainty                                                                    -0.20       1.40                     
  output external delay                                                                -0.37       1.03                     
  data required time                                                                               1.03                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                               1.03                     
  data arrival time                                                                               -0.72                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.31                     


  Startpoint: s_ce_enc (input port clocked by i_clk)
  Endpoint: s_data_out_enc[15]
            (output port clocked by i_clk)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock i_clk (rise edge)                                                               0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  input external delay                                                                  0.50       0.50 r                   
  s_ce_enc (in)                                                     0.00      1.05      0.00       0.50 r                   
  s_ce_enc (net)                                1         0.00                1.00      0.00       0.50 r                   
  UNQ_buff_inport_3/I (BUFFD4BWP12T35)                              0.00      1.00      0.00       0.50 r    so             0.81
  UNQ_buff_inport_3/Z (BUFFD4BWP12T35)                              0.04      1.05      0.04       0.54 r    so             0.81
  UNQ_buff_inport_3 (net)                       2         0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (j2k_t1enc_mux)                                     1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (net)                           0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/place12/I (CKBD8BWP12T35)                           0.04      1.00      0.00       0.54 r                   0.81
  j2k_t1enc_mux/place12/Z (CKBD8BWP12T35)                           0.05      1.05      0.07       0.62 r                   0.81
  j2k_t1enc_mux/n71 (net)                      34         0.06                1.00      0.00       0.62 r                   
  j2k_t1enc_mux/U118/A1 (AN2D1BWP12T35)                             0.05      1.00      0.00       0.62 r                   0.81
  j2k_t1enc_mux/U118/Z (AN2D1BWP12T35)                              0.02      1.05      0.07       0.68 r                   0.81
  j2k_t1enc_mux/s_data_out[15] (net)            1         0.00                1.00      0.00       0.68 r                   
  j2k_t1enc_mux/s_data_out[15] (j2k_t1enc_mux)                                1.00      0.00       0.68 r                   
  UNQ_buff_outport_660 (net)                              0.00                1.00      0.00       0.68 r                   
  UNQ_buff_outport_660/I (BUFFD4BWP12T35)                           0.02      1.00      0.00       0.68 r    so             0.81
  UNQ_buff_outport_660/Z (BUFFD4BWP12T35)                           0.01      1.05      0.04       0.72 r    so             0.81
  s_data_out_enc[15] (net)                      1         0.00                1.00      0.00       0.72 r                   
  s_data_out_enc[15] (out)                                          0.01      1.00      0.00       0.72 r                   
  data arrival time                                                                                0.72                     

  clock i_clk (rise edge)                                                               1.60       1.60                     
  clock network delay (ideal)                                                           0.00       1.60                     
  clock uncertainty                                                                    -0.20       1.40                     
  output external delay                                                                -0.37       1.03                     
  data required time                                                                               1.03                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                               1.03                     
  data arrival time                                                                               -0.72                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.31                     


  Startpoint: s_ce_enc (input port clocked by i_clk)
  Endpoint: s_data_out_enc[20]
            (output port clocked by i_clk)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock i_clk (rise edge)                                                               0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  input external delay                                                                  0.50       0.50 r                   
  s_ce_enc (in)                                                     0.00      1.05      0.00       0.50 r                   
  s_ce_enc (net)                                1         0.00                1.00      0.00       0.50 r                   
  UNQ_buff_inport_3/I (BUFFD4BWP12T35)                              0.00      1.00      0.00       0.50 r    so             0.81
  UNQ_buff_inport_3/Z (BUFFD4BWP12T35)                              0.04      1.05      0.04       0.54 r    so             0.81
  UNQ_buff_inport_3 (net)                       2         0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (j2k_t1enc_mux)                                     1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (net)                           0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/place12/I (CKBD8BWP12T35)                           0.04      1.00      0.00       0.54 r                   0.81
  j2k_t1enc_mux/place12/Z (CKBD8BWP12T35)                           0.05      1.05      0.07       0.62 r                   0.81
  j2k_t1enc_mux/n71 (net)                      34         0.06                1.00      0.00       0.62 r                   
  j2k_t1enc_mux/U110/A1 (AN2D1BWP12T35)                             0.05      1.00      0.00       0.62 r                   0.81
  j2k_t1enc_mux/U110/Z (AN2D1BWP12T35)                              0.02      1.05      0.07       0.68 r                   0.81
  j2k_t1enc_mux/s_data_out[20] (net)            1         0.00                1.00      0.00       0.68 r                   
  j2k_t1enc_mux/s_data_out[20] (j2k_t1enc_mux)                                1.00      0.00       0.68 r                   
  UNQ_buff_outport_671 (net)                              0.00                1.00      0.00       0.68 r                   
  UNQ_buff_outport_671/I (BUFFD4BWP12T35)                           0.02      1.00      0.00       0.68 r    so             0.81
  UNQ_buff_outport_671/Z (BUFFD4BWP12T35)                           0.01      1.05      0.04       0.72 r    so             0.81
  s_data_out_enc[20] (net)                      1         0.00                1.00      0.00       0.72 r                   
  s_data_out_enc[20] (out)                                          0.01      1.00      0.00       0.72 r                   
  data arrival time                                                                                0.72                     

  clock i_clk (rise edge)                                                               1.60       1.60                     
  clock network delay (ideal)                                                           0.00       1.60                     
  clock uncertainty                                                                    -0.20       1.40                     
  output external delay                                                                -0.37       1.03                     
  data required time                                                                               1.03                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                               1.03                     
  data arrival time                                                                               -0.72                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.31                     


  Startpoint: s_ce_enc (input port clocked by i_clk)
  Endpoint: s_data_out_enc[3]
            (output port clocked by i_clk)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock i_clk (rise edge)                                                               0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  input external delay                                                                  0.50       0.50 r                   
  s_ce_enc (in)                                                     0.00      1.05      0.00       0.50 r                   
  s_ce_enc (net)                                1         0.00                1.00      0.00       0.50 r                   
  UNQ_buff_inport_3/I (BUFFD4BWP12T35)                              0.00      1.00      0.00       0.50 r    so             0.81
  UNQ_buff_inport_3/Z (BUFFD4BWP12T35)                              0.04      1.05      0.04       0.54 r    so             0.81
  UNQ_buff_inport_3 (net)                       2         0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (j2k_t1enc_mux)                                     1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (net)                           0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/place12/I (CKBD8BWP12T35)                           0.04      1.00      0.00       0.54 r                   0.81
  j2k_t1enc_mux/place12/Z (CKBD8BWP12T35)                           0.05      1.05      0.07       0.62 r                   0.81
  j2k_t1enc_mux/n71 (net)                      34         0.06                1.00      0.00       0.62 r                   
  j2k_t1enc_mux/U97/A1 (AN2D1BWP12T35)                              0.05      1.00      0.00       0.62 r                   0.81
  j2k_t1enc_mux/U97/Z (AN2D1BWP12T35)                               0.02      1.05      0.07       0.68 r                   0.81
  j2k_t1enc_mux/s_data_out[3] (net)             1         0.00                1.00      0.00       0.68 r                   
  j2k_t1enc_mux/s_data_out[3] (j2k_t1enc_mux)                                 1.00      0.00       0.68 r                   
  UNQ_buff_outport_640 (net)                              0.00                1.00      0.00       0.68 r                   
  UNQ_buff_outport_640/I (BUFFD4BWP12T35)                           0.02      1.00      0.00       0.68 r    so             0.81
  UNQ_buff_outport_640/Z (BUFFD4BWP12T35)                           0.01      1.05      0.04       0.72 r    so             0.81
  s_data_out_enc[3] (net)                       1         0.00                1.00      0.00       0.72 r                   
  s_data_out_enc[3] (out)                                           0.01      1.00      0.00       0.72 r                   
  data arrival time                                                                                0.72                     

  clock i_clk (rise edge)                                                               1.60       1.60                     
  clock network delay (ideal)                                                           0.00       1.60                     
  clock uncertainty                                                                    -0.20       1.40                     
  output external delay                                                                -0.37       1.03                     
  data required time                                                                               1.03                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                               1.03                     
  data arrival time                                                                               -0.72                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.31                     


  Startpoint: s_ce_enc (input port clocked by i_clk)
  Endpoint: s_data_out_enc[22]
            (output port clocked by i_clk)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock i_clk (rise edge)                                                               0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  input external delay                                                                  0.50       0.50 r                   
  s_ce_enc (in)                                                     0.00      1.05      0.00       0.50 r                   
  s_ce_enc (net)                                1         0.00                1.00      0.00       0.50 r                   
  UNQ_buff_inport_3/I (BUFFD4BWP12T35)                              0.00      1.00      0.00       0.50 r    so             0.81
  UNQ_buff_inport_3/Z (BUFFD4BWP12T35)                              0.04      1.05      0.04       0.54 r    so             0.81
  UNQ_buff_inport_3 (net)                       2         0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (j2k_t1enc_mux)                                     1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (net)                           0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/place12/I (CKBD8BWP12T35)                           0.04      1.00      0.00       0.54 r                   0.81
  j2k_t1enc_mux/place12/Z (CKBD8BWP12T35)                           0.05      1.05      0.07       0.62 r                   0.81
  j2k_t1enc_mux/n71 (net)                      34         0.06                1.00      0.00       0.62 r                   
  j2k_t1enc_mux/U121/A1 (AN2D1BWP12T35)                             0.05      1.00      0.00       0.62 r                   0.81
  j2k_t1enc_mux/U121/Z (AN2D1BWP12T35)                              0.02      1.05      0.07       0.68 r                   0.81
  j2k_t1enc_mux/s_data_out[22] (net)            1         0.00                1.00      0.00       0.68 r                   
  j2k_t1enc_mux/s_data_out[22] (j2k_t1enc_mux)                                1.00      0.00       0.68 r                   
  UNQ_buff_outport_669 (net)                              0.00                1.00      0.00       0.68 r                   
  UNQ_buff_outport_669/I (BUFFD4BWP12T35)                           0.02      1.00      0.00       0.68 r    so             0.81
  UNQ_buff_outport_669/Z (BUFFD4BWP12T35)                           0.01      1.05      0.03       0.72 r    so             0.81
  s_data_out_enc[22] (net)                      1         0.00                1.00      0.00       0.72 r                   
  s_data_out_enc[22] (out)                                          0.01      1.00      0.00       0.72 r                   
  data arrival time                                                                                0.72                     

  clock i_clk (rise edge)                                                               1.60       1.60                     
  clock network delay (ideal)                                                           0.00       1.60                     
  clock uncertainty                                                                    -0.20       1.40                     
  output external delay                                                                -0.37       1.03                     
  data required time                                                                               1.03                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                               1.03                     
  data arrival time                                                                               -0.72                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.31                     


  Startpoint: s_ce_enc (input port clocked by i_clk)
  Endpoint: s_data_out_enc[24]
            (output port clocked by i_clk)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock i_clk (rise edge)                                                               0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  input external delay                                                                  0.50       0.50 r                   
  s_ce_enc (in)                                                     0.00      1.05      0.00       0.50 r                   
  s_ce_enc (net)                                1         0.00                1.00      0.00       0.50 r                   
  UNQ_buff_inport_3/I (BUFFD4BWP12T35)                              0.00      1.00      0.00       0.50 r    so             0.81
  UNQ_buff_inport_3/Z (BUFFD4BWP12T35)                              0.04      1.05      0.04       0.54 r    so             0.81
  UNQ_buff_inport_3 (net)                       2         0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (j2k_t1enc_mux)                                     1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (net)                           0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/place12/I (CKBD8BWP12T35)                           0.04      1.00      0.00       0.54 r                   0.81
  j2k_t1enc_mux/place12/Z (CKBD8BWP12T35)                           0.05      1.05      0.07       0.62 r                   0.81
  j2k_t1enc_mux/n71 (net)                      34         0.06                1.00      0.00       0.62 r                   
  j2k_t1enc_mux/U104/A1 (AN2D1BWP12T35)                             0.05      1.00      0.00       0.62 r                   0.81
  j2k_t1enc_mux/U104/Z (AN2D1BWP12T35)                              0.02      1.05      0.07       0.68 r                   0.81
  j2k_t1enc_mux/s_data_out[24] (net)            1         0.00                1.00      0.00       0.68 r                   
  j2k_t1enc_mux/s_data_out[24] (j2k_t1enc_mux)                                1.00      0.00       0.68 r                   
  UNQ_buff_outport_667 (net)                              0.00                1.00      0.00       0.68 r                   
  UNQ_buff_outport_667/I (BUFFD4BWP12T35)                           0.02      1.00      0.00       0.68 r    so             0.81
  UNQ_buff_outport_667/Z (BUFFD4BWP12T35)                           0.01      1.05      0.03       0.72 r    so             0.81
  s_data_out_enc[24] (net)                      1         0.00                1.00      0.00       0.72 r                   
  s_data_out_enc[24] (out)                                          0.01      1.00      0.00       0.72 r                   
  data arrival time                                                                                0.72                     

  clock i_clk (rise edge)                                                               1.60       1.60                     
  clock network delay (ideal)                                                           0.00       1.60                     
  clock uncertainty                                                                    -0.20       1.40                     
  output external delay                                                                -0.37       1.03                     
  data required time                                                                               1.03                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                               1.03                     
  data arrival time                                                                               -0.72                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.31                     


  Startpoint: s_ce_enc (input port clocked by i_clk)
  Endpoint: s_data_out_enc[7]
            (output port clocked by i_clk)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock i_clk (rise edge)                                                               0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  input external delay                                                                  0.50       0.50 r                   
  s_ce_enc (in)                                                     0.00      1.05      0.00       0.50 r                   
  s_ce_enc (net)                                1         0.00                1.00      0.00       0.50 r                   
  UNQ_buff_inport_3/I (BUFFD4BWP12T35)                              0.00      1.00      0.00       0.50 r    so             0.81
  UNQ_buff_inport_3/Z (BUFFD4BWP12T35)                              0.04      1.05      0.04       0.54 r    so             0.81
  UNQ_buff_inport_3 (net)                       2         0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (j2k_t1enc_mux)                                     1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (net)                           0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/place12/I (CKBD8BWP12T35)                           0.04      1.00      0.00       0.54 r                   0.81
  j2k_t1enc_mux/place12/Z (CKBD8BWP12T35)                           0.05      1.05      0.07       0.62 r                   0.81
  j2k_t1enc_mux/n71 (net)                      34         0.06                1.00      0.00       0.62 r                   
  j2k_t1enc_mux/U108/A1 (AN2D1BWP12T35)                             0.05      1.00      0.00       0.62 r                   0.81
  j2k_t1enc_mux/U108/Z (AN2D1BWP12T35)                              0.02      1.05      0.07       0.68 r                   0.81
  j2k_t1enc_mux/s_data_out[7] (net)             1         0.00                1.00      0.00       0.68 r                   
  j2k_t1enc_mux/s_data_out[7] (j2k_t1enc_mux)                                 1.00      0.00       0.68 r                   
  UNQ_buff_outport_652 (net)                              0.00                1.00      0.00       0.68 r                   
  UNQ_buff_outport_652/I (BUFFD4BWP12T35)                           0.02      1.00      0.00       0.68 r    so             0.81
  UNQ_buff_outport_652/Z (BUFFD4BWP12T35)                           0.01      1.05      0.03       0.72 r    so             0.81
  s_data_out_enc[7] (net)                       1         0.00                1.00      0.00       0.72 r                   
  s_data_out_enc[7] (out)                                           0.01      1.00      0.00       0.72 r                   
  data arrival time                                                                                0.72                     

  clock i_clk (rise edge)                                                               1.60       1.60                     
  clock network delay (ideal)                                                           0.00       1.60                     
  clock uncertainty                                                                    -0.20       1.40                     
  output external delay                                                                -0.37       1.03                     
  data required time                                                                               1.03                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                               1.03                     
  data arrival time                                                                               -0.72                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.31                     


  Startpoint: s_ce_enc (input port clocked by i_clk)
  Endpoint: s_data_out_enc[13]
            (output port clocked by i_clk)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock i_clk (rise edge)                                                               0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  input external delay                                                                  0.50       0.50 r                   
  s_ce_enc (in)                                                     0.00      1.05      0.00       0.50 r                   
  s_ce_enc (net)                                1         0.00                1.00      0.00       0.50 r                   
  UNQ_buff_inport_3/I (BUFFD4BWP12T35)                              0.00      1.00      0.00       0.50 r    so             0.81
  UNQ_buff_inport_3/Z (BUFFD4BWP12T35)                              0.04      1.05      0.04       0.54 r    so             0.81
  UNQ_buff_inport_3 (net)                       2         0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (j2k_t1enc_mux)                                     1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (net)                           0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/place12/I (CKBD8BWP12T35)                           0.04      1.00      0.00       0.54 r                   0.81
  j2k_t1enc_mux/place12/Z (CKBD8BWP12T35)                           0.05      1.05      0.07       0.62 r                   0.81
  j2k_t1enc_mux/n71 (net)                      34         0.06                1.00      0.00       0.62 r                   
  j2k_t1enc_mux/U117/A1 (AN2D1BWP12T35)                             0.05      1.00      0.00       0.62 r                   0.81
  j2k_t1enc_mux/U117/Z (AN2D1BWP12T35)                              0.02      1.05      0.07       0.68 r                   0.81
  j2k_t1enc_mux/s_data_out[13] (net)            1         0.00                1.00      0.00       0.68 r                   
  j2k_t1enc_mux/s_data_out[13] (j2k_t1enc_mux)                                1.00      0.00       0.68 r                   
  UNQ_buff_outport_662 (net)                              0.00                1.00      0.00       0.68 r                   
  UNQ_buff_outport_662/I (BUFFD4BWP12T35)                           0.02      1.00      0.00       0.68 r    so             0.81
  UNQ_buff_outport_662/Z (BUFFD4BWP12T35)                           0.01      1.05      0.03       0.72 r    so             0.81
  s_data_out_enc[13] (net)                      1         0.00                1.00      0.00       0.72 r                   
  s_data_out_enc[13] (out)                                          0.01      1.00      0.00       0.72 r                   
  data arrival time                                                                                0.72                     

  clock i_clk (rise edge)                                                               1.60       1.60                     
  clock network delay (ideal)                                                           0.00       1.60                     
  clock uncertainty                                                                    -0.20       1.40                     
  output external delay                                                                -0.37       1.03                     
  data required time                                                                               1.03                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                               1.03                     
  data arrival time                                                                               -0.72                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.31                     


  Startpoint: s_ce_enc (input port clocked by i_clk)
  Endpoint: s_data_out_enc[6]
            (output port clocked by i_clk)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock i_clk (rise edge)                                                               0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  input external delay                                                                  0.50       0.50 r                   
  s_ce_enc (in)                                                     0.00      1.05      0.00       0.50 r                   
  s_ce_enc (net)                                1         0.00                1.00      0.00       0.50 r                   
  UNQ_buff_inport_3/I (BUFFD4BWP12T35)                              0.00      1.00      0.00       0.50 r    so             0.81
  UNQ_buff_inport_3/Z (BUFFD4BWP12T35)                              0.04      1.05      0.04       0.54 r    so             0.81
  UNQ_buff_inport_3 (net)                       2         0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (j2k_t1enc_mux)                                     1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (net)                           0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/place12/I (CKBD8BWP12T35)                           0.04      1.00      0.00       0.54 r                   0.81
  j2k_t1enc_mux/place12/Z (CKBD8BWP12T35)                           0.05      1.05      0.07       0.62 r                   0.81
  j2k_t1enc_mux/n71 (net)                      34         0.06                1.00      0.00       0.62 r                   
  j2k_t1enc_mux/U98/A1 (AN2D1BWP12T35)                              0.05      1.00      0.00       0.62 r                   0.81
  j2k_t1enc_mux/U98/Z (AN2D1BWP12T35)                               0.02      1.05      0.07       0.68 r                   0.81
  j2k_t1enc_mux/s_data_out[6] (net)             1         0.00                1.00      0.00       0.68 r                   
  j2k_t1enc_mux/s_data_out[6] (j2k_t1enc_mux)                                 1.00      0.00       0.68 r                   
  UNQ_buff_outport_653 (net)                              0.00                1.00      0.00       0.68 r                   
  UNQ_buff_outport_653/I (BUFFD4BWP12T35)                           0.02      1.00      0.00       0.68 r    so             0.81
  UNQ_buff_outport_653/Z (BUFFD4BWP12T35)                           0.01      1.05      0.03       0.72 r    so             0.81
  s_data_out_enc[6] (net)                       1         0.00                1.00      0.00       0.72 r                   
  s_data_out_enc[6] (out)                                           0.01      1.00      0.00       0.72 r                   
  data arrival time                                                                                0.72                     

  clock i_clk (rise edge)                                                               1.60       1.60                     
  clock network delay (ideal)                                                           0.00       1.60                     
  clock uncertainty                                                                    -0.20       1.40                     
  output external delay                                                                -0.37       1.03                     
  data required time                                                                               1.03                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                               1.03                     
  data arrival time                                                                               -0.72                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.31                     


  Startpoint: s_ce_enc (input port clocked by i_clk)
  Endpoint: s_data_out_enc[12]
            (output port clocked by i_clk)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock i_clk (rise edge)                                                               0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  input external delay                                                                  0.50       0.50 r                   
  s_ce_enc (in)                                                     0.00      1.05      0.00       0.50 r                   
  s_ce_enc (net)                                1         0.00                1.00      0.00       0.50 r                   
  UNQ_buff_inport_3/I (BUFFD4BWP12T35)                              0.00      1.00      0.00       0.50 r    so             0.81
  UNQ_buff_inport_3/Z (BUFFD4BWP12T35)                              0.04      1.05      0.04       0.54 r    so             0.81
  UNQ_buff_inport_3 (net)                       2         0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (j2k_t1enc_mux)                                     1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (net)                           0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/place12/I (CKBD8BWP12T35)                           0.04      1.00      0.00       0.54 r                   0.81
  j2k_t1enc_mux/place12/Z (CKBD8BWP12T35)                           0.05      1.05      0.07       0.62 r                   0.81
  j2k_t1enc_mux/n71 (net)                      34         0.06                1.00      0.00       0.62 r                   
  j2k_t1enc_mux/U120/A1 (AN2D1BWP12T35)                             0.05      1.00      0.00       0.62 r                   0.81
  j2k_t1enc_mux/U120/Z (AN2D1BWP12T35)                              0.02      1.05      0.07       0.68 r                   0.81
  j2k_t1enc_mux/s_data_out[12] (net)            1         0.00                1.00      0.00       0.68 r                   
  j2k_t1enc_mux/s_data_out[12] (j2k_t1enc_mux)                                1.00      0.00       0.68 r                   
  UNQ_buff_outport_663 (net)                              0.00                1.00      0.00       0.68 r                   
  UNQ_buff_outport_663/I (BUFFD4BWP12T35)                           0.02      1.00      0.00       0.68 r    so             0.81
  UNQ_buff_outport_663/Z (BUFFD4BWP12T35)                           0.01      1.05      0.03       0.72 r    so             0.81
  s_data_out_enc[12] (net)                      1         0.00                1.00      0.00       0.72 r                   
  s_data_out_enc[12] (out)                                          0.01      1.00      0.00       0.72 r                   
  data arrival time                                                                                0.72                     

  clock i_clk (rise edge)                                                               1.60       1.60                     
  clock network delay (ideal)                                                           0.00       1.60                     
  clock uncertainty                                                                    -0.20       1.40                     
  output external delay                                                                -0.37       1.03                     
  data required time                                                                               1.03                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                               1.03                     
  data arrival time                                                                               -0.72                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.31                     


  Startpoint: s_ce_enc (input port clocked by i_clk)
  Endpoint: s_data_out_enc[10]
            (output port clocked by i_clk)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock i_clk (rise edge)                                                               0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  input external delay                                                                  0.50       0.50 r                   
  s_ce_enc (in)                                                     0.00      1.05      0.00       0.50 r                   
  s_ce_enc (net)                                1         0.00                1.00      0.00       0.50 r                   
  UNQ_buff_inport_3/I (BUFFD4BWP12T35)                              0.00      1.00      0.00       0.50 r    so             0.81
  UNQ_buff_inport_3/Z (BUFFD4BWP12T35)                              0.04      1.05      0.04       0.54 r    so             0.81
  UNQ_buff_inport_3 (net)                       2         0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (j2k_t1enc_mux)                                     1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (net)                           0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/place12/I (CKBD8BWP12T35)                           0.04      1.00      0.00       0.54 r                   0.81
  j2k_t1enc_mux/place12/Z (CKBD8BWP12T35)                           0.05      1.05      0.07       0.62 r                   0.81
  j2k_t1enc_mux/n71 (net)                      34         0.06                1.00      0.00       0.62 r                   
  j2k_t1enc_mux/U106/A1 (AN2D1BWP12T35)                             0.05      1.00      0.00       0.62 r                   0.81
  j2k_t1enc_mux/U106/Z (AN2D1BWP12T35)                              0.02      1.05      0.07       0.68 r                   0.81
  j2k_t1enc_mux/s_data_out[10] (net)            1         0.00                1.00      0.00       0.68 r                   
  j2k_t1enc_mux/s_data_out[10] (j2k_t1enc_mux)                                1.00      0.00       0.68 r                   
  UNQ_buff_outport_649 (net)                              0.00                1.00      0.00       0.68 r                   
  UNQ_buff_outport_649/I (BUFFD4BWP12T35)                           0.02      1.00      0.00       0.68 r    so             0.81
  UNQ_buff_outport_649/Z (BUFFD4BWP12T35)                           0.01      1.05      0.03       0.72 r    so             0.81
  s_data_out_enc[10] (net)                      1         0.00                1.00      0.00       0.72 r                   
  s_data_out_enc[10] (out)                                          0.01      1.00      0.00       0.72 r                   
  data arrival time                                                                                0.72                     

  clock i_clk (rise edge)                                                               1.60       1.60                     
  clock network delay (ideal)                                                           0.00       1.60                     
  clock uncertainty                                                                    -0.20       1.40                     
  output external delay                                                                -0.37       1.03                     
  data required time                                                                               1.03                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                               1.03                     
  data arrival time                                                                               -0.72                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.31                     


  Startpoint: s_ce_enc (input port clocked by i_clk)
  Endpoint: s_data_out_enc[16]
            (output port clocked by i_clk)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock i_clk (rise edge)                                                               0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  input external delay                                                                  0.50       0.50 r                   
  s_ce_enc (in)                                                     0.00      1.05      0.00       0.50 r                   
  s_ce_enc (net)                                1         0.00                1.00      0.00       0.50 r                   
  UNQ_buff_inport_3/I (BUFFD4BWP12T35)                              0.00      1.00      0.00       0.50 r    so             0.81
  UNQ_buff_inport_3/Z (BUFFD4BWP12T35)                              0.04      1.05      0.04       0.54 r    so             0.81
  UNQ_buff_inport_3 (net)                       2         0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (j2k_t1enc_mux)                                     1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (net)                           0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/place12/I (CKBD8BWP12T35)                           0.04      1.00      0.00       0.54 r                   0.81
  j2k_t1enc_mux/place12/Z (CKBD8BWP12T35)                           0.05      1.05      0.07       0.62 r                   0.81
  j2k_t1enc_mux/n71 (net)                      34         0.06                1.00      0.00       0.62 r                   
  j2k_t1enc_mux/U119/A1 (AN2D1BWP12T35)                             0.05      1.00      0.00       0.62 r                   0.81
  j2k_t1enc_mux/U119/Z (AN2D1BWP12T35)                              0.02      1.05      0.07       0.68 r                   0.81
  j2k_t1enc_mux/s_data_out[16] (net)            1         0.00                1.00      0.00       0.68 r                   
  j2k_t1enc_mux/s_data_out[16] (j2k_t1enc_mux)                                1.00      0.00       0.68 r                   
  UNQ_buff_outport_659 (net)                              0.00                1.00      0.00       0.68 r                   
  UNQ_buff_outport_659/I (BUFFD4BWP12T35)                           0.02      1.00      0.00       0.68 r    so             0.81
  UNQ_buff_outport_659/Z (BUFFD4BWP12T35)                           0.01      1.05      0.03       0.72 r    so             0.81
  s_data_out_enc[16] (net)                      1         0.00                1.00      0.00       0.72 r                   
  s_data_out_enc[16] (out)                                          0.01      1.00      0.00       0.72 r                   
  data arrival time                                                                                0.72                     

  clock i_clk (rise edge)                                                               1.60       1.60                     
  clock network delay (ideal)                                                           0.00       1.60                     
  clock uncertainty                                                                    -0.20       1.40                     
  output external delay                                                                -0.37       1.03                     
  data required time                                                                               1.03                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                               1.03                     
  data arrival time                                                                               -0.72                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.31                     


  Startpoint: s_ce_enc (input port clocked by i_clk)
  Endpoint: s_data_out_enc[11]
            (output port clocked by i_clk)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock i_clk (rise edge)                                                               0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  input external delay                                                                  0.50       0.50 r                   
  s_ce_enc (in)                                                     0.00      1.05      0.00       0.50 r                   
  s_ce_enc (net)                                1         0.00                1.00      0.00       0.50 r                   
  UNQ_buff_inport_3/I (BUFFD4BWP12T35)                              0.00      1.00      0.00       0.50 r    so             0.81
  UNQ_buff_inport_3/Z (BUFFD4BWP12T35)                              0.04      1.05      0.04       0.54 r    so             0.81
  UNQ_buff_inport_3 (net)                       2         0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (j2k_t1enc_mux)                                     1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (net)                           0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/place12/I (CKBD8BWP12T35)                           0.04      1.00      0.00       0.54 r                   0.81
  j2k_t1enc_mux/place12/Z (CKBD8BWP12T35)                           0.05      1.05      0.07       0.62 r                   0.81
  j2k_t1enc_mux/n71 (net)                      34         0.06                1.00      0.00       0.62 r                   
  j2k_t1enc_mux/U111/A1 (AN2D1BWP12T35)                             0.05      1.00      0.00       0.62 r                   0.81
  j2k_t1enc_mux/U111/Z (AN2D1BWP12T35)                              0.02      1.05      0.07       0.68 r                   0.81
  j2k_t1enc_mux/s_data_out[11] (net)            1         0.00                1.00      0.00       0.68 r                   
  j2k_t1enc_mux/s_data_out[11] (j2k_t1enc_mux)                                1.00      0.00       0.68 r                   
  UNQ_buff_outport_648 (net)                              0.00                1.00      0.00       0.68 r                   
  UNQ_buff_outport_648/I (BUFFD4BWP12T35)                           0.02      1.00      0.00       0.68 r    so             0.81
  UNQ_buff_outport_648/Z (BUFFD4BWP12T35)                           0.01      1.05      0.03       0.72 r    so             0.81
  s_data_out_enc[11] (net)                      1         0.00                1.00      0.00       0.72 r                   
  s_data_out_enc[11] (out)                                          0.01      1.00      0.00       0.72 r                   
  data arrival time                                                                                0.72                     

  clock i_clk (rise edge)                                                               1.60       1.60                     
  clock network delay (ideal)                                                           0.00       1.60                     
  clock uncertainty                                                                    -0.20       1.40                     
  output external delay                                                                -0.37       1.03                     
  data required time                                                                               1.03                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                               1.03                     
  data arrival time                                                                               -0.72                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.31                     


  Startpoint: s_ce_enc (input port clocked by i_clk)
  Endpoint: s_data_out_enc[19]
            (output port clocked by i_clk)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock i_clk (rise edge)                                                               0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  input external delay                                                                  0.50       0.50 r                   
  s_ce_enc (in)                                                     0.00      1.05      0.00       0.50 r                   
  s_ce_enc (net)                                1         0.00                1.00      0.00       0.50 r                   
  UNQ_buff_inport_3/I (BUFFD4BWP12T35)                              0.00      1.00      0.00       0.50 r    so             0.81
  UNQ_buff_inport_3/Z (BUFFD4BWP12T35)                              0.04      1.05      0.04       0.54 r    so             0.81
  UNQ_buff_inport_3 (net)                       2         0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (j2k_t1enc_mux)                                     1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (net)                           0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/place12/I (CKBD8BWP12T35)                           0.04      1.00      0.00       0.54 r                   0.81
  j2k_t1enc_mux/place12/Z (CKBD8BWP12T35)                           0.05      1.05      0.07       0.62 r                   0.81
  j2k_t1enc_mux/n71 (net)                      34         0.06                1.00      0.00       0.62 r                   
  j2k_t1enc_mux/U109/A1 (AN2D1BWP12T35)                             0.05      1.00      0.00       0.62 r                   0.81
  j2k_t1enc_mux/U109/Z (AN2D1BWP12T35)                              0.02      1.05      0.07       0.68 r                   0.81
  j2k_t1enc_mux/s_data_out[19] (net)            1         0.00                1.00      0.00       0.68 r                   
  j2k_t1enc_mux/s_data_out[19] (j2k_t1enc_mux)                                1.00      0.00       0.68 r                   
  UNQ_buff_outport_656 (net)                              0.00                1.00      0.00       0.68 r                   
  UNQ_buff_outport_656/I (BUFFD4BWP12T35)                           0.02      1.00      0.00       0.68 r    so             0.81
  UNQ_buff_outport_656/Z (BUFFD4BWP12T35)                           0.01      1.05      0.03       0.72 r    so             0.81
  s_data_out_enc[19] (net)                      1         0.00                1.00      0.00       0.72 r                   
  s_data_out_enc[19] (out)                                          0.01      1.00      0.00       0.72 r                   
  data arrival time                                                                                0.72                     

  clock i_clk (rise edge)                                                               1.60       1.60                     
  clock network delay (ideal)                                                           0.00       1.60                     
  clock uncertainty                                                                    -0.20       1.40                     
  output external delay                                                                -0.37       1.03                     
  data required time                                                                               1.03                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                               1.03                     
  data arrival time                                                                               -0.72                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.31                     


  Startpoint: s_ce_enc (input port clocked by i_clk)
  Endpoint: s_data_out_enc[9]
            (output port clocked by i_clk)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock i_clk (rise edge)                                                               0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  input external delay                                                                  0.50       0.50 r                   
  s_ce_enc (in)                                                     0.00      1.05      0.00       0.50 r                   
  s_ce_enc (net)                                1         0.00                1.00      0.00       0.50 r                   
  UNQ_buff_inport_3/I (BUFFD4BWP12T35)                              0.00      1.00      0.00       0.50 r    so             0.81
  UNQ_buff_inport_3/Z (BUFFD4BWP12T35)                              0.04      1.05      0.04       0.54 r    so             0.81
  UNQ_buff_inport_3 (net)                       2         0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (j2k_t1enc_mux)                                     1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (net)                           0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/place12/I (CKBD8BWP12T35)                           0.04      1.00      0.00       0.54 r                   0.81
  j2k_t1enc_mux/place12/Z (CKBD8BWP12T35)                           0.05      1.05      0.07       0.62 r                   0.81
  j2k_t1enc_mux/n71 (net)                      34         0.06                1.00      0.00       0.62 r                   
  j2k_t1enc_mux/U79/A1 (AN2D1BWP12T35)                              0.05      1.00      0.00       0.62 r                   0.81
  j2k_t1enc_mux/U79/Z (AN2D1BWP12T35)                               0.02      1.05      0.07       0.68 r                   0.81
  j2k_t1enc_mux/s_data_out[9] (net)             1         0.00                1.00      0.00       0.68 r                   
  j2k_t1enc_mux/s_data_out[9] (j2k_t1enc_mux)                                 1.00      0.00       0.68 r                   
  UNQ_buff_outport_650 (net)                              0.00                1.00      0.00       0.68 r                   
  UNQ_buff_outport_650/I (BUFFD4BWP12T35)                           0.02      1.00      0.00       0.68 r    so             0.81
  UNQ_buff_outport_650/Z (BUFFD4BWP12T35)                           0.01      1.05      0.03       0.72 r    so             0.81
  s_data_out_enc[9] (net)                       1         0.00                1.00      0.00       0.72 r                   
  s_data_out_enc[9] (out)                                           0.01      1.00      0.00       0.72 r                   
  data arrival time                                                                                0.72                     

  clock i_clk (rise edge)                                                               1.60       1.60                     
  clock network delay (ideal)                                                           0.00       1.60                     
  clock uncertainty                                                                    -0.20       1.40                     
  output external delay                                                                -0.37       1.03                     
  data required time                                                                               1.03                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                               1.03                     
  data arrival time                                                                               -0.72                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.31                     


  Startpoint: s_ce_enc (input port clocked by i_clk)
  Endpoint: s_data_out_enc[8]
            (output port clocked by i_clk)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock i_clk (rise edge)                                                               0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  input external delay                                                                  0.50       0.50 r                   
  s_ce_enc (in)                                                     0.00      1.05      0.00       0.50 r                   
  s_ce_enc (net)                                1         0.00                1.00      0.00       0.50 r                   
  UNQ_buff_inport_3/I (BUFFD4BWP12T35)                              0.00      1.00      0.00       0.50 r    so             0.81
  UNQ_buff_inport_3/Z (BUFFD4BWP12T35)                              0.04      1.05      0.04       0.54 r    so             0.81
  UNQ_buff_inport_3 (net)                       2         0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (j2k_t1enc_mux)                                     1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (net)                           0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/place12/I (CKBD8BWP12T35)                           0.04      1.00      0.00       0.54 r                   0.81
  j2k_t1enc_mux/place12/Z (CKBD8BWP12T35)                           0.05      1.05      0.07       0.62 r                   0.81
  j2k_t1enc_mux/n71 (net)                      34         0.06                1.00      0.00       0.62 r                   
  j2k_t1enc_mux/U80/A1 (AN2D1BWP12T35)                              0.05      1.00      0.00       0.62 r                   0.81
  j2k_t1enc_mux/U80/Z (AN2D1BWP12T35)                               0.02      1.05      0.07       0.68 r                   0.81
  j2k_t1enc_mux/s_data_out[8] (net)             1         0.00                1.00      0.00       0.68 r                   
  j2k_t1enc_mux/s_data_out[8] (j2k_t1enc_mux)                                 1.00      0.00       0.68 r                   
  UNQ_buff_outport_651 (net)                              0.00                1.00      0.00       0.68 r                   
  UNQ_buff_outport_651/I (BUFFD4BWP12T35)                           0.02      1.00      0.00       0.68 r    so             0.81
  UNQ_buff_outport_651/Z (BUFFD4BWP12T35)                           0.01      1.05      0.03       0.72 r    so             0.81
  s_data_out_enc[8] (net)                       1         0.00                1.00      0.00       0.72 r                   
  s_data_out_enc[8] (out)                                           0.01      1.00      0.00       0.72 r                   
  data arrival time                                                                                0.72                     

  clock i_clk (rise edge)                                                               1.60       1.60                     
  clock network delay (ideal)                                                           0.00       1.60                     
  clock uncertainty                                                                    -0.20       1.40                     
  output external delay                                                                -0.37       1.03                     
  data required time                                                                               1.03                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                               1.03                     
  data arrival time                                                                               -0.72                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.31                     


  Startpoint: s_ce_enc (input port clocked by i_clk)
  Endpoint: s_data_out_enc[30]
            (output port clocked by i_clk)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock i_clk (rise edge)                                                               0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  input external delay                                                                  0.50       0.50 r                   
  s_ce_enc (in)                                                     0.00      1.05      0.00       0.50 r                   
  s_ce_enc (net)                                1         0.00                1.00      0.00       0.50 r                   
  UNQ_buff_inport_3/I (BUFFD4BWP12T35)                              0.00      1.00      0.00       0.50 r    so             0.81
  UNQ_buff_inport_3/Z (BUFFD4BWP12T35)                              0.04      1.05      0.04       0.54 r    so             0.81
  UNQ_buff_inport_3 (net)                       2         0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (j2k_t1enc_mux)                                     1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (net)                           0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/place12/I (CKBD8BWP12T35)                           0.04      1.00      0.00       0.54 r                   0.81
  j2k_t1enc_mux/place12/Z (CKBD8BWP12T35)                           0.05      1.05      0.07       0.62 r                   0.81
  j2k_t1enc_mux/n71 (net)                      34         0.06                1.00      0.00       0.62 r                   
  j2k_t1enc_mux/U100/A1 (AN2D1BWP12T35)                             0.05      1.00      0.00       0.62 r                   0.81
  j2k_t1enc_mux/U100/Z (AN2D1BWP12T35)                              0.02      1.05      0.07       0.68 r                   0.81
  j2k_t1enc_mux/s_data_out[30] (net)            1         0.00                1.00      0.00       0.68 r                   
  j2k_t1enc_mux/s_data_out[30] (j2k_t1enc_mux)                                1.00      0.00       0.68 r                   
  UNQ_buff_outport_677 (net)                              0.00                1.00      0.00       0.68 r                   
  UNQ_buff_outport_677/I (BUFFD4BWP12T35)                           0.02      1.00      0.00       0.68 r    so             0.81
  UNQ_buff_outport_677/Z (BUFFD4BWP12T35)                           0.01      1.05      0.03       0.72 r    so             0.81
  s_data_out_enc[30] (net)                      1         0.00                1.00      0.00       0.72 r                   
  s_data_out_enc[30] (out)                                          0.01      1.00      0.00       0.72 r                   
  data arrival time                                                                                0.72                     

  clock i_clk (rise edge)                                                               1.60       1.60                     
  clock network delay (ideal)                                                           0.00       1.60                     
  clock uncertainty                                                                    -0.20       1.40                     
  output external delay                                                                -0.37       1.03                     
  data required time                                                                               1.03                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                               1.03                     
  data arrival time                                                                               -0.72                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.31                     


  Startpoint: s_ce_enc (input port clocked by i_clk)
  Endpoint: s_data_out_enc[31]
            (output port clocked by i_clk)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock i_clk (rise edge)                                                               0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  input external delay                                                                  0.50       0.50 r                   
  s_ce_enc (in)                                                     0.00      1.05      0.00       0.50 r                   
  s_ce_enc (net)                                1         0.00                1.00      0.00       0.50 r                   
  UNQ_buff_inport_3/I (BUFFD4BWP12T35)                              0.00      1.00      0.00       0.50 r    so             0.81
  UNQ_buff_inport_3/Z (BUFFD4BWP12T35)                              0.04      1.05      0.04       0.54 r    so             0.81
  UNQ_buff_inport_3 (net)                       2         0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (j2k_t1enc_mux)                                     1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (net)                           0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/place12/I (CKBD8BWP12T35)                           0.04      1.00      0.00       0.54 r                   0.81
  j2k_t1enc_mux/place12/Z (CKBD8BWP12T35)                           0.05      1.05      0.07       0.62 r                   0.81
  j2k_t1enc_mux/n71 (net)                      34         0.06                1.00      0.00       0.62 r                   
  j2k_t1enc_mux/U112/A1 (AN2D1BWP12T35)                             0.05      1.00      0.00       0.62 r                   0.81
  j2k_t1enc_mux/U112/Z (AN2D1BWP12T35)                              0.02      1.05      0.07       0.68 r                   0.81
  j2k_t1enc_mux/s_data_out[31] (net)            1         0.00                1.00      0.00       0.68 r                   
  j2k_t1enc_mux/s_data_out[31] (j2k_t1enc_mux)                                1.00      0.00       0.68 r                   
  UNQ_buff_outport_676 (net)                              0.00                1.00      0.00       0.68 r                   
  UNQ_buff_outport_676/I (BUFFD4BWP12T35)                           0.02      1.00      0.00       0.68 r    so             0.81
  UNQ_buff_outport_676/Z (BUFFD4BWP12T35)                           0.01      1.05      0.03       0.72 r    so             0.81
  s_data_out_enc[31] (net)                      1         0.00                1.00      0.00       0.72 r                   
  s_data_out_enc[31] (out)                                          0.01      1.00      0.00       0.72 r                   
  data arrival time                                                                                0.72                     

  clock i_clk (rise edge)                                                               1.60       1.60                     
  clock network delay (ideal)                                                           0.00       1.60                     
  clock uncertainty                                                                    -0.20       1.40                     
  output external delay                                                                -0.37       1.03                     
  data required time                                                                               1.03                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                               1.03                     
  data arrival time                                                                               -0.72                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.31                     


  Startpoint: s_ce_enc (input port clocked by i_clk)
  Endpoint: s_data_out_enc[5]
            (output port clocked by i_clk)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock i_clk (rise edge)                                                               0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  input external delay                                                                  0.50       0.50 r                   
  s_ce_enc (in)                                                     0.00      1.05      0.00       0.50 r                   
  s_ce_enc (net)                                1         0.00                1.00      0.00       0.50 r                   
  UNQ_buff_inport_3/I (BUFFD4BWP12T35)                              0.00      1.00      0.00       0.50 r    so             0.81
  UNQ_buff_inport_3/Z (BUFFD4BWP12T35)                              0.04      1.05      0.04       0.54 r    so             0.81
  UNQ_buff_inport_3 (net)                       2         0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (j2k_t1enc_mux)                                     1.00      0.00       0.54 r                   
  j2k_t1enc_mux/s_ce_core (net)                           0.02                1.00      0.00       0.54 r                   
  j2k_t1enc_mux/place12/I (CKBD8BWP12T35)                           0.04      1.00      0.00       0.54 r                   0.81
  j2k_t1enc_mux/place12/Z (CKBD8BWP12T35)                           0.05      1.05      0.07       0.62 r                   0.81
  j2k_t1enc_mux/n71 (net)                      34         0.06                1.00      0.00       0.62 r                   
  j2k_t1enc_mux/U81/A1 (AN2D1BWP12T35)                              0.05      1.00      0.00       0.62 r                   0.81
  j2k_t1enc_mux/U81/Z (AN2D1BWP12T35)                               0.02      1.05      0.07       0.68 r                   0.81
  j2k_t1enc_mux/s_data_out[5] (net)             1         0.00                1.00      0.00       0.68 r                   
  j2k_t1enc_mux/s_data_out[5] (j2k_t1enc_mux)                                 1.00      0.00       0.68 r                   
  UNQ_buff_outport_654 (net)                              0.00                1.00      0.00       0.68 r                   
  UNQ_buff_outport_654/I (BUFFD4BWP12T35)                           0.02      1.00      0.00       0.68 r    so             0.81
  UNQ_buff_outport_654/Z (BUFFD4BWP12T35)                           0.01      1.05      0.03       0.71 r    so             0.81
  s_data_out_enc[5] (net)                       1         0.00                1.00      0.00       0.71 r                   
  s_data_out_enc[5] (out)                                           0.01      1.00      0.00       0.71 r                   
  data arrival time                                                                                0.71                     

  clock i_clk (rise edge)                                                               1.60       1.60                     
  clock network delay (ideal)                                                           0.00       1.60                     
  clock uncertainty                                                                    -0.20       1.40                     
  output external delay                                                                -0.37       1.03                     
  data required time                                                                               1.03                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                               1.03                     
  data arrival time                                                                               -0.71                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.32                     


  Startpoint: vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_
              (rising edge-triggered flip-flop clocked by MEM_TCLK)
  Endpoint: vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_21/RC_CGIC_INST
            (gating element for clock MEM_TCLK)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: MEM_TCLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock MEM_TCLK (rise edge)                                                            0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_/CP (SDFCNQD0BWP12T35)
                                                                    0.00      1.00      0.00       0.00 r    so i           0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_/Q (SDFCNQD0BWP12T35)
                                                                    0.13      1.05      0.17       0.17 r    so             0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr[0] (net)
                                               13         0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr[0] (j2k_t1_grp4_met)
                                                                              1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/m_instr[0] (net)             0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/m_instr[0] (j2k_t1_grp4_ctrl)
                                                                              1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/m_instr[0] (net)
                                                          0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2336/A1 (INR4D1BWP12T35)
                                                                    0.13      1.00      0.00       0.17 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2336/ZN (INR4D1BWP12T35)
                                                                    0.07      1.05      0.16       0.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/n_65 (net)
                                                3         0.00                1.00      0.00       0.32 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2332/A1 (INR2D1BWP12T35)
                                                                    0.07      1.00      0.00       0.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2332/ZN (INR2D1BWP12T35)
                                                                    0.07      1.05      0.10       0.42 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/n_69 (net)
                                                1         0.00                1.00      0.00       0.42 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2330/A1 (AN2D16BWP12T35)
                                                                    0.07      1.00      0.00       0.42 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2330/Z (AN2D16BWP12T35)
                                                                    0.03      1.05      0.10       0.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/tbox_rst (net)
                                                1         0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/tbox_rst (j2k_t1_grp4_ctrl)
                                                                              1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/tbox_rst (net)               0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/tbox_rst (j2k_t1_grp4_bist)
                                                                              1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/tbox_rst (net)
                                                          0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place84/I (BUFFD2BWP12T35)
                                                                    0.03      1.00      0.00       0.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place84/Z (BUFFD2BWP12T35)
                                                                    0.20      1.05      0.15       0.67 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n266 (net)
                                                3         0.07                1.00      0.00       0.67 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place23/I (BUFFD6BWP12T35)
                                                                    0.20      1.00      0.00       0.67 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place23/Z (BUFFD6BWP12T35)
                                                                    0.06      1.05      0.15       0.82 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n265 (net)
                                                2         0.06                1.00      0.00       0.82 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/g26283/A1 (OR3D2BWP12T35)
                                                                    0.06      1.00      0.00       0.82 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/g26283/Z (OR3D2BWP12T35)
                                                                    0.11      1.05      0.12       0.94 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n_2538 (net)
                                                1         0.04                1.00      0.00       0.94 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place79/I (BUFFXD0BWP12T35)
                                                                    0.11      1.00      0.00       0.94 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place79/Z (BUFFXD0BWP12T35)
                                                                    0.14      1.05      0.16       1.10 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n237 (net)
                                                1         0.01                1.00      0.00       1.10 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place83/I (BUFFD2BWP12T35)
                                                                    0.14      1.00      0.00       1.10 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place83/Z (BUFFD2BWP12T35)
                                                                    0.21      1.05      0.21       1.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n258 (net)
                                                2         0.07                1.00      0.00       1.32 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place81/I (BUFFD1BWP12T35)
                                                                    0.21      1.00      0.00       1.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place81/Z (BUFFD1BWP12T35)
                                                                    0.10      1.05      0.17       1.48 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n239 (net)
                                                2         0.02                1.00      0.00       1.48 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place56/I (BUFFD1BWP12T35)
                                                                    0.10      1.00      0.00       1.48 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place56/Z (BUFFD1BWP12T35)
                                                                    0.39      1.05      0.29       1.77 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n253 (net)
                                                1         0.07                1.00      0.00       1.77 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_21/enable (j2k_t1_wbuf_wrap_core_RC_CG_MOD_6_2_21)
                                                                              1.00      0.00       1.77 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_21/enable (net)
                                                          0.07                1.00      0.00       1.77 r    d              
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_21/RC_CGIC_INST/E (CKLNQD16BWP12T35)
                                                                    0.39      1.00      0.00       1.77 r    d              0.81
  data arrival time                                                                                1.77                     

  clock MEM_TCLK (rise edge)                                                           40.00      40.00                     
  clock network delay (ideal)                                                           0.00      40.00                     
  clock uncertainty                                                                    -0.20      39.80                     
  estimated clock gating skew                                                          -0.11      39.69                     
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_21/RC_CGIC_INST/CP (CKLNQD16BWP12T35)
                                                                                        0.00      39.69 r                   
  clock gating setup time                                                              -0.23      39.46                     
  data required time                                                                              39.46                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                              39.46                     
  data arrival time                                                                               -1.77                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     37.69                     


  Startpoint: vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_
              (rising edge-triggered flip-flop clocked by MEM_TCLK)
  Endpoint: vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_22/RC_CGIC_INST
            (gating element for clock MEM_TCLK)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: MEM_TCLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock MEM_TCLK (rise edge)                                                            0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_/CP (SDFCNQD0BWP12T35)
                                                                    0.00      1.00      0.00       0.00 r    so i           0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_/Q (SDFCNQD0BWP12T35)
                                                                    0.13      1.05      0.17       0.17 r    so             0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr[0] (net)
                                               13         0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr[0] (j2k_t1_grp4_met)
                                                                              1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/m_instr[0] (net)             0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/m_instr[0] (j2k_t1_grp4_ctrl)
                                                                              1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/m_instr[0] (net)
                                                          0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2336/A1 (INR4D1BWP12T35)
                                                                    0.13      1.00      0.00       0.17 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2336/ZN (INR4D1BWP12T35)
                                                                    0.07      1.05      0.16       0.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/n_65 (net)
                                                3         0.00                1.00      0.00       0.32 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2332/A1 (INR2D1BWP12T35)
                                                                    0.07      1.00      0.00       0.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2332/ZN (INR2D1BWP12T35)
                                                                    0.07      1.05      0.10       0.42 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/n_69 (net)
                                                1         0.00                1.00      0.00       0.42 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2330/A1 (AN2D16BWP12T35)
                                                                    0.07      1.00      0.00       0.42 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2330/Z (AN2D16BWP12T35)
                                                                    0.03      1.05      0.10       0.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/tbox_rst (net)
                                                1         0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/tbox_rst (j2k_t1_grp4_ctrl)
                                                                              1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/tbox_rst (net)               0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/tbox_rst (j2k_t1_grp4_bist)
                                                                              1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/tbox_rst (net)
                                                          0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place84/I (BUFFD2BWP12T35)
                                                                    0.03      1.00      0.00       0.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place84/Z (BUFFD2BWP12T35)
                                                                    0.20      1.05      0.15       0.67 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n266 (net)
                                                3         0.07                1.00      0.00       0.67 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place23/I (BUFFD6BWP12T35)
                                                                    0.20      1.00      0.00       0.67 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place23/Z (BUFFD6BWP12T35)
                                                                    0.06      1.05      0.15       0.82 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n265 (net)
                                                2         0.06                1.00      0.00       0.82 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/g26283/A1 (OR3D2BWP12T35)
                                                                    0.06      1.00      0.00       0.82 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/g26283/Z (OR3D2BWP12T35)
                                                                    0.11      1.05      0.12       0.94 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n_2538 (net)
                                                1         0.04                1.00      0.00       0.94 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place79/I (BUFFXD0BWP12T35)
                                                                    0.11      1.00      0.00       0.94 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place79/Z (BUFFXD0BWP12T35)
                                                                    0.14      1.05      0.16       1.10 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n237 (net)
                                                1         0.01                1.00      0.00       1.10 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place83/I (BUFFD2BWP12T35)
                                                                    0.14      1.00      0.00       1.10 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place83/Z (BUFFD2BWP12T35)
                                                                    0.21      1.05      0.21       1.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n258 (net)
                                                2         0.07                1.00      0.00       1.32 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place81/I (BUFFD1BWP12T35)
                                                                    0.21      1.00      0.00       1.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place81/Z (BUFFD1BWP12T35)
                                                                    0.10      1.05      0.17       1.48 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n239 (net)
                                                2         0.02                1.00      0.00       1.48 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place64/I (BUFFD1BWP12T35)
                                                                    0.10      1.00      0.00       1.48 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place64/Z (BUFFD1BWP12T35)
                                                                    0.19      1.05      0.17       1.66 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n254 (net)
                                                2         0.03                1.00      0.00       1.66 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_22/enable (j2k_t1_wbuf_wrap_core_RC_CG_MOD_6_2_22)
                                                                              1.00      0.00       1.66 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_22/enable (net)
                                                          0.03                1.00      0.00       1.66 r    d              
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_22/RC_CGIC_INST/E (CKLNQD16BWP12T35)
                                                                    0.19      1.00      0.00       1.66 r    d              0.81
  data arrival time                                                                                1.66                     

  clock MEM_TCLK (rise edge)                                                           40.00      40.00                     
  clock network delay (ideal)                                                           0.00      40.00                     
  clock uncertainty                                                                    -0.20      39.80                     
  estimated clock gating skew                                                          -0.09      39.71                     
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_22/RC_CGIC_INST/CP (CKLNQD16BWP12T35)
                                                                                        0.00      39.71 r                   
  clock gating setup time                                                              -0.15      39.56                     
  data required time                                                                              39.56                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                              39.56                     
  data arrival time                                                                               -1.66                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     37.91                     


  Startpoint: vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_
              (rising edge-triggered flip-flop clocked by MEM_TCLK)
  Endpoint: vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_14/RC_CGIC_INST
            (gating element for clock MEM_TCLK)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: MEM_TCLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock MEM_TCLK (rise edge)                                                            0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_/CP (SDFCNQD0BWP12T35)
                                                                    0.00      1.00      0.00       0.00 r    so i           0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_/Q (SDFCNQD0BWP12T35)
                                                                    0.13      1.05      0.17       0.17 r    so             0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr[0] (net)
                                               13         0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr[0] (j2k_t1_grp4_met)
                                                                              1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/m_instr[0] (net)             0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/m_instr[0] (j2k_t1_grp4_ctrl)
                                                                              1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/m_instr[0] (net)
                                                          0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2336/A1 (INR4D1BWP12T35)
                                                                    0.13      1.00      0.00       0.17 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2336/ZN (INR4D1BWP12T35)
                                                                    0.07      1.05      0.16       0.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/n_65 (net)
                                                3         0.00                1.00      0.00       0.32 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2332/A1 (INR2D1BWP12T35)
                                                                    0.07      1.00      0.00       0.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2332/ZN (INR2D1BWP12T35)
                                                                    0.07      1.05      0.10       0.42 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/n_69 (net)
                                                1         0.00                1.00      0.00       0.42 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2330/A1 (AN2D16BWP12T35)
                                                                    0.07      1.00      0.00       0.42 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2330/Z (AN2D16BWP12T35)
                                                                    0.03      1.05      0.10       0.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/tbox_rst (net)
                                                1         0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/tbox_rst (j2k_t1_grp4_ctrl)
                                                                              1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/tbox_rst (net)               0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/tbox_rst (j2k_t1_grp4_bist)
                                                                              1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/tbox_rst (net)
                                                          0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place84/I (BUFFD2BWP12T35)
                                                                    0.03      1.00      0.00       0.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place84/Z (BUFFD2BWP12T35)
                                                                    0.20      1.05      0.15       0.67 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n266 (net)
                                                3         0.07                1.00      0.00       0.67 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place23/I (BUFFD6BWP12T35)
                                                                    0.20      1.00      0.00       0.67 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place23/Z (BUFFD6BWP12T35)
                                                                    0.06      1.05      0.15       0.82 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n265 (net)
                                                2         0.06                1.00      0.00       0.82 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/g26283/A1 (OR3D2BWP12T35)
                                                                    0.06      1.00      0.00       0.82 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/g26283/Z (OR3D2BWP12T35)
                                                                    0.11      1.05      0.12       0.94 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n_2538 (net)
                                                1         0.04                1.00      0.00       0.94 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place79/I (BUFFXD0BWP12T35)
                                                                    0.11      1.00      0.00       0.94 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place79/Z (BUFFXD0BWP12T35)
                                                                    0.14      1.05      0.16       1.10 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n237 (net)
                                                1         0.01                1.00      0.00       1.10 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place83/I (BUFFD2BWP12T35)
                                                                    0.14      1.00      0.00       1.10 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place83/Z (BUFFD2BWP12T35)
                                                                    0.21      1.05      0.21       1.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n258 (net)
                                                2         0.07                1.00      0.00       1.32 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place81/I (BUFFD1BWP12T35)
                                                                    0.21      1.00      0.00       1.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place81/Z (BUFFD1BWP12T35)
                                                                    0.10      1.05      0.17       1.48 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n239 (net)
                                                2         0.02                1.00      0.00       1.48 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place64/I (BUFFD1BWP12T35)
                                                                    0.10      1.00      0.00       1.48 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place64/Z (BUFFD1BWP12T35)
                                                                    0.19      1.05      0.17       1.66 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n254 (net)
                                                2         0.03                1.00      0.00       1.66 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_14/enable (j2k_t1_wbuf_wrap_core_RC_CG_MOD_6_2_14)
                                                                              1.00      0.00       1.66 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_14/enable (net)
                                                          0.03                1.00      0.00       1.66 r    d              
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_14/RC_CGIC_INST/E (CKLNQOPTMAD16BWP12T35)
                                                                    0.19      1.00      0.00       1.66 r    d              0.81
  data arrival time                                                                                1.66                     

  clock MEM_TCLK (rise edge)                                                           40.00      40.00                     
  clock network delay (ideal)                                                           0.00      40.00                     
  clock uncertainty                                                                    -0.20      39.80                     
  estimated clock gating skew                                                          -0.12      39.68                     
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_14/RC_CGIC_INST/CP (CKLNQOPTMAD16BWP12T35)
                                                                                        0.00      39.68 r                   
  clock gating setup time                                                              -0.10      39.58                     
  data required time                                                                              39.58                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                              39.58                     
  data arrival time                                                                               -1.66                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     37.92                     


  Startpoint: vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_
              (rising edge-triggered flip-flop clocked by MEM_TCLK)
  Endpoint: vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_16/RC_CGIC_INST
            (gating element for clock MEM_TCLK)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: MEM_TCLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock MEM_TCLK (rise edge)                                                            0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_/CP (SDFCNQD0BWP12T35)
                                                                    0.00      1.00      0.00       0.00 r    so i           0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_/Q (SDFCNQD0BWP12T35)
                                                                    0.13      1.05      0.17       0.17 r    so             0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr[0] (net)
                                               13         0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr[0] (j2k_t1_grp4_met)
                                                                              1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/m_instr[0] (net)             0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/m_instr[0] (j2k_t1_grp4_ctrl)
                                                                              1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/m_instr[0] (net)
                                                          0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2336/A1 (INR4D1BWP12T35)
                                                                    0.13      1.00      0.00       0.17 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2336/ZN (INR4D1BWP12T35)
                                                                    0.07      1.05      0.16       0.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/n_65 (net)
                                                3         0.00                1.00      0.00       0.32 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2332/A1 (INR2D1BWP12T35)
                                                                    0.07      1.00      0.00       0.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2332/ZN (INR2D1BWP12T35)
                                                                    0.07      1.05      0.10       0.42 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/n_69 (net)
                                                1         0.00                1.00      0.00       0.42 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2330/A1 (AN2D16BWP12T35)
                                                                    0.07      1.00      0.00       0.42 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2330/Z (AN2D16BWP12T35)
                                                                    0.03      1.05      0.10       0.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/tbox_rst (net)
                                                1         0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/tbox_rst (j2k_t1_grp4_ctrl)
                                                                              1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/tbox_rst (net)               0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/tbox_rst (j2k_t1_grp4_bist)
                                                                              1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/tbox_rst (net)
                                                          0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place84/I (BUFFD2BWP12T35)
                                                                    0.03      1.00      0.00       0.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place84/Z (BUFFD2BWP12T35)
                                                                    0.20      1.05      0.15       0.67 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n266 (net)
                                                3         0.07                1.00      0.00       0.67 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place23/I (BUFFD6BWP12T35)
                                                                    0.20      1.00      0.00       0.67 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place23/Z (BUFFD6BWP12T35)
                                                                    0.06      1.05      0.15       0.82 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n265 (net)
                                                2         0.06                1.00      0.00       0.82 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/g26283/A1 (OR3D2BWP12T35)
                                                                    0.06      1.00      0.00       0.82 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/g26283/Z (OR3D2BWP12T35)
                                                                    0.11      1.05      0.12       0.94 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n_2538 (net)
                                                1         0.04                1.00      0.00       0.94 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place79/I (BUFFXD0BWP12T35)
                                                                    0.11      1.00      0.00       0.94 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place79/Z (BUFFXD0BWP12T35)
                                                                    0.14      1.05      0.16       1.10 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n237 (net)
                                                1         0.01                1.00      0.00       1.10 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place83/I (BUFFD2BWP12T35)
                                                                    0.14      1.00      0.00       1.10 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place83/Z (BUFFD2BWP12T35)
                                                                    0.21      1.05      0.21       1.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n258 (net)
                                                2         0.07                1.00      0.00       1.32 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place82/I (BUFFD2BWP12T35)
                                                                    0.21      1.00      0.00       1.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place82/Z (BUFFD2BWP12T35)
                                                                    0.04      1.05      0.14       1.46 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n257 (net)
                                                2         0.01                1.00      0.00       1.46 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place80/I (BUFFD2BWP12T35)
                                                                    0.04      1.00      0.00       1.46 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place80/Z (BUFFD2BWP12T35)
                                                                    0.02      1.05      0.06       1.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n256 (net)
                                                3         0.01                1.00      0.00       1.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place69/I (BUFFD2BWP12T35)
                                                                    0.02      1.00      0.00       1.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place69/Z (BUFFD2BWP12T35)
                                                                    0.13      1.05      0.11       1.63 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n255 (net)
                                               14         0.04                1.00      0.00       1.63 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_16/enable (j2k_t1_wbuf_wrap_core_RC_CG_MOD_6_2_16)
                                                                              1.00      0.00       1.63 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_16/enable (net)
                                                          0.04                1.00      0.00       1.63 r    d              
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_16/RC_CGIC_INST/E (CKLNQD16BWP12T35)
                                                                    0.13      1.00      0.00       1.63 r    d              0.81
  data arrival time                                                                                1.63                     

  clock MEM_TCLK (rise edge)                                                           40.00      40.00                     
  clock network delay (ideal)                                                           0.00      40.00                     
  clock uncertainty                                                                    -0.20      39.80                     
  estimated clock gating skew                                                          -0.11      39.69                     
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_16/RC_CGIC_INST/CP (CKLNQD16BWP12T35)
                                                                                        0.00      39.69 r                   
  clock gating setup time                                                              -0.12      39.57                     
  data required time                                                                              39.57                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                              39.57                     
  data arrival time                                                                               -1.63                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     37.94                     


  Startpoint: vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_
              (rising edge-triggered flip-flop clocked by MEM_TCLK)
  Endpoint: vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_5/RC_CGIC_INST
            (gating element for clock MEM_TCLK)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: MEM_TCLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock MEM_TCLK (rise edge)                                                            0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_/CP (SDFCNQD0BWP12T35)
                                                                    0.00      1.00      0.00       0.00 r    so i           0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_/Q (SDFCNQD0BWP12T35)
                                                                    0.13      1.05      0.17       0.17 r    so             0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr[0] (net)
                                               13         0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr[0] (j2k_t1_grp4_met)
                                                                              1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/m_instr[0] (net)             0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/m_instr[0] (j2k_t1_grp4_ctrl)
                                                                              1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/m_instr[0] (net)
                                                          0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2336/A1 (INR4D1BWP12T35)
                                                                    0.13      1.00      0.00       0.17 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2336/ZN (INR4D1BWP12T35)
                                                                    0.07      1.05      0.16       0.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/n_65 (net)
                                                3         0.00                1.00      0.00       0.32 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2332/A1 (INR2D1BWP12T35)
                                                                    0.07      1.00      0.00       0.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2332/ZN (INR2D1BWP12T35)
                                                                    0.07      1.05      0.10       0.42 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/n_69 (net)
                                                1         0.00                1.00      0.00       0.42 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2330/A1 (AN2D16BWP12T35)
                                                                    0.07      1.00      0.00       0.42 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2330/Z (AN2D16BWP12T35)
                                                                    0.03      1.05      0.10       0.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/tbox_rst (net)
                                                1         0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/tbox_rst (j2k_t1_grp4_ctrl)
                                                                              1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/tbox_rst (net)               0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/tbox_rst (j2k_t1_grp4_bist)
                                                                              1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/tbox_rst (net)
                                                          0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place84/I (BUFFD2BWP12T35)
                                                                    0.03      1.00      0.00       0.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place84/Z (BUFFD2BWP12T35)
                                                                    0.20      1.05      0.15       0.67 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n266 (net)
                                                3         0.07                1.00      0.00       0.67 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place23/I (BUFFD6BWP12T35)
                                                                    0.20      1.00      0.00       0.67 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place23/Z (BUFFD6BWP12T35)
                                                                    0.06      1.05      0.15       0.82 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n265 (net)
                                                2         0.06                1.00      0.00       0.82 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/g26283/A1 (OR3D2BWP12T35)
                                                                    0.06      1.00      0.00       0.82 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/g26283/Z (OR3D2BWP12T35)
                                                                    0.11      1.05      0.12       0.94 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n_2538 (net)
                                                1         0.04                1.00      0.00       0.94 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place79/I (BUFFXD0BWP12T35)
                                                                    0.11      1.00      0.00       0.94 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place79/Z (BUFFXD0BWP12T35)
                                                                    0.14      1.05      0.16       1.10 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n237 (net)
                                                1         0.01                1.00      0.00       1.10 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place83/I (BUFFD2BWP12T35)
                                                                    0.14      1.00      0.00       1.10 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place83/Z (BUFFD2BWP12T35)
                                                                    0.21      1.05      0.21       1.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n258 (net)
                                                2         0.07                1.00      0.00       1.32 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place82/I (BUFFD2BWP12T35)
                                                                    0.21      1.00      0.00       1.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place82/Z (BUFFD2BWP12T35)
                                                                    0.04      1.05      0.14       1.46 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n257 (net)
                                                2         0.01                1.00      0.00       1.46 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place80/I (BUFFD2BWP12T35)
                                                                    0.04      1.00      0.00       1.46 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place80/Z (BUFFD2BWP12T35)
                                                                    0.02      1.05      0.06       1.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n256 (net)
                                                3         0.01                1.00      0.00       1.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place69/I (BUFFD2BWP12T35)
                                                                    0.02      1.00      0.00       1.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place69/Z (BUFFD2BWP12T35)
                                                                    0.13      1.05      0.11       1.63 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n255 (net)
                                               14         0.04                1.00      0.00       1.63 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_5/enable (j2k_t1_wbuf_wrap_core_RC_CG_MOD_6_2_5)
                                                                              1.00      0.00       1.63 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_5/enable (net)
                                                          0.04                1.00      0.00       1.63 r    d              
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_5/RC_CGIC_INST/E (CKLNQD16BWP12T35)
                                                                    0.13      1.00      0.00       1.63 r    d              0.81
  data arrival time                                                                                1.63                     

  clock MEM_TCLK (rise edge)                                                           40.00      40.00                     
  clock network delay (ideal)                                                           0.00      40.00                     
  clock uncertainty                                                                    -0.20      39.80                     
  estimated clock gating skew                                                          -0.11      39.69                     
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_5/RC_CGIC_INST/CP (CKLNQD16BWP12T35)
                                                                                        0.00      39.69 r                   
  clock gating setup time                                                              -0.12      39.57                     
  data required time                                                                              39.57                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                              39.57                     
  data arrival time                                                                               -1.63                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     37.94                     


  Startpoint: vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_
              (rising edge-triggered flip-flop clocked by MEM_TCLK)
  Endpoint: vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_13/RC_CGIC_INST
            (gating element for clock MEM_TCLK)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: MEM_TCLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock MEM_TCLK (rise edge)                                                            0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_/CP (SDFCNQD0BWP12T35)
                                                                    0.00      1.00      0.00       0.00 r    so i           0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_/Q (SDFCNQD0BWP12T35)
                                                                    0.13      1.05      0.17       0.17 r    so             0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr[0] (net)
                                               13         0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr[0] (j2k_t1_grp4_met)
                                                                              1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/m_instr[0] (net)             0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/m_instr[0] (j2k_t1_grp4_ctrl)
                                                                              1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/m_instr[0] (net)
                                                          0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2336/A1 (INR4D1BWP12T35)
                                                                    0.13      1.00      0.00       0.17 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2336/ZN (INR4D1BWP12T35)
                                                                    0.07      1.05      0.16       0.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/n_65 (net)
                                                3         0.00                1.00      0.00       0.32 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2332/A1 (INR2D1BWP12T35)
                                                                    0.07      1.00      0.00       0.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2332/ZN (INR2D1BWP12T35)
                                                                    0.07      1.05      0.10       0.42 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/n_69 (net)
                                                1         0.00                1.00      0.00       0.42 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2330/A1 (AN2D16BWP12T35)
                                                                    0.07      1.00      0.00       0.42 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2330/Z (AN2D16BWP12T35)
                                                                    0.03      1.05      0.10       0.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/tbox_rst (net)
                                                1         0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/tbox_rst (j2k_t1_grp4_ctrl)
                                                                              1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/tbox_rst (net)               0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/tbox_rst (j2k_t1_grp4_bist)
                                                                              1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/tbox_rst (net)
                                                          0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place84/I (BUFFD2BWP12T35)
                                                                    0.03      1.00      0.00       0.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place84/Z (BUFFD2BWP12T35)
                                                                    0.20      1.05      0.15       0.67 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n266 (net)
                                                3         0.07                1.00      0.00       0.67 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place23/I (BUFFD6BWP12T35)
                                                                    0.20      1.00      0.00       0.67 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place23/Z (BUFFD6BWP12T35)
                                                                    0.06      1.05      0.15       0.82 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n265 (net)
                                                2         0.06                1.00      0.00       0.82 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/g26283/A1 (OR3D2BWP12T35)
                                                                    0.06      1.00      0.00       0.82 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/g26283/Z (OR3D2BWP12T35)
                                                                    0.11      1.05      0.12       0.94 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n_2538 (net)
                                                1         0.04                1.00      0.00       0.94 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place79/I (BUFFXD0BWP12T35)
                                                                    0.11      1.00      0.00       0.94 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place79/Z (BUFFXD0BWP12T35)
                                                                    0.14      1.05      0.16       1.10 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n237 (net)
                                                1         0.01                1.00      0.00       1.10 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place83/I (BUFFD2BWP12T35)
                                                                    0.14      1.00      0.00       1.10 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place83/Z (BUFFD2BWP12T35)
                                                                    0.21      1.05      0.21       1.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n258 (net)
                                                2         0.07                1.00      0.00       1.32 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place82/I (BUFFD2BWP12T35)
                                                                    0.21      1.00      0.00       1.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place82/Z (BUFFD2BWP12T35)
                                                                    0.04      1.05      0.14       1.46 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n257 (net)
                                                2         0.01                1.00      0.00       1.46 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place80/I (BUFFD2BWP12T35)
                                                                    0.04      1.00      0.00       1.46 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place80/Z (BUFFD2BWP12T35)
                                                                    0.02      1.05      0.06       1.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n256 (net)
                                                3         0.01                1.00      0.00       1.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place69/I (BUFFD2BWP12T35)
                                                                    0.02      1.00      0.00       1.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place69/Z (BUFFD2BWP12T35)
                                                                    0.13      1.05      0.11       1.63 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n255 (net)
                                               14         0.04                1.00      0.00       1.63 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_13/enable (j2k_t1_wbuf_wrap_core_RC_CG_MOD_6_2_13)
                                                                              1.00      0.00       1.63 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_13/enable (net)
                                                          0.04                1.00      0.00       1.63 r    d              
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_13/RC_CGIC_INST/E (CKLNQD16BWP12T35)
                                                                    0.13      1.00      0.00       1.63 r    d              0.81
  data arrival time                                                                                1.63                     

  clock MEM_TCLK (rise edge)                                                           40.00      40.00                     
  clock network delay (ideal)                                                           0.00      40.00                     
  clock uncertainty                                                                    -0.20      39.80                     
  estimated clock gating skew                                                          -0.11      39.69                     
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_13/RC_CGIC_INST/CP (CKLNQD16BWP12T35)
                                                                                        0.00      39.69 r                   
  clock gating setup time                                                              -0.12      39.57                     
  data required time                                                                              39.57                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                              39.57                     
  data arrival time                                                                               -1.63                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     37.95                     


  Startpoint: vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_
              (rising edge-triggered flip-flop clocked by MEM_TCLK)
  Endpoint: vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_4/RC_CGIC_INST
            (gating element for clock MEM_TCLK)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: MEM_TCLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock MEM_TCLK (rise edge)                                                            0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_/CP (SDFCNQD0BWP12T35)
                                                                    0.00      1.00      0.00       0.00 r    so i           0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_/Q (SDFCNQD0BWP12T35)
                                                                    0.13      1.05      0.17       0.17 r    so             0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr[0] (net)
                                               13         0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr[0] (j2k_t1_grp4_met)
                                                                              1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/m_instr[0] (net)             0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/m_instr[0] (j2k_t1_grp4_ctrl)
                                                                              1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/m_instr[0] (net)
                                                          0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2336/A1 (INR4D1BWP12T35)
                                                                    0.13      1.00      0.00       0.17 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2336/ZN (INR4D1BWP12T35)
                                                                    0.07      1.05      0.16       0.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/n_65 (net)
                                                3         0.00                1.00      0.00       0.32 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2332/A1 (INR2D1BWP12T35)
                                                                    0.07      1.00      0.00       0.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2332/ZN (INR2D1BWP12T35)
                                                                    0.07      1.05      0.10       0.42 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/n_69 (net)
                                                1         0.00                1.00      0.00       0.42 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2330/A1 (AN2D16BWP12T35)
                                                                    0.07      1.00      0.00       0.42 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2330/Z (AN2D16BWP12T35)
                                                                    0.03      1.05      0.10       0.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/tbox_rst (net)
                                                1         0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/tbox_rst (j2k_t1_grp4_ctrl)
                                                                              1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/tbox_rst (net)               0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/tbox_rst (j2k_t1_grp4_bist)
                                                                              1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/tbox_rst (net)
                                                          0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place84/I (BUFFD2BWP12T35)
                                                                    0.03      1.00      0.00       0.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place84/Z (BUFFD2BWP12T35)
                                                                    0.20      1.05      0.15       0.67 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n266 (net)
                                                3         0.07                1.00      0.00       0.67 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place23/I (BUFFD6BWP12T35)
                                                                    0.20      1.00      0.00       0.67 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place23/Z (BUFFD6BWP12T35)
                                                                    0.06      1.05      0.15       0.82 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n265 (net)
                                                2         0.06                1.00      0.00       0.82 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/g26283/A1 (OR3D2BWP12T35)
                                                                    0.06      1.00      0.00       0.82 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/g26283/Z (OR3D2BWP12T35)
                                                                    0.11      1.05      0.12       0.94 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n_2538 (net)
                                                1         0.04                1.00      0.00       0.94 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place79/I (BUFFXD0BWP12T35)
                                                                    0.11      1.00      0.00       0.94 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place79/Z (BUFFXD0BWP12T35)
                                                                    0.14      1.05      0.16       1.10 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n237 (net)
                                                1         0.01                1.00      0.00       1.10 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place83/I (BUFFD2BWP12T35)
                                                                    0.14      1.00      0.00       1.10 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place83/Z (BUFFD2BWP12T35)
                                                                    0.21      1.05      0.21       1.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n258 (net)
                                                2         0.07                1.00      0.00       1.32 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place82/I (BUFFD2BWP12T35)
                                                                    0.21      1.00      0.00       1.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place82/Z (BUFFD2BWP12T35)
                                                                    0.04      1.05      0.14       1.46 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n257 (net)
                                                2         0.01                1.00      0.00       1.46 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place80/I (BUFFD2BWP12T35)
                                                                    0.04      1.00      0.00       1.46 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place80/Z (BUFFD2BWP12T35)
                                                                    0.02      1.05      0.06       1.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n256 (net)
                                                3         0.01                1.00      0.00       1.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place69/I (BUFFD2BWP12T35)
                                                                    0.02      1.00      0.00       1.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place69/Z (BUFFD2BWP12T35)
                                                                    0.13      1.05      0.11       1.63 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n255 (net)
                                               14         0.04                1.00      0.00       1.63 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_4/enable (j2k_t1_wbuf_wrap_core_RC_CG_MOD_6_2_4)
                                                                              1.00      0.00       1.63 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_4/enable (net)
                                                          0.04                1.00      0.00       1.63 r    d              
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_4/RC_CGIC_INST/E (CKLNQD16BWP12T35)
                                                                    0.13      1.00      0.00       1.63 r    d              0.81
  data arrival time                                                                                1.63                     

  clock MEM_TCLK (rise edge)                                                           40.00      40.00                     
  clock network delay (ideal)                                                           0.00      40.00                     
  clock uncertainty                                                                    -0.20      39.80                     
  estimated clock gating skew                                                          -0.10      39.70                     
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_4/RC_CGIC_INST/CP (CKLNQD16BWP12T35)
                                                                                        0.00      39.70 r                   
  clock gating setup time                                                              -0.12      39.57                     
  data required time                                                                              39.57                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                              39.57                     
  data arrival time                                                                               -1.63                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     37.95                     


  Startpoint: vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_
              (rising edge-triggered flip-flop clocked by MEM_TCLK)
  Endpoint: vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_2/RC_CGIC_INST
            (gating element for clock MEM_TCLK)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: MEM_TCLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock MEM_TCLK (rise edge)                                                            0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_/CP (SDFCNQD0BWP12T35)
                                                                    0.00      1.00      0.00       0.00 r    so i           0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_/Q (SDFCNQD0BWP12T35)
                                                                    0.13      1.05      0.17       0.17 r    so             0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr[0] (net)
                                               13         0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr[0] (j2k_t1_grp4_met)
                                                                              1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/m_instr[0] (net)             0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/m_instr[0] (j2k_t1_grp4_ctrl)
                                                                              1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/m_instr[0] (net)
                                                          0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2336/A1 (INR4D1BWP12T35)
                                                                    0.13      1.00      0.00       0.17 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2336/ZN (INR4D1BWP12T35)
                                                                    0.07      1.05      0.16       0.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/n_65 (net)
                                                3         0.00                1.00      0.00       0.32 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2332/A1 (INR2D1BWP12T35)
                                                                    0.07      1.00      0.00       0.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2332/ZN (INR2D1BWP12T35)
                                                                    0.07      1.05      0.10       0.42 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/n_69 (net)
                                                1         0.00                1.00      0.00       0.42 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2330/A1 (AN2D16BWP12T35)
                                                                    0.07      1.00      0.00       0.42 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2330/Z (AN2D16BWP12T35)
                                                                    0.03      1.05      0.10       0.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/tbox_rst (net)
                                                1         0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/tbox_rst (j2k_t1_grp4_ctrl)
                                                                              1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/tbox_rst (net)               0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/tbox_rst (j2k_t1_grp4_bist)
                                                                              1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/tbox_rst (net)
                                                          0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place84/I (BUFFD2BWP12T35)
                                                                    0.03      1.00      0.00       0.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place84/Z (BUFFD2BWP12T35)
                                                                    0.20      1.05      0.15       0.67 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n266 (net)
                                                3         0.07                1.00      0.00       0.67 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place23/I (BUFFD6BWP12T35)
                                                                    0.20      1.00      0.00       0.67 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place23/Z (BUFFD6BWP12T35)
                                                                    0.06      1.05      0.15       0.82 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n265 (net)
                                                2         0.06                1.00      0.00       0.82 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/g26283/A1 (OR3D2BWP12T35)
                                                                    0.06      1.00      0.00       0.82 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/g26283/Z (OR3D2BWP12T35)
                                                                    0.11      1.05      0.12       0.94 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n_2538 (net)
                                                1         0.04                1.00      0.00       0.94 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place79/I (BUFFXD0BWP12T35)
                                                                    0.11      1.00      0.00       0.94 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place79/Z (BUFFXD0BWP12T35)
                                                                    0.14      1.05      0.16       1.10 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n237 (net)
                                                1         0.01                1.00      0.00       1.10 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place83/I (BUFFD2BWP12T35)
                                                                    0.14      1.00      0.00       1.10 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place83/Z (BUFFD2BWP12T35)
                                                                    0.21      1.05      0.21       1.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n258 (net)
                                                2         0.07                1.00      0.00       1.32 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place82/I (BUFFD2BWP12T35)
                                                                    0.21      1.00      0.00       1.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place82/Z (BUFFD2BWP12T35)
                                                                    0.04      1.05      0.14       1.46 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n257 (net)
                                                2         0.01                1.00      0.00       1.46 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place80/I (BUFFD2BWP12T35)
                                                                    0.04      1.00      0.00       1.46 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place80/Z (BUFFD2BWP12T35)
                                                                    0.02      1.05      0.06       1.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n256 (net)
                                                3         0.01                1.00      0.00       1.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place69/I (BUFFD2BWP12T35)
                                                                    0.02      1.00      0.00       1.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place69/Z (BUFFD2BWP12T35)
                                                                    0.13      1.05      0.11       1.63 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n255 (net)
                                               14         0.04                1.00      0.00       1.63 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_2/enable (j2k_t1_wbuf_wrap_core_RC_CG_MOD_6_2_2)
                                                                              1.00      0.00       1.63 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_2/enable (net)
                                                          0.04                1.00      0.00       1.63 r    d              
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_2/RC_CGIC_INST/E (CKLNQD16BWP12T35)
                                                                    0.13      1.00      0.00       1.63 r    d              0.81
  data arrival time                                                                                1.63                     

  clock MEM_TCLK (rise edge)                                                           40.00      40.00                     
  clock network delay (ideal)                                                           0.00      40.00                     
  clock uncertainty                                                                    -0.20      39.80                     
  estimated clock gating skew                                                          -0.10      39.70                     
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_2/RC_CGIC_INST/CP (CKLNQD16BWP12T35)
                                                                                        0.00      39.70 r                   
  clock gating setup time                                                              -0.12      39.58                     
  data required time                                                                              39.58                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                              39.58                     
  data arrival time                                                                               -1.63                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     37.95                     


  Startpoint: vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_
              (rising edge-triggered flip-flop clocked by MEM_TCLK)
  Endpoint: vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_17/RC_CGIC_INST
            (gating element for clock MEM_TCLK)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: MEM_TCLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock MEM_TCLK (rise edge)                                                            0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_/CP (SDFCNQD0BWP12T35)
                                                                    0.00      1.00      0.00       0.00 r    so i           0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_/Q (SDFCNQD0BWP12T35)
                                                                    0.13      1.05      0.17       0.17 r    so             0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr[0] (net)
                                               13         0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr[0] (j2k_t1_grp4_met)
                                                                              1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/m_instr[0] (net)             0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/m_instr[0] (j2k_t1_grp4_ctrl)
                                                                              1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/m_instr[0] (net)
                                                          0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2336/A1 (INR4D1BWP12T35)
                                                                    0.13      1.00      0.00       0.17 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2336/ZN (INR4D1BWP12T35)
                                                                    0.07      1.05      0.16       0.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/n_65 (net)
                                                3         0.00                1.00      0.00       0.32 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2332/A1 (INR2D1BWP12T35)
                                                                    0.07      1.00      0.00       0.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2332/ZN (INR2D1BWP12T35)
                                                                    0.07      1.05      0.10       0.42 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/n_69 (net)
                                                1         0.00                1.00      0.00       0.42 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2330/A1 (AN2D16BWP12T35)
                                                                    0.07      1.00      0.00       0.42 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2330/Z (AN2D16BWP12T35)
                                                                    0.03      1.05      0.10       0.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/tbox_rst (net)
                                                1         0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/tbox_rst (j2k_t1_grp4_ctrl)
                                                                              1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/tbox_rst (net)               0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/tbox_rst (j2k_t1_grp4_bist)
                                                                              1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/tbox_rst (net)
                                                          0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place84/I (BUFFD2BWP12T35)
                                                                    0.03      1.00      0.00       0.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place84/Z (BUFFD2BWP12T35)
                                                                    0.20      1.05      0.15       0.67 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n266 (net)
                                                3         0.07                1.00      0.00       0.67 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place23/I (BUFFD6BWP12T35)
                                                                    0.20      1.00      0.00       0.67 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place23/Z (BUFFD6BWP12T35)
                                                                    0.06      1.05      0.15       0.82 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n265 (net)
                                                2         0.06                1.00      0.00       0.82 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/g26283/A1 (OR3D2BWP12T35)
                                                                    0.06      1.00      0.00       0.82 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/g26283/Z (OR3D2BWP12T35)
                                                                    0.11      1.05      0.12       0.94 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n_2538 (net)
                                                1         0.04                1.00      0.00       0.94 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place79/I (BUFFXD0BWP12T35)
                                                                    0.11      1.00      0.00       0.94 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place79/Z (BUFFXD0BWP12T35)
                                                                    0.14      1.05      0.16       1.10 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n237 (net)
                                                1         0.01                1.00      0.00       1.10 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place83/I (BUFFD2BWP12T35)
                                                                    0.14      1.00      0.00       1.10 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place83/Z (BUFFD2BWP12T35)
                                                                    0.21      1.05      0.21       1.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n258 (net)
                                                2         0.07                1.00      0.00       1.32 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place82/I (BUFFD2BWP12T35)
                                                                    0.21      1.00      0.00       1.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place82/Z (BUFFD2BWP12T35)
                                                                    0.04      1.05      0.14       1.46 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n257 (net)
                                                2         0.01                1.00      0.00       1.46 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place80/I (BUFFD2BWP12T35)
                                                                    0.04      1.00      0.00       1.46 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place80/Z (BUFFD2BWP12T35)
                                                                    0.02      1.05      0.06       1.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n256 (net)
                                                3         0.01                1.00      0.00       1.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place69/I (BUFFD2BWP12T35)
                                                                    0.02      1.00      0.00       1.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place69/Z (BUFFD2BWP12T35)
                                                                    0.13      1.05      0.11       1.63 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n255 (net)
                                               14         0.04                1.00      0.00       1.63 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_17/enable (j2k_t1_wbuf_wrap_core_RC_CG_MOD_6_2_17)
                                                                              1.00      0.00       1.63 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_17/enable (net)
                                                          0.04                1.00      0.00       1.63 r    d              
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_17/RC_CGIC_INST/E (CKLNQD16BWP12T35)
                                                                    0.13      1.00      0.00       1.63 r    d              0.81
  data arrival time                                                                                1.63                     

  clock MEM_TCLK (rise edge)                                                           40.00      40.00                     
  clock network delay (ideal)                                                           0.00      40.00                     
  clock uncertainty                                                                    -0.20      39.80                     
  estimated clock gating skew                                                          -0.10      39.70                     
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_17/RC_CGIC_INST/CP (CKLNQD16BWP12T35)
                                                                                        0.00      39.70 r                   
  clock gating setup time                                                              -0.12      39.58                     
  data required time                                                                              39.58                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                              39.58                     
  data arrival time                                                                               -1.63                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     37.95                     


  Startpoint: vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_
              (rising edge-triggered flip-flop clocked by MEM_TCLK)
  Endpoint: vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_3/RC_CGIC_INST
            (gating element for clock MEM_TCLK)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: MEM_TCLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock MEM_TCLK (rise edge)                                                            0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_/CP (SDFCNQD0BWP12T35)
                                                                    0.00      1.00      0.00       0.00 r    so i           0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_/Q (SDFCNQD0BWP12T35)
                                                                    0.13      1.05      0.17       0.17 r    so             0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr[0] (net)
                                               13         0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr[0] (j2k_t1_grp4_met)
                                                                              1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/m_instr[0] (net)             0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/m_instr[0] (j2k_t1_grp4_ctrl)
                                                                              1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/m_instr[0] (net)
                                                          0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2336/A1 (INR4D1BWP12T35)
                                                                    0.13      1.00      0.00       0.17 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2336/ZN (INR4D1BWP12T35)
                                                                    0.07      1.05      0.16       0.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/n_65 (net)
                                                3         0.00                1.00      0.00       0.32 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2332/A1 (INR2D1BWP12T35)
                                                                    0.07      1.00      0.00       0.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2332/ZN (INR2D1BWP12T35)
                                                                    0.07      1.05      0.10       0.42 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/n_69 (net)
                                                1         0.00                1.00      0.00       0.42 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2330/A1 (AN2D16BWP12T35)
                                                                    0.07      1.00      0.00       0.42 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2330/Z (AN2D16BWP12T35)
                                                                    0.03      1.05      0.10       0.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/tbox_rst (net)
                                                1         0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/tbox_rst (j2k_t1_grp4_ctrl)
                                                                              1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/tbox_rst (net)               0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/tbox_rst (j2k_t1_grp4_bist)
                                                                              1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/tbox_rst (net)
                                                          0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place84/I (BUFFD2BWP12T35)
                                                                    0.03      1.00      0.00       0.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place84/Z (BUFFD2BWP12T35)
                                                                    0.20      1.05      0.15       0.67 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n266 (net)
                                                3         0.07                1.00      0.00       0.67 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place23/I (BUFFD6BWP12T35)
                                                                    0.20      1.00      0.00       0.67 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place23/Z (BUFFD6BWP12T35)
                                                                    0.06      1.05      0.15       0.82 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n265 (net)
                                                2         0.06                1.00      0.00       0.82 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/g26283/A1 (OR3D2BWP12T35)
                                                                    0.06      1.00      0.00       0.82 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/g26283/Z (OR3D2BWP12T35)
                                                                    0.11      1.05      0.12       0.94 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n_2538 (net)
                                                1         0.04                1.00      0.00       0.94 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place79/I (BUFFXD0BWP12T35)
                                                                    0.11      1.00      0.00       0.94 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place79/Z (BUFFXD0BWP12T35)
                                                                    0.14      1.05      0.16       1.10 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n237 (net)
                                                1         0.01                1.00      0.00       1.10 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place83/I (BUFFD2BWP12T35)
                                                                    0.14      1.00      0.00       1.10 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place83/Z (BUFFD2BWP12T35)
                                                                    0.21      1.05      0.21       1.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n258 (net)
                                                2         0.07                1.00      0.00       1.32 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place82/I (BUFFD2BWP12T35)
                                                                    0.21      1.00      0.00       1.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place82/Z (BUFFD2BWP12T35)
                                                                    0.04      1.05      0.14       1.46 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n257 (net)
                                                2         0.01                1.00      0.00       1.46 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place80/I (BUFFD2BWP12T35)
                                                                    0.04      1.00      0.00       1.46 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place80/Z (BUFFD2BWP12T35)
                                                                    0.02      1.05      0.06       1.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n256 (net)
                                                3         0.01                1.00      0.00       1.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place69/I (BUFFD2BWP12T35)
                                                                    0.02      1.00      0.00       1.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place69/Z (BUFFD2BWP12T35)
                                                                    0.13      1.05      0.11       1.63 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n255 (net)
                                               14         0.04                1.00      0.00       1.63 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_3/enable (j2k_t1_wbuf_wrap_core_RC_CG_MOD_6_2_3)
                                                                              1.00      0.00       1.63 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_3/enable (net)
                                                          0.04                1.00      0.00       1.63 r    d              
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_3/RC_CGIC_INST/E (CKLNQD16BWP12T35)
                                                                    0.13      1.00      0.00       1.63 r    d              0.81
  data arrival time                                                                                1.63                     

  clock MEM_TCLK (rise edge)                                                           40.00      40.00                     
  clock network delay (ideal)                                                           0.00      40.00                     
  clock uncertainty                                                                    -0.20      39.80                     
  estimated clock gating skew                                                          -0.10      39.70                     
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_3/RC_CGIC_INST/CP (CKLNQD16BWP12T35)
                                                                                        0.00      39.70 r                   
  clock gating setup time                                                              -0.12      39.58                     
  data required time                                                                              39.58                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                              39.58                     
  data arrival time                                                                               -1.63                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     37.95                     


  Startpoint: vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_
              (rising edge-triggered flip-flop clocked by MEM_TCLK)
  Endpoint: vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_11/RC_CGIC_INST
            (gating element for clock MEM_TCLK)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: MEM_TCLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock MEM_TCLK (rise edge)                                                            0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_/CP (SDFCNQD0BWP12T35)
                                                                    0.00      1.00      0.00       0.00 r    so i           0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_/Q (SDFCNQD0BWP12T35)
                                                                    0.13      1.05      0.17       0.17 r    so             0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr[0] (net)
                                               13         0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr[0] (j2k_t1_grp4_met)
                                                                              1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/m_instr[0] (net)             0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/m_instr[0] (j2k_t1_grp4_ctrl)
                                                                              1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/m_instr[0] (net)
                                                          0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2336/A1 (INR4D1BWP12T35)
                                                                    0.13      1.00      0.00       0.17 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2336/ZN (INR4D1BWP12T35)
                                                                    0.07      1.05      0.16       0.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/n_65 (net)
                                                3         0.00                1.00      0.00       0.32 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2332/A1 (INR2D1BWP12T35)
                                                                    0.07      1.00      0.00       0.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2332/ZN (INR2D1BWP12T35)
                                                                    0.07      1.05      0.10       0.42 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/n_69 (net)
                                                1         0.00                1.00      0.00       0.42 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2330/A1 (AN2D16BWP12T35)
                                                                    0.07      1.00      0.00       0.42 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2330/Z (AN2D16BWP12T35)
                                                                    0.03      1.05      0.10       0.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/tbox_rst (net)
                                                1         0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/tbox_rst (j2k_t1_grp4_ctrl)
                                                                              1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/tbox_rst (net)               0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/tbox_rst (j2k_t1_grp4_bist)
                                                                              1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/tbox_rst (net)
                                                          0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place84/I (BUFFD2BWP12T35)
                                                                    0.03      1.00      0.00       0.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place84/Z (BUFFD2BWP12T35)
                                                                    0.20      1.05      0.15       0.67 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n266 (net)
                                                3         0.07                1.00      0.00       0.67 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place23/I (BUFFD6BWP12T35)
                                                                    0.20      1.00      0.00       0.67 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place23/Z (BUFFD6BWP12T35)
                                                                    0.06      1.05      0.15       0.82 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n265 (net)
                                                2         0.06                1.00      0.00       0.82 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/g26283/A1 (OR3D2BWP12T35)
                                                                    0.06      1.00      0.00       0.82 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/g26283/Z (OR3D2BWP12T35)
                                                                    0.11      1.05      0.12       0.94 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n_2538 (net)
                                                1         0.04                1.00      0.00       0.94 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place79/I (BUFFXD0BWP12T35)
                                                                    0.11      1.00      0.00       0.94 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place79/Z (BUFFXD0BWP12T35)
                                                                    0.14      1.05      0.16       1.10 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n237 (net)
                                                1         0.01                1.00      0.00       1.10 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place83/I (BUFFD2BWP12T35)
                                                                    0.14      1.00      0.00       1.10 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place83/Z (BUFFD2BWP12T35)
                                                                    0.21      1.05      0.21       1.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n258 (net)
                                                2         0.07                1.00      0.00       1.32 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place82/I (BUFFD2BWP12T35)
                                                                    0.21      1.00      0.00       1.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place82/Z (BUFFD2BWP12T35)
                                                                    0.04      1.05      0.14       1.46 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n257 (net)
                                                2         0.01                1.00      0.00       1.46 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place80/I (BUFFD2BWP12T35)
                                                                    0.04      1.00      0.00       1.46 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place80/Z (BUFFD2BWP12T35)
                                                                    0.02      1.05      0.06       1.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n256 (net)
                                                3         0.01                1.00      0.00       1.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place69/I (BUFFD2BWP12T35)
                                                                    0.02      1.00      0.00       1.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place69/Z (BUFFD2BWP12T35)
                                                                    0.13      1.05      0.11       1.63 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n255 (net)
                                               14         0.04                1.00      0.00       1.63 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_11/enable (j2k_t1_wbuf_wrap_core_RC_CG_MOD_6_2_11)
                                                                              1.00      0.00       1.63 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_11/enable (net)
                                                          0.04                1.00      0.00       1.63 r    d              
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_11/RC_CGIC_INST/E (CKLNQOPTMAD16BWP12T35)
                                                                    0.13      1.00      0.00       1.63 r    d              0.81
  data arrival time                                                                                1.63                     

  clock MEM_TCLK (rise edge)                                                           40.00      40.00                     
  clock network delay (ideal)                                                           0.00      40.00                     
  clock uncertainty                                                                    -0.20      39.80                     
  estimated clock gating skew                                                          -0.12      39.68                     
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_11/RC_CGIC_INST/CP (CKLNQOPTMAD16BWP12T35)
                                                                                        0.00      39.68 r                   
  clock gating setup time                                                              -0.08      39.60                     
  data required time                                                                              39.60                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                              39.60                     
  data arrival time                                                                               -1.63                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     37.97                     


  Startpoint: vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_
              (rising edge-triggered flip-flop clocked by MEM_TCLK)
  Endpoint: vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_1/RC_CGIC_INST
            (gating element for clock MEM_TCLK)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: MEM_TCLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock MEM_TCLK (rise edge)                                                            0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_/CP (SDFCNQD0BWP12T35)
                                                                    0.00      1.00      0.00       0.00 r    so i           0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_/Q (SDFCNQD0BWP12T35)
                                                                    0.13      1.05      0.17       0.17 r    so             0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr[0] (net)
                                               13         0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr[0] (j2k_t1_grp4_met)
                                                                              1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/m_instr[0] (net)             0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/m_instr[0] (j2k_t1_grp4_ctrl)
                                                                              1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/m_instr[0] (net)
                                                          0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2336/A1 (INR4D1BWP12T35)
                                                                    0.13      1.00      0.00       0.17 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2336/ZN (INR4D1BWP12T35)
                                                                    0.07      1.05      0.16       0.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/n_65 (net)
                                                3         0.00                1.00      0.00       0.32 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2332/A1 (INR2D1BWP12T35)
                                                                    0.07      1.00      0.00       0.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2332/ZN (INR2D1BWP12T35)
                                                                    0.07      1.05      0.10       0.42 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/n_69 (net)
                                                1         0.00                1.00      0.00       0.42 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2330/A1 (AN2D16BWP12T35)
                                                                    0.07      1.00      0.00       0.42 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2330/Z (AN2D16BWP12T35)
                                                                    0.03      1.05      0.10       0.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/tbox_rst (net)
                                                1         0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/tbox_rst (j2k_t1_grp4_ctrl)
                                                                              1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/tbox_rst (net)               0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/tbox_rst (j2k_t1_grp4_bist)
                                                                              1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/tbox_rst (net)
                                                          0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place84/I (BUFFD2BWP12T35)
                                                                    0.03      1.00      0.00       0.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place84/Z (BUFFD2BWP12T35)
                                                                    0.20      1.05      0.15       0.67 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n266 (net)
                                                3         0.07                1.00      0.00       0.67 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place23/I (BUFFD6BWP12T35)
                                                                    0.20      1.00      0.00       0.67 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place23/Z (BUFFD6BWP12T35)
                                                                    0.06      1.05      0.15       0.82 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n265 (net)
                                                2         0.06                1.00      0.00       0.82 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/g26283/A1 (OR3D2BWP12T35)
                                                                    0.06      1.00      0.00       0.82 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/g26283/Z (OR3D2BWP12T35)
                                                                    0.11      1.05      0.12       0.94 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n_2538 (net)
                                                1         0.04                1.00      0.00       0.94 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place79/I (BUFFXD0BWP12T35)
                                                                    0.11      1.00      0.00       0.94 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place79/Z (BUFFXD0BWP12T35)
                                                                    0.14      1.05      0.16       1.10 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n237 (net)
                                                1         0.01                1.00      0.00       1.10 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place83/I (BUFFD2BWP12T35)
                                                                    0.14      1.00      0.00       1.10 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place83/Z (BUFFD2BWP12T35)
                                                                    0.21      1.05      0.21       1.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n258 (net)
                                                2         0.07                1.00      0.00       1.32 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place82/I (BUFFD2BWP12T35)
                                                                    0.21      1.00      0.00       1.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place82/Z (BUFFD2BWP12T35)
                                                                    0.04      1.05      0.14       1.46 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n257 (net)
                                                2         0.01                1.00      0.00       1.46 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place80/I (BUFFD2BWP12T35)
                                                                    0.04      1.00      0.00       1.46 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place80/Z (BUFFD2BWP12T35)
                                                                    0.02      1.05      0.06       1.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n256 (net)
                                                3         0.01                1.00      0.00       1.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place69/I (BUFFD2BWP12T35)
                                                                    0.02      1.00      0.00       1.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place69/Z (BUFFD2BWP12T35)
                                                                    0.13      1.05      0.11       1.63 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n255 (net)
                                               14         0.04                1.00      0.00       1.63 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_1/enable (j2k_t1_wbuf_wrap_core_RC_CG_MOD_6_2_1)
                                                                              1.00      0.00       1.63 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_1/enable (net)
                                                          0.04                1.00      0.00       1.63 r    d              
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_1/RC_CGIC_INST/E (CKLNQOPTMAD16BWP12T35)
                                                                    0.13      1.00      0.00       1.63 r    d              0.81
  data arrival time                                                                                1.63                     

  clock MEM_TCLK (rise edge)                                                           40.00      40.00                     
  clock network delay (ideal)                                                           0.00      40.00                     
  clock uncertainty                                                                    -0.20      39.80                     
  estimated clock gating skew                                                          -0.12      39.68                     
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_1/RC_CGIC_INST/CP (CKLNQOPTMAD16BWP12T35)
                                                                                        0.00      39.68 r                   
  clock gating setup time                                                              -0.08      39.60                     
  data required time                                                                              39.60                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                              39.60                     
  data arrival time                                                                               -1.63                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     37.97                     


  Startpoint: vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_
              (rising edge-triggered flip-flop clocked by MEM_TCLK)
  Endpoint: vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_19/RC_CGIC_INST
            (gating element for clock MEM_TCLK)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: MEM_TCLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock MEM_TCLK (rise edge)                                                            0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_/CP (SDFCNQD0BWP12T35)
                                                                    0.00      1.00      0.00       0.00 r    so i           0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_/Q (SDFCNQD0BWP12T35)
                                                                    0.13      1.05      0.17       0.17 r    so             0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr[0] (net)
                                               13         0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr[0] (j2k_t1_grp4_met)
                                                                              1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/m_instr[0] (net)             0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/m_instr[0] (j2k_t1_grp4_ctrl)
                                                                              1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/m_instr[0] (net)
                                                          0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2336/A1 (INR4D1BWP12T35)
                                                                    0.13      1.00      0.00       0.17 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2336/ZN (INR4D1BWP12T35)
                                                                    0.07      1.05      0.16       0.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/n_65 (net)
                                                3         0.00                1.00      0.00       0.32 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2332/A1 (INR2D1BWP12T35)
                                                                    0.07      1.00      0.00       0.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2332/ZN (INR2D1BWP12T35)
                                                                    0.07      1.05      0.10       0.42 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/n_69 (net)
                                                1         0.00                1.00      0.00       0.42 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2330/A1 (AN2D16BWP12T35)
                                                                    0.07      1.00      0.00       0.42 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2330/Z (AN2D16BWP12T35)
                                                                    0.03      1.05      0.10       0.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/tbox_rst (net)
                                                1         0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/tbox_rst (j2k_t1_grp4_ctrl)
                                                                              1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/tbox_rst (net)               0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/tbox_rst (j2k_t1_grp4_bist)
                                                                              1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/tbox_rst (net)
                                                          0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place84/I (BUFFD2BWP12T35)
                                                                    0.03      1.00      0.00       0.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place84/Z (BUFFD2BWP12T35)
                                                                    0.20      1.05      0.15       0.67 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n266 (net)
                                                3         0.07                1.00      0.00       0.67 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place23/I (BUFFD6BWP12T35)
                                                                    0.20      1.00      0.00       0.67 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place23/Z (BUFFD6BWP12T35)
                                                                    0.06      1.05      0.15       0.82 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n265 (net)
                                                2         0.06                1.00      0.00       0.82 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/g26283/A1 (OR3D2BWP12T35)
                                                                    0.06      1.00      0.00       0.82 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/g26283/Z (OR3D2BWP12T35)
                                                                    0.11      1.05      0.12       0.94 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n_2538 (net)
                                                1         0.04                1.00      0.00       0.94 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place79/I (BUFFXD0BWP12T35)
                                                                    0.11      1.00      0.00       0.94 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place79/Z (BUFFXD0BWP12T35)
                                                                    0.14      1.05      0.16       1.10 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n237 (net)
                                                1         0.01                1.00      0.00       1.10 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place83/I (BUFFD2BWP12T35)
                                                                    0.14      1.00      0.00       1.10 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place83/Z (BUFFD2BWP12T35)
                                                                    0.21      1.05      0.21       1.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n258 (net)
                                                2         0.07                1.00      0.00       1.32 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place82/I (BUFFD2BWP12T35)
                                                                    0.21      1.00      0.00       1.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place82/Z (BUFFD2BWP12T35)
                                                                    0.04      1.05      0.14       1.46 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n257 (net)
                                                2         0.01                1.00      0.00       1.46 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place80/I (BUFFD2BWP12T35)
                                                                    0.04      1.00      0.00       1.46 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place80/Z (BUFFD2BWP12T35)
                                                                    0.02      1.05      0.06       1.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n256 (net)
                                                3         0.01                1.00      0.00       1.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place69/I (BUFFD2BWP12T35)
                                                                    0.02      1.00      0.00       1.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place69/Z (BUFFD2BWP12T35)
                                                                    0.13      1.05      0.11       1.63 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n255 (net)
                                               14         0.04                1.00      0.00       1.63 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_19/enable (j2k_t1_wbuf_wrap_core_RC_CG_MOD_6_2_19)
                                                                              1.00      0.00       1.63 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_19/enable (net)
                                                          0.04                1.00      0.00       1.63 r    d              
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_19/RC_CGIC_INST/E (CKLNQOPTMAD16BWP12T35)
                                                                    0.13      1.00      0.00       1.63 r    d              0.81
  data arrival time                                                                                1.63                     

  clock MEM_TCLK (rise edge)                                                           40.00      40.00                     
  clock network delay (ideal)                                                           0.00      40.00                     
  clock uncertainty                                                                    -0.20      39.80                     
  estimated clock gating skew                                                          -0.12      39.68                     
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_19/RC_CGIC_INST/CP (CKLNQOPTMAD16BWP12T35)
                                                                                        0.00      39.68 r                   
  clock gating setup time                                                              -0.08      39.60                     
  data required time                                                                              39.60                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                              39.60                     
  data arrival time                                                                               -1.63                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     37.98                     


  Startpoint: vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_
              (rising edge-triggered flip-flop clocked by MEM_TCLK)
  Endpoint: vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_12/RC_CGIC_INST
            (gating element for clock MEM_TCLK)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: MEM_TCLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock MEM_TCLK (rise edge)                                                            0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_/CP (SDFCNQD0BWP12T35)
                                                                    0.00      1.00      0.00       0.00 r    so i           0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_/Q (SDFCNQD0BWP12T35)
                                                                    0.13      1.05      0.17       0.17 r    so             0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr[0] (net)
                                               13         0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr[0] (j2k_t1_grp4_met)
                                                                              1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/m_instr[0] (net)             0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/m_instr[0] (j2k_t1_grp4_ctrl)
                                                                              1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/m_instr[0] (net)
                                                          0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2336/A1 (INR4D1BWP12T35)
                                                                    0.13      1.00      0.00       0.17 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2336/ZN (INR4D1BWP12T35)
                                                                    0.07      1.05      0.16       0.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/n_65 (net)
                                                3         0.00                1.00      0.00       0.32 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2332/A1 (INR2D1BWP12T35)
                                                                    0.07      1.00      0.00       0.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2332/ZN (INR2D1BWP12T35)
                                                                    0.07      1.05      0.10       0.42 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/n_69 (net)
                                                1         0.00                1.00      0.00       0.42 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2330/A1 (AN2D16BWP12T35)
                                                                    0.07      1.00      0.00       0.42 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2330/Z (AN2D16BWP12T35)
                                                                    0.03      1.05      0.10       0.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/tbox_rst (net)
                                                1         0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/tbox_rst (j2k_t1_grp4_ctrl)
                                                                              1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/tbox_rst (net)               0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/tbox_rst (j2k_t1_grp4_bist)
                                                                              1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/tbox_rst (net)
                                                          0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place84/I (BUFFD2BWP12T35)
                                                                    0.03      1.00      0.00       0.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place84/Z (BUFFD2BWP12T35)
                                                                    0.20      1.05      0.15       0.67 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n266 (net)
                                                3         0.07                1.00      0.00       0.67 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place23/I (BUFFD6BWP12T35)
                                                                    0.20      1.00      0.00       0.67 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place23/Z (BUFFD6BWP12T35)
                                                                    0.06      1.05      0.15       0.82 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n265 (net)
                                                2         0.06                1.00      0.00       0.82 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/g26283/A1 (OR3D2BWP12T35)
                                                                    0.06      1.00      0.00       0.82 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/g26283/Z (OR3D2BWP12T35)
                                                                    0.11      1.05      0.12       0.94 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n_2538 (net)
                                                1         0.04                1.00      0.00       0.94 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place79/I (BUFFXD0BWP12T35)
                                                                    0.11      1.00      0.00       0.94 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place79/Z (BUFFXD0BWP12T35)
                                                                    0.14      1.05      0.16       1.10 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n237 (net)
                                                1         0.01                1.00      0.00       1.10 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place83/I (BUFFD2BWP12T35)
                                                                    0.14      1.00      0.00       1.10 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place83/Z (BUFFD2BWP12T35)
                                                                    0.21      1.05      0.21       1.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n258 (net)
                                                2         0.07                1.00      0.00       1.32 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place82/I (BUFFD2BWP12T35)
                                                                    0.21      1.00      0.00       1.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place82/Z (BUFFD2BWP12T35)
                                                                    0.04      1.05      0.14       1.46 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n257 (net)
                                                2         0.01                1.00      0.00       1.46 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place80/I (BUFFD2BWP12T35)
                                                                    0.04      1.00      0.00       1.46 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place80/Z (BUFFD2BWP12T35)
                                                                    0.02      1.05      0.06       1.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n256 (net)
                                                3         0.01                1.00      0.00       1.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place69/I (BUFFD2BWP12T35)
                                                                    0.02      1.00      0.00       1.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place69/Z (BUFFD2BWP12T35)
                                                                    0.13      1.05      0.11       1.63 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n255 (net)
                                               14         0.04                1.00      0.00       1.63 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_12/enable (j2k_t1_wbuf_wrap_core_RC_CG_MOD_6_2_12)
                                                                              1.00      0.00       1.63 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_12/enable (net)
                                                          0.04                1.00      0.00       1.63 r    d              
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_12/RC_CGIC_INST/E (CKLNQOPTMAD16BWP12T35)
                                                                    0.13      1.00      0.00       1.63 r    d              0.81
  data arrival time                                                                                1.63                     

  clock MEM_TCLK (rise edge)                                                           40.00      40.00                     
  clock network delay (ideal)                                                           0.00      40.00                     
  clock uncertainty                                                                    -0.20      39.80                     
  estimated clock gating skew                                                          -0.11      39.69                     
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_12/RC_CGIC_INST/CP (CKLNQOPTMAD16BWP12T35)
                                                                                        0.00      39.69 r                   
  clock gating setup time                                                              -0.08      39.61                     
  data required time                                                                              39.61                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                              39.61                     
  data arrival time                                                                               -1.63                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     37.98                     


  Startpoint: vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_
              (rising edge-triggered flip-flop clocked by MEM_TCLK)
  Endpoint: vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_7/RC_CGIC_INST
            (gating element for clock MEM_TCLK)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: MEM_TCLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock MEM_TCLK (rise edge)                                                            0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_/CP (SDFCNQD0BWP12T35)
                                                                    0.00      1.00      0.00       0.00 r    so i           0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_/Q (SDFCNQD0BWP12T35)
                                                                    0.13      1.05      0.17       0.17 r    so             0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr[0] (net)
                                               13         0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr[0] (j2k_t1_grp4_met)
                                                                              1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/m_instr[0] (net)             0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/m_instr[0] (j2k_t1_grp4_ctrl)
                                                                              1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/m_instr[0] (net)
                                                          0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2336/A1 (INR4D1BWP12T35)
                                                                    0.13      1.00      0.00       0.17 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2336/ZN (INR4D1BWP12T35)
                                                                    0.07      1.05      0.16       0.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/n_65 (net)
                                                3         0.00                1.00      0.00       0.32 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2332/A1 (INR2D1BWP12T35)
                                                                    0.07      1.00      0.00       0.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2332/ZN (INR2D1BWP12T35)
                                                                    0.07      1.05      0.10       0.42 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/n_69 (net)
                                                1         0.00                1.00      0.00       0.42 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2330/A1 (AN2D16BWP12T35)
                                                                    0.07      1.00      0.00       0.42 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2330/Z (AN2D16BWP12T35)
                                                                    0.03      1.05      0.10       0.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/tbox_rst (net)
                                                1         0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/tbox_rst (j2k_t1_grp4_ctrl)
                                                                              1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/tbox_rst (net)               0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/tbox_rst (j2k_t1_grp4_bist)
                                                                              1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/tbox_rst (net)
                                                          0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place84/I (BUFFD2BWP12T35)
                                                                    0.03      1.00      0.00       0.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place84/Z (BUFFD2BWP12T35)
                                                                    0.20      1.05      0.15       0.67 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n266 (net)
                                                3         0.07                1.00      0.00       0.67 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place23/I (BUFFD6BWP12T35)
                                                                    0.20      1.00      0.00       0.67 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place23/Z (BUFFD6BWP12T35)
                                                                    0.06      1.05      0.15       0.82 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n265 (net)
                                                2         0.06                1.00      0.00       0.82 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/g26283/A1 (OR3D2BWP12T35)
                                                                    0.06      1.00      0.00       0.82 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/g26283/Z (OR3D2BWP12T35)
                                                                    0.11      1.05      0.12       0.94 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n_2538 (net)
                                                1         0.04                1.00      0.00       0.94 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place79/I (BUFFXD0BWP12T35)
                                                                    0.11      1.00      0.00       0.94 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place79/Z (BUFFXD0BWP12T35)
                                                                    0.14      1.05      0.16       1.10 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n237 (net)
                                                1         0.01                1.00      0.00       1.10 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place83/I (BUFFD2BWP12T35)
                                                                    0.14      1.00      0.00       1.10 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place83/Z (BUFFD2BWP12T35)
                                                                    0.21      1.05      0.21       1.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n258 (net)
                                                2         0.07                1.00      0.00       1.32 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place82/I (BUFFD2BWP12T35)
                                                                    0.21      1.00      0.00       1.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place82/Z (BUFFD2BWP12T35)
                                                                    0.04      1.05      0.14       1.46 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n257 (net)
                                                2         0.01                1.00      0.00       1.46 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place80/I (BUFFD2BWP12T35)
                                                                    0.04      1.00      0.00       1.46 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place80/Z (BUFFD2BWP12T35)
                                                                    0.02      1.05      0.06       1.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n256 (net)
                                                3         0.01                1.00      0.00       1.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place69/I (BUFFD2BWP12T35)
                                                                    0.02      1.00      0.00       1.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place69/Z (BUFFD2BWP12T35)
                                                                    0.13      1.05      0.11       1.63 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n255 (net)
                                               14         0.04                1.00      0.00       1.63 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_7/enable (j2k_t1_wbuf_wrap_core_RC_CG_MOD_6_2_7)
                                                                              1.00      0.00       1.63 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_7/enable (net)
                                                          0.04                1.00      0.00       1.63 r    d              
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_7/RC_CGIC_INST/E (CKLNQOPTMAD16BWP12T35)
                                                                    0.13      1.00      0.00       1.63 r    d              0.81
  data arrival time                                                                                1.63                     

  clock MEM_TCLK (rise edge)                                                           40.00      40.00                     
  clock network delay (ideal)                                                           0.00      40.00                     
  clock uncertainty                                                                    -0.20      39.80                     
  estimated clock gating skew                                                          -0.11      39.69                     
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_7/RC_CGIC_INST/CP (CKLNQOPTMAD16BWP12T35)
                                                                                        0.00      39.69 r                   
  clock gating setup time                                                              -0.08      39.61                     
  data required time                                                                              39.61                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                              39.61                     
  data arrival time                                                                               -1.63                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     37.98                     


  Startpoint: vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_
              (rising edge-triggered flip-flop clocked by MEM_TCLK)
  Endpoint: vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_6/RC_CGIC_INST
            (gating element for clock MEM_TCLK)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: MEM_TCLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock MEM_TCLK (rise edge)                                                            0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_/CP (SDFCNQD0BWP12T35)
                                                                    0.00      1.00      0.00       0.00 r    so i           0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_/Q (SDFCNQD0BWP12T35)
                                                                    0.13      1.05      0.17       0.17 r    so             0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr[0] (net)
                                               13         0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr[0] (j2k_t1_grp4_met)
                                                                              1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/m_instr[0] (net)             0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/m_instr[0] (j2k_t1_grp4_ctrl)
                                                                              1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/m_instr[0] (net)
                                                          0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2336/A1 (INR4D1BWP12T35)
                                                                    0.13      1.00      0.00       0.17 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2336/ZN (INR4D1BWP12T35)
                                                                    0.07      1.05      0.16       0.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/n_65 (net)
                                                3         0.00                1.00      0.00       0.32 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2332/A1 (INR2D1BWP12T35)
                                                                    0.07      1.00      0.00       0.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2332/ZN (INR2D1BWP12T35)
                                                                    0.07      1.05      0.10       0.42 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/n_69 (net)
                                                1         0.00                1.00      0.00       0.42 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2330/A1 (AN2D16BWP12T35)
                                                                    0.07      1.00      0.00       0.42 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2330/Z (AN2D16BWP12T35)
                                                                    0.03      1.05      0.10       0.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/tbox_rst (net)
                                                1         0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/tbox_rst (j2k_t1_grp4_ctrl)
                                                                              1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/tbox_rst (net)               0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/tbox_rst (j2k_t1_grp4_bist)
                                                                              1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/tbox_rst (net)
                                                          0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place84/I (BUFFD2BWP12T35)
                                                                    0.03      1.00      0.00       0.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place84/Z (BUFFD2BWP12T35)
                                                                    0.20      1.05      0.15       0.67 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n266 (net)
                                                3         0.07                1.00      0.00       0.67 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place23/I (BUFFD6BWP12T35)
                                                                    0.20      1.00      0.00       0.67 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place23/Z (BUFFD6BWP12T35)
                                                                    0.06      1.05      0.15       0.82 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n265 (net)
                                                2         0.06                1.00      0.00       0.82 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/g26283/A1 (OR3D2BWP12T35)
                                                                    0.06      1.00      0.00       0.82 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/g26283/Z (OR3D2BWP12T35)
                                                                    0.11      1.05      0.12       0.94 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n_2538 (net)
                                                1         0.04                1.00      0.00       0.94 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place79/I (BUFFXD0BWP12T35)
                                                                    0.11      1.00      0.00       0.94 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place79/Z (BUFFXD0BWP12T35)
                                                                    0.14      1.05      0.16       1.10 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n237 (net)
                                                1         0.01                1.00      0.00       1.10 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place83/I (BUFFD2BWP12T35)
                                                                    0.14      1.00      0.00       1.10 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place83/Z (BUFFD2BWP12T35)
                                                                    0.21      1.05      0.21       1.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n258 (net)
                                                2         0.07                1.00      0.00       1.32 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place82/I (BUFFD2BWP12T35)
                                                                    0.21      1.00      0.00       1.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place82/Z (BUFFD2BWP12T35)
                                                                    0.04      1.05      0.14       1.46 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n257 (net)
                                                2         0.01                1.00      0.00       1.46 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place80/I (BUFFD2BWP12T35)
                                                                    0.04      1.00      0.00       1.46 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place80/Z (BUFFD2BWP12T35)
                                                                    0.02      1.05      0.06       1.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n256 (net)
                                                3         0.01                1.00      0.00       1.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place69/I (BUFFD2BWP12T35)
                                                                    0.02      1.00      0.00       1.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place69/Z (BUFFD2BWP12T35)
                                                                    0.13      1.05      0.11       1.63 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n255 (net)
                                               14         0.04                1.00      0.00       1.63 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_6/enable (j2k_t1_wbuf_wrap_core_RC_CG_MOD_6_2_6)
                                                                              1.00      0.00       1.63 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_6/enable (net)
                                                          0.04                1.00      0.00       1.63 r    d              
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_6/RC_CGIC_INST/E (CKLNQOPTMAD16BWP12T35)
                                                                    0.13      1.00      0.00       1.63 r    d              0.81
  data arrival time                                                                                1.63                     

  clock MEM_TCLK (rise edge)                                                           40.00      40.00                     
  clock network delay (ideal)                                                           0.00      40.00                     
  clock uncertainty                                                                    -0.20      39.80                     
  estimated clock gating skew                                                          -0.11      39.69                     
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_6/RC_CGIC_INST/CP (CKLNQOPTMAD16BWP12T35)
                                                                                        0.00      39.69 r                   
  clock gating setup time                                                              -0.08      39.61                     
  data required time                                                                              39.61                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                              39.61                     
  data arrival time                                                                               -1.63                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     37.98                     


  Startpoint: vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_
              (rising edge-triggered flip-flop clocked by MEM_TCLK)
  Endpoint: vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_10/RC_CGIC_INST
            (gating element for clock MEM_TCLK)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: MEM_TCLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock MEM_TCLK (rise edge)                                                            0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_/CP (SDFCNQD0BWP12T35)
                                                                    0.00      1.00      0.00       0.00 r    so i           0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr_reg_0_/Q (SDFCNQD0BWP12T35)
                                                                    0.13      1.05      0.17       0.17 r    so             0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr[0] (net)
                                               13         0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_met/m_instr[0] (j2k_t1_grp4_met)
                                                                              1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/m_instr[0] (net)             0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/m_instr[0] (j2k_t1_grp4_ctrl)
                                                                              1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/m_instr[0] (net)
                                                          0.01                1.00      0.00       0.17 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2336/A1 (INR4D1BWP12T35)
                                                                    0.13      1.00      0.00       0.17 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2336/ZN (INR4D1BWP12T35)
                                                                    0.07      1.05      0.16       0.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/n_65 (net)
                                                3         0.00                1.00      0.00       0.32 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2332/A1 (INR2D1BWP12T35)
                                                                    0.07      1.00      0.00       0.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2332/ZN (INR2D1BWP12T35)
                                                                    0.07      1.05      0.10       0.42 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/n_69 (net)
                                                1         0.00                1.00      0.00       0.42 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2330/A1 (AN2D16BWP12T35)
                                                                    0.07      1.00      0.00       0.42 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/g2330/Z (AN2D16BWP12T35)
                                                                    0.03      1.05      0.10       0.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/tbox_rst (net)
                                                1         0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_ctrl/tbox_rst (j2k_t1_grp4_ctrl)
                                                                              1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/tbox_rst (net)               0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/tbox_rst (j2k_t1_grp4_bist)
                                                                              1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/tbox_rst (net)
                                                          0.01                1.00      0.00       0.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place84/I (BUFFD2BWP12T35)
                                                                    0.03      1.00      0.00       0.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place84/Z (BUFFD2BWP12T35)
                                                                    0.20      1.05      0.15       0.67 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n266 (net)
                                                3         0.07                1.00      0.00       0.67 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place23/I (BUFFD6BWP12T35)
                                                                    0.20      1.00      0.00       0.67 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place23/Z (BUFFD6BWP12T35)
                                                                    0.06      1.05      0.15       0.82 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n265 (net)
                                                2         0.06                1.00      0.00       0.82 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/g26283/A1 (OR3D2BWP12T35)
                                                                    0.06      1.00      0.00       0.82 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/g26283/Z (OR3D2BWP12T35)
                                                                    0.11      1.05      0.12       0.94 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n_2538 (net)
                                                1         0.04                1.00      0.00       0.94 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place79/I (BUFFXD0BWP12T35)
                                                                    0.11      1.00      0.00       0.94 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place79/Z (BUFFXD0BWP12T35)
                                                                    0.14      1.05      0.16       1.10 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n237 (net)
                                                1         0.01                1.00      0.00       1.10 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place83/I (BUFFD2BWP12T35)
                                                                    0.14      1.00      0.00       1.10 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place83/Z (BUFFD2BWP12T35)
                                                                    0.21      1.05      0.21       1.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n258 (net)
                                                2         0.07                1.00      0.00       1.32 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place82/I (BUFFD2BWP12T35)
                                                                    0.21      1.00      0.00       1.32 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place82/Z (BUFFD2BWP12T35)
                                                                    0.04      1.05      0.14       1.46 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n257 (net)
                                                2         0.01                1.00      0.00       1.46 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place80/I (BUFFD2BWP12T35)
                                                                    0.04      1.00      0.00       1.46 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place80/Z (BUFFD2BWP12T35)
                                                                    0.02      1.05      0.06       1.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n256 (net)
                                                3         0.01                1.00      0.00       1.52 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place69/I (BUFFD2BWP12T35)
                                                                    0.02      1.00      0.00       1.52 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/place69/Z (BUFFD2BWP12T35)
                                                                    0.13      1.05      0.11       1.63 r                   0.81
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/n255 (net)
                                               14         0.04                1.00      0.00       1.63 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_10/enable (j2k_t1_wbuf_wrap_core_RC_CG_MOD_6_2_10)
                                                                              1.00      0.00       1.63 r                   
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_10/enable (net)
                                                          0.04                1.00      0.00       1.63 r    d              
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_10/RC_CGIC_INST/E (CKLNQOPTMAD16BWP12T35)
                                                                    0.13      1.00      0.00       1.63 r    d              0.81
  data arrival time                                                                                1.63                     

  clock MEM_TCLK (rise edge)                                                           40.00      40.00                     
  clock network delay (ideal)                                                           0.00      40.00                     
  clock uncertainty                                                                    -0.20      39.80                     
  estimated clock gating skew                                                          -0.11      39.69                     
  vl_sms_j2k_t1_grp4_sms_stp/U_j2k_t1_grp4_bist/RC_CG_HIER_INST6_10/RC_CGIC_INST/CP (CKLNQOPTMAD16BWP12T35)
                                                                                        0.00      39.69 r                   
  clock gating setup time                                                              -0.08      39.61                     
  data required time                                                                              39.61                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                              39.61                     
  data arrival time                                                                               -1.63                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     37.98                     


  Startpoint: vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr_reg_3_
              (rising edge-triggered flip-flop clocked by MEM_TCLK)
  Endpoint: vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_6/RC_CGIC_INST
            (gating element for clock MEM_TCLK)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: MEM_TCLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock MEM_TCLK (rise edge)                                                            0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr_reg_3_/CP (SDFCNQD0BWP12T35)
                                                                    0.00      1.00      0.00       0.00 r    so i           0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr_reg_3_/Q (SDFCNQD0BWP12T35)
                                                                    0.13      1.05      0.19       0.19 f    so             0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr[3] (net)
                                               12         0.01                1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr[3] (j2k_t1_grp3_met)
                                                                              1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/m_instr[3] (net)             0.01                1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/m_instr[3] (j2k_t1_grp3_ctrl)
                                                                              1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/m_instr[3] (net)
                                                          0.01                1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2336/B2 (INR4D0BWP12T35)
                                                                    0.13      1.00      0.00       0.19 f                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2336/ZN (INR4D0BWP12T35)
                                                                    0.19      1.05      0.20       0.40 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/n_65 (net)
                                                3         0.00                1.00      0.00       0.40 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2332/A1 (INR2D1BWP12T35)
                                                                    0.19      1.00      0.00       0.40 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2332/ZN (INR2D1BWP12T35)
                                                                    0.07      1.05      0.15       0.55 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/n_69 (net)
                                                1         0.00                1.00      0.00       0.55 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2330/A1 (AN2D16BWP12T35)
                                                                    0.07      1.00      0.00       0.55 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2330/Z (AN2D16BWP12T35)
                                                                    0.03      1.05      0.11       0.66 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/tbox_rst (net)
                                                9         0.03                1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/tbox_rst (j2k_t1_grp3_ctrl)
                                                                              1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/tbox_rst (net)               0.03                1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/tbox_rst (j2k_t1_grp3_bist)
                                                                              1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/tbox_rst (net)
                                                          0.03                1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place96/I (BUFFD2BWP12T35)
                                                                    0.03      1.00      0.00       0.66 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place96/Z (BUFFD2BWP12T35)
                                                                    0.08      1.05      0.08       0.74 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n348 (net)
                                               24         0.02                1.00      0.00       0.74 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/g26283/A1 (OR3D1BWP12T35)
                                                                    0.08      1.00      0.00       0.74 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/g26283/Z (OR3D1BWP12T35)
                                                                    0.22      1.05      0.19       0.93 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n_2538 (net)
                                                1         0.04                1.00      0.00       0.93 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place102/I (BUFFD2BWP12T35)
                                                                    0.22      1.00      0.00       0.93 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place102/Z (BUFFD2BWP12T35)
                                                                    0.02      1.05      0.13       1.06 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n310 (net)
                                                2         0.00                1.00      0.00       1.06 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place140/I (BUFFD2BWP12T35)
                                                                    0.02      1.00      0.00       1.06 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place140/Z (BUFFD2BWP12T35)
                                                                    0.11      1.05      0.10       1.16 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n384 (net)
                                                1         0.04                1.00      0.00       1.16 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place103/I (BUFFD1BWP12T35)
                                                                    0.11      1.00      0.00       1.16 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place103/Z (BUFFD1BWP12T35)
                                                                    0.13      1.05      0.14       1.30 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n311 (net)
                                                1         0.02                1.00      0.00       1.30 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place73/I (BUFFD2BWP12T35)
                                                                    0.13      1.00      0.00       1.30 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place73/Z (BUFFD2BWP12T35)
                                                                    0.08      1.05      0.13       1.43 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n343 (net)
                                                4         0.02                1.00      0.00       1.43 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place57/I (BUFFD2BWP12T35)
                                                                    0.08      1.00      0.00       1.43 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place57/Z (BUFFD2BWP12T35)
                                                                    0.13      1.05      0.14       1.57 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n342 (net)
                                               16         0.04                1.00      0.00       1.57 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_6/enable (j2k_t1_wbuf_wrap_core_RC_CG_MOD_6_4_6)
                                                                              1.00      0.00       1.57 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_6/enable (net)
                                                          0.04                1.00      0.00       1.57 r    d              
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_6/RC_CGIC_INST/E (CKLNQD16BWP12T35)
                                                                    0.13      1.00      0.00       1.57 r    d              0.81
  data arrival time                                                                                1.57                     

  clock MEM_TCLK (rise edge)                                                           40.00      40.00                     
  clock network delay (ideal)                                                           0.00      40.00                     
  clock uncertainty                                                                    -0.20      39.80                     
  estimated clock gating skew                                                          -0.11      39.69                     
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_6/RC_CGIC_INST/CP (CKLNQD16BWP12T35)
                                                                                        0.00      39.69 r                   
  clock gating setup time                                                              -0.12      39.57                     
  data required time                                                                              39.57                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                              39.57                     
  data arrival time                                                                               -1.57                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     38.00                     


  Startpoint: vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr_reg_3_
              (rising edge-triggered flip-flop clocked by MEM_TCLK)
  Endpoint: vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_7/RC_CGIC_INST
            (gating element for clock MEM_TCLK)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: MEM_TCLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock MEM_TCLK (rise edge)                                                            0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr_reg_3_/CP (SDFCNQD0BWP12T35)
                                                                    0.00      1.00      0.00       0.00 r    so i           0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr_reg_3_/Q (SDFCNQD0BWP12T35)
                                                                    0.13      1.05      0.19       0.19 f    so             0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr[3] (net)
                                               12         0.01                1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr[3] (j2k_t1_grp3_met)
                                                                              1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/m_instr[3] (net)             0.01                1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/m_instr[3] (j2k_t1_grp3_ctrl)
                                                                              1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/m_instr[3] (net)
                                                          0.01                1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2336/B2 (INR4D0BWP12T35)
                                                                    0.13      1.00      0.00       0.19 f                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2336/ZN (INR4D0BWP12T35)
                                                                    0.19      1.05      0.20       0.40 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/n_65 (net)
                                                3         0.00                1.00      0.00       0.40 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2332/A1 (INR2D1BWP12T35)
                                                                    0.19      1.00      0.00       0.40 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2332/ZN (INR2D1BWP12T35)
                                                                    0.07      1.05      0.15       0.55 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/n_69 (net)
                                                1         0.00                1.00      0.00       0.55 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2330/A1 (AN2D16BWP12T35)
                                                                    0.07      1.00      0.00       0.55 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2330/Z (AN2D16BWP12T35)
                                                                    0.03      1.05      0.11       0.66 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/tbox_rst (net)
                                                9         0.03                1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/tbox_rst (j2k_t1_grp3_ctrl)
                                                                              1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/tbox_rst (net)               0.03                1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/tbox_rst (j2k_t1_grp3_bist)
                                                                              1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/tbox_rst (net)
                                                          0.03                1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place96/I (BUFFD2BWP12T35)
                                                                    0.03      1.00      0.00       0.66 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place96/Z (BUFFD2BWP12T35)
                                                                    0.08      1.05      0.08       0.74 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n348 (net)
                                               24         0.02                1.00      0.00       0.74 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/g26283/A1 (OR3D1BWP12T35)
                                                                    0.08      1.00      0.00       0.74 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/g26283/Z (OR3D1BWP12T35)
                                                                    0.22      1.05      0.19       0.93 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n_2538 (net)
                                                1         0.04                1.00      0.00       0.93 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place102/I (BUFFD2BWP12T35)
                                                                    0.22      1.00      0.00       0.93 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place102/Z (BUFFD2BWP12T35)
                                                                    0.02      1.05      0.13       1.06 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n310 (net)
                                                2         0.00                1.00      0.00       1.06 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place140/I (BUFFD2BWP12T35)
                                                                    0.02      1.00      0.00       1.06 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place140/Z (BUFFD2BWP12T35)
                                                                    0.11      1.05      0.10       1.16 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n384 (net)
                                                1         0.04                1.00      0.00       1.16 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place103/I (BUFFD1BWP12T35)
                                                                    0.11      1.00      0.00       1.16 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place103/Z (BUFFD1BWP12T35)
                                                                    0.13      1.05      0.14       1.30 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n311 (net)
                                                1         0.02                1.00      0.00       1.30 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place73/I (BUFFD2BWP12T35)
                                                                    0.13      1.00      0.00       1.30 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place73/Z (BUFFD2BWP12T35)
                                                                    0.08      1.05      0.13       1.43 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n343 (net)
                                                4         0.02                1.00      0.00       1.43 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place57/I (BUFFD2BWP12T35)
                                                                    0.08      1.00      0.00       1.43 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place57/Z (BUFFD2BWP12T35)
                                                                    0.13      1.05      0.14       1.57 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n342 (net)
                                               16         0.04                1.00      0.00       1.57 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_7/enable (j2k_t1_wbuf_wrap_core_RC_CG_MOD_6_4_7)
                                                                              1.00      0.00       1.57 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_7/enable (net)
                                                          0.04                1.00      0.00       1.57 r    d              
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_7/RC_CGIC_INST/E (CKLNQD16BWP12T35)
                                                                    0.13      1.00      0.00       1.57 r    d              0.81
  data arrival time                                                                                1.57                     

  clock MEM_TCLK (rise edge)                                                           40.00      40.00                     
  clock network delay (ideal)                                                           0.00      40.00                     
  clock uncertainty                                                                    -0.20      39.80                     
  estimated clock gating skew                                                          -0.11      39.69                     
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_7/RC_CGIC_INST/CP (CKLNQD16BWP12T35)
                                                                                        0.00      39.69 r                   
  clock gating setup time                                                              -0.12      39.57                     
  data required time                                                                              39.57                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                              39.57                     
  data arrival time                                                                               -1.57                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     38.00                     


  Startpoint: vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr_reg_3_
              (rising edge-triggered flip-flop clocked by MEM_TCLK)
  Endpoint: vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_0/RC_CGIC_INST
            (gating element for clock MEM_TCLK)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: MEM_TCLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock MEM_TCLK (rise edge)                                                            0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr_reg_3_/CP (SDFCNQD0BWP12T35)
                                                                    0.00      1.00      0.00       0.00 r    so i           0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr_reg_3_/Q (SDFCNQD0BWP12T35)
                                                                    0.13      1.05      0.19       0.19 f    so             0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr[3] (net)
                                               12         0.01                1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr[3] (j2k_t1_grp3_met)
                                                                              1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/m_instr[3] (net)             0.01                1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/m_instr[3] (j2k_t1_grp3_ctrl)
                                                                              1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/m_instr[3] (net)
                                                          0.01                1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2336/B2 (INR4D0BWP12T35)
                                                                    0.13      1.00      0.00       0.19 f                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2336/ZN (INR4D0BWP12T35)
                                                                    0.19      1.05      0.20       0.40 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/n_65 (net)
                                                3         0.00                1.00      0.00       0.40 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2332/A1 (INR2D1BWP12T35)
                                                                    0.19      1.00      0.00       0.40 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2332/ZN (INR2D1BWP12T35)
                                                                    0.07      1.05      0.15       0.55 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/n_69 (net)
                                                1         0.00                1.00      0.00       0.55 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2330/A1 (AN2D16BWP12T35)
                                                                    0.07      1.00      0.00       0.55 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2330/Z (AN2D16BWP12T35)
                                                                    0.03      1.05      0.11       0.66 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/tbox_rst (net)
                                                9         0.03                1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/tbox_rst (j2k_t1_grp3_ctrl)
                                                                              1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/tbox_rst (net)               0.03                1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/tbox_rst (j2k_t1_grp3_bist)
                                                                              1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/tbox_rst (net)
                                                          0.03                1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place96/I (BUFFD2BWP12T35)
                                                                    0.03      1.00      0.00       0.66 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place96/Z (BUFFD2BWP12T35)
                                                                    0.08      1.05      0.08       0.74 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n348 (net)
                                               24         0.02                1.00      0.00       0.74 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/g26283/A1 (OR3D1BWP12T35)
                                                                    0.08      1.00      0.00       0.74 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/g26283/Z (OR3D1BWP12T35)
                                                                    0.22      1.05      0.19       0.93 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n_2538 (net)
                                                1         0.04                1.00      0.00       0.93 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place102/I (BUFFD2BWP12T35)
                                                                    0.22      1.00      0.00       0.93 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place102/Z (BUFFD2BWP12T35)
                                                                    0.02      1.05      0.13       1.06 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n310 (net)
                                                2         0.00                1.00      0.00       1.06 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place140/I (BUFFD2BWP12T35)
                                                                    0.02      1.00      0.00       1.06 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place140/Z (BUFFD2BWP12T35)
                                                                    0.11      1.05      0.10       1.16 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n384 (net)
                                                1         0.04                1.00      0.00       1.16 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place103/I (BUFFD1BWP12T35)
                                                                    0.11      1.00      0.00       1.16 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place103/Z (BUFFD1BWP12T35)
                                                                    0.13      1.05      0.14       1.30 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n311 (net)
                                                1         0.02                1.00      0.00       1.30 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place73/I (BUFFD2BWP12T35)
                                                                    0.13      1.00      0.00       1.30 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place73/Z (BUFFD2BWP12T35)
                                                                    0.08      1.05      0.13       1.43 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n343 (net)
                                                4         0.02                1.00      0.00       1.43 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place57/I (BUFFD2BWP12T35)
                                                                    0.08      1.00      0.00       1.43 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place57/Z (BUFFD2BWP12T35)
                                                                    0.13      1.05      0.14       1.57 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n342 (net)
                                               16         0.04                1.00      0.00       1.57 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_0/enable (j2k_t1_wbuf_wrap_core_RC_CG_MOD_6_4_0)
                                                                              1.00      0.00       1.57 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_0/enable (net)
                                                          0.04                1.00      0.00       1.57 r    d              
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_0/RC_CGIC_INST/E (CKLNQD16BWP12T35)
                                                                    0.13      1.00      0.00       1.57 r    d              0.81
  data arrival time                                                                                1.57                     

  clock MEM_TCLK (rise edge)                                                           40.00      40.00                     
  clock network delay (ideal)                                                           0.00      40.00                     
  clock uncertainty                                                                    -0.20      39.80                     
  estimated clock gating skew                                                          -0.11      39.69                     
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_0/RC_CGIC_INST/CP (CKLNQD16BWP12T35)
                                                                                        0.00      39.69 r                   
  clock gating setup time                                                              -0.12      39.57                     
  data required time                                                                              39.57                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                              39.57                     
  data arrival time                                                                               -1.57                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     38.01                     


  Startpoint: vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr_reg_3_
              (rising edge-triggered flip-flop clocked by MEM_TCLK)
  Endpoint: vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_4/RC_CGIC_INST
            (gating element for clock MEM_TCLK)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: MEM_TCLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock MEM_TCLK (rise edge)                                                            0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr_reg_3_/CP (SDFCNQD0BWP12T35)
                                                                    0.00      1.00      0.00       0.00 r    so i           0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr_reg_3_/Q (SDFCNQD0BWP12T35)
                                                                    0.13      1.05      0.19       0.19 f    so             0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr[3] (net)
                                               12         0.01                1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr[3] (j2k_t1_grp3_met)
                                                                              1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/m_instr[3] (net)             0.01                1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/m_instr[3] (j2k_t1_grp3_ctrl)
                                                                              1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/m_instr[3] (net)
                                                          0.01                1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2336/B2 (INR4D0BWP12T35)
                                                                    0.13      1.00      0.00       0.19 f                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2336/ZN (INR4D0BWP12T35)
                                                                    0.19      1.05      0.20       0.40 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/n_65 (net)
                                                3         0.00                1.00      0.00       0.40 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2332/A1 (INR2D1BWP12T35)
                                                                    0.19      1.00      0.00       0.40 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2332/ZN (INR2D1BWP12T35)
                                                                    0.07      1.05      0.15       0.55 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/n_69 (net)
                                                1         0.00                1.00      0.00       0.55 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2330/A1 (AN2D16BWP12T35)
                                                                    0.07      1.00      0.00       0.55 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2330/Z (AN2D16BWP12T35)
                                                                    0.03      1.05      0.11       0.66 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/tbox_rst (net)
                                                9         0.03                1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/tbox_rst (j2k_t1_grp3_ctrl)
                                                                              1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/tbox_rst (net)               0.03                1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/tbox_rst (j2k_t1_grp3_bist)
                                                                              1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/tbox_rst (net)
                                                          0.03                1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place96/I (BUFFD2BWP12T35)
                                                                    0.03      1.00      0.00       0.66 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place96/Z (BUFFD2BWP12T35)
                                                                    0.08      1.05      0.08       0.74 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n348 (net)
                                               24         0.02                1.00      0.00       0.74 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/g26283/A1 (OR3D1BWP12T35)
                                                                    0.08      1.00      0.00       0.74 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/g26283/Z (OR3D1BWP12T35)
                                                                    0.22      1.05      0.19       0.93 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n_2538 (net)
                                                1         0.04                1.00      0.00       0.93 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place102/I (BUFFD2BWP12T35)
                                                                    0.22      1.00      0.00       0.93 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place102/Z (BUFFD2BWP12T35)
                                                                    0.02      1.05      0.13       1.06 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n310 (net)
                                                2         0.00                1.00      0.00       1.06 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place140/I (BUFFD2BWP12T35)
                                                                    0.02      1.00      0.00       1.06 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place140/Z (BUFFD2BWP12T35)
                                                                    0.11      1.05      0.10       1.16 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n384 (net)
                                                1         0.04                1.00      0.00       1.16 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place103/I (BUFFD1BWP12T35)
                                                                    0.11      1.00      0.00       1.16 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place103/Z (BUFFD1BWP12T35)
                                                                    0.13      1.05      0.14       1.30 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n311 (net)
                                                1         0.02                1.00      0.00       1.30 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place73/I (BUFFD2BWP12T35)
                                                                    0.13      1.00      0.00       1.30 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place73/Z (BUFFD2BWP12T35)
                                                                    0.08      1.05      0.13       1.43 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n343 (net)
                                                4         0.02                1.00      0.00       1.43 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place57/I (BUFFD2BWP12T35)
                                                                    0.08      1.00      0.00       1.43 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place57/Z (BUFFD2BWP12T35)
                                                                    0.13      1.05      0.14       1.57 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n342 (net)
                                               16         0.04                1.00      0.00       1.57 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_4/enable (j2k_t1_wbuf_wrap_core_RC_CG_MOD_6_4_4)
                                                                              1.00      0.00       1.57 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_4/enable (net)
                                                          0.04                1.00      0.00       1.57 r    d              
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_4/RC_CGIC_INST/E (CKLNQD16BWP12T35)
                                                                    0.13      1.00      0.00       1.57 r    d              0.81
  data arrival time                                                                                1.57                     

  clock MEM_TCLK (rise edge)                                                           40.00      40.00                     
  clock network delay (ideal)                                                           0.00      40.00                     
  clock uncertainty                                                                    -0.20      39.80                     
  estimated clock gating skew                                                          -0.11      39.69                     
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_4/RC_CGIC_INST/CP (CKLNQD16BWP12T35)
                                                                                        0.00      39.69 r                   
  clock gating setup time                                                              -0.12      39.57                     
  data required time                                                                              39.57                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                              39.57                     
  data arrival time                                                                               -1.57                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     38.01                     


  Startpoint: vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr_reg_3_
              (rising edge-triggered flip-flop clocked by MEM_TCLK)
  Endpoint: vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_20/RC_CGIC_INST
            (gating element for clock MEM_TCLK)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: MEM_TCLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock MEM_TCLK (rise edge)                                                            0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr_reg_3_/CP (SDFCNQD0BWP12T35)
                                                                    0.00      1.00      0.00       0.00 r    so i           0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr_reg_3_/Q (SDFCNQD0BWP12T35)
                                                                    0.13      1.05      0.19       0.19 f    so             0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr[3] (net)
                                               12         0.01                1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr[3] (j2k_t1_grp3_met)
                                                                              1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/m_instr[3] (net)             0.01                1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/m_instr[3] (j2k_t1_grp3_ctrl)
                                                                              1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/m_instr[3] (net)
                                                          0.01                1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2336/B2 (INR4D0BWP12T35)
                                                                    0.13      1.00      0.00       0.19 f                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2336/ZN (INR4D0BWP12T35)
                                                                    0.19      1.05      0.20       0.40 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/n_65 (net)
                                                3         0.00                1.00      0.00       0.40 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2332/A1 (INR2D1BWP12T35)
                                                                    0.19      1.00      0.00       0.40 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2332/ZN (INR2D1BWP12T35)
                                                                    0.07      1.05      0.15       0.55 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/n_69 (net)
                                                1         0.00                1.00      0.00       0.55 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2330/A1 (AN2D16BWP12T35)
                                                                    0.07      1.00      0.00       0.55 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2330/Z (AN2D16BWP12T35)
                                                                    0.03      1.05      0.11       0.66 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/tbox_rst (net)
                                                9         0.03                1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/tbox_rst (j2k_t1_grp3_ctrl)
                                                                              1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/tbox_rst (net)               0.03                1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/tbox_rst (j2k_t1_grp3_bist)
                                                                              1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/tbox_rst (net)
                                                          0.03                1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place96/I (BUFFD2BWP12T35)
                                                                    0.03      1.00      0.00       0.66 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place96/Z (BUFFD2BWP12T35)
                                                                    0.08      1.05      0.08       0.74 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n348 (net)
                                               24         0.02                1.00      0.00       0.74 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/g26283/A1 (OR3D1BWP12T35)
                                                                    0.08      1.00      0.00       0.74 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/g26283/Z (OR3D1BWP12T35)
                                                                    0.22      1.05      0.19       0.93 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n_2538 (net)
                                                1         0.04                1.00      0.00       0.93 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place102/I (BUFFD2BWP12T35)
                                                                    0.22      1.00      0.00       0.93 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place102/Z (BUFFD2BWP12T35)
                                                                    0.02      1.05      0.13       1.06 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n310 (net)
                                                2         0.00                1.00      0.00       1.06 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place140/I (BUFFD2BWP12T35)
                                                                    0.02      1.00      0.00       1.06 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place140/Z (BUFFD2BWP12T35)
                                                                    0.11      1.05      0.10       1.16 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n384 (net)
                                                1         0.04                1.00      0.00       1.16 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place103/I (BUFFD1BWP12T35)
                                                                    0.11      1.00      0.00       1.16 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place103/Z (BUFFD1BWP12T35)
                                                                    0.13      1.05      0.14       1.30 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n311 (net)
                                                1         0.02                1.00      0.00       1.30 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place73/I (BUFFD2BWP12T35)
                                                                    0.13      1.00      0.00       1.30 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place73/Z (BUFFD2BWP12T35)
                                                                    0.08      1.05      0.13       1.43 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n343 (net)
                                                4         0.02                1.00      0.00       1.43 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place57/I (BUFFD2BWP12T35)
                                                                    0.08      1.00      0.00       1.43 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place57/Z (BUFFD2BWP12T35)
                                                                    0.13      1.05      0.14       1.57 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n342 (net)
                                               16         0.04                1.00      0.00       1.57 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_20/enable (j2k_t1_wbuf_wrap_core_RC_CG_MOD_6_4_20)
                                                                              1.00      0.00       1.57 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_20/enable (net)
                                                          0.04                1.00      0.00       1.57 r    d              
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_20/RC_CGIC_INST/E (CKLNQD16BWP12T35)
                                                                    0.13      1.00      0.00       1.57 r    d              0.81
  data arrival time                                                                                1.57                     

  clock MEM_TCLK (rise edge)                                                           40.00      40.00                     
  clock network delay (ideal)                                                           0.00      40.00                     
  clock uncertainty                                                                    -0.20      39.80                     
  estimated clock gating skew                                                          -0.11      39.69                     
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_20/RC_CGIC_INST/CP (CKLNQD16BWP12T35)
                                                                                        0.00      39.69 r                   
  clock gating setup time                                                              -0.12      39.57                     
  data required time                                                                              39.57                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                              39.57                     
  data arrival time                                                                               -1.57                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     38.01                     


  Startpoint: vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr_reg_3_
              (rising edge-triggered flip-flop clocked by MEM_TCLK)
  Endpoint: vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_12/RC_CGIC_INST
            (gating element for clock MEM_TCLK)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: MEM_TCLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock MEM_TCLK (rise edge)                                                            0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr_reg_3_/CP (SDFCNQD0BWP12T35)
                                                                    0.00      1.00      0.00       0.00 r    so i           0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr_reg_3_/Q (SDFCNQD0BWP12T35)
                                                                    0.13      1.05      0.19       0.19 f    so             0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr[3] (net)
                                               12         0.01                1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr[3] (j2k_t1_grp3_met)
                                                                              1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/m_instr[3] (net)             0.01                1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/m_instr[3] (j2k_t1_grp3_ctrl)
                                                                              1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/m_instr[3] (net)
                                                          0.01                1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2336/B2 (INR4D0BWP12T35)
                                                                    0.13      1.00      0.00       0.19 f                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2336/ZN (INR4D0BWP12T35)
                                                                    0.19      1.05      0.20       0.40 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/n_65 (net)
                                                3         0.00                1.00      0.00       0.40 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2332/A1 (INR2D1BWP12T35)
                                                                    0.19      1.00      0.00       0.40 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2332/ZN (INR2D1BWP12T35)
                                                                    0.07      1.05      0.15       0.55 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/n_69 (net)
                                                1         0.00                1.00      0.00       0.55 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2330/A1 (AN2D16BWP12T35)
                                                                    0.07      1.00      0.00       0.55 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2330/Z (AN2D16BWP12T35)
                                                                    0.03      1.05      0.11       0.66 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/tbox_rst (net)
                                                9         0.03                1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/tbox_rst (j2k_t1_grp3_ctrl)
                                                                              1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/tbox_rst (net)               0.03                1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/tbox_rst (j2k_t1_grp3_bist)
                                                                              1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/tbox_rst (net)
                                                          0.03                1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place96/I (BUFFD2BWP12T35)
                                                                    0.03      1.00      0.00       0.66 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place96/Z (BUFFD2BWP12T35)
                                                                    0.08      1.05      0.08       0.74 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n348 (net)
                                               24         0.02                1.00      0.00       0.74 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/g26283/A1 (OR3D1BWP12T35)
                                                                    0.08      1.00      0.00       0.74 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/g26283/Z (OR3D1BWP12T35)
                                                                    0.22      1.05      0.19       0.93 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n_2538 (net)
                                                1         0.04                1.00      0.00       0.93 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place102/I (BUFFD2BWP12T35)
                                                                    0.22      1.00      0.00       0.93 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place102/Z (BUFFD2BWP12T35)
                                                                    0.02      1.05      0.13       1.06 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n310 (net)
                                                2         0.00                1.00      0.00       1.06 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place140/I (BUFFD2BWP12T35)
                                                                    0.02      1.00      0.00       1.06 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place140/Z (BUFFD2BWP12T35)
                                                                    0.11      1.05      0.10       1.16 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n384 (net)
                                                1         0.04                1.00      0.00       1.16 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place103/I (BUFFD1BWP12T35)
                                                                    0.11      1.00      0.00       1.16 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place103/Z (BUFFD1BWP12T35)
                                                                    0.13      1.05      0.14       1.30 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n311 (net)
                                                1         0.02                1.00      0.00       1.30 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place73/I (BUFFD2BWP12T35)
                                                                    0.13      1.00      0.00       1.30 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place73/Z (BUFFD2BWP12T35)
                                                                    0.08      1.05      0.13       1.43 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n343 (net)
                                                4         0.02                1.00      0.00       1.43 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place57/I (BUFFD2BWP12T35)
                                                                    0.08      1.00      0.00       1.43 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place57/Z (BUFFD2BWP12T35)
                                                                    0.13      1.05      0.14       1.57 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n342 (net)
                                               16         0.04                1.00      0.00       1.57 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_12/enable (j2k_t1_wbuf_wrap_core_RC_CG_MOD_6_4_12)
                                                                              1.00      0.00       1.57 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_12/enable (net)
                                                          0.04                1.00      0.00       1.57 r    d              
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_12/RC_CGIC_INST/E (CKLNQD16BWP12T35)
                                                                    0.13      1.00      0.00       1.57 r    d              0.81
  data arrival time                                                                                1.57                     

  clock MEM_TCLK (rise edge)                                                           40.00      40.00                     
  clock network delay (ideal)                                                           0.00      40.00                     
  clock uncertainty                                                                    -0.20      39.80                     
  estimated clock gating skew                                                          -0.11      39.69                     
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_12/RC_CGIC_INST/CP (CKLNQD16BWP12T35)
                                                                                        0.00      39.69 r                   
  clock gating setup time                                                              -0.12      39.57                     
  data required time                                                                              39.57                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                              39.57                     
  data arrival time                                                                               -1.57                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     38.01                     


  Startpoint: vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr_reg_3_
              (rising edge-triggered flip-flop clocked by MEM_TCLK)
  Endpoint: vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_17/RC_CGIC_INST
            (gating element for clock MEM_TCLK)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: MEM_TCLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock MEM_TCLK (rise edge)                                                            0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr_reg_3_/CP (SDFCNQD0BWP12T35)
                                                                    0.00      1.00      0.00       0.00 r    so i           0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr_reg_3_/Q (SDFCNQD0BWP12T35)
                                                                    0.13      1.05      0.19       0.19 f    so             0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr[3] (net)
                                               12         0.01                1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr[3] (j2k_t1_grp3_met)
                                                                              1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/m_instr[3] (net)             0.01                1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/m_instr[3] (j2k_t1_grp3_ctrl)
                                                                              1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/m_instr[3] (net)
                                                          0.01                1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2336/B2 (INR4D0BWP12T35)
                                                                    0.13      1.00      0.00       0.19 f                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2336/ZN (INR4D0BWP12T35)
                                                                    0.19      1.05      0.20       0.40 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/n_65 (net)
                                                3         0.00                1.00      0.00       0.40 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2332/A1 (INR2D1BWP12T35)
                                                                    0.19      1.00      0.00       0.40 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2332/ZN (INR2D1BWP12T35)
                                                                    0.07      1.05      0.15       0.55 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/n_69 (net)
                                                1         0.00                1.00      0.00       0.55 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2330/A1 (AN2D16BWP12T35)
                                                                    0.07      1.00      0.00       0.55 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2330/Z (AN2D16BWP12T35)
                                                                    0.03      1.05      0.11       0.66 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/tbox_rst (net)
                                                9         0.03                1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/tbox_rst (j2k_t1_grp3_ctrl)
                                                                              1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/tbox_rst (net)               0.03                1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/tbox_rst (j2k_t1_grp3_bist)
                                                                              1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/tbox_rst (net)
                                                          0.03                1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place96/I (BUFFD2BWP12T35)
                                                                    0.03      1.00      0.00       0.66 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place96/Z (BUFFD2BWP12T35)
                                                                    0.08      1.05      0.08       0.74 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n348 (net)
                                               24         0.02                1.00      0.00       0.74 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/g26283/A1 (OR3D1BWP12T35)
                                                                    0.08      1.00      0.00       0.74 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/g26283/Z (OR3D1BWP12T35)
                                                                    0.22      1.05      0.19       0.93 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n_2538 (net)
                                                1         0.04                1.00      0.00       0.93 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place102/I (BUFFD2BWP12T35)
                                                                    0.22      1.00      0.00       0.93 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place102/Z (BUFFD2BWP12T35)
                                                                    0.02      1.05      0.13       1.06 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n310 (net)
                                                2         0.00                1.00      0.00       1.06 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place140/I (BUFFD2BWP12T35)
                                                                    0.02      1.00      0.00       1.06 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place140/Z (BUFFD2BWP12T35)
                                                                    0.11      1.05      0.10       1.16 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n384 (net)
                                                1         0.04                1.00      0.00       1.16 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place103/I (BUFFD1BWP12T35)
                                                                    0.11      1.00      0.00       1.16 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place103/Z (BUFFD1BWP12T35)
                                                                    0.13      1.05      0.14       1.30 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n311 (net)
                                                1         0.02                1.00      0.00       1.30 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place73/I (BUFFD2BWP12T35)
                                                                    0.13      1.00      0.00       1.30 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place73/Z (BUFFD2BWP12T35)
                                                                    0.08      1.05      0.13       1.43 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n343 (net)
                                                4         0.02                1.00      0.00       1.43 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place57/I (BUFFD2BWP12T35)
                                                                    0.08      1.00      0.00       1.43 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place57/Z (BUFFD2BWP12T35)
                                                                    0.13      1.05      0.14       1.57 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n342 (net)
                                               16         0.04                1.00      0.00       1.57 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_17/enable (j2k_t1_wbuf_wrap_core_RC_CG_MOD_6_4_17)
                                                                              1.00      0.00       1.57 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_17/enable (net)
                                                          0.04                1.00      0.00       1.57 r    d              
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_17/RC_CGIC_INST/E (CKLNQD16BWP12T35)
                                                                    0.13      1.00      0.00       1.57 r    d              0.81
  data arrival time                                                                                1.57                     

  clock MEM_TCLK (rise edge)                                                           40.00      40.00                     
  clock network delay (ideal)                                                           0.00      40.00                     
  clock uncertainty                                                                    -0.20      39.80                     
  estimated clock gating skew                                                          -0.10      39.70                     
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_17/RC_CGIC_INST/CP (CKLNQD16BWP12T35)
                                                                                        0.00      39.70 r                   
  clock gating setup time                                                              -0.12      39.57                     
  data required time                                                                              39.57                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                              39.57                     
  data arrival time                                                                               -1.57                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     38.01                     


  Startpoint: vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr_reg_3_
              (rising edge-triggered flip-flop clocked by MEM_TCLK)
  Endpoint: vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_9/RC_CGIC_INST
            (gating element for clock MEM_TCLK)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: MEM_TCLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock MEM_TCLK (rise edge)                                                            0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr_reg_3_/CP (SDFCNQD0BWP12T35)
                                                                    0.00      1.00      0.00       0.00 r    so i           0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr_reg_3_/Q (SDFCNQD0BWP12T35)
                                                                    0.13      1.05      0.19       0.19 f    so             0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr[3] (net)
                                               12         0.01                1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr[3] (j2k_t1_grp3_met)
                                                                              1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/m_instr[3] (net)             0.01                1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/m_instr[3] (j2k_t1_grp3_ctrl)
                                                                              1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/m_instr[3] (net)
                                                          0.01                1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2336/B2 (INR4D0BWP12T35)
                                                                    0.13      1.00      0.00       0.19 f                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2336/ZN (INR4D0BWP12T35)
                                                                    0.19      1.05      0.20       0.40 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/n_65 (net)
                                                3         0.00                1.00      0.00       0.40 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2332/A1 (INR2D1BWP12T35)
                                                                    0.19      1.00      0.00       0.40 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2332/ZN (INR2D1BWP12T35)
                                                                    0.07      1.05      0.15       0.55 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/n_69 (net)
                                                1         0.00                1.00      0.00       0.55 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2330/A1 (AN2D16BWP12T35)
                                                                    0.07      1.00      0.00       0.55 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2330/Z (AN2D16BWP12T35)
                                                                    0.03      1.05      0.11       0.66 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/tbox_rst (net)
                                                9         0.03                1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/tbox_rst (j2k_t1_grp3_ctrl)
                                                                              1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/tbox_rst (net)               0.03                1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/tbox_rst (j2k_t1_grp3_bist)
                                                                              1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/tbox_rst (net)
                                                          0.03                1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place96/I (BUFFD2BWP12T35)
                                                                    0.03      1.00      0.00       0.66 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place96/Z (BUFFD2BWP12T35)
                                                                    0.08      1.05      0.08       0.74 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n348 (net)
                                               24         0.02                1.00      0.00       0.74 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/g26283/A1 (OR3D1BWP12T35)
                                                                    0.08      1.00      0.00       0.74 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/g26283/Z (OR3D1BWP12T35)
                                                                    0.22      1.05      0.19       0.93 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n_2538 (net)
                                                1         0.04                1.00      0.00       0.93 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place102/I (BUFFD2BWP12T35)
                                                                    0.22      1.00      0.00       0.93 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place102/Z (BUFFD2BWP12T35)
                                                                    0.02      1.05      0.13       1.06 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n310 (net)
                                                2         0.00                1.00      0.00       1.06 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place140/I (BUFFD2BWP12T35)
                                                                    0.02      1.00      0.00       1.06 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place140/Z (BUFFD2BWP12T35)
                                                                    0.11      1.05      0.10       1.16 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n384 (net)
                                                1         0.04                1.00      0.00       1.16 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place103/I (BUFFD1BWP12T35)
                                                                    0.11      1.00      0.00       1.16 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place103/Z (BUFFD1BWP12T35)
                                                                    0.13      1.05      0.14       1.30 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n311 (net)
                                                1         0.02                1.00      0.00       1.30 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place73/I (BUFFD2BWP12T35)
                                                                    0.13      1.00      0.00       1.30 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place73/Z (BUFFD2BWP12T35)
                                                                    0.08      1.05      0.13       1.43 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n343 (net)
                                                4         0.02                1.00      0.00       1.43 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place57/I (BUFFD2BWP12T35)
                                                                    0.08      1.00      0.00       1.43 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place57/Z (BUFFD2BWP12T35)
                                                                    0.13      1.05      0.14       1.57 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n342 (net)
                                               16         0.04                1.00      0.00       1.57 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_9/enable (j2k_t1_wbuf_wrap_core_RC_CG_MOD_6_4_9)
                                                                              1.00      0.00       1.57 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_9/enable (net)
                                                          0.04                1.00      0.00       1.57 r    d              
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_9/RC_CGIC_INST/E (CKLNQD16BWP12T35)
                                                                    0.13      1.00      0.00       1.57 r    d              0.81
  data arrival time                                                                                1.57                     

  clock MEM_TCLK (rise edge)                                                           40.00      40.00                     
  clock network delay (ideal)                                                           0.00      40.00                     
  clock uncertainty                                                                    -0.20      39.80                     
  estimated clock gating skew                                                          -0.10      39.70                     
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_9/RC_CGIC_INST/CP (CKLNQD16BWP12T35)
                                                                                        0.00      39.70 r                   
  clock gating setup time                                                              -0.12      39.57                     
  data required time                                                                              39.57                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                              39.57                     
  data arrival time                                                                               -1.57                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     38.01                     


  Startpoint: vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr_reg_3_
              (rising edge-triggered flip-flop clocked by MEM_TCLK)
  Endpoint: vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_3/RC_CGIC_INST
            (gating element for clock MEM_TCLK)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: MEM_TCLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock MEM_TCLK (rise edge)                                                            0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr_reg_3_/CP (SDFCNQD0BWP12T35)
                                                                    0.00      1.00      0.00       0.00 r    so i           0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr_reg_3_/Q (SDFCNQD0BWP12T35)
                                                                    0.13      1.05      0.19       0.19 f    so             0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr[3] (net)
                                               12         0.01                1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr[3] (j2k_t1_grp3_met)
                                                                              1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/m_instr[3] (net)             0.01                1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/m_instr[3] (j2k_t1_grp3_ctrl)
                                                                              1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/m_instr[3] (net)
                                                          0.01                1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2336/B2 (INR4D0BWP12T35)
                                                                    0.13      1.00      0.00       0.19 f                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2336/ZN (INR4D0BWP12T35)
                                                                    0.19      1.05      0.20       0.40 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/n_65 (net)
                                                3         0.00                1.00      0.00       0.40 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2332/A1 (INR2D1BWP12T35)
                                                                    0.19      1.00      0.00       0.40 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2332/ZN (INR2D1BWP12T35)
                                                                    0.07      1.05      0.15       0.55 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/n_69 (net)
                                                1         0.00                1.00      0.00       0.55 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2330/A1 (AN2D16BWP12T35)
                                                                    0.07      1.00      0.00       0.55 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2330/Z (AN2D16BWP12T35)
                                                                    0.03      1.05      0.11       0.66 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/tbox_rst (net)
                                                9         0.03                1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/tbox_rst (j2k_t1_grp3_ctrl)
                                                                              1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/tbox_rst (net)               0.03                1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/tbox_rst (j2k_t1_grp3_bist)
                                                                              1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/tbox_rst (net)
                                                          0.03                1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place96/I (BUFFD2BWP12T35)
                                                                    0.03      1.00      0.00       0.66 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place96/Z (BUFFD2BWP12T35)
                                                                    0.08      1.05      0.08       0.74 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n348 (net)
                                               24         0.02                1.00      0.00       0.74 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/g26283/A1 (OR3D1BWP12T35)
                                                                    0.08      1.00      0.00       0.74 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/g26283/Z (OR3D1BWP12T35)
                                                                    0.22      1.05      0.19       0.93 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n_2538 (net)
                                                1         0.04                1.00      0.00       0.93 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place102/I (BUFFD2BWP12T35)
                                                                    0.22      1.00      0.00       0.93 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place102/Z (BUFFD2BWP12T35)
                                                                    0.02      1.05      0.13       1.06 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n310 (net)
                                                2         0.00                1.00      0.00       1.06 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place140/I (BUFFD2BWP12T35)
                                                                    0.02      1.00      0.00       1.06 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place140/Z (BUFFD2BWP12T35)
                                                                    0.11      1.05      0.10       1.16 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n384 (net)
                                                1         0.04                1.00      0.00       1.16 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place103/I (BUFFD1BWP12T35)
                                                                    0.11      1.00      0.00       1.16 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place103/Z (BUFFD1BWP12T35)
                                                                    0.13      1.05      0.14       1.30 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n311 (net)
                                                1         0.02                1.00      0.00       1.30 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place73/I (BUFFD2BWP12T35)
                                                                    0.13      1.00      0.00       1.30 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place73/Z (BUFFD2BWP12T35)
                                                                    0.08      1.05      0.13       1.43 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n343 (net)
                                                4         0.02                1.00      0.00       1.43 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place57/I (BUFFD2BWP12T35)
                                                                    0.08      1.00      0.00       1.43 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place57/Z (BUFFD2BWP12T35)
                                                                    0.13      1.05      0.14       1.57 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n342 (net)
                                               16         0.04                1.00      0.00       1.57 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_3/enable (j2k_t1_wbuf_wrap_core_RC_CG_MOD_6_4_3)
                                                                              1.00      0.00       1.57 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_3/enable (net)
                                                          0.04                1.00      0.00       1.57 r    d              
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_3/RC_CGIC_INST/E (CKLNQD16BWP12T35)
                                                                    0.13      1.00      0.00       1.57 r    d              0.81
  data arrival time                                                                                1.57                     

  clock MEM_TCLK (rise edge)                                                           40.00      40.00                     
  clock network delay (ideal)                                                           0.00      40.00                     
  clock uncertainty                                                                    -0.20      39.80                     
  estimated clock gating skew                                                          -0.10      39.70                     
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_3/RC_CGIC_INST/CP (CKLNQD16BWP12T35)
                                                                                        0.00      39.70 r                   
  clock gating setup time                                                              -0.12      39.57                     
  data required time                                                                              39.57                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                              39.57                     
  data arrival time                                                                               -1.57                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     38.01                     


  Startpoint: vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr_reg_3_
              (rising edge-triggered flip-flop clocked by MEM_TCLK)
  Endpoint: vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_19/RC_CGIC_INST
            (gating element for clock MEM_TCLK)
  Scenario: ss_0p81v_m40c_cworst_func
  Path Group: MEM_TCLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------
  clock MEM_TCLK (rise edge)                                                            0.00       0.00                     
  clock network delay (ideal)                                                           0.00       0.00                     
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr_reg_3_/CP (SDFCNQD0BWP12T35)
                                                                    0.00      1.00      0.00       0.00 r    so i           0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr_reg_3_/Q (SDFCNQD0BWP12T35)
                                                                    0.13      1.05      0.19       0.19 f    so             0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr[3] (net)
                                               12         0.01                1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_met/m_instr[3] (j2k_t1_grp3_met)
                                                                              1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/m_instr[3] (net)             0.01                1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/m_instr[3] (j2k_t1_grp3_ctrl)
                                                                              1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/m_instr[3] (net)
                                                          0.01                1.00      0.00       0.19 f                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2336/B2 (INR4D0BWP12T35)
                                                                    0.13      1.00      0.00       0.19 f                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2336/ZN (INR4D0BWP12T35)
                                                                    0.19      1.05      0.20       0.40 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/n_65 (net)
                                                3         0.00                1.00      0.00       0.40 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2332/A1 (INR2D1BWP12T35)
                                                                    0.19      1.00      0.00       0.40 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2332/ZN (INR2D1BWP12T35)
                                                                    0.07      1.05      0.15       0.55 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/n_69 (net)
                                                1         0.00                1.00      0.00       0.55 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2330/A1 (AN2D16BWP12T35)
                                                                    0.07      1.00      0.00       0.55 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/g2330/Z (AN2D16BWP12T35)
                                                                    0.03      1.05      0.11       0.66 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/tbox_rst (net)
                                                9         0.03                1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_ctrl/tbox_rst (j2k_t1_grp3_ctrl)
                                                                              1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/tbox_rst (net)               0.03                1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/tbox_rst (j2k_t1_grp3_bist)
                                                                              1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/tbox_rst (net)
                                                          0.03                1.00      0.00       0.66 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place96/I (BUFFD2BWP12T35)
                                                                    0.03      1.00      0.00       0.66 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place96/Z (BUFFD2BWP12T35)
                                                                    0.08      1.05      0.08       0.74 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n348 (net)
                                               24         0.02                1.00      0.00       0.74 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/g26283/A1 (OR3D1BWP12T35)
                                                                    0.08      1.00      0.00       0.74 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/g26283/Z (OR3D1BWP12T35)
                                                                    0.22      1.05      0.19       0.93 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n_2538 (net)
                                                1         0.04                1.00      0.00       0.93 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place102/I (BUFFD2BWP12T35)
                                                                    0.22      1.00      0.00       0.93 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place102/Z (BUFFD2BWP12T35)
                                                                    0.02      1.05      0.13       1.06 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n310 (net)
                                                2         0.00                1.00      0.00       1.06 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place140/I (BUFFD2BWP12T35)
                                                                    0.02      1.00      0.00       1.06 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place140/Z (BUFFD2BWP12T35)
                                                                    0.11      1.05      0.10       1.16 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n384 (net)
                                                1         0.04                1.00      0.00       1.16 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place103/I (BUFFD1BWP12T35)
                                                                    0.11      1.00      0.00       1.16 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place103/Z (BUFFD1BWP12T35)
                                                                    0.13      1.05      0.14       1.30 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n311 (net)
                                                1         0.02                1.00      0.00       1.30 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place73/I (BUFFD2BWP12T35)
                                                                    0.13      1.00      0.00       1.30 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place73/Z (BUFFD2BWP12T35)
                                                                    0.08      1.05      0.13       1.43 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n343 (net)
                                                4         0.02                1.00      0.00       1.43 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place57/I (BUFFD2BWP12T35)
                                                                    0.08      1.00      0.00       1.43 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/place57/Z (BUFFD2BWP12T35)
                                                                    0.13      1.05      0.14       1.57 r                   0.81
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/n342 (net)
                                               16         0.04                1.00      0.00       1.57 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_19/enable (j2k_t1_wbuf_wrap_core_RC_CG_MOD_6_4_19)
                                                                              1.00      0.00       1.57 r                   
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_19/enable (net)
                                                          0.04                1.00      0.00       1.57 r    d              
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_19/RC_CGIC_INST/E (CKLNQD16BWP12T35)
                                                                    0.13      1.00      0.00       1.57 r    d              0.81
  data arrival time                                                                                1.57                     

  clock MEM_TCLK (rise edge)                                                           40.00      40.00                     
  clock network delay (ideal)                                                           0.00      40.00                     
  clock uncertainty                                                                    -0.20      39.80                     
  estimated clock gating skew                                                          -0.10      39.70                     
  vl_sms_j2k_t1_grp3_sms_stp/U_j2k_t1_grp3_bist/RC_CG_HIER_INST6_19/RC_CGIC_INST/CP (CKLNQD16BWP12T35)
                                                                                        0.00      39.70 r                   
  clock gating setup time                                                              -0.12      39.57                     
  data required time                                                                              39.57                     
  ------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                              39.57                     
  data arrival time                                                                               -1.57                     
  ------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     38.01                     


